[14:10:47.218] <TB2>     INFO: *** Welcome to pxar ***
[14:10:47.218] <TB2>     INFO: *** Today: 2016/09/21
[14:10:47.225] <TB2>     INFO: *** Version: 47bc-dirty
[14:10:47.225] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C15.dat
[14:10:47.225] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:10:47.225] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//defaultMaskFile.dat
[14:10:47.226] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters_C15.dat
[14:10:47.302] <TB2>     INFO:         clk: 4
[14:10:47.302] <TB2>     INFO:         ctr: 4
[14:10:47.302] <TB2>     INFO:         sda: 19
[14:10:47.302] <TB2>     INFO:         tin: 9
[14:10:47.302] <TB2>     INFO:         level: 15
[14:10:47.302] <TB2>     INFO:         triggerdelay: 0
[14:10:47.303] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[14:10:47.303] <TB2>     INFO: Log level: DEBUG
[14:10:47.313] <TB2>     INFO: Found DTB DTB_WWXLHF
[14:10:47.321] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[14:10:47.324] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[14:10:47.326] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[14:10:48.886] <TB2>     INFO: DUT info: 
[14:10:48.886] <TB2>     INFO: The DUT currently contains the following objects:
[14:10:48.886] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:10:48.886] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[14:10:48.886] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[14:10:48.886] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:10:48.886] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:48.886] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:48.886] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:48.886] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:48.886] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:48.886] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:48.886] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:48.886] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:48.886] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:48.886] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:48.886] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:48.886] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:48.886] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:48.886] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:48.886] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:48.887] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:48.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:10:48.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:10:48.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:10:48.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:10:48.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:10:48.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:10:48.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:10:48.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:10:48.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:10:48.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:10:48.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:10:48.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:10:48.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:10:48.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:10:48.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:10:48.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:10:48.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:10:48.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:10:48.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:10:48.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:10:48.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:10:48.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:10:48.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:10:48.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:10:48.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:10:48.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:10:48.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:10:48.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:10:48.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:10:48.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:10:48.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:10:48.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:10:48.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:10:48.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:10:48.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:10:48.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:10:48.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:10:48.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:10:48.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:10:48.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:10:48.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:10:48.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:10:48.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:10:48.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:10:48.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:10:48.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:10:48.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:10:48.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:10:48.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:10:48.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:10:48.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:10:48.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:10:48.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:10:48.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:10:48.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:10:48.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:10:48.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:10:48.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:10:48.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:10:48.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:10:48.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:10:48.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:10:48.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:10:48.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:10:48.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:10:48.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:10:48.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:10:48.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:10:48.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:10:48.889] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:10:48.889] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:10:48.889] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:10:48.889] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:10:48.889] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:10:48.889] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:10:48.889] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:10:48.889] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:10:48.889] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:10:48.889] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:10:48.889] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:10:48.889] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:10:48.889] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:10:48.889] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:10:48.889] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:10:48.889] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:10:48.889] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:10:48.889] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:10:48.889] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:10:48.889] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:10:48.889] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:10:48.889] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:10:48.889] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:10:48.889] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:10:48.889] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:10:48.889] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:10:48.889] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:10:48.889] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:10:48.889] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:10:48.889] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:10:48.889] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:10:48.889] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:10:48.889] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:10:48.889] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:10:48.889] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:10:48.889] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:10:48.889] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:10:48.889] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:10:48.889] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:10:48.889] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:10:48.889] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:10:48.889] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:10:48.889] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:10:48.889] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:10:48.890] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:10:48.890] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:10:48.890] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:10:48.890] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:10:48.890] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:10:48.890] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:10:48.890] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:10:48.890] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:10:48.890] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:10:48.890] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:10:48.890] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:10:48.890] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:10:48.890] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:10:48.890] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:10:48.890] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:10:48.890] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:10:48.890] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:10:48.890] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:10:48.890] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:10:48.890] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:10:48.890] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:10:48.890] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:10:48.890] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:10:48.890] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:10:48.890] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:10:48.890] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:10:48.890] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:10:48.890] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:10:48.890] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:10:48.890] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:10:48.890] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:10:48.890] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:10:48.890] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:10:48.890] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:10:48.890] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:10:48.890] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:10:48.890] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:10:48.890] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:10:48.890] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:10:48.890] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:10:48.890] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:10:48.890] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:10:48.890] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:10:48.890] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:10:48.890] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:10:48.890] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:10:48.890] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:10:48.890] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:10:48.890] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:10:48.890] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:10:48.890] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:10:48.890] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:10:48.890] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:10:48.893] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32993280
[14:10:48.893] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x28116f0
[14:10:48.893] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x2785770
[14:10:48.893] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7ff015d94010
[14:10:48.893] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7ff01bfff510
[14:10:48.893] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33058816 fPxarMemory = 0x7ff015d94010
[14:10:48.894] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 372.2mA
[14:10:48.895] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 463.1mA
[14:10:48.895] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.3 C
[14:10:48.895] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:10:49.296] <TB2>     INFO: enter 'restricted' command line mode
[14:10:49.296] <TB2>     INFO: enter test to run
[14:10:49.296] <TB2>     INFO:   test: FPIXTest no parameter change
[14:10:49.296] <TB2>     INFO:   running: fpixtest
[14:10:49.296] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:10:49.299] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:10:49.299] <TB2>     INFO: ######################################################################
[14:10:49.299] <TB2>     INFO: PixTestFPIXTest::doTest()
[14:10:49.299] <TB2>     INFO: ######################################################################
[14:10:49.303] <TB2>     INFO: ######################################################################
[14:10:49.303] <TB2>     INFO: PixTestPretest::doTest()
[14:10:49.303] <TB2>     INFO: ######################################################################
[14:10:49.305] <TB2>     INFO:    ----------------------------------------------------------------------
[14:10:49.305] <TB2>     INFO:    PixTestPretest::programROC() 
[14:10:49.305] <TB2>     INFO:    ----------------------------------------------------------------------
[14:11:07.322] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:11:07.322] <TB2>     INFO: IA differences per ROC:  19.3 18.5 20.1 18.5 17.7 17.7 18.5 19.3 17.7 19.3 18.5 20.1 18.5 16.9 18.5 18.5
[14:11:07.388] <TB2>     INFO:    ----------------------------------------------------------------------
[14:11:07.388] <TB2>     INFO:    PixTestPretest::checkIdig() 
[14:11:07.388] <TB2>     INFO:    ----------------------------------------------------------------------
[14:11:08.641] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[14:11:09.143] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[14:11:09.644] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[14:11:10.146] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[14:11:10.647] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[14:11:11.149] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[14:11:11.651] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[14:11:12.152] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[14:11:12.654] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[14:11:13.156] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[14:11:13.658] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[14:11:14.160] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[14:11:14.661] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[14:11:15.163] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[14:11:15.664] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[14:11:16.166] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[14:11:16.420] <TB2>     INFO: Idig [mA/ROC]: 1.6 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 
[14:11:16.420] <TB2>     INFO: Test took 9035 ms.
[14:11:16.420] <TB2>     INFO: PixTestPretest::checkIdig() done.
[14:11:16.449] <TB2>     INFO:    ----------------------------------------------------------------------
[14:11:16.450] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:11:16.450] <TB2>     INFO:    ----------------------------------------------------------------------
[14:11:16.552] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 68.5312 mA
[14:11:16.654] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 23.8687 mA
[14:11:16.755] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 23.0687 mA
[14:11:16.856] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  84 Ia 24.6688 mA
[14:11:16.956] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  81 Ia 23.8687 mA
[14:11:17.058] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 24.6688 mA
[14:11:17.159] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  75 Ia 23.8687 mA
[14:11:17.260] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 23.0687 mA
[14:11:17.361] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  84 Ia 25.4688 mA
[14:11:17.462] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  76 Ia 23.0687 mA
[14:11:17.562] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  82 Ia 24.6688 mA
[14:11:17.663] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  79 Ia 23.8687 mA
[14:11:17.764] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.0687 mA
[14:11:17.865] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  84 Ia 24.6688 mA
[14:11:17.966] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  81 Ia 23.8687 mA
[14:11:18.068] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 22.2688 mA
[14:11:18.169] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  88 Ia 24.6688 mA
[14:11:18.270] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  85 Ia 23.8687 mA
[14:11:18.371] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 23.0687 mA
[14:11:18.472] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  84 Ia 24.6688 mA
[14:11:18.573] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  81 Ia 23.8687 mA
[14:11:18.675] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.0687 mA
[14:11:18.775] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  84 Ia 25.4688 mA
[14:11:18.876] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  76 Ia 23.0687 mA
[14:11:18.977] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  82 Ia 24.6688 mA
[14:11:19.078] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  79 Ia 23.8687 mA
[14:11:19.179] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 22.2688 mA
[14:11:19.280] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  88 Ia 23.8687 mA
[14:11:19.381] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 23.8687 mA
[14:11:19.483] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 23.0687 mA
[14:11:19.583] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  84 Ia 25.4688 mA
[14:11:19.684] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  76 Ia 23.0687 mA
[14:11:19.785] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  82 Ia 24.6688 mA
[14:11:19.885] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  79 Ia 23.8687 mA
[14:11:19.987] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 24.6688 mA
[14:11:20.088] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  75 Ia 23.8687 mA
[14:11:20.189] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.0687 mA
[14:11:20.290] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  84 Ia 24.6688 mA
[14:11:20.391] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  81 Ia 23.8687 mA
[14:11:20.492] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 21.4688 mA
[14:11:20.593] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  93 Ia 24.6688 mA
[14:11:20.694] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  90 Ia 23.8687 mA
[14:11:20.795] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 23.0687 mA
[14:11:20.896] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  84 Ia 23.8687 mA
[14:11:20.997] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.0687 mA
[14:11:21.097] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  84 Ia 24.6688 mA
[14:11:21.199] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  81 Ia 23.8687 mA
[14:11:21.226] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  78
[14:11:21.226] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  81
[14:11:21.226] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  75
[14:11:21.226] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  79
[14:11:21.227] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  81
[14:11:21.227] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  85
[14:11:21.227] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  81
[14:11:21.227] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  79
[14:11:21.228] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  88
[14:11:21.228] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  78
[14:11:21.228] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  79
[14:11:21.228] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  75
[14:11:21.228] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  81
[14:11:21.228] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  90
[14:11:21.228] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  84
[14:11:21.228] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  81
[14:11:23.056] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 387.5 mA = 24.2188 mA/ROC
[14:11:23.056] <TB2>     INFO: i(loss) [mA/ROC]:     20.1  20.1  19.3  19.3  19.3  20.1  20.1  19.3  20.1  20.1  19.3  19.3  20.1  19.3  20.1  19.3
[14:11:23.091] <TB2>     INFO:    ----------------------------------------------------------------------
[14:11:23.091] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[14:11:23.091] <TB2>     INFO:    ----------------------------------------------------------------------
[14:11:23.227] <TB2>     INFO: Expecting 231680 events.
[14:11:31.276] <TB2>     INFO: 231680 events read in total (7331ms).
[14:11:31.433] <TB2>     INFO: Test took 8339ms.
[14:11:31.635] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 97 and Delta(CalDel) = 60
[14:11:31.638] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 103 and Delta(CalDel) = 58
[14:11:31.642] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 78 and Delta(CalDel) = 64
[14:11:31.645] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 93 and Delta(CalDel) = 64
[14:11:31.649] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 107 and Delta(CalDel) = 62
[14:11:31.652] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 88 and Delta(CalDel) = 66
[14:11:31.656] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 106 and Delta(CalDel) = 61
[14:11:31.659] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 96 and Delta(CalDel) = 60
[14:11:31.663] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 88 and Delta(CalDel) = 62
[14:11:31.666] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 97 and Delta(CalDel) = 65
[14:11:31.670] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 94 and Delta(CalDel) = 59
[14:11:31.673] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 81 and Delta(CalDel) = 64
[14:11:31.676] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 79 and Delta(CalDel) = 64
[14:11:31.680] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 76 and Delta(CalDel) = 61
[14:11:31.683] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 99 and Delta(CalDel) = 63
[14:11:31.687] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 80 and Delta(CalDel) = 60
[14:11:31.727] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:11:31.764] <TB2>     INFO:    ----------------------------------------------------------------------
[14:11:31.764] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:11:31.764] <TB2>     INFO:    ----------------------------------------------------------------------
[14:11:31.900] <TB2>     INFO: Expecting 231680 events.
[14:11:40.108] <TB2>     INFO: 231680 events read in total (7493ms).
[14:11:40.113] <TB2>     INFO: Test took 8345ms.
[14:11:40.138] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 30
[14:11:40.449] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 29.5
[14:11:40.453] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 163 +/- 31.5
[14:11:40.456] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 31.5
[14:11:40.460] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 31
[14:11:40.463] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 170 +/- 34.5
[14:11:40.466] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 30.5
[14:11:40.470] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 123 +/- 29.5
[14:11:40.473] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 30.5
[14:11:40.477] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 151 +/- 33.5
[14:11:40.480] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 30
[14:11:40.484] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 142 +/- 31.5
[14:11:40.487] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 149 +/- 32
[14:11:40.491] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 30.5
[14:11:40.494] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[14:11:40.498] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 30.5
[14:11:40.534] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:11:40.534] <TB2>     INFO: CalDel:      132   128   163   138   128   170   138   123   139   151   127   142   149   129   143   133
[14:11:40.534] <TB2>     INFO: VthrComp:     51    51    51    51    51    53    51    51    51    51    51    51    51    51    51    51
[14:11:40.538] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C0.dat
[14:11:40.539] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C1.dat
[14:11:40.539] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C2.dat
[14:11:40.539] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C3.dat
[14:11:40.539] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C4.dat
[14:11:40.539] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C5.dat
[14:11:40.539] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C6.dat
[14:11:40.540] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C7.dat
[14:11:40.540] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C8.dat
[14:11:40.540] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C9.dat
[14:11:40.540] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C10.dat
[14:11:40.540] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C11.dat
[14:11:40.540] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C12.dat
[14:11:40.540] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C13.dat
[14:11:40.541] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C14.dat
[14:11:40.541] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C15.dat
[14:11:40.541] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:11:40.541] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:11:40.541] <TB2>     INFO: PixTestPretest::doTest() done, duration: 51 seconds
[14:11:40.541] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:11:40.626] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[14:11:40.627] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[14:11:40.627] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[14:11:40.627] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[14:11:40.629] <TB2>     INFO: ######################################################################
[14:11:40.629] <TB2>     INFO: PixTestTiming::doTest()
[14:11:40.629] <TB2>     INFO: ######################################################################
[14:11:40.629] <TB2>     INFO:    ----------------------------------------------------------------------
[14:11:40.629] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[14:11:40.629] <TB2>     INFO:    ----------------------------------------------------------------------
[14:11:40.629] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:11:42.526] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:11:44.799] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:11:47.072] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:11:49.345] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:11:51.618] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:11:53.891] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:11:56.164] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:11:58.438] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:12:00.711] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:12:02.984] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:12:05.257] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:12:07.530] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:12:09.803] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:12:12.076] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:12:14.348] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:12:16.622] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:12:18.141] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:12:19.661] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:12:21.184] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:12:22.704] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:12:24.224] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:12:25.744] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:12:27.263] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:12:28.783] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:12:30.306] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:12:31.827] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:12:33.350] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:12:34.871] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:12:36.394] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:12:37.915] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:12:39.438] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:12:40.960] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:12:42.480] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:12:44.007] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:12:45.528] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:12:47.048] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:12:48.569] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:12:50.089] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:12:51.608] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:12:53.129] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:12:55.402] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:12:56.922] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:12:58.441] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:12:59.962] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:13:01.482] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:13:02.002] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:13:04.522] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:13:06.042] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:13:08.314] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:13:10.588] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:13:12.861] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:13:15.134] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:13:17.408] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:13:19.681] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:13:21.954] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:13:24.227] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:13:26.500] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:13:28.774] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:13:31.046] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:13:33.320] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:13:35.593] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:13:37.866] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:13:40.139] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:13:42.412] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:13:44.685] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:13:46.959] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:13:49.231] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:13:51.504] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:13:53.778] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:13:56.051] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:13:58.325] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:14:00.599] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:14:02.872] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:14:05.145] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:14:07.418] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:14:09.692] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:14:11.965] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:14:14.237] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:14:16.511] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:14:18.784] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:14:20.304] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:14:21.824] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:14:23.343] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:14:24.863] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:14:26.383] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:14:27.903] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:14:29.422] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:14:30.942] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:14:32.463] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:14:44.859] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:14:57.214] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:15:08.788] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:15:21.179] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:15:33.609] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:15:46.040] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:15:58.437] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:15:59.959] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:16:01.481] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:16:02.002] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:16:04.524] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:16:06.044] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:16:07.565] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:16:09.086] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:16:10.607] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:16:12.880] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:16:14.400] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:16:15.921] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:16:17.440] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:16:18.960] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:16:20.480] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:16:21.000] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:16:23.520] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:16:25.794] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:16:28.067] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:16:30.340] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:16:32.615] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:16:34.888] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:16:37.161] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:16:39.434] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:16:41.707] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:16:43.980] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:16:46.254] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:16:48.527] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:16:50.800] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:16:53.073] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:16:55.346] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:16:57.620] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:17:00.277] <TB2>     INFO: TBM Phase Settings: 236
[14:17:00.277] <TB2>     INFO: 400MHz Phase: 3
[14:17:00.278] <TB2>     INFO: 160MHz Phase: 7
[14:17:00.278] <TB2>     INFO: Functional Phase Area: 4
[14:17:00.280] <TB2>     INFO: Test took 319651 ms.
[14:17:00.280] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:17:00.280] <TB2>     INFO:    ----------------------------------------------------------------------
[14:17:00.281] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[14:17:00.281] <TB2>     INFO:    ----------------------------------------------------------------------
[14:17:00.281] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:17:01.423] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:17:02.944] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:17:04.464] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:17:05.985] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:17:07.505] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:17:09.025] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:17:10.546] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:17:12.066] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:17:13.587] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:17:15.108] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:17:16.627] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:17:18.147] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:17:19.667] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:17:21.188] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:17:22.708] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:17:24.229] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:17:25.749] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:17:27.269] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:17:29.543] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:17:31.816] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:17:34.095] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:17:36.368] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:17:38.641] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:17:40.163] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:17:41.683] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:17:43.202] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:17:45.475] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:17:47.749] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:17:50.022] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:17:52.295] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:17:54.569] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:17:56.089] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:17:57.609] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:17:59.129] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:18:01.405] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:18:03.678] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:18:05.952] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:18:08.226] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:18:10.499] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:18:12.019] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:18:13.539] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:18:15.060] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:18:17.333] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:18:19.613] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:18:21.887] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:18:24.161] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:18:26.434] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:18:27.954] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:18:29.475] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:18:30.995] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:18:32.514] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:18:34.034] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:18:35.553] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:18:37.072] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:18:38.592] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:18:40.112] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:18:41.632] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:18:43.153] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:18:44.673] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:18:46.194] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:18:47.714] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:18:49.235] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:18:50.755] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:18:52.658] <TB2>     INFO: ROC Delay Settings: 220
[14:18:52.658] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[14:18:52.658] <TB2>     INFO: ROC Port 0 Delay: 4
[14:18:52.658] <TB2>     INFO: ROC Port 1 Delay: 3
[14:18:52.658] <TB2>     INFO: Functional ROC Area: 4
[14:18:52.662] <TB2>     INFO: Test took 112382 ms.
[14:18:52.662] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[14:18:52.662] <TB2>     INFO:    ----------------------------------------------------------------------
[14:18:52.662] <TB2>     INFO:    PixTestTiming::TimingTest()
[14:18:52.662] <TB2>     INFO:    ----------------------------------------------------------------------
[14:18:53.801] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 4068 4068 4069 4069 4069 4069 4069 4069 e062 c000 a101 8000 4068 4068 4069 4069 4068 4068 4068 4068 e062 c000 
[14:18:53.801] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 4068 4069 4068 4069 4068 4068 4068 4069 e022 c000 a102 8040 4068 4069 4068 4069 4068 4069 4068 4068 e022 c000 
[14:18:53.801] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 4068 4068 4068 4068 4068 4068 4068 4068 e022 c000 a103 80b1 4068 4068 4068 4068 4068 4069 4068 4068 e022 c000 
[14:18:53.801] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:19:08.046] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:08.046] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:19:22.278] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:22.278] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:19:36.520] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:36.520] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:19:50.768] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:50.769] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:20:04.841] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:04.842] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:20:18.920] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:18.920] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:20:32.988] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:32.988] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:20:46.989] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:46.990] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:21:01.036] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:01.036] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:21:15.047] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:15.432] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:15.444] <TB2>     INFO: Decoding statistics:
[14:21:15.444] <TB2>     INFO:   General information:
[14:21:15.444] <TB2>     INFO: 	 16bit words read:         240000000
[14:21:15.444] <TB2>     INFO: 	 valid events total:       20000000
[14:21:15.444] <TB2>     INFO: 	 empty events:             20000000
[14:21:15.444] <TB2>     INFO: 	 valid events with pixels: 0
[14:21:15.444] <TB2>     INFO: 	 valid pixel hits:         0
[14:21:15.444] <TB2>     INFO:   Event errors: 	           0
[14:21:15.444] <TB2>     INFO: 	 start marker:             0
[14:21:15.444] <TB2>     INFO: 	 stop marker:              0
[14:21:15.444] <TB2>     INFO: 	 overflow:                 0
[14:21:15.444] <TB2>     INFO: 	 invalid 5bit words:       0
[14:21:15.444] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[14:21:15.445] <TB2>     INFO:   TBM errors: 		           0
[14:21:15.445] <TB2>     INFO: 	 flawed TBM headers:       0
[14:21:15.445] <TB2>     INFO: 	 flawed TBM trailers:      0
[14:21:15.445] <TB2>     INFO: 	 event ID mismatches:      0
[14:21:15.445] <TB2>     INFO:   ROC errors: 		           0
[14:21:15.445] <TB2>     INFO: 	 missing ROC header(s):    0
[14:21:15.445] <TB2>     INFO: 	 misplaced readback start: 0
[14:21:15.445] <TB2>     INFO:   Pixel decoding errors:	   0
[14:21:15.445] <TB2>     INFO: 	 pixel data incomplete:    0
[14:21:15.445] <TB2>     INFO: 	 pixel address:            0
[14:21:15.445] <TB2>     INFO: 	 pulse height fill bit:    0
[14:21:15.445] <TB2>     INFO: 	 buffer corruption:        0
[14:21:15.445] <TB2>     INFO:    ----------------------------------------------------------------------
[14:21:15.445] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:21:15.445] <TB2>     INFO:    ----------------------------------------------------------------------
[14:21:15.445] <TB2>     INFO:    ----------------------------------------------------------------------
[14:21:15.445] <TB2>     INFO:    Read back bit status: 1
[14:21:15.445] <TB2>     INFO:    ----------------------------------------------------------------------
[14:21:15.445] <TB2>     INFO:    ----------------------------------------------------------------------
[14:21:15.445] <TB2>     INFO:    Timings are good!
[14:21:15.445] <TB2>     INFO:    ----------------------------------------------------------------------
[14:21:15.445] <TB2>     INFO: Test took 142783 ms.
[14:21:15.445] <TB2>     INFO: PixTestTiming::TimingTest() done.
[14:21:15.445] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:21:15.445] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:21:15.445] <TB2>     INFO: PixTestTiming::doTest took 574818 ms.
[14:21:15.445] <TB2>     INFO: PixTestTiming::doTest() done
[14:21:15.445] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:21:15.445] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[14:21:15.445] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[14:21:15.446] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[14:21:15.446] <TB2>     INFO: Write out ROCDelayScan3_V0
[14:21:15.446] <TB2>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[14:21:15.446] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:21:15.796] <TB2>     INFO: ######################################################################
[14:21:15.796] <TB2>     INFO: PixTestAlive::doTest()
[14:21:15.796] <TB2>     INFO: ######################################################################
[14:21:15.799] <TB2>     INFO:    ----------------------------------------------------------------------
[14:21:15.799] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:21:15.799] <TB2>     INFO:    ----------------------------------------------------------------------
[14:21:15.801] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:21:16.144] <TB2>     INFO: Expecting 41600 events.
[14:21:20.230] <TB2>     INFO: 41600 events read in total (3371ms).
[14:21:20.230] <TB2>     INFO: Test took 4429ms.
[14:21:20.239] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:20.239] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:21:20.239] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:21:20.615] <TB2>     INFO: PixTestAlive::aliveTest() done
[14:21:20.615] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    1    0    0    0    0    0    0    0
[14:21:20.615] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    1    0    0    0    0    0    0    0
[14:21:20.619] <TB2>     INFO:    ----------------------------------------------------------------------
[14:21:20.619] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:21:20.619] <TB2>     INFO:    ----------------------------------------------------------------------
[14:21:20.620] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:21:20.973] <TB2>     INFO: Expecting 41600 events.
[14:21:23.937] <TB2>     INFO: 41600 events read in total (2249ms).
[14:21:23.938] <TB2>     INFO: Test took 3318ms.
[14:21:23.938] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:23.938] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:21:23.938] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:21:23.938] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:21:24.343] <TB2>     INFO: PixTestAlive::maskTest() done
[14:21:24.344] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:21:24.347] <TB2>     INFO:    ----------------------------------------------------------------------
[14:21:24.347] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:21:24.347] <TB2>     INFO:    ----------------------------------------------------------------------
[14:21:24.349] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:21:24.692] <TB2>     INFO: Expecting 41600 events.
[14:21:28.769] <TB2>     INFO: 41600 events read in total (3362ms).
[14:21:28.770] <TB2>     INFO: Test took 4421ms.
[14:21:28.777] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:28.777] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:21:28.777] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:21:29.154] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[14:21:29.154] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:21:29.154] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:21:29.154] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[14:21:29.164] <TB2>     INFO: ######################################################################
[14:21:29.164] <TB2>     INFO: PixTestTrim::doTest()
[14:21:29.164] <TB2>     INFO: ######################################################################
[14:21:29.167] <TB2>     INFO:    ----------------------------------------------------------------------
[14:21:29.167] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:21:29.167] <TB2>     INFO:    ----------------------------------------------------------------------
[14:21:29.247] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:21:29.247] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:21:29.259] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:21:29.259] <TB2>     INFO:     run 1 of 1
[14:21:29.260] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:21:29.602] <TB2>     INFO: Expecting 5025280 events.
[14:22:14.882] <TB2>     INFO: 1420560 events read in total (44565ms).
[14:22:59.009] <TB2>     INFO: 2822800 events read in total (88692ms).
[14:23:43.419] <TB2>     INFO: 4235584 events read in total (133103ms).
[14:24:08.516] <TB2>     INFO: 5025280 events read in total (158199ms).
[14:24:08.552] <TB2>     INFO: Test took 159292ms.
[14:24:08.607] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:24:08.710] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:24:10.144] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:24:11.546] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:24:12.842] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:24:14.150] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:24:15.519] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:24:16.870] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:24:18.207] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:24:19.581] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:24:20.951] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:24:22.333] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:24:23.756] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:24:25.061] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:24:26.394] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:24:27.725] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:24:29.053] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:24:30.400] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 239861760
[14:24:30.403] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.0573 minThrLimit = 97.0464 minThrNLimit = 119.571 -> result = 97.0573 -> 97
[14:24:30.403] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.609 minThrLimit = 103.592 minThrNLimit = 126.237 -> result = 103.609 -> 103
[14:24:30.404] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.0857 minThrLimit = 85.0851 minThrNLimit = 105.129 -> result = 85.0857 -> 85
[14:24:30.404] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.3466 minThrLimit = 89.344 minThrNLimit = 108.066 -> result = 89.3466 -> 89
[14:24:30.405] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.3919 minThrLimit = 94.3464 minThrNLimit = 117.833 -> result = 94.3919 -> 94
[14:24:30.405] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.378 minThrLimit = 100.348 minThrNLimit = 119.64 -> result = 100.378 -> 100
[14:24:30.405] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.8309 minThrLimit = 87.6988 minThrNLimit = 111.227 -> result = 87.8309 -> 87
[14:24:30.406] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.4389 minThrLimit = 96.421 minThrNLimit = 120.191 -> result = 96.4389 -> 96
[14:24:30.406] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.4129 minThrLimit = 99.4071 minThrNLimit = 120.913 -> result = 99.4129 -> 99
[14:24:30.407] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.09 minThrLimit = 101.079 minThrNLimit = 122.419 -> result = 101.09 -> 101
[14:24:30.407] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.223 minThrLimit = 104.123 minThrNLimit = 130.609 -> result = 104.223 -> 104
[14:24:30.407] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.6556 minThrLimit = 92.6224 minThrNLimit = 111.905 -> result = 92.6556 -> 92
[14:24:30.408] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.5339 minThrLimit = 93.5043 minThrNLimit = 112.864 -> result = 93.5339 -> 93
[14:24:30.408] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.3645 minThrLimit = 90.2192 minThrNLimit = 112.335 -> result = 90.3645 -> 90
[14:24:30.409] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.6853 minThrLimit = 86.6642 minThrNLimit = 109.699 -> result = 86.6853 -> 86
[14:24:30.409] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.4954 minThrLimit = 98.4787 minThrNLimit = 118.224 -> result = 98.4954 -> 98
[14:24:30.409] <TB2>     INFO: ROC 0 VthrComp = 97
[14:24:30.409] <TB2>     INFO: ROC 1 VthrComp = 103
[14:24:30.409] <TB2>     INFO: ROC 2 VthrComp = 85
[14:24:30.410] <TB2>     INFO: ROC 3 VthrComp = 89
[14:24:30.410] <TB2>     INFO: ROC 4 VthrComp = 94
[14:24:30.410] <TB2>     INFO: ROC 5 VthrComp = 100
[14:24:30.410] <TB2>     INFO: ROC 6 VthrComp = 87
[14:24:30.410] <TB2>     INFO: ROC 7 VthrComp = 96
[14:24:30.410] <TB2>     INFO: ROC 8 VthrComp = 99
[14:24:30.410] <TB2>     INFO: ROC 9 VthrComp = 101
[14:24:30.411] <TB2>     INFO: ROC 10 VthrComp = 104
[14:24:30.411] <TB2>     INFO: ROC 11 VthrComp = 92
[14:24:30.411] <TB2>     INFO: ROC 12 VthrComp = 93
[14:24:30.411] <TB2>     INFO: ROC 13 VthrComp = 90
[14:24:30.411] <TB2>     INFO: ROC 14 VthrComp = 86
[14:24:30.411] <TB2>     INFO: ROC 15 VthrComp = 98
[14:24:30.412] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:24:30.412] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:24:30.429] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:24:30.429] <TB2>     INFO:     run 1 of 1
[14:24:30.430] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:24:30.778] <TB2>     INFO: Expecting 5025280 events.
[14:25:06.335] <TB2>     INFO: 887216 events read in total (34842ms).
[14:25:41.389] <TB2>     INFO: 1773320 events read in total (69896ms).
[14:26:16.299] <TB2>     INFO: 2658704 events read in total (104806ms).
[14:26:50.298] <TB2>     INFO: 3534744 events read in total (138805ms).
[14:27:25.110] <TB2>     INFO: 4405880 events read in total (173617ms).
[14:27:50.044] <TB2>     INFO: 5025280 events read in total (198551ms).
[14:27:50.114] <TB2>     INFO: Test took 199685ms.
[14:27:50.282] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:27:50.631] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:27:52.207] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:27:53.798] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:27:55.384] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:27:56.966] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:27:58.530] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:28:00.177] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:28:01.808] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:28:03.458] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:28:05.132] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:28:06.797] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:28:08.476] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:28:10.152] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:28:11.828] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:28:13.466] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:28:15.104] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:28:16.752] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 276455424
[14:28:16.755] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 57.3602 for pixel 21/25 mean/min/max = 44.6417/31.8632/57.4203
[14:28:16.756] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 58.1778 for pixel 14/6 mean/min/max = 45.91/33.4223/58.3977
[14:28:16.756] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 58.5884 for pixel 13/6 mean/min/max = 45.0656/31.4232/58.7079
[14:28:16.756] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 59.0273 for pixel 0/35 mean/min/max = 46.7862/34.3969/59.1754
[14:28:16.757] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 56.0435 for pixel 22/11 mean/min/max = 44.468/32.8238/56.1122
[14:28:16.757] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 60.656 for pixel 15/6 mean/min/max = 46.3019/31.8474/60.7564
[14:28:16.757] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 55.675 for pixel 0/9 mean/min/max = 44.4626/32.6493/56.2759
[14:28:16.758] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 57.7191 for pixel 7/2 mean/min/max = 45.0055/32.1973/57.8137
[14:28:16.758] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 58.2725 for pixel 4/79 mean/min/max = 44.8747/31.1961/58.5533
[14:28:16.758] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 56.1105 for pixel 4/17 mean/min/max = 43.8594/31.4828/56.236
[14:28:16.758] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 62.3376 for pixel 2/3 mean/min/max = 48.0381/33.5838/62.4923
[14:28:16.759] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 57.4629 for pixel 20/73 mean/min/max = 45.7947/34.1155/57.474
[14:28:16.759] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 59.0238 for pixel 18/79 mean/min/max = 46.0191/32.9947/59.0435
[14:28:16.759] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 56.6918 for pixel 7/23 mean/min/max = 45.2416/33.7356/56.7475
[14:28:16.760] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 57.3263 for pixel 18/21 mean/min/max = 44.7436/32.1409/57.3464
[14:28:16.760] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 57.0189 for pixel 22/22 mean/min/max = 44.69/32.1425/57.2375
[14:28:16.760] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:28:16.892] <TB2>     INFO: Expecting 411648 events.
[14:28:24.557] <TB2>     INFO: 411648 events read in total (6950ms).
[14:28:24.563] <TB2>     INFO: Expecting 411648 events.
[14:28:32.048] <TB2>     INFO: 411648 events read in total (6825ms).
[14:28:32.056] <TB2>     INFO: Expecting 411648 events.
[14:28:39.611] <TB2>     INFO: 411648 events read in total (6890ms).
[14:28:39.623] <TB2>     INFO: Expecting 411648 events.
[14:28:47.163] <TB2>     INFO: 411648 events read in total (6873ms).
[14:28:47.177] <TB2>     INFO: Expecting 411648 events.
[14:28:54.548] <TB2>     INFO: 411648 events read in total (6708ms).
[14:28:54.564] <TB2>     INFO: Expecting 411648 events.
[14:29:01.936] <TB2>     INFO: 411648 events read in total (6718ms).
[14:29:01.954] <TB2>     INFO: Expecting 411648 events.
[14:29:09.483] <TB2>     INFO: 411648 events read in total (6873ms).
[14:29:09.503] <TB2>     INFO: Expecting 411648 events.
[14:29:17.063] <TB2>     INFO: 411648 events read in total (6905ms).
[14:29:17.085] <TB2>     INFO: Expecting 411648 events.
[14:29:24.487] <TB2>     INFO: 411648 events read in total (6755ms).
[14:29:24.511] <TB2>     INFO: Expecting 411648 events.
[14:29:31.919] <TB2>     INFO: 411648 events read in total (6756ms).
[14:29:31.946] <TB2>     INFO: Expecting 411648 events.
[14:29:39.386] <TB2>     INFO: 411648 events read in total (6793ms).
[14:29:39.418] <TB2>     INFO: Expecting 411648 events.
[14:29:46.733] <TB2>     INFO: 411648 events read in total (6681ms).
[14:29:46.767] <TB2>     INFO: Expecting 411648 events.
[14:29:54.312] <TB2>     INFO: 411648 events read in total (6899ms).
[14:29:54.349] <TB2>     INFO: Expecting 411648 events.
[14:30:01.985] <TB2>     INFO: 411648 events read in total (7000ms).
[14:30:02.020] <TB2>     INFO: Expecting 411648 events.
[14:30:09.617] <TB2>     INFO: 411648 events read in total (6960ms).
[14:30:09.657] <TB2>     INFO: Expecting 411648 events.
[14:30:17.173] <TB2>     INFO: 411648 events read in total (6890ms).
[14:30:17.217] <TB2>     INFO: Test took 120457ms.
[14:30:17.723] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1678 < 35 for itrim = 103; old thr = 34.1111 ... break
[14:30:17.754] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2845 < 35 for itrim = 96; old thr = 34.0602 ... break
[14:30:17.782] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8169 < 35 for itrim+1 = 82; old thr = 34.7931 ... break
[14:30:17.811] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7271 < 35 for itrim+1 = 107; old thr = 34.3933 ... break
[14:30:17.851] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0541 < 35 for itrim+1 = 99; old thr = 34.2112 ... break
[14:30:17.880] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 37.5095 < 35 for itrim+1 = 106; old thr = 34.8448 ... break
[14:30:17.911] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4799 < 35 for itrim+1 = 92; old thr = 34.6063 ... break
[14:30:17.951] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3718 < 35 for itrim+1 = 107; old thr = 34.6477 ... break
[14:30:17.981] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5826 < 35 for itrim+1 = 101; old thr = 34.5628 ... break
[14:30:18.017] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1346 < 35 for itrim = 102; old thr = 34.0412 ... break
[14:30:18.055] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.59 < 35 for itrim+1 = 128; old thr = 34.5674 ... break
[14:30:18.084] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8706 < 35 for itrim+1 = 89; old thr = 34.3983 ... break
[14:30:18.110] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.1955 < 35 for itrim+1 = 97; old thr = 34.6016 ... break
[14:30:18.147] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.956 < 35 for itrim+1 = 98; old thr = 34.0725 ... break
[14:30:18.187] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0237 < 35 for itrim = 104; old thr = 34.5136 ... break
[14:30:18.222] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.1297 < 35 for itrim+1 = 98; old thr = 34.2018 ... break
[14:30:18.297] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:30:18.308] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:30:18.308] <TB2>     INFO:     run 1 of 1
[14:30:18.308] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:30:18.650] <TB2>     INFO: Expecting 5025280 events.
[14:30:53.179] <TB2>     INFO: 870064 events read in total (33814ms).
[14:31:28.274] <TB2>     INFO: 1739376 events read in total (68909ms).
[14:32:03.136] <TB2>     INFO: 2609664 events read in total (103772ms).
[14:32:37.760] <TB2>     INFO: 3469016 events read in total (138395ms).
[14:33:12.380] <TB2>     INFO: 4323272 events read in total (173015ms).
[14:33:40.849] <TB2>     INFO: 5025280 events read in total (201484ms).
[14:33:40.928] <TB2>     INFO: Test took 202620ms.
[14:33:41.103] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:33:41.469] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:33:42.996] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:33:44.557] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:33:46.101] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:33:47.658] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:33:49.179] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:33:50.743] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:33:52.264] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:33:53.795] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:33:55.353] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:33:56.890] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:33:58.461] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:34:00.010] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:34:01.561] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:34:03.092] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:34:04.601] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:34:06.138] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 416628736
[14:34:06.140] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 11.413412 .. 50.754018
[14:34:06.214] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 60 (-1/-1) hits flags = 528 (plus default)
[14:34:06.224] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:34:06.224] <TB2>     INFO:     run 1 of 1
[14:34:06.224] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:34:06.566] <TB2>     INFO: Expecting 1996800 events.
[14:34:46.818] <TB2>     INFO: 1156664 events read in total (39524ms).
[14:35:16.073] <TB2>     INFO: 1996800 events read in total (68779ms).
[14:35:16.091] <TB2>     INFO: Test took 69867ms.
[14:35:16.132] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:35:16.222] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:35:17.283] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:35:18.332] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:35:19.389] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:35:20.443] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:35:21.505] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:35:22.577] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:35:23.684] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:35:24.703] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:35:25.719] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:35:26.741] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:35:27.753] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:35:28.762] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:35:29.773] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:35:30.790] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:35:31.807] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:35:32.826] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 242130944
[14:35:32.907] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 17.320352 .. 45.078082
[14:35:32.983] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 7 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:35:32.992] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:35:32.992] <TB2>     INFO:     run 1 of 1
[14:35:32.993] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:35:33.336] <TB2>     INFO: Expecting 1630720 events.
[14:36:14.452] <TB2>     INFO: 1150256 events read in total (40401ms).
[14:36:30.949] <TB2>     INFO: 1630720 events read in total (56898ms).
[14:36:30.963] <TB2>     INFO: Test took 57970ms.
[14:36:30.997] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:36:31.072] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:36:32.060] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:36:33.023] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:36:33.993] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:36:34.974] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:36:35.945] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:36:36.909] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:36:37.888] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:36:38.859] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:36:39.822] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:36:40.791] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:36:41.750] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:36:42.713] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:36:43.674] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:36:44.638] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:36:45.607] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:36:46.579] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 300195840
[14:36:46.660] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 22.989578 .. 41.609410
[14:36:46.734] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 12 .. 51 (-1/-1) hits flags = 528 (plus default)
[14:36:46.744] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:36:46.744] <TB2>     INFO:     run 1 of 1
[14:36:46.744] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:36:47.087] <TB2>     INFO: Expecting 1331200 events.
[14:37:28.035] <TB2>     INFO: 1158664 events read in total (40233ms).
[14:37:34.460] <TB2>     INFO: 1331200 events read in total (46659ms).
[14:37:34.477] <TB2>     INFO: Test took 47733ms.
[14:37:34.512] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:37:34.582] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:37:35.527] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:37:36.467] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:37:37.410] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:37:38.346] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:37:39.279] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:37:40.215] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:37:41.154] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:37:42.110] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:37:43.043] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:37:43.981] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:37:44.907] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:37:45.835] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:37:46.768] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:37:47.706] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:37:48.645] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:37:49.587] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 256270336
[14:37:49.674] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.944797 .. 41.609410
[14:37:49.757] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 51 (-1/-1) hits flags = 528 (plus default)
[14:37:49.767] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:37:49.767] <TB2>     INFO:     run 1 of 1
[14:37:49.767] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:37:50.113] <TB2>     INFO: Expecting 1264640 events.
[14:38:31.177] <TB2>     INFO: 1139080 events read in total (40349ms).
[14:38:35.938] <TB2>     INFO: 1264640 events read in total (45110ms).
[14:38:35.948] <TB2>     INFO: Test took 46181ms.
[14:38:35.975] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:38:36.038] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:38:36.969] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:38:37.893] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:38:38.820] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:38:39.745] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:38:40.672] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:38:41.596] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:38:42.534] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:38:43.473] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:38:44.401] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:38:45.325] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:38:46.250] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:38:47.178] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:38:48.100] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:38:49.027] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:38:49.959] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:38:50.890] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 308465664
[14:38:50.976] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:38:50.976] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:38:50.987] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:38:50.987] <TB2>     INFO:     run 1 of 1
[14:38:50.987] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:38:51.331] <TB2>     INFO: Expecting 1364480 events.
[14:39:31.556] <TB2>     INFO: 1075760 events read in total (39511ms).
[14:39:42.303] <TB2>     INFO: 1364480 events read in total (50258ms).
[14:39:42.316] <TB2>     INFO: Test took 51329ms.
[14:39:42.349] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:39:42.424] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:39:43.446] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:39:44.465] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:39:45.494] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:39:46.512] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:39:47.533] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:39:48.554] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:39:49.576] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:39:50.599] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:39:51.622] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:39:52.641] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:39:53.663] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:39:54.686] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:39:55.705] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:39:56.723] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:39:57.746] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:39:58.771] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 287051776
[14:39:58.812] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C0.dat
[14:39:58.812] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C1.dat
[14:39:58.812] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C2.dat
[14:39:58.812] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C3.dat
[14:39:58.812] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C4.dat
[14:39:58.812] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C5.dat
[14:39:58.812] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C6.dat
[14:39:58.812] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C7.dat
[14:39:58.813] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C8.dat
[14:39:58.813] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C9.dat
[14:39:58.813] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C10.dat
[14:39:58.813] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C11.dat
[14:39:58.813] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C12.dat
[14:39:58.813] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C13.dat
[14:39:58.813] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C14.dat
[14:39:58.813] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C15.dat
[14:39:58.813] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C0.dat
[14:39:58.821] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C1.dat
[14:39:58.828] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C2.dat
[14:39:58.835] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C3.dat
[14:39:58.842] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C4.dat
[14:39:58.848] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C5.dat
[14:39:58.855] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C6.dat
[14:39:58.862] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C7.dat
[14:39:58.869] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C8.dat
[14:39:58.876] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C9.dat
[14:39:58.882] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C10.dat
[14:39:58.889] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C11.dat
[14:39:58.896] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C12.dat
[14:39:58.903] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C13.dat
[14:39:58.909] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C14.dat
[14:39:58.916] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C15.dat
[14:39:58.923] <TB2>     INFO: PixTestTrim::trimTest() done
[14:39:58.923] <TB2>     INFO: vtrim:     103  96  82 107  99 106  92 107 101 102 128  89  97  98 104  98 
[14:39:58.923] <TB2>     INFO: vthrcomp:   97 103  85  89  94 100  87  96  99 101 104  92  93  90  86  98 
[14:39:58.923] <TB2>     INFO: vcal mean:  34.99  34.97  34.99  35.00  34.98  34.96  34.98  35.03  34.93  34.96  34.97  35.07  34.97  34.99  34.96  34.96 
[14:39:58.923] <TB2>     INFO: vcal RMS:    0.84   0.88   0.87   0.84   0.82   0.91   0.78   0.82   1.01   0.84   0.87   0.82   0.87   0.81   0.78   0.86 
[14:39:58.923] <TB2>     INFO: bits mean:   9.62   9.53   9.80   8.79  10.06   9.27   9.23   9.54   9.62  10.33   8.75   9.39   9.33   9.54   9.68   9.86 
[14:39:58.923] <TB2>     INFO: bits RMS:    2.80   2.51   2.67   2.64   2.44   2.75   2.84   2.72   2.81   2.48   2.62   2.48   2.64   2.51   2.66   2.63 
[14:39:58.934] <TB2>     INFO:    ----------------------------------------------------------------------
[14:39:58.934] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:39:58.934] <TB2>     INFO:    ----------------------------------------------------------------------
[14:39:58.940] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:39:58.940] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:39:58.951] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:39:58.951] <TB2>     INFO:     run 1 of 1
[14:39:58.951] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:39:59.310] <TB2>     INFO: Expecting 4160000 events.
[14:40:45.538] <TB2>     INFO: 1163820 events read in total (45513ms).
[14:41:31.933] <TB2>     INFO: 2313980 events read in total (91908ms).
[14:42:17.019] <TB2>     INFO: 3449565 events read in total (136995ms).
[14:42:45.956] <TB2>     INFO: 4160000 events read in total (165931ms).
[14:42:46.033] <TB2>     INFO: Test took 167082ms.
[14:42:46.160] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:42:46.418] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:42:48.299] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:42:50.172] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:42:52.051] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:42:53.945] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:42:55.798] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:42:57.676] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:42:59.542] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:43:01.433] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:43:03.338] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:43:05.221] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:43:07.079] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:43:08.971] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:43:10.869] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:43:12.707] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:43:14.566] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:43:16.430] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 252633088
[14:43:16.431] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:43:16.504] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:43:16.504] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 178 (-1/-1) hits flags = 528 (plus default)
[14:43:16.515] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:43:16.515] <TB2>     INFO:     run 1 of 1
[14:43:16.515] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:43:16.862] <TB2>     INFO: Expecting 3723200 events.
[14:44:04.343] <TB2>     INFO: 1181580 events read in total (46766ms).
[14:44:51.373] <TB2>     INFO: 2346270 events read in total (93796ms).
[14:45:37.955] <TB2>     INFO: 3497475 events read in total (140378ms).
[14:45:47.266] <TB2>     INFO: 3723200 events read in total (149689ms).
[14:45:47.307] <TB2>     INFO: Test took 150792ms.
[14:45:47.408] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:45:47.621] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:45:49.418] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:45:51.246] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:45:53.086] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:45:54.908] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:45:56.748] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:45:58.540] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:46:00.382] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:46:02.179] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:46:03.983] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:46:05.774] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:46:07.568] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:46:09.436] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:46:11.310] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:46:13.196] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:46:15.110] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:46:16.005] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 389005312
[14:46:17.007] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:46:17.084] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:46:17.084] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 163 (-1/-1) hits flags = 528 (plus default)
[14:46:17.094] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:46:17.094] <TB2>     INFO:     run 1 of 1
[14:46:17.094] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:46:17.438] <TB2>     INFO: Expecting 3411200 events.
[14:47:06.800] <TB2>     INFO: 1243755 events read in total (48647ms).
[14:47:54.896] <TB2>     INFO: 2463185 events read in total (96743ms).
[14:48:31.643] <TB2>     INFO: 3411200 events read in total (133490ms).
[14:48:31.688] <TB2>     INFO: Test took 134594ms.
[14:48:31.780] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:48:31.989] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:48:33.715] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:48:35.427] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:48:37.217] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:48:38.963] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:48:40.725] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:48:42.427] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:48:44.124] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:48:45.761] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:48:47.409] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:48:49.045] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:48:50.670] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:48:52.343] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:48:54.008] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:48:55.699] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:48:57.411] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:48:59.119] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 389005312
[14:48:59.121] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:48:59.195] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:48:59.195] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 162 (-1/-1) hits flags = 528 (plus default)
[14:48:59.205] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:48:59.205] <TB2>     INFO:     run 1 of 1
[14:48:59.205] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:48:59.568] <TB2>     INFO: Expecting 3390400 events.
[14:49:48.450] <TB2>     INFO: 1247970 events read in total (48167ms).
[14:50:35.752] <TB2>     INFO: 2471410 events read in total (95469ms).
[14:51:11.822] <TB2>     INFO: 3390400 events read in total (131539ms).
[14:51:11.858] <TB2>     INFO: Test took 132653ms.
[14:51:11.939] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:51:12.106] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:51:13.803] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:51:15.509] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:51:17.259] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:51:18.987] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:51:20.739] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:51:22.422] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:51:24.186] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:51:25.887] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:51:27.602] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:51:29.314] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:51:30.992] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:51:32.751] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:51:34.518] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:51:36.307] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:51:38.138] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:51:39.887] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 426577920
[14:51:39.888] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:51:39.961] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:51:39.962] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 159 (-1/-1) hits flags = 528 (plus default)
[14:51:39.972] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:51:39.972] <TB2>     INFO:     run 1 of 1
[14:51:39.972] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:51:40.325] <TB2>     INFO: Expecting 3328000 events.
[14:52:29.373] <TB2>     INFO: 1262725 events read in total (48333ms).
[14:53:16.902] <TB2>     INFO: 2499245 events read in total (95862ms).
[14:53:49.354] <TB2>     INFO: 3328000 events read in total (128314ms).
[14:53:49.390] <TB2>     INFO: Test took 129418ms.
[14:53:49.469] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:53:49.621] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:53:51.248] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:53:52.879] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:53:54.552] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:53:56.203] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:53:57.889] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:53:59.509] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:54:01.190] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:54:02.807] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:54:04.424] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:54:06.050] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:54:07.645] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:54:09.281] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:54:10.902] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:54:12.562] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:54:14.226] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:54:15.848] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 426889216
[14:54:15.849] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.15151, thr difference RMS: 1.69679
[14:54:15.849] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 11.1914, thr difference RMS: 1.35014
[14:54:15.849] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 10.2762, thr difference RMS: 1.4667
[14:54:15.850] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 7.69667, thr difference RMS: 1.68514
[14:54:15.850] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.55393, thr difference RMS: 1.62869
[14:54:15.850] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 10.7701, thr difference RMS: 1.43042
[14:54:15.850] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.87208, thr difference RMS: 1.29161
[14:54:15.850] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.64246, thr difference RMS: 1.78819
[14:54:15.851] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.56984, thr difference RMS: 1.58243
[14:54:15.851] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.47035, thr difference RMS: 1.48319
[14:54:15.851] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.95791, thr difference RMS: 1.23354
[14:54:15.851] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.06189, thr difference RMS: 1.62201
[14:54:15.851] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.83503, thr difference RMS: 1.74721
[14:54:15.852] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.68491, thr difference RMS: 1.54637
[14:54:15.852] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.55255, thr difference RMS: 1.35925
[14:54:15.852] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 10.1213, thr difference RMS: 1.36485
[14:54:15.852] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.14776, thr difference RMS: 1.68894
[14:54:15.852] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 11.2803, thr difference RMS: 1.31802
[14:54:15.852] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 10.5007, thr difference RMS: 1.43285
[14:54:15.853] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 7.59434, thr difference RMS: 1.69068
[14:54:15.853] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.58623, thr difference RMS: 1.61702
[14:54:15.853] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 10.5333, thr difference RMS: 1.50318
[14:54:15.853] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.77227, thr difference RMS: 1.30098
[14:54:15.853] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.54896, thr difference RMS: 1.7807
[14:54:15.854] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.45548, thr difference RMS: 1.56868
[14:54:15.854] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.49515, thr difference RMS: 1.468
[14:54:15.854] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.89942, thr difference RMS: 1.25318
[14:54:15.854] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.15695, thr difference RMS: 1.62119
[14:54:15.854] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.8338, thr difference RMS: 1.76032
[14:54:15.855] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.62186, thr difference RMS: 1.51895
[14:54:15.855] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.47009, thr difference RMS: 1.36118
[14:54:15.855] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.97193, thr difference RMS: 1.37182
[14:54:15.855] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.19833, thr difference RMS: 1.70755
[14:54:15.855] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 11.4332, thr difference RMS: 1.32966
[14:54:15.856] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 10.5971, thr difference RMS: 1.41814
[14:54:15.856] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 7.61337, thr difference RMS: 1.69523
[14:54:15.856] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.71452, thr difference RMS: 1.62812
[14:54:15.856] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 10.3494, thr difference RMS: 1.6026
[14:54:15.856] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.80336, thr difference RMS: 1.28137
[14:54:15.856] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.56287, thr difference RMS: 1.77517
[14:54:15.857] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.56916, thr difference RMS: 1.55604
[14:54:15.857] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.64351, thr difference RMS: 1.46418
[14:54:15.857] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.94562, thr difference RMS: 1.24064
[14:54:15.857] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.38306, thr difference RMS: 1.59038
[14:54:15.857] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.90581, thr difference RMS: 1.77632
[14:54:15.858] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.63935, thr difference RMS: 1.50987
[14:54:15.858] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.58389, thr difference RMS: 1.34467
[14:54:15.858] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.99657, thr difference RMS: 1.36043
[14:54:15.858] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.28945, thr difference RMS: 1.68905
[14:54:15.858] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 11.5321, thr difference RMS: 1.31818
[14:54:15.859] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 10.7016, thr difference RMS: 1.4196
[14:54:15.859] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 7.56992, thr difference RMS: 1.68978
[14:54:15.859] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.82565, thr difference RMS: 1.61654
[14:54:15.859] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 10.0373, thr difference RMS: 1.60731
[14:54:15.859] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.80973, thr difference RMS: 1.28194
[14:54:15.859] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.57752, thr difference RMS: 1.81864
[14:54:15.860] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.68331, thr difference RMS: 1.56319
[14:54:15.860] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.78753, thr difference RMS: 1.483
[14:54:15.860] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.89807, thr difference RMS: 1.24367
[14:54:15.860] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.57822, thr difference RMS: 1.56929
[14:54:15.860] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.97446, thr difference RMS: 1.75878
[14:54:15.861] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.70819, thr difference RMS: 1.53826
[14:54:15.861] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.59855, thr difference RMS: 1.33899
[14:54:15.861] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 10.0911, thr difference RMS: 1.35642
[14:54:15.967] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[14:54:15.970] <TB2>     INFO: PixTestTrim::doTest() done, duration: 1966 seconds
[14:54:15.970] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:54:16.690] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:54:16.690] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:54:16.692] <TB2>     INFO: ######################################################################
[14:54:16.693] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[14:54:16.693] <TB2>     INFO: ######################################################################
[14:54:16.693] <TB2>     INFO:    ----------------------------------------------------------------------
[14:54:16.693] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:54:16.693] <TB2>     INFO:    ----------------------------------------------------------------------
[14:54:16.693] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:54:16.702] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:54:16.703] <TB2>     INFO:     run 1 of 1
[14:54:16.703] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:54:17.044] <TB2>     INFO: Expecting 59072000 events.
[14:54:45.914] <TB2>     INFO: 1073400 events read in total (28155ms).
[14:55:13.743] <TB2>     INFO: 2142000 events read in total (55984ms).
[14:55:40.273] <TB2>     INFO: 3212600 events read in total (82514ms).
[14:56:08.564] <TB2>     INFO: 4283000 events read in total (110805ms).
[14:56:36.888] <TB2>     INFO: 5351400 events read in total (139129ms).
[14:57:04.283] <TB2>     INFO: 6421800 events read in total (166524ms).
[14:57:32.516] <TB2>     INFO: 7492800 events read in total (194757ms).
[14:58:00.019] <TB2>     INFO: 8561800 events read in total (222260ms).
[14:58:28.271] <TB2>     INFO: 9633200 events read in total (250512ms).
[14:58:56.377] <TB2>     INFO: 10702400 events read in total (278618ms).
[14:59:24.387] <TB2>     INFO: 11771000 events read in total (306628ms).
[14:59:52.447] <TB2>     INFO: 12844000 events read in total (334688ms).
[15:00:20.770] <TB2>     INFO: 13912400 events read in total (363011ms).
[15:00:48.965] <TB2>     INFO: 14980800 events read in total (391206ms).
[15:01:17.246] <TB2>     INFO: 16053600 events read in total (419487ms).
[15:01:45.528] <TB2>     INFO: 17122000 events read in total (447769ms).
[15:02:13.783] <TB2>     INFO: 18191000 events read in total (476024ms).
[15:02:42.063] <TB2>     INFO: 19263000 events read in total (504304ms).
[15:03:10.336] <TB2>     INFO: 20331400 events read in total (532577ms).
[15:03:38.594] <TB2>     INFO: 21400000 events read in total (560835ms).
[15:04:06.928] <TB2>     INFO: 22472000 events read in total (589169ms).
[15:04:35.176] <TB2>     INFO: 23540600 events read in total (617417ms).
[15:05:03.485] <TB2>     INFO: 24610000 events read in total (645726ms).
[15:05:31.925] <TB2>     INFO: 25682000 events read in total (674166ms).
[15:06:00.193] <TB2>     INFO: 26750600 events read in total (702434ms).
[15:06:28.475] <TB2>     INFO: 27821600 events read in total (730716ms).
[15:06:56.656] <TB2>     INFO: 28892400 events read in total (758897ms).
[15:07:24.919] <TB2>     INFO: 29961200 events read in total (787160ms).
[15:07:53.207] <TB2>     INFO: 31033600 events read in total (815448ms).
[15:08:21.596] <TB2>     INFO: 32102000 events read in total (843837ms).
[15:08:49.005] <TB2>     INFO: 33170600 events read in total (872246ms).
[15:09:18.486] <TB2>     INFO: 34242800 events read in total (900727ms).
[15:09:46.691] <TB2>     INFO: 35311800 events read in total (928932ms).
[15:10:14.984] <TB2>     INFO: 36380400 events read in total (957225ms).
[15:10:43.267] <TB2>     INFO: 37453000 events read in total (985508ms).
[15:11:11.633] <TB2>     INFO: 38521600 events read in total (1013874ms).
[15:11:39.983] <TB2>     INFO: 39591000 events read in total (1042224ms).
[15:12:08.370] <TB2>     INFO: 40662800 events read in total (1070611ms).
[15:12:36.749] <TB2>     INFO: 41730800 events read in total (1098990ms).
[15:13:05.216] <TB2>     INFO: 42798800 events read in total (1127457ms).
[15:13:33.526] <TB2>     INFO: 43870800 events read in total (1155767ms).
[15:14:01.746] <TB2>     INFO: 44939000 events read in total (1183987ms).
[15:14:30.108] <TB2>     INFO: 46007200 events read in total (1212349ms).
[15:14:58.512] <TB2>     INFO: 47077200 events read in total (1240753ms).
[15:15:26.873] <TB2>     INFO: 48146800 events read in total (1269114ms).
[15:15:55.238] <TB2>     INFO: 49214800 events read in total (1297479ms).
[15:16:23.654] <TB2>     INFO: 50283200 events read in total (1325895ms).
[15:16:52.066] <TB2>     INFO: 51353000 events read in total (1354307ms).
[15:17:20.550] <TB2>     INFO: 52421800 events read in total (1382791ms).
[15:17:48.946] <TB2>     INFO: 53490000 events read in total (1411187ms).
[15:18:17.280] <TB2>     INFO: 54559000 events read in total (1439521ms).
[15:18:45.684] <TB2>     INFO: 55629400 events read in total (1467925ms).
[15:19:14.093] <TB2>     INFO: 56697600 events read in total (1496334ms).
[15:19:42.502] <TB2>     INFO: 57765200 events read in total (1524743ms).
[15:20:11.027] <TB2>     INFO: 58837600 events read in total (1553268ms).
[15:20:17.693] <TB2>     INFO: 59072000 events read in total (1559934ms).
[15:20:17.713] <TB2>     INFO: Test took 1561010ms.
[15:20:17.775] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:20:17.908] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:20:17.909] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:20:19.111] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:20:19.111] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:20:20.329] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:20:20.329] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:20:21.537] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:20:21.537] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:20:22.753] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:20:22.753] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:20:23.942] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:20:23.942] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:20:25.135] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:20:25.135] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:20:26.334] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:20:26.334] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:20:27.538] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:20:27.538] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:20:28.746] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:20:28.746] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:20:29.958] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:20:29.958] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:20:31.195] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:20:31.195] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:20:32.436] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:20:32.436] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:20:33.666] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:20:33.666] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:20:34.910] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:20:34.910] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:20:36.142] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:20:36.142] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:20:37.348] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 463269888
[15:20:37.385] <TB2>     INFO: PixTestScurves::scurves() done 
[15:20:37.386] <TB2>     INFO: Vcal mean:  35.13  35.12  35.05  35.13  35.09  35.09  35.07  35.08  35.07  35.04  35.05  35.16  35.07  35.07  35.11  35.13 
[15:20:37.386] <TB2>     INFO: Vcal RMS:    0.71   0.72   0.74   0.70   0.70   0.78   0.66   0.68   0.91   0.71   0.75   0.70   0.75   0.67   0.65   0.72 
[15:20:37.386] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:20:37.460] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:20:37.460] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:20:37.460] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:20:37.460] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:20:37.460] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:20:37.460] <TB2>     INFO: ######################################################################
[15:20:37.460] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:20:37.460] <TB2>     INFO: ######################################################################
[15:20:37.464] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:20:37.807] <TB2>     INFO: Expecting 41600 events.
[15:20:41.930] <TB2>     INFO: 41600 events read in total (3396ms).
[15:20:41.931] <TB2>     INFO: Test took 4467ms.
[15:20:41.938] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:20:41.938] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[15:20:41.938] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:20:41.943] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 54] has eff 0/10
[15:20:41.943] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 54]
[15:20:41.947] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[15:20:41.947] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:20:41.947] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:20:41.947] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:20:42.287] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:20:42.631] <TB2>     INFO: Expecting 41600 events.
[15:20:46.793] <TB2>     INFO: 41600 events read in total (3447ms).
[15:20:46.794] <TB2>     INFO: Test took 4507ms.
[15:20:46.802] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:20:46.802] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[15:20:46.802] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:20:46.806] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 160.844
[15:20:46.806] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,10] phvalue 160
[15:20:46.807] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.147
[15:20:46.807] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 188
[15:20:46.807] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.05
[15:20:46.807] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 180
[15:20:46.807] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.012
[15:20:46.807] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 181
[15:20:46.807] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.047
[15:20:46.807] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 189
[15:20:46.807] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 161.282
[15:20:46.807] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 161
[15:20:46.807] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.045
[15:20:46.807] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 187
[15:20:46.807] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.187
[15:20:46.808] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 187
[15:20:46.808] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.077
[15:20:46.808] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,10] phvalue 178
[15:20:46.808] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.378
[15:20:46.808] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 178
[15:20:46.808] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 163.705
[15:20:46.808] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,33] phvalue 163
[15:20:46.808] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.901
[15:20:46.808] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 180
[15:20:46.808] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.407
[15:20:46.808] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,9] phvalue 177
[15:20:46.808] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.729
[15:20:46.808] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[15:20:46.809] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.248
[15:20:46.809] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 178
[15:20:46.809] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.126
[15:20:46.809] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 173
[15:20:46.809] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:20:46.809] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:20:46.809] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:20:46.894] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:20:47.245] <TB2>     INFO: Expecting 41600 events.
[15:20:51.361] <TB2>     INFO: 41600 events read in total (3402ms).
[15:20:51.362] <TB2>     INFO: Test took 4468ms.
[15:20:51.370] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:20:51.370] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[15:20:51.370] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:20:51.373] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:20:51.374] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 43minph_roc = 10
[15:20:51.374] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 47.31
[15:20:51.374] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 48
[15:20:51.374] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.7349
[15:20:51.375] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,43] phvalue 81
[15:20:51.375] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.9982
[15:20:51.375] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 73
[15:20:51.375] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.0161
[15:20:51.375] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,61] phvalue 78
[15:20:51.375] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.5602
[15:20:51.375] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,13] phvalue 79
[15:20:51.375] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 52.6512
[15:20:51.375] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,14] phvalue 53
[15:20:51.375] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.209
[15:20:51.375] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,44] phvalue 85
[15:20:51.375] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.7564
[15:20:51.375] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 75
[15:20:51.376] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.223
[15:20:51.376] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,13] phvalue 70
[15:20:51.376] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.9876
[15:20:51.376] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 69
[15:20:51.376] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 46.276
[15:20:51.376] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,49] phvalue 47
[15:20:51.376] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.8299
[15:20:51.376] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 69
[15:20:51.376] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.0905
[15:20:51.376] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,48] phvalue 70
[15:20:51.376] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.2292
[15:20:51.376] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,43] phvalue 78
[15:20:51.377] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.0529
[15:20:51.377] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 74
[15:20:51.377] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.0111
[15:20:51.377] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 71
[15:20:51.379] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 0 0
[15:20:51.783] <TB2>     INFO: Expecting 2560 events.
[15:20:52.740] <TB2>     INFO: 2560 events read in total (242ms).
[15:20:52.740] <TB2>     INFO: Test took 1361ms.
[15:20:52.740] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:20:52.741] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 43, 1 1
[15:20:53.248] <TB2>     INFO: Expecting 2560 events.
[15:20:54.206] <TB2>     INFO: 2560 events read in total (243ms).
[15:20:54.206] <TB2>     INFO: Test took 1465ms.
[15:20:54.207] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:20:54.207] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 2 2
[15:20:54.714] <TB2>     INFO: Expecting 2560 events.
[15:20:55.671] <TB2>     INFO: 2560 events read in total (243ms).
[15:20:55.671] <TB2>     INFO: Test took 1464ms.
[15:20:55.671] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:20:55.672] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 61, 3 3
[15:20:56.179] <TB2>     INFO: Expecting 2560 events.
[15:20:57.136] <TB2>     INFO: 2560 events read in total (242ms).
[15:20:57.137] <TB2>     INFO: Test took 1465ms.
[15:20:57.137] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:20:57.137] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 13, 4 4
[15:20:57.644] <TB2>     INFO: Expecting 2560 events.
[15:20:58.602] <TB2>     INFO: 2560 events read in total (243ms).
[15:20:58.602] <TB2>     INFO: Test took 1465ms.
[15:20:58.602] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:20:58.602] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 14, 5 5
[15:20:59.109] <TB2>     INFO: Expecting 2560 events.
[15:21:00.066] <TB2>     INFO: 2560 events read in total (242ms).
[15:21:00.066] <TB2>     INFO: Test took 1464ms.
[15:21:00.066] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:21:00.066] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 44, 6 6
[15:21:00.574] <TB2>     INFO: Expecting 2560 events.
[15:21:01.530] <TB2>     INFO: 2560 events read in total (241ms).
[15:21:01.531] <TB2>     INFO: Test took 1465ms.
[15:21:01.531] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:21:01.532] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 7 7
[15:21:02.038] <TB2>     INFO: Expecting 2560 events.
[15:21:02.997] <TB2>     INFO: 2560 events read in total (244ms).
[15:21:02.997] <TB2>     INFO: Test took 1465ms.
[15:21:02.998] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:21:02.998] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 13, 8 8
[15:21:03.505] <TB2>     INFO: Expecting 2560 events.
[15:21:04.462] <TB2>     INFO: 2560 events read in total (242ms).
[15:21:04.462] <TB2>     INFO: Test took 1464ms.
[15:21:04.463] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:21:04.463] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 9 9
[15:21:04.970] <TB2>     INFO: Expecting 2560 events.
[15:21:05.927] <TB2>     INFO: 2560 events read in total (242ms).
[15:21:05.927] <TB2>     INFO: Test took 1464ms.
[15:21:05.927] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:21:05.927] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 49, 10 10
[15:21:06.435] <TB2>     INFO: Expecting 2560 events.
[15:21:07.392] <TB2>     INFO: 2560 events read in total (242ms).
[15:21:07.393] <TB2>     INFO: Test took 1466ms.
[15:21:07.393] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:21:07.393] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 11 11
[15:21:07.900] <TB2>     INFO: Expecting 2560 events.
[15:21:08.857] <TB2>     INFO: 2560 events read in total (242ms).
[15:21:08.857] <TB2>     INFO: Test took 1464ms.
[15:21:08.857] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:21:08.858] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 48, 12 12
[15:21:09.365] <TB2>     INFO: Expecting 2560 events.
[15:21:10.322] <TB2>     INFO: 2560 events read in total (242ms).
[15:21:10.323] <TB2>     INFO: Test took 1465ms.
[15:21:10.323] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:21:10.324] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 43, 13 13
[15:21:10.830] <TB2>     INFO: Expecting 2560 events.
[15:21:11.788] <TB2>     INFO: 2560 events read in total (242ms).
[15:21:11.788] <TB2>     INFO: Test took 1464ms.
[15:21:11.788] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:21:11.788] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 14 14
[15:21:12.296] <TB2>     INFO: Expecting 2560 events.
[15:21:13.253] <TB2>     INFO: 2560 events read in total (243ms).
[15:21:13.253] <TB2>     INFO: Test took 1465ms.
[15:21:13.254] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:21:13.254] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 15 15
[15:21:13.761] <TB2>     INFO: Expecting 2560 events.
[15:21:14.719] <TB2>     INFO: 2560 events read in total (243ms).
[15:21:14.719] <TB2>     INFO: Test took 1465ms.
[15:21:14.719] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:21:14.719] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[15:21:14.719] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[15:21:14.719] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[15:21:14.719] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[15:21:14.719] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC4
[15:21:14.719] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[15:21:14.719] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[15:21:14.719] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[15:21:14.719] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 29 on ROC8
[15:21:14.719] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[15:21:14.719] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC10
[15:21:14.719] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC11
[15:21:14.719] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC12
[15:21:14.719] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[15:21:14.719] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[15:21:14.720] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[15:21:14.723] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:15.228] <TB2>     INFO: Expecting 655360 events.
[15:21:26.993] <TB2>     INFO: 655360 events read in total (11050ms).
[15:21:26.004] <TB2>     INFO: Expecting 655360 events.
[15:21:38.760] <TB2>     INFO: 655360 events read in total (11196ms).
[15:21:38.775] <TB2>     INFO: Expecting 655360 events.
[15:21:50.320] <TB2>     INFO: 655360 events read in total (10986ms).
[15:21:50.339] <TB2>     INFO: Expecting 655360 events.
[15:22:02.083] <TB2>     INFO: 655360 events read in total (11190ms).
[15:22:02.106] <TB2>     INFO: Expecting 655360 events.
[15:22:13.524] <TB2>     INFO: 655360 events read in total (10871ms).
[15:22:13.552] <TB2>     INFO: Expecting 655360 events.
[15:22:25.177] <TB2>     INFO: 655360 events read in total (11079ms).
[15:22:25.209] <TB2>     INFO: Expecting 655360 events.
[15:22:36.740] <TB2>     INFO: 655360 events read in total (10992ms).
[15:22:36.776] <TB2>     INFO: Expecting 655360 events.
[15:22:48.414] <TB2>     INFO: 655360 events read in total (11101ms).
[15:22:48.456] <TB2>     INFO: Expecting 655360 events.
[15:23:00.107] <TB2>     INFO: 655360 events read in total (11125ms).
[15:23:00.152] <TB2>     INFO: Expecting 655360 events.
[15:23:11.705] <TB2>     INFO: 655360 events read in total (11026ms).
[15:23:11.754] <TB2>     INFO: Expecting 655360 events.
[15:23:23.384] <TB2>     INFO: 655360 events read in total (11103ms).
[15:23:23.437] <TB2>     INFO: Expecting 655360 events.
[15:23:35.013] <TB2>     INFO: 655360 events read in total (11049ms).
[15:23:35.074] <TB2>     INFO: Expecting 655360 events.
[15:23:46.721] <TB2>     INFO: 655360 events read in total (11121ms).
[15:23:46.786] <TB2>     INFO: Expecting 655360 events.
[15:23:58.362] <TB2>     INFO: 655360 events read in total (11050ms).
[15:23:58.428] <TB2>     INFO: Expecting 655360 events.
[15:24:09.996] <TB2>     INFO: 655360 events read in total (11041ms).
[15:24:10.071] <TB2>     INFO: Expecting 655360 events.
[15:24:21.545] <TB2>     INFO: 655360 events read in total (10948ms).
[15:24:21.633] <TB2>     INFO: Test took 186910ms.
[15:24:21.729] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:22.034] <TB2>     INFO: Expecting 655360 events.
[15:24:33.735] <TB2>     INFO: 655360 events read in total (10986ms).
[15:24:33.746] <TB2>     INFO: Expecting 655360 events.
[15:24:45.385] <TB2>     INFO: 655360 events read in total (11079ms).
[15:24:45.399] <TB2>     INFO: Expecting 655360 events.
[15:24:56.986] <TB2>     INFO: 655360 events read in total (11029ms).
[15:24:56.005] <TB2>     INFO: Expecting 655360 events.
[15:25:08.710] <TB2>     INFO: 655360 events read in total (11152ms).
[15:25:08.734] <TB2>     INFO: Expecting 655360 events.
[15:25:20.240] <TB2>     INFO: 655360 events read in total (10965ms).
[15:25:20.268] <TB2>     INFO: Expecting 655360 events.
[15:25:31.825] <TB2>     INFO: 655360 events read in total (11015ms).
[15:25:31.858] <TB2>     INFO: Expecting 655360 events.
[15:25:43.292] <TB2>     INFO: 655360 events read in total (10896ms).
[15:25:43.329] <TB2>     INFO: Expecting 655360 events.
[15:25:54.694] <TB2>     INFO: 655360 events read in total (10836ms).
[15:25:54.734] <TB2>     INFO: Expecting 655360 events.
[15:26:06.325] <TB2>     INFO: 655360 events read in total (11058ms).
[15:26:06.370] <TB2>     INFO: Expecting 655360 events.
[15:26:17.964] <TB2>     INFO: 655360 events read in total (11068ms).
[15:26:18.013] <TB2>     INFO: Expecting 655360 events.
[15:26:29.555] <TB2>     INFO: 655360 events read in total (11016ms).
[15:26:29.608] <TB2>     INFO: Expecting 655360 events.
[15:26:41.137] <TB2>     INFO: 655360 events read in total (11002ms).
[15:26:41.195] <TB2>     INFO: Expecting 655360 events.
[15:26:52.756] <TB2>     INFO: 655360 events read in total (11034ms).
[15:26:52.818] <TB2>     INFO: Expecting 655360 events.
[15:27:04.422] <TB2>     INFO: 655360 events read in total (11078ms).
[15:27:04.487] <TB2>     INFO: Expecting 655360 events.
[15:27:16.086] <TB2>     INFO: 655360 events read in total (11073ms).
[15:27:16.164] <TB2>     INFO: Expecting 655360 events.
[15:27:27.720] <TB2>     INFO: 655360 events read in total (11030ms).
[15:27:27.804] <TB2>     INFO: Test took 186075ms.
[15:27:27.979] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:27:27.980] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:27:27.980] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:27:27.981] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:27:27.981] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:27:27.981] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:27:27.981] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:27:27.981] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:27:27.981] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:27:27.982] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:27:27.982] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:27:27.982] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:27:27.982] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:27:27.983] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:27:27.983] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:27:27.983] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:27:27.983] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:27:27.983] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:27:27.983] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:27:27.984] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:27:27.984] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:27:27.984] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:27:27.984] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:27:27.985] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:27:27.985] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:27:27.985] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:27:27.985] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:27:27.985] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:27:27.985] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:27:27.986] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:27:27.986] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:27:27.986] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:27:27.986] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:27:27.993] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:27:27.000] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:27:28.007] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:27:28.013] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:27:28.020] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:27:28.027] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:27:28.033] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:27:28.040] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:27:28.047] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:27:28.053] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:27:28.060] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:27:28.067] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:27:28.073] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:27:28.080] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:27:28.087] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:27:28.093] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:27:28.100] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:27:28.107] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:27:28.114] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:27:28.120] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:27:28.153] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C0.dat
[15:27:28.153] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C1.dat
[15:27:28.153] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C2.dat
[15:27:28.153] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C3.dat
[15:27:28.153] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C4.dat
[15:27:28.153] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C5.dat
[15:27:28.153] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C6.dat
[15:27:28.154] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C7.dat
[15:27:28.154] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C8.dat
[15:27:28.154] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C9.dat
[15:27:28.154] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C10.dat
[15:27:28.154] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C11.dat
[15:27:28.154] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C12.dat
[15:27:28.154] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C13.dat
[15:27:28.154] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C14.dat
[15:27:28.155] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C15.dat
[15:27:28.502] <TB2>     INFO: Expecting 41600 events.
[15:27:32.343] <TB2>     INFO: 41600 events read in total (3127ms).
[15:27:32.344] <TB2>     INFO: Test took 4187ms.
[15:27:32.998] <TB2>     INFO: Expecting 41600 events.
[15:27:36.812] <TB2>     INFO: 41600 events read in total (3100ms).
[15:27:36.812] <TB2>     INFO: Test took 4166ms.
[15:27:37.459] <TB2>     INFO: Expecting 41600 events.
[15:27:41.289] <TB2>     INFO: 41600 events read in total (3115ms).
[15:27:41.290] <TB2>     INFO: Test took 4174ms.
[15:27:41.589] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:27:41.720] <TB2>     INFO: Expecting 2560 events.
[15:27:42.678] <TB2>     INFO: 2560 events read in total (243ms).
[15:27:42.679] <TB2>     INFO: Test took 1090ms.
[15:27:42.681] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:27:43.187] <TB2>     INFO: Expecting 2560 events.
[15:27:44.144] <TB2>     INFO: 2560 events read in total (242ms).
[15:27:44.144] <TB2>     INFO: Test took 1463ms.
[15:27:44.147] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:27:44.652] <TB2>     INFO: Expecting 2560 events.
[15:27:45.612] <TB2>     INFO: 2560 events read in total (245ms).
[15:27:45.612] <TB2>     INFO: Test took 1465ms.
[15:27:45.614] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:27:46.120] <TB2>     INFO: Expecting 2560 events.
[15:27:47.080] <TB2>     INFO: 2560 events read in total (245ms).
[15:27:47.080] <TB2>     INFO: Test took 1466ms.
[15:27:47.082] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:27:47.588] <TB2>     INFO: Expecting 2560 events.
[15:27:48.545] <TB2>     INFO: 2560 events read in total (242ms).
[15:27:48.545] <TB2>     INFO: Test took 1463ms.
[15:27:48.548] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:27:49.054] <TB2>     INFO: Expecting 2560 events.
[15:27:50.012] <TB2>     INFO: 2560 events read in total (243ms).
[15:27:50.012] <TB2>     INFO: Test took 1464ms.
[15:27:50.014] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:27:50.521] <TB2>     INFO: Expecting 2560 events.
[15:27:51.479] <TB2>     INFO: 2560 events read in total (243ms).
[15:27:51.479] <TB2>     INFO: Test took 1465ms.
[15:27:51.481] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:27:51.990] <TB2>     INFO: Expecting 2560 events.
[15:27:52.948] <TB2>     INFO: 2560 events read in total (243ms).
[15:27:52.949] <TB2>     INFO: Test took 1468ms.
[15:27:52.950] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:27:53.456] <TB2>     INFO: Expecting 2560 events.
[15:27:54.415] <TB2>     INFO: 2560 events read in total (244ms).
[15:27:54.415] <TB2>     INFO: Test took 1465ms.
[15:27:54.417] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:27:54.924] <TB2>     INFO: Expecting 2560 events.
[15:27:55.883] <TB2>     INFO: 2560 events read in total (244ms).
[15:27:55.884] <TB2>     INFO: Test took 1467ms.
[15:27:55.886] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:27:56.392] <TB2>     INFO: Expecting 2560 events.
[15:27:57.350] <TB2>     INFO: 2560 events read in total (243ms).
[15:27:57.350] <TB2>     INFO: Test took 1464ms.
[15:27:57.352] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:27:57.859] <TB2>     INFO: Expecting 2560 events.
[15:27:58.820] <TB2>     INFO: 2560 events read in total (246ms).
[15:27:58.820] <TB2>     INFO: Test took 1468ms.
[15:27:58.822] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:27:59.329] <TB2>     INFO: Expecting 2560 events.
[15:28:00.287] <TB2>     INFO: 2560 events read in total (244ms).
[15:28:00.288] <TB2>     INFO: Test took 1466ms.
[15:28:00.289] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:00.796] <TB2>     INFO: Expecting 2560 events.
[15:28:01.755] <TB2>     INFO: 2560 events read in total (244ms).
[15:28:01.755] <TB2>     INFO: Test took 1466ms.
[15:28:01.758] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:02.264] <TB2>     INFO: Expecting 2560 events.
[15:28:03.222] <TB2>     INFO: 2560 events read in total (243ms).
[15:28:03.222] <TB2>     INFO: Test took 1464ms.
[15:28:03.224] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:03.731] <TB2>     INFO: Expecting 2560 events.
[15:28:04.690] <TB2>     INFO: 2560 events read in total (244ms).
[15:28:04.690] <TB2>     INFO: Test took 1466ms.
[15:28:04.692] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:05.198] <TB2>     INFO: Expecting 2560 events.
[15:28:06.158] <TB2>     INFO: 2560 events read in total (245ms).
[15:28:06.158] <TB2>     INFO: Test took 1466ms.
[15:28:06.160] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:06.666] <TB2>     INFO: Expecting 2560 events.
[15:28:07.624] <TB2>     INFO: 2560 events read in total (243ms).
[15:28:07.624] <TB2>     INFO: Test took 1464ms.
[15:28:07.626] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:08.133] <TB2>     INFO: Expecting 2560 events.
[15:28:09.093] <TB2>     INFO: 2560 events read in total (245ms).
[15:28:09.094] <TB2>     INFO: Test took 1468ms.
[15:28:09.096] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:09.602] <TB2>     INFO: Expecting 2560 events.
[15:28:10.562] <TB2>     INFO: 2560 events read in total (245ms).
[15:28:10.563] <TB2>     INFO: Test took 1467ms.
[15:28:10.565] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:11.071] <TB2>     INFO: Expecting 2560 events.
[15:28:12.029] <TB2>     INFO: 2560 events read in total (243ms).
[15:28:12.029] <TB2>     INFO: Test took 1464ms.
[15:28:12.031] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:12.538] <TB2>     INFO: Expecting 2560 events.
[15:28:13.496] <TB2>     INFO: 2560 events read in total (243ms).
[15:28:13.496] <TB2>     INFO: Test took 1465ms.
[15:28:13.499] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:13.005] <TB2>     INFO: Expecting 2560 events.
[15:28:14.963] <TB2>     INFO: 2560 events read in total (243ms).
[15:28:14.963] <TB2>     INFO: Test took 1464ms.
[15:28:14.966] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:15.471] <TB2>     INFO: Expecting 2560 events.
[15:28:16.430] <TB2>     INFO: 2560 events read in total (244ms).
[15:28:16.430] <TB2>     INFO: Test took 1465ms.
[15:28:16.432] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:16.939] <TB2>     INFO: Expecting 2560 events.
[15:28:17.898] <TB2>     INFO: 2560 events read in total (244ms).
[15:28:17.899] <TB2>     INFO: Test took 1467ms.
[15:28:17.901] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:18.407] <TB2>     INFO: Expecting 2560 events.
[15:28:19.366] <TB2>     INFO: 2560 events read in total (244ms).
[15:28:19.367] <TB2>     INFO: Test took 1467ms.
[15:28:19.368] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:19.876] <TB2>     INFO: Expecting 2560 events.
[15:28:20.835] <TB2>     INFO: 2560 events read in total (244ms).
[15:28:20.835] <TB2>     INFO: Test took 1467ms.
[15:28:20.837] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:21.344] <TB2>     INFO: Expecting 2560 events.
[15:28:22.302] <TB2>     INFO: 2560 events read in total (243ms).
[15:28:22.303] <TB2>     INFO: Test took 1466ms.
[15:28:22.305] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:22.811] <TB2>     INFO: Expecting 2560 events.
[15:28:23.772] <TB2>     INFO: 2560 events read in total (246ms).
[15:28:23.773] <TB2>     INFO: Test took 1468ms.
[15:28:23.774] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:24.281] <TB2>     INFO: Expecting 2560 events.
[15:28:25.238] <TB2>     INFO: 2560 events read in total (242ms).
[15:28:25.239] <TB2>     INFO: Test took 1465ms.
[15:28:25.241] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:25.747] <TB2>     INFO: Expecting 2560 events.
[15:28:26.705] <TB2>     INFO: 2560 events read in total (243ms).
[15:28:26.706] <TB2>     INFO: Test took 1465ms.
[15:28:26.707] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:27.215] <TB2>     INFO: Expecting 2560 events.
[15:28:28.174] <TB2>     INFO: 2560 events read in total (245ms).
[15:28:28.174] <TB2>     INFO: Test took 1467ms.
[15:28:29.202] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 471 seconds
[15:28:29.202] <TB2>     INFO: PH scale (per ROC):    77  78  73  71  79  62  80  82  77  77  76  77  70  69  78  68
[15:28:29.202] <TB2>     INFO: PH offset (per ROC):  195 169 176 173 170 205 163 171 178 178 200 178 179 175 175 181
[15:28:29.375] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:28:29.378] <TB2>     INFO: ######################################################################
[15:28:29.378] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:28:29.378] <TB2>     INFO: ######################################################################
[15:28:29.378] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:28:29.391] <TB2>     INFO: scanning low vcal = 10
[15:28:29.735] <TB2>     INFO: Expecting 41600 events.
[15:28:33.450] <TB2>     INFO: 41600 events read in total (3000ms).
[15:28:33.450] <TB2>     INFO: Test took 4059ms.
[15:28:33.453] <TB2>     INFO: scanning low vcal = 20
[15:28:33.958] <TB2>     INFO: Expecting 41600 events.
[15:28:37.668] <TB2>     INFO: 41600 events read in total (2995ms).
[15:28:37.668] <TB2>     INFO: Test took 4215ms.
[15:28:37.670] <TB2>     INFO: scanning low vcal = 30
[15:28:38.176] <TB2>     INFO: Expecting 41600 events.
[15:28:41.896] <TB2>     INFO: 41600 events read in total (3005ms).
[15:28:41.897] <TB2>     INFO: Test took 4227ms.
[15:28:41.899] <TB2>     INFO: scanning low vcal = 40
[15:28:42.400] <TB2>     INFO: Expecting 41600 events.
[15:28:46.637] <TB2>     INFO: 41600 events read in total (3521ms).
[15:28:46.638] <TB2>     INFO: Test took 4739ms.
[15:28:46.640] <TB2>     INFO: scanning low vcal = 50
[15:28:47.057] <TB2>     INFO: Expecting 41600 events.
[15:28:51.314] <TB2>     INFO: 41600 events read in total (3542ms).
[15:28:51.315] <TB2>     INFO: Test took 4674ms.
[15:28:51.317] <TB2>     INFO: scanning low vcal = 60
[15:28:51.735] <TB2>     INFO: Expecting 41600 events.
[15:28:55.003] <TB2>     INFO: 41600 events read in total (3553ms).
[15:28:55.004] <TB2>     INFO: Test took 4686ms.
[15:28:56.006] <TB2>     INFO: scanning low vcal = 70
[15:28:56.420] <TB2>     INFO: Expecting 41600 events.
[15:29:00.674] <TB2>     INFO: 41600 events read in total (3539ms).
[15:29:00.675] <TB2>     INFO: Test took 4669ms.
[15:29:00.678] <TB2>     INFO: scanning low vcal = 80
[15:29:01.095] <TB2>     INFO: Expecting 41600 events.
[15:29:05.378] <TB2>     INFO: 41600 events read in total (3567ms).
[15:29:05.379] <TB2>     INFO: Test took 4701ms.
[15:29:05.382] <TB2>     INFO: scanning low vcal = 90
[15:29:05.798] <TB2>     INFO: Expecting 41600 events.
[15:29:10.065] <TB2>     INFO: 41600 events read in total (3552ms).
[15:29:10.066] <TB2>     INFO: Test took 4684ms.
[15:29:10.069] <TB2>     INFO: scanning low vcal = 100
[15:29:10.486] <TB2>     INFO: Expecting 41600 events.
[15:29:14.877] <TB2>     INFO: 41600 events read in total (3676ms).
[15:29:14.878] <TB2>     INFO: Test took 4809ms.
[15:29:14.881] <TB2>     INFO: scanning low vcal = 110
[15:29:15.300] <TB2>     INFO: Expecting 41600 events.
[15:29:19.566] <TB2>     INFO: 41600 events read in total (3551ms).
[15:29:19.567] <TB2>     INFO: Test took 4686ms.
[15:29:19.569] <TB2>     INFO: scanning low vcal = 120
[15:29:19.986] <TB2>     INFO: Expecting 41600 events.
[15:29:24.238] <TB2>     INFO: 41600 events read in total (3537ms).
[15:29:24.239] <TB2>     INFO: Test took 4670ms.
[15:29:24.242] <TB2>     INFO: scanning low vcal = 130
[15:29:24.663] <TB2>     INFO: Expecting 41600 events.
[15:29:28.923] <TB2>     INFO: 41600 events read in total (3545ms).
[15:29:28.924] <TB2>     INFO: Test took 4682ms.
[15:29:28.927] <TB2>     INFO: scanning low vcal = 140
[15:29:29.340] <TB2>     INFO: Expecting 41600 events.
[15:29:33.599] <TB2>     INFO: 41600 events read in total (3544ms).
[15:29:33.600] <TB2>     INFO: Test took 4673ms.
[15:29:33.602] <TB2>     INFO: scanning low vcal = 150
[15:29:34.022] <TB2>     INFO: Expecting 41600 events.
[15:29:38.276] <TB2>     INFO: 41600 events read in total (3539ms).
[15:29:38.276] <TB2>     INFO: Test took 4673ms.
[15:29:38.279] <TB2>     INFO: scanning low vcal = 160
[15:29:38.695] <TB2>     INFO: Expecting 41600 events.
[15:29:42.954] <TB2>     INFO: 41600 events read in total (3544ms).
[15:29:42.954] <TB2>     INFO: Test took 4675ms.
[15:29:42.957] <TB2>     INFO: scanning low vcal = 170
[15:29:43.371] <TB2>     INFO: Expecting 41600 events.
[15:29:47.624] <TB2>     INFO: 41600 events read in total (3538ms).
[15:29:47.625] <TB2>     INFO: Test took 4668ms.
[15:29:47.629] <TB2>     INFO: scanning low vcal = 180
[15:29:48.048] <TB2>     INFO: Expecting 41600 events.
[15:29:52.302] <TB2>     INFO: 41600 events read in total (3539ms).
[15:29:52.302] <TB2>     INFO: Test took 4673ms.
[15:29:52.305] <TB2>     INFO: scanning low vcal = 190
[15:29:52.723] <TB2>     INFO: Expecting 41600 events.
[15:29:56.981] <TB2>     INFO: 41600 events read in total (3543ms).
[15:29:56.982] <TB2>     INFO: Test took 4676ms.
[15:29:56.985] <TB2>     INFO: scanning low vcal = 200
[15:29:57.405] <TB2>     INFO: Expecting 41600 events.
[15:30:01.678] <TB2>     INFO: 41600 events read in total (3558ms).
[15:30:01.679] <TB2>     INFO: Test took 4694ms.
[15:30:01.681] <TB2>     INFO: scanning low vcal = 210
[15:30:02.096] <TB2>     INFO: Expecting 41600 events.
[15:30:06.355] <TB2>     INFO: 41600 events read in total (3544ms).
[15:30:06.355] <TB2>     INFO: Test took 4673ms.
[15:30:06.358] <TB2>     INFO: scanning low vcal = 220
[15:30:06.776] <TB2>     INFO: Expecting 41600 events.
[15:30:11.031] <TB2>     INFO: 41600 events read in total (3540ms).
[15:30:11.032] <TB2>     INFO: Test took 4674ms.
[15:30:11.034] <TB2>     INFO: scanning low vcal = 230
[15:30:11.453] <TB2>     INFO: Expecting 41600 events.
[15:30:15.721] <TB2>     INFO: 41600 events read in total (3554ms).
[15:30:15.721] <TB2>     INFO: Test took 4687ms.
[15:30:15.724] <TB2>     INFO: scanning low vcal = 240
[15:30:16.144] <TB2>     INFO: Expecting 41600 events.
[15:30:20.413] <TB2>     INFO: 41600 events read in total (3554ms).
[15:30:20.414] <TB2>     INFO: Test took 4690ms.
[15:30:20.417] <TB2>     INFO: scanning low vcal = 250
[15:30:20.834] <TB2>     INFO: Expecting 41600 events.
[15:30:25.110] <TB2>     INFO: 41600 events read in total (3560ms).
[15:30:25.110] <TB2>     INFO: Test took 4693ms.
[15:30:25.114] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:30:25.527] <TB2>     INFO: Expecting 41600 events.
[15:30:29.786] <TB2>     INFO: 41600 events read in total (3544ms).
[15:30:29.786] <TB2>     INFO: Test took 4672ms.
[15:30:29.789] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:30:30.206] <TB2>     INFO: Expecting 41600 events.
[15:30:34.456] <TB2>     INFO: 41600 events read in total (3535ms).
[15:30:34.457] <TB2>     INFO: Test took 4668ms.
[15:30:34.460] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:30:34.877] <TB2>     INFO: Expecting 41600 events.
[15:30:39.129] <TB2>     INFO: 41600 events read in total (3538ms).
[15:30:39.130] <TB2>     INFO: Test took 4670ms.
[15:30:39.133] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:30:39.549] <TB2>     INFO: Expecting 41600 events.
[15:30:43.799] <TB2>     INFO: 41600 events read in total (3535ms).
[15:30:43.800] <TB2>     INFO: Test took 4667ms.
[15:30:43.803] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:30:44.222] <TB2>     INFO: Expecting 41600 events.
[15:30:48.489] <TB2>     INFO: 41600 events read in total (3553ms).
[15:30:48.489] <TB2>     INFO: Test took 4686ms.
[15:30:49.064] <TB2>     INFO: PixTestGainPedestal::measure() done 
[15:30:49.067] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:30:49.068] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:30:49.068] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:30:49.068] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:30:49.068] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:30:49.068] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:30:49.068] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:30:49.068] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:30:49.069] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:30:49.069] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:30:49.069] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:30:49.069] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:30:49.069] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:30:49.069] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:30:49.070] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:30:49.070] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:31:27.383] <TB2>     INFO: PixTestGainPedestal::fit() done
[15:31:27.383] <TB2>     INFO: non-linearity mean:  0.949 0.963 0.953 0.954 0.948 0.956 0.954 0.956 0.959 0.960 0.947 0.960 0.954 0.957 0.954 0.954
[15:31:27.383] <TB2>     INFO: non-linearity RMS:   0.006 0.005 0.006 0.006 0.008 0.007 0.005 0.006 0.006 0.005 0.008 0.006 0.007 0.006 0.006 0.007
[15:31:27.383] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:31:27.409] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:31:27.431] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:31:27.453] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:31:27.475] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:31:27.497] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:31:27.519] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:31:27.542] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:31:27.564] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:31:27.586] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:31:27.608] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:31:27.630] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:31:27.653] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:31:27.676] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:31:27.698] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:31:27.720] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-06_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:31:27.742] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[15:31:27.742] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:31:27.749] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:31:27.749] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:31:27.752] <TB2>     INFO: ######################################################################
[15:31:27.752] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:31:27.752] <TB2>     INFO: ######################################################################
[15:31:27.754] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:31:27.764] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:31:27.764] <TB2>     INFO:     run 1 of 1
[15:31:27.765] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:31:28.106] <TB2>     INFO: Expecting 3120000 events.
[15:32:19.570] <TB2>     INFO: 1327130 events read in total (50749ms).
[15:33:08.003] <TB2>     INFO: 2650040 events read in total (100182ms).
[15:33:27.141] <TB2>     INFO: 3120000 events read in total (118321ms).
[15:33:27.176] <TB2>     INFO: Test took 119412ms.
[15:33:27.243] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:33:27.366] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:33:28.827] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:33:30.294] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:33:31.641] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:33:32.998] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:33:34.440] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:33:35.833] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:33:37.223] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:33:38.663] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:33:40.109] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:33:41.559] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:33:43.021] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:33:44.393] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:33:45.778] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:33:47.157] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:33:48.528] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:33:49.954] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 380887040
[15:33:49.983] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:33:49.984] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.8625, RMS = 1.75767
[15:33:49.984] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[15:33:49.984] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:33:49.984] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.1386, RMS = 2.0195
[15:33:49.984] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[15:33:49.985] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:33:49.985] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.3756, RMS = 1.77837
[15:33:49.985] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[15:33:49.985] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:33:49.985] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.3816, RMS = 2.40071
[15:33:49.985] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 100
[15:33:49.987] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:33:49.987] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.1374, RMS = 1.18993
[15:33:49.987] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:33:49.987] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:33:49.987] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.6542, RMS = 1.28371
[15:33:49.987] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:33:49.988] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:33:49.988] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.1153, RMS = 1.29532
[15:33:49.988] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:33:49.988] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:33:49.988] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.7416, RMS = 1.91022
[15:33:49.988] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:33:49.989] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:33:49.989] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.7036, RMS = 1.76789
[15:33:49.989] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[15:33:49.989] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:33:49.989] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.9807, RMS = 1.71026
[15:33:49.989] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[15:33:49.991] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:33:49.991] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 91.8068, RMS = 1.52829
[15:33:49.991] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[15:33:49.991] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:33:49.991] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.1934, RMS = 2.10498
[15:33:49.991] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[15:33:49.992] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:33:49.992] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.816, RMS = 0.852925
[15:33:49.992] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:33:49.992] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:33:49.992] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.6976, RMS = 1.13538
[15:33:49.992] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:33:49.993] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:33:49.994] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.2155, RMS = 1.69886
[15:33:49.994] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[15:33:49.994] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:33:49.994] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.9287, RMS = 1.6599
[15:33:49.994] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[15:33:49.995] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:33:49.995] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.7761, RMS = 1.6964
[15:33:49.995] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[15:33:49.995] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:33:49.995] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.2528, RMS = 1.51305
[15:33:49.995] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[15:33:49.996] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:33:49.996] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.9421, RMS = 1.58088
[15:33:49.996] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:33:49.996] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:33:49.996] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.9015, RMS = 2.17821
[15:33:49.996] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[15:33:49.997] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:33:49.997] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 91.944, RMS = 1.29585
[15:33:49.997] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[15:33:49.997] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:33:49.997] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.1968, RMS = 1.88593
[15:33:49.997] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[15:33:49.998] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:33:49.998] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.4663, RMS = 0.954763
[15:33:49.998] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:33:49.998] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:33:49.998] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.7872, RMS = 1.04569
[15:33:49.998] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:33:49.999] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:33:49.999] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.2942, RMS = 1.02882
[15:33:49.999] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:33:49.999] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:33:49.999] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.2019, RMS = 0.904433
[15:33:49.999] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:33:49.000] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:33:49.000] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.2017, RMS = 1.11247
[15:33:49.000] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:33:49.000] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:33:49.000] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.2206, RMS = 1.00591
[15:33:49.000] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:33:49.001] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:33:49.001] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.3218, RMS = 0.931321
[15:33:49.001] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:33:49.001] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:33:49.001] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.4096, RMS = 1.48502
[15:33:49.001] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:33:49.002] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:33:49.002] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.6146, RMS = 1.7239
[15:33:49.002] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:33:49.002] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:33:49.003] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.3582, RMS = 1.84326
[15:33:49.003] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[15:33:49.005] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 142 seconds
[15:33:49.005] <TB2>     INFO: number of dead bumps (per ROC):     0    0    0    2    0   46    1    0    0    2    1    0    0    0    1    0
[15:33:50.006] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:33:50.102] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:33:50.102] <TB2>     INFO: enter test to run
[15:33:50.102] <TB2>     INFO:   test:  no parameter change
[15:33:50.102] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 389.1mA
[15:33:50.103] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 466.3mA
[15:33:50.103] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.0 C
[15:33:50.103] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:33:50.645] <TB2>    QUIET: Connection to board 141 closed.
[15:33:50.647] <TB2>     INFO: pXar: this is the end, my friend
[15:33:50.647] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
