<profile>
    <ReportVersion>
        <Version>2024.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu3eg-sfvc784-1-e</Part>
        <TopModelName>accelerator</TopModelName>
        <TargetClockPeriod>30.30</TargetClockPeriod>
        <ClockUncertainty>2.00</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>20.707</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>13</Best-caseLatency>
            <Average-caseLatency>10765</Average-caseLatency>
            <Worst-caseLatency>33516</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.394 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.326 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>1.016 ms</Worst-caseRealTimeLatency>
            <Interval-min>14</Interval-min>
            <Interval-max>33517</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_65_3>
                <Slack>28.30</Slack>
                <TripCount>
                    <range>
                        <min>0</min>
                        <max>500</max>
                    </range>
                </TripCount>
                <Latency>
                    <range>
                        <min>0</min>
                        <max>33502</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>0</min>
                        <max>1015211</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>18</min>
                        <max>67</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_65_3>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>../accelerator.cpp:64</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_65_3>
                    <Name>VITIS_LOOP_65_3</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../accelerator.cpp:65</SourceLocation>
                </VITIS_LOOP_65_3>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>22</DSP>
            <FF>3934</FF>
            <LUT>4706</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>432</BRAM_18K>
            <DSP>360</DSP>
            <FF>141120</FF>
            <LUT>70560</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>accelerator</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>accelerator</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>accelerator</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>accelerator</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>accelerator</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>accelerator</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_return</name>
            <Object>accelerator</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>w1_address0</name>
            <Object>w1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>w1_ce0</name>
            <Object>w1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>w1_q0</name>
            <Object>w1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>w1_address1</name>
            <Object>w1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>w1_ce1</name>
            <Object>w1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>w1_q1</name>
            <Object>w1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>w2_address0</name>
            <Object>w2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>w2_ce0</name>
            <Object>w2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>w2_q0</name>
            <Object>w2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>w2_address1</name>
            <Object>w2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>w2_ce1</name>
            <Object>w2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>w2_q1</name>
            <Object>w2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bias_1_address0</name>
            <Object>bias_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bias_1_ce0</name>
            <Object>bias_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bias_1_q0</name>
            <Object>bias_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bias_2_address0</name>
            <Object>bias_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bias_2_ce0</name>
            <Object>bias_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bias_2_q0</name>
            <Object>bias_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>training</name>
            <Object>training</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>accelerator</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618</InstName>
                    <ModuleName>accelerator_Pipeline_VITIS_LOOP_47_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>618</ID>
                    <BindInstances>icmp_ln47_fu_350_p2 add_ln47_fu_356_p2 icmp_ln48_fu_398_p2 select_ln48_fu_445_p3 select_ln48_1_fu_452_p3 select_ln48_2_fu_459_p3 select_ln48_3_fu_466_p3 select_ln48_4_fu_473_p3 select_ln48_5_fu_480_p3 select_ln48_6_fu_487_p3 select_ln48_7_fu_494_p3 select_ln48_8_fu_501_p3 select_ln48_9_fu_508_p3 select_ln48_10_fu_515_p3 select_ln48_11_fu_522_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642</InstName>
                    <ModuleName>accelerator_Pipeline_VITIS_LOOP_69_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>642</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_model_array_fu_890</InstName>
                            <ModuleName>model_array</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>890</ID>
                            <BindInstances>mul_16s_16s_25_1_1_U26 mul_16s_16s_25_1_1_U27 mul_16s_16s_32_1_1_U21 mul_32s_7s_34_1_1_U17 add_ln14_fu_179_p2 mul_16s_16s_32_1_1_U22 mac_mulsub_16s_6ns_25s_25_4_1_U29 mac_mulsub_16s_6ns_25s_25_4_1_U29 mul_16s_16s_32_1_1_U23 mul_16s_16s_25_1_1_U28 mac_muladd_16s_16s_25ns_25_4_1_U30 mac_muladd_16s_16s_25ns_25_4_1_U30 mul_32s_7s_34_1_1_U18 add_ln14_1_fu_245_p2 mac_muladd_16s_16s_25ns_25_4_1_U31 mac_muladd_16s_16s_25ns_25_4_1_U31 mul_16s_16s_25_1_1_U24 mul_32s_7s_34_1_1_U19 add_ln14_2_fu_283_p2 mac_muladd_16s_16s_25ns_25_4_1_U32 mac_muladd_16s_16s_25ns_25_4_1_U32 mac_muladd_16s_16s_25ns_25_4_1_U33 mac_muladd_16s_16s_25ns_25_4_1_U33 mul_16s_16s_32_1_1_U25 mul_32s_7s_34_1_1_U20 add_ln14_3_fu_332_p2 add_ln29_fu_496_p2 mac_mulsub_16s_6ns_25s_25_4_1_U29 icmp_ln12_fu_519_p2 output_3_fu_525_p3 add_ln29_1_fu_537_p2 mac_mulsub_16s_6ns_25s_25_4_1_U34 mac_mulsub_16s_6ns_25s_25_4_1_U34 mac_mulsub_16s_6ns_25s_25_4_1_U34 icmp_ln12_1_fu_560_p2 output_2_fu_566_p3 cmp_i_i_fu_348_p2 icmp_ln11_fu_354_p2 error_1_fu_578_p3 icmp_ln11_1_fu_360_p2 error_3_fu_585_p3 agg_result_delta_kmin1_0_0_fu_592_p3 agg_result_delta_kmin1_1_0_fu_599_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>icmp_ln69_fu_1137_p2 add_ln69_fu_1143_p2 sparsemux_9_2_10_1_1_U52 sparsemux_9_2_10_1_1_U53 icmp_ln93_fu_1279_p2 sub_ln93_fu_1293_p2 select_ln93_fu_1299_p3 tmp_4_fu_1329_p3 sub_ln93_1_fu_1341_p2 add_ln93_fu_1347_p2 icmp_ln93_1_fu_1363_p2 sub_ln93_4_fu_1373_p2 lshr_ln93_2_fu_1383_p2 and_ln93_3_fu_1389_p2 icmp_ln93_2_fu_1395_p2 phi_ln93_fu_1401_p2 xor_ln93_1_fu_1415_p2 and_ln93_fu_1429_p2 or_ln93_fu_1435_p2 icmp_ln93_3_fu_1449_p2 add_ln93_1_fu_1506_p2 lshr_ln93_fu_1515_p2 sub_ln93_2_fu_1521_p2 shl_ln93_fu_1530_p2 cond50_i_i315_fu_1535_p3 add_ln93_2_fu_1544_p2 select_ln93_1_fu_1572_p3 icmp_ln93_4_fu_1625_p2 icmp_ln93_5_fu_1631_p2 or_ln93_1_fu_1637_p2 dcmp_64ns_64ns_1_1_no_dsp_1_U51 and_ln93_1_fu_1643_p2 dcmp_64ns_64ns_1_1_no_dsp_1_U51 and_ln96_fu_1647_p2 xor_ln93_fu_1652_p2 and_ln93_2_fu_1657_p2 icmp_ln94_fu_1762_p2 icmp_ln94_1_fu_1767_p2 icmp_ln94_2_fu_1772_p2 and_ln94_fu_1777_p2 and_ln94_1_fu_1782_p2 and_ln94_2_fu_1788_p2 xor_ln96_fu_1663_p2 and_ln96_1_fu_1669_p2 or_ln96_fu_1675_p2 and_ln96_2_fu_1794_p2 and_ln96_3_fu_1800_p2 and_ln96_4_fu_1805_p2 sparsemux_7_2_16_1_1_U55 icmp_ln94_3_fu_1839_p2 and_ln94_3_fu_1844_p2 and_ln96_5_fu_1849_p2 sparsemux_7_2_16_1_1_U56 icmp_ln94_4_fu_1882_p2 and_ln94_4_fu_1887_p2 and_ln96_6_fu_1892_p2 sparsemux_7_2_16_1_1_U57 icmp_ln94_5_fu_1925_p2 and_ln94_5_fu_1930_p2 and_ln96_7_fu_1935_p2 sparsemux_7_2_16_1_1_U58 icmp_ln105_fu_1455_p2 sparsemux_9_2_10_1_1_U54 delta_2_fu_1488_p2 delta_2_1_fu_1494_p3 icmp_ln143_fu_1149_p2 and_ln143_fu_1155_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720</InstName>
                    <ModuleName>accelerator_Pipeline_VITIS_LOOP_156_9</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>720</ID>
                    <BindInstances>icmp_ln156_fu_292_p2 add_ln156_fu_298_p2 icmp_ln157_1_fu_340_p2 output_array_new_b1_fu_346_p3 icmp_ln157_fu_354_p2 output_array_new_b2_fu_360_p3 output_array_new_w1_fu_368_p3 output_array_new_w1_1_fu_376_p3 output_array_new_w2_fu_384_p3 output_array_new_w2_1_fu_392_p3 select_ln157_fu_400_p3 select_ln157_1_fu_408_p3 select_ln157_2_fu_416_p3 select_ln157_3_fu_424_p3 select_ln157_4_fu_432_p3 select_ln157_5_fu_440_p3 select_ln157_6_fu_448_p3 select_ln157_7_fu_456_p3 select_ln157_8_fu_464_p3 select_ln157_9_fu_472_p3 select_ln157_10_fu_480_p3 select_ln157_11_fu_488_p3</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>cmp_i_i100_fu_801_p2 icmp_ln65_fu_994_p2 i_2_fu_1000_p2 select_ln69_fu_1186_p3 select_ln69_1_fu_1193_p3 select_ln69_2_fu_1200_p3 select_ln69_3_fu_1207_p3 select_ln69_4_fu_1214_p3 select_ln69_5_fu_1221_p3 select_ln69_6_fu_1228_p3 select_ln69_7_fu_1235_p3 select_ln69_8_fu_1242_p3 select_ln69_9_fu_1249_p3 select_ln69_10_fu_1256_p3 select_ln69_11_fu_1263_p3 select_ln69_12_fu_1270_p3 select_ln69_13_fu_1278_p3 select_ln69_14_fu_1286_p3 select_ln69_15_fu_1294_p3 select_ln69_16_fu_1302_p3 select_ln69_17_fu_1310_p3 select_ln69_18_fu_1318_p3 select_ln69_19_fu_1326_p3 select_ln69_20_fu_1334_p3 select_ln69_21_fu_1342_p3 select_ln69_22_fu_1350_p3 select_ln69_23_fu_1358_p3 select_ln69_24_fu_1366_p3 select_ln69_25_fu_1373_p3 select_ln69_26_fu_1380_p3 select_ln69_27_fu_1387_p3</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>accelerator_Pipeline_VITIS_LOOP_47_1</Name>
            <Loops>
                <VITIS_LOOP_47_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.30</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>1.699</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>4</Average-caseLatency>
                    <Worst-caseLatency>4</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.121 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.121 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.121 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_47_1>
                        <Name>VITIS_LOOP_47_1</Name>
                        <Slack>28.30</Slack>
                        <TripCount>2</TripCount>
                        <Latency>2</Latency>
                        <AbsoluteTimeLatency>60.606 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_47_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../accelerator.cpp:47</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_47_1>
                            <Name>VITIS_LOOP_47_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../accelerator.cpp:51</SourceLocation>
                        </VITIS_LOOP_47_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>198</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>366</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln47_fu_350_p2" SOURCE="../accelerator.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_356_p2" SOURCE="../accelerator.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln48_fu_398_p2" SOURCE="../accelerator.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln48_fu_445_p3" SOURCE="../accelerator.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln48_1_fu_452_p3" SOURCE="../accelerator.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln48_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln48_2_fu_459_p3" SOURCE="../accelerator.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln48_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln48_3_fu_466_p3" SOURCE="../accelerator.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln48_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln48_4_fu_473_p3" SOURCE="../accelerator.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln48_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln48_5_fu_480_p3" SOURCE="../accelerator.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln48_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln48_6_fu_487_p3" SOURCE="../accelerator.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln48_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln48_7_fu_494_p3" SOURCE="../accelerator.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln48_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln48_8_fu_501_p3" SOURCE="../accelerator.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln48_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln48_9_fu_508_p3" SOURCE="../accelerator.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln48_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln48_10_fu_515_p3" SOURCE="../accelerator.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln48_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln48_11_fu_522_p3" SOURCE="../accelerator.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln48_11" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>model_array</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.30</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>8.001</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>3</Average-caseLatency>
                    <Worst-caseLatency>3</Worst-caseLatency>
                    <Best-caseRealTimeLatency>90.909 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>90.909 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>90.909 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>4</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../weight_pe.cpp:12~../array.cpp:24</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>22</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>841</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>829</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_25_1_1_U26" SOURCE="../weight_pe.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_25_1_1_U27" SOURCE="../weight_pe.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_32_1_1_U21" SOURCE="../weight_pe.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_34_1_1_U17" SOURCE="../weight_pe.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln14_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_179_p2" SOURCE="../weight_pe.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_32_1_1_U22" SOURCE="../weight_pe.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln14_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_6ns_25s_25_4_1_U29" SOURCE="../bias_pe.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_16s_6ns_25s_25_4_1_U29" SOURCE="../bias_pe.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_32_1_1_U23" SOURCE="../weight_pe.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln14_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_25_1_1_U28" SOURCE="../weight_pe.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln12_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_25ns_25_4_1_U30" SOURCE="../weight_pe.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln13_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_25ns_25_4_1_U30" SOURCE="../weight_pe.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_34_1_1_U18" SOURCE="../weight_pe.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln14_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_1_fu_245_p2" SOURCE="../weight_pe.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln14_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_25ns_25_4_1_U31" SOURCE="../weight_pe.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln12_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_25ns_25_4_1_U31" SOURCE="../weight_pe.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_25_1_1_U24" SOURCE="../weight_pe.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln13_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_34_1_1_U19" SOURCE="../weight_pe.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln14_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_2_fu_283_p2" SOURCE="../weight_pe.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln14_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_25ns_25_4_1_U32" SOURCE="../weight_pe.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln12_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_25ns_25_4_1_U32" SOURCE="../weight_pe.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln12_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_25ns_25_4_1_U33" SOURCE="../weight_pe.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln13_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_25ns_25_4_1_U33" SOURCE="../weight_pe.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln13_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_32_1_1_U25" SOURCE="../weight_pe.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln14_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_34_1_1_U20" SOURCE="../weight_pe.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln14_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_3_fu_332_p2" SOURCE="../weight_pe.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln14_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_496_p2" SOURCE="../bias_pe.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_6ns_25s_25_4_1_U29" SOURCE="../bias_pe.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln12_fu_519_p2" SOURCE="../act_pe.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="output_3_fu_525_p3" SOURCE="../act_pe.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="output_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_1_fu_537_p2" SOURCE="../bias_pe.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln29_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_6ns_25s_25_4_1_U34" SOURCE="../bias_pe.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln30_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_16s_6ns_25s_25_4_1_U34" SOURCE="../bias_pe.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln30_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_6ns_25s_25_4_1_U34" SOURCE="../bias_pe.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln30_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln12_1_fu_560_p2" SOURCE="../act_pe.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln12_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="output_2_fu_566_p3" SOURCE="../act_pe.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="output_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp_i_i_fu_348_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp_i_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln11_fu_354_p2" SOURCE="../error_pe.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="error_1_fu_578_p3" SOURCE="../error_pe.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="error_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln11_1_fu_360_p2" SOURCE="../error_pe.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln11_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="error_3_fu_585_p3" SOURCE="../error_pe.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="error_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="agg_result_delta_kmin1_0_0_fu_592_p3" SOURCE="../error_pe.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="agg_result_delta_kmin1_0_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="agg_result_delta_kmin1_1_0_fu_599_p3" SOURCE="../error_pe.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="agg_result_delta_kmin1_1_0" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>accelerator_Pipeline_VITIS_LOOP_69_4</Name>
            <Loops>
                <VITIS_LOOP_69_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.30</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>20.707</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15</Best-caseLatency>
                    <Average-caseLatency>40</Average-caseLatency>
                    <Worst-caseLatency>64</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.455 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.212 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.939 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15 ~ 64</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_69_4>
                        <Name>VITIS_LOOP_69_4</Name>
                        <Slack>28.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>4</max>
                            </range>
                        </TripCount>
                        <Latency>13 ~ 61</Latency>
                        <AbsoluteTimeLatency>0.394 us ~ 1.848 us</AbsoluteTimeLatency>
                        <PipelineII>12</PipelineII>
                        <PipelineDepth>14</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_model_array_fu_890</Instance>
                        </InstanceList>
                    </VITIS_LOOP_69_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../accelerator.cpp:68</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_69_4>
                            <Name>VITIS_LOOP_69_4</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>../accelerator.cpp:69</SourceLocation>
                        </VITIS_LOOP_69_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>22</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>2100</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>3067</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln69_fu_1137_p2" SOURCE="../accelerator.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_1143_p2" SOURCE="../accelerator.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_10_1_1_U52" SOURCE="../accelerator.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="output_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_10_1_1_U53" SOURCE="../accelerator.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="output_0_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln93_fu_1279_p2" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln93_fu_1293_p2" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln93" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln93_fu_1299_p3" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op cttz" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="cttz" PRAGMA="" RTLNAME="tmp_4_fu_1329_p3" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln93_1_fu_1341_p2" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln93_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_1347_p2" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln93_1_fu_1363_p2" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln93_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln93_4_fu_1373_p2" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln93_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln93_2_fu_1383_p2" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln93_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln93_3_fu_1389_p2" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln93_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln93_2_fu_1395_p2" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln93_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="and" PRAGMA="" RTLNAME="phi_ln93_fu_1401_p2" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="phi_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_1_fu_1415_p2" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln93_fu_1429_p2" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln93_fu_1435_p2" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln93_3_fu_1449_p2" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln93_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_1_fu_1506_p2" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln93_fu_1515_p2" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln93_2_fu_1521_p2" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln93_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln93_fu_1530_p2" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="select" PRAGMA="" RTLNAME="cond50_i_i315_fu_1535_p3" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="cond50_i_i315" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_2_fu_1544_p2" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln93_1_fu_1572_p3" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln93_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln93_4_fu_1625_p2" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln93_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln93_5_fu_1631_p2" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln93_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln93_1_fu_1637_p2" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln93_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dcmp" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="dcmp" PRAGMA="" RTLNAME="dcmp_64ns_64ns_1_1_no_dsp_1_U51" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln93_1_fu_1643_p2" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln93_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dcmp" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="dcmp" PRAGMA="" RTLNAME="dcmp_64ns_64ns_1_1_no_dsp_1_U51" SOURCE="../accelerator.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln96_fu_1647_p2" SOURCE="../accelerator.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln96" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_fu_1652_p2" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln93_2_fu_1657_p2" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln93_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln94_fu_1762_p2" SOURCE="../accelerator.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln94" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln94_1_fu_1767_p2" SOURCE="../accelerator.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln94_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln94_2_fu_1772_p2" SOURCE="../accelerator.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln94_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln94_fu_1777_p2" SOURCE="../accelerator.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln94" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln94_1_fu_1782_p2" SOURCE="../accelerator.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln94_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln94_2_fu_1788_p2" SOURCE="../accelerator.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln94_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln96_fu_1663_p2" SOURCE="../accelerator.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln96" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln96_1_fu_1669_p2" SOURCE="../accelerator.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln96_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln96_fu_1675_p2" SOURCE="../accelerator.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln96" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln96_2_fu_1794_p2" SOURCE="../accelerator.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln96_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln96_3_fu_1800_p2" SOURCE="../accelerator.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln96_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln96_4_fu_1805_p2" SOURCE="../accelerator.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln96_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U55" SOURCE="../accelerator.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="retval_0_3_0_0_0_load" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln94_3_fu_1839_p2" SOURCE="../accelerator.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln94_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln94_3_fu_1844_p2" SOURCE="../accelerator.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln94_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln96_5_fu_1849_p2" SOURCE="../accelerator.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln96_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U56" SOURCE="../accelerator.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="retval_0_2_0_0_0_load" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln94_4_fu_1882_p2" SOURCE="../accelerator.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln94_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln94_4_fu_1887_p2" SOURCE="../accelerator.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln94_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln96_6_fu_1892_p2" SOURCE="../accelerator.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln96_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U57" SOURCE="../accelerator.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="retval_0_1_0_0_0_load" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln94_5_fu_1925_p2" SOURCE="../accelerator.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln94_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln94_5_fu_1930_p2" SOURCE="../accelerator.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln94_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln96_7_fu_1935_p2" SOURCE="../accelerator.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln96_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U58" SOURCE="../accelerator.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="retval_0_0_0_0_0_load" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln105_fu_1455_p2" SOURCE="../accelerator.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln105" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_10_1_1_U54" SOURCE="../accelerator.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="zext_ln106_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="sub" PRAGMA="" RTLNAME="delta_2_fu_1488_p2" SOURCE="../accelerator.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="delta_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="select" PRAGMA="" RTLNAME="delta_2_1_fu_1494_p3" SOURCE="../accelerator.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="delta_2_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_fu_1149_p2" SOURCE="../accelerator.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_fu_1155_p2" SOURCE="../accelerator.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln143" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>accelerator_Pipeline_VITIS_LOOP_156_9</Name>
            <Loops>
                <VITIS_LOOP_156_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.30</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>1.954</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>4</Average-caseLatency>
                    <Worst-caseLatency>4</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.121 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.121 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.121 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_156_9>
                        <Name>VITIS_LOOP_156_9</Name>
                        <Slack>28.30</Slack>
                        <TripCount>2</TripCount>
                        <Latency>2</Latency>
                        <AbsoluteTimeLatency>60.606 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_156_9>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../accelerator.cpp:156</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_156_9>
                            <Name>VITIS_LOOP_156_9</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../accelerator.cpp:156</SourceLocation>
                        </VITIS_LOOP_156_9>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>196</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>352</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_156_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_fu_292_p2" SOURCE="../accelerator.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln156" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_156_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_fu_298_p2" SOURCE="../accelerator.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln156" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_156_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln157_1_fu_340_p2" SOURCE="../accelerator.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln157_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_156_9" OPTYPE="select" PRAGMA="" RTLNAME="output_array_new_b1_fu_346_p3" SOURCE="../accelerator.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="output_array_new_b1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_156_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln157_fu_354_p2" SOURCE="../accelerator.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln157" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_156_9" OPTYPE="select" PRAGMA="" RTLNAME="output_array_new_b2_fu_360_p3" SOURCE="../accelerator.cpp:158" STORAGESUBTYPE="" URAM="0" VARIABLE="output_array_new_b2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_156_9" OPTYPE="select" PRAGMA="" RTLNAME="output_array_new_w1_fu_368_p3" SOURCE="../accelerator.cpp:160" STORAGESUBTYPE="" URAM="0" VARIABLE="output_array_new_w1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_156_9" OPTYPE="select" PRAGMA="" RTLNAME="output_array_new_w1_1_fu_376_p3" SOURCE="../accelerator.cpp:160" STORAGESUBTYPE="" URAM="0" VARIABLE="output_array_new_w1_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_156_9" OPTYPE="select" PRAGMA="" RTLNAME="output_array_new_w2_fu_384_p3" SOURCE="../accelerator.cpp:161" STORAGESUBTYPE="" URAM="0" VARIABLE="output_array_new_w2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_156_9" OPTYPE="select" PRAGMA="" RTLNAME="output_array_new_w2_1_fu_392_p3" SOURCE="../accelerator.cpp:161" STORAGESUBTYPE="" URAM="0" VARIABLE="output_array_new_w2_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_156_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln157_fu_400_p3" SOURCE="../accelerator.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln157" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_156_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln157_1_fu_408_p3" SOURCE="../accelerator.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln157_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_156_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln157_2_fu_416_p3" SOURCE="../accelerator.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln157_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_156_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln157_3_fu_424_p3" SOURCE="../accelerator.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln157_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_156_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln157_4_fu_432_p3" SOURCE="../accelerator.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln157_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_156_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln157_5_fu_440_p3" SOURCE="../accelerator.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln157_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_156_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln157_6_fu_448_p3" SOURCE="../accelerator.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln157_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_156_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln157_7_fu_456_p3" SOURCE="../accelerator.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln157_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_156_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln157_8_fu_464_p3" SOURCE="../accelerator.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln157_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_156_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln157_9_fu_472_p3" SOURCE="../accelerator.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln157_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_156_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln157_10_fu_480_p3" SOURCE="../accelerator.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln157_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_156_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln157_11_fu_488_p3" SOURCE="../accelerator.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln157_11" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>accelerator</Name>
            <Loops>
                <VITIS_LOOP_65_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.30</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>20.707</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>13</Best-caseLatency>
                    <Average-caseLatency>10765</Average-caseLatency>
                    <Worst-caseLatency>33516</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.394 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.326 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.016 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14 ~ 33517</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_65_3>
                        <Name>VITIS_LOOP_65_3</Name>
                        <Slack>28.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>500</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 33502</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 1.015 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>18</min>
                                <max>67</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>18 ~ 67</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642</Instance>
                        </InstanceList>
                    </VITIS_LOOP_65_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../accelerator.cpp:64</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_65_3>
                            <Name>VITIS_LOOP_65_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../accelerator.cpp:65</SourceLocation>
                        </VITIS_LOOP_65_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>22</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>3934</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>4706</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp_i_i100_fu_801_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp_i_i100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln65_fu_994_p2" SOURCE="../accelerator.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln65" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_3" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_1000_p2" SOURCE="../accelerator.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="i_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_fu_1186_p3" SOURCE="../accelerator.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_1_fu_1193_p3" SOURCE="../accelerator.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_2_fu_1200_p3" SOURCE="../accelerator.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_3_fu_1207_p3" SOURCE="../accelerator.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_4_fu_1214_p3" SOURCE="../accelerator.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_5_fu_1221_p3" SOURCE="../accelerator.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_6_fu_1228_p3" SOURCE="../accelerator.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_7_fu_1235_p3" SOURCE="../accelerator.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_8_fu_1242_p3" SOURCE="../accelerator.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_9_fu_1249_p3" SOURCE="../accelerator.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_10_fu_1256_p3" SOURCE="../accelerator.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_11_fu_1263_p3" SOURCE="../accelerator.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_12_fu_1270_p3" SOURCE="../accelerator.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_13_fu_1278_p3" SOURCE="../accelerator.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_14_fu_1286_p3" SOURCE="../accelerator.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_15_fu_1294_p3" SOURCE="../accelerator.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_16_fu_1302_p3" SOURCE="../accelerator.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_17_fu_1310_p3" SOURCE="../accelerator.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_18_fu_1318_p3" SOURCE="../accelerator.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_19_fu_1326_p3" SOURCE="../accelerator.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_20_fu_1334_p3" SOURCE="../accelerator.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_21_fu_1342_p3" SOURCE="../accelerator.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_22_fu_1350_p3" SOURCE="../accelerator.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_23_fu_1358_p3" SOURCE="../accelerator.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_24_fu_1366_p3" SOURCE="../accelerator.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_25_fu_1373_p3" SOURCE="../accelerator.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_26_fu_1380_p3" SOURCE="../accelerator.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_27_fu_1387_p3" SOURCE="../accelerator.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_27" VISIBLE="false"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="w1" index="0" direction="in" srcType="ap_fixed&lt;16, 7, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="w1_address0" name="w1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="w1_ce0" name="w1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="w1_q0" name="w1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="w1_address1" name="w1_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="w1_ce1" name="w1_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="w1_q1" name="w1_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="w2" index="1" direction="in" srcType="ap_fixed&lt;16, 7, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="w2_address0" name="w2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="w2_ce0" name="w2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="w2_q0" name="w2_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="w2_address1" name="w2_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="w2_ce1" name="w2_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="w2_q1" name="w2_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="bias_1" index="2" direction="in" srcType="ap_fixed&lt;16, 7, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="bias_1_address0" name="bias_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="bias_1_ce0" name="bias_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="bias_1_q0" name="bias_1_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="bias_2" index="3" direction="in" srcType="ap_fixed&lt;16, 7, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="bias_2_address0" name="bias_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="bias_2_ce0" name="bias_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="bias_2_q0" name="bias_2_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="training" index="4" direction="in" srcType="ap_fixed&lt;16, 7, AP_TRN, AP_WRAP, 0&gt;" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="training" name="training" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <ReturnValue ReturnValueName="srcType">Inference</ReturnValue>
    <ReturnValue ReturnValueName="srcSize">256</ReturnValue>
    <ReturnValue ReturnValueName="hwRefs" type="port" interface="ap_return" name="ap_return" usage="data" direction="out"/>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_return" type="data" busTypeName="data" protocol="ap_ctrl_hs" mode="master" dataWidth="256">
            <portMaps>
                <portMap portMapName="ap_return">DATA</portMap>
            </portMaps>
            <ports>
                <port>ap_return</port>
            </ports>
        </Interface>
        <Interface InterfaceName="w1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="2">
            <portMaps>
                <portMap portMapName="w1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>w1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="w1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="w1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="w1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>w1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="w1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="w1_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="2">
            <portMaps>
                <portMap portMapName="w1_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>w1_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="w1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="w1_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="w1_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>w1_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="w1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="w2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="2">
            <portMaps>
                <portMap portMapName="w2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>w2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="w2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="w2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="w2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>w2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="w2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="w2_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="2">
            <portMaps>
                <portMap portMapName="w2_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>w2_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="w2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="w2_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="w2_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>w2_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="w2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="bias_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="bias_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>bias_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="bias_1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="bias_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="bias_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>bias_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="bias_1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="bias_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="bias_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>bias_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="bias_2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="bias_2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="bias_2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>bias_2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="bias_2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="training" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="training">DATA</portMap>
            </portMaps>
            <ports>
                <port>training</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="training"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="bias_1_address0">out, 1</column>
                    <column name="bias_1_q0">in, 16</column>
                    <column name="bias_2_address0">out, 1</column>
                    <column name="bias_2_q0">in, 16</column>
                    <column name="w1_address0">out, 2</column>
                    <column name="w1_address1">out, 2</column>
                    <column name="w1_q0">in, 16</column>
                    <column name="w1_q1">in, 16</column>
                    <column name="w2_address0">out, 2</column>
                    <column name="w2_address1">out, 2</column>
                    <column name="w2_q0">in, 16</column>
                    <column name="w2_q1">in, 16</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="ap_return">, out, 256</column>
                    <column name="training">ap_none, in, 16</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="w1">in, ap_fixed&lt;16 7 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="w2">in, ap_fixed&lt;16 7 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="bias_1">in, ap_fixed&lt;16 7 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="bias_2">in, ap_fixed&lt;16 7 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="training">in, ap_fixed&lt;16 7 AP_TRN AP_WRAP 0&gt;</column>
                    <column name="return">out, Inference</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="w1">w1_address0, port, offset</column>
                    <column name="w1">w1_ce0, port, </column>
                    <column name="w1">w1_q0, port, </column>
                    <column name="w1">w1_address1, port, offset</column>
                    <column name="w1">w1_ce1, port, </column>
                    <column name="w1">w1_q1, port, </column>
                    <column name="w2">w2_address0, port, offset</column>
                    <column name="w2">w2_ce0, port, </column>
                    <column name="w2">w2_q0, port, </column>
                    <column name="w2">w2_address1, port, offset</column>
                    <column name="w2">w2_ce1, port, </column>
                    <column name="w2">w2_q1, port, </column>
                    <column name="bias_1">bias_1_address0, port, offset</column>
                    <column name="bias_1">bias_1_ce0, port, </column>
                    <column name="bias_1">bias_1_q0, port, </column>
                    <column name="bias_2">bias_2_address0, port, offset</column>
                    <column name="bias_2">bias_2_ce0, port, </column>
                    <column name="bias_2">bias_2_q0, port, </column>
                    <column name="training">training, port, </column>
                    <column name="return">ap_return, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport/>
    <AutoPragmaReport/>
</profile>

