// Seed: 3831131606
module module_0 (
    input id_1,
    output logic id_2
);
  type_12(
      id_3, id_1, 1
  );
  logic id_4;
  logic id_5;
  logic id_6, id_7;
  logic id_8 = id_7;
  assign id_2[1] = 1 ? id_1 : id_7 + 1;
  logic id_9;
  type_18 id_10 (
      id_3,
      1 == 1,
      id_7
  );
endmodule
