
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:09 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_3072:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x17f8000; valaddr_reg:x3; val_offset:9216*0 + 3*-1*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9216*0 + 3*0*FLEN/8, x4, x1, x2)

inst_3073:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x17fc000; valaddr_reg:x3; val_offset:9219*0 + 3*0*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9219*0 + 3*1*FLEN/8, x4, x1, x2)

inst_3074:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x17fe000; valaddr_reg:x3; val_offset:9222*0 + 3*1*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9222*0 + 3*2*FLEN/8, x4, x1, x2)

inst_3075:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x17ff000; valaddr_reg:x3; val_offset:9225*0 + 3*2*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9225*0 + 3*3*FLEN/8, x4, x1, x2)

inst_3076:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x17ff800; valaddr_reg:x3; val_offset:9228*0 + 3*3*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9228*0 + 3*4*FLEN/8, x4, x1, x2)

inst_3077:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x17ffc00; valaddr_reg:x3; val_offset:9231*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9231*0 + 3*5*FLEN/8, x4, x1, x2)

inst_3078:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x17ffe00; valaddr_reg:x3; val_offset:9234*0 + 3*5*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9234*0 + 3*6*FLEN/8, x4, x1, x2)

inst_3079:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x17fff00; valaddr_reg:x3; val_offset:9237*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9237*0 + 3*7*FLEN/8, x4, x1, x2)

inst_3080:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x17fff80; valaddr_reg:x3; val_offset:9240*0 + 3*7*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9240*0 + 3*8*FLEN/8, x4, x1, x2)

inst_3081:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x17fffc0; valaddr_reg:x3; val_offset:9243*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9243*0 + 3*9*FLEN/8, x4, x1, x2)

inst_3082:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x17fffe0; valaddr_reg:x3; val_offset:9246*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9246*0 + 3*10*FLEN/8, x4, x1, x2)

inst_3083:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x17ffff0; valaddr_reg:x3; val_offset:9249*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9249*0 + 3*11*FLEN/8, x4, x1, x2)

inst_3084:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x17ffff8; valaddr_reg:x3; val_offset:9252*0 + 3*11*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9252*0 + 3*12*FLEN/8, x4, x1, x2)

inst_3085:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x17ffffc; valaddr_reg:x3; val_offset:9255*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9255*0 + 3*13*FLEN/8, x4, x1, x2)

inst_3086:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x17ffffe; valaddr_reg:x3; val_offset:9258*0 + 3*13*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9258*0 + 3*14*FLEN/8, x4, x1, x2)

inst_3087:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x17fffff; valaddr_reg:x3; val_offset:9261*0 + 3*14*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9261*0 + 3*15*FLEN/8, x4, x1, x2)

inst_3088:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:9264*0 + 3*15*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9264*0 + 3*16*FLEN/8, x4, x1, x2)

inst_3089:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:9267*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9267*0 + 3*17*FLEN/8, x4, x1, x2)

inst_3090:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:9270*0 + 3*17*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9270*0 + 3*18*FLEN/8, x4, x1, x2)

inst_3091:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:9273*0 + 3*18*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9273*0 + 3*19*FLEN/8, x4, x1, x2)

inst_3092:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:9276*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9276*0 + 3*20*FLEN/8, x4, x1, x2)

inst_3093:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:9279*0 + 3*20*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9279*0 + 3*21*FLEN/8, x4, x1, x2)

inst_3094:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:9282*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9282*0 + 3*22*FLEN/8, x4, x1, x2)

inst_3095:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:9285*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9285*0 + 3*23*FLEN/8, x4, x1, x2)

inst_3096:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:9288*0 + 3*23*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9288*0 + 3*24*FLEN/8, x4, x1, x2)

inst_3097:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:9291*0 + 3*24*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9291*0 + 3*25*FLEN/8, x4, x1, x2)

inst_3098:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:9294*0 + 3*25*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9294*0 + 3*26*FLEN/8, x4, x1, x2)

inst_3099:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:9297*0 + 3*26*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9297*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3100:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:9300*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9300*0 + 3*28*FLEN/8, x4, x1, x2)

inst_3101:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:9303*0 + 3*28*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9303*0 + 3*29*FLEN/8, x4, x1, x2)

inst_3102:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:9306*0 + 3*29*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9306*0 + 3*30*FLEN/8, x4, x1, x2)

inst_3103:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:9309*0 + 3*30*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9309*0 + 3*31*FLEN/8, x4, x1, x2)

inst_3104:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x8a800000; valaddr_reg:x3; val_offset:9312*0 + 3*31*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9312*0 + 3*32*FLEN/8, x4, x1, x2)

inst_3105:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x8a800001; valaddr_reg:x3; val_offset:9315*0 + 3*32*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9315*0 + 3*33*FLEN/8, x4, x1, x2)

inst_3106:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x8a800003; valaddr_reg:x3; val_offset:9318*0 + 3*33*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9318*0 + 3*34*FLEN/8, x4, x1, x2)

inst_3107:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x8a800007; valaddr_reg:x3; val_offset:9321*0 + 3*34*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9321*0 + 3*35*FLEN/8, x4, x1, x2)

inst_3108:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x8a80000f; valaddr_reg:x3; val_offset:9324*0 + 3*35*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9324*0 + 3*36*FLEN/8, x4, x1, x2)

inst_3109:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x8a80001f; valaddr_reg:x3; val_offset:9327*0 + 3*36*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9327*0 + 3*37*FLEN/8, x4, x1, x2)

inst_3110:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x8a80003f; valaddr_reg:x3; val_offset:9330*0 + 3*37*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9330*0 + 3*38*FLEN/8, x4, x1, x2)

inst_3111:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x8a80007f; valaddr_reg:x3; val_offset:9333*0 + 3*38*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9333*0 + 3*39*FLEN/8, x4, x1, x2)

inst_3112:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x8a8000ff; valaddr_reg:x3; val_offset:9336*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9336*0 + 3*40*FLEN/8, x4, x1, x2)

inst_3113:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x8a8001ff; valaddr_reg:x3; val_offset:9339*0 + 3*40*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9339*0 + 3*41*FLEN/8, x4, x1, x2)

inst_3114:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x8a8003ff; valaddr_reg:x3; val_offset:9342*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9342*0 + 3*42*FLEN/8, x4, x1, x2)

inst_3115:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x8a8007ff; valaddr_reg:x3; val_offset:9345*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9345*0 + 3*43*FLEN/8, x4, x1, x2)

inst_3116:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x8a800fff; valaddr_reg:x3; val_offset:9348*0 + 3*43*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9348*0 + 3*44*FLEN/8, x4, x1, x2)

inst_3117:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x8a801fff; valaddr_reg:x3; val_offset:9351*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9351*0 + 3*45*FLEN/8, x4, x1, x2)

inst_3118:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x8a803fff; valaddr_reg:x3; val_offset:9354*0 + 3*45*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9354*0 + 3*46*FLEN/8, x4, x1, x2)

inst_3119:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x8a807fff; valaddr_reg:x3; val_offset:9357*0 + 3*46*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9357*0 + 3*47*FLEN/8, x4, x1, x2)

inst_3120:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x8a80ffff; valaddr_reg:x3; val_offset:9360*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9360*0 + 3*48*FLEN/8, x4, x1, x2)

inst_3121:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x8a81ffff; valaddr_reg:x3; val_offset:9363*0 + 3*48*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9363*0 + 3*49*FLEN/8, x4, x1, x2)

inst_3122:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x8a83ffff; valaddr_reg:x3; val_offset:9366*0 + 3*49*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9366*0 + 3*50*FLEN/8, x4, x1, x2)

inst_3123:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x8a87ffff; valaddr_reg:x3; val_offset:9369*0 + 3*50*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9369*0 + 3*51*FLEN/8, x4, x1, x2)

inst_3124:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x8a8fffff; valaddr_reg:x3; val_offset:9372*0 + 3*51*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9372*0 + 3*52*FLEN/8, x4, x1, x2)

inst_3125:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x8a9fffff; valaddr_reg:x3; val_offset:9375*0 + 3*52*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9375*0 + 3*53*FLEN/8, x4, x1, x2)

inst_3126:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x8abfffff; valaddr_reg:x3; val_offset:9378*0 + 3*53*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9378*0 + 3*54*FLEN/8, x4, x1, x2)

inst_3127:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x8ac00000; valaddr_reg:x3; val_offset:9381*0 + 3*54*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9381*0 + 3*55*FLEN/8, x4, x1, x2)

inst_3128:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x8ae00000; valaddr_reg:x3; val_offset:9384*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9384*0 + 3*56*FLEN/8, x4, x1, x2)

inst_3129:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x8af00000; valaddr_reg:x3; val_offset:9387*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9387*0 + 3*57*FLEN/8, x4, x1, x2)

inst_3130:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x8af80000; valaddr_reg:x3; val_offset:9390*0 + 3*57*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9390*0 + 3*58*FLEN/8, x4, x1, x2)

inst_3131:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x8afc0000; valaddr_reg:x3; val_offset:9393*0 + 3*58*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9393*0 + 3*59*FLEN/8, x4, x1, x2)

inst_3132:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x8afe0000; valaddr_reg:x3; val_offset:9396*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9396*0 + 3*60*FLEN/8, x4, x1, x2)

inst_3133:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x8aff0000; valaddr_reg:x3; val_offset:9399*0 + 3*60*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9399*0 + 3*61*FLEN/8, x4, x1, x2)

inst_3134:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x8aff8000; valaddr_reg:x3; val_offset:9402*0 + 3*61*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9402*0 + 3*62*FLEN/8, x4, x1, x2)

inst_3135:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x8affc000; valaddr_reg:x3; val_offset:9405*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9405*0 + 3*63*FLEN/8, x4, x1, x2)

inst_3136:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x8affe000; valaddr_reg:x3; val_offset:9408*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9408*0 + 3*64*FLEN/8, x4, x1, x2)

inst_3137:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x8afff000; valaddr_reg:x3; val_offset:9411*0 + 3*64*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9411*0 + 3*65*FLEN/8, x4, x1, x2)

inst_3138:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x8afff800; valaddr_reg:x3; val_offset:9414*0 + 3*65*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9414*0 + 3*66*FLEN/8, x4, x1, x2)

inst_3139:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x8afffc00; valaddr_reg:x3; val_offset:9417*0 + 3*66*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9417*0 + 3*67*FLEN/8, x4, x1, x2)

inst_3140:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x8afffe00; valaddr_reg:x3; val_offset:9420*0 + 3*67*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9420*0 + 3*68*FLEN/8, x4, x1, x2)

inst_3141:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x8affff00; valaddr_reg:x3; val_offset:9423*0 + 3*68*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9423*0 + 3*69*FLEN/8, x4, x1, x2)

inst_3142:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x8affff80; valaddr_reg:x3; val_offset:9426*0 + 3*69*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9426*0 + 3*70*FLEN/8, x4, x1, x2)

inst_3143:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x8affffc0; valaddr_reg:x3; val_offset:9429*0 + 3*70*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9429*0 + 3*71*FLEN/8, x4, x1, x2)

inst_3144:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x8affffe0; valaddr_reg:x3; val_offset:9432*0 + 3*71*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9432*0 + 3*72*FLEN/8, x4, x1, x2)

inst_3145:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x8afffff0; valaddr_reg:x3; val_offset:9435*0 + 3*72*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9435*0 + 3*73*FLEN/8, x4, x1, x2)

inst_3146:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x8afffff8; valaddr_reg:x3; val_offset:9438*0 + 3*73*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9438*0 + 3*74*FLEN/8, x4, x1, x2)

inst_3147:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x8afffffc; valaddr_reg:x3; val_offset:9441*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9441*0 + 3*75*FLEN/8, x4, x1, x2)

inst_3148:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x8afffffe; valaddr_reg:x3; val_offset:9444*0 + 3*75*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9444*0 + 3*76*FLEN/8, x4, x1, x2)

inst_3149:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b090a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b090a; op2val:0x80000000;
op3val:0x8affffff; valaddr_reg:x3; val_offset:9447*0 + 3*76*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9447*0 + 3*77*FLEN/8, x4, x1, x2)

inst_3150:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:9450*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9450*0 + 3*78*FLEN/8, x4, x1, x2)

inst_3151:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:9453*0 + 3*78*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9453*0 + 3*79*FLEN/8, x4, x1, x2)

inst_3152:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:9456*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9456*0 + 3*80*FLEN/8, x4, x1, x2)

inst_3153:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:9459*0 + 3*80*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9459*0 + 3*81*FLEN/8, x4, x1, x2)

inst_3154:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:9462*0 + 3*81*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9462*0 + 3*82*FLEN/8, x4, x1, x2)

inst_3155:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:9465*0 + 3*82*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9465*0 + 3*83*FLEN/8, x4, x1, x2)

inst_3156:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:9468*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9468*0 + 3*84*FLEN/8, x4, x1, x2)

inst_3157:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:9471*0 + 3*84*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9471*0 + 3*85*FLEN/8, x4, x1, x2)

inst_3158:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:9474*0 + 3*85*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9474*0 + 3*86*FLEN/8, x4, x1, x2)

inst_3159:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:9477*0 + 3*86*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9477*0 + 3*87*FLEN/8, x4, x1, x2)

inst_3160:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:9480*0 + 3*87*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9480*0 + 3*88*FLEN/8, x4, x1, x2)

inst_3161:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:9483*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9483*0 + 3*89*FLEN/8, x4, x1, x2)

inst_3162:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:9486*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9486*0 + 3*90*FLEN/8, x4, x1, x2)

inst_3163:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:9489*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9489*0 + 3*91*FLEN/8, x4, x1, x2)

inst_3164:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:9492*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9492*0 + 3*92*FLEN/8, x4, x1, x2)

inst_3165:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:9495*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9495*0 + 3*93*FLEN/8, x4, x1, x2)

inst_3166:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x82800000; valaddr_reg:x3; val_offset:9498*0 + 3*93*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9498*0 + 3*94*FLEN/8, x4, x1, x2)

inst_3167:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x82800001; valaddr_reg:x3; val_offset:9501*0 + 3*94*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9501*0 + 3*95*FLEN/8, x4, x1, x2)

inst_3168:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x82800003; valaddr_reg:x3; val_offset:9504*0 + 3*95*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9504*0 + 3*96*FLEN/8, x4, x1, x2)

inst_3169:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x82800007; valaddr_reg:x3; val_offset:9507*0 + 3*96*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9507*0 + 3*97*FLEN/8, x4, x1, x2)

inst_3170:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x8280000f; valaddr_reg:x3; val_offset:9510*0 + 3*97*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9510*0 + 3*98*FLEN/8, x4, x1, x2)

inst_3171:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x8280001f; valaddr_reg:x3; val_offset:9513*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9513*0 + 3*99*FLEN/8, x4, x1, x2)

inst_3172:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x8280003f; valaddr_reg:x3; val_offset:9516*0 + 3*99*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9516*0 + 3*100*FLEN/8, x4, x1, x2)

inst_3173:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x8280007f; valaddr_reg:x3; val_offset:9519*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9519*0 + 3*101*FLEN/8, x4, x1, x2)

inst_3174:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x828000ff; valaddr_reg:x3; val_offset:9522*0 + 3*101*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9522*0 + 3*102*FLEN/8, x4, x1, x2)

inst_3175:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x828001ff; valaddr_reg:x3; val_offset:9525*0 + 3*102*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9525*0 + 3*103*FLEN/8, x4, x1, x2)

inst_3176:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x828003ff; valaddr_reg:x3; val_offset:9528*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9528*0 + 3*104*FLEN/8, x4, x1, x2)

inst_3177:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x828007ff; valaddr_reg:x3; val_offset:9531*0 + 3*104*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9531*0 + 3*105*FLEN/8, x4, x1, x2)

inst_3178:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x82800fff; valaddr_reg:x3; val_offset:9534*0 + 3*105*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9534*0 + 3*106*FLEN/8, x4, x1, x2)

inst_3179:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x82801fff; valaddr_reg:x3; val_offset:9537*0 + 3*106*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9537*0 + 3*107*FLEN/8, x4, x1, x2)

inst_3180:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x82803fff; valaddr_reg:x3; val_offset:9540*0 + 3*107*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9540*0 + 3*108*FLEN/8, x4, x1, x2)

inst_3181:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x82807fff; valaddr_reg:x3; val_offset:9543*0 + 3*108*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9543*0 + 3*109*FLEN/8, x4, x1, x2)

inst_3182:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x8280ffff; valaddr_reg:x3; val_offset:9546*0 + 3*109*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9546*0 + 3*110*FLEN/8, x4, x1, x2)

inst_3183:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x8281ffff; valaddr_reg:x3; val_offset:9549*0 + 3*110*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9549*0 + 3*111*FLEN/8, x4, x1, x2)

inst_3184:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x8283ffff; valaddr_reg:x3; val_offset:9552*0 + 3*111*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9552*0 + 3*112*FLEN/8, x4, x1, x2)

inst_3185:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x8287ffff; valaddr_reg:x3; val_offset:9555*0 + 3*112*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9555*0 + 3*113*FLEN/8, x4, x1, x2)

inst_3186:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x828fffff; valaddr_reg:x3; val_offset:9558*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9558*0 + 3*114*FLEN/8, x4, x1, x2)

inst_3187:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x829fffff; valaddr_reg:x3; val_offset:9561*0 + 3*114*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9561*0 + 3*115*FLEN/8, x4, x1, x2)

inst_3188:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x82bfffff; valaddr_reg:x3; val_offset:9564*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9564*0 + 3*116*FLEN/8, x4, x1, x2)

inst_3189:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x82c00000; valaddr_reg:x3; val_offset:9567*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9567*0 + 3*117*FLEN/8, x4, x1, x2)

inst_3190:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x82e00000; valaddr_reg:x3; val_offset:9570*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9570*0 + 3*118*FLEN/8, x4, x1, x2)

inst_3191:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x82f00000; valaddr_reg:x3; val_offset:9573*0 + 3*118*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9573*0 + 3*119*FLEN/8, x4, x1, x2)

inst_3192:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x82f80000; valaddr_reg:x3; val_offset:9576*0 + 3*119*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9576*0 + 3*120*FLEN/8, x4, x1, x2)

inst_3193:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x82fc0000; valaddr_reg:x3; val_offset:9579*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9579*0 + 3*121*FLEN/8, x4, x1, x2)

inst_3194:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x82fe0000; valaddr_reg:x3; val_offset:9582*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9582*0 + 3*122*FLEN/8, x4, x1, x2)

inst_3195:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x82ff0000; valaddr_reg:x3; val_offset:9585*0 + 3*122*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9585*0 + 3*123*FLEN/8, x4, x1, x2)

inst_3196:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x82ff8000; valaddr_reg:x3; val_offset:9588*0 + 3*123*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9588*0 + 3*124*FLEN/8, x4, x1, x2)

inst_3197:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x82ffc000; valaddr_reg:x3; val_offset:9591*0 + 3*124*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9591*0 + 3*125*FLEN/8, x4, x1, x2)

inst_3198:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x82ffe000; valaddr_reg:x3; val_offset:9594*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9594*0 + 3*126*FLEN/8, x4, x1, x2)

inst_3199:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x82fff000; valaddr_reg:x3; val_offset:9597*0 + 3*126*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9597*0 + 3*127*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_2)

inst_3200:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x82fff800; valaddr_reg:x3; val_offset:9600*0 + 3*127*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9600*0 + 3*128*FLEN/8, x4, x1, x2)

inst_3201:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x82fffc00; valaddr_reg:x3; val_offset:9603*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9603*0 + 3*129*FLEN/8, x4, x1, x2)

inst_3202:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x82fffe00; valaddr_reg:x3; val_offset:9606*0 + 3*129*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9606*0 + 3*130*FLEN/8, x4, x1, x2)

inst_3203:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x82ffff00; valaddr_reg:x3; val_offset:9609*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9609*0 + 3*131*FLEN/8, x4, x1, x2)

inst_3204:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x82ffff80; valaddr_reg:x3; val_offset:9612*0 + 3*131*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9612*0 + 3*132*FLEN/8, x4, x1, x2)

inst_3205:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x82ffffc0; valaddr_reg:x3; val_offset:9615*0 + 3*132*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9615*0 + 3*133*FLEN/8, x4, x1, x2)

inst_3206:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x82ffffe0; valaddr_reg:x3; val_offset:9618*0 + 3*133*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9618*0 + 3*134*FLEN/8, x4, x1, x2)

inst_3207:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x82fffff0; valaddr_reg:x3; val_offset:9621*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9621*0 + 3*135*FLEN/8, x4, x1, x2)

inst_3208:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x82fffff8; valaddr_reg:x3; val_offset:9624*0 + 3*135*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9624*0 + 3*136*FLEN/8, x4, x1, x2)

inst_3209:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x82fffffc; valaddr_reg:x3; val_offset:9627*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9627*0 + 3*137*FLEN/8, x4, x1, x2)

inst_3210:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x82fffffe; valaddr_reg:x3; val_offset:9630*0 + 3*137*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9630*0 + 3*138*FLEN/8, x4, x1, x2)

inst_3211:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1b0e38 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9b0e38; op2val:0x80000000;
op3val:0x82ffffff; valaddr_reg:x3; val_offset:9633*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9633*0 + 3*139*FLEN/8, x4, x1, x2)

inst_3212:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:9636*0 + 3*139*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9636*0 + 3*140*FLEN/8, x4, x1, x2)

inst_3213:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x3; valaddr_reg:x3; val_offset:9639*0 + 3*140*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9639*0 + 3*141*FLEN/8, x4, x1, x2)

inst_3214:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x7; valaddr_reg:x3; val_offset:9642*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9642*0 + 3*142*FLEN/8, x4, x1, x2)

inst_3215:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x199999; valaddr_reg:x3; val_offset:9645*0 + 3*142*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9645*0 + 3*143*FLEN/8, x4, x1, x2)

inst_3216:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x249249; valaddr_reg:x3; val_offset:9648*0 + 3*143*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9648*0 + 3*144*FLEN/8, x4, x1, x2)

inst_3217:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x333333; valaddr_reg:x3; val_offset:9651*0 + 3*144*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9651*0 + 3*145*FLEN/8, x4, x1, x2)

inst_3218:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x36db6d; valaddr_reg:x3; val_offset:9654*0 + 3*145*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9654*0 + 3*146*FLEN/8, x4, x1, x2)

inst_3219:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x3bbbbb; valaddr_reg:x3; val_offset:9657*0 + 3*146*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9657*0 + 3*147*FLEN/8, x4, x1, x2)

inst_3220:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x444444; valaddr_reg:x3; val_offset:9660*0 + 3*147*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9660*0 + 3*148*FLEN/8, x4, x1, x2)

inst_3221:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x4ccccc; valaddr_reg:x3; val_offset:9663*0 + 3*148*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9663*0 + 3*149*FLEN/8, x4, x1, x2)

inst_3222:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x5b6db6; valaddr_reg:x3; val_offset:9666*0 + 3*149*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9666*0 + 3*150*FLEN/8, x4, x1, x2)

inst_3223:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x666666; valaddr_reg:x3; val_offset:9669*0 + 3*150*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9669*0 + 3*151*FLEN/8, x4, x1, x2)

inst_3224:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x6db6db; valaddr_reg:x3; val_offset:9672*0 + 3*151*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9672*0 + 3*152*FLEN/8, x4, x1, x2)

inst_3225:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x7ffff8; valaddr_reg:x3; val_offset:9675*0 + 3*152*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9675*0 + 3*153*FLEN/8, x4, x1, x2)

inst_3226:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x7ffffc; valaddr_reg:x3; val_offset:9678*0 + 3*153*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9678*0 + 3*154*FLEN/8, x4, x1, x2)

inst_3227:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x7ffffe; valaddr_reg:x3; val_offset:9681*0 + 3*154*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9681*0 + 3*155*FLEN/8, x4, x1, x2)

inst_3228:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x7800000; valaddr_reg:x3; val_offset:9684*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9684*0 + 3*156*FLEN/8, x4, x1, x2)

inst_3229:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x7800001; valaddr_reg:x3; val_offset:9687*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9687*0 + 3*157*FLEN/8, x4, x1, x2)

inst_3230:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x7800003; valaddr_reg:x3; val_offset:9690*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9690*0 + 3*158*FLEN/8, x4, x1, x2)

inst_3231:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x7800007; valaddr_reg:x3; val_offset:9693*0 + 3*158*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9693*0 + 3*159*FLEN/8, x4, x1, x2)

inst_3232:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x780000f; valaddr_reg:x3; val_offset:9696*0 + 3*159*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9696*0 + 3*160*FLEN/8, x4, x1, x2)

inst_3233:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x780001f; valaddr_reg:x3; val_offset:9699*0 + 3*160*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9699*0 + 3*161*FLEN/8, x4, x1, x2)

inst_3234:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x780003f; valaddr_reg:x3; val_offset:9702*0 + 3*161*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9702*0 + 3*162*FLEN/8, x4, x1, x2)

inst_3235:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x780007f; valaddr_reg:x3; val_offset:9705*0 + 3*162*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9705*0 + 3*163*FLEN/8, x4, x1, x2)

inst_3236:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x78000ff; valaddr_reg:x3; val_offset:9708*0 + 3*163*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9708*0 + 3*164*FLEN/8, x4, x1, x2)

inst_3237:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x78001ff; valaddr_reg:x3; val_offset:9711*0 + 3*164*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9711*0 + 3*165*FLEN/8, x4, x1, x2)

inst_3238:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x78003ff; valaddr_reg:x3; val_offset:9714*0 + 3*165*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9714*0 + 3*166*FLEN/8, x4, x1, x2)

inst_3239:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x78007ff; valaddr_reg:x3; val_offset:9717*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9717*0 + 3*167*FLEN/8, x4, x1, x2)

inst_3240:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x7800fff; valaddr_reg:x3; val_offset:9720*0 + 3*167*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9720*0 + 3*168*FLEN/8, x4, x1, x2)

inst_3241:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x7801fff; valaddr_reg:x3; val_offset:9723*0 + 3*168*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9723*0 + 3*169*FLEN/8, x4, x1, x2)

inst_3242:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x7803fff; valaddr_reg:x3; val_offset:9726*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9726*0 + 3*170*FLEN/8, x4, x1, x2)

inst_3243:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x7807fff; valaddr_reg:x3; val_offset:9729*0 + 3*170*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9729*0 + 3*171*FLEN/8, x4, x1, x2)

inst_3244:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x780ffff; valaddr_reg:x3; val_offset:9732*0 + 3*171*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9732*0 + 3*172*FLEN/8, x4, x1, x2)

inst_3245:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x781ffff; valaddr_reg:x3; val_offset:9735*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9735*0 + 3*173*FLEN/8, x4, x1, x2)

inst_3246:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x783ffff; valaddr_reg:x3; val_offset:9738*0 + 3*173*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9738*0 + 3*174*FLEN/8, x4, x1, x2)

inst_3247:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x787ffff; valaddr_reg:x3; val_offset:9741*0 + 3*174*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9741*0 + 3*175*FLEN/8, x4, x1, x2)

inst_3248:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x78fffff; valaddr_reg:x3; val_offset:9744*0 + 3*175*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9744*0 + 3*176*FLEN/8, x4, x1, x2)

inst_3249:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x79fffff; valaddr_reg:x3; val_offset:9747*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9747*0 + 3*177*FLEN/8, x4, x1, x2)

inst_3250:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x7bfffff; valaddr_reg:x3; val_offset:9750*0 + 3*177*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9750*0 + 3*178*FLEN/8, x4, x1, x2)

inst_3251:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x7c00000; valaddr_reg:x3; val_offset:9753*0 + 3*178*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9753*0 + 3*179*FLEN/8, x4, x1, x2)

inst_3252:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x7e00000; valaddr_reg:x3; val_offset:9756*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9756*0 + 3*180*FLEN/8, x4, x1, x2)

inst_3253:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x7f00000; valaddr_reg:x3; val_offset:9759*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9759*0 + 3*181*FLEN/8, x4, x1, x2)

inst_3254:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x7f80000; valaddr_reg:x3; val_offset:9762*0 + 3*181*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9762*0 + 3*182*FLEN/8, x4, x1, x2)

inst_3255:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x7fc0000; valaddr_reg:x3; val_offset:9765*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9765*0 + 3*183*FLEN/8, x4, x1, x2)

inst_3256:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x7fe0000; valaddr_reg:x3; val_offset:9768*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9768*0 + 3*184*FLEN/8, x4, x1, x2)

inst_3257:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x7ff0000; valaddr_reg:x3; val_offset:9771*0 + 3*184*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9771*0 + 3*185*FLEN/8, x4, x1, x2)

inst_3258:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x7ff8000; valaddr_reg:x3; val_offset:9774*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9774*0 + 3*186*FLEN/8, x4, x1, x2)

inst_3259:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x7ffc000; valaddr_reg:x3; val_offset:9777*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9777*0 + 3*187*FLEN/8, x4, x1, x2)

inst_3260:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x7ffe000; valaddr_reg:x3; val_offset:9780*0 + 3*187*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9780*0 + 3*188*FLEN/8, x4, x1, x2)

inst_3261:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x7fff000; valaddr_reg:x3; val_offset:9783*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9783*0 + 3*189*FLEN/8, x4, x1, x2)

inst_3262:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x7fff800; valaddr_reg:x3; val_offset:9786*0 + 3*189*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9786*0 + 3*190*FLEN/8, x4, x1, x2)

inst_3263:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x7fffc00; valaddr_reg:x3; val_offset:9789*0 + 3*190*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9789*0 + 3*191*FLEN/8, x4, x1, x2)

inst_3264:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x7fffe00; valaddr_reg:x3; val_offset:9792*0 + 3*191*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9792*0 + 3*192*FLEN/8, x4, x1, x2)

inst_3265:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x7ffff00; valaddr_reg:x3; val_offset:9795*0 + 3*192*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9795*0 + 3*193*FLEN/8, x4, x1, x2)

inst_3266:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x7ffff80; valaddr_reg:x3; val_offset:9798*0 + 3*193*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9798*0 + 3*194*FLEN/8, x4, x1, x2)

inst_3267:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x7ffffc0; valaddr_reg:x3; val_offset:9801*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9801*0 + 3*195*FLEN/8, x4, x1, x2)

inst_3268:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x7ffffe0; valaddr_reg:x3; val_offset:9804*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9804*0 + 3*196*FLEN/8, x4, x1, x2)

inst_3269:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x7fffff0; valaddr_reg:x3; val_offset:9807*0 + 3*196*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9807*0 + 3*197*FLEN/8, x4, x1, x2)

inst_3270:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x7fffff8; valaddr_reg:x3; val_offset:9810*0 + 3*197*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9810*0 + 3*198*FLEN/8, x4, x1, x2)

inst_3271:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x7fffffc; valaddr_reg:x3; val_offset:9813*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9813*0 + 3*199*FLEN/8, x4, x1, x2)

inst_3272:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x7fffffe; valaddr_reg:x3; val_offset:9816*0 + 3*199*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9816*0 + 3*200*FLEN/8, x4, x1, x2)

inst_3273:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1d055a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9d055a; op2val:0x0;
op3val:0x7ffffff; valaddr_reg:x3; val_offset:9819*0 + 3*200*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9819*0 + 3*201*FLEN/8, x4, x1, x2)

inst_3274:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xbf800001; valaddr_reg:x3; val_offset:9822*0 + 3*201*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9822*0 + 3*202*FLEN/8, x4, x1, x2)

inst_3275:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xbf800003; valaddr_reg:x3; val_offset:9825*0 + 3*202*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9825*0 + 3*203*FLEN/8, x4, x1, x2)

inst_3276:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xbf800007; valaddr_reg:x3; val_offset:9828*0 + 3*203*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9828*0 + 3*204*FLEN/8, x4, x1, x2)

inst_3277:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xbf999999; valaddr_reg:x3; val_offset:9831*0 + 3*204*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9831*0 + 3*205*FLEN/8, x4, x1, x2)

inst_3278:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:9834*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9834*0 + 3*206*FLEN/8, x4, x1, x2)

inst_3279:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:9837*0 + 3*206*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9837*0 + 3*207*FLEN/8, x4, x1, x2)

inst_3280:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xbfb6db6d; valaddr_reg:x3; val_offset:9840*0 + 3*207*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9840*0 + 3*208*FLEN/8, x4, x1, x2)

inst_3281:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xbfbbbbbb; valaddr_reg:x3; val_offset:9843*0 + 3*208*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9843*0 + 3*209*FLEN/8, x4, x1, x2)

inst_3282:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xbfc44444; valaddr_reg:x3; val_offset:9846*0 + 3*209*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9846*0 + 3*210*FLEN/8, x4, x1, x2)

inst_3283:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:9849*0 + 3*210*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9849*0 + 3*211*FLEN/8, x4, x1, x2)

inst_3284:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:9852*0 + 3*211*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9852*0 + 3*212*FLEN/8, x4, x1, x2)

inst_3285:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:9855*0 + 3*212*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9855*0 + 3*213*FLEN/8, x4, x1, x2)

inst_3286:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xbfedb6db; valaddr_reg:x3; val_offset:9858*0 + 3*213*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9858*0 + 3*214*FLEN/8, x4, x1, x2)

inst_3287:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xbffffff8; valaddr_reg:x3; val_offset:9861*0 + 3*214*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9861*0 + 3*215*FLEN/8, x4, x1, x2)

inst_3288:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xbffffffc; valaddr_reg:x3; val_offset:9864*0 + 3*215*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9864*0 + 3*216*FLEN/8, x4, x1, x2)

inst_3289:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xbffffffe; valaddr_reg:x3; val_offset:9867*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9867*0 + 3*217*FLEN/8, x4, x1, x2)

inst_3290:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x8d and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xc6800000; valaddr_reg:x3; val_offset:9870*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9870*0 + 3*218*FLEN/8, x4, x1, x2)

inst_3291:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x8d and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xc6800001; valaddr_reg:x3; val_offset:9873*0 + 3*218*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9873*0 + 3*219*FLEN/8, x4, x1, x2)

inst_3292:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x8d and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xc6800003; valaddr_reg:x3; val_offset:9876*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9876*0 + 3*220*FLEN/8, x4, x1, x2)

inst_3293:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x8d and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xc6800007; valaddr_reg:x3; val_offset:9879*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9879*0 + 3*221*FLEN/8, x4, x1, x2)

inst_3294:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x8d and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xc680000f; valaddr_reg:x3; val_offset:9882*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9882*0 + 3*222*FLEN/8, x4, x1, x2)

inst_3295:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x8d and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xc680001f; valaddr_reg:x3; val_offset:9885*0 + 3*222*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9885*0 + 3*223*FLEN/8, x4, x1, x2)

inst_3296:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x8d and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xc680003f; valaddr_reg:x3; val_offset:9888*0 + 3*223*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9888*0 + 3*224*FLEN/8, x4, x1, x2)

inst_3297:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x8d and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xc680007f; valaddr_reg:x3; val_offset:9891*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9891*0 + 3*225*FLEN/8, x4, x1, x2)

inst_3298:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x8d and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xc68000ff; valaddr_reg:x3; val_offset:9894*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9894*0 + 3*226*FLEN/8, x4, x1, x2)

inst_3299:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x8d and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xc68001ff; valaddr_reg:x3; val_offset:9897*0 + 3*226*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9897*0 + 3*227*FLEN/8, x4, x1, x2)

inst_3300:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x8d and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xc68003ff; valaddr_reg:x3; val_offset:9900*0 + 3*227*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9900*0 + 3*228*FLEN/8, x4, x1, x2)

inst_3301:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x8d and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xc68007ff; valaddr_reg:x3; val_offset:9903*0 + 3*228*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9903*0 + 3*229*FLEN/8, x4, x1, x2)

inst_3302:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x8d and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xc6800fff; valaddr_reg:x3; val_offset:9906*0 + 3*229*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9906*0 + 3*230*FLEN/8, x4, x1, x2)

inst_3303:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x8d and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xc6801fff; valaddr_reg:x3; val_offset:9909*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9909*0 + 3*231*FLEN/8, x4, x1, x2)

inst_3304:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x8d and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xc6803fff; valaddr_reg:x3; val_offset:9912*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9912*0 + 3*232*FLEN/8, x4, x1, x2)

inst_3305:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x8d and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xc6807fff; valaddr_reg:x3; val_offset:9915*0 + 3*232*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9915*0 + 3*233*FLEN/8, x4, x1, x2)

inst_3306:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x8d and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xc680ffff; valaddr_reg:x3; val_offset:9918*0 + 3*233*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9918*0 + 3*234*FLEN/8, x4, x1, x2)

inst_3307:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x8d and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xc681ffff; valaddr_reg:x3; val_offset:9921*0 + 3*234*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9921*0 + 3*235*FLEN/8, x4, x1, x2)

inst_3308:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x8d and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xc683ffff; valaddr_reg:x3; val_offset:9924*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9924*0 + 3*236*FLEN/8, x4, x1, x2)

inst_3309:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x8d and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xc687ffff; valaddr_reg:x3; val_offset:9927*0 + 3*236*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9927*0 + 3*237*FLEN/8, x4, x1, x2)

inst_3310:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x8d and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xc68fffff; valaddr_reg:x3; val_offset:9930*0 + 3*237*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9930*0 + 3*238*FLEN/8, x4, x1, x2)

inst_3311:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x8d and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xc69fffff; valaddr_reg:x3; val_offset:9933*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9933*0 + 3*239*FLEN/8, x4, x1, x2)

inst_3312:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x8d and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xc6bfffff; valaddr_reg:x3; val_offset:9936*0 + 3*239*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9936*0 + 3*240*FLEN/8, x4, x1, x2)

inst_3313:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x8d and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xc6c00000; valaddr_reg:x3; val_offset:9939*0 + 3*240*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9939*0 + 3*241*FLEN/8, x4, x1, x2)

inst_3314:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x8d and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xc6e00000; valaddr_reg:x3; val_offset:9942*0 + 3*241*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9942*0 + 3*242*FLEN/8, x4, x1, x2)

inst_3315:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x8d and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xc6f00000; valaddr_reg:x3; val_offset:9945*0 + 3*242*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9945*0 + 3*243*FLEN/8, x4, x1, x2)

inst_3316:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x8d and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xc6f80000; valaddr_reg:x3; val_offset:9948*0 + 3*243*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9948*0 + 3*244*FLEN/8, x4, x1, x2)

inst_3317:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x8d and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xc6fc0000; valaddr_reg:x3; val_offset:9951*0 + 3*244*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9951*0 + 3*245*FLEN/8, x4, x1, x2)

inst_3318:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x8d and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xc6fe0000; valaddr_reg:x3; val_offset:9954*0 + 3*245*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9954*0 + 3*246*FLEN/8, x4, x1, x2)

inst_3319:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x8d and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xc6ff0000; valaddr_reg:x3; val_offset:9957*0 + 3*246*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9957*0 + 3*247*FLEN/8, x4, x1, x2)

inst_3320:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x8d and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xc6ff8000; valaddr_reg:x3; val_offset:9960*0 + 3*247*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9960*0 + 3*248*FLEN/8, x4, x1, x2)

inst_3321:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x8d and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xc6ffc000; valaddr_reg:x3; val_offset:9963*0 + 3*248*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9963*0 + 3*249*FLEN/8, x4, x1, x2)

inst_3322:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x8d and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xc6ffe000; valaddr_reg:x3; val_offset:9966*0 + 3*249*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9966*0 + 3*250*FLEN/8, x4, x1, x2)

inst_3323:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x8d and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xc6fff000; valaddr_reg:x3; val_offset:9969*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9969*0 + 3*251*FLEN/8, x4, x1, x2)

inst_3324:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x8d and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xc6fff800; valaddr_reg:x3; val_offset:9972*0 + 3*251*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9972*0 + 3*252*FLEN/8, x4, x1, x2)

inst_3325:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x8d and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xc6fffc00; valaddr_reg:x3; val_offset:9975*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9975*0 + 3*253*FLEN/8, x4, x1, x2)

inst_3326:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x8d and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xc6fffe00; valaddr_reg:x3; val_offset:9978*0 + 3*253*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9978*0 + 3*254*FLEN/8, x4, x1, x2)

inst_3327:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x8d and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xc6ffff00; valaddr_reg:x3; val_offset:9981*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9981*0 + 3*255*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_3)

inst_3328:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x8d and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xc6ffff80; valaddr_reg:x3; val_offset:9984*0 + 3*256*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9984*0 + 3*256*FLEN/8, x4, x1, x2)

inst_3329:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x8d and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xc6ffffc0; valaddr_reg:x3; val_offset:9987*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9987*0 + 3*257*FLEN/8, x4, x1, x2)

inst_3330:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x8d and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xc6ffffe0; valaddr_reg:x3; val_offset:9990*0 + 3*258*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9990*0 + 3*258*FLEN/8, x4, x1, x2)

inst_3331:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x8d and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xc6fffff0; valaddr_reg:x3; val_offset:9993*0 + 3*259*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9993*0 + 3*259*FLEN/8, x4, x1, x2)

inst_3332:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x8d and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xc6fffff8; valaddr_reg:x3; val_offset:9996*0 + 3*260*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9996*0 + 3*260*FLEN/8, x4, x1, x2)

inst_3333:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x8d and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xc6fffffc; valaddr_reg:x3; val_offset:9999*0 + 3*261*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9999*0 + 3*261*FLEN/8, x4, x1, x2)

inst_3334:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x8d and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xc6fffffe; valaddr_reg:x3; val_offset:10002*0 + 3*262*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10002*0 + 3*262*FLEN/8, x4, x1, x2)

inst_3335:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25796d and fs2 == 1 and fe2 == 0x02 and fm2 == 0x460651 and fs3 == 1 and fe3 == 0x8d and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5796d; op2val:0x81460651;
op3val:0xc6ffffff; valaddr_reg:x3; val_offset:10005*0 + 3*263*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10005*0 + 3*263*FLEN/8, x4, x1, x2)

inst_3336:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:10008*0 + 3*264*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10008*0 + 3*264*FLEN/8, x4, x1, x2)

inst_3337:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:10011*0 + 3*265*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10011*0 + 3*265*FLEN/8, x4, x1, x2)

inst_3338:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:10014*0 + 3*266*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10014*0 + 3*266*FLEN/8, x4, x1, x2)

inst_3339:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:10017*0 + 3*267*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10017*0 + 3*267*FLEN/8, x4, x1, x2)

inst_3340:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:10020*0 + 3*268*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10020*0 + 3*268*FLEN/8, x4, x1, x2)

inst_3341:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:10023*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10023*0 + 3*269*FLEN/8, x4, x1, x2)

inst_3342:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:10026*0 + 3*270*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10026*0 + 3*270*FLEN/8, x4, x1, x2)

inst_3343:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:10029*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10029*0 + 3*271*FLEN/8, x4, x1, x2)

inst_3344:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:10032*0 + 3*272*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10032*0 + 3*272*FLEN/8, x4, x1, x2)

inst_3345:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:10035*0 + 3*273*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10035*0 + 3*273*FLEN/8, x4, x1, x2)

inst_3346:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:10038*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10038*0 + 3*274*FLEN/8, x4, x1, x2)

inst_3347:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:10041*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10041*0 + 3*275*FLEN/8, x4, x1, x2)

inst_3348:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:10044*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10044*0 + 3*276*FLEN/8, x4, x1, x2)

inst_3349:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:10047*0 + 3*277*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10047*0 + 3*277*FLEN/8, x4, x1, x2)

inst_3350:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:10050*0 + 3*278*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10050*0 + 3*278*FLEN/8, x4, x1, x2)

inst_3351:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:10053*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10053*0 + 3*279*FLEN/8, x4, x1, x2)

inst_3352:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1c and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x8e000000; valaddr_reg:x3; val_offset:10056*0 + 3*280*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10056*0 + 3*280*FLEN/8, x4, x1, x2)

inst_3353:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1c and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x8e000001; valaddr_reg:x3; val_offset:10059*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10059*0 + 3*281*FLEN/8, x4, x1, x2)

inst_3354:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1c and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x8e000003; valaddr_reg:x3; val_offset:10062*0 + 3*282*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10062*0 + 3*282*FLEN/8, x4, x1, x2)

inst_3355:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1c and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x8e000007; valaddr_reg:x3; val_offset:10065*0 + 3*283*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10065*0 + 3*283*FLEN/8, x4, x1, x2)

inst_3356:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1c and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x8e00000f; valaddr_reg:x3; val_offset:10068*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10068*0 + 3*284*FLEN/8, x4, x1, x2)

inst_3357:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1c and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x8e00001f; valaddr_reg:x3; val_offset:10071*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10071*0 + 3*285*FLEN/8, x4, x1, x2)

inst_3358:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1c and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x8e00003f; valaddr_reg:x3; val_offset:10074*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10074*0 + 3*286*FLEN/8, x4, x1, x2)

inst_3359:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1c and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x8e00007f; valaddr_reg:x3; val_offset:10077*0 + 3*287*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10077*0 + 3*287*FLEN/8, x4, x1, x2)

inst_3360:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1c and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x8e0000ff; valaddr_reg:x3; val_offset:10080*0 + 3*288*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10080*0 + 3*288*FLEN/8, x4, x1, x2)

inst_3361:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1c and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x8e0001ff; valaddr_reg:x3; val_offset:10083*0 + 3*289*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10083*0 + 3*289*FLEN/8, x4, x1, x2)

inst_3362:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1c and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x8e0003ff; valaddr_reg:x3; val_offset:10086*0 + 3*290*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10086*0 + 3*290*FLEN/8, x4, x1, x2)

inst_3363:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1c and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x8e0007ff; valaddr_reg:x3; val_offset:10089*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10089*0 + 3*291*FLEN/8, x4, x1, x2)

inst_3364:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1c and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x8e000fff; valaddr_reg:x3; val_offset:10092*0 + 3*292*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10092*0 + 3*292*FLEN/8, x4, x1, x2)

inst_3365:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1c and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x8e001fff; valaddr_reg:x3; val_offset:10095*0 + 3*293*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10095*0 + 3*293*FLEN/8, x4, x1, x2)

inst_3366:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1c and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x8e003fff; valaddr_reg:x3; val_offset:10098*0 + 3*294*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10098*0 + 3*294*FLEN/8, x4, x1, x2)

inst_3367:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1c and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x8e007fff; valaddr_reg:x3; val_offset:10101*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10101*0 + 3*295*FLEN/8, x4, x1, x2)

inst_3368:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1c and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x8e00ffff; valaddr_reg:x3; val_offset:10104*0 + 3*296*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10104*0 + 3*296*FLEN/8, x4, x1, x2)

inst_3369:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1c and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x8e01ffff; valaddr_reg:x3; val_offset:10107*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10107*0 + 3*297*FLEN/8, x4, x1, x2)

inst_3370:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1c and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x8e03ffff; valaddr_reg:x3; val_offset:10110*0 + 3*298*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10110*0 + 3*298*FLEN/8, x4, x1, x2)

inst_3371:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1c and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x8e07ffff; valaddr_reg:x3; val_offset:10113*0 + 3*299*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10113*0 + 3*299*FLEN/8, x4, x1, x2)

inst_3372:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1c and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x8e0fffff; valaddr_reg:x3; val_offset:10116*0 + 3*300*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10116*0 + 3*300*FLEN/8, x4, x1, x2)

inst_3373:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1c and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x8e1fffff; valaddr_reg:x3; val_offset:10119*0 + 3*301*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10119*0 + 3*301*FLEN/8, x4, x1, x2)

inst_3374:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1c and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x8e3fffff; valaddr_reg:x3; val_offset:10122*0 + 3*302*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10122*0 + 3*302*FLEN/8, x4, x1, x2)

inst_3375:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1c and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x8e400000; valaddr_reg:x3; val_offset:10125*0 + 3*303*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10125*0 + 3*303*FLEN/8, x4, x1, x2)

inst_3376:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1c and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x8e600000; valaddr_reg:x3; val_offset:10128*0 + 3*304*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10128*0 + 3*304*FLEN/8, x4, x1, x2)

inst_3377:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1c and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x8e700000; valaddr_reg:x3; val_offset:10131*0 + 3*305*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10131*0 + 3*305*FLEN/8, x4, x1, x2)

inst_3378:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1c and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x8e780000; valaddr_reg:x3; val_offset:10134*0 + 3*306*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10134*0 + 3*306*FLEN/8, x4, x1, x2)

inst_3379:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1c and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x8e7c0000; valaddr_reg:x3; val_offset:10137*0 + 3*307*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10137*0 + 3*307*FLEN/8, x4, x1, x2)

inst_3380:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1c and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x8e7e0000; valaddr_reg:x3; val_offset:10140*0 + 3*308*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10140*0 + 3*308*FLEN/8, x4, x1, x2)

inst_3381:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1c and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x8e7f0000; valaddr_reg:x3; val_offset:10143*0 + 3*309*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10143*0 + 3*309*FLEN/8, x4, x1, x2)

inst_3382:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1c and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x8e7f8000; valaddr_reg:x3; val_offset:10146*0 + 3*310*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10146*0 + 3*310*FLEN/8, x4, x1, x2)

inst_3383:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1c and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x8e7fc000; valaddr_reg:x3; val_offset:10149*0 + 3*311*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10149*0 + 3*311*FLEN/8, x4, x1, x2)

inst_3384:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1c and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x8e7fe000; valaddr_reg:x3; val_offset:10152*0 + 3*312*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10152*0 + 3*312*FLEN/8, x4, x1, x2)

inst_3385:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1c and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x8e7ff000; valaddr_reg:x3; val_offset:10155*0 + 3*313*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10155*0 + 3*313*FLEN/8, x4, x1, x2)

inst_3386:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1c and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x8e7ff800; valaddr_reg:x3; val_offset:10158*0 + 3*314*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10158*0 + 3*314*FLEN/8, x4, x1, x2)

inst_3387:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1c and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x8e7ffc00; valaddr_reg:x3; val_offset:10161*0 + 3*315*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10161*0 + 3*315*FLEN/8, x4, x1, x2)

inst_3388:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1c and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x8e7ffe00; valaddr_reg:x3; val_offset:10164*0 + 3*316*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10164*0 + 3*316*FLEN/8, x4, x1, x2)

inst_3389:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1c and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x8e7fff00; valaddr_reg:x3; val_offset:10167*0 + 3*317*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10167*0 + 3*317*FLEN/8, x4, x1, x2)

inst_3390:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1c and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x8e7fff80; valaddr_reg:x3; val_offset:10170*0 + 3*318*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10170*0 + 3*318*FLEN/8, x4, x1, x2)

inst_3391:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1c and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x8e7fffc0; valaddr_reg:x3; val_offset:10173*0 + 3*319*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10173*0 + 3*319*FLEN/8, x4, x1, x2)

inst_3392:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1c and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x8e7fffe0; valaddr_reg:x3; val_offset:10176*0 + 3*320*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10176*0 + 3*320*FLEN/8, x4, x1, x2)

inst_3393:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1c and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x8e7ffff0; valaddr_reg:x3; val_offset:10179*0 + 3*321*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10179*0 + 3*321*FLEN/8, x4, x1, x2)

inst_3394:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1c and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x8e7ffff8; valaddr_reg:x3; val_offset:10182*0 + 3*322*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10182*0 + 3*322*FLEN/8, x4, x1, x2)

inst_3395:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1c and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x8e7ffffc; valaddr_reg:x3; val_offset:10185*0 + 3*323*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10185*0 + 3*323*FLEN/8, x4, x1, x2)

inst_3396:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1c and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x8e7ffffe; valaddr_reg:x3; val_offset:10188*0 + 3*324*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10188*0 + 3*324*FLEN/8, x4, x1, x2)

inst_3397:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c84c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1c and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7da5c84c; op2val:0x80000000;
op3val:0x8e7fffff; valaddr_reg:x3; val_offset:10191*0 + 3*325*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10191*0 + 3*325*FLEN/8, x4, x1, x2)

inst_3398:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:10194*0 + 3*326*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10194*0 + 3*326*FLEN/8, x4, x1, x2)

inst_3399:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x3; valaddr_reg:x3; val_offset:10197*0 + 3*327*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10197*0 + 3*327*FLEN/8, x4, x1, x2)

inst_3400:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x7; valaddr_reg:x3; val_offset:10200*0 + 3*328*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10200*0 + 3*328*FLEN/8, x4, x1, x2)

inst_3401:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x199999; valaddr_reg:x3; val_offset:10203*0 + 3*329*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10203*0 + 3*329*FLEN/8, x4, x1, x2)

inst_3402:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x249249; valaddr_reg:x3; val_offset:10206*0 + 3*330*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10206*0 + 3*330*FLEN/8, x4, x1, x2)

inst_3403:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x333333; valaddr_reg:x3; val_offset:10209*0 + 3*331*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10209*0 + 3*331*FLEN/8, x4, x1, x2)

inst_3404:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x36db6d; valaddr_reg:x3; val_offset:10212*0 + 3*332*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10212*0 + 3*332*FLEN/8, x4, x1, x2)

inst_3405:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x3bbbbb; valaddr_reg:x3; val_offset:10215*0 + 3*333*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10215*0 + 3*333*FLEN/8, x4, x1, x2)

inst_3406:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x444444; valaddr_reg:x3; val_offset:10218*0 + 3*334*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10218*0 + 3*334*FLEN/8, x4, x1, x2)

inst_3407:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x4ccccc; valaddr_reg:x3; val_offset:10221*0 + 3*335*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10221*0 + 3*335*FLEN/8, x4, x1, x2)

inst_3408:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x5b6db6; valaddr_reg:x3; val_offset:10224*0 + 3*336*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10224*0 + 3*336*FLEN/8, x4, x1, x2)

inst_3409:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x666666; valaddr_reg:x3; val_offset:10227*0 + 3*337*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10227*0 + 3*337*FLEN/8, x4, x1, x2)

inst_3410:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x6db6db; valaddr_reg:x3; val_offset:10230*0 + 3*338*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10230*0 + 3*338*FLEN/8, x4, x1, x2)

inst_3411:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x7ffff8; valaddr_reg:x3; val_offset:10233*0 + 3*339*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10233*0 + 3*339*FLEN/8, x4, x1, x2)

inst_3412:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x7ffffc; valaddr_reg:x3; val_offset:10236*0 + 3*340*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10236*0 + 3*340*FLEN/8, x4, x1, x2)

inst_3413:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x7ffffe; valaddr_reg:x3; val_offset:10239*0 + 3*341*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10239*0 + 3*341*FLEN/8, x4, x1, x2)

inst_3414:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x7800000; valaddr_reg:x3; val_offset:10242*0 + 3*342*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10242*0 + 3*342*FLEN/8, x4, x1, x2)

inst_3415:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x7800001; valaddr_reg:x3; val_offset:10245*0 + 3*343*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10245*0 + 3*343*FLEN/8, x4, x1, x2)

inst_3416:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x7800003; valaddr_reg:x3; val_offset:10248*0 + 3*344*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10248*0 + 3*344*FLEN/8, x4, x1, x2)

inst_3417:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x7800007; valaddr_reg:x3; val_offset:10251*0 + 3*345*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10251*0 + 3*345*FLEN/8, x4, x1, x2)

inst_3418:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x780000f; valaddr_reg:x3; val_offset:10254*0 + 3*346*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10254*0 + 3*346*FLEN/8, x4, x1, x2)

inst_3419:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x780001f; valaddr_reg:x3; val_offset:10257*0 + 3*347*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10257*0 + 3*347*FLEN/8, x4, x1, x2)

inst_3420:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x780003f; valaddr_reg:x3; val_offset:10260*0 + 3*348*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10260*0 + 3*348*FLEN/8, x4, x1, x2)

inst_3421:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x780007f; valaddr_reg:x3; val_offset:10263*0 + 3*349*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10263*0 + 3*349*FLEN/8, x4, x1, x2)

inst_3422:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x78000ff; valaddr_reg:x3; val_offset:10266*0 + 3*350*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10266*0 + 3*350*FLEN/8, x4, x1, x2)

inst_3423:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x78001ff; valaddr_reg:x3; val_offset:10269*0 + 3*351*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10269*0 + 3*351*FLEN/8, x4, x1, x2)

inst_3424:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x78003ff; valaddr_reg:x3; val_offset:10272*0 + 3*352*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10272*0 + 3*352*FLEN/8, x4, x1, x2)

inst_3425:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x78007ff; valaddr_reg:x3; val_offset:10275*0 + 3*353*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10275*0 + 3*353*FLEN/8, x4, x1, x2)

inst_3426:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x7800fff; valaddr_reg:x3; val_offset:10278*0 + 3*354*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10278*0 + 3*354*FLEN/8, x4, x1, x2)

inst_3427:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x7801fff; valaddr_reg:x3; val_offset:10281*0 + 3*355*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10281*0 + 3*355*FLEN/8, x4, x1, x2)

inst_3428:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x7803fff; valaddr_reg:x3; val_offset:10284*0 + 3*356*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10284*0 + 3*356*FLEN/8, x4, x1, x2)

inst_3429:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x7807fff; valaddr_reg:x3; val_offset:10287*0 + 3*357*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10287*0 + 3*357*FLEN/8, x4, x1, x2)

inst_3430:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x780ffff; valaddr_reg:x3; val_offset:10290*0 + 3*358*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10290*0 + 3*358*FLEN/8, x4, x1, x2)

inst_3431:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x781ffff; valaddr_reg:x3; val_offset:10293*0 + 3*359*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10293*0 + 3*359*FLEN/8, x4, x1, x2)

inst_3432:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x783ffff; valaddr_reg:x3; val_offset:10296*0 + 3*360*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10296*0 + 3*360*FLEN/8, x4, x1, x2)

inst_3433:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x787ffff; valaddr_reg:x3; val_offset:10299*0 + 3*361*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10299*0 + 3*361*FLEN/8, x4, x1, x2)

inst_3434:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x78fffff; valaddr_reg:x3; val_offset:10302*0 + 3*362*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10302*0 + 3*362*FLEN/8, x4, x1, x2)

inst_3435:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x79fffff; valaddr_reg:x3; val_offset:10305*0 + 3*363*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10305*0 + 3*363*FLEN/8, x4, x1, x2)

inst_3436:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x7bfffff; valaddr_reg:x3; val_offset:10308*0 + 3*364*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10308*0 + 3*364*FLEN/8, x4, x1, x2)

inst_3437:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x7c00000; valaddr_reg:x3; val_offset:10311*0 + 3*365*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10311*0 + 3*365*FLEN/8, x4, x1, x2)

inst_3438:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x7e00000; valaddr_reg:x3; val_offset:10314*0 + 3*366*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10314*0 + 3*366*FLEN/8, x4, x1, x2)

inst_3439:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x7f00000; valaddr_reg:x3; val_offset:10317*0 + 3*367*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10317*0 + 3*367*FLEN/8, x4, x1, x2)

inst_3440:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x7f80000; valaddr_reg:x3; val_offset:10320*0 + 3*368*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10320*0 + 3*368*FLEN/8, x4, x1, x2)

inst_3441:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x7fc0000; valaddr_reg:x3; val_offset:10323*0 + 3*369*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10323*0 + 3*369*FLEN/8, x4, x1, x2)

inst_3442:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x7fe0000; valaddr_reg:x3; val_offset:10326*0 + 3*370*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10326*0 + 3*370*FLEN/8, x4, x1, x2)

inst_3443:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x7ff0000; valaddr_reg:x3; val_offset:10329*0 + 3*371*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10329*0 + 3*371*FLEN/8, x4, x1, x2)

inst_3444:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x7ff8000; valaddr_reg:x3; val_offset:10332*0 + 3*372*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10332*0 + 3*372*FLEN/8, x4, x1, x2)

inst_3445:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x7ffc000; valaddr_reg:x3; val_offset:10335*0 + 3*373*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10335*0 + 3*373*FLEN/8, x4, x1, x2)

inst_3446:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x7ffe000; valaddr_reg:x3; val_offset:10338*0 + 3*374*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10338*0 + 3*374*FLEN/8, x4, x1, x2)

inst_3447:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x7fff000; valaddr_reg:x3; val_offset:10341*0 + 3*375*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10341*0 + 3*375*FLEN/8, x4, x1, x2)

inst_3448:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x7fff800; valaddr_reg:x3; val_offset:10344*0 + 3*376*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10344*0 + 3*376*FLEN/8, x4, x1, x2)

inst_3449:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x7fffc00; valaddr_reg:x3; val_offset:10347*0 + 3*377*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10347*0 + 3*377*FLEN/8, x4, x1, x2)

inst_3450:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x7fffe00; valaddr_reg:x3; val_offset:10350*0 + 3*378*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10350*0 + 3*378*FLEN/8, x4, x1, x2)

inst_3451:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x7ffff00; valaddr_reg:x3; val_offset:10353*0 + 3*379*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10353*0 + 3*379*FLEN/8, x4, x1, x2)

inst_3452:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x7ffff80; valaddr_reg:x3; val_offset:10356*0 + 3*380*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10356*0 + 3*380*FLEN/8, x4, x1, x2)

inst_3453:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x7ffffc0; valaddr_reg:x3; val_offset:10359*0 + 3*381*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10359*0 + 3*381*FLEN/8, x4, x1, x2)

inst_3454:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x7ffffe0; valaddr_reg:x3; val_offset:10362*0 + 3*382*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10362*0 + 3*382*FLEN/8, x4, x1, x2)

inst_3455:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x7fffff0; valaddr_reg:x3; val_offset:10365*0 + 3*383*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10365*0 + 3*383*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_4)

inst_3456:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x7fffff8; valaddr_reg:x3; val_offset:10368*0 + 3*384*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10368*0 + 3*384*FLEN/8, x4, x1, x2)

inst_3457:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x7fffffc; valaddr_reg:x3; val_offset:10371*0 + 3*385*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10371*0 + 3*385*FLEN/8, x4, x1, x2)

inst_3458:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x7fffffe; valaddr_reg:x3; val_offset:10374*0 + 3*386*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10374*0 + 3*386*FLEN/8, x4, x1, x2)

inst_3459:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x7ffffff; valaddr_reg:x3; val_offset:10377*0 + 3*387*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10377*0 + 3*387*FLEN/8, x4, x1, x2)

inst_3460:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9800000; valaddr_reg:x3; val_offset:10380*0 + 3*388*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10380*0 + 3*388*FLEN/8, x4, x1, x2)

inst_3461:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9800001; valaddr_reg:x3; val_offset:10383*0 + 3*389*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10383*0 + 3*389*FLEN/8, x4, x1, x2)

inst_3462:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9800003; valaddr_reg:x3; val_offset:10386*0 + 3*390*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10386*0 + 3*390*FLEN/8, x4, x1, x2)

inst_3463:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9800007; valaddr_reg:x3; val_offset:10389*0 + 3*391*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10389*0 + 3*391*FLEN/8, x4, x1, x2)

inst_3464:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb980000f; valaddr_reg:x3; val_offset:10392*0 + 3*392*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10392*0 + 3*392*FLEN/8, x4, x1, x2)

inst_3465:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb980001f; valaddr_reg:x3; val_offset:10395*0 + 3*393*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10395*0 + 3*393*FLEN/8, x4, x1, x2)

inst_3466:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb980003f; valaddr_reg:x3; val_offset:10398*0 + 3*394*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10398*0 + 3*394*FLEN/8, x4, x1, x2)

inst_3467:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb980007f; valaddr_reg:x3; val_offset:10401*0 + 3*395*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10401*0 + 3*395*FLEN/8, x4, x1, x2)

inst_3468:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb98000ff; valaddr_reg:x3; val_offset:10404*0 + 3*396*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10404*0 + 3*396*FLEN/8, x4, x1, x2)

inst_3469:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb98001ff; valaddr_reg:x3; val_offset:10407*0 + 3*397*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10407*0 + 3*397*FLEN/8, x4, x1, x2)

inst_3470:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb98003ff; valaddr_reg:x3; val_offset:10410*0 + 3*398*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10410*0 + 3*398*FLEN/8, x4, x1, x2)

inst_3471:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb98007ff; valaddr_reg:x3; val_offset:10413*0 + 3*399*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10413*0 + 3*399*FLEN/8, x4, x1, x2)

inst_3472:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9800fff; valaddr_reg:x3; val_offset:10416*0 + 3*400*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10416*0 + 3*400*FLEN/8, x4, x1, x2)

inst_3473:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9801fff; valaddr_reg:x3; val_offset:10419*0 + 3*401*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10419*0 + 3*401*FLEN/8, x4, x1, x2)

inst_3474:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9803fff; valaddr_reg:x3; val_offset:10422*0 + 3*402*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10422*0 + 3*402*FLEN/8, x4, x1, x2)

inst_3475:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9807fff; valaddr_reg:x3; val_offset:10425*0 + 3*403*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10425*0 + 3*403*FLEN/8, x4, x1, x2)

inst_3476:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb980ffff; valaddr_reg:x3; val_offset:10428*0 + 3*404*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10428*0 + 3*404*FLEN/8, x4, x1, x2)

inst_3477:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb981ffff; valaddr_reg:x3; val_offset:10431*0 + 3*405*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10431*0 + 3*405*FLEN/8, x4, x1, x2)

inst_3478:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb983ffff; valaddr_reg:x3; val_offset:10434*0 + 3*406*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10434*0 + 3*406*FLEN/8, x4, x1, x2)

inst_3479:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb987ffff; valaddr_reg:x3; val_offset:10437*0 + 3*407*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10437*0 + 3*407*FLEN/8, x4, x1, x2)

inst_3480:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb98fffff; valaddr_reg:x3; val_offset:10440*0 + 3*408*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10440*0 + 3*408*FLEN/8, x4, x1, x2)

inst_3481:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb99fffff; valaddr_reg:x3; val_offset:10443*0 + 3*409*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10443*0 + 3*409*FLEN/8, x4, x1, x2)

inst_3482:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9bfffff; valaddr_reg:x3; val_offset:10446*0 + 3*410*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10446*0 + 3*410*FLEN/8, x4, x1, x2)

inst_3483:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9c00000; valaddr_reg:x3; val_offset:10449*0 + 3*411*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10449*0 + 3*411*FLEN/8, x4, x1, x2)

inst_3484:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9e00000; valaddr_reg:x3; val_offset:10452*0 + 3*412*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10452*0 + 3*412*FLEN/8, x4, x1, x2)

inst_3485:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9f00000; valaddr_reg:x3; val_offset:10455*0 + 3*413*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10455*0 + 3*413*FLEN/8, x4, x1, x2)

inst_3486:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9f80000; valaddr_reg:x3; val_offset:10458*0 + 3*414*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10458*0 + 3*414*FLEN/8, x4, x1, x2)

inst_3487:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9fc0000; valaddr_reg:x3; val_offset:10461*0 + 3*415*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10461*0 + 3*415*FLEN/8, x4, x1, x2)

inst_3488:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9fe0000; valaddr_reg:x3; val_offset:10464*0 + 3*416*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10464*0 + 3*416*FLEN/8, x4, x1, x2)

inst_3489:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9ff0000; valaddr_reg:x3; val_offset:10467*0 + 3*417*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10467*0 + 3*417*FLEN/8, x4, x1, x2)

inst_3490:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9ff8000; valaddr_reg:x3; val_offset:10470*0 + 3*418*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10470*0 + 3*418*FLEN/8, x4, x1, x2)

inst_3491:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9ffc000; valaddr_reg:x3; val_offset:10473*0 + 3*419*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10473*0 + 3*419*FLEN/8, x4, x1, x2)

inst_3492:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9ffe000; valaddr_reg:x3; val_offset:10476*0 + 3*420*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10476*0 + 3*420*FLEN/8, x4, x1, x2)

inst_3493:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9fff000; valaddr_reg:x3; val_offset:10479*0 + 3*421*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10479*0 + 3*421*FLEN/8, x4, x1, x2)

inst_3494:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9fff800; valaddr_reg:x3; val_offset:10482*0 + 3*422*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10482*0 + 3*422*FLEN/8, x4, x1, x2)

inst_3495:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9fffc00; valaddr_reg:x3; val_offset:10485*0 + 3*423*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10485*0 + 3*423*FLEN/8, x4, x1, x2)

inst_3496:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9fffe00; valaddr_reg:x3; val_offset:10488*0 + 3*424*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10488*0 + 3*424*FLEN/8, x4, x1, x2)

inst_3497:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9ffff00; valaddr_reg:x3; val_offset:10491*0 + 3*425*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10491*0 + 3*425*FLEN/8, x4, x1, x2)

inst_3498:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9ffff80; valaddr_reg:x3; val_offset:10494*0 + 3*426*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10494*0 + 3*426*FLEN/8, x4, x1, x2)

inst_3499:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9ffffc0; valaddr_reg:x3; val_offset:10497*0 + 3*427*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10497*0 + 3*427*FLEN/8, x4, x1, x2)

inst_3500:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9ffffe0; valaddr_reg:x3; val_offset:10500*0 + 3*428*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10500*0 + 3*428*FLEN/8, x4, x1, x2)

inst_3501:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9fffff0; valaddr_reg:x3; val_offset:10503*0 + 3*429*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10503*0 + 3*429*FLEN/8, x4, x1, x2)

inst_3502:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9fffff8; valaddr_reg:x3; val_offset:10506*0 + 3*430*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10506*0 + 3*430*FLEN/8, x4, x1, x2)

inst_3503:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9fffffc; valaddr_reg:x3; val_offset:10509*0 + 3*431*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10509*0 + 3*431*FLEN/8, x4, x1, x2)

inst_3504:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9fffffe; valaddr_reg:x3; val_offset:10512*0 + 3*432*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10512*0 + 3*432*FLEN/8, x4, x1, x2)

inst_3505:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9ffffff; valaddr_reg:x3; val_offset:10515*0 + 3*433*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10515*0 + 3*433*FLEN/8, x4, x1, x2)

inst_3506:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xbf800001; valaddr_reg:x3; val_offset:10518*0 + 3*434*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10518*0 + 3*434*FLEN/8, x4, x1, x2)

inst_3507:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xbf800003; valaddr_reg:x3; val_offset:10521*0 + 3*435*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10521*0 + 3*435*FLEN/8, x4, x1, x2)

inst_3508:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xbf800007; valaddr_reg:x3; val_offset:10524*0 + 3*436*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10524*0 + 3*436*FLEN/8, x4, x1, x2)

inst_3509:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xbf999999; valaddr_reg:x3; val_offset:10527*0 + 3*437*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10527*0 + 3*437*FLEN/8, x4, x1, x2)

inst_3510:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:10530*0 + 3*438*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10530*0 + 3*438*FLEN/8, x4, x1, x2)

inst_3511:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:10533*0 + 3*439*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10533*0 + 3*439*FLEN/8, x4, x1, x2)

inst_3512:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xbfb6db6d; valaddr_reg:x3; val_offset:10536*0 + 3*440*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10536*0 + 3*440*FLEN/8, x4, x1, x2)

inst_3513:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xbfbbbbbb; valaddr_reg:x3; val_offset:10539*0 + 3*441*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10539*0 + 3*441*FLEN/8, x4, x1, x2)

inst_3514:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xbfc44444; valaddr_reg:x3; val_offset:10542*0 + 3*442*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10542*0 + 3*442*FLEN/8, x4, x1, x2)

inst_3515:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:10545*0 + 3*443*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10545*0 + 3*443*FLEN/8, x4, x1, x2)

inst_3516:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:10548*0 + 3*444*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10548*0 + 3*444*FLEN/8, x4, x1, x2)

inst_3517:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:10551*0 + 3*445*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10551*0 + 3*445*FLEN/8, x4, x1, x2)

inst_3518:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xbfedb6db; valaddr_reg:x3; val_offset:10554*0 + 3*446*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10554*0 + 3*446*FLEN/8, x4, x1, x2)

inst_3519:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xbffffff8; valaddr_reg:x3; val_offset:10557*0 + 3*447*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10557*0 + 3*447*FLEN/8, x4, x1, x2)

inst_3520:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xbffffffc; valaddr_reg:x3; val_offset:10560*0 + 3*448*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10560*0 + 3*448*FLEN/8, x4, x1, x2)

inst_3521:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xbffffffe; valaddr_reg:x3; val_offset:10563*0 + 3*449*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10563*0 + 3*449*FLEN/8, x4, x1, x2)

inst_3522:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3f800000; valaddr_reg:x3; val_offset:10566*0 + 3*450*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10566*0 + 3*450*FLEN/8, x4, x1, x2)

inst_3523:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3f800001; valaddr_reg:x3; val_offset:10569*0 + 3*451*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10569*0 + 3*451*FLEN/8, x4, x1, x2)

inst_3524:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3f800003; valaddr_reg:x3; val_offset:10572*0 + 3*452*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10572*0 + 3*452*FLEN/8, x4, x1, x2)

inst_3525:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3f800007; valaddr_reg:x3; val_offset:10575*0 + 3*453*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10575*0 + 3*453*FLEN/8, x4, x1, x2)

inst_3526:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3f80000f; valaddr_reg:x3; val_offset:10578*0 + 3*454*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10578*0 + 3*454*FLEN/8, x4, x1, x2)

inst_3527:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3f80001f; valaddr_reg:x3; val_offset:10581*0 + 3*455*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10581*0 + 3*455*FLEN/8, x4, x1, x2)

inst_3528:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3f80003f; valaddr_reg:x3; val_offset:10584*0 + 3*456*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10584*0 + 3*456*FLEN/8, x4, x1, x2)

inst_3529:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3f80007f; valaddr_reg:x3; val_offset:10587*0 + 3*457*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10587*0 + 3*457*FLEN/8, x4, x1, x2)

inst_3530:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3f8000ff; valaddr_reg:x3; val_offset:10590*0 + 3*458*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10590*0 + 3*458*FLEN/8, x4, x1, x2)

inst_3531:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3f8001ff; valaddr_reg:x3; val_offset:10593*0 + 3*459*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10593*0 + 3*459*FLEN/8, x4, x1, x2)

inst_3532:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3f8003ff; valaddr_reg:x3; val_offset:10596*0 + 3*460*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10596*0 + 3*460*FLEN/8, x4, x1, x2)

inst_3533:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3f8007ff; valaddr_reg:x3; val_offset:10599*0 + 3*461*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10599*0 + 3*461*FLEN/8, x4, x1, x2)

inst_3534:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3f800fff; valaddr_reg:x3; val_offset:10602*0 + 3*462*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10602*0 + 3*462*FLEN/8, x4, x1, x2)

inst_3535:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3f801fff; valaddr_reg:x3; val_offset:10605*0 + 3*463*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10605*0 + 3*463*FLEN/8, x4, x1, x2)

inst_3536:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3f803fff; valaddr_reg:x3; val_offset:10608*0 + 3*464*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10608*0 + 3*464*FLEN/8, x4, x1, x2)

inst_3537:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3f807fff; valaddr_reg:x3; val_offset:10611*0 + 3*465*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10611*0 + 3*465*FLEN/8, x4, x1, x2)

inst_3538:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3f80ffff; valaddr_reg:x3; val_offset:10614*0 + 3*466*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10614*0 + 3*466*FLEN/8, x4, x1, x2)

inst_3539:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3f81ffff; valaddr_reg:x3; val_offset:10617*0 + 3*467*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10617*0 + 3*467*FLEN/8, x4, x1, x2)

inst_3540:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3f83ffff; valaddr_reg:x3; val_offset:10620*0 + 3*468*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10620*0 + 3*468*FLEN/8, x4, x1, x2)

inst_3541:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3f87ffff; valaddr_reg:x3; val_offset:10623*0 + 3*469*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10623*0 + 3*469*FLEN/8, x4, x1, x2)

inst_3542:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3f8fffff; valaddr_reg:x3; val_offset:10626*0 + 3*470*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10626*0 + 3*470*FLEN/8, x4, x1, x2)

inst_3543:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3f999999; valaddr_reg:x3; val_offset:10629*0 + 3*471*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10629*0 + 3*471*FLEN/8, x4, x1, x2)

inst_3544:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3f9fffff; valaddr_reg:x3; val_offset:10632*0 + 3*472*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10632*0 + 3*472*FLEN/8, x4, x1, x2)

inst_3545:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:10635*0 + 3*473*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10635*0 + 3*473*FLEN/8, x4, x1, x2)

inst_3546:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:10638*0 + 3*474*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10638*0 + 3*474*FLEN/8, x4, x1, x2)

inst_3547:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:10641*0 + 3*475*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10641*0 + 3*475*FLEN/8, x4, x1, x2)

inst_3548:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:10644*0 + 3*476*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10644*0 + 3*476*FLEN/8, x4, x1, x2)

inst_3549:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3fbfffff; valaddr_reg:x3; val_offset:10647*0 + 3*477*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10647*0 + 3*477*FLEN/8, x4, x1, x2)

inst_3550:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3fc00000; valaddr_reg:x3; val_offset:10650*0 + 3*478*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10650*0 + 3*478*FLEN/8, x4, x1, x2)

inst_3551:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:10653*0 + 3*479*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10653*0 + 3*479*FLEN/8, x4, x1, x2)

inst_3552:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:10656*0 + 3*480*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10656*0 + 3*480*FLEN/8, x4, x1, x2)

inst_3553:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:10659*0 + 3*481*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10659*0 + 3*481*FLEN/8, x4, x1, x2)

inst_3554:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3fe00000; valaddr_reg:x3; val_offset:10662*0 + 3*482*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10662*0 + 3*482*FLEN/8, x4, x1, x2)

inst_3555:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:10665*0 + 3*483*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10665*0 + 3*483*FLEN/8, x4, x1, x2)

inst_3556:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:10668*0 + 3*484*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10668*0 + 3*484*FLEN/8, x4, x1, x2)

inst_3557:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3ff00000; valaddr_reg:x3; val_offset:10671*0 + 3*485*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10671*0 + 3*485*FLEN/8, x4, x1, x2)

inst_3558:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3ff80000; valaddr_reg:x3; val_offset:10674*0 + 3*486*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10674*0 + 3*486*FLEN/8, x4, x1, x2)

inst_3559:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3ffc0000; valaddr_reg:x3; val_offset:10677*0 + 3*487*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10677*0 + 3*487*FLEN/8, x4, x1, x2)

inst_3560:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3ffe0000; valaddr_reg:x3; val_offset:10680*0 + 3*488*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10680*0 + 3*488*FLEN/8, x4, x1, x2)

inst_3561:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3fff0000; valaddr_reg:x3; val_offset:10683*0 + 3*489*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10683*0 + 3*489*FLEN/8, x4, x1, x2)

inst_3562:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3fff8000; valaddr_reg:x3; val_offset:10686*0 + 3*490*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10686*0 + 3*490*FLEN/8, x4, x1, x2)

inst_3563:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3fffc000; valaddr_reg:x3; val_offset:10689*0 + 3*491*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10689*0 + 3*491*FLEN/8, x4, x1, x2)

inst_3564:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3fffe000; valaddr_reg:x3; val_offset:10692*0 + 3*492*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10692*0 + 3*492*FLEN/8, x4, x1, x2)

inst_3565:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3ffff000; valaddr_reg:x3; val_offset:10695*0 + 3*493*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10695*0 + 3*493*FLEN/8, x4, x1, x2)

inst_3566:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3ffff800; valaddr_reg:x3; val_offset:10698*0 + 3*494*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10698*0 + 3*494*FLEN/8, x4, x1, x2)

inst_3567:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3ffffc00; valaddr_reg:x3; val_offset:10701*0 + 3*495*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10701*0 + 3*495*FLEN/8, x4, x1, x2)

inst_3568:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3ffffe00; valaddr_reg:x3; val_offset:10704*0 + 3*496*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10704*0 + 3*496*FLEN/8, x4, x1, x2)

inst_3569:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3fffff00; valaddr_reg:x3; val_offset:10707*0 + 3*497*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10707*0 + 3*497*FLEN/8, x4, x1, x2)

inst_3570:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3fffff80; valaddr_reg:x3; val_offset:10710*0 + 3*498*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10710*0 + 3*498*FLEN/8, x4, x1, x2)

inst_3571:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3fffffc0; valaddr_reg:x3; val_offset:10713*0 + 3*499*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10713*0 + 3*499*FLEN/8, x4, x1, x2)

inst_3572:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3fffffe0; valaddr_reg:x3; val_offset:10716*0 + 3*500*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10716*0 + 3*500*FLEN/8, x4, x1, x2)

inst_3573:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3ffffff0; valaddr_reg:x3; val_offset:10719*0 + 3*501*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10719*0 + 3*501*FLEN/8, x4, x1, x2)

inst_3574:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:10722*0 + 3*502*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10722*0 + 3*502*FLEN/8, x4, x1, x2)

inst_3575:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:10725*0 + 3*503*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10725*0 + 3*503*FLEN/8, x4, x1, x2)

inst_3576:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:10728*0 + 3*504*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10728*0 + 3*504*FLEN/8, x4, x1, x2)

inst_3577:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3fffffff; valaddr_reg:x3; val_offset:10731*0 + 3*505*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10731*0 + 3*505*FLEN/8, x4, x1, x2)

inst_3578:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xbf800001; valaddr_reg:x3; val_offset:10734*0 + 3*506*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10734*0 + 3*506*FLEN/8, x4, x1, x2)

inst_3579:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xbf800003; valaddr_reg:x3; val_offset:10737*0 + 3*507*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10737*0 + 3*507*FLEN/8, x4, x1, x2)

inst_3580:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xbf800007; valaddr_reg:x3; val_offset:10740*0 + 3*508*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10740*0 + 3*508*FLEN/8, x4, x1, x2)

inst_3581:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xbf999999; valaddr_reg:x3; val_offset:10743*0 + 3*509*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10743*0 + 3*509*FLEN/8, x4, x1, x2)

inst_3582:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:10746*0 + 3*510*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10746*0 + 3*510*FLEN/8, x4, x1, x2)

inst_3583:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:10749*0 + 3*511*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10749*0 + 3*511*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_5)

inst_3584:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xbfb6db6d; valaddr_reg:x3; val_offset:10752*0 + 3*512*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10752*0 + 3*512*FLEN/8, x4, x1, x2)

inst_3585:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xbfbbbbbb; valaddr_reg:x3; val_offset:10755*0 + 3*513*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10755*0 + 3*513*FLEN/8, x4, x1, x2)

inst_3586:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xbfc44444; valaddr_reg:x3; val_offset:10758*0 + 3*514*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10758*0 + 3*514*FLEN/8, x4, x1, x2)

inst_3587:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:10761*0 + 3*515*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10761*0 + 3*515*FLEN/8, x4, x1, x2)

inst_3588:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:10764*0 + 3*516*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10764*0 + 3*516*FLEN/8, x4, x1, x2)

inst_3589:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:10767*0 + 3*517*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10767*0 + 3*517*FLEN/8, x4, x1, x2)

inst_3590:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xbfedb6db; valaddr_reg:x3; val_offset:10770*0 + 3*518*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10770*0 + 3*518*FLEN/8, x4, x1, x2)

inst_3591:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xbffffff8; valaddr_reg:x3; val_offset:10773*0 + 3*519*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10773*0 + 3*519*FLEN/8, x4, x1, x2)

inst_3592:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xbffffffc; valaddr_reg:x3; val_offset:10776*0 + 3*520*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10776*0 + 3*520*FLEN/8, x4, x1, x2)

inst_3593:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xbffffffe; valaddr_reg:x3; val_offset:10779*0 + 3*521*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10779*0 + 3*521*FLEN/8, x4, x1, x2)

inst_3594:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x8b and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xc5800000; valaddr_reg:x3; val_offset:10782*0 + 3*522*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10782*0 + 3*522*FLEN/8, x4, x1, x2)

inst_3595:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x8b and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xc5800001; valaddr_reg:x3; val_offset:10785*0 + 3*523*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10785*0 + 3*523*FLEN/8, x4, x1, x2)

inst_3596:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x8b and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xc5800003; valaddr_reg:x3; val_offset:10788*0 + 3*524*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10788*0 + 3*524*FLEN/8, x4, x1, x2)

inst_3597:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x8b and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xc5800007; valaddr_reg:x3; val_offset:10791*0 + 3*525*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10791*0 + 3*525*FLEN/8, x4, x1, x2)

inst_3598:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x8b and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xc580000f; valaddr_reg:x3; val_offset:10794*0 + 3*526*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10794*0 + 3*526*FLEN/8, x4, x1, x2)

inst_3599:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x8b and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xc580001f; valaddr_reg:x3; val_offset:10797*0 + 3*527*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10797*0 + 3*527*FLEN/8, x4, x1, x2)

inst_3600:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x8b and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xc580003f; valaddr_reg:x3; val_offset:10800*0 + 3*528*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10800*0 + 3*528*FLEN/8, x4, x1, x2)

inst_3601:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x8b and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xc580007f; valaddr_reg:x3; val_offset:10803*0 + 3*529*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10803*0 + 3*529*FLEN/8, x4, x1, x2)

inst_3602:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x8b and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xc58000ff; valaddr_reg:x3; val_offset:10806*0 + 3*530*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10806*0 + 3*530*FLEN/8, x4, x1, x2)

inst_3603:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x8b and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xc58001ff; valaddr_reg:x3; val_offset:10809*0 + 3*531*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10809*0 + 3*531*FLEN/8, x4, x1, x2)

inst_3604:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x8b and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xc58003ff; valaddr_reg:x3; val_offset:10812*0 + 3*532*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10812*0 + 3*532*FLEN/8, x4, x1, x2)

inst_3605:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x8b and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xc58007ff; valaddr_reg:x3; val_offset:10815*0 + 3*533*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10815*0 + 3*533*FLEN/8, x4, x1, x2)

inst_3606:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x8b and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xc5800fff; valaddr_reg:x3; val_offset:10818*0 + 3*534*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10818*0 + 3*534*FLEN/8, x4, x1, x2)

inst_3607:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x8b and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xc5801fff; valaddr_reg:x3; val_offset:10821*0 + 3*535*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10821*0 + 3*535*FLEN/8, x4, x1, x2)

inst_3608:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x8b and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xc5803fff; valaddr_reg:x3; val_offset:10824*0 + 3*536*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10824*0 + 3*536*FLEN/8, x4, x1, x2)

inst_3609:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x8b and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xc5807fff; valaddr_reg:x3; val_offset:10827*0 + 3*537*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10827*0 + 3*537*FLEN/8, x4, x1, x2)

inst_3610:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x8b and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xc580ffff; valaddr_reg:x3; val_offset:10830*0 + 3*538*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10830*0 + 3*538*FLEN/8, x4, x1, x2)

inst_3611:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x8b and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xc581ffff; valaddr_reg:x3; val_offset:10833*0 + 3*539*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10833*0 + 3*539*FLEN/8, x4, x1, x2)

inst_3612:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x8b and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xc583ffff; valaddr_reg:x3; val_offset:10836*0 + 3*540*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10836*0 + 3*540*FLEN/8, x4, x1, x2)

inst_3613:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x8b and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xc587ffff; valaddr_reg:x3; val_offset:10839*0 + 3*541*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10839*0 + 3*541*FLEN/8, x4, x1, x2)

inst_3614:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x8b and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xc58fffff; valaddr_reg:x3; val_offset:10842*0 + 3*542*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10842*0 + 3*542*FLEN/8, x4, x1, x2)

inst_3615:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x8b and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xc59fffff; valaddr_reg:x3; val_offset:10845*0 + 3*543*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10845*0 + 3*543*FLEN/8, x4, x1, x2)

inst_3616:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x8b and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xc5bfffff; valaddr_reg:x3; val_offset:10848*0 + 3*544*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10848*0 + 3*544*FLEN/8, x4, x1, x2)

inst_3617:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x8b and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xc5c00000; valaddr_reg:x3; val_offset:10851*0 + 3*545*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10851*0 + 3*545*FLEN/8, x4, x1, x2)

inst_3618:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x8b and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xc5e00000; valaddr_reg:x3; val_offset:10854*0 + 3*546*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10854*0 + 3*546*FLEN/8, x4, x1, x2)

inst_3619:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x8b and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xc5f00000; valaddr_reg:x3; val_offset:10857*0 + 3*547*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10857*0 + 3*547*FLEN/8, x4, x1, x2)

inst_3620:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x8b and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xc5f80000; valaddr_reg:x3; val_offset:10860*0 + 3*548*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10860*0 + 3*548*FLEN/8, x4, x1, x2)

inst_3621:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x8b and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xc5fc0000; valaddr_reg:x3; val_offset:10863*0 + 3*549*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10863*0 + 3*549*FLEN/8, x4, x1, x2)

inst_3622:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x8b and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xc5fe0000; valaddr_reg:x3; val_offset:10866*0 + 3*550*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10866*0 + 3*550*FLEN/8, x4, x1, x2)

inst_3623:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x8b and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xc5ff0000; valaddr_reg:x3; val_offset:10869*0 + 3*551*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10869*0 + 3*551*FLEN/8, x4, x1, x2)

inst_3624:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x8b and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xc5ff8000; valaddr_reg:x3; val_offset:10872*0 + 3*552*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10872*0 + 3*552*FLEN/8, x4, x1, x2)

inst_3625:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x8b and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xc5ffc000; valaddr_reg:x3; val_offset:10875*0 + 3*553*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10875*0 + 3*553*FLEN/8, x4, x1, x2)

inst_3626:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x8b and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xc5ffe000; valaddr_reg:x3; val_offset:10878*0 + 3*554*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10878*0 + 3*554*FLEN/8, x4, x1, x2)

inst_3627:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x8b and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xc5fff000; valaddr_reg:x3; val_offset:10881*0 + 3*555*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10881*0 + 3*555*FLEN/8, x4, x1, x2)

inst_3628:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x8b and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xc5fff800; valaddr_reg:x3; val_offset:10884*0 + 3*556*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10884*0 + 3*556*FLEN/8, x4, x1, x2)

inst_3629:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x8b and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xc5fffc00; valaddr_reg:x3; val_offset:10887*0 + 3*557*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10887*0 + 3*557*FLEN/8, x4, x1, x2)

inst_3630:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x8b and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xc5fffe00; valaddr_reg:x3; val_offset:10890*0 + 3*558*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10890*0 + 3*558*FLEN/8, x4, x1, x2)

inst_3631:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x8b and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xc5ffff00; valaddr_reg:x3; val_offset:10893*0 + 3*559*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10893*0 + 3*559*FLEN/8, x4, x1, x2)

inst_3632:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x8b and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xc5ffff80; valaddr_reg:x3; val_offset:10896*0 + 3*560*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10896*0 + 3*560*FLEN/8, x4, x1, x2)

inst_3633:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x8b and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xc5ffffc0; valaddr_reg:x3; val_offset:10899*0 + 3*561*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10899*0 + 3*561*FLEN/8, x4, x1, x2)

inst_3634:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x8b and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xc5ffffe0; valaddr_reg:x3; val_offset:10902*0 + 3*562*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10902*0 + 3*562*FLEN/8, x4, x1, x2)

inst_3635:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x8b and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xc5fffff0; valaddr_reg:x3; val_offset:10905*0 + 3*563*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10905*0 + 3*563*FLEN/8, x4, x1, x2)

inst_3636:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x8b and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xc5fffff8; valaddr_reg:x3; val_offset:10908*0 + 3*564*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10908*0 + 3*564*FLEN/8, x4, x1, x2)

inst_3637:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x8b and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xc5fffffc; valaddr_reg:x3; val_offset:10911*0 + 3*565*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10911*0 + 3*565*FLEN/8, x4, x1, x2)

inst_3638:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x8b and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xc5fffffe; valaddr_reg:x3; val_offset:10914*0 + 3*566*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10914*0 + 3*566*FLEN/8, x4, x1, x2)

inst_3639:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x8b and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xc5ffffff; valaddr_reg:x3; val_offset:10917*0 + 3*567*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10917*0 + 3*567*FLEN/8, x4, x1, x2)

inst_3640:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xbf800001; valaddr_reg:x3; val_offset:10920*0 + 3*568*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10920*0 + 3*568*FLEN/8, x4, x1, x2)

inst_3641:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xbf800003; valaddr_reg:x3; val_offset:10923*0 + 3*569*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10923*0 + 3*569*FLEN/8, x4, x1, x2)

inst_3642:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xbf800007; valaddr_reg:x3; val_offset:10926*0 + 3*570*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10926*0 + 3*570*FLEN/8, x4, x1, x2)

inst_3643:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xbf999999; valaddr_reg:x3; val_offset:10929*0 + 3*571*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10929*0 + 3*571*FLEN/8, x4, x1, x2)

inst_3644:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:10932*0 + 3*572*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10932*0 + 3*572*FLEN/8, x4, x1, x2)

inst_3645:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:10935*0 + 3*573*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10935*0 + 3*573*FLEN/8, x4, x1, x2)

inst_3646:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xbfb6db6d; valaddr_reg:x3; val_offset:10938*0 + 3*574*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10938*0 + 3*574*FLEN/8, x4, x1, x2)

inst_3647:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xbfbbbbbb; valaddr_reg:x3; val_offset:10941*0 + 3*575*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10941*0 + 3*575*FLEN/8, x4, x1, x2)

inst_3648:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xbfc44444; valaddr_reg:x3; val_offset:10944*0 + 3*576*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10944*0 + 3*576*FLEN/8, x4, x1, x2)

inst_3649:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:10947*0 + 3*577*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10947*0 + 3*577*FLEN/8, x4, x1, x2)

inst_3650:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:10950*0 + 3*578*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10950*0 + 3*578*FLEN/8, x4, x1, x2)

inst_3651:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:10953*0 + 3*579*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10953*0 + 3*579*FLEN/8, x4, x1, x2)

inst_3652:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xbfedb6db; valaddr_reg:x3; val_offset:10956*0 + 3*580*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10956*0 + 3*580*FLEN/8, x4, x1, x2)

inst_3653:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xbffffff8; valaddr_reg:x3; val_offset:10959*0 + 3*581*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10959*0 + 3*581*FLEN/8, x4, x1, x2)

inst_3654:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xbffffffc; valaddr_reg:x3; val_offset:10962*0 + 3*582*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10962*0 + 3*582*FLEN/8, x4, x1, x2)

inst_3655:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xbffffffe; valaddr_reg:x3; val_offset:10965*0 + 3*583*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10965*0 + 3*583*FLEN/8, x4, x1, x2)

inst_3656:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x81 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xc0800000; valaddr_reg:x3; val_offset:10968*0 + 3*584*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10968*0 + 3*584*FLEN/8, x4, x1, x2)

inst_3657:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x81 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xc0800001; valaddr_reg:x3; val_offset:10971*0 + 3*585*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10971*0 + 3*585*FLEN/8, x4, x1, x2)

inst_3658:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x81 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xc0800003; valaddr_reg:x3; val_offset:10974*0 + 3*586*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10974*0 + 3*586*FLEN/8, x4, x1, x2)

inst_3659:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x81 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xc0800007; valaddr_reg:x3; val_offset:10977*0 + 3*587*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10977*0 + 3*587*FLEN/8, x4, x1, x2)

inst_3660:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x81 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xc080000f; valaddr_reg:x3; val_offset:10980*0 + 3*588*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10980*0 + 3*588*FLEN/8, x4, x1, x2)

inst_3661:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x81 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xc080001f; valaddr_reg:x3; val_offset:10983*0 + 3*589*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10983*0 + 3*589*FLEN/8, x4, x1, x2)

inst_3662:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x81 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xc080003f; valaddr_reg:x3; val_offset:10986*0 + 3*590*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10986*0 + 3*590*FLEN/8, x4, x1, x2)

inst_3663:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x81 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xc080007f; valaddr_reg:x3; val_offset:10989*0 + 3*591*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10989*0 + 3*591*FLEN/8, x4, x1, x2)

inst_3664:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x81 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xc08000ff; valaddr_reg:x3; val_offset:10992*0 + 3*592*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10992*0 + 3*592*FLEN/8, x4, x1, x2)

inst_3665:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x81 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xc08001ff; valaddr_reg:x3; val_offset:10995*0 + 3*593*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10995*0 + 3*593*FLEN/8, x4, x1, x2)

inst_3666:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x81 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xc08003ff; valaddr_reg:x3; val_offset:10998*0 + 3*594*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10998*0 + 3*594*FLEN/8, x4, x1, x2)

inst_3667:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x81 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xc08007ff; valaddr_reg:x3; val_offset:11001*0 + 3*595*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11001*0 + 3*595*FLEN/8, x4, x1, x2)

inst_3668:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x81 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xc0800fff; valaddr_reg:x3; val_offset:11004*0 + 3*596*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11004*0 + 3*596*FLEN/8, x4, x1, x2)

inst_3669:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x81 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xc0801fff; valaddr_reg:x3; val_offset:11007*0 + 3*597*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11007*0 + 3*597*FLEN/8, x4, x1, x2)

inst_3670:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x81 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xc0803fff; valaddr_reg:x3; val_offset:11010*0 + 3*598*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11010*0 + 3*598*FLEN/8, x4, x1, x2)

inst_3671:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x81 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xc0807fff; valaddr_reg:x3; val_offset:11013*0 + 3*599*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11013*0 + 3*599*FLEN/8, x4, x1, x2)

inst_3672:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x81 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xc080ffff; valaddr_reg:x3; val_offset:11016*0 + 3*600*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11016*0 + 3*600*FLEN/8, x4, x1, x2)

inst_3673:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x81 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xc081ffff; valaddr_reg:x3; val_offset:11019*0 + 3*601*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11019*0 + 3*601*FLEN/8, x4, x1, x2)

inst_3674:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x81 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xc083ffff; valaddr_reg:x3; val_offset:11022*0 + 3*602*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11022*0 + 3*602*FLEN/8, x4, x1, x2)

inst_3675:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x81 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xc087ffff; valaddr_reg:x3; val_offset:11025*0 + 3*603*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11025*0 + 3*603*FLEN/8, x4, x1, x2)

inst_3676:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x81 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xc08fffff; valaddr_reg:x3; val_offset:11028*0 + 3*604*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11028*0 + 3*604*FLEN/8, x4, x1, x2)

inst_3677:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x81 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xc09fffff; valaddr_reg:x3; val_offset:11031*0 + 3*605*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11031*0 + 3*605*FLEN/8, x4, x1, x2)

inst_3678:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x81 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xc0bfffff; valaddr_reg:x3; val_offset:11034*0 + 3*606*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11034*0 + 3*606*FLEN/8, x4, x1, x2)

inst_3679:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x81 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xc0c00000; valaddr_reg:x3; val_offset:11037*0 + 3*607*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11037*0 + 3*607*FLEN/8, x4, x1, x2)

inst_3680:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x81 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xc0e00000; valaddr_reg:x3; val_offset:11040*0 + 3*608*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11040*0 + 3*608*FLEN/8, x4, x1, x2)

inst_3681:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x81 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xc0f00000; valaddr_reg:x3; val_offset:11043*0 + 3*609*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11043*0 + 3*609*FLEN/8, x4, x1, x2)

inst_3682:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x81 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xc0f80000; valaddr_reg:x3; val_offset:11046*0 + 3*610*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11046*0 + 3*610*FLEN/8, x4, x1, x2)

inst_3683:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x81 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xc0fc0000; valaddr_reg:x3; val_offset:11049*0 + 3*611*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11049*0 + 3*611*FLEN/8, x4, x1, x2)

inst_3684:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x81 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xc0fe0000; valaddr_reg:x3; val_offset:11052*0 + 3*612*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11052*0 + 3*612*FLEN/8, x4, x1, x2)

inst_3685:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x81 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xc0ff0000; valaddr_reg:x3; val_offset:11055*0 + 3*613*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11055*0 + 3*613*FLEN/8, x4, x1, x2)

inst_3686:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x81 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xc0ff8000; valaddr_reg:x3; val_offset:11058*0 + 3*614*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11058*0 + 3*614*FLEN/8, x4, x1, x2)

inst_3687:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x81 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xc0ffc000; valaddr_reg:x3; val_offset:11061*0 + 3*615*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11061*0 + 3*615*FLEN/8, x4, x1, x2)

inst_3688:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x81 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xc0ffe000; valaddr_reg:x3; val_offset:11064*0 + 3*616*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11064*0 + 3*616*FLEN/8, x4, x1, x2)

inst_3689:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x81 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xc0fff000; valaddr_reg:x3; val_offset:11067*0 + 3*617*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11067*0 + 3*617*FLEN/8, x4, x1, x2)

inst_3690:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x81 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xc0fff800; valaddr_reg:x3; val_offset:11070*0 + 3*618*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11070*0 + 3*618*FLEN/8, x4, x1, x2)

inst_3691:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x81 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xc0fffc00; valaddr_reg:x3; val_offset:11073*0 + 3*619*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11073*0 + 3*619*FLEN/8, x4, x1, x2)

inst_3692:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x81 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xc0fffe00; valaddr_reg:x3; val_offset:11076*0 + 3*620*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11076*0 + 3*620*FLEN/8, x4, x1, x2)

inst_3693:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x81 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xc0ffff00; valaddr_reg:x3; val_offset:11079*0 + 3*621*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11079*0 + 3*621*FLEN/8, x4, x1, x2)

inst_3694:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x81 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xc0ffff80; valaddr_reg:x3; val_offset:11082*0 + 3*622*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11082*0 + 3*622*FLEN/8, x4, x1, x2)

inst_3695:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x81 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xc0ffffc0; valaddr_reg:x3; val_offset:11085*0 + 3*623*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11085*0 + 3*623*FLEN/8, x4, x1, x2)

inst_3696:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x81 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xc0ffffe0; valaddr_reg:x3; val_offset:11088*0 + 3*624*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11088*0 + 3*624*FLEN/8, x4, x1, x2)

inst_3697:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x81 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xc0fffff0; valaddr_reg:x3; val_offset:11091*0 + 3*625*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11091*0 + 3*625*FLEN/8, x4, x1, x2)

inst_3698:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x81 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xc0fffff8; valaddr_reg:x3; val_offset:11094*0 + 3*626*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11094*0 + 3*626*FLEN/8, x4, x1, x2)

inst_3699:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x81 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xc0fffffc; valaddr_reg:x3; val_offset:11097*0 + 3*627*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11097*0 + 3*627*FLEN/8, x4, x1, x2)

inst_3700:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x81 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xc0fffffe; valaddr_reg:x3; val_offset:11100*0 + 3*628*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11100*0 + 3*628*FLEN/8, x4, x1, x2)

inst_3701:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3029b0 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a027b and fs3 == 1 and fe3 == 0x81 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db029b0; op2val:0x813a027b;
op3val:0xc0ffffff; valaddr_reg:x3; val_offset:11103*0 + 3*629*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11103*0 + 3*629*FLEN/8, x4, x1, x2)

inst_3702:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfe800000; valaddr_reg:x3; val_offset:11106*0 + 3*630*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11106*0 + 3*630*FLEN/8, x4, x1, x2)

inst_3703:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfe800001; valaddr_reg:x3; val_offset:11109*0 + 3*631*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11109*0 + 3*631*FLEN/8, x4, x1, x2)

inst_3704:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfe800003; valaddr_reg:x3; val_offset:11112*0 + 3*632*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11112*0 + 3*632*FLEN/8, x4, x1, x2)

inst_3705:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfe800007; valaddr_reg:x3; val_offset:11115*0 + 3*633*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11115*0 + 3*633*FLEN/8, x4, x1, x2)

inst_3706:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfe80000f; valaddr_reg:x3; val_offset:11118*0 + 3*634*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11118*0 + 3*634*FLEN/8, x4, x1, x2)

inst_3707:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfe80001f; valaddr_reg:x3; val_offset:11121*0 + 3*635*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11121*0 + 3*635*FLEN/8, x4, x1, x2)

inst_3708:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfe80003f; valaddr_reg:x3; val_offset:11124*0 + 3*636*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11124*0 + 3*636*FLEN/8, x4, x1, x2)

inst_3709:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfe80007f; valaddr_reg:x3; val_offset:11127*0 + 3*637*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11127*0 + 3*637*FLEN/8, x4, x1, x2)

inst_3710:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfe8000ff; valaddr_reg:x3; val_offset:11130*0 + 3*638*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11130*0 + 3*638*FLEN/8, x4, x1, x2)

inst_3711:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfe8001ff; valaddr_reg:x3; val_offset:11133*0 + 3*639*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11133*0 + 3*639*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_6)

inst_3712:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfe8003ff; valaddr_reg:x3; val_offset:11136*0 + 3*640*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11136*0 + 3*640*FLEN/8, x4, x1, x2)

inst_3713:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfe8007ff; valaddr_reg:x3; val_offset:11139*0 + 3*641*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11139*0 + 3*641*FLEN/8, x4, x1, x2)

inst_3714:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfe800fff; valaddr_reg:x3; val_offset:11142*0 + 3*642*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11142*0 + 3*642*FLEN/8, x4, x1, x2)

inst_3715:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfe801fff; valaddr_reg:x3; val_offset:11145*0 + 3*643*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11145*0 + 3*643*FLEN/8, x4, x1, x2)

inst_3716:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfe803fff; valaddr_reg:x3; val_offset:11148*0 + 3*644*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11148*0 + 3*644*FLEN/8, x4, x1, x2)

inst_3717:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfe807fff; valaddr_reg:x3; val_offset:11151*0 + 3*645*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11151*0 + 3*645*FLEN/8, x4, x1, x2)

inst_3718:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfe80ffff; valaddr_reg:x3; val_offset:11154*0 + 3*646*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11154*0 + 3*646*FLEN/8, x4, x1, x2)

inst_3719:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfe81ffff; valaddr_reg:x3; val_offset:11157*0 + 3*647*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11157*0 + 3*647*FLEN/8, x4, x1, x2)

inst_3720:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfe83ffff; valaddr_reg:x3; val_offset:11160*0 + 3*648*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11160*0 + 3*648*FLEN/8, x4, x1, x2)

inst_3721:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfe87ffff; valaddr_reg:x3; val_offset:11163*0 + 3*649*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11163*0 + 3*649*FLEN/8, x4, x1, x2)

inst_3722:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfe8fffff; valaddr_reg:x3; val_offset:11166*0 + 3*650*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11166*0 + 3*650*FLEN/8, x4, x1, x2)

inst_3723:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfe9fffff; valaddr_reg:x3; val_offset:11169*0 + 3*651*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11169*0 + 3*651*FLEN/8, x4, x1, x2)

inst_3724:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfebfffff; valaddr_reg:x3; val_offset:11172*0 + 3*652*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11172*0 + 3*652*FLEN/8, x4, x1, x2)

inst_3725:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfec00000; valaddr_reg:x3; val_offset:11175*0 + 3*653*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11175*0 + 3*653*FLEN/8, x4, x1, x2)

inst_3726:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfee00000; valaddr_reg:x3; val_offset:11178*0 + 3*654*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11178*0 + 3*654*FLEN/8, x4, x1, x2)

inst_3727:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfef00000; valaddr_reg:x3; val_offset:11181*0 + 3*655*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11181*0 + 3*655*FLEN/8, x4, x1, x2)

inst_3728:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfef80000; valaddr_reg:x3; val_offset:11184*0 + 3*656*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11184*0 + 3*656*FLEN/8, x4, x1, x2)

inst_3729:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfefc0000; valaddr_reg:x3; val_offset:11187*0 + 3*657*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11187*0 + 3*657*FLEN/8, x4, x1, x2)

inst_3730:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfefe0000; valaddr_reg:x3; val_offset:11190*0 + 3*658*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11190*0 + 3*658*FLEN/8, x4, x1, x2)

inst_3731:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfeff0000; valaddr_reg:x3; val_offset:11193*0 + 3*659*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11193*0 + 3*659*FLEN/8, x4, x1, x2)

inst_3732:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfeff8000; valaddr_reg:x3; val_offset:11196*0 + 3*660*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11196*0 + 3*660*FLEN/8, x4, x1, x2)

inst_3733:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfeffc000; valaddr_reg:x3; val_offset:11199*0 + 3*661*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11199*0 + 3*661*FLEN/8, x4, x1, x2)

inst_3734:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfeffe000; valaddr_reg:x3; val_offset:11202*0 + 3*662*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11202*0 + 3*662*FLEN/8, x4, x1, x2)

inst_3735:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfefff000; valaddr_reg:x3; val_offset:11205*0 + 3*663*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11205*0 + 3*663*FLEN/8, x4, x1, x2)

inst_3736:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfefff800; valaddr_reg:x3; val_offset:11208*0 + 3*664*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11208*0 + 3*664*FLEN/8, x4, x1, x2)

inst_3737:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfefffc00; valaddr_reg:x3; val_offset:11211*0 + 3*665*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11211*0 + 3*665*FLEN/8, x4, x1, x2)

inst_3738:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfefffe00; valaddr_reg:x3; val_offset:11214*0 + 3*666*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11214*0 + 3*666*FLEN/8, x4, x1, x2)

inst_3739:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfeffff00; valaddr_reg:x3; val_offset:11217*0 + 3*667*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11217*0 + 3*667*FLEN/8, x4, x1, x2)

inst_3740:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfeffff80; valaddr_reg:x3; val_offset:11220*0 + 3*668*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11220*0 + 3*668*FLEN/8, x4, x1, x2)

inst_3741:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfeffffc0; valaddr_reg:x3; val_offset:11223*0 + 3*669*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11223*0 + 3*669*FLEN/8, x4, x1, x2)

inst_3742:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfeffffe0; valaddr_reg:x3; val_offset:11226*0 + 3*670*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11226*0 + 3*670*FLEN/8, x4, x1, x2)

inst_3743:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfefffff0; valaddr_reg:x3; val_offset:11229*0 + 3*671*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11229*0 + 3*671*FLEN/8, x4, x1, x2)

inst_3744:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfefffff8; valaddr_reg:x3; val_offset:11232*0 + 3*672*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11232*0 + 3*672*FLEN/8, x4, x1, x2)

inst_3745:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfefffffc; valaddr_reg:x3; val_offset:11235*0 + 3*673*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11235*0 + 3*673*FLEN/8, x4, x1, x2)

inst_3746:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfefffffe; valaddr_reg:x3; val_offset:11238*0 + 3*674*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11238*0 + 3*674*FLEN/8, x4, x1, x2)

inst_3747:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfeffffff; valaddr_reg:x3; val_offset:11241*0 + 3*675*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11241*0 + 3*675*FLEN/8, x4, x1, x2)

inst_3748:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xff000001; valaddr_reg:x3; val_offset:11244*0 + 3*676*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11244*0 + 3*676*FLEN/8, x4, x1, x2)

inst_3749:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xff000003; valaddr_reg:x3; val_offset:11247*0 + 3*677*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11247*0 + 3*677*FLEN/8, x4, x1, x2)

inst_3750:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xff000007; valaddr_reg:x3; val_offset:11250*0 + 3*678*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11250*0 + 3*678*FLEN/8, x4, x1, x2)

inst_3751:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xff199999; valaddr_reg:x3; val_offset:11253*0 + 3*679*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11253*0 + 3*679*FLEN/8, x4, x1, x2)

inst_3752:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xff249249; valaddr_reg:x3; val_offset:11256*0 + 3*680*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11256*0 + 3*680*FLEN/8, x4, x1, x2)

inst_3753:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xff333333; valaddr_reg:x3; val_offset:11259*0 + 3*681*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11259*0 + 3*681*FLEN/8, x4, x1, x2)

inst_3754:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xff36db6d; valaddr_reg:x3; val_offset:11262*0 + 3*682*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11262*0 + 3*682*FLEN/8, x4, x1, x2)

inst_3755:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xff3bbbbb; valaddr_reg:x3; val_offset:11265*0 + 3*683*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11265*0 + 3*683*FLEN/8, x4, x1, x2)

inst_3756:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xff444444; valaddr_reg:x3; val_offset:11268*0 + 3*684*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11268*0 + 3*684*FLEN/8, x4, x1, x2)

inst_3757:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xff4ccccc; valaddr_reg:x3; val_offset:11271*0 + 3*685*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11271*0 + 3*685*FLEN/8, x4, x1, x2)

inst_3758:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xff5b6db6; valaddr_reg:x3; val_offset:11274*0 + 3*686*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11274*0 + 3*686*FLEN/8, x4, x1, x2)

inst_3759:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xff666666; valaddr_reg:x3; val_offset:11277*0 + 3*687*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11277*0 + 3*687*FLEN/8, x4, x1, x2)

inst_3760:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xff6db6db; valaddr_reg:x3; val_offset:11280*0 + 3*688*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11280*0 + 3*688*FLEN/8, x4, x1, x2)

inst_3761:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xff7ffff8; valaddr_reg:x3; val_offset:11283*0 + 3*689*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11283*0 + 3*689*FLEN/8, x4, x1, x2)

inst_3762:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xff7ffffc; valaddr_reg:x3; val_offset:11286*0 + 3*690*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11286*0 + 3*690*FLEN/8, x4, x1, x2)

inst_3763:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xff7ffffe; valaddr_reg:x3; val_offset:11289*0 + 3*691*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11289*0 + 3*691*FLEN/8, x4, x1, x2)

inst_3764:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:11292*0 + 3*692*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11292*0 + 3*692*FLEN/8, x4, x1, x2)

inst_3765:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0x3; valaddr_reg:x3; val_offset:11295*0 + 3*693*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11295*0 + 3*693*FLEN/8, x4, x1, x2)

inst_3766:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0x7; valaddr_reg:x3; val_offset:11298*0 + 3*694*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11298*0 + 3*694*FLEN/8, x4, x1, x2)

inst_3767:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0x199999; valaddr_reg:x3; val_offset:11301*0 + 3*695*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11301*0 + 3*695*FLEN/8, x4, x1, x2)

inst_3768:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0x249249; valaddr_reg:x3; val_offset:11304*0 + 3*696*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11304*0 + 3*696*FLEN/8, x4, x1, x2)

inst_3769:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0x333333; valaddr_reg:x3; val_offset:11307*0 + 3*697*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11307*0 + 3*697*FLEN/8, x4, x1, x2)

inst_3770:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0x36db6d; valaddr_reg:x3; val_offset:11310*0 + 3*698*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11310*0 + 3*698*FLEN/8, x4, x1, x2)

inst_3771:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0x3bbbbb; valaddr_reg:x3; val_offset:11313*0 + 3*699*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11313*0 + 3*699*FLEN/8, x4, x1, x2)

inst_3772:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0x444444; valaddr_reg:x3; val_offset:11316*0 + 3*700*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11316*0 + 3*700*FLEN/8, x4, x1, x2)

inst_3773:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0x4ccccc; valaddr_reg:x3; val_offset:11319*0 + 3*701*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11319*0 + 3*701*FLEN/8, x4, x1, x2)

inst_3774:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0x5b6db6; valaddr_reg:x3; val_offset:11322*0 + 3*702*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11322*0 + 3*702*FLEN/8, x4, x1, x2)

inst_3775:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0x666666; valaddr_reg:x3; val_offset:11325*0 + 3*703*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11325*0 + 3*703*FLEN/8, x4, x1, x2)

inst_3776:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0x6db6db; valaddr_reg:x3; val_offset:11328*0 + 3*704*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11328*0 + 3*704*FLEN/8, x4, x1, x2)

inst_3777:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0x7ffff8; valaddr_reg:x3; val_offset:11331*0 + 3*705*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11331*0 + 3*705*FLEN/8, x4, x1, x2)

inst_3778:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0x7ffffc; valaddr_reg:x3; val_offset:11334*0 + 3*706*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11334*0 + 3*706*FLEN/8, x4, x1, x2)

inst_3779:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0x7ffffe; valaddr_reg:x3; val_offset:11337*0 + 3*707*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11337*0 + 3*707*FLEN/8, x4, x1, x2)

inst_3780:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0x800000; valaddr_reg:x3; val_offset:11340*0 + 3*708*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11340*0 + 3*708*FLEN/8, x4, x1, x2)

inst_3781:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0x800001; valaddr_reg:x3; val_offset:11343*0 + 3*709*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11343*0 + 3*709*FLEN/8, x4, x1, x2)

inst_3782:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0x800003; valaddr_reg:x3; val_offset:11346*0 + 3*710*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11346*0 + 3*710*FLEN/8, x4, x1, x2)

inst_3783:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0x800007; valaddr_reg:x3; val_offset:11349*0 + 3*711*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11349*0 + 3*711*FLEN/8, x4, x1, x2)

inst_3784:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0x80000f; valaddr_reg:x3; val_offset:11352*0 + 3*712*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11352*0 + 3*712*FLEN/8, x4, x1, x2)

inst_3785:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0x80001f; valaddr_reg:x3; val_offset:11355*0 + 3*713*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11355*0 + 3*713*FLEN/8, x4, x1, x2)

inst_3786:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0x80003f; valaddr_reg:x3; val_offset:11358*0 + 3*714*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11358*0 + 3*714*FLEN/8, x4, x1, x2)

inst_3787:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0x80007f; valaddr_reg:x3; val_offset:11361*0 + 3*715*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11361*0 + 3*715*FLEN/8, x4, x1, x2)

inst_3788:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0x8000ff; valaddr_reg:x3; val_offset:11364*0 + 3*716*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11364*0 + 3*716*FLEN/8, x4, x1, x2)

inst_3789:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0x8001ff; valaddr_reg:x3; val_offset:11367*0 + 3*717*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11367*0 + 3*717*FLEN/8, x4, x1, x2)

inst_3790:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0x8003ff; valaddr_reg:x3; val_offset:11370*0 + 3*718*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11370*0 + 3*718*FLEN/8, x4, x1, x2)

inst_3791:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0x8007ff; valaddr_reg:x3; val_offset:11373*0 + 3*719*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11373*0 + 3*719*FLEN/8, x4, x1, x2)

inst_3792:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0x800fff; valaddr_reg:x3; val_offset:11376*0 + 3*720*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11376*0 + 3*720*FLEN/8, x4, x1, x2)

inst_3793:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0x801fff; valaddr_reg:x3; val_offset:11379*0 + 3*721*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11379*0 + 3*721*FLEN/8, x4, x1, x2)

inst_3794:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0x803fff; valaddr_reg:x3; val_offset:11382*0 + 3*722*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11382*0 + 3*722*FLEN/8, x4, x1, x2)

inst_3795:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0x807fff; valaddr_reg:x3; val_offset:11385*0 + 3*723*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11385*0 + 3*723*FLEN/8, x4, x1, x2)

inst_3796:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0x80ffff; valaddr_reg:x3; val_offset:11388*0 + 3*724*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11388*0 + 3*724*FLEN/8, x4, x1, x2)

inst_3797:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0x81ffff; valaddr_reg:x3; val_offset:11391*0 + 3*725*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11391*0 + 3*725*FLEN/8, x4, x1, x2)

inst_3798:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0x83ffff; valaddr_reg:x3; val_offset:11394*0 + 3*726*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11394*0 + 3*726*FLEN/8, x4, x1, x2)

inst_3799:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0x87ffff; valaddr_reg:x3; val_offset:11397*0 + 3*727*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11397*0 + 3*727*FLEN/8, x4, x1, x2)

inst_3800:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0x8fffff; valaddr_reg:x3; val_offset:11400*0 + 3*728*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11400*0 + 3*728*FLEN/8, x4, x1, x2)

inst_3801:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0x9fffff; valaddr_reg:x3; val_offset:11403*0 + 3*729*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11403*0 + 3*729*FLEN/8, x4, x1, x2)

inst_3802:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0xbfffff; valaddr_reg:x3; val_offset:11406*0 + 3*730*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11406*0 + 3*730*FLEN/8, x4, x1, x2)

inst_3803:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0xc00000; valaddr_reg:x3; val_offset:11409*0 + 3*731*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11409*0 + 3*731*FLEN/8, x4, x1, x2)

inst_3804:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0xe00000; valaddr_reg:x3; val_offset:11412*0 + 3*732*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11412*0 + 3*732*FLEN/8, x4, x1, x2)

inst_3805:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0xf00000; valaddr_reg:x3; val_offset:11415*0 + 3*733*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11415*0 + 3*733*FLEN/8, x4, x1, x2)

inst_3806:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0xf80000; valaddr_reg:x3; val_offset:11418*0 + 3*734*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11418*0 + 3*734*FLEN/8, x4, x1, x2)

inst_3807:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0xfc0000; valaddr_reg:x3; val_offset:11421*0 + 3*735*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11421*0 + 3*735*FLEN/8, x4, x1, x2)

inst_3808:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0xfe0000; valaddr_reg:x3; val_offset:11424*0 + 3*736*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11424*0 + 3*736*FLEN/8, x4, x1, x2)

inst_3809:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0xff0000; valaddr_reg:x3; val_offset:11427*0 + 3*737*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11427*0 + 3*737*FLEN/8, x4, x1, x2)

inst_3810:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0xff8000; valaddr_reg:x3; val_offset:11430*0 + 3*738*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11430*0 + 3*738*FLEN/8, x4, x1, x2)

inst_3811:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0xffc000; valaddr_reg:x3; val_offset:11433*0 + 3*739*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11433*0 + 3*739*FLEN/8, x4, x1, x2)

inst_3812:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0xffe000; valaddr_reg:x3; val_offset:11436*0 + 3*740*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11436*0 + 3*740*FLEN/8, x4, x1, x2)

inst_3813:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0xfff000; valaddr_reg:x3; val_offset:11439*0 + 3*741*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11439*0 + 3*741*FLEN/8, x4, x1, x2)

inst_3814:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0xfff800; valaddr_reg:x3; val_offset:11442*0 + 3*742*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11442*0 + 3*742*FLEN/8, x4, x1, x2)

inst_3815:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0xfffc00; valaddr_reg:x3; val_offset:11445*0 + 3*743*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11445*0 + 3*743*FLEN/8, x4, x1, x2)

inst_3816:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0xfffe00; valaddr_reg:x3; val_offset:11448*0 + 3*744*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11448*0 + 3*744*FLEN/8, x4, x1, x2)

inst_3817:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0xffff00; valaddr_reg:x3; val_offset:11451*0 + 3*745*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11451*0 + 3*745*FLEN/8, x4, x1, x2)

inst_3818:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0xffff80; valaddr_reg:x3; val_offset:11454*0 + 3*746*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11454*0 + 3*746*FLEN/8, x4, x1, x2)

inst_3819:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0xffffc0; valaddr_reg:x3; val_offset:11457*0 + 3*747*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11457*0 + 3*747*FLEN/8, x4, x1, x2)

inst_3820:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0xffffe0; valaddr_reg:x3; val_offset:11460*0 + 3*748*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11460*0 + 3*748*FLEN/8, x4, x1, x2)

inst_3821:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0xfffff0; valaddr_reg:x3; val_offset:11463*0 + 3*749*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11463*0 + 3*749*FLEN/8, x4, x1, x2)

inst_3822:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0xfffff8; valaddr_reg:x3; val_offset:11466*0 + 3*750*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11466*0 + 3*750*FLEN/8, x4, x1, x2)

inst_3823:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0xfffffc; valaddr_reg:x3; val_offset:11469*0 + 3*751*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11469*0 + 3*751*FLEN/8, x4, x1, x2)

inst_3824:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0xfffffe; valaddr_reg:x3; val_offset:11472*0 + 3*752*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11472*0 + 3*752*FLEN/8, x4, x1, x2)

inst_3825:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x351f84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db51f84; op2val:0x0;
op3val:0xffffff; valaddr_reg:x3; val_offset:11475*0 + 3*753*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11475*0 + 3*753*FLEN/8, x4, x1, x2)

inst_3826:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x355b9c and fs2 == 0 and fe2 == 0x82 and fm2 == 0x34ae72 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db55b9c; op2val:0x4134ae72;
op3val:0x3000000; valaddr_reg:x3; val_offset:11478*0 + 3*754*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11478*0 + 3*754*FLEN/8, x4, x1, x2)

inst_3827:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x355b9c and fs2 == 0 and fe2 == 0x82 and fm2 == 0x34ae72 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db55b9c; op2val:0x4134ae72;
op3val:0x3000001; valaddr_reg:x3; val_offset:11481*0 + 3*755*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11481*0 + 3*755*FLEN/8, x4, x1, x2)

inst_3828:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x355b9c and fs2 == 0 and fe2 == 0x82 and fm2 == 0x34ae72 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db55b9c; op2val:0x4134ae72;
op3val:0x3000003; valaddr_reg:x3; val_offset:11484*0 + 3*756*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11484*0 + 3*756*FLEN/8, x4, x1, x2)

inst_3829:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x355b9c and fs2 == 0 and fe2 == 0x82 and fm2 == 0x34ae72 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db55b9c; op2val:0x4134ae72;
op3val:0x3000007; valaddr_reg:x3; val_offset:11487*0 + 3*757*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11487*0 + 3*757*FLEN/8, x4, x1, x2)

inst_3830:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x355b9c and fs2 == 0 and fe2 == 0x82 and fm2 == 0x34ae72 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db55b9c; op2val:0x4134ae72;
op3val:0x300000f; valaddr_reg:x3; val_offset:11490*0 + 3*758*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11490*0 + 3*758*FLEN/8, x4, x1, x2)

inst_3831:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x355b9c and fs2 == 0 and fe2 == 0x82 and fm2 == 0x34ae72 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db55b9c; op2val:0x4134ae72;
op3val:0x300001f; valaddr_reg:x3; val_offset:11493*0 + 3*759*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11493*0 + 3*759*FLEN/8, x4, x1, x2)

inst_3832:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x355b9c and fs2 == 0 and fe2 == 0x82 and fm2 == 0x34ae72 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db55b9c; op2val:0x4134ae72;
op3val:0x300003f; valaddr_reg:x3; val_offset:11496*0 + 3*760*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11496*0 + 3*760*FLEN/8, x4, x1, x2)

inst_3833:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x355b9c and fs2 == 0 and fe2 == 0x82 and fm2 == 0x34ae72 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db55b9c; op2val:0x4134ae72;
op3val:0x300007f; valaddr_reg:x3; val_offset:11499*0 + 3*761*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11499*0 + 3*761*FLEN/8, x4, x1, x2)

inst_3834:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x355b9c and fs2 == 0 and fe2 == 0x82 and fm2 == 0x34ae72 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db55b9c; op2val:0x4134ae72;
op3val:0x30000ff; valaddr_reg:x3; val_offset:11502*0 + 3*762*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11502*0 + 3*762*FLEN/8, x4, x1, x2)

inst_3835:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x355b9c and fs2 == 0 and fe2 == 0x82 and fm2 == 0x34ae72 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db55b9c; op2val:0x4134ae72;
op3val:0x30001ff; valaddr_reg:x3; val_offset:11505*0 + 3*763*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11505*0 + 3*763*FLEN/8, x4, x1, x2)

inst_3836:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x355b9c and fs2 == 0 and fe2 == 0x82 and fm2 == 0x34ae72 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db55b9c; op2val:0x4134ae72;
op3val:0x30003ff; valaddr_reg:x3; val_offset:11508*0 + 3*764*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11508*0 + 3*764*FLEN/8, x4, x1, x2)

inst_3837:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x355b9c and fs2 == 0 and fe2 == 0x82 and fm2 == 0x34ae72 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db55b9c; op2val:0x4134ae72;
op3val:0x30007ff; valaddr_reg:x3; val_offset:11511*0 + 3*765*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11511*0 + 3*765*FLEN/8, x4, x1, x2)

inst_3838:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x355b9c and fs2 == 0 and fe2 == 0x82 and fm2 == 0x34ae72 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db55b9c; op2val:0x4134ae72;
op3val:0x3000fff; valaddr_reg:x3; val_offset:11514*0 + 3*766*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11514*0 + 3*766*FLEN/8, x4, x1, x2)

inst_3839:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x355b9c and fs2 == 0 and fe2 == 0x82 and fm2 == 0x34ae72 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7db55b9c; op2val:0x4134ae72;
op3val:0x3001fff; valaddr_reg:x3; val_offset:11517*0 + 3*767*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 11517*0 + 3*767*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25133056,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25149440,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25157632,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25161728,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25163776,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25164800,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165312,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165568,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165696,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165760,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165792,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165808,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165816,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165820,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165822,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165823,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323644416,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323644417,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323644419,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323644423,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323644431,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323644447,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323644479,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323644543,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323644671,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323644927,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323645439,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323646463,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323648511,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323652607,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323660799,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323677183,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323709951,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323775487,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323906559,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2324168703,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2324692991,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2325741567,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2327838719,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2327838720,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2329935872,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2330984448,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2331508736,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2331770880,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2331901952,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2331967488,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332000256,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332016640,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332024832,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332028928,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332030976,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332032000,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332032512,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332032768,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332032896,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332032960,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332032992,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332033008,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332033016,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332033020,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332033022,32,FLEN)
NAN_BOXED(2107312394,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332033023,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189426688,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189426689,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189426691,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189426695,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189426703,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189426719,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189426751,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189426815,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189426943,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189427199,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189427711,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189428735,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189430783,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189434879,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189443071,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189459455,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189492223,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189557759,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189688831,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189950975,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2190475263,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2191523839,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2193620991,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2193620992,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2195718144,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2196766720,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197291008,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197553152,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197684224,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197749760,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197782528,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197798912,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197807104,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197811200,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197813248,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197814272,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197814784,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197815040,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197815168,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197815232,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197815264,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197815280,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197815288,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197815292,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197815294,32,FLEN)
NAN_BOXED(2107313720,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197815295,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1677721,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2396745,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3355443,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3595117,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3914683,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4473924,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5033164,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5991862,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(6710886,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7190235,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388600,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388604,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388606,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829120,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829121,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829123,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829127,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829135,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829151,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829183,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829247,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829375,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829631,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125830143,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125831167,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125833215,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125837311,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125845503,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125861887,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125894655,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125960191,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(126091263,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(126353407,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(126877695,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(127926271,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(130023423,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(130023424,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(132120576,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(133169152,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(133693440,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(133955584,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134086656,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134152192,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134184960,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134201344,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134209536,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134213632,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134215680,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134216704,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217216,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217472,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217600,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217664,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217696,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217712,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217720,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217724,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217726,32,FLEN)
NAN_BOXED(2107442522,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217727,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3330277376,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3330277377,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3330277379,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3330277383,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3330277391,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3330277407,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3330277439,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3330277503,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3330277631,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3330277887,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3330278399,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3330279423,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3330281471,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3330285567,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3330293759,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3330310143,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3330342911,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3330408447,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3330539519,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3330801663,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3331325951,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3332374527,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3334471679,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3334471680,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3336568832,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3337617408,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3338141696,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3338403840,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3338534912,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3338600448,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3338633216,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3338649600,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3338657792,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3338661888,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3338663936,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3338664960,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3338665472,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3338665728,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3338665856,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3338665920,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3338665952,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3338665968,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3338665976,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3338665980,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3338665982,32,FLEN)
NAN_BOXED(2107996525,32,FLEN)
NAN_BOXED(2168850001,32,FLEN)
NAN_BOXED(3338665983,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2382364672,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2382364673,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2382364675,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2382364679,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2382364687,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2382364703,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2382364735,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2382364799,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2382364927,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2382365183,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2382365695,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2382366719,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2382368767,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2382372863,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2382381055,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2382397439,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2382430207,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2382495743,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2382626815,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2382888959,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2383413247,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2384461823,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2386558975,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2386558976,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2388656128,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2389704704,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2390228992,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2390491136,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2390622208,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2390687744,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2390720512,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2390736896,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2390745088,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2390749184,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2390751232,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2390752256,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2390752768,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2390753024,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2390753152,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2390753216,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2390753248,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2390753264,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2390753272,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2390753276,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2390753278,32,FLEN)
NAN_BOXED(2108016716,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2390753279,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1677721,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2396745,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3355443,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3595117,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3914683,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4473924,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5033164,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5991862,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(6710886,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7190235,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388600,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388604,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388606,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829120,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829121,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829123,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829127,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829135,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829151,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829183,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829247,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829375,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829631,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125830143,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125831167,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125833215,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125837311,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125845503,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125861887,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125894655,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125960191,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(126091263,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(126353407,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(126877695,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(127926271,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(130023423,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(130023424,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(132120576,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(133169152,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(133693440,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(133955584,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134086656,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134152192,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134184960,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134201344,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134209536,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134213632,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134215680,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134216704,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217216,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217472,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217600,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217664,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217696,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217712,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217720,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217724,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217726,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217727,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3112173568,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3112173569,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3112173571,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3112173575,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3112173583,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3112173599,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3112173631,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3112173695,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3112173823,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3112174079,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3112174591,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3112175615,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3112177663,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3112181759,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3112189951,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3112206335,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3112239103,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3112304639,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3112435711,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3112697855,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3113222143,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3114270719,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3116367871,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3116367872,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3118465024,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3119513600,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3120037888,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3120300032,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3120431104,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3120496640,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3120529408,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3120545792,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3120553984,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3120558080,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3120560128,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3120561152,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3120561664,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3120561920,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3120562048,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3120562112,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3120562144,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3120562160,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3120562168,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3120562172,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3120562174,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3120562175,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1065353216,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1065353231,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1065353247,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1065353279,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1065353343,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1065353471,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1065353727,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1065354239,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1065355263,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1065357311,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1065361407,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1065369599,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1065385983,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1065418751,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1065484287,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1065615359,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1065877503,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1066401791,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1067450367,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1069547519,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1069547520,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1071644672,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1072693248,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1073217536,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1073479680,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1073610752,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1073676288,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1073709056,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1073725440,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1073733632,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1073737728,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1073739776,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1073740800,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1073741312,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1073741568,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1073741696,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1073741760,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1073741792,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1073741808,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1073741823,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3313500160,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3313500161,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3313500163,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3313500167,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3313500175,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3313500191,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3313500223,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3313500287,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3313500415,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3313500671,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3313501183,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3313502207,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3313504255,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3313508351,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3313516543,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3313532927,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3313565695,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3313631231,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3313762303,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3314024447,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3314548735,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3315597311,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3317694463,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3317694464,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3319791616,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3320840192,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3321364480,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3321626624,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3321757696,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3321823232,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3321856000,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3321872384,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3321880576,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3321884672,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3321886720,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3321887744,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3321888256,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3321888512,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3321888640,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3321888704,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3321888736,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3321888752,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3321888760,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3321888764,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3321888766,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3321888767,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3229614080,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3229614081,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3229614083,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3229614087,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3229614095,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3229614111,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3229614143,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3229614207,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3229614335,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3229614591,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3229615103,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3229616127,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3229618175,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3229622271,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3229630463,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3229646847,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3229679615,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3229745151,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3229876223,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3230138367,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3230662655,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3231711231,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3233808383,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3233808384,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3235905536,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3236954112,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3237478400,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3237740544,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3237871616,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3237937152,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3237969920,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3237986304,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3237994496,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3237998592,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3238000640,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3238001664,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3238002176,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3238002432,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3238002560,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3238002624,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3238002656,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3238002672,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3238002680,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3238002684,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3238002686,32,FLEN)
NAN_BOXED(2108697008,32,FLEN)
NAN_BOXED(2168062587,32,FLEN)
NAN_BOXED(3238002687,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4269801472,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4269801473,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4269801475,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4269801479,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4269801487,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4269801503,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4269801535,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4269801599,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4269801727,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4269801983,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4269802495,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4269803519,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4269805567,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4269809663,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4269817855,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4269834239,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4269867007,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4269932543,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4270063615,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4270325759,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4270850047,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4271898623,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4273995775,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4273995776,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4276092928,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4277141504,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4277665792,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4277927936,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4278059008,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4278124544,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4278157312,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4278173696,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4278181888,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4278185984,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4278188032,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4278189056,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4278189568,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4278189824,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4278189952,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4278190016,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4278190048,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4278190064,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4278190072,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4278190076,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4278190078,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4278190079,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4278190081,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4278190083,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4278190087,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4279867801,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4280586825,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4281545523,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4281785197,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4282104763,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4282664004,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4283223244,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4284181942,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4284900966,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4285380315,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4286578680,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4286578684,32,FLEN)
NAN_BOXED(2108812529,32,FLEN)
NAN_BOXED(3241683642,32,FLEN)
NAN_BOXED(4286578686,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1677721,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2396745,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3355443,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3595117,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3914683,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4473924,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5033164,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5991862,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(6710886,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7190235,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388600,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388604,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388606,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388608,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388609,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388611,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388615,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388623,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388639,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388671,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388735,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388863,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8389119,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8389631,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8390655,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8392703,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8396799,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8404991,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8421375,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8454143,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8519679,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8650751,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8912895,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(9437183,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(10485759,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(12582911,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(12582912,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(14680064,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(15728640,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16252928,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16515072,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16646144,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16711680,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16744448,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16760832,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16769024,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16773120,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16775168,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16776192,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16776704,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16776960,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777088,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777152,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777184,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777200,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777208,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777212,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777214,32,FLEN)
NAN_BOXED(2109022084,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777215,32,FLEN)
NAN_BOXED(2109037468,32,FLEN)
NAN_BOXED(1093971570,32,FLEN)
NAN_BOXED(50331648,32,FLEN)
NAN_BOXED(2109037468,32,FLEN)
NAN_BOXED(1093971570,32,FLEN)
NAN_BOXED(50331649,32,FLEN)
NAN_BOXED(2109037468,32,FLEN)
NAN_BOXED(1093971570,32,FLEN)
NAN_BOXED(50331651,32,FLEN)
NAN_BOXED(2109037468,32,FLEN)
NAN_BOXED(1093971570,32,FLEN)
NAN_BOXED(50331655,32,FLEN)
NAN_BOXED(2109037468,32,FLEN)
NAN_BOXED(1093971570,32,FLEN)
NAN_BOXED(50331663,32,FLEN)
NAN_BOXED(2109037468,32,FLEN)
NAN_BOXED(1093971570,32,FLEN)
NAN_BOXED(50331679,32,FLEN)
NAN_BOXED(2109037468,32,FLEN)
NAN_BOXED(1093971570,32,FLEN)
NAN_BOXED(50331711,32,FLEN)
NAN_BOXED(2109037468,32,FLEN)
NAN_BOXED(1093971570,32,FLEN)
NAN_BOXED(50331775,32,FLEN)
NAN_BOXED(2109037468,32,FLEN)
NAN_BOXED(1093971570,32,FLEN)
NAN_BOXED(50331903,32,FLEN)
NAN_BOXED(2109037468,32,FLEN)
NAN_BOXED(1093971570,32,FLEN)
NAN_BOXED(50332159,32,FLEN)
NAN_BOXED(2109037468,32,FLEN)
NAN_BOXED(1093971570,32,FLEN)
NAN_BOXED(50332671,32,FLEN)
NAN_BOXED(2109037468,32,FLEN)
NAN_BOXED(1093971570,32,FLEN)
NAN_BOXED(50333695,32,FLEN)
NAN_BOXED(2109037468,32,FLEN)
NAN_BOXED(1093971570,32,FLEN)
NAN_BOXED(50335743,32,FLEN)
NAN_BOXED(2109037468,32,FLEN)
NAN_BOXED(1093971570,32,FLEN)
NAN_BOXED(50339839,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_2:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_3:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_4:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_5:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_6:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef

#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
