
#Circuit Summary:
#---------------
#number of inputs = 60
#number of outputs = 26
#number of gates = 545
#number of wires = 605
#atpg: cputime for reading in circuit ../sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for levelling circuit ../sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for rearranging gate inputs ../sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for creating dummy nodes ../sample_circuits/c880.ckt: 0.0s 0.0s
#number of equivalent faults = 1051
#atpg: cputime for generating fault list ../sample_circuits/c880.ckt: 0.0s 0.0s
T'011110111100110101100000101100011110001110101111010010101001'
T'100011111010101110101010010100000110100001000011000111010001'
T'101100111010111111111101101011001011100010101010111100010100'
T'101000101110111001101101011111001101001110000000111001010101'
T'111001100110000111001001100001011100100000100000100000110011'
T'110111010011110111001000000000110101000110001011011111011011'
T'110010000100010100000011010001000011100100111001001011110110'
T'101011000000100010000001011100010010001101111100100101100010'
T'110010111010000111110011011011101000110101101111100001111100'
T'111010101010011001001111100101100010100110000000000001100100'
T'101110100001100010110110110000001001111101110111110101101001'
T'100110111110011111110011100000011011100111101100001101001101'
T'000010000011111110001111011100001110110111101010100000001010'
T'110111001111001111010101001011111001011100010110000011111110'
T'101111001011011111010110110000000100000010000000110001100100'
T'001100110001111010010001000010011010000111111101000100111110'
T'010000010001011111000011001110010111110011010001110111010111'
T'101110001001100101101101100011100110100111010001000001010110'
T'000011010011011010110110010111011110010010110010100100111001'
T'111111001010100010001011000101110010110010101110100101000011'
T'110111111010011100111010100001001011110110000010100011110011'
T'000001010001111011000111110101111011110001101010111010001000'
T'111010101011011001101100100010010011101101110101110000000011'
T'010110000010011000011001011100010110011110111010010000010010'
T'101011110011011100001110110111001111000011101011110000011001'
T'111111111010101010100111100001011101001101010111010001000100'
T'110111001010001110101111000011101111110101010101110001000010'
T'110111001010011101110010110001010100110110000110010010001110'
T'111110011110000101110000000101110010110100001100100011110100'
T'101111111010011010011111011100110101011110111010000010000000'
T'110111011011010001001010100000011011010111101011000110100100'
T'111111011010110101111000110100000111010011100011000001110010'
T'010000001010001010000100001010000010101110110100100110100100'
T'000010101100001110011000001101111010011111010010100110011110'
T'011100110000011011010110010111001111000111001010000100110101'
T'110010100011010101100111100101000011110111110100000000001110'
T'001101101010011001100111000001001101010000001111000000101100'
T'100111011000011110011010001010111000011001001111111100100101'
T'100001110011000000111100001100000000000110000001000100111000'
T'000001100100000010011010001000110010101101000000000100111100'
T'000110111010101100110011000101011000100100011100110100011000'
T'001100100001011001100111111000100100101000010110110000011011'
T'001110011001011010000100011000010110100000010101011100111000'
T'100111011101011111001001000010010000110111101100110011101110'
T'101111001100111111101010000000110010011000001100110101001010'
T'110011001101101001001100000000001100010111000000110111011000'
T'111110010110010101110000100000110000111111100101000100010000'
T'100000110001011100011011101000000000001001011111000110010001'
T'110110000111011101001111000010100010010110110100010101111000'
T'011000010110010101000010001100011010101101011110000011111111'
T'111101010110101110000101010111000011100111110000000011001010'
T'110111011110011110001110000001001001000000000010110001001111'
T'100111001010010111101100100001001000001101111111101011010001'
T'100111011100010110000000011110011000000110110001100010001000'
T'110111011111010111010000001100001011001100001010011010000000'
T'000110000110010001001000000000100111010110011111100110000000'
T'011111110111010000111100100100110111001101001001100010010100'
T'110111001011011000101000101010000100101111100001000110101000'
T'101110111010011000101101110000000011000111010100100010000010'
T'000011001010011010011010011010010010111110010111000010100000'
T'110111101101100110111001011111100100011001110001101011101011'
T'110010001011010010111010110000110010010011100101100101000010'
T'100000001010100010100000010010010101011011011010010010111110'
T'101110100001011000000010110000011111110000100111011000000100'
T'000011111011011000111001100000100100110101010110001100110101'

#number of aborted faults = 105

#number of redundant faults = 473

#number of calling podem1 = 643

#total number of backtracks = 6002

#FAULT COVERAGE RESULTS :
#number of test vectors = 65
#total number of gate faults = 2104
#total number of detected faults = 1254
#total gate fault coverage = 59.60%
#number of equivalent gate faults = 1051
#number of equivalent detected faults = 663
#equivalent gate fault coverage = 63.08%

#atpg: cputime for test pattern generation ../sample_circuits/c880.ckt: 0.1s 0.1s
