{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/ANSITerm1.vhd " "Source file: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/ANSITerm1.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1624029445334 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1624029445334 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/ANSITerm1.vhd " "Source file: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/ANSITerm1.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1624029445421 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1624029445421 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/ANSITerm1.vhd " "Source file: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/ANSITerm1.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1624029445485 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1624029445485 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624029446215 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624029446216 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 18 11:17:26 2021 " "Processing started: Fri Jun 18 11:17:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624029446216 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029446216 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ANSITerm1 -c ANSITerm1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ANSITerm1 -c ANSITerm1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029446216 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624029446925 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624029446925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/iop16/iop16_roms/iop_rom_ansi1/iop_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/iop16/iop16_roms/iop_rom_ansi1/iop_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iop_rom-SYN " "Found design unit 1: iop_rom-SYN" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ROMs/IOP_ROM_ANSI1/IOP_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ROMs/IOP_ROM_ANSI1/IOP_ROM.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624029458857 ""} { "Info" "ISGN_ENTITY_NAME" "1 IOP_ROM " "Found entity 1: IOP_ROM" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ROMs/IOP_ROM_ANSI1/IOP_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ROMs/IOP_ROM_ANSI1/IOP_ROM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624029458857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029458857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/iop16/regfile8x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/iop16/regfile8x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFile8x8-RegFile8x8_beh " "Found design unit 1: RegFile8x8-RegFile8x8_beh" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624029458860 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegFile8x8 " "Found entity 1: RegFile8x8" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624029458860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029458860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/iop16/iop16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/iop16/iop16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IOP16-IOP16_beh " "Found design unit 1: IOP16-IOP16_beh" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624029458864 ""} { "Info" "ISGN_ENTITY_NAME" "1 IOP16 " "Found entity 1: IOP16" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624029458864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029458864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ansiterm1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ansiterm1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ANSITerm1-struct " "Found design unit 1: ANSITerm1-struct" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/ANSITerm1.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624029458867 ""} { "Info" "ISGN_ENTITY_NAME" "1 ANSITerm1 " "Found entity 1: ANSITerm1" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/ANSITerm1.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624029458867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029458867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/ps2kb/ps2_wrapped/wrap_keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/ps2kb/ps2_wrapped/wrap_keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Wrap_Keyboard-logic " "Found design unit 1: Wrap_Keyboard-logic" {  } { { "../../MultiComp (VHDL Template)/Components/PS2KB/ps2_Wrapped/Wrap_Keyboard.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/ps2_Wrapped/Wrap_Keyboard.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624029458870 ""} { "Info" "ISGN_ENTITY_NAME" "1 Wrap_Keyboard " "Found entity 1: Wrap_Keyboard" {  } { { "../../MultiComp (VHDL Template)/Components/PS2KB/ps2_Wrapped/Wrap_Keyboard.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/ps2_Wrapped/Wrap_Keyboard.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624029458870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029458870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/ps2kb/ps2_wrapped/ps2_keyboard_to_ascii.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/ps2kb/ps2_wrapped/ps2_keyboard_to_ascii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_keyboard_to_ascii-behavior " "Found design unit 1: ps2_keyboard_to_ascii-behavior" {  } { { "../../MultiComp (VHDL Template)/Components/PS2KB/ps2_Wrapped/ps2_keyboard_to_ascii.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/ps2_Wrapped/ps2_keyboard_to_ascii.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624029458874 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard_to_ascii " "Found entity 1: ps2_keyboard_to_ascii" {  } { { "../../MultiComp (VHDL Template)/Components/PS2KB/ps2_Wrapped/ps2_keyboard_to_ascii.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/ps2_Wrapped/ps2_keyboard_to_ascii.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624029458874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029458874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/ps2kb/ps2_wrapped/ps2_keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/ps2kb/ps2_wrapped/ps2_keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_keyboard-logic " "Found design unit 1: ps2_keyboard-logic" {  } { { "../../MultiComp (VHDL Template)/Components/PS2KB/ps2_Wrapped/ps2_keyboard.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/ps2_Wrapped/ps2_keyboard.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624029458877 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "../../MultiComp (VHDL Template)/Components/PS2KB/ps2_Wrapped/ps2_keyboard.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/ps2_Wrapped/ps2_keyboard.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624029458877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029458877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/ps2kb/ps2_wrapped/debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/ps2kb/ps2_wrapped/debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-logic " "Found design unit 1: debounce-logic" {  } { { "../../MultiComp (VHDL Template)/Components/PS2KB/ps2_Wrapped/debounce.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/ps2_Wrapped/debounce.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624029458880 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "../../MultiComp (VHDL Template)/Components/PS2KB/ps2_Wrapped/debounce.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/ps2_Wrapped/debounce.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624029458880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029458880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/ansidisplayvga/sansboldromreduced.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/ansidisplayvga/sansboldromreduced.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sansboldromreduced-SYN " "Found design unit 1: sansboldromreduced-SYN" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/SansBoldRomReduced.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/SansBoldRomReduced.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624029458883 ""} { "Info" "ISGN_ENTITY_NAME" "1 SansBoldRomReduced " "Found entity 1: SansBoldRomReduced" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/SansBoldRomReduced.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/SansBoldRomReduced.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624029458883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029458883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/ansidisplayvga/sansboldrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/ansidisplayvga/sansboldrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sansboldrom-SYN " "Found design unit 1: sansboldrom-SYN" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/SansBoldRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/SansBoldRom.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624029458885 ""} { "Info" "ISGN_ENTITY_NAME" "1 SansBoldRom " "Found entity 1: SansBoldRom" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/SansBoldRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/SansBoldRom.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624029458885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029458885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/ansidisplayvga/displayram2k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/ansidisplayvga/displayram2k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayram2k-SYN " "Found design unit 1: displayram2k-SYN" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/DisplayRam2K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/DisplayRam2K.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624029458888 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayRam2K " "Found entity 1: DisplayRam2K" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/DisplayRam2K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/DisplayRam2K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624029458888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029458888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/ansidisplayvga/displayram1k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/ansidisplayvga/displayram1k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayram1k-SYN " "Found design unit 1: displayram1k-SYN" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/DisplayRam1K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/DisplayRam1K.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624029458891 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayRam1K " "Found entity 1: DisplayRam1K" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/DisplayRam1K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/DisplayRam1K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624029458891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029458891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/ansidisplayvga/cgaboldromreduced.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/ansidisplayvga/cgaboldromreduced.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cgaboldromreduced-SYN " "Found design unit 1: cgaboldromreduced-SYN" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/CGABoldRomReduced.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/CGABoldRomReduced.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624029458893 ""} { "Info" "ISGN_ENTITY_NAME" "1 CGABoldRomReduced " "Found entity 1: CGABoldRomReduced" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/CGABoldRomReduced.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/CGABoldRomReduced.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624029458893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029458893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/ansidisplayvga/cgaboldrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/ansidisplayvga/cgaboldrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cgaboldrom-SYN " "Found design unit 1: cgaboldrom-SYN" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/CGABoldRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/CGABoldRom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624029458896 ""} { "Info" "ISGN_ENTITY_NAME" "1 CGABoldRom " "Found entity 1: CGABoldRom" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/CGABoldRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/CGABoldRom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624029458896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029458896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/ansidisplayvga/ansidisplayvga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/ansidisplayvga/ansidisplayvga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ANSIDisplayVGA-rtl " "Found design unit 1: ANSIDisplayVGA-rtl" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/ANSIDisplayVGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/ANSIDisplayVGA.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624029458900 ""} { "Info" "ISGN_ENTITY_NAME" "1 ANSIDisplayVGA " "Found entity 1: ANSIDisplayVGA" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/ANSIDisplayVGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/ANSIDisplayVGA.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624029458900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029458900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/uart/buffereduart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/uart/buffereduart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bufferedUART-rtl " "Found design unit 1: bufferedUART-rtl" {  } { { "../../MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624029458903 ""} { "Info" "ISGN_ENTITY_NAME" "1 bufferedUART " "Found entity 1: bufferedUART" {  } { { "../../MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624029458903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029458903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/debounce/debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/debounce/debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debouncer-struct " "Found design unit 1: Debouncer-struct" {  } { { "../../MultiComp (VHDL Template)/Components/Debounce/Debounce.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/Debounce/Debounce.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624029458906 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "../../MultiComp (VHDL Template)/Components/Debounce/Debounce.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/Debounce/Debounce.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624029458906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029458906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/counter/n-bit-gray-counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/counter/n-bit-gray-counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GrayCounter-GrayCounter_beh " "Found design unit 1: GrayCounter-GrayCounter_beh" {  } { { "../../MultiComp (VHDL Template)/Components/COUNTER/n-bit-gray-counter.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/COUNTER/n-bit-gray-counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624029458908 ""} { "Info" "ISGN_ENTITY_NAME" "1 GrayCounter " "Found entity 1: GrayCounter" {  } { { "../../MultiComp (VHDL Template)/Components/COUNTER/n-bit-gray-counter.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/COUNTER/n-bit-gray-counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624029458908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029458908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/i2c/i2c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/i2c/i2c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c-rtc_arch " "Found design unit 1: i2c-rtc_arch" {  } { { "../../MultiComp (VHDL Template)/Components/I2C/i2c.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/I2C/i2c.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624029458910 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "../../MultiComp (VHDL Template)/Components/I2C/i2c.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/I2C/i2c.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624029458910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029458910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/uart/baudrate6850.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/uart/baudrate6850.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BaudRate6850-BaudRate6850_beh " "Found design unit 1: BaudRate6850-BaudRate6850_beh" {  } { { "../../MultiComp (VHDL Template)/Components/UART/BaudRate6850.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/BaudRate6850.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624029458913 ""} { "Info" "ISGN_ENTITY_NAME" "1 BaudRate6850 " "Found entity 1: BaudRate6850" {  } { { "../../MultiComp (VHDL Template)/Components/UART/BaudRate6850.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/BaudRate6850.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624029458913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029458913 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ANSITerm1 " "Elaborating entity \"ANSITerm1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624029458996 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o_UsrLed ANSITerm1.vhd(58) " "VHDL Signal Declaration warning at ANSITerm1.vhd(58): used explicit default value for signal \"o_UsrLed\" because signal was never assigned a value" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/ANSITerm1.vhd" 58 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1624029458998 "|ANSITerm1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debouncer Debouncer:debounceReset " "Elaborating entity \"Debouncer\" for hierarchy \"Debouncer:debounceReset\"" {  } { { "ANSITerm1.vhd" "debounceReset" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/ANSITerm1.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624029459015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IOP16 IOP16:IOP16 " "Elaborating entity \"IOP16\" for hierarchy \"IOP16:IOP16\"" {  } { { "ANSITerm1.vhd" "IOP16" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/ANSITerm1.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624029459032 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_OP_NOP IOP16.vhd(75) " "Verilog HDL or VHDL warning at IOP16.vhd(75): object \"w_OP_NOP\" assigned a value but never read" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16.vhd" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624029459033 "|ANSITerm1|IOP16:IOP16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_zBit IOP16.vhd(219) " "Inferred latch for \"w_zBit\" at IOP16.vhd(219)" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16.vhd" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029459039 "|ANSITerm1|IOP16:IOP16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GrayCounter IOP16:IOP16\|GrayCounter:greyLow " "Elaborating entity \"GrayCounter\" for hierarchy \"IOP16:IOP16\|GrayCounter:greyLow\"" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16.vhd" "greyLow" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624029459054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IOP_ROM IOP16:IOP16\|IOP_ROM:\\GEN_256W_INST_ROM:IopRom " "Elaborating entity \"IOP_ROM\" for hierarchy \"IOP16:IOP16\|IOP_ROM:\\GEN_256W_INST_ROM:IopRom\"" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16.vhd" "\\GEN_256W_INST_ROM:IopRom" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624029459086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IOP16:IOP16\|IOP_ROM:\\GEN_256W_INST_ROM:IopRom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"IOP16:IOP16\|IOP_ROM:\\GEN_256W_INST_ROM:IopRom\|altsyncram:altsyncram_component\"" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ROMs/IOP_ROM_ANSI1/IOP_ROM.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ROMs/IOP_ROM_ANSI1/IOP_ROM.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624029459183 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IOP16:IOP16\|IOP_ROM:\\GEN_256W_INST_ROM:IopRom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"IOP16:IOP16\|IOP_ROM:\\GEN_256W_INST_ROM:IopRom\|altsyncram:altsyncram_component\"" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ROMs/IOP_ROM_ANSI1/IOP_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ROMs/IOP_ROM_ANSI1/IOP_ROM.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624029459206 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IOP16:IOP16\|IOP_ROM:\\GEN_256W_INST_ROM:IopRom\|altsyncram:altsyncram_component " "Instantiated megafunction \"IOP16:IOP16\|IOP_ROM:\\GEN_256W_INST_ROM:IopRom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029459207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029459207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029459207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029459207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029459207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029459207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029459207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029459207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029459207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029459207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029459207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029459207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029459207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029459207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029459207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029459207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029459207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029459207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029459207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029459207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif " "Parameter \"init_file\" = \"../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029459207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029459207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029459207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029459207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029459207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029459207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029459207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029459207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029459207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029459207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029459207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029459207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029459207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029459207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029459207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029459207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029459207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029459207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029459207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029459207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029459207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029459207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029459207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029459207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029459207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029459207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029459207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029459207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=IORO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=IORO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029459207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029459207 ""}  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ROMs/IOP_ROM_ANSI1/IOP_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ROMs/IOP_ROM_ANSI1/IOP_ROM.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624029459207 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[0\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[0\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif" {  } { { "db/altsyncram_gd54.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/db/altsyncram_gd54.tdf" 57 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029459280 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[1\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[1\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif" {  } { { "db/altsyncram_gd54.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/db/altsyncram_gd54.tdf" 60 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029459280 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[2\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[2\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif" {  } { { "db/altsyncram_gd54.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/db/altsyncram_gd54.tdf" 63 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029459281 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[3\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[3\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif" {  } { { "db/altsyncram_gd54.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/db/altsyncram_gd54.tdf" 66 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029459281 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[4\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[4\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif" {  } { { "db/altsyncram_gd54.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/db/altsyncram_gd54.tdf" 69 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029459281 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[5\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[5\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif" {  } { { "db/altsyncram_gd54.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/db/altsyncram_gd54.tdf" 72 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029459281 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[6\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[6\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif" {  } { { "db/altsyncram_gd54.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/db/altsyncram_gd54.tdf" 75 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029459281 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[7\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[7\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif" {  } { { "db/altsyncram_gd54.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/db/altsyncram_gd54.tdf" 78 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029459281 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[8\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[8\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif" {  } { { "db/altsyncram_gd54.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/db/altsyncram_gd54.tdf" 81 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029459281 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[9\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[9\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif" {  } { { "db/altsyncram_gd54.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/db/altsyncram_gd54.tdf" 84 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029459281 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[10\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[10\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif" {  } { { "db/altsyncram_gd54.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/db/altsyncram_gd54.tdf" 87 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029459281 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[11\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[11\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif" {  } { { "db/altsyncram_gd54.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/db/altsyncram_gd54.tdf" 90 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029459281 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[12\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[12\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif" {  } { { "db/altsyncram_gd54.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/db/altsyncram_gd54.tdf" 93 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029459281 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[13\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[13\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif" {  } { { "db/altsyncram_gd54.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/db/altsyncram_gd54.tdf" 96 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029459282 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[14\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[14\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif" {  } { { "db/altsyncram_gd54.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/db/altsyncram_gd54.tdf" 99 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029459282 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[15\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[15\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif" {  } { { "db/altsyncram_gd54.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/db/altsyncram_gd54.tdf" 102 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029459282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gd54.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gd54.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gd54 " "Found entity 1: altsyncram_gd54" {  } { { "db/altsyncram_gd54.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/db/altsyncram_gd54.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624029459282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029459282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gd54 IOP16:IOP16\|IOP_ROM:\\GEN_256W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_gd54:auto_generated " "Elaborating entity \"altsyncram_gd54\" for hierarchy \"IOP16:IOP16\|IOP_ROM:\\GEN_256W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_gd54:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624029459283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bs53.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bs53.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bs53 " "Found entity 1: altsyncram_bs53" {  } { { "db/altsyncram_bs53.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/db/altsyncram_bs53.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624029459375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029459375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bs53 IOP16:IOP16\|IOP_ROM:\\GEN_256W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_gd54:auto_generated\|altsyncram_bs53:altsyncram1 " "Elaborating entity \"altsyncram_bs53\" for hierarchy \"IOP16:IOP16\|IOP_ROM:\\GEN_256W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_gd54:auto_generated\|altsyncram_bs53:altsyncram1\"" {  } { { "db/altsyncram_gd54.tdf" "altsyncram1" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/db/altsyncram_gd54.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624029459376 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 11 C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif " "Memory depth (256) in the design file differs from memory depth (11) in the Memory Initialization File \"C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm01/ANSITerm01.mif\" -- setting initial value for remaining addresses to 0" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ROMs/IOP_ROM_ANSI1/IOP_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ROMs/IOP_ROM_ANSI1/IOP_ROM.vhd" 60 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1624029459384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom IOP16:IOP16\|IOP_ROM:\\GEN_256W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_gd54:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"IOP16:IOP16\|IOP_ROM:\\GEN_256W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_gd54:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_gd54.tdf" "mgl_prim2" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/db/altsyncram_gd54.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624029459617 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IOP16:IOP16\|IOP_ROM:\\GEN_256W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_gd54:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"IOP16:IOP16\|IOP_ROM:\\GEN_256W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_gd54:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_gd54.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/db/altsyncram_gd54.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624029459645 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IOP16:IOP16\|IOP_ROM:\\GEN_256W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_gd54:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"IOP16:IOP16\|IOP_ROM:\\GEN_256W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_gd54:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029459646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029459646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029459646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1229935183 " "Parameter \"NODE_NAME\" = \"1229935183\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029459646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029459646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029459646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029459646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029459646 ""}  } { { "db/altsyncram_gd54.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/db/altsyncram_gd54.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624029459646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter IOP16:IOP16\|IOP_ROM:\\GEN_256W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_gd54:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"IOP16:IOP16\|IOP_ROM:\\GEN_256W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_gd54:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624029459859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl IOP16:IOP16\|IOP_ROM:\\GEN_256W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_gd54:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"IOP16:IOP16\|IOP_ROM:\\GEN_256W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_gd54:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624029460067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr IOP16:IOP16\|IOP_ROM:\\GEN_256W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_gd54:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"IOP16:IOP16\|IOP_ROM:\\GEN_256W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_gd54:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624029460258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile8x8 IOP16:IOP16\|RegFile8x8:RegFile " "Elaborating entity \"RegFile8x8\" for hierarchy \"IOP16:IOP16\|RegFile8x8:RegFile\"" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16.vhd" "RegFile" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624029460321 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DataOut\[0\] RegFile8x8.vhd(48) " "Inferred latch for \"o_DataOut\[0\]\" at RegFile8x8.vhd(48)" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029460325 "|ANSITerm1|IOP16:IOP16|RegFile8x8:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DataOut\[1\] RegFile8x8.vhd(48) " "Inferred latch for \"o_DataOut\[1\]\" at RegFile8x8.vhd(48)" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029460325 "|ANSITerm1|IOP16:IOP16|RegFile8x8:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DataOut\[2\] RegFile8x8.vhd(48) " "Inferred latch for \"o_DataOut\[2\]\" at RegFile8x8.vhd(48)" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029460326 "|ANSITerm1|IOP16:IOP16|RegFile8x8:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DataOut\[3\] RegFile8x8.vhd(48) " "Inferred latch for \"o_DataOut\[3\]\" at RegFile8x8.vhd(48)" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029460326 "|ANSITerm1|IOP16:IOP16|RegFile8x8:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DataOut\[4\] RegFile8x8.vhd(48) " "Inferred latch for \"o_DataOut\[4\]\" at RegFile8x8.vhd(48)" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029460326 "|ANSITerm1|IOP16:IOP16|RegFile8x8:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DataOut\[5\] RegFile8x8.vhd(48) " "Inferred latch for \"o_DataOut\[5\]\" at RegFile8x8.vhd(48)" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029460326 "|ANSITerm1|IOP16:IOP16|RegFile8x8:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DataOut\[6\] RegFile8x8.vhd(48) " "Inferred latch for \"o_DataOut\[6\]\" at RegFile8x8.vhd(48)" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029460326 "|ANSITerm1|IOP16:IOP16|RegFile8x8:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DataOut\[7\] RegFile8x8.vhd(48) " "Inferred latch for \"o_DataOut\[7\]\" at RegFile8x8.vhd(48)" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029460326 "|ANSITerm1|IOP16:IOP16|RegFile8x8:RegFile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANSIDisplayVGA ANSIDisplayVGA:ANSIDisplay " "Elaborating entity \"ANSIDisplayVGA\" for hierarchy \"ANSIDisplayVGA:ANSIDisplay\"" {  } { { "ANSITerm1.vhd" "ANSIDisplay" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/ANSITerm1.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624029460342 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "func_reset ANSIDisplayVGA.vhd(112) " "Verilog HDL or VHDL warning at ANSIDisplayVGA.vhd(112): object \"func_reset\" assigned a value but never read" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/ANSIDisplayVGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/ANSIDisplayVGA.vhd" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624029460345 "|ANSITerm1|ANSIDisplayVGA:ANSIDisplay"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CGABoldRomReduced ANSIDisplayVGA:ANSIDisplay\|CGABoldRomReduced:\\GEN_REDUCED_CHARS:fontRom " "Elaborating entity \"CGABoldRomReduced\" for hierarchy \"ANSIDisplayVGA:ANSIDisplay\|CGABoldRomReduced:\\GEN_REDUCED_CHARS:fontRom\"" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/ANSIDisplayVGA.vhd" "\\GEN_REDUCED_CHARS:fontRom" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/ANSIDisplayVGA.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624029460510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ANSIDisplayVGA:ANSIDisplay\|CGABoldRomReduced:\\GEN_REDUCED_CHARS:fontRom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ANSIDisplayVGA:ANSIDisplay\|CGABoldRomReduced:\\GEN_REDUCED_CHARS:fontRom\|altsyncram:altsyncram_component\"" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/CGABoldRomReduced.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/CGABoldRomReduced.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624029460545 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ANSIDisplayVGA:ANSIDisplay\|CGABoldRomReduced:\\GEN_REDUCED_CHARS:fontRom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ANSIDisplayVGA:ANSIDisplay\|CGABoldRomReduced:\\GEN_REDUCED_CHARS:fontRom\|altsyncram:altsyncram_component\"" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/CGABoldRomReduced.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/CGABoldRomReduced.vhd" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624029460559 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ANSIDisplayVGA:ANSIDisplay\|CGABoldRomReduced:\\GEN_REDUCED_CHARS:fontRom\|altsyncram:altsyncram_component " "Instantiated megafunction \"ANSIDisplayVGA:ANSIDisplay\|CGABoldRomReduced:\\GEN_REDUCED_CHARS:fontRom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBoldReduced.HEX " "Parameter \"init_file\" = \"../../MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBoldReduced.HEX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460560 ""}  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/CGABoldRomReduced.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/CGABoldRomReduced.vhd" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624029460560 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[0\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBoldReduced.HEX and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBoldReduced.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[0\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBoldReduced.HEX and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBoldReduced.HEX" {  } { { "db/altsyncram_5tv3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/db/altsyncram_5tv3.tdf" 211 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029460680 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[1\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBoldReduced.HEX and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBoldReduced.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[1\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBoldReduced.HEX and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBoldReduced.HEX" {  } { { "db/altsyncram_5tv3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/db/altsyncram_5tv3.tdf" 214 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029460681 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[2\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBoldReduced.HEX and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBoldReduced.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[2\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBoldReduced.HEX and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBoldReduced.HEX" {  } { { "db/altsyncram_5tv3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/db/altsyncram_5tv3.tdf" 217 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029460682 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[3\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBoldReduced.HEX and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBoldReduced.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[3\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBoldReduced.HEX and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBoldReduced.HEX" {  } { { "db/altsyncram_5tv3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/db/altsyncram_5tv3.tdf" 220 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029460682 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[4\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBoldReduced.HEX and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBoldReduced.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[4\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBoldReduced.HEX and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBoldReduced.HEX" {  } { { "db/altsyncram_5tv3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/db/altsyncram_5tv3.tdf" 223 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029460682 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[5\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBoldReduced.HEX and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBoldReduced.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[5\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBoldReduced.HEX and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBoldReduced.HEX" {  } { { "db/altsyncram_5tv3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/db/altsyncram_5tv3.tdf" 226 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029460682 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[6\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBoldReduced.HEX and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBoldReduced.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[6\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBoldReduced.HEX and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBoldReduced.HEX" {  } { { "db/altsyncram_5tv3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/db/altsyncram_5tv3.tdf" 229 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029460683 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[7\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBoldReduced.HEX and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBoldReduced.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[7\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBoldReduced.HEX and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBoldReduced.HEX" {  } { { "db/altsyncram_5tv3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/db/altsyncram_5tv3.tdf" 232 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029460683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tv3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tv3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tv3 " "Found entity 1: altsyncram_5tv3" {  } { { "db/altsyncram_5tv3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/db/altsyncram_5tv3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624029460684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029460684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tv3 ANSIDisplayVGA:ANSIDisplay\|CGABoldRomReduced:\\GEN_REDUCED_CHARS:fontRom\|altsyncram:altsyncram_component\|altsyncram_5tv3:auto_generated " "Elaborating entity \"altsyncram_5tv3\" for hierarchy \"ANSIDisplayVGA:ANSIDisplay\|CGABoldRomReduced:\\GEN_REDUCED_CHARS:fontRom\|altsyncram:altsyncram_component\|altsyncram_5tv3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624029460685 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "CGAFontBoldReduced.HEX 32 10 " "Width of data items in \"CGAFontBoldReduced.HEX\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 32 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "1 CGAFontBoldReduced.HEX " "Data at line (1) of memory initialization file \"CGAFontBoldReduced.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBoldReduced.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBoldReduced.HEX" 1 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1624029460694 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 CGAFontBoldReduced.HEX " "Data at line (2) of memory initialization file \"CGAFontBoldReduced.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBoldReduced.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBoldReduced.HEX" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1624029460694 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 CGAFontBoldReduced.HEX " "Data at line (3) of memory initialization file \"CGAFontBoldReduced.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBoldReduced.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBoldReduced.HEX" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1624029460694 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 CGAFontBoldReduced.HEX " "Data at line (4) of memory initialization file \"CGAFontBoldReduced.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBoldReduced.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBoldReduced.HEX" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1624029460694 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 CGAFontBoldReduced.HEX " "Data at line (5) of memory initialization file \"CGAFontBoldReduced.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBoldReduced.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBoldReduced.HEX" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1624029460694 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 CGAFontBoldReduced.HEX " "Data at line (6) of memory initialization file \"CGAFontBoldReduced.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBoldReduced.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBoldReduced.HEX" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1624029460694 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 CGAFontBoldReduced.HEX " "Data at line (7) of memory initialization file \"CGAFontBoldReduced.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBoldReduced.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBoldReduced.HEX" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1624029460694 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 CGAFontBoldReduced.HEX " "Data at line (8) of memory initialization file \"CGAFontBoldReduced.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBoldReduced.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBoldReduced.HEX" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1624029460694 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 CGAFontBoldReduced.HEX " "Data at line (9) of memory initialization file \"CGAFontBoldReduced.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBoldReduced.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBoldReduced.HEX" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1624029460694 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 CGAFontBoldReduced.HEX " "Data at line (10) of memory initialization file \"CGAFontBoldReduced.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBoldReduced.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBoldReduced.HEX" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1624029460694 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBoldReduced.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBoldReduced.HEX" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1624029460694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayRam2K ANSIDisplayVGA:ANSIDisplay\|DisplayRam2K:\\GEN_2KRAM:dispCharRam " "Elaborating entity \"DisplayRam2K\" for hierarchy \"ANSIDisplayVGA:ANSIDisplay\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\"" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/ANSIDisplayVGA.vhd" "\\GEN_2KRAM:dispCharRam" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/ANSIDisplayVGA.vhd" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624029460736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ANSIDisplayVGA:ANSIDisplay\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ANSIDisplayVGA:ANSIDisplay\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\"" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/DisplayRam2K.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/DisplayRam2K.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624029460772 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ANSIDisplayVGA:ANSIDisplay\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ANSIDisplayVGA:ANSIDisplay\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\"" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/DisplayRam2K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/DisplayRam2K.vhd" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624029460790 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ANSIDisplayVGA:ANSIDisplay\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component " "Instantiated megafunction \"ANSIDisplayVGA:ANSIDisplay\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029460791 ""}  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/DisplayRam2K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/DisplayRam2K.vhd" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624029460791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ldr3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ldr3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ldr3 " "Found entity 1: altsyncram_ldr3" {  } { { "db/altsyncram_ldr3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/db/altsyncram_ldr3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624029460882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029460882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ldr3 ANSIDisplayVGA:ANSIDisplay\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\|altsyncram_ldr3:auto_generated " "Elaborating entity \"altsyncram_ldr3\" for hierarchy \"ANSIDisplayVGA:ANSIDisplay\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\|altsyncram_ldr3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624029460883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Wrap_Keyboard Wrap_Keyboard:KEYBOARD " "Elaborating entity \"Wrap_Keyboard\" for hierarchy \"Wrap_Keyboard:KEYBOARD\"" {  } { { "ANSITerm1.vhd" "KEYBOARD" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/ANSITerm1.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624029460919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard_to_ascii Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard " "Elaborating entity \"ps2_keyboard_to_ascii\" for hierarchy \"Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\"" {  } { { "../../MultiComp (VHDL Template)/Components/PS2KB/ps2_Wrapped/Wrap_Keyboard.vhd" "ps2Keyboard" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/ps2_Wrapped/Wrap_Keyboard.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624029460930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0 " "Elaborating entity \"ps2_keyboard\" for hierarchy \"Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\"" {  } { { "../../MultiComp (VHDL Template)/Components/PS2KB/ps2_Wrapped/ps2_keyboard_to_ascii.vhd" "ps2_keyboard_0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/ps2_Wrapped/ps2_keyboard_to_ascii.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624029460982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk " "Elaborating entity \"debounce\" for hierarchy \"Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\"" {  } { { "../../MultiComp (VHDL Template)/Components/PS2KB/ps2_Wrapped/ps2_keyboard.vhd" "debounce_ps2_clk" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/ps2_Wrapped/ps2_keyboard.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624029461004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudRate6850 BaudRate6850:BAUDRATEGEN " "Elaborating entity \"BaudRate6850\" for hierarchy \"BaudRate6850:BAUDRATEGEN\"" {  } { { "ANSITerm1.vhd" "BAUDRATEGEN" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/ANSITerm1.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624029461017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufferedUART bufferedUART:UART " "Elaborating entity \"bufferedUART\" for hierarchy \"bufferedUART:UART\"" {  } { { "ANSITerm1.vhd" "UART" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/ANSITerm1.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624029461025 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1624029461289 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.06.18.11:17:45 Progress: Loading sld1444e96f/alt_sld_fab_wrapper_hw.tcl " "2021.06.18.11:17:45 Progress: Loading sld1444e96f/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029465592 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029468249 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029468371 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029470647 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029470773 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029470907 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029471105 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029471117 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029471117 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1624029471976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1444e96f/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1444e96f/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld1444e96f/alt_sld_fab.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/db/ip/sld1444e96f/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624029472331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029472331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624029472472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029472472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624029472476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029472476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624029472558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029472558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624029472696 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624029472696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029472696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624029472812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029472812 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "IOP16:IOP16\|periphAdr\[1\] " "Found clock multiplexer IOP16:IOP16\|periphAdr\[1\]" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16.vhd" 49 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1624029474222 "|ANSITerm1|IOP16:IOP16|periphAdr[1]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "IOP16:IOP16\|periphAdr\[2\] " "Found clock multiplexer IOP16:IOP16\|periphAdr\[2\]" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16.vhd" 49 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1624029474222 "|ANSITerm1|IOP16:IOP16|periphAdr[2]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "IOP16:IOP16\|periphAdr\[3\] " "Found clock multiplexer IOP16:IOP16\|periphAdr\[3\]" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16.vhd" 49 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1624029474222 "|ANSITerm1|IOP16:IOP16|periphAdr[3]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "IOP16:IOP16\|periphAdr\[4\] " "Found clock multiplexer IOP16:IOP16\|periphAdr\[4\]" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16.vhd" 49 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1624029474222 "|ANSITerm1|IOP16:IOP16|periphAdr[4]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "IOP16:IOP16\|periphAdr\[5\] " "Found clock multiplexer IOP16:IOP16\|periphAdr\[5\]" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16.vhd" 49 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1624029474222 "|ANSITerm1|IOP16:IOP16|periphAdr[5]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "IOP16:IOP16\|periphAdr\[6\] " "Found clock multiplexer IOP16:IOP16\|periphAdr\[6\]" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16.vhd" 49 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1624029474222 "|ANSITerm1|IOP16:IOP16|periphAdr[6]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "IOP16:IOP16\|periphAdr\[7\] " "Found clock multiplexer IOP16:IOP16\|periphAdr\[7\]" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16.vhd" 49 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1624029474222 "|ANSITerm1|IOP16:IOP16|periphAdr[7]"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1624029474222 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "bufferedUART:UART\|rxBuffer_rtl_0 " "Inferred dual-clock RAM node \"bufferedUART:UART\|rxBuffer_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1624029474883 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "bufferedUART:UART\|rxBuffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"bufferedUART:UART\|rxBuffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1624029478077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1624029478077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1624029478077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1624029478077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1624029478077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1624029478077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1624029478077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1624029478077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1624029478077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1624029478077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1624029478077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1624029478077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1624029478077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1624029478077 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1624029478077 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1624029478077 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ANSIDisplayVGA:ANSIDisplay\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ANSIDisplayVGA:ANSIDisplay\|Mod0\"" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/ANSIDisplayVGA.vhd" "Mod0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/ANSIDisplayVGA.vhd" 329 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1624029478078 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ANSIDisplayVGA:ANSIDisplay\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ANSIDisplayVGA:ANSIDisplay\|Mod1\"" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/ANSIDisplayVGA.vhd" "Mod1" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/ANSIDisplayVGA.vhd" 330 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1624029478078 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1624029478078 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bufferedUART:UART\|altsyncram:rxBuffer_rtl_0 " "Elaborated megafunction instantiation \"bufferedUART:UART\|altsyncram:rxBuffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624029478138 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bufferedUART:UART\|altsyncram:rxBuffer_rtl_0 " "Instantiated megafunction \"bufferedUART:UART\|altsyncram:rxBuffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029478138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029478138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029478138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029478138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029478138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029478138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029478138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029478138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029478138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029478138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029478138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029478138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029478138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029478138 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624029478138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3ce1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3ce1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3ce1 " "Found entity 1: altsyncram_3ce1" {  } { { "db/altsyncram_3ce1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/db/altsyncram_3ce1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624029478212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029478212 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ANSIDisplayVGA:ANSIDisplay\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ANSIDisplayVGA:ANSIDisplay\|lpm_divide:Mod0\"" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/ANSIDisplayVGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/ANSIDisplayVGA.vhd" 329 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624029478279 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ANSIDisplayVGA:ANSIDisplay\|lpm_divide:Mod0 " "Instantiated megafunction \"ANSIDisplayVGA:ANSIDisplay\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029478280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 13 " "Parameter \"LPM_WIDTHD\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029478280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029478280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624029478280 ""}  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/ANSIDisplayVGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/ANSIDisplayVGA.vhd" 329 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624029478280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_icm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_icm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_icm " "Found entity 1: lpm_divide_icm" {  } { { "db/lpm_divide_icm.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/db/lpm_divide_icm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624029478336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029478336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/db/sign_div_unsign_7nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624029478363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029478363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2af " "Found entity 1: alt_u_div_2af" {  } { { "db/alt_u_div_2af.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/db/alt_u_div_2af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624029478415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029478415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624029478543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029478543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624029478606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029478606 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_PS2_CLK " "bidirectional pin \"io_PS2_CLK\" has no driver" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/ANSITerm1.vhd" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624029479238 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_PS2_DAT " "bidirectional pin \"io_PS2_DAT\" has no driver" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/ANSITerm1.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624029479238 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1624029479238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IOP16:IOP16\|RegFile8x8:RegFile\|o_DataOut\[0\] " "Latch IOP16:IOP16\|RegFile8x8:RegFile\|o_DataOut\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IOP16:IOP16\|IOP_ROM:\\GEN_256W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_gd54:auto_generated\|altsyncram_bs53:altsyncram1\|q_a\[11\] " "Ports D and ENA on the latch are fed by the same signal IOP16:IOP16\|IOP_ROM:\\GEN_256W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_gd54:auto_generated\|altsyncram_bs53:altsyncram1\|q_a\[11\]" {  } { { "db/altsyncram_bs53.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/db/altsyncram_bs53.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624029479250 ""}  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624029479250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IOP16:IOP16\|RegFile8x8:RegFile\|o_DataOut\[1\] " "Latch IOP16:IOP16\|RegFile8x8:RegFile\|o_DataOut\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IOP16:IOP16\|IOP_ROM:\\GEN_256W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_gd54:auto_generated\|altsyncram_bs53:altsyncram1\|q_a\[11\] " "Ports D and ENA on the latch are fed by the same signal IOP16:IOP16\|IOP_ROM:\\GEN_256W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_gd54:auto_generated\|altsyncram_bs53:altsyncram1\|q_a\[11\]" {  } { { "db/altsyncram_bs53.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/db/altsyncram_bs53.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624029479250 ""}  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624029479250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IOP16:IOP16\|RegFile8x8:RegFile\|o_DataOut\[2\] " "Latch IOP16:IOP16\|RegFile8x8:RegFile\|o_DataOut\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IOP16:IOP16\|IOP_ROM:\\GEN_256W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_gd54:auto_generated\|altsyncram_bs53:altsyncram1\|q_a\[11\] " "Ports D and ENA on the latch are fed by the same signal IOP16:IOP16\|IOP_ROM:\\GEN_256W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_gd54:auto_generated\|altsyncram_bs53:altsyncram1\|q_a\[11\]" {  } { { "db/altsyncram_bs53.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/db/altsyncram_bs53.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624029479251 ""}  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624029479251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IOP16:IOP16\|RegFile8x8:RegFile\|o_DataOut\[3\] " "Latch IOP16:IOP16\|RegFile8x8:RegFile\|o_DataOut\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IOP16:IOP16\|IOP_ROM:\\GEN_256W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_gd54:auto_generated\|altsyncram_bs53:altsyncram1\|q_a\[11\] " "Ports D and ENA on the latch are fed by the same signal IOP16:IOP16\|IOP_ROM:\\GEN_256W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_gd54:auto_generated\|altsyncram_bs53:altsyncram1\|q_a\[11\]" {  } { { "db/altsyncram_bs53.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/db/altsyncram_bs53.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624029479251 ""}  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624029479251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IOP16:IOP16\|RegFile8x8:RegFile\|o_DataOut\[4\] " "Latch IOP16:IOP16\|RegFile8x8:RegFile\|o_DataOut\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IOP16:IOP16\|IOP_ROM:\\GEN_256W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_gd54:auto_generated\|altsyncram_bs53:altsyncram1\|q_a\[11\] " "Ports D and ENA on the latch are fed by the same signal IOP16:IOP16\|IOP_ROM:\\GEN_256W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_gd54:auto_generated\|altsyncram_bs53:altsyncram1\|q_a\[11\]" {  } { { "db/altsyncram_bs53.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/db/altsyncram_bs53.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624029479251 ""}  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624029479251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IOP16:IOP16\|RegFile8x8:RegFile\|o_DataOut\[5\] " "Latch IOP16:IOP16\|RegFile8x8:RegFile\|o_DataOut\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IOP16:IOP16\|IOP_ROM:\\GEN_256W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_gd54:auto_generated\|altsyncram_bs53:altsyncram1\|q_a\[11\] " "Ports D and ENA on the latch are fed by the same signal IOP16:IOP16\|IOP_ROM:\\GEN_256W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_gd54:auto_generated\|altsyncram_bs53:altsyncram1\|q_a\[11\]" {  } { { "db/altsyncram_bs53.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/db/altsyncram_bs53.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624029479251 ""}  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624029479251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IOP16:IOP16\|RegFile8x8:RegFile\|o_DataOut\[6\] " "Latch IOP16:IOP16\|RegFile8x8:RegFile\|o_DataOut\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IOP16:IOP16\|IOP_ROM:\\GEN_256W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_gd54:auto_generated\|altsyncram_bs53:altsyncram1\|q_a\[11\] " "Ports D and ENA on the latch are fed by the same signal IOP16:IOP16\|IOP_ROM:\\GEN_256W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_gd54:auto_generated\|altsyncram_bs53:altsyncram1\|q_a\[11\]" {  } { { "db/altsyncram_bs53.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/db/altsyncram_bs53.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624029479251 ""}  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624029479251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IOP16:IOP16\|RegFile8x8:RegFile\|o_DataOut\[7\] " "Latch IOP16:IOP16\|RegFile8x8:RegFile\|o_DataOut\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IOP16:IOP16\|IOP_ROM:\\GEN_256W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_gd54:auto_generated\|altsyncram_bs53:altsyncram1\|q_a\[11\] " "Ports D and ENA on the latch are fed by the same signal IOP16:IOP16\|IOP_ROM:\\GEN_256W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_gd54:auto_generated\|altsyncram_bs53:altsyncram1\|q_a\[11\]" {  } { { "db/altsyncram_bs53.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/db/altsyncram_bs53.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624029479251 ""}  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624029479251 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/ANSIDisplayVGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/ANSIDisplayVGA.vhd" 540 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1624029479259 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1624029479259 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_UsrLed VCC " "Pin \"o_UsrLed\" is stuck at VCC" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/ANSITerm1.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624029481684 "|ANSITerm1|o_UsrLed"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1624029481684 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624029481895 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1624029488829 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "IOP16:IOP16\|w_lowCount\[1\] " "Logic cell \"IOP16:IOP16\|w_lowCount\[1\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16.vhd" "w_lowCount\[1\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16.vhd" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1624029488854 ""} { "Info" "ISCL_SCL_CELL_NAME" "IOP16:IOP16\|w_lowCount\[0\] " "Logic cell \"IOP16:IOP16\|w_lowCount\[0\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16.vhd" "w_lowCount\[0\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16.vhd" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1624029488854 ""} { "Info" "ISCL_SCL_CELL_NAME" "IOP16:IOP16\|w_lowCount\[2\] " "Logic cell \"IOP16:IOP16\|w_lowCount\[2\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16.vhd" "w_lowCount\[2\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16.vhd" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1624029488854 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1624029488854 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1624029490407 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624029490407 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serSelect " "No output dependent on input pin \"serSelect\"" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/ANSITerm1.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624029490697 "|ANSITerm1|serSelect"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_key1 " "No output dependent on input pin \"i_key1\"" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/ANSITerm1.vhd" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624029490697 "|ANSITerm1|i_key1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1624029490697 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2515 " "Implemented 2515 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1624029490698 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1624029490698 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1624029490698 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2443 " "Implemented 2443 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1624029490698 ""} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Implemented 48 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1624029490698 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1624029490698 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624029490782 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 18 11:18:10 2021 " "Processing ended: Fri Jun 18 11:18:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624029490782 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624029490782 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:20 " "Total CPU time (on all processors): 00:01:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624029490782 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624029490782 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1624029492432 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624029492432 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 18 11:18:11 2021 " "Processing started: Fri Jun 18 11:18:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624029492432 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1624029492432 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ANSITerm1 -c ANSITerm1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ANSITerm1 -c ANSITerm1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1624029492433 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1624029492588 ""}
{ "Info" "0" "" "Project  = ANSITerm1" {  } {  } 0 0 "Project  = ANSITerm1" 0 0 "Fitter" 0 0 1624029492589 ""}
{ "Info" "0" "" "Revision = ANSITerm1" {  } {  } 0 0 "Revision = ANSITerm1" 0 0 "Fitter" 0 0 1624029492589 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1624029492754 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1624029492755 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ANSITerm1 EP4CE15F23C8 " "Selected device EP4CE15F23C8 for design \"ANSITerm1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1624029492792 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1624029492856 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1624029492856 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1624029493059 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1624029493066 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1624029493314 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Device EP4CE30F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1624029493314 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1624029493314 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1624029493314 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1624029493314 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1624029493314 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/" { { 0 { 0 ""} 0 5307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1624029493323 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/" { { 0 { 0 ""} 0 5309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1624029493323 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/" { { 0 { 0 ""} 0 5311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1624029493323 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/" { { 0 { 0 ""} 0 5313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1624029493323 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/" { { 0 { 0 ""} 0 5315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1624029493323 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1624029493323 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1624029493325 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1624029493439 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "The Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1624029494470 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1624029494472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1624029494472 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1624029494472 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1624029494472 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ANSITerm1.sdc " "Synopsys Design Constraints File file not found: 'ANSITerm1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1624029494482 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i_CLOCK_50 " "Node: i_CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ANSIDisplayVGA:ANSIDisplay\|videoR0 i_CLOCK_50 " "Register ANSIDisplayVGA:ANSIDisplay\|videoR0 is being clocked by i_CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1624029494489 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1624029494489 "|ANSITerm1|i_CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IOP16:IOP16\|GrayCounter:greyLow\|Currstate\[0\] " "Node: IOP16:IOP16\|GrayCounter:greyLow\|Currstate\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ANSIDisplayVGA:ANSIDisplay\|dispByteLatch\[7\] IOP16:IOP16\|GrayCounter:greyLow\|Currstate\[0\] " "Register ANSIDisplayVGA:ANSIDisplay\|dispByteLatch\[7\] is being clocked by IOP16:IOP16\|GrayCounter:greyLow\|Currstate\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1624029494489 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1624029494489 "|ANSITerm1|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IOP16:IOP16\|GrayCounter:greyLow\|Currstate\[1\] " "Node: IOP16:IOP16\|GrayCounter:greyLow\|Currstate\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ANSIDisplayVGA:ANSIDisplay\|dataOut\[7\] IOP16:IOP16\|GrayCounter:greyLow\|Currstate\[1\] " "Register ANSIDisplayVGA:ANSIDisplay\|dataOut\[7\] is being clocked by IOP16:IOP16\|GrayCounter:greyLow\|Currstate\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1624029494489 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1624029494489 "|ANSITerm1|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IOP16:IOP16\|IOP_ROM:\\GEN_256W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_gd54:auto_generated\|altsyncram_bs53:altsyncram1\|ram_block3a10~porta_address_reg0 " "Node: IOP16:IOP16\|IOP_ROM:\\GEN_256W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_gd54:auto_generated\|altsyncram_bs53:altsyncram1\|ram_block3a10~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch IOP16:IOP16\|RegFile8x8:RegFile\|o_DataOut\[2\] IOP16:IOP16\|IOP_ROM:\\GEN_256W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_gd54:auto_generated\|altsyncram_bs53:altsyncram1\|ram_block3a10~porta_address_reg0 " "Latch IOP16:IOP16\|RegFile8x8:RegFile\|o_DataOut\[2\] is being clocked by IOP16:IOP16\|IOP_ROM:\\GEN_256W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_gd54:auto_generated\|altsyncram_bs53:altsyncram1\|ram_block3a10~porta_address_reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1624029494489 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1624029494489 "|ANSITerm1|IOP16:IOP16|IOP_ROM:GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_gd54:auto_generated|altsyncram_bs53:altsyncram1|ram_block3a10~porta_address_reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " "Node: Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|ps2_word\[8\] Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " "Register Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|ps2_word\[8\] is being clocked by Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1624029494489 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1624029494489 "|ANSITerm1|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1624029494502 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1624029494502 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1624029494502 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1624029494502 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624029494502 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624029494502 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624029494502 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1624029494502 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_CLOCK_50~input (placed in PIN T2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node i_CLOCK_50~input (placed in PIN T2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1624029494830 ""}  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/ANSITerm1.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/" { { 0 { 0 ""} 0 5295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1624029494830 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1624029494830 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/" { { 0 { 0 ""} 0 4909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1624029494830 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "w_rdUart  " "Automatically promoted node w_rdUart " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1624029494830 ""}  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/ANSITerm1.vhd" 75 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/" { { 0 { 0 ""} 0 1075 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1624029494830 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "w_wrUart  " "Automatically promoted node w_wrUart " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1624029494831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:UART\|process_1~0 " "Destination node bufferedUART:UART\|process_1~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/" { { 0 { 0 ""} 0 1519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624029494831 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1624029494831 ""}  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/ANSITerm1.vhd" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/" { { 0 { 0 ""} 0 1074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1624029494831 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "w_wrTerm  " "Automatically promoted node w_wrTerm " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1624029494831 ""}  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/ANSITerm1.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/" { { 0 { 0 ""} 0 1076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1624029494831 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "Automatically promoted node Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1624029494831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[0\] " "Destination node Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[0\]" {  } { { "../../MultiComp (VHDL Template)/Components/PS2KB/ps2_Wrapped/ps2_keyboard.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/ps2_Wrapped/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/" { { 0 { 0 ""} 0 290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624029494831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[1\] " "Destination node Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[1\]" {  } { { "../../MultiComp (VHDL Template)/Components/PS2KB/ps2_Wrapped/ps2_keyboard.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/ps2_Wrapped/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624029494831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[2\] " "Destination node Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[2\]" {  } { { "../../MultiComp (VHDL Template)/Components/PS2KB/ps2_Wrapped/ps2_keyboard.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/ps2_Wrapped/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624029494831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[3\] " "Destination node Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[3\]" {  } { { "../../MultiComp (VHDL Template)/Components/PS2KB/ps2_Wrapped/ps2_keyboard.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/ps2_Wrapped/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624029494831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[4\] " "Destination node Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[4\]" {  } { { "../../MultiComp (VHDL Template)/Components/PS2KB/ps2_Wrapped/ps2_keyboard.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/ps2_Wrapped/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/" { { 0 { 0 ""} 0 294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624029494831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[5\] " "Destination node Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[5\]" {  } { { "../../MultiComp (VHDL Template)/Components/PS2KB/ps2_Wrapped/ps2_keyboard.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/ps2_Wrapped/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/" { { 0 { 0 ""} 0 295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624029494831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[6\] " "Destination node Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[6\]" {  } { { "../../MultiComp (VHDL Template)/Components/PS2KB/ps2_Wrapped/ps2_keyboard.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/ps2_Wrapped/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/" { { 0 { 0 ""} 0 296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624029494831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[7\] " "Destination node Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[7\]" {  } { { "../../MultiComp (VHDL Template)/Components/PS2KB/ps2_Wrapped/ps2_keyboard.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/ps2_Wrapped/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/" { { 0 { 0 ""} 0 297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624029494831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[8\] " "Destination node Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[8\]" {  } { { "../../MultiComp (VHDL Template)/Components/PS2KB/ps2_Wrapped/ps2_keyboard.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/ps2_Wrapped/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/" { { 0 { 0 ""} 0 298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624029494831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[9\] " "Destination node Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[9\]" {  } { { "../../MultiComp (VHDL Template)/Components/PS2KB/ps2_Wrapped/ps2_keyboard.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/ps2_Wrapped/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/" { { 0 { 0 ""} 0 299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624029494831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1624029494831 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1624029494831 ""}  } { { "../../MultiComp (VHDL Template)/Components/PS2KB/ps2_Wrapped/debounce.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/ps2_Wrapped/debounce.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1624029494831 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IOP16:IOP16\|RegFile8x8:RegFile\|o_DataOut\[7\]~51  " "Automatically promoted node IOP16:IOP16\|RegFile8x8:RegFile\|o_DataOut\[7\]~51 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1624029494832 ""}  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd" 48 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/" { { 0 { 0 ""} 0 3790 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1624029494832 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "w_rdTerm  " "Automatically promoted node w_rdTerm " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1624029494832 ""}  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/ANSITerm1.vhd" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/" { { 0 { 0 ""} 0 1077 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1624029494832 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "bufferedUART:UART\|func_reset  " "Automatically promoted node bufferedUART:UART\|func_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1624029494832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:UART\|dataOut\[0\] " "Destination node bufferedUART:UART\|dataOut\[0\]" {  } { { "../../MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" 198 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624029494832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:UART\|dataOut\[1\] " "Destination node bufferedUART:UART\|dataOut\[1\]" {  } { { "../../MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" 198 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624029494832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:UART\|dataOut\[3\] " "Destination node bufferedUART:UART\|dataOut\[3\]" {  } { { "../../MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" 198 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624029494832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:UART\|dataOut\[7\] " "Destination node bufferedUART:UART\|dataOut\[7\]" {  } { { "../../MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" 198 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624029494832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:UART\|txBuffer\[7\]~0 " "Destination node bufferedUART:UART\|txBuffer\[7\]~0" {  } { { "../../MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" 281 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/" { { 0 { 0 ""} 0 1375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624029494832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:UART\|dataOut\[4\] " "Destination node bufferedUART:UART\|dataOut\[4\]" {  } { { "../../MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" 198 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624029494832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:UART\|dataOut\[5\] " "Destination node bufferedUART:UART\|dataOut\[5\]" {  } { { "../../MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" 198 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624029494832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:UART\|dataOut\[6\] " "Destination node bufferedUART:UART\|dataOut\[6\]" {  } { { "../../MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" 198 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624029494832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:UART\|dataOut\[2\] " "Destination node bufferedUART:UART\|dataOut\[2\]" {  } { { "../../MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" 198 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624029494832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:UART\|rxBuffer~23 " "Destination node bufferedUART:UART\|rxBuffer~23" {  } { { "../../MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/" { { 0 { 0 ""} 0 3034 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624029494832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1624029494832 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1624029494832 ""}  } { { "../../MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" 89 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1624029494832 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Debouncer:debounceReset\|o_PinOut  " "Automatically promoted node Debouncer:debounceReset\|o_PinOut " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1624029494833 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSIDisplayVGA:ANSIDisplay\|cursorVert\[4\] " "Destination node ANSIDisplayVGA:ANSIDisplay\|cursorVert\[4\]" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/ANSIDisplayVGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/ANSIDisplayVGA.vhd" 540 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/" { { 0 { 0 ""} 0 518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624029494833 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSIDisplayVGA:ANSIDisplay\|cursorVert\[1\] " "Destination node ANSIDisplayVGA:ANSIDisplay\|cursorVert\[1\]" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/ANSIDisplayVGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/ANSIDisplayVGA.vhd" 540 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/" { { 0 { 0 ""} 0 521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624029494833 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSIDisplayVGA:ANSIDisplay\|cursorVert\[0\] " "Destination node ANSIDisplayVGA:ANSIDisplay\|cursorVert\[0\]" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/ANSIDisplayVGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/ANSIDisplayVGA.vhd" 540 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/" { { 0 { 0 ""} 0 522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624029494833 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSIDisplayVGA:ANSIDisplay\|dispWR " "Destination node ANSIDisplayVGA:ANSIDisplay\|dispWR" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/ANSIDisplayVGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/ANSIDisplayVGA.vhd" 163 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/" { { 0 { 0 ""} 0 709 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624029494833 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IOP16:IOP16\|w_PC_out\[0\] " "Destination node IOP16:IOP16\|w_PC_out\[0\]" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16.vhd" 178 -1 0 } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IOP16:IOP16\|w_PC_out\[0\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/" { { 0 { 0 ""} 0 1009 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624029494833 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IOP16:IOP16\|w_PC_out\[1\] " "Destination node IOP16:IOP16\|w_PC_out\[1\]" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16.vhd" 178 -1 0 } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IOP16:IOP16\|w_PC_out\[1\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/" { { 0 { 0 ""} 0 1010 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624029494833 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IOP16:IOP16\|w_PC_out\[2\] " "Destination node IOP16:IOP16\|w_PC_out\[2\]" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16.vhd" 178 -1 0 } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IOP16:IOP16\|w_PC_out\[2\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/" { { 0 { 0 ""} 0 1008 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624029494833 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IOP16:IOP16\|w_PC_out\[3\] " "Destination node IOP16:IOP16\|w_PC_out\[3\]" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16.vhd" 178 -1 0 } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IOP16:IOP16\|w_PC_out\[3\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/" { { 0 { 0 ""} 0 992 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624029494833 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IOP16:IOP16\|w_PC_out\[4\] " "Destination node IOP16:IOP16\|w_PC_out\[4\]" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16.vhd" 178 -1 0 } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IOP16:IOP16\|w_PC_out\[4\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/" { { 0 { 0 ""} 0 991 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624029494833 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IOP16:IOP16\|w_PC_out\[5\] " "Destination node IOP16:IOP16\|w_PC_out\[5\]" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16.vhd" 178 -1 0 } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IOP16:IOP16\|w_PC_out\[5\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/" { { 0 { 0 ""} 0 990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624029494833 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1624029494833 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1624029494833 ""}  } { { "../../MultiComp (VHDL Template)/Components/Debounce/Debounce.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/Debounce/Debounce.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/" { { 0 { 0 ""} 0 1060 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1624029494833 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1624029495335 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1624029495338 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1624029495338 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1624029495341 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1624029495346 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1624029495351 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1624029495351 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1624029495353 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1624029495446 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1624029495449 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1624029495449 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_testPts\[1\] " "Node \"o_testPts\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_testPts\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1624029495606 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_testPts\[2\] " "Node \"o_testPts\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_testPts\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1624029495606 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_testPts\[3\] " "Node \"o_testPts\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_testPts\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1624029495606 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_testPts\[4\] " "Node \"o_testPts\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_testPts\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1624029495606 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_testPts\[5\] " "Node \"o_testPts\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_testPts\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1624029495606 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1624029495606 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624029495606 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1624029495622 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1624029496587 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624029497078 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1624029497113 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1624029497830 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624029497830 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1624029498508 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X21_Y20 X30_Y29 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29" {  } { { "loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} { { 12 { 0 ""} 21 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1624029500058 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1624029500058 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1624029500247 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1624029500247 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1624029500247 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624029500249 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.45 " "Total time spent on timing analysis during the Fitter is 0.45 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1624029500434 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1624029500454 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1624029500824 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1624029500825 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1624029501477 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624029502320 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1624029502785 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "8 Cyclone IV E " "8 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "serSelect 3.3-V LVTTL B22 " "Pin serSelect uses I/O standard 3.3-V LVTTL at B22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { serSelect } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "serSelect" } } } } { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/ANSITerm1.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1624029502800 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_key1 3.3-V LVTTL Y13 " "Pin i_key1 uses I/O standard 3.3-V LVTTL at Y13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_key1 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_key1" } } } } { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/ANSITerm1.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1624029502800 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_PS2_CLK 3.3-V LVTTL R1 " "Pin io_PS2_CLK uses I/O standard 3.3-V LVTTL at R1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { io_PS2_CLK } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_PS2_CLK" } } } } { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/ANSITerm1.vhd" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1624029502800 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_PS2_DAT 3.3-V LVTTL R2 " "Pin io_PS2_DAT uses I/O standard 3.3-V LVTTL at R2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { io_PS2_DAT } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_PS2_DAT" } } } } { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/ANSITerm1.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1624029502800 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ucts1 3.3-V LVTTL A13 " "Pin ucts1 uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ucts1 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ucts1" } } } } { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/ANSITerm1.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1624029502800 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_CLOCK_50 3.3-V LVTTL T2 " "Pin i_CLOCK_50 uses I/O standard 3.3-V LVTTL at T2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_CLOCK_50 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_CLOCK_50" } } } } { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/ANSITerm1.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1624029502800 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "urxd1 3.3-V LVTTL B13 " "Pin urxd1 uses I/O standard 3.3-V LVTTL at B13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { urxd1 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "urxd1" } } } } { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/ANSITerm1.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1624029502800 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_n_reset 3.3-V LVTTL W13 " "Pin i_n_reset uses I/O standard 3.3-V LVTTL at W13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_n_reset } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_n_reset" } } } } { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/ANSITerm1.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1624029502800 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1624029502800 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_PS2_CLK a permanently disabled " "Pin io_PS2_CLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { io_PS2_CLK } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_PS2_CLK" } } } } { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/ANSITerm1.vhd" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1624029502803 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_PS2_DAT a permanently disabled " "Pin io_PS2_DAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { io_PS2_DAT } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_PS2_DAT" } } } } { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/ANSITerm1.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1624029502803 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1624029502803 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/output_files/ANSITerm1.fit.smsg " "Generated suppressed messages file C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/ANSITerm1/output_files/ANSITerm1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1624029503029 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 22 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5537 " "Peak virtual memory: 5537 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624029504129 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 18 11:18:24 2021 " "Processing ended: Fri Jun 18 11:18:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624029504129 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624029504129 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624029504129 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1624029504129 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1624029505430 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624029505431 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 18 11:18:25 2021 " "Processing started: Fri Jun 18 11:18:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624029505431 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1624029505431 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ANSITerm1 -c ANSITerm1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ANSITerm1 -c ANSITerm1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1624029505431 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1624029505948 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1624029507036 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1624029507075 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4690 " "Peak virtual memory: 4690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624029507316 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 18 11:18:27 2021 " "Processing ended: Fri Jun 18 11:18:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624029507316 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624029507316 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624029507316 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1624029507316 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1624029507965 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1624029509002 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624029509002 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 18 11:18:28 2021 " "Processing started: Fri Jun 18 11:18:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624029509002 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1624029509002 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ANSITerm1 -c ANSITerm1 " "Command: quartus_sta ANSITerm1 -c ANSITerm1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1624029509002 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1624029509263 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1624029509612 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1624029509613 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624029509694 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624029509694 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "The Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1624029510013 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1624029510096 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1624029510096 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1624029510096 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1624029510096 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ANSITerm1.sdc " "Synopsys Design Constraints File file not found: 'ANSITerm1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1624029510104 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i_CLOCK_50 " "Node: i_CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ANSIDisplayVGA:ANSIDisplay\|videoR0 i_CLOCK_50 " "Register ANSIDisplayVGA:ANSIDisplay\|videoR0 is being clocked by i_CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1624029510111 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1624029510111 "|ANSITerm1|i_CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IOP16:IOP16\|GrayCounter:greyLow\|Currstate\[0\] " "Node: IOP16:IOP16\|GrayCounter:greyLow\|Currstate\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ANSIDisplayVGA:ANSIDisplay\|dispByteLatch\[6\] IOP16:IOP16\|GrayCounter:greyLow\|Currstate\[0\] " "Register ANSIDisplayVGA:ANSIDisplay\|dispByteLatch\[6\] is being clocked by IOP16:IOP16\|GrayCounter:greyLow\|Currstate\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1624029510111 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1624029510111 "|ANSITerm1|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IOP16:IOP16\|IOP_ROM:\\GEN_256W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_gd54:auto_generated\|altsyncram_bs53:altsyncram1\|ram_block3a0~porta_address_reg0 " "Node: IOP16:IOP16\|IOP_ROM:\\GEN_256W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_gd54:auto_generated\|altsyncram_bs53:altsyncram1\|ram_block3a0~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch IOP16:IOP16\|RegFile8x8:RegFile\|o_DataOut\[3\] IOP16:IOP16\|IOP_ROM:\\GEN_256W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_gd54:auto_generated\|altsyncram_bs53:altsyncram1\|ram_block3a0~porta_address_reg0 " "Latch IOP16:IOP16\|RegFile8x8:RegFile\|o_DataOut\[3\] is being clocked by IOP16:IOP16\|IOP_ROM:\\GEN_256W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_gd54:auto_generated\|altsyncram_bs53:altsyncram1\|ram_block3a0~porta_address_reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1624029510111 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1624029510111 "|ANSITerm1|IOP16:IOP16|IOP_ROM:GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_gd54:auto_generated|altsyncram_bs53:altsyncram1|ram_block3a0~porta_address_reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " "Node: Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|ps2_word\[10\] Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " "Register Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|ps2_word\[10\] is being clocked by Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1624029510111 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1624029510111 "|ANSITerm1|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1624029510121 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1624029510121 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1624029510121 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1624029510121 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1624029510134 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.301 " "Worst-case setup slack is 45.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624029510160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624029510160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.301               0.000 altera_reserved_tck  " "   45.301               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624029510160 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624029510160 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.456 " "Worst-case hold slack is 0.456" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624029510166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624029510166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456               0.000 altera_reserved_tck  " "    0.456               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624029510166 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624029510166 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.866 " "Worst-case recovery slack is 96.866" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624029510173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624029510173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.866               0.000 altera_reserved_tck  " "   96.866               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624029510173 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624029510173 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.322 " "Worst-case removal slack is 1.322" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624029510181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624029510181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.322               0.000 altera_reserved_tck  " "    1.322               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624029510181 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624029510181 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.416 " "Worst-case minimum pulse width slack is 49.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624029510186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624029510186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.416               0.000 altera_reserved_tck  " "   49.416               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624029510186 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624029510186 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1624029510231 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1624029510231 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1624029510231 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1624029510231 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 343.251 ns " "Worst Case Available Settling Time: 343.251 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1624029510231 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1624029510231 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1624029510231 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1624029510240 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1624029510278 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1624029510918 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i_CLOCK_50 " "Node: i_CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ANSIDisplayVGA:ANSIDisplay\|videoR0 i_CLOCK_50 " "Register ANSIDisplayVGA:ANSIDisplay\|videoR0 is being clocked by i_CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1624029511191 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1624029511191 "|ANSITerm1|i_CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IOP16:IOP16\|GrayCounter:greyLow\|Currstate\[0\] " "Node: IOP16:IOP16\|GrayCounter:greyLow\|Currstate\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ANSIDisplayVGA:ANSIDisplay\|dispByteLatch\[6\] IOP16:IOP16\|GrayCounter:greyLow\|Currstate\[0\] " "Register ANSIDisplayVGA:ANSIDisplay\|dispByteLatch\[6\] is being clocked by IOP16:IOP16\|GrayCounter:greyLow\|Currstate\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1624029511192 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1624029511192 "|ANSITerm1|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IOP16:IOP16\|IOP_ROM:\\GEN_256W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_gd54:auto_generated\|altsyncram_bs53:altsyncram1\|ram_block3a0~porta_address_reg0 " "Node: IOP16:IOP16\|IOP_ROM:\\GEN_256W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_gd54:auto_generated\|altsyncram_bs53:altsyncram1\|ram_block3a0~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch IOP16:IOP16\|RegFile8x8:RegFile\|o_DataOut\[3\] IOP16:IOP16\|IOP_ROM:\\GEN_256W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_gd54:auto_generated\|altsyncram_bs53:altsyncram1\|ram_block3a0~porta_address_reg0 " "Latch IOP16:IOP16\|RegFile8x8:RegFile\|o_DataOut\[3\] is being clocked by IOP16:IOP16\|IOP_ROM:\\GEN_256W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_gd54:auto_generated\|altsyncram_bs53:altsyncram1\|ram_block3a0~porta_address_reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1624029511192 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1624029511192 "|ANSITerm1|IOP16:IOP16|IOP_ROM:GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_gd54:auto_generated|altsyncram_bs53:altsyncram1|ram_block3a0~porta_address_reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " "Node: Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|ps2_word\[10\] Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " "Register Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|ps2_word\[10\] is being clocked by Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1624029511192 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1624029511192 "|ANSITerm1|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1624029511195 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1624029511195 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1624029511195 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.666 " "Worst-case setup slack is 45.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624029511209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624029511209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.666               0.000 altera_reserved_tck  " "   45.666               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624029511209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624029511209 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624029511230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624029511230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 altera_reserved_tck  " "    0.403               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624029511230 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624029511230 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.074 " "Worst-case recovery slack is 97.074" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624029511235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624029511235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.074               0.000 altera_reserved_tck  " "   97.074               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624029511235 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624029511235 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.227 " "Worst-case removal slack is 1.227" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624029511242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624029511242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.227               0.000 altera_reserved_tck  " "    1.227               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624029511242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624029511242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.262 " "Worst-case minimum pulse width slack is 49.262" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624029511247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624029511247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.262               0.000 altera_reserved_tck  " "   49.262               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624029511247 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624029511247 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1624029511289 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1624029511289 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1624029511289 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1624029511289 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 343.858 ns " "Worst Case Available Settling Time: 343.858 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1624029511289 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1624029511289 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1624029511289 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1624029511295 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i_CLOCK_50 " "Node: i_CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ANSIDisplayVGA:ANSIDisplay\|videoR0 i_CLOCK_50 " "Register ANSIDisplayVGA:ANSIDisplay\|videoR0 is being clocked by i_CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1624029511501 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1624029511501 "|ANSITerm1|i_CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IOP16:IOP16\|GrayCounter:greyLow\|Currstate\[0\] " "Node: IOP16:IOP16\|GrayCounter:greyLow\|Currstate\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ANSIDisplayVGA:ANSIDisplay\|dispByteLatch\[6\] IOP16:IOP16\|GrayCounter:greyLow\|Currstate\[0\] " "Register ANSIDisplayVGA:ANSIDisplay\|dispByteLatch\[6\] is being clocked by IOP16:IOP16\|GrayCounter:greyLow\|Currstate\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1624029511501 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1624029511501 "|ANSITerm1|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IOP16:IOP16\|IOP_ROM:\\GEN_256W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_gd54:auto_generated\|altsyncram_bs53:altsyncram1\|ram_block3a0~porta_address_reg0 " "Node: IOP16:IOP16\|IOP_ROM:\\GEN_256W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_gd54:auto_generated\|altsyncram_bs53:altsyncram1\|ram_block3a0~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch IOP16:IOP16\|RegFile8x8:RegFile\|o_DataOut\[3\] IOP16:IOP16\|IOP_ROM:\\GEN_256W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_gd54:auto_generated\|altsyncram_bs53:altsyncram1\|ram_block3a0~porta_address_reg0 " "Latch IOP16:IOP16\|RegFile8x8:RegFile\|o_DataOut\[3\] is being clocked by IOP16:IOP16\|IOP_ROM:\\GEN_256W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_gd54:auto_generated\|altsyncram_bs53:altsyncram1\|ram_block3a0~porta_address_reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1624029511501 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1624029511501 "|ANSITerm1|IOP16:IOP16|IOP_ROM:GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_gd54:auto_generated|altsyncram_bs53:altsyncram1|ram_block3a0~porta_address_reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " "Node: Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|ps2_word\[10\] Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " "Register Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|ps2_word\[10\] is being clocked by Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1624029511501 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1624029511501 "|ANSITerm1|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1624029511503 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1624029511503 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1624029511503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.272 " "Worst-case setup slack is 48.272" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624029511511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624029511511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.272               0.000 altera_reserved_tck  " "   48.272               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624029511511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624029511511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624029511521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624029511521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 altera_reserved_tck  " "    0.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624029511521 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624029511521 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.574 " "Worst-case recovery slack is 98.574" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624029511529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624029511529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.574               0.000 altera_reserved_tck  " "   98.574               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624029511529 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624029511529 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.559 " "Worst-case removal slack is 0.559" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624029511535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624029511535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.559               0.000 altera_reserved_tck  " "    0.559               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624029511535 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624029511535 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.292 " "Worst-case minimum pulse width slack is 49.292" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624029511539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624029511539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.292               0.000 altera_reserved_tck  " "   49.292               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624029511539 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624029511539 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1624029511587 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1624029511587 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1624029511587 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1624029511587 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 347.429 ns " "Worst Case Available Settling Time: 347.429 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1624029511587 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1624029511587 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1624029511587 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1624029512062 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1624029512063 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 24 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624029512235 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 18 11:18:32 2021 " "Processing ended: Fri Jun 18 11:18:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624029512235 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624029512235 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624029512235 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1624029512235 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Timing Analyzer" 0 -1 1624029513033 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 120 s " "Quartus Prime Full Compilation was successful. 0 errors, 120 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1624029513037 ""}
