--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml display_on_board.twx display_on_board.ncd -o
display_on_board.twr display_on_board.pcf -ucf Nexys4DDR-100T.ucf

Design file:              display_on_board.ncd
Physical constraint file: display_on_board.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.08 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
button      |   -0.688(R)|      FAST  |    2.583(R)|      SLOW  |clock_BUFGP       |   0.000|
reset       |   -0.441(R)|      FAST  |    2.316(R)|      SLOW  |clock_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clock to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
cathodes<0> |        11.218(F)|      SLOW  |         4.455(F)|      FAST  |clock_BUFGP       |   0.000|
cathodes<1> |        10.486(F)|      SLOW  |         4.091(F)|      FAST  |clock_BUFGP       |   0.000|
cathodes<2> |        10.714(F)|      SLOW  |         4.126(F)|      FAST  |clock_BUFGP       |   0.000|
cathodes<3> |        11.102(F)|      SLOW  |         4.375(F)|      FAST  |clock_BUFGP       |   0.000|
cathodes<4> |        10.383(F)|      SLOW  |         3.974(F)|      FAST  |clock_BUFGP       |   0.000|
cathodes<5> |        10.607(F)|      SLOW  |         4.134(F)|      FAST  |clock_BUFGP       |   0.000|
cathodes<6> |        10.502(F)|      SLOW  |         4.037(F)|      FAST  |clock_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    2.383|         |    1.283|         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Nov 25 23:11:10 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4998 MB



