/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Thu Feb 20 15:33:52 2014
 *                 Full Compile MD5 Checksum 1766fea499add5f6ee91330ef96d35c5
 *                   (minus title and desc)
 *                 MD5 Checksum              4c358fb5b94802f03aec82d8df2c9afa
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 *
 ***************************************************************************/



/****************************************************************************
 ***************************************************************************/

#ifndef BCHP_SDS_DSEC_INTR2_0_H__
#define BCHP_SDS_DSEC_INTR2_0_H__

/***************************************************************************
 *SDS_DSEC_INTR2_0 - SDS_DSEC INTR2 Register Set
 ***************************************************************************/
#define BCHP_SDS_DSEC_INTR2_0_CPU_STATUS         0x07400100 /* CPU interrupt Status Register */
#define BCHP_SDS_DSEC_INTR2_0_CPU_SET            0x07400104 /* CPU interrupt Set Register */
#define BCHP_SDS_DSEC_INTR2_0_CPU_CLEAR          0x07400108 /* CPU interrupt Clear Register */
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_STATUS    0x0740010c /* CPU interrupt Mask Status Register */
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_SET       0x07400110 /* CPU interrupt Mask Set Register */
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_CLEAR     0x07400114 /* CPU interrupt Mask Clear Register */
#define BCHP_SDS_DSEC_INTR2_0_PCI_STATUS         0x07400118 /* PCI interrupt Status Register */
#define BCHP_SDS_DSEC_INTR2_0_PCI_SET            0x0740011c /* PCI interrupt Set Register */
#define BCHP_SDS_DSEC_INTR2_0_PCI_CLEAR          0x07400120 /* PCI interrupt Clear Register */
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_STATUS    0x07400124 /* PCI interrupt Mask Status Register */
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_SET       0x07400128 /* PCI interrupt Mask Set Register */
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_CLEAR     0x0740012c /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* SDS_DSEC_INTR2_0 :: CPU_STATUS :: reserved_for_eco0 [31:14] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_STATUS_reserved_for_eco0_MASK    0xffffc000
#define BCHP_SDS_DSEC_INTR2_0_CPU_STATUS_reserved_for_eco0_SHIFT   14
#define BCHP_SDS_DSEC_INTR2_0_CPU_STATUS_reserved_for_eco0_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_STATUS :: tone_fall_irq [13:13] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_STATUS_tone_fall_irq_MASK        0x00002000
#define BCHP_SDS_DSEC_INTR2_0_CPU_STATUS_tone_fall_irq_SHIFT       13
#define BCHP_SDS_DSEC_INTR2_0_CPU_STATUS_tone_fall_irq_DEFAULT     0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_STATUS :: tone_rise_irq [12:12] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_STATUS_tone_rise_irq_MASK        0x00001000
#define BCHP_SDS_DSEC_INTR2_0_CPU_STATUS_tone_rise_irq_SHIFT       12
#define BCHP_SDS_DSEC_INTR2_0_CPU_STATUS_tone_rise_irq_DEFAULT     0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_STATUS :: idle_timeout_irq [11:11] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_STATUS_idle_timeout_irq_MASK     0x00000800
#define BCHP_SDS_DSEC_INTR2_0_CPU_STATUS_idle_timeout_irq_SHIFT    11
#define BCHP_SDS_DSEC_INTR2_0_CPU_STATUS_idle_timeout_irq_DEFAULT  0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_STATUS :: rx_exp_byt_rcvd_irq [10:10] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_STATUS_rx_exp_byt_rcvd_irq_MASK  0x00000400
#define BCHP_SDS_DSEC_INTR2_0_CPU_STATUS_rx_exp_byt_rcvd_irq_SHIFT 10
#define BCHP_SDS_DSEC_INTR2_0_CPU_STATUS_rx_exp_byt_rcvd_irq_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_STATUS :: rx_reply_timeout_irq [09:09] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_STATUS_rx_reply_timeout_irq_MASK 0x00000200
#define BCHP_SDS_DSEC_INTR2_0_CPU_STATUS_rx_reply_timeout_irq_SHIFT 9
#define BCHP_SDS_DSEC_INTR2_0_CPU_STATUS_rx_reply_timeout_irq_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_STATUS :: rx_byt_rcvd_irq [08:08] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_STATUS_rx_byt_rcvd_irq_MASK      0x00000100
#define BCHP_SDS_DSEC_INTR2_0_CPU_STATUS_rx_byt_rcvd_irq_SHIFT     8
#define BCHP_SDS_DSEC_INTR2_0_CPU_STATUS_rx_byt_rcvd_irq_DEFAULT   0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_STATUS :: dsec_sar_vol_gt_thresh [07:07] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_STATUS_dsec_sar_vol_gt_thresh_MASK 0x00000080
#define BCHP_SDS_DSEC_INTR2_0_CPU_STATUS_dsec_sar_vol_gt_thresh_SHIFT 7
#define BCHP_SDS_DSEC_INTR2_0_CPU_STATUS_dsec_sar_vol_gt_thresh_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_STATUS :: dsec_sar_vol_lt_thresh [06:06] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_STATUS_dsec_sar_vol_lt_thresh_MASK 0x00000040
#define BCHP_SDS_DSEC_INTR2_0_CPU_STATUS_dsec_sar_vol_lt_thresh_SHIFT 6
#define BCHP_SDS_DSEC_INTR2_0_CPU_STATUS_dsec_sar_vol_lt_thresh_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_STATUS :: dsec_acw_done [05:05] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_STATUS_dsec_acw_done_MASK        0x00000020
#define BCHP_SDS_DSEC_INTR2_0_CPU_STATUS_dsec_acw_done_SHIFT       5
#define BCHP_SDS_DSEC_INTR2_0_CPU_STATUS_dsec_acw_done_DEFAULT     0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_STATUS :: dsec_rx_fifo_a_empty [04:04] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_STATUS_dsec_rx_fifo_a_empty_MASK 0x00000010
#define BCHP_SDS_DSEC_INTR2_0_CPU_STATUS_dsec_rx_fifo_a_empty_SHIFT 4
#define BCHP_SDS_DSEC_INTR2_0_CPU_STATUS_dsec_rx_fifo_a_empty_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_STATUS :: dsec_tx_fifo_a_empty [03:03] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_STATUS_dsec_tx_fifo_a_empty_MASK 0x00000008
#define BCHP_SDS_DSEC_INTR2_0_CPU_STATUS_dsec_tx_fifo_a_empty_SHIFT 3
#define BCHP_SDS_DSEC_INTR2_0_CPU_STATUS_dsec_tx_fifo_a_empty_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_STATUS :: dsec_done [02:02] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_STATUS_dsec_done_MASK            0x00000004
#define BCHP_SDS_DSEC_INTR2_0_CPU_STATUS_dsec_done_SHIFT           2
#define BCHP_SDS_DSEC_INTR2_0_CPU_STATUS_dsec_done_DEFAULT         0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_STATUS :: dsec_timer2 [01:01] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_STATUS_dsec_timer2_MASK          0x00000002
#define BCHP_SDS_DSEC_INTR2_0_CPU_STATUS_dsec_timer2_SHIFT         1
#define BCHP_SDS_DSEC_INTR2_0_CPU_STATUS_dsec_timer2_DEFAULT       0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_STATUS :: dsec_timer1 [00:00] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_STATUS_dsec_timer1_MASK          0x00000001
#define BCHP_SDS_DSEC_INTR2_0_CPU_STATUS_dsec_timer1_SHIFT         0
#define BCHP_SDS_DSEC_INTR2_0_CPU_STATUS_dsec_timer1_DEFAULT       0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* SDS_DSEC_INTR2_0 :: CPU_SET :: reserved_for_eco0 [31:14] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_SET_reserved_for_eco0_MASK       0xffffc000
#define BCHP_SDS_DSEC_INTR2_0_CPU_SET_reserved_for_eco0_SHIFT      14
#define BCHP_SDS_DSEC_INTR2_0_CPU_SET_reserved_for_eco0_DEFAULT    0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_SET :: tone_fall_irq [13:13] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_SET_tone_fall_irq_MASK           0x00002000
#define BCHP_SDS_DSEC_INTR2_0_CPU_SET_tone_fall_irq_SHIFT          13
#define BCHP_SDS_DSEC_INTR2_0_CPU_SET_tone_fall_irq_DEFAULT        0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_SET :: tone_rise_irq [12:12] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_SET_tone_rise_irq_MASK           0x00001000
#define BCHP_SDS_DSEC_INTR2_0_CPU_SET_tone_rise_irq_SHIFT          12
#define BCHP_SDS_DSEC_INTR2_0_CPU_SET_tone_rise_irq_DEFAULT        0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_SET :: idle_timeout_irq [11:11] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_SET_idle_timeout_irq_MASK        0x00000800
#define BCHP_SDS_DSEC_INTR2_0_CPU_SET_idle_timeout_irq_SHIFT       11
#define BCHP_SDS_DSEC_INTR2_0_CPU_SET_idle_timeout_irq_DEFAULT     0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_SET :: rx_exp_byt_rcvd_irq [10:10] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_SET_rx_exp_byt_rcvd_irq_MASK     0x00000400
#define BCHP_SDS_DSEC_INTR2_0_CPU_SET_rx_exp_byt_rcvd_irq_SHIFT    10
#define BCHP_SDS_DSEC_INTR2_0_CPU_SET_rx_exp_byt_rcvd_irq_DEFAULT  0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_SET :: rx_reply_timeout_irq [09:09] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_SET_rx_reply_timeout_irq_MASK    0x00000200
#define BCHP_SDS_DSEC_INTR2_0_CPU_SET_rx_reply_timeout_irq_SHIFT   9
#define BCHP_SDS_DSEC_INTR2_0_CPU_SET_rx_reply_timeout_irq_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_SET :: rx_byt_rcvd_irq [08:08] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_SET_rx_byt_rcvd_irq_MASK         0x00000100
#define BCHP_SDS_DSEC_INTR2_0_CPU_SET_rx_byt_rcvd_irq_SHIFT        8
#define BCHP_SDS_DSEC_INTR2_0_CPU_SET_rx_byt_rcvd_irq_DEFAULT      0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_SET :: dsec_sar_vol_gt_thresh [07:07] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_SET_dsec_sar_vol_gt_thresh_MASK  0x00000080
#define BCHP_SDS_DSEC_INTR2_0_CPU_SET_dsec_sar_vol_gt_thresh_SHIFT 7
#define BCHP_SDS_DSEC_INTR2_0_CPU_SET_dsec_sar_vol_gt_thresh_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_SET :: dsec_sar_vol_lt_thresh [06:06] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_SET_dsec_sar_vol_lt_thresh_MASK  0x00000040
#define BCHP_SDS_DSEC_INTR2_0_CPU_SET_dsec_sar_vol_lt_thresh_SHIFT 6
#define BCHP_SDS_DSEC_INTR2_0_CPU_SET_dsec_sar_vol_lt_thresh_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_SET :: dsec_acw_done [05:05] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_SET_dsec_acw_done_MASK           0x00000020
#define BCHP_SDS_DSEC_INTR2_0_CPU_SET_dsec_acw_done_SHIFT          5
#define BCHP_SDS_DSEC_INTR2_0_CPU_SET_dsec_acw_done_DEFAULT        0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_SET :: dsec_rx_fifo_a_empty [04:04] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_SET_dsec_rx_fifo_a_empty_MASK    0x00000010
#define BCHP_SDS_DSEC_INTR2_0_CPU_SET_dsec_rx_fifo_a_empty_SHIFT   4
#define BCHP_SDS_DSEC_INTR2_0_CPU_SET_dsec_rx_fifo_a_empty_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_SET :: dsec_tx_fifo_a_empty [03:03] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_SET_dsec_tx_fifo_a_empty_MASK    0x00000008
#define BCHP_SDS_DSEC_INTR2_0_CPU_SET_dsec_tx_fifo_a_empty_SHIFT   3
#define BCHP_SDS_DSEC_INTR2_0_CPU_SET_dsec_tx_fifo_a_empty_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_SET :: dsec_done [02:02] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_SET_dsec_done_MASK               0x00000004
#define BCHP_SDS_DSEC_INTR2_0_CPU_SET_dsec_done_SHIFT              2
#define BCHP_SDS_DSEC_INTR2_0_CPU_SET_dsec_done_DEFAULT            0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_SET :: dsec_timer2 [01:01] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_SET_dsec_timer2_MASK             0x00000002
#define BCHP_SDS_DSEC_INTR2_0_CPU_SET_dsec_timer2_SHIFT            1
#define BCHP_SDS_DSEC_INTR2_0_CPU_SET_dsec_timer2_DEFAULT          0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_SET :: dsec_timer1 [00:00] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_SET_dsec_timer1_MASK             0x00000001
#define BCHP_SDS_DSEC_INTR2_0_CPU_SET_dsec_timer1_SHIFT            0
#define BCHP_SDS_DSEC_INTR2_0_CPU_SET_dsec_timer1_DEFAULT          0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* SDS_DSEC_INTR2_0 :: CPU_CLEAR :: reserved_for_eco0 [31:14] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_CLEAR_reserved_for_eco0_MASK     0xffffc000
#define BCHP_SDS_DSEC_INTR2_0_CPU_CLEAR_reserved_for_eco0_SHIFT    14
#define BCHP_SDS_DSEC_INTR2_0_CPU_CLEAR_reserved_for_eco0_DEFAULT  0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_CLEAR :: tone_fall_irq [13:13] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_CLEAR_tone_fall_irq_MASK         0x00002000
#define BCHP_SDS_DSEC_INTR2_0_CPU_CLEAR_tone_fall_irq_SHIFT        13
#define BCHP_SDS_DSEC_INTR2_0_CPU_CLEAR_tone_fall_irq_DEFAULT      0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_CLEAR :: tone_rise_irq [12:12] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_CLEAR_tone_rise_irq_MASK         0x00001000
#define BCHP_SDS_DSEC_INTR2_0_CPU_CLEAR_tone_rise_irq_SHIFT        12
#define BCHP_SDS_DSEC_INTR2_0_CPU_CLEAR_tone_rise_irq_DEFAULT      0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_CLEAR :: idle_timeout_irq [11:11] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_CLEAR_idle_timeout_irq_MASK      0x00000800
#define BCHP_SDS_DSEC_INTR2_0_CPU_CLEAR_idle_timeout_irq_SHIFT     11
#define BCHP_SDS_DSEC_INTR2_0_CPU_CLEAR_idle_timeout_irq_DEFAULT   0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_CLEAR :: rx_exp_byt_rcvd_irq [10:10] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_CLEAR_rx_exp_byt_rcvd_irq_MASK   0x00000400
#define BCHP_SDS_DSEC_INTR2_0_CPU_CLEAR_rx_exp_byt_rcvd_irq_SHIFT  10
#define BCHP_SDS_DSEC_INTR2_0_CPU_CLEAR_rx_exp_byt_rcvd_irq_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_CLEAR :: rx_reply_timeout_irq [09:09] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_CLEAR_rx_reply_timeout_irq_MASK  0x00000200
#define BCHP_SDS_DSEC_INTR2_0_CPU_CLEAR_rx_reply_timeout_irq_SHIFT 9
#define BCHP_SDS_DSEC_INTR2_0_CPU_CLEAR_rx_reply_timeout_irq_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_CLEAR :: rx_byt_rcvd_irq [08:08] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_CLEAR_rx_byt_rcvd_irq_MASK       0x00000100
#define BCHP_SDS_DSEC_INTR2_0_CPU_CLEAR_rx_byt_rcvd_irq_SHIFT      8
#define BCHP_SDS_DSEC_INTR2_0_CPU_CLEAR_rx_byt_rcvd_irq_DEFAULT    0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_CLEAR :: dsec_sar_vol_gt_thresh [07:07] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_CLEAR_dsec_sar_vol_gt_thresh_MASK 0x00000080
#define BCHP_SDS_DSEC_INTR2_0_CPU_CLEAR_dsec_sar_vol_gt_thresh_SHIFT 7
#define BCHP_SDS_DSEC_INTR2_0_CPU_CLEAR_dsec_sar_vol_gt_thresh_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_CLEAR :: dsec_sar_vol_lt_thresh [06:06] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_CLEAR_dsec_sar_vol_lt_thresh_MASK 0x00000040
#define BCHP_SDS_DSEC_INTR2_0_CPU_CLEAR_dsec_sar_vol_lt_thresh_SHIFT 6
#define BCHP_SDS_DSEC_INTR2_0_CPU_CLEAR_dsec_sar_vol_lt_thresh_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_CLEAR :: dsec_acw_done [05:05] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_CLEAR_dsec_acw_done_MASK         0x00000020
#define BCHP_SDS_DSEC_INTR2_0_CPU_CLEAR_dsec_acw_done_SHIFT        5
#define BCHP_SDS_DSEC_INTR2_0_CPU_CLEAR_dsec_acw_done_DEFAULT      0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_CLEAR :: dsec_rx_fifo_a_empty [04:04] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_CLEAR_dsec_rx_fifo_a_empty_MASK  0x00000010
#define BCHP_SDS_DSEC_INTR2_0_CPU_CLEAR_dsec_rx_fifo_a_empty_SHIFT 4
#define BCHP_SDS_DSEC_INTR2_0_CPU_CLEAR_dsec_rx_fifo_a_empty_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_CLEAR :: dsec_tx_fifo_a_empty [03:03] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_CLEAR_dsec_tx_fifo_a_empty_MASK  0x00000008
#define BCHP_SDS_DSEC_INTR2_0_CPU_CLEAR_dsec_tx_fifo_a_empty_SHIFT 3
#define BCHP_SDS_DSEC_INTR2_0_CPU_CLEAR_dsec_tx_fifo_a_empty_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_CLEAR :: dsec_done [02:02] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_CLEAR_dsec_done_MASK             0x00000004
#define BCHP_SDS_DSEC_INTR2_0_CPU_CLEAR_dsec_done_SHIFT            2
#define BCHP_SDS_DSEC_INTR2_0_CPU_CLEAR_dsec_done_DEFAULT          0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_CLEAR :: dsec_timer2 [01:01] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_CLEAR_dsec_timer2_MASK           0x00000002
#define BCHP_SDS_DSEC_INTR2_0_CPU_CLEAR_dsec_timer2_SHIFT          1
#define BCHP_SDS_DSEC_INTR2_0_CPU_CLEAR_dsec_timer2_DEFAULT        0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_CLEAR :: dsec_timer1 [00:00] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_CLEAR_dsec_timer1_MASK           0x00000001
#define BCHP_SDS_DSEC_INTR2_0_CPU_CLEAR_dsec_timer1_SHIFT          0
#define BCHP_SDS_DSEC_INTR2_0_CPU_CLEAR_dsec_timer1_DEFAULT        0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* SDS_DSEC_INTR2_0 :: CPU_MASK_STATUS :: reserved_for_eco0 [31:14] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_STATUS_reserved_for_eco0_MASK 0xffffc000
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_STATUS_reserved_for_eco0_SHIFT 14
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_STATUS_reserved_for_eco0_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_MASK_STATUS :: tone_fall_irq_mask [13:13] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_STATUS_tone_fall_irq_mask_MASK 0x00002000
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_STATUS_tone_fall_irq_mask_SHIFT 13
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_STATUS_tone_fall_irq_mask_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_MASK_STATUS :: tone_rise_irq_mask [12:12] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_STATUS_tone_rise_irq_mask_MASK 0x00001000
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_STATUS_tone_rise_irq_mask_SHIFT 12
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_STATUS_tone_rise_irq_mask_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_MASK_STATUS :: idle_timeout_irq_mask [11:11] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_STATUS_idle_timeout_irq_mask_MASK 0x00000800
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_STATUS_idle_timeout_irq_mask_SHIFT 11
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_STATUS_idle_timeout_irq_mask_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_MASK_STATUS :: rx_exp_byt_rcvd_mask [10:10] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_STATUS_rx_exp_byt_rcvd_mask_MASK 0x00000400
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_STATUS_rx_exp_byt_rcvd_mask_SHIFT 10
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_STATUS_rx_exp_byt_rcvd_mask_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_MASK_STATUS :: rx_reply_timeout_irq_mask [09:09] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_STATUS_rx_reply_timeout_irq_mask_MASK 0x00000200
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_STATUS_rx_reply_timeout_irq_mask_SHIFT 9
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_STATUS_rx_reply_timeout_irq_mask_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_MASK_STATUS :: rx_byt_rcvd_irq_mask [08:08] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_STATUS_rx_byt_rcvd_irq_mask_MASK 0x00000100
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_STATUS_rx_byt_rcvd_irq_mask_SHIFT 8
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_STATUS_rx_byt_rcvd_irq_mask_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_MASK_STATUS :: dsec_sar_vol_gt_thresh_mask [07:07] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_STATUS_dsec_sar_vol_gt_thresh_mask_MASK 0x00000080
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_STATUS_dsec_sar_vol_gt_thresh_mask_SHIFT 7
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_STATUS_dsec_sar_vol_gt_thresh_mask_DEFAULT 0x00000001

/* SDS_DSEC_INTR2_0 :: CPU_MASK_STATUS :: dsec_sar_vol_lt_thresh_mask [06:06] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_STATUS_dsec_sar_vol_lt_thresh_mask_MASK 0x00000040
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_STATUS_dsec_sar_vol_lt_thresh_mask_SHIFT 6
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_STATUS_dsec_sar_vol_lt_thresh_mask_DEFAULT 0x00000001

/* SDS_DSEC_INTR2_0 :: CPU_MASK_STATUS :: dsec_acw_done_mask [05:05] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_STATUS_dsec_acw_done_mask_MASK 0x00000020
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_STATUS_dsec_acw_done_mask_SHIFT 5
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_STATUS_dsec_acw_done_mask_DEFAULT 0x00000001

/* SDS_DSEC_INTR2_0 :: CPU_MASK_STATUS :: dsec_rx_fifo_a_empty_mask [04:04] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_STATUS_dsec_rx_fifo_a_empty_mask_MASK 0x00000010
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_STATUS_dsec_rx_fifo_a_empty_mask_SHIFT 4
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_STATUS_dsec_rx_fifo_a_empty_mask_DEFAULT 0x00000001

/* SDS_DSEC_INTR2_0 :: CPU_MASK_STATUS :: dsec_tx_fifo_a_empty_mask [03:03] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_STATUS_dsec_tx_fifo_a_empty_mask_MASK 0x00000008
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_STATUS_dsec_tx_fifo_a_empty_mask_SHIFT 3
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_STATUS_dsec_tx_fifo_a_empty_mask_DEFAULT 0x00000001

/* SDS_DSEC_INTR2_0 :: CPU_MASK_STATUS :: dsec_done_mask [02:02] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_STATUS_dsec_done_mask_MASK  0x00000004
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_STATUS_dsec_done_mask_SHIFT 2
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_STATUS_dsec_done_mask_DEFAULT 0x00000001

/* SDS_DSEC_INTR2_0 :: CPU_MASK_STATUS :: dsec_timer2_mask [01:01] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_STATUS_dsec_timer2_mask_MASK 0x00000002
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_STATUS_dsec_timer2_mask_SHIFT 1
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_STATUS_dsec_timer2_mask_DEFAULT 0x00000001

/* SDS_DSEC_INTR2_0 :: CPU_MASK_STATUS :: dsec_timer1_mask [00:00] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_STATUS_dsec_timer1_mask_MASK 0x00000001
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_STATUS_dsec_timer1_mask_SHIFT 0
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_STATUS_dsec_timer1_mask_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* SDS_DSEC_INTR2_0 :: CPU_MASK_SET :: reserved_for_eco0 [31:14] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_SET_reserved_for_eco0_MASK  0xffffc000
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_SET_reserved_for_eco0_SHIFT 14
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_SET_reserved_for_eco0_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_MASK_SET :: tone_fall_irq_mask [13:13] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_SET_tone_fall_irq_mask_MASK 0x00002000
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_SET_tone_fall_irq_mask_SHIFT 13
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_SET_tone_fall_irq_mask_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_MASK_SET :: tone_rise_irq_mask [12:12] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_SET_tone_rise_irq_mask_MASK 0x00001000
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_SET_tone_rise_irq_mask_SHIFT 12
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_SET_tone_rise_irq_mask_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_MASK_SET :: idle_timeout_irq_mask [11:11] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_SET_idle_timeout_irq_mask_MASK 0x00000800
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_SET_idle_timeout_irq_mask_SHIFT 11
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_SET_idle_timeout_irq_mask_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_MASK_SET :: rx_exp_byt_rcvd_mask [10:10] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_SET_rx_exp_byt_rcvd_mask_MASK 0x00000400
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_SET_rx_exp_byt_rcvd_mask_SHIFT 10
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_SET_rx_exp_byt_rcvd_mask_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_MASK_SET :: rx_reply_timeout_irq_mask [09:09] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_SET_rx_reply_timeout_irq_mask_MASK 0x00000200
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_SET_rx_reply_timeout_irq_mask_SHIFT 9
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_SET_rx_reply_timeout_irq_mask_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_MASK_SET :: rx_byt_rcvd_irq_mask [08:08] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_SET_rx_byt_rcvd_irq_mask_MASK 0x00000100
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_SET_rx_byt_rcvd_irq_mask_SHIFT 8
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_SET_rx_byt_rcvd_irq_mask_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_MASK_SET :: dsec_sar_vol_gt_thresh_mask [07:07] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_SET_dsec_sar_vol_gt_thresh_mask_MASK 0x00000080
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_SET_dsec_sar_vol_gt_thresh_mask_SHIFT 7
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_SET_dsec_sar_vol_gt_thresh_mask_DEFAULT 0x00000001

/* SDS_DSEC_INTR2_0 :: CPU_MASK_SET :: dsec_sar_vol_lt_thresh_mask [06:06] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_SET_dsec_sar_vol_lt_thresh_mask_MASK 0x00000040
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_SET_dsec_sar_vol_lt_thresh_mask_SHIFT 6
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_SET_dsec_sar_vol_lt_thresh_mask_DEFAULT 0x00000001

/* SDS_DSEC_INTR2_0 :: CPU_MASK_SET :: dsec_acw_done_mask [05:05] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_SET_dsec_acw_done_mask_MASK 0x00000020
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_SET_dsec_acw_done_mask_SHIFT 5
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_SET_dsec_acw_done_mask_DEFAULT 0x00000001

/* SDS_DSEC_INTR2_0 :: CPU_MASK_SET :: dsec_rx_fifo_a_empty_mask [04:04] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_SET_dsec_rx_fifo_a_empty_mask_MASK 0x00000010
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_SET_dsec_rx_fifo_a_empty_mask_SHIFT 4
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_SET_dsec_rx_fifo_a_empty_mask_DEFAULT 0x00000001

/* SDS_DSEC_INTR2_0 :: CPU_MASK_SET :: dsec_tx_fifo_a_empty_mask [03:03] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_SET_dsec_tx_fifo_a_empty_mask_MASK 0x00000008
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_SET_dsec_tx_fifo_a_empty_mask_SHIFT 3
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_SET_dsec_tx_fifo_a_empty_mask_DEFAULT 0x00000001

/* SDS_DSEC_INTR2_0 :: CPU_MASK_SET :: dsec_done_mask [02:02] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_SET_dsec_done_mask_MASK     0x00000004
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_SET_dsec_done_mask_SHIFT    2
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_SET_dsec_done_mask_DEFAULT  0x00000001

/* SDS_DSEC_INTR2_0 :: CPU_MASK_SET :: dsec_timer2_mask [01:01] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_SET_dsec_timer2_mask_MASK   0x00000002
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_SET_dsec_timer2_mask_SHIFT  1
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_SET_dsec_timer2_mask_DEFAULT 0x00000001

/* SDS_DSEC_INTR2_0 :: CPU_MASK_SET :: dsec_timer1_mask [00:00] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_SET_dsec_timer1_mask_MASK   0x00000001
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_SET_dsec_timer1_mask_SHIFT  0
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_SET_dsec_timer1_mask_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* SDS_DSEC_INTR2_0 :: CPU_MASK_CLEAR :: reserved_for_eco0 [31:14] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_CLEAR_reserved_for_eco0_MASK 0xffffc000
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_CLEAR_reserved_for_eco0_SHIFT 14
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_CLEAR_reserved_for_eco0_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_MASK_CLEAR :: tone_fall_irq_mask [13:13] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_CLEAR_tone_fall_irq_mask_MASK 0x00002000
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_CLEAR_tone_fall_irq_mask_SHIFT 13
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_CLEAR_tone_fall_irq_mask_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_MASK_CLEAR :: tone_rise_irq_mask [12:12] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_CLEAR_tone_rise_irq_mask_MASK 0x00001000
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_CLEAR_tone_rise_irq_mask_SHIFT 12
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_CLEAR_tone_rise_irq_mask_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_MASK_CLEAR :: idle_timeout_irq_mask [11:11] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_CLEAR_idle_timeout_irq_mask_MASK 0x00000800
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_CLEAR_idle_timeout_irq_mask_SHIFT 11
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_CLEAR_idle_timeout_irq_mask_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_MASK_CLEAR :: rx_exp_byt_rcvd_mask [10:10] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_CLEAR_rx_exp_byt_rcvd_mask_MASK 0x00000400
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_CLEAR_rx_exp_byt_rcvd_mask_SHIFT 10
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_CLEAR_rx_exp_byt_rcvd_mask_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_MASK_CLEAR :: rx_reply_timeout_irq_mask [09:09] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_CLEAR_rx_reply_timeout_irq_mask_MASK 0x00000200
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_CLEAR_rx_reply_timeout_irq_mask_SHIFT 9
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_CLEAR_rx_reply_timeout_irq_mask_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_MASK_CLEAR :: rx_byt_rcvd_irq_mask [08:08] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_CLEAR_rx_byt_rcvd_irq_mask_MASK 0x00000100
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_CLEAR_rx_byt_rcvd_irq_mask_SHIFT 8
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_CLEAR_rx_byt_rcvd_irq_mask_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: CPU_MASK_CLEAR :: dsec_sar_vol_gt_thresh_mask [07:07] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_CLEAR_dsec_sar_vol_gt_thresh_mask_MASK 0x00000080
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_CLEAR_dsec_sar_vol_gt_thresh_mask_SHIFT 7
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_CLEAR_dsec_sar_vol_gt_thresh_mask_DEFAULT 0x00000001

/* SDS_DSEC_INTR2_0 :: CPU_MASK_CLEAR :: dsec_sar_vol_lt_thresh_mask [06:06] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_CLEAR_dsec_sar_vol_lt_thresh_mask_MASK 0x00000040
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_CLEAR_dsec_sar_vol_lt_thresh_mask_SHIFT 6
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_CLEAR_dsec_sar_vol_lt_thresh_mask_DEFAULT 0x00000001

/* SDS_DSEC_INTR2_0 :: CPU_MASK_CLEAR :: dsec_acw_done_mask [05:05] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_CLEAR_dsec_acw_done_mask_MASK 0x00000020
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_CLEAR_dsec_acw_done_mask_SHIFT 5
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_CLEAR_dsec_acw_done_mask_DEFAULT 0x00000001

/* SDS_DSEC_INTR2_0 :: CPU_MASK_CLEAR :: dsec_rx_fifo_a_empty_mask [04:04] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_CLEAR_dsec_rx_fifo_a_empty_mask_MASK 0x00000010
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_CLEAR_dsec_rx_fifo_a_empty_mask_SHIFT 4
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_CLEAR_dsec_rx_fifo_a_empty_mask_DEFAULT 0x00000001

/* SDS_DSEC_INTR2_0 :: CPU_MASK_CLEAR :: dsec_tx_fifo_a_empty_mask [03:03] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_CLEAR_dsec_tx_fifo_a_empty_mask_MASK 0x00000008
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_CLEAR_dsec_tx_fifo_a_empty_mask_SHIFT 3
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_CLEAR_dsec_tx_fifo_a_empty_mask_DEFAULT 0x00000001

/* SDS_DSEC_INTR2_0 :: CPU_MASK_CLEAR :: dsec_done_mask [02:02] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_CLEAR_dsec_done_mask_MASK   0x00000004
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_CLEAR_dsec_done_mask_SHIFT  2
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_CLEAR_dsec_done_mask_DEFAULT 0x00000001

/* SDS_DSEC_INTR2_0 :: CPU_MASK_CLEAR :: dsec_timer2_mask [01:01] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_CLEAR_dsec_timer2_mask_MASK 0x00000002
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_CLEAR_dsec_timer2_mask_SHIFT 1
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_CLEAR_dsec_timer2_mask_DEFAULT 0x00000001

/* SDS_DSEC_INTR2_0 :: CPU_MASK_CLEAR :: dsec_timer1_mask [00:00] */
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_CLEAR_dsec_timer1_mask_MASK 0x00000001
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_CLEAR_dsec_timer1_mask_SHIFT 0
#define BCHP_SDS_DSEC_INTR2_0_CPU_MASK_CLEAR_dsec_timer1_mask_DEFAULT 0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* SDS_DSEC_INTR2_0 :: PCI_STATUS :: reserved_for_eco0 [31:14] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_STATUS_reserved_for_eco0_MASK    0xffffc000
#define BCHP_SDS_DSEC_INTR2_0_PCI_STATUS_reserved_for_eco0_SHIFT   14
#define BCHP_SDS_DSEC_INTR2_0_PCI_STATUS_reserved_for_eco0_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_STATUS :: tone_fall_irq [13:13] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_STATUS_tone_fall_irq_MASK        0x00002000
#define BCHP_SDS_DSEC_INTR2_0_PCI_STATUS_tone_fall_irq_SHIFT       13
#define BCHP_SDS_DSEC_INTR2_0_PCI_STATUS_tone_fall_irq_DEFAULT     0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_STATUS :: tone_rise_irq [12:12] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_STATUS_tone_rise_irq_MASK        0x00001000
#define BCHP_SDS_DSEC_INTR2_0_PCI_STATUS_tone_rise_irq_SHIFT       12
#define BCHP_SDS_DSEC_INTR2_0_PCI_STATUS_tone_rise_irq_DEFAULT     0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_STATUS :: idle_timeout_irq [11:11] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_STATUS_idle_timeout_irq_MASK     0x00000800
#define BCHP_SDS_DSEC_INTR2_0_PCI_STATUS_idle_timeout_irq_SHIFT    11
#define BCHP_SDS_DSEC_INTR2_0_PCI_STATUS_idle_timeout_irq_DEFAULT  0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_STATUS :: rx_exp_byt_rcvd_irq [10:10] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_STATUS_rx_exp_byt_rcvd_irq_MASK  0x00000400
#define BCHP_SDS_DSEC_INTR2_0_PCI_STATUS_rx_exp_byt_rcvd_irq_SHIFT 10
#define BCHP_SDS_DSEC_INTR2_0_PCI_STATUS_rx_exp_byt_rcvd_irq_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_STATUS :: rx_reply_timeout_irq [09:09] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_STATUS_rx_reply_timeout_irq_MASK 0x00000200
#define BCHP_SDS_DSEC_INTR2_0_PCI_STATUS_rx_reply_timeout_irq_SHIFT 9
#define BCHP_SDS_DSEC_INTR2_0_PCI_STATUS_rx_reply_timeout_irq_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_STATUS :: rx_byt_rcvd_irq [08:08] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_STATUS_rx_byt_rcvd_irq_MASK      0x00000100
#define BCHP_SDS_DSEC_INTR2_0_PCI_STATUS_rx_byt_rcvd_irq_SHIFT     8
#define BCHP_SDS_DSEC_INTR2_0_PCI_STATUS_rx_byt_rcvd_irq_DEFAULT   0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_STATUS :: dsec_sar_vol_gt_thresh [07:07] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_STATUS_dsec_sar_vol_gt_thresh_MASK 0x00000080
#define BCHP_SDS_DSEC_INTR2_0_PCI_STATUS_dsec_sar_vol_gt_thresh_SHIFT 7
#define BCHP_SDS_DSEC_INTR2_0_PCI_STATUS_dsec_sar_vol_gt_thresh_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_STATUS :: dsec_sar_vol_lt_thresh [06:06] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_STATUS_dsec_sar_vol_lt_thresh_MASK 0x00000040
#define BCHP_SDS_DSEC_INTR2_0_PCI_STATUS_dsec_sar_vol_lt_thresh_SHIFT 6
#define BCHP_SDS_DSEC_INTR2_0_PCI_STATUS_dsec_sar_vol_lt_thresh_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_STATUS :: dsec_acw_done [05:05] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_STATUS_dsec_acw_done_MASK        0x00000020
#define BCHP_SDS_DSEC_INTR2_0_PCI_STATUS_dsec_acw_done_SHIFT       5
#define BCHP_SDS_DSEC_INTR2_0_PCI_STATUS_dsec_acw_done_DEFAULT     0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_STATUS :: dsec_rx_fifo_a_empty [04:04] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_STATUS_dsec_rx_fifo_a_empty_MASK 0x00000010
#define BCHP_SDS_DSEC_INTR2_0_PCI_STATUS_dsec_rx_fifo_a_empty_SHIFT 4
#define BCHP_SDS_DSEC_INTR2_0_PCI_STATUS_dsec_rx_fifo_a_empty_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_STATUS :: dsec_tx_fifo_a_empty [03:03] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_STATUS_dsec_tx_fifo_a_empty_MASK 0x00000008
#define BCHP_SDS_DSEC_INTR2_0_PCI_STATUS_dsec_tx_fifo_a_empty_SHIFT 3
#define BCHP_SDS_DSEC_INTR2_0_PCI_STATUS_dsec_tx_fifo_a_empty_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_STATUS :: dsec_done [02:02] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_STATUS_dsec_done_MASK            0x00000004
#define BCHP_SDS_DSEC_INTR2_0_PCI_STATUS_dsec_done_SHIFT           2
#define BCHP_SDS_DSEC_INTR2_0_PCI_STATUS_dsec_done_DEFAULT         0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_STATUS :: dsec_timer2 [01:01] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_STATUS_dsec_timer2_MASK          0x00000002
#define BCHP_SDS_DSEC_INTR2_0_PCI_STATUS_dsec_timer2_SHIFT         1
#define BCHP_SDS_DSEC_INTR2_0_PCI_STATUS_dsec_timer2_DEFAULT       0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_STATUS :: dsec_timer1 [00:00] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_STATUS_dsec_timer1_MASK          0x00000001
#define BCHP_SDS_DSEC_INTR2_0_PCI_STATUS_dsec_timer1_SHIFT         0
#define BCHP_SDS_DSEC_INTR2_0_PCI_STATUS_dsec_timer1_DEFAULT       0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* SDS_DSEC_INTR2_0 :: PCI_SET :: reserved_for_eco0 [31:14] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_SET_reserved_for_eco0_MASK       0xffffc000
#define BCHP_SDS_DSEC_INTR2_0_PCI_SET_reserved_for_eco0_SHIFT      14
#define BCHP_SDS_DSEC_INTR2_0_PCI_SET_reserved_for_eco0_DEFAULT    0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_SET :: tone_fall_irq [13:13] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_SET_tone_fall_irq_MASK           0x00002000
#define BCHP_SDS_DSEC_INTR2_0_PCI_SET_tone_fall_irq_SHIFT          13
#define BCHP_SDS_DSEC_INTR2_0_PCI_SET_tone_fall_irq_DEFAULT        0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_SET :: tone_rise_irq [12:12] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_SET_tone_rise_irq_MASK           0x00001000
#define BCHP_SDS_DSEC_INTR2_0_PCI_SET_tone_rise_irq_SHIFT          12
#define BCHP_SDS_DSEC_INTR2_0_PCI_SET_tone_rise_irq_DEFAULT        0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_SET :: idle_timeout_irq [11:11] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_SET_idle_timeout_irq_MASK        0x00000800
#define BCHP_SDS_DSEC_INTR2_0_PCI_SET_idle_timeout_irq_SHIFT       11
#define BCHP_SDS_DSEC_INTR2_0_PCI_SET_idle_timeout_irq_DEFAULT     0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_SET :: rx_exp_byt_rcvd_irq [10:10] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_SET_rx_exp_byt_rcvd_irq_MASK     0x00000400
#define BCHP_SDS_DSEC_INTR2_0_PCI_SET_rx_exp_byt_rcvd_irq_SHIFT    10
#define BCHP_SDS_DSEC_INTR2_0_PCI_SET_rx_exp_byt_rcvd_irq_DEFAULT  0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_SET :: rx_reply_timeout_irq [09:09] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_SET_rx_reply_timeout_irq_MASK    0x00000200
#define BCHP_SDS_DSEC_INTR2_0_PCI_SET_rx_reply_timeout_irq_SHIFT   9
#define BCHP_SDS_DSEC_INTR2_0_PCI_SET_rx_reply_timeout_irq_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_SET :: rx_byt_rcvd_irq [08:08] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_SET_rx_byt_rcvd_irq_MASK         0x00000100
#define BCHP_SDS_DSEC_INTR2_0_PCI_SET_rx_byt_rcvd_irq_SHIFT        8
#define BCHP_SDS_DSEC_INTR2_0_PCI_SET_rx_byt_rcvd_irq_DEFAULT      0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_SET :: dsec_sar_vol_gt_thresh [07:07] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_SET_dsec_sar_vol_gt_thresh_MASK  0x00000080
#define BCHP_SDS_DSEC_INTR2_0_PCI_SET_dsec_sar_vol_gt_thresh_SHIFT 7
#define BCHP_SDS_DSEC_INTR2_0_PCI_SET_dsec_sar_vol_gt_thresh_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_SET :: dsec_sar_vol_lt_thresh [06:06] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_SET_dsec_sar_vol_lt_thresh_MASK  0x00000040
#define BCHP_SDS_DSEC_INTR2_0_PCI_SET_dsec_sar_vol_lt_thresh_SHIFT 6
#define BCHP_SDS_DSEC_INTR2_0_PCI_SET_dsec_sar_vol_lt_thresh_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_SET :: dsec_acw_done [05:05] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_SET_dsec_acw_done_MASK           0x00000020
#define BCHP_SDS_DSEC_INTR2_0_PCI_SET_dsec_acw_done_SHIFT          5
#define BCHP_SDS_DSEC_INTR2_0_PCI_SET_dsec_acw_done_DEFAULT        0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_SET :: dsec_rx_fifo_a_empty [04:04] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_SET_dsec_rx_fifo_a_empty_MASK    0x00000010
#define BCHP_SDS_DSEC_INTR2_0_PCI_SET_dsec_rx_fifo_a_empty_SHIFT   4
#define BCHP_SDS_DSEC_INTR2_0_PCI_SET_dsec_rx_fifo_a_empty_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_SET :: dsec_tx_fifo_a_empty [03:03] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_SET_dsec_tx_fifo_a_empty_MASK    0x00000008
#define BCHP_SDS_DSEC_INTR2_0_PCI_SET_dsec_tx_fifo_a_empty_SHIFT   3
#define BCHP_SDS_DSEC_INTR2_0_PCI_SET_dsec_tx_fifo_a_empty_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_SET :: dsec_done [02:02] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_SET_dsec_done_MASK               0x00000004
#define BCHP_SDS_DSEC_INTR2_0_PCI_SET_dsec_done_SHIFT              2
#define BCHP_SDS_DSEC_INTR2_0_PCI_SET_dsec_done_DEFAULT            0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_SET :: dsec_timer2 [01:01] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_SET_dsec_timer2_MASK             0x00000002
#define BCHP_SDS_DSEC_INTR2_0_PCI_SET_dsec_timer2_SHIFT            1
#define BCHP_SDS_DSEC_INTR2_0_PCI_SET_dsec_timer2_DEFAULT          0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_SET :: dsec_timer1 [00:00] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_SET_dsec_timer1_MASK             0x00000001
#define BCHP_SDS_DSEC_INTR2_0_PCI_SET_dsec_timer1_SHIFT            0
#define BCHP_SDS_DSEC_INTR2_0_PCI_SET_dsec_timer1_DEFAULT          0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* SDS_DSEC_INTR2_0 :: PCI_CLEAR :: reserved_for_eco0 [31:14] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_CLEAR_reserved_for_eco0_MASK     0xffffc000
#define BCHP_SDS_DSEC_INTR2_0_PCI_CLEAR_reserved_for_eco0_SHIFT    14
#define BCHP_SDS_DSEC_INTR2_0_PCI_CLEAR_reserved_for_eco0_DEFAULT  0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_CLEAR :: tone_fall_irq [13:13] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_CLEAR_tone_fall_irq_MASK         0x00002000
#define BCHP_SDS_DSEC_INTR2_0_PCI_CLEAR_tone_fall_irq_SHIFT        13
#define BCHP_SDS_DSEC_INTR2_0_PCI_CLEAR_tone_fall_irq_DEFAULT      0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_CLEAR :: tone_rise_irq [12:12] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_CLEAR_tone_rise_irq_MASK         0x00001000
#define BCHP_SDS_DSEC_INTR2_0_PCI_CLEAR_tone_rise_irq_SHIFT        12
#define BCHP_SDS_DSEC_INTR2_0_PCI_CLEAR_tone_rise_irq_DEFAULT      0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_CLEAR :: idle_timeout_irq [11:11] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_CLEAR_idle_timeout_irq_MASK      0x00000800
#define BCHP_SDS_DSEC_INTR2_0_PCI_CLEAR_idle_timeout_irq_SHIFT     11
#define BCHP_SDS_DSEC_INTR2_0_PCI_CLEAR_idle_timeout_irq_DEFAULT   0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_CLEAR :: rx_exp_byt_rcvd_irq [10:10] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_CLEAR_rx_exp_byt_rcvd_irq_MASK   0x00000400
#define BCHP_SDS_DSEC_INTR2_0_PCI_CLEAR_rx_exp_byt_rcvd_irq_SHIFT  10
#define BCHP_SDS_DSEC_INTR2_0_PCI_CLEAR_rx_exp_byt_rcvd_irq_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_CLEAR :: rx_reply_timeout_irq [09:09] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_CLEAR_rx_reply_timeout_irq_MASK  0x00000200
#define BCHP_SDS_DSEC_INTR2_0_PCI_CLEAR_rx_reply_timeout_irq_SHIFT 9
#define BCHP_SDS_DSEC_INTR2_0_PCI_CLEAR_rx_reply_timeout_irq_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_CLEAR :: rx_byt_rcvd_irq [08:08] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_CLEAR_rx_byt_rcvd_irq_MASK       0x00000100
#define BCHP_SDS_DSEC_INTR2_0_PCI_CLEAR_rx_byt_rcvd_irq_SHIFT      8
#define BCHP_SDS_DSEC_INTR2_0_PCI_CLEAR_rx_byt_rcvd_irq_DEFAULT    0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_CLEAR :: dsec_sar_vol_gt_thresh [07:07] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_CLEAR_dsec_sar_vol_gt_thresh_MASK 0x00000080
#define BCHP_SDS_DSEC_INTR2_0_PCI_CLEAR_dsec_sar_vol_gt_thresh_SHIFT 7
#define BCHP_SDS_DSEC_INTR2_0_PCI_CLEAR_dsec_sar_vol_gt_thresh_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_CLEAR :: dsec_sar_vol_lt_thresh [06:06] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_CLEAR_dsec_sar_vol_lt_thresh_MASK 0x00000040
#define BCHP_SDS_DSEC_INTR2_0_PCI_CLEAR_dsec_sar_vol_lt_thresh_SHIFT 6
#define BCHP_SDS_DSEC_INTR2_0_PCI_CLEAR_dsec_sar_vol_lt_thresh_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_CLEAR :: dsec_acw_done [05:05] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_CLEAR_dsec_acw_done_MASK         0x00000020
#define BCHP_SDS_DSEC_INTR2_0_PCI_CLEAR_dsec_acw_done_SHIFT        5
#define BCHP_SDS_DSEC_INTR2_0_PCI_CLEAR_dsec_acw_done_DEFAULT      0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_CLEAR :: dsec_rx_fifo_a_empty [04:04] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_CLEAR_dsec_rx_fifo_a_empty_MASK  0x00000010
#define BCHP_SDS_DSEC_INTR2_0_PCI_CLEAR_dsec_rx_fifo_a_empty_SHIFT 4
#define BCHP_SDS_DSEC_INTR2_0_PCI_CLEAR_dsec_rx_fifo_a_empty_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_CLEAR :: dsec_tx_fifo_a_empty [03:03] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_CLEAR_dsec_tx_fifo_a_empty_MASK  0x00000008
#define BCHP_SDS_DSEC_INTR2_0_PCI_CLEAR_dsec_tx_fifo_a_empty_SHIFT 3
#define BCHP_SDS_DSEC_INTR2_0_PCI_CLEAR_dsec_tx_fifo_a_empty_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_CLEAR :: dsec_done [02:02] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_CLEAR_dsec_done_MASK             0x00000004
#define BCHP_SDS_DSEC_INTR2_0_PCI_CLEAR_dsec_done_SHIFT            2
#define BCHP_SDS_DSEC_INTR2_0_PCI_CLEAR_dsec_done_DEFAULT          0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_CLEAR :: dsec_timer2 [01:01] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_CLEAR_dsec_timer2_MASK           0x00000002
#define BCHP_SDS_DSEC_INTR2_0_PCI_CLEAR_dsec_timer2_SHIFT          1
#define BCHP_SDS_DSEC_INTR2_0_PCI_CLEAR_dsec_timer2_DEFAULT        0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_CLEAR :: dsec_timer1 [00:00] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_CLEAR_dsec_timer1_MASK           0x00000001
#define BCHP_SDS_DSEC_INTR2_0_PCI_CLEAR_dsec_timer1_SHIFT          0
#define BCHP_SDS_DSEC_INTR2_0_PCI_CLEAR_dsec_timer1_DEFAULT        0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* SDS_DSEC_INTR2_0 :: PCI_MASK_STATUS :: reserved_for_eco0 [31:14] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_STATUS_reserved_for_eco0_MASK 0xffffc000
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_STATUS_reserved_for_eco0_SHIFT 14
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_STATUS_reserved_for_eco0_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_MASK_STATUS :: tone_fall_irq_mask [13:13] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_STATUS_tone_fall_irq_mask_MASK 0x00002000
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_STATUS_tone_fall_irq_mask_SHIFT 13
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_STATUS_tone_fall_irq_mask_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_MASK_STATUS :: tone_rise_irq_mask [12:12] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_STATUS_tone_rise_irq_mask_MASK 0x00001000
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_STATUS_tone_rise_irq_mask_SHIFT 12
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_STATUS_tone_rise_irq_mask_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_MASK_STATUS :: idle_timeout_irq_mask [11:11] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_STATUS_idle_timeout_irq_mask_MASK 0x00000800
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_STATUS_idle_timeout_irq_mask_SHIFT 11
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_STATUS_idle_timeout_irq_mask_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_MASK_STATUS :: rx_exp_byt_rcvd_mask [10:10] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_STATUS_rx_exp_byt_rcvd_mask_MASK 0x00000400
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_STATUS_rx_exp_byt_rcvd_mask_SHIFT 10
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_STATUS_rx_exp_byt_rcvd_mask_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_MASK_STATUS :: rx_reply_timeout_irq_mask [09:09] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_STATUS_rx_reply_timeout_irq_mask_MASK 0x00000200
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_STATUS_rx_reply_timeout_irq_mask_SHIFT 9
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_STATUS_rx_reply_timeout_irq_mask_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_MASK_STATUS :: rx_byt_rcvd_irq_mask [08:08] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_STATUS_rx_byt_rcvd_irq_mask_MASK 0x00000100
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_STATUS_rx_byt_rcvd_irq_mask_SHIFT 8
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_STATUS_rx_byt_rcvd_irq_mask_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_MASK_STATUS :: dsec_sar_vol_gt_thresh_mask [07:07] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_STATUS_dsec_sar_vol_gt_thresh_mask_MASK 0x00000080
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_STATUS_dsec_sar_vol_gt_thresh_mask_SHIFT 7
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_STATUS_dsec_sar_vol_gt_thresh_mask_DEFAULT 0x00000001

/* SDS_DSEC_INTR2_0 :: PCI_MASK_STATUS :: dsec_sar_vol_lt_thresh_mask [06:06] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_STATUS_dsec_sar_vol_lt_thresh_mask_MASK 0x00000040
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_STATUS_dsec_sar_vol_lt_thresh_mask_SHIFT 6
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_STATUS_dsec_sar_vol_lt_thresh_mask_DEFAULT 0x00000001

/* SDS_DSEC_INTR2_0 :: PCI_MASK_STATUS :: dsec_acw_done_mask [05:05] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_STATUS_dsec_acw_done_mask_MASK 0x00000020
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_STATUS_dsec_acw_done_mask_SHIFT 5
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_STATUS_dsec_acw_done_mask_DEFAULT 0x00000001

/* SDS_DSEC_INTR2_0 :: PCI_MASK_STATUS :: dsec_rx_fifo_a_empty_mask [04:04] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_STATUS_dsec_rx_fifo_a_empty_mask_MASK 0x00000010
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_STATUS_dsec_rx_fifo_a_empty_mask_SHIFT 4
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_STATUS_dsec_rx_fifo_a_empty_mask_DEFAULT 0x00000001

/* SDS_DSEC_INTR2_0 :: PCI_MASK_STATUS :: dsec_tx_fifo_a_empty_mask [03:03] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_STATUS_dsec_tx_fifo_a_empty_mask_MASK 0x00000008
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_STATUS_dsec_tx_fifo_a_empty_mask_SHIFT 3
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_STATUS_dsec_tx_fifo_a_empty_mask_DEFAULT 0x00000001

/* SDS_DSEC_INTR2_0 :: PCI_MASK_STATUS :: dsec_done_mask [02:02] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_STATUS_dsec_done_mask_MASK  0x00000004
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_STATUS_dsec_done_mask_SHIFT 2
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_STATUS_dsec_done_mask_DEFAULT 0x00000001

/* SDS_DSEC_INTR2_0 :: PCI_MASK_STATUS :: dsec_timer2_mask [01:01] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_STATUS_dsec_timer2_mask_MASK 0x00000002
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_STATUS_dsec_timer2_mask_SHIFT 1
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_STATUS_dsec_timer2_mask_DEFAULT 0x00000001

/* SDS_DSEC_INTR2_0 :: PCI_MASK_STATUS :: dsec_timer1_mask [00:00] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_STATUS_dsec_timer1_mask_MASK 0x00000001
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_STATUS_dsec_timer1_mask_SHIFT 0
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_STATUS_dsec_timer1_mask_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* SDS_DSEC_INTR2_0 :: PCI_MASK_SET :: reserved_for_eco0 [31:14] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_SET_reserved_for_eco0_MASK  0xffffc000
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_SET_reserved_for_eco0_SHIFT 14
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_SET_reserved_for_eco0_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_MASK_SET :: tone_fall_irq_mask [13:13] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_SET_tone_fall_irq_mask_MASK 0x00002000
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_SET_tone_fall_irq_mask_SHIFT 13
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_SET_tone_fall_irq_mask_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_MASK_SET :: tone_rise_irq_mask [12:12] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_SET_tone_rise_irq_mask_MASK 0x00001000
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_SET_tone_rise_irq_mask_SHIFT 12
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_SET_tone_rise_irq_mask_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_MASK_SET :: idle_timeout_irq_mask [11:11] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_SET_idle_timeout_irq_mask_MASK 0x00000800
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_SET_idle_timeout_irq_mask_SHIFT 11
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_SET_idle_timeout_irq_mask_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_MASK_SET :: rx_exp_byt_rcvd_mask [10:10] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_SET_rx_exp_byt_rcvd_mask_MASK 0x00000400
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_SET_rx_exp_byt_rcvd_mask_SHIFT 10
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_SET_rx_exp_byt_rcvd_mask_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_MASK_SET :: rx_reply_timeout_irq_mask [09:09] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_SET_rx_reply_timeout_irq_mask_MASK 0x00000200
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_SET_rx_reply_timeout_irq_mask_SHIFT 9
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_SET_rx_reply_timeout_irq_mask_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_MASK_SET :: rx_byt_rcvd_irq_mask [08:08] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_SET_rx_byt_rcvd_irq_mask_MASK 0x00000100
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_SET_rx_byt_rcvd_irq_mask_SHIFT 8
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_SET_rx_byt_rcvd_irq_mask_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_MASK_SET :: dsec_sar_vol_gt_thresh_mask [07:07] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_SET_dsec_sar_vol_gt_thresh_mask_MASK 0x00000080
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_SET_dsec_sar_vol_gt_thresh_mask_SHIFT 7
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_SET_dsec_sar_vol_gt_thresh_mask_DEFAULT 0x00000001

/* SDS_DSEC_INTR2_0 :: PCI_MASK_SET :: dsec_sar_vol_lt_thresh_mask [06:06] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_SET_dsec_sar_vol_lt_thresh_mask_MASK 0x00000040
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_SET_dsec_sar_vol_lt_thresh_mask_SHIFT 6
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_SET_dsec_sar_vol_lt_thresh_mask_DEFAULT 0x00000001

/* SDS_DSEC_INTR2_0 :: PCI_MASK_SET :: dsec_acw_done_mask [05:05] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_SET_dsec_acw_done_mask_MASK 0x00000020
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_SET_dsec_acw_done_mask_SHIFT 5
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_SET_dsec_acw_done_mask_DEFAULT 0x00000001

/* SDS_DSEC_INTR2_0 :: PCI_MASK_SET :: dsec_rx_fifo_a_empty_mask [04:04] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_SET_dsec_rx_fifo_a_empty_mask_MASK 0x00000010
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_SET_dsec_rx_fifo_a_empty_mask_SHIFT 4
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_SET_dsec_rx_fifo_a_empty_mask_DEFAULT 0x00000001

/* SDS_DSEC_INTR2_0 :: PCI_MASK_SET :: dsec_tx_fifo_a_empty_mask [03:03] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_SET_dsec_tx_fifo_a_empty_mask_MASK 0x00000008
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_SET_dsec_tx_fifo_a_empty_mask_SHIFT 3
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_SET_dsec_tx_fifo_a_empty_mask_DEFAULT 0x00000001

/* SDS_DSEC_INTR2_0 :: PCI_MASK_SET :: dsec_done_mask [02:02] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_SET_dsec_done_mask_MASK     0x00000004
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_SET_dsec_done_mask_SHIFT    2
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_SET_dsec_done_mask_DEFAULT  0x00000001

/* SDS_DSEC_INTR2_0 :: PCI_MASK_SET :: dsec_timer2_mask [01:01] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_SET_dsec_timer2_mask_MASK   0x00000002
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_SET_dsec_timer2_mask_SHIFT  1
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_SET_dsec_timer2_mask_DEFAULT 0x00000001

/* SDS_DSEC_INTR2_0 :: PCI_MASK_SET :: dsec_timer1_mask [00:00] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_SET_dsec_timer1_mask_MASK   0x00000001
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_SET_dsec_timer1_mask_SHIFT  0
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_SET_dsec_timer1_mask_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* SDS_DSEC_INTR2_0 :: PCI_MASK_CLEAR :: reserved_for_eco0 [31:14] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_CLEAR_reserved_for_eco0_MASK 0xffffc000
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_CLEAR_reserved_for_eco0_SHIFT 14
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_CLEAR_reserved_for_eco0_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_MASK_CLEAR :: tone_fall_irq_mask [13:13] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_CLEAR_tone_fall_irq_mask_MASK 0x00002000
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_CLEAR_tone_fall_irq_mask_SHIFT 13
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_CLEAR_tone_fall_irq_mask_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_MASK_CLEAR :: tone_rise_irq_mask [12:12] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_CLEAR_tone_rise_irq_mask_MASK 0x00001000
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_CLEAR_tone_rise_irq_mask_SHIFT 12
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_CLEAR_tone_rise_irq_mask_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_MASK_CLEAR :: idle_timeout_irq_mask [11:11] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_CLEAR_idle_timeout_irq_mask_MASK 0x00000800
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_CLEAR_idle_timeout_irq_mask_SHIFT 11
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_CLEAR_idle_timeout_irq_mask_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_MASK_CLEAR :: rx_exp_byt_rcvd_mask [10:10] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_CLEAR_rx_exp_byt_rcvd_mask_MASK 0x00000400
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_CLEAR_rx_exp_byt_rcvd_mask_SHIFT 10
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_CLEAR_rx_exp_byt_rcvd_mask_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_MASK_CLEAR :: rx_reply_timeout_irq_mask [09:09] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_CLEAR_rx_reply_timeout_irq_mask_MASK 0x00000200
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_CLEAR_rx_reply_timeout_irq_mask_SHIFT 9
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_CLEAR_rx_reply_timeout_irq_mask_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_MASK_CLEAR :: rx_byt_rcvd_irq_mask [08:08] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_CLEAR_rx_byt_rcvd_irq_mask_MASK 0x00000100
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_CLEAR_rx_byt_rcvd_irq_mask_SHIFT 8
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_CLEAR_rx_byt_rcvd_irq_mask_DEFAULT 0x00000000

/* SDS_DSEC_INTR2_0 :: PCI_MASK_CLEAR :: dsec_sar_vol_gt_thresh_mask [07:07] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_CLEAR_dsec_sar_vol_gt_thresh_mask_MASK 0x00000080
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_CLEAR_dsec_sar_vol_gt_thresh_mask_SHIFT 7
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_CLEAR_dsec_sar_vol_gt_thresh_mask_DEFAULT 0x00000001

/* SDS_DSEC_INTR2_0 :: PCI_MASK_CLEAR :: dsec_sar_vol_lt_thresh_mask [06:06] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_CLEAR_dsec_sar_vol_lt_thresh_mask_MASK 0x00000040
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_CLEAR_dsec_sar_vol_lt_thresh_mask_SHIFT 6
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_CLEAR_dsec_sar_vol_lt_thresh_mask_DEFAULT 0x00000001

/* SDS_DSEC_INTR2_0 :: PCI_MASK_CLEAR :: dsec_acw_done_mask [05:05] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_CLEAR_dsec_acw_done_mask_MASK 0x00000020
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_CLEAR_dsec_acw_done_mask_SHIFT 5
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_CLEAR_dsec_acw_done_mask_DEFAULT 0x00000001

/* SDS_DSEC_INTR2_0 :: PCI_MASK_CLEAR :: dsec_rx_fifo_a_empty_mask [04:04] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_CLEAR_dsec_rx_fifo_a_empty_mask_MASK 0x00000010
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_CLEAR_dsec_rx_fifo_a_empty_mask_SHIFT 4
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_CLEAR_dsec_rx_fifo_a_empty_mask_DEFAULT 0x00000001

/* SDS_DSEC_INTR2_0 :: PCI_MASK_CLEAR :: dsec_tx_fifo_a_empty_mask [03:03] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_CLEAR_dsec_tx_fifo_a_empty_mask_MASK 0x00000008
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_CLEAR_dsec_tx_fifo_a_empty_mask_SHIFT 3
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_CLEAR_dsec_tx_fifo_a_empty_mask_DEFAULT 0x00000001

/* SDS_DSEC_INTR2_0 :: PCI_MASK_CLEAR :: dsec_done_mask [02:02] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_CLEAR_dsec_done_mask_MASK   0x00000004
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_CLEAR_dsec_done_mask_SHIFT  2
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_CLEAR_dsec_done_mask_DEFAULT 0x00000001

/* SDS_DSEC_INTR2_0 :: PCI_MASK_CLEAR :: dsec_timer2_mask [01:01] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_CLEAR_dsec_timer2_mask_MASK 0x00000002
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_CLEAR_dsec_timer2_mask_SHIFT 1
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_CLEAR_dsec_timer2_mask_DEFAULT 0x00000001

/* SDS_DSEC_INTR2_0 :: PCI_MASK_CLEAR :: dsec_timer1_mask [00:00] */
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_CLEAR_dsec_timer1_mask_MASK 0x00000001
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_CLEAR_dsec_timer1_mask_SHIFT 0
#define BCHP_SDS_DSEC_INTR2_0_PCI_MASK_CLEAR_dsec_timer1_mask_DEFAULT 0x00000001

#endif /* #ifndef BCHP_SDS_DSEC_INTR2_0_H__ */

/* End of File */
