Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Nov 17 14:15:34 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    99 |
|    Minimum number of control sets                        |    99 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    99 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    82 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              64 |           39 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             102 |           23 |
| Yes          | No                    | No                     |            2517 |          637 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-------------------------------------+------------------+------------------+----------------+
| Clock Signal |            Enable Signal            | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------+-------------------------------------+------------------+------------------+----------------+
|  clk         | fsm/out[1]_i_1__14_n_0              |                  |                1 |              2 |
|  clk         | fsm1/out[1]_i_1__12_n_0             |                  |                2 |              2 |
|  clk         | fsm5/fsm5_write_en                  |                  |                1 |              2 |
|  clk         | fsm0/out[1]_i_1__16_n_0             |                  |                1 |              2 |
|  clk         | fsm6/out[1]_i_1__9_n_0              |                  |                1 |              2 |
|  clk         | fsm2/out[2]_i_1__1_n_0              |                  |                3 |              3 |
|  clk         | fsm3/out[2]_i_1__3_n_0              |                  |                2 |              3 |
|  clk         | fsm4/fsm4_write_en                  |                  |                2 |              3 |
|  clk         | fsm8/out[2]_i_1__7_n_0              |                  |                1 |              3 |
|  clk         | fsm7/fsm7_write_en                  |                  |                2 |              3 |
|  clk         | fsm4/E[0]                           |                  |                1 |              4 |
|  clk         | fsm4/done_reg_0[0]                  |                  |                2 |              4 |
|  clk         | j10/j10_write_en                    |                  |                1 |              4 |
|  clk         | fsm8/out_reg[1]_5[0]                |                  |                1 |              4 |
|  clk         | fsm8/E[0]                           |                  |                2 |              4 |
|  clk         | fsm8/go_0[0]                        |                  |                1 |              4 |
|  clk         | j00/j00_write_en                    |                  |                2 |              4 |
|  clk         | fsm/done_reg_44                     |                  |               32 |             32 |
|  clk         | fsm/done_reg_24                     |                  |               31 |             32 |
|  clk         | fsm/done_reg_46                     |                  |               32 |             32 |
|  clk         | fsm/done_reg_12                     |                  |               31 |             32 |
|  clk         | fsm/done_reg_13                     |                  |               31 |             32 |
|  clk         | fsm/done_reg_14                     |                  |               30 |             32 |
|  clk         | fsm/done_reg_15                     |                  |               29 |             32 |
|  clk         | fsm/done_reg_16                     |                  |               28 |             32 |
|  clk         | fsm/done_reg_17                     |                  |               31 |             32 |
|  clk         | fsm/done_reg_18                     |                  |               30 |             32 |
|  clk         | fsm/done_reg_19                     |                  |               28 |             32 |
|  clk         | fsm/done_reg_2                      |                  |               31 |             32 |
|  clk         | fsm/done_reg_20                     |                  |               30 |             32 |
|  clk         | fsm/done_reg_21                     |                  |               31 |             32 |
|  clk         | fsm/done_reg_22                     |                  |               31 |             32 |
|  clk         | fsm/done_reg_33                     |                  |               31 |             32 |
|  clk         | fsm/done_reg_27                     |                  |               32 |             32 |
|  clk         | fsm/done_reg_26                     |                  |               31 |             32 |
|  clk         | fsm/done_reg_23                     |                  |               30 |             32 |
|  clk         | fsm/done_reg_25                     |                  |               31 |             32 |
|  clk         | fsm/done_reg_51                     |                  |               31 |             32 |
|  clk         | par_done_reg8/x_sh_read0_0_write_en |                  |                9 |             32 |
|  clk         | par_done_reg4/x_read0_0_write_en    |                  |                5 |             32 |
|  clk         | fsm/done_reg                        |                  |               31 |             32 |
|  clk         | fsm/done_reg_0                      |                  |               30 |             32 |
|  clk         | fsm/done_reg_1                      |                  |               30 |             32 |
|  clk         | fsm/done_reg_10                     |                  |               30 |             32 |
|  clk         | fsm/A_int_read0_0_write_en          |                  |               25 |             32 |
|  clk         | fsm/done_reg_11                     |                  |               31 |             32 |
|  clk         | fsm/done_reg_5                      |                  |               30 |             32 |
|  clk         | fsm/done_reg_42                     |                  |               32 |             32 |
|  clk         | fsm/done_reg_41                     |                  |               32 |             32 |
|  clk         | fsm/done_reg_45                     |                  |               31 |             32 |
|  clk         | fsm/done_reg_47                     |                  |               30 |             32 |
|  clk         | fsm/done_reg_48                     |                  |               29 |             32 |
|  clk         | fsm/done_reg_49                     |                  |               29 |             32 |
|  clk         | fsm/done_reg_43                     |                  |               31 |             32 |
|  clk         | fsm/done_reg_50                     |                  |               32 |             32 |
|  clk         | fsm/done_reg_52                     |                  |               32 |             32 |
|  clk         | fsm3/bin_read1_0_write_en           |                  |                7 |             32 |
|  clk         | fsm/done_reg_59                     |                  |               32 |             32 |
|  clk         | fsm/done_reg_6                      |                  |               32 |             32 |
|  clk         | fsm/done_reg_60                     |                  |               31 |             32 |
|  clk         | fsm/done_reg_61                     |                  |               30 |             32 |
|  clk         | fsm/done_reg_62                     |                  |               31 |             32 |
|  clk         | fsm/done_reg_7                      |                  |               31 |             32 |
|  clk         | fsm/done_reg_8                      |                  |               28 |             32 |
|  clk         | fsm/done_reg_9                      |                  |               31 |             32 |
|  clk         | fsm2/bin_read0_0_write_en           |                  |               11 |             32 |
|  clk         | fsm2/t_0_write_en                   |                  |               12 |             32 |
|  clk         | fsm/done_reg_29                     |                  |               28 |             32 |
|  clk         | fsm3/y0_0_write_en                  |                  |                8 |             32 |
|  clk         | fsm6/A_sh_read0_0_write_en          |                  |               10 |             32 |
|  clk         | fsm7/y_sh_read0_0_write_en          |                  |               11 |             32 |
|  clk         | fsm8/A_read0_0_write_en             |                  |               13 |             32 |
|  clk         | fsm8/A_read1_0_write_en             |                  |               20 |             32 |
|  clk         | fsm8/tmp_int_read0_0_write_en       |                  |                9 |             32 |
|  clk         | fsm8/x0_write_en                    |                  |                2 |             32 |
|  clk         | fsm8/x_int_read0_0_write_en         |                  |                9 |             32 |
|  clk         | fsm8/y0_write_en                    |                  |                2 |             32 |
|  clk         | fsm/done_reg_57                     |                  |               31 |             32 |
|  clk         | fsm/done_reg_28                     |                  |               30 |             32 |
|  clk         | fsm/done_reg_3                      |                  |               30 |             32 |
|  clk         | fsm/done_reg_30                     |                  |               31 |             32 |
|  clk         | fsm/done_reg_31                     |                  |               30 |             32 |
|  clk         | fsm/done_reg_32                     |                  |               32 |             32 |
|  clk         | fsm/done_reg_34                     |                  |               31 |             32 |
|  clk         | fsm/done_reg_35                     |                  |               32 |             32 |
|  clk         | fsm/done_reg_36                     |                  |               30 |             32 |
|  clk         | fsm/done_reg_37                     |                  |               31 |             32 |
|  clk         | fsm/done_reg_38                     |                  |               30 |             32 |
|  clk         | fsm/done_reg_39                     |                  |               32 |             32 |
|  clk         | fsm/done_reg_4                      |                  |               31 |             32 |
|  clk         | fsm/done_reg_40                     |                  |               32 |             32 |
|  clk         | fsm/done_reg_53                     |                  |               29 |             32 |
|  clk         | fsm/done_reg_54                     |                  |               29 |             32 |
|  clk         | fsm/done_reg_55                     |                  |               29 |             32 |
|  clk         | fsm/done_reg_56                     |                  |               30 |             32 |
|  clk         | fsm/done_reg_58                     |                  |               31 |             32 |
|  clk         |                                     | fsm2/RSTP        |               13 |             51 |
|  clk         |                                     | fsm3/RSTP        |               10 |             51 |
|  clk         |                                     |                  |               39 |             64 |
+--------------+-------------------------------------+------------------+------------------+----------------+


