parent	,	V_2
mult	,	V_41
capture_config	,	V_52
davinci_clk_init	,	F_36
dev	,	V_49
da8xx_syscfg1_base	,	V_60
cpu_clks	,	V_65
da850_gpio_platform_data	,	V_54
da850_round_armrate	,	F_19
display_config	,	V_47
cvdd	,	V_14
val	,	V_3
DA8XX_CFGCHIP3_REG	,	V_4
ARRAY_SIZE	,	F_17
platform_device_register	,	F_18
clk	,	V_1
index	,	V_11
diff	,	V_30
ehrpwm_tblck_disable	,	F_7
DA8XX_SYSCFG1_BASE	,	V_61
CFGCHIP3_ASYNC3_CLKSRC	,	V_6
da850_vpif_dev	,	V_45
pr_err	,	F_4
cpufreq_for_each_entry	,	F_20
da850_freq_table	,	V_25
ENODEV	,	V_15
DA8XX_CFGCHIP1_REG	,	V_9
freq	,	V_39
DA8XX_SYSCFG0_BASE	,	V_58
pos	,	V_34
__raw_writel	,	F_35
ehrpwm_tblck_enable	,	F_6
__raw_readl	,	F_34
table	,	V_33
postdiv	,	V_42
pll0_sysclk2	,	V_5
da850_register_gpio	,	F_29
pll0_clk	,	V_36
davinci_common_init	,	F_32
da850_regulator_init	,	F_10
i	,	V_22
da850_async3_set_parent	,	F_1
da8xx_syscfg0_base	,	V_57
da850_register_vpif_capture	,	F_28
"async"	,	L_5
cpufreq_frequency_table	,	V_32
EINVAL	,	V_8
" voltage scaling unsupported\n"	,	L_4
pllclk	,	V_35
davinci_soc_info_da850	,	V_56
v	,	V_55
__init	,	T_2
"Unable to obtain voltage regulator for CVDD;"	,	L_3
regulator_get	,	F_11
CFGCHIP0_PLL_MASTER_LOCK	,	V_63
da850_cpufreq_device	,	V_23
da850_opp	,	V_12
"Bad parent on async3 clock mux\n"	,	L_1
CPUFREQ_TABLE_END	,	V_43
frequency	,	V_26
vpif_display_config	,	V_46
u32	,	T_1
da850_register_cpufreq	,	F_15
freq_table	,	V_17
prediv	,	V_40
cpufreq_info	,	V_16
da850_set_armrate	,	F_21
ret	,	V_29
DA8XX_SYSCFG0_VIRT	,	F_3
da850_set_pll0rate	,	F_23
vpif_capture_config	,	V_51
da850_init	,	F_31
DA8XX_EHRPWM_TBCLKSYNC	,	V_10
PTR_ERR	,	F_14
ioremap	,	F_33
opp	,	V_13
WARN	,	F_12
regulator_set_voltage	,	F_9
clk_add_alias	,	F_16
name	,	V_24
davinci_set_pllrate	,	F_24
"Unable to map syscfg0 module"	,	L_6
da850_max_speed	,	V_27
da850_register_vpif_display	,	F_27
clk_set_rate	,	F_22
cvdd_min	,	V_19
pll_data	,	V_37
"cvdd"	,	L_2
armrate	,	V_44
DA8XX_CFGCHIP0_REG	,	V_62
best	,	V_31
driver_data	,	V_18
da850_vpif_capture_dev	,	V_53
da850_vpif_display_dev	,	V_48
SZ_4K	,	V_59
rate	,	V_28
pll1_sysclk2	,	V_7
cvdd_max	,	V_20
da850_register_vpif	,	F_26
da8xx_register_gpio	,	F_30
readl	,	F_2
async_clk	,	V_21
writel	,	F_5
CFGCHIP3_PLL1_MASTER_LOCK	,	V_64
WARN_ON	,	F_25
pll	,	V_38
da850_set_voltage	,	F_8
platform_data	,	V_50
IS_ERR	,	F_13
"Unable to map syscfg1 module"	,	L_7
