

Microchip MPLAB XC8 Assembler V2.35 build 20211206165544 
                                                                                               Tue Jan 18 10:21:17 2022

Microchip MPLAB XC8 C Compiler v2.35 (Free license) build 20211206165544 Og1 
     1                           	processor	18F27K40
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	idataCOMRAM,global,class=CODE,delta=1,noexec
     6                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     7                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	dataCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     9                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
    10                           	psect	text0,global,reloc=2,class=CODE,delta=1
    11                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    12                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    13                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    14                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    15  0000                     
    16                           ; Version 2.35
    17                           ; Generated 05/05/2021 GMT
    18                           ; 
    19                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    20                           ; All rights reserved.
    21                           ; 
    22                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    23                           ; 
    24                           ; Redistribution and use in source and binary forms, with or without modification, are
    25                           ; permitted provided that the following conditions are met:
    26                           ; 
    27                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    28                           ;        conditions and the following disclaimer.
    29                           ; 
    30                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    31                           ;        of conditions and the following disclaimer in the documentation and/or other
    32                           ;        materials provided with the distribution. Publication is not required when
    33                           ;        this file is used in an embedded application.
    34                           ; 
    35                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    36                           ;        software without specific prior written permission.
    37                           ; 
    38                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    39                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    40                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    41                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    42                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    43                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    44                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    45                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    46                           ; 
    47                           ; 
    48                           ; Code-generator required, PIC18F27K40 Definitions
    49                           ; 
    50                           ; SFR Addresses
    51  0000                     
    52                           	psect	idataCOMRAM
    53  01FFCF                     __pidataCOMRAM:
    54                           	callstack 0
    55                           
    56                           ;initializer for _serial_cadena
    57  01FFCF  03                 	db	3
    58  01FFD0  04                 	db	4
    59  01FFD1  05                 	db	5
    60  0000                     _RCREG1	set	3993
    61  0000                     _TXREG1	set	3994
    62  0000                     _TXSTA1bits	set	3998
    63  0000                     _RCSTA1bits	set	3997
    64                           
    65                           ; #config settings
    66                           
    67                           	psect	cinit
    68  01FFD6                     __pcinit:
    69                           	callstack 0
    70  01FFD6                     start_initialization:
    71                           	callstack 0
    72  01FFD6                     __initialization:
    73                           	callstack 0
    74                           
    75                           ; Initialize objects allocated to COMRAM (3 bytes)
    76                           ; load TBLPTR registers with __pidataCOMRAM
    77  01FFD6  0ECF               	movlw	low __pidataCOMRAM
    78  01FFD8  6EF6               	movwf	tblptrl,c
    79  01FFDA  0EFF               	movlw	high __pidataCOMRAM
    80  01FFDC  6EF7               	movwf	tblptrh,c
    81  01FFDE  0E01               	movlw	low (__pidataCOMRAM shr (0+16))
    82  01FFE0  6EF8               	movwf	tblptru,c
    83  01FFE2  0009               	tblrd		*+	;fetch initializer
    84  01FFE4  CFF5 F009          	movff	tablat,__pdataCOMRAM
    85  01FFE8  0009               	tblrd		*+	;fetch initializer
    86  01FFEA  CFF5 F00A          	movff	tablat,__pdataCOMRAM+1
    87  01FFEE  0009               	tblrd		*+	;fetch initializer
    88  01FFF0  CFF5 F00B          	movff	tablat,__pdataCOMRAM+2
    89                           
    90                           ; Clear objects allocated to COMRAM (3 bytes)
    91  01FFF4  6A08               	clrf	(__pbssCOMRAM+2)& (0+255),c
    92  01FFF6  6A07               	clrf	(__pbssCOMRAM+1)& (0+255),c
    93  01FFF8  6A06               	clrf	__pbssCOMRAM& (0+255),c
    94  01FFFA                     end_of_initialization:
    95                           	callstack 0
    96  01FFFA                     __end_of__initialization:
    97                           	callstack 0
    98  01FFFA  0100               	movlb	0
    99  01FFFC  EFE9  F0FF         	goto	_main	;jump to C main() function
   100                           
   101                           	psect	bssCOMRAM
   102  000006                     __pbssCOMRAM:
   103                           	callstack 0
   104  000006                     _length:
   105                           	callstack 0
   106  000006                     	ds	1
   107  000007                     _Output:
   108                           	callstack 0
   109  000007                     	ds	1
   110  000008                     _mandar_mensaje:
   111                           	callstack 0
   112  000008                     	ds	1
   113                           
   114                           	psect	dataCOMRAM
   115  000009                     __pdataCOMRAM:
   116                           	callstack 0
   117  000009                     _serial_cadena:
   118                           	callstack 0
   119  000009                     	ds	3
   120                           
   121                           	psect	cstackCOMRAM
   122  000001                     __pcstackCOMRAM:
   123                           	callstack 0
   124  000001                     
   125                           ; 2 bytes @ 0x0
   126  000001                     	ds	2
   127  000003                     
   128                           ; 3 bytes @ 0x2
   129  000003                     	ds	3
   130  000006                     
   131                           ; 1 bytes @ 0x5
   132 ;;
   133 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   134 ;;
   135 ;; *************** function _main *****************
   136 ;; Defined at:
   137 ;;		line 35 in file "main.c"
   138 ;; Parameters:    Size  Location     Type
   139 ;;  argc            2    0[COMRAM] int 
   140 ;;  argv            3    2[COMRAM] PTR PTR unsigned char 
   141 ;; Auto vars:     Size  Location     Type
   142 ;;		None
   143 ;; Return value:  Size  Location     Type
   144 ;;                  2    0[COMRAM] int 
   145 ;; Registers used:
   146 ;;		None
   147 ;; Tracked objects:
   148 ;;		On entry : 0/0
   149 ;;		On exit  : 0/0
   150 ;;		Unchanged: 0/0
   151 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14
   152 ;;      Params:         5       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0
   153 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0
   154 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0
   155 ;;      Totals:         5       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0
   156 ;;Total ram usage:        5 bytes
   157 ;; This function calls:
   158 ;;		Nothing
   159 ;; This function is called by:
   160 ;;		Startup code after reset
   161 ;; This function uses a non-reentrant model
   162 ;;
   163                           
   164                           	psect	text0
   165  01FFD2                     __ptext0:
   166                           	callstack 0
   167  01FFD2                     _main:
   168                           	callstack 31
   169  01FFD2  EF00  F000         	goto	start
   170  01FFD6                     __end_of_main:
   171                           	callstack 0
   172  0000                     
   173                           	psect	rparam
   174  0000                     
   175                           	psect	idloc
   176                           
   177                           ;Config register IDLOC0 @ 0x200000
   178                           ;	unspecified, using default values
   179  200000                     	org	2097152
   180  200000  0FFF               	dw	4095
   181                           
   182                           ;Config register IDLOC1 @ 0x200002
   183                           ;	unspecified, using default values
   184  200002                     	org	2097154
   185  200002  0FFF               	dw	4095
   186                           
   187                           ;Config register IDLOC2 @ 0x200004
   188                           ;	unspecified, using default values
   189  200004                     	org	2097156
   190  200004  0FFF               	dw	4095
   191                           
   192                           ;Config register IDLOC3 @ 0x200006
   193                           ;	unspecified, using default values
   194  200006                     	org	2097158
   195  200006  0FFF               	dw	4095
   196                           
   197                           ;Config register IDLOC4 @ 0x200008
   198                           ;	unspecified, using default values
   199  200008                     	org	2097160
   200  200008  0FFF               	dw	4095
   201                           
   202                           ;Config register IDLOC5 @ 0x20000A
   203                           ;	unspecified, using default values
   204  20000A                     	org	2097162
   205  20000A  0FFF               	dw	4095
   206                           
   207                           ;Config register IDLOC6 @ 0x20000C
   208                           ;	unspecified, using default values
   209  20000C                     	org	2097164
   210  20000C  0FFF               	dw	4095
   211                           
   212                           ;Config register IDLOC7 @ 0x20000E
   213                           ;	unspecified, using default values
   214  20000E                     	org	2097166
   215  20000E  0FFF               	dw	4095
   216                           
   217                           	psect	config
   218                           
   219                           ;Config register CONFIG1L @ 0x300000
   220                           ;	unspecified, using default values
   221                           ;	External Oscillator mode Selection bits
   222                           ;	FEXTOSC = 0x7, unprogrammed default
   223                           ;	Power-up default value for COSC bits
   224                           ;	RSTOSC = 0x7, unprogrammed default
   225  300000                     	org	3145728
   226  300000  FF                 	db	255
   227                           
   228                           ;Config register CONFIG1H @ 0x300001
   229                           ;	unspecified, using default values
   230                           ;	Clock Out Enable bit
   231                           ;	CLKOUTEN = 0x1, unprogrammed default
   232                           ;	Clock Switch Enable bit
   233                           ;	CSWEN = 0x1, unprogrammed default
   234                           ;	Fail-Safe Clock Monitor Enable bit
   235                           ;	FCMEN = 0x1, unprogrammed default
   236  300001                     	org	3145729
   237  300001  FF                 	db	255
   238                           
   239                           ;Config register CONFIG2L @ 0x300002
   240                           ;	unspecified, using default values
   241                           ;	Master Clear Enable bit
   242                           ;	MCLRE = 0x1, unprogrammed default
   243                           ;	Power-up Timer Enable bit
   244                           ;	PWRTE = 0x1, unprogrammed default
   245                           ;	Low-power BOR enable bit
   246                           ;	LPBOREN = 0x1, unprogrammed default
   247                           ;	Brown-out Reset Enable bits
   248                           ;	BOREN = 0x3, unprogrammed default
   249  300002                     	org	3145730
   250  300002  FF                 	db	255
   251                           
   252                           ;Config register CONFIG2H @ 0x300003
   253                           ;	unspecified, using default values
   254                           ;	Brown Out Reset Voltage selection bits
   255                           ;	BORV = 0x3, unprogrammed default
   256                           ;	ZCD Disable bit
   257                           ;	ZCD = 0x1, unprogrammed default
   258                           ;	PPSLOCK bit One-Way Set Enable bit
   259                           ;	PPS1WAY = 0x1, unprogrammed default
   260                           ;	Stack Full/Underflow Reset Enable bit
   261                           ;	STVREN = 0x1, unprogrammed default
   262                           ;	Debugger Enable bit
   263                           ;	DEBUG = 0x1, unprogrammed default
   264                           ;	Extended Instruction Set Enable bit
   265                           ;	XINST = 0x1, unprogrammed default
   266  300003                     	org	3145731
   267  300003  FF                 	db	255
   268                           
   269                           ;Config register CONFIG3L @ 0x300004
   270                           ;	unspecified, using default values
   271                           ;	WDT Period Select bits
   272                           ;	WDTCPS = 0x1F, unprogrammed default
   273                           ;	WDT operating mode
   274                           ;	WDTE = 0x3, unprogrammed default
   275  300004                     	org	3145732
   276  300004  FF                 	db	255
   277                           
   278                           ;Config register CONFIG3H @ 0x300005
   279                           ;	unspecified, using default values
   280                           ;	WDT Window Select bits
   281                           ;	WDTCWS = 0x7, unprogrammed default
   282                           ;	WDT input clock selector
   283                           ;	WDTCCS = 0x7, unprogrammed default
   284  300005                     	org	3145733
   285  300005  FF                 	db	255
   286                           
   287                           ;Config register CONFIG4L @ 0x300006
   288                           ;	unspecified, using default values
   289                           ;	Write Protection Block 0
   290                           ;	WRT0 = 0x1, unprogrammed default
   291                           ;	Write Protection Block 1
   292                           ;	WRT1 = 0x1, unprogrammed default
   293                           ;	Write Protection Block 2
   294                           ;	WRT2 = 0x1, unprogrammed default
   295                           ;	Write Protection Block 3
   296                           ;	WRT3 = 0x1, unprogrammed default
   297                           ;	Write Protection Block 4
   298                           ;	WRT4 = 0x1, unprogrammed default
   299                           ;	Write Protection Block 5
   300                           ;	WRT5 = 0x1, unprogrammed default
   301                           ;	Write Protection Block 6
   302                           ;	WRT6 = 0x1, unprogrammed default
   303                           ;	Write Protection Block 7
   304                           ;	WRT7 = 0x1, unprogrammed default
   305  300006                     	org	3145734
   306  300006  FF                 	db	255
   307                           
   308                           ;Config register CONFIG4H @ 0x300007
   309                           ;	unspecified, using default values
   310                           ;	Configuration Register Write Protection bit
   311                           ;	WRTC = 0x1, unprogrammed default
   312                           ;	Boot Block Write Protection bit
   313                           ;	WRTB = 0x1, unprogrammed default
   314                           ;	Data EEPROM Write Protection bit
   315                           ;	WRTD = 0x1, unprogrammed default
   316                           ;	Scanner Enable bit
   317                           ;	SCANE = 0x1, unprogrammed default
   318                           ;	Low Voltage Programming Enable bit
   319                           ;	LVP = 0x1, unprogrammed default
   320  300007                     	org	3145735
   321  300007  FF                 	db	255
   322                           
   323                           ;Config register CONFIG5L @ 0x300008
   324                           ;	unspecified, using default values
   325                           ;	UserNVM Program Memory Code Protection bit
   326                           ;	CP = 0x1, unprogrammed default
   327                           ;	DataNVM Memory Code Protection bit
   328                           ;	CPD = 0x1, unprogrammed default
   329  300008                     	org	3145736
   330  300008  FF                 	db	255
   331                           
   332                           ;Config register CONFIG5H @ 0x300009
   333                           ;	unspecified, using default values
   334  300009                     	org	3145737
   335  300009  FF                 	db	255
   336                           
   337                           ;Config register CONFIG6L @ 0x30000A
   338                           ;	unspecified, using default values
   339                           ;	Table Read Protection Block 0
   340                           ;	EBTR0 = 0x1, unprogrammed default
   341                           ;	Table Read Protection Block 1
   342                           ;	EBTR1 = 0x1, unprogrammed default
   343                           ;	Table Read Protection Block 2
   344                           ;	EBTR2 = 0x1, unprogrammed default
   345                           ;	Table Read Protection Block 3
   346                           ;	EBTR3 = 0x1, unprogrammed default
   347                           ;	Table Read Protection Block 4
   348                           ;	EBTR4 = 0x1, unprogrammed default
   349                           ;	Table Read Protection Block 5
   350                           ;	EBTR5 = 0x1, unprogrammed default
   351                           ;	Table Read Protection Block 6
   352                           ;	EBTR6 = 0x1, unprogrammed default
   353                           ;	Table Read Protection Block 7
   354                           ;	EBTR7 = 0x1, unprogrammed default
   355  30000A                     	org	3145738
   356  30000A  FF                 	db	255
   357                           
   358                           ;Config register CONFIG6H @ 0x30000B
   359                           ;	unspecified, using default values
   360                           ;	Boot Block Table Read Protection bit
   361                           ;	EBTRB = 0x1, unprogrammed default
   362  30000B                     	org	3145739
   363  30000B  FF                 	db	255
   364                           tosu	equ	0xFFF
   365                           tosh	equ	0xFFE
   366                           tosl	equ	0xFFD
   367                           stkptr	equ	0xFFC
   368                           pclatu	equ	0xFFB
   369                           pclath	equ	0xFFA
   370                           pcl	equ	0xFF9
   371                           tblptru	equ	0xFF8
   372                           tblptrh	equ	0xFF7
   373                           tblptrl	equ	0xFF6
   374                           tablat	equ	0xFF5
   375                           prodh	equ	0xFF4
   376                           prodl	equ	0xFF3
   377                           indf0	equ	0xFEF
   378                           postinc0	equ	0xFEE
   379                           postdec0	equ	0xFED
   380                           preinc0	equ	0xFEC
   381                           plusw0	equ	0xFEB
   382                           fsr0h	equ	0xFEA
   383                           fsr0l	equ	0xFE9
   384                           wreg	equ	0xFE8
   385                           indf1	equ	0xFE7
   386                           postinc1	equ	0xFE6
   387                           postdec1	equ	0xFE5
   388                           preinc1	equ	0xFE4
   389                           plusw1	equ	0xFE3
   390                           fsr1h	equ	0xFE2
   391                           fsr1l	equ	0xFE1
   392                           bsr	equ	0xFE0
   393                           indf2	equ	0xFDF
   394                           postinc2	equ	0xFDE
   395                           postdec2	equ	0xFDD
   396                           preinc2	equ	0xFDC
   397                           plusw2	equ	0xFDB
   398                           fsr2h	equ	0xFDA
   399                           fsr2l	equ	0xFD9
   400                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        3
    BSS         3
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      5      11
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          136      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 5     0      5       0
                                              0 COMRAM     5     0      5
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM             E87      0       0      38        0.0%
EEDATA             400      0       0       0        0.0%
BITBIGSFRll        10C      0       0      36        0.0%
BITBANK13          100      0       0      30        0.0%
BANK13             100      0       0      31        0.0%
BITBANK12          100      0       0      28        0.0%
BANK12             100      0       0      29        0.0%
BITBANK11          100      0       0      26        0.0%
BANK11             100      0       0      27        0.0%
BITBANK10          100      0       0      24        0.0%
BANK10             100      0       0      25        0.0%
BITBANK9           100      0       0      22        0.0%
BANK9              100      0       0      23        0.0%
BITBANK8           100      0       0      20        0.0%
BANK8              100      0       0      21        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK14           88      0       0      32        0.0%
BANK14              88      0       0      33        0.0%
BITBIGSFRh          61      0       0      34        0.0%
BITCOMRAM           5F      0       0       0        0.0%
COMRAM              5F      5       B       1       11.6%
BITBIGSFRlh          2      0       0      35        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR_2             0      0       0     200        0.0%
SFR_2                0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0       B      37        0.0%
DATA                 0      0       B       3        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.35 build 20211206165544 
Symbol Table                                                                                   Tue Jan 18 10:21:17 2022

                     l21 FFD2                      l749 FFD2               _TXSTA1bits 000F9E  
                   _main FFD2                     start 0000             ___param_bank 000000  
                  ?_main 0001                    tablat 000FF5          __initialization FFD6  
           __end_of_main FFD6                   ??_main 0006            __activetblptr 000000  
                 _RCREG1 000F99                   _TXREG1 000F9A                   _Output 0007  
         _mandar_mensaje 0008                   _length 0006                   isa$std 000001  
           __pdataCOMRAM 0009                   tblptrh 000FF7                   tblptrl 000FF6  
                 tblptru 000FF8               __accesstop 0060  __end_of__initialization FFFA  
          ___rparam_used 000001           __pcstackCOMRAM 0001                  __Hparam 0000  
                __Lparam 0000                  __pcinit FFD6                  __ramtop 0F00  
                __ptext0 FFD2     end_of_initialization FFFA            __pidataCOMRAM FFCF  
    start_initialization FFD6              __pbssCOMRAM 0006            _serial_cadena 0009  
               __Hrparam 0000                 __Lrparam 0000                 isa$xinst 000000  
               main@argc 0001                 main@argv 0003               _RCSTA1bits 000F9D  
