{
  "patent_number": "9971975",
  "application_number": "15467775",
  "date_published": "20171109",
  "date_produced": "20171025",
  "filing_date": "20170323",
  "main_ipcr_label": "G06N9900",
  "abstract": "An optimized method, system, and apparatus for determining optimal DQS delay for DDR memory interfaces are disclosed. The method performs data eye training in a two dimensional space with time delay value as x-axis and reference voltage (Vref) as y-axis to determine a rectangular data eye within an overall data eye with Vref margin.",
  "publication_number": "US20170323222A1-20171109",
  "summary": "<SOH> SUMMARY OF INVENTION <EOH>Briefly, the disclosure relates to optimizing data eye training with Vref voltage margin. Accordingly, the data eye training for a DDR interface includes calculating a DQS delay that provides optimal data width and optimal Vref margin.",
  "ipcr_labels": [
    "G06N9900",
    "G11C722"
  ],
  "inventor_list": [
    {
      "inventor_name_last": "Rao",
      "inventor_name_first": "Venkata N.S.N.",
      "inventor_city": "Fremont",
      "inventor_state": "CA",
      "inventor_country": "US"
    },
    {
      "inventor_name_last": "Kantamani",
      "inventor_name_first": "Ravindra",
      "inventor_city": "Hyderabad",
      "inventor_state": "",
      "inventor_country": "IN"
    },
    {
      "inventor_name_last": "Chalasani",
      "inventor_name_first": "Prasad",
      "inventor_city": "San Jose",
      "inventor_state": "CA",
      "inventor_country": "US"
    }
  ],
  "title": "Optimal Data Eye for Improved Vref Margin",
  "decision": "ACCEPTED",
  "_processing_info": {
    "original_size": 48598,
    "optimized_size": 1447,
    "reduction_percent": 97.02
  }
}