

================================================================
== Vitis HLS Report for 'convert_ac_fixed_ac_float_25_2_8_0_Pipeline_VITIS_LOOP_213'
================================================================
* Date:           Fri Mar 31 13:38:03 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        fixed_to_float_xilinx
* Solution:       fixed_to_float_xilinx_solution (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  6.696 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        3|        4|  0.150 us|  0.200 us|    3|    4|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_2139_1  |        1|        2|         1|          1|          1|  1 ~ 2|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     70|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     50|    -|
|Register         |        -|    -|       5|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       5|    120|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |k_fu_147_p2                |         +|   0|  0|  10|           2|           2|
    |icmp_ln2139_fu_141_p2      |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln678_fu_126_p2       |      icmp|   0|  0|   8|           2|           1|
    |select_ln678_fu_132_p3     |    select|   0|  0|  32|           1|          32|
    |sext_ln2137_cast_fu_97_p3  |    select|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  70|          38|          69|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_phi_mux_UnifiedRetVal_phi_fu_89_p4  |  14|          3|    1|          3|
    |ap_return                              |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_2                   |   9|          2|    2|          4|
    |x_fu_50                                |   9|          2|    2|          4|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  50|         11|    7|         15|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |ap_return_preg  |  1|   0|    1|          0|
    |x_fu_50         |  2|   0|    2|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  5|   0|    5|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+-------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  convert<ac_fixed,ac_float<25,2,8,0>>_Pipeline_VITIS_LOOP_213|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  convert<ac_fixed,ac_float<25,2,8,0>>_Pipeline_VITIS_LOOP_213|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  convert<ac_fixed,ac_float<25,2,8,0>>_Pipeline_VITIS_LOOP_213|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  convert<ac_fixed,ac_float<25,2,8,0>>_Pipeline_VITIS_LOOP_213|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  convert<ac_fixed,ac_float<25,2,8,0>>_Pipeline_VITIS_LOOP_213|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  convert<ac_fixed,ac_float<25,2,8,0>>_Pipeline_VITIS_LOOP_213|  return value|
|ap_return                |  out|    1|  ap_ctrl_hs|  convert<ac_fixed,ac_float<25,2,8,0>>_Pipeline_VITIS_LOOP_213|  return value|
|value_1                  |   in|   32|     ap_none|                                                       value_1|        scalar|
|value_r                  |   in|   32|     ap_none|                                                       value_r|        scalar|
|sext_ln2137              |   in|    1|     ap_none|                                                   sext_ln2137|        scalar|
|k_2_out                  |  out|    1|      ap_vld|                                                       k_2_out|       pointer|
|k_2_out_ap_vld           |  out|    1|      ap_vld|                                                       k_2_out|       pointer|
|select_ln678_out         |  out|   32|      ap_vld|                                              select_ln678_out|       pointer|
|select_ln678_out_ap_vld  |  out|    1|      ap_vld|                                              select_ln678_out|       pointer|
+-------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+

