FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 60;
0"NC";
1"A7_DDR_DQ_2";
2"A7_DDR_DQ_0";
3"A7_DDR_BANK_VREF";
4"A7_DDR_DQ_15";
5"A7_DDR_DQ_14";
6"A7_DDR_DQ_13";
7"A7_DDR_DQS1_P";
8"A7_DDR_DQS1_N";
9"A7_DDR_DQ_12";
10"A7_DDR_DQ_11";
11"A7_DDR_DQ_10";
12"A7_DDR_DQ_9";
13"A7_DDR_DQ_8";
14"A7_DDR_DQ_24";
15"A7_DDR_DQ_26";
16"A7_DDR_DQ_27";
17"A7_DDR_DQ_30";
18"A7_DDR_DQ_4";
19"A7_DDR_DQS0_P";
20"A7_DDR_DQS0_N";
21"A7_DDR_DQ_3";
22"A7_DDR_DQ_25";
23"A7_DDR_DM2";
24"A7_DDR_DQ_22";
25"A7_DDR_DQS2_N";
26"A7_DDR_DQ_20";
27"A7_DDR_DQ_19";
28"A7_DDR_DQ_18";
29"A7_DDR_DQ_17";
30"A7_DDR_DQ_16";
31"A7_DDR_DQS3_P";
32"A7_DDR_DQ_28";
33"A7_DDR_DQ_29";
34"A7_DDR_DQS3_N";
35"A7_DDR_DQ_31";
36"A7_DDR_DM3";
37"A7_DDR_BANK_VREF";
38"A7_DDR_DQ_23";
39"A7_DDR_DQ_21";
40"A7_DDR_DQS2_P";
41"A7_DDR_DM1";
42"A7_DDR_DQ_1";
43"A7_DDR_DQ_5";
44"A7_DDR_DQ_6";
45"A7_DDR_DQ_7";
46"A7_DDR_DM0";
%"XC7A200TFFG1156"
"11","(-5900,4000)","0","ic","I2";
;
$LOCATION"U28"
CDS_SEC"11"
$SEC"11"
CDS_LOCATION"U28"
VALUE"XC7A200TFFG1156"
CDS_LMAN_SYM_OUTLINE"-125,1250,850,-100"
CDS_LIB"ic";
"U11"
$PN"U11"14;
"T9"
$PN"T9"22;
"U9"
$PN"U9"15;
"T7"
$PN"T7"16;
"T8"
$PN"T8"32;
"U6"
$PN"U6"33;
"U7"
$PN"U7"17;
"T10"
$PN"T10"34;
"U10"
$PN"U10"31;
"P10"
$PN"P10"35;
"R10"
$PN"R10"36;
"R7"
$PN"R7"37;
"R8"
$PN"R8"0;
"U4"
$PN"U4"0;
"U5"
$PN"U5"30;
"T2"
$PN"T2"29;
"T3"
$PN"T3"28;
"U1"
$PN"U1"27;
"U2"
$PN"U2"26;
"R2"
$PN"R2"25;
"R3"
$PN"R3"40;
"T4"
$PN"T4"39;
"T5"
$PN"T5"24;
"R5"
$PN"R5"38;
"R6"
$PN"R6"23;
"N4"
$PN"N4"0;
"P5"
$PN"P5"13;
"P3"
$PN"P3"12;
"P4"
$PN"P4"11;
"N2"
$PN"N2"10;
"N3"
$PN"N3"9;
"P1"
$PN"P1"8;
"R1"
$PN"R1"7;
"M4"
$PN"M4"6;
"M5"
$PN"M5"5;
"M1"
$PN"M1"4;
"N1"
$PN"N1"41;
"N6"
$PN"N6"3;
"P6"
$PN"P6"0;
"P8"
$PN"P8"2;
"P9"
$PN"P9"42;
"M10"
$PN"M10"1;
"M11"
$PN"M11"21;
"N7"
$PN"N7"20;
"N8"
$PN"N8"19;
"M9"
$PN"M9"18;
"N9"
$PN"N9"43;
"M6"
$PN"M6"44;
"M7"
$PN"M7"45;
"R11"
$PN"R11"46;
END.
