
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v' to AST representation.
Generating RTLIL representation for module `\LUControl'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:560.1-750.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:752.1-767.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:770.1-793.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: LUControl           
Automatically selected LUControl as design top module.

2.2. Analyzing design hierarchy..
Top module:  \LUControl

2.3. Analyzing design hierarchy..
Top module:  \LUControl
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 7 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:1324$259 in module LUControl.
Marked 17 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225 in module LUControl.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:966$222 in module LUControl.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:957$214 in module LUControl.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:796$167 in module LUControl.
Marked 14 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:796$167 in module LUControl.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:770$153 in module LUControl.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:752$135 in module LUControl.
Marked 26 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:560$94 in module LUControl.
Marked 28 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:445$10 in module LUControl.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:410$1 in module LUControl.
Removed a total of 1 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 27 redundant assignments.
Promoted 300 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:1324$259'.
     1/5: $0\done[0:0]
     2/5: $0\MOEn[0:0]
     3/5: $0\topReadAddr[11:0]
     4/5: $0\leftReadAddr[6:0]
     5/5: $0\curReadAddr[6:0]
Creating decoders for process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
     1/16: $0\MOEnDelay[5:0] [5]
     2/16: $0\topWriteSelDelay4[4:0]
     3/16: $0\topWriteEnDelay[31:0] [4]
     4/16: $0\topWriteAddrDelay4[11:0]
     5/16: $0\leftWriteEnDelay[31:0] [31]
     6/16: $0\leftWriteEnDelay[31:0] [15]
     7/16: $0\leftWriteEnDelay[31:0] [4]
     8/16: $0\leftWriteSelDelay[4:0] [4]
     9/16: $0\curWriteEnDelay[31:0] [31]
    10/16: $0\curWriteEnDelay[31:0] [15]
    11/16: $0\curWriteSelDelay[15:0] [15]
    12/16: $0\writeByteEnDelay15[127:0]
    13/16: $0\writeByteEnDelay4[127:0]
    14/16: $0\curWriteAddrDelay15[6:0]
    15/16: $0\curWriteAddrDelay4[6:0]
    16/16: $0\topSourceSelDelay[4:0] [4]
Creating decoders for process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:966$222'.
     1/2: $0\currentRowState[1:0]
     2/2: $0\currentState[3:0]
Creating decoders for process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:957$214'.
     1/1: $0\byteEn[127:0]
Creating decoders for process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:796$167'.
     1/10: $0\i1modkByteEn[127:0]
     2/10: $0\counter[6:0]
     3/10: $0\leftIdxCounter[6:0]
     4/10: $0\msIdxCounter[6:0]
     5/10: $0\diagIdxCounter[6:0]
     6/10: $0\topIdxCounter[1:0]
     7/10: $0\divCounter[5:0]
     8/10: $0\topWriteCounter[6:0]
     9/10: $0\readRowCounter[6:0]
    10/10: $0\nextTopIdxCounter[11:0]
Creating decoders for process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:770$153'.
     1/5: $5\nextRowState[1:0]
     2/5: $4\nextRowState[1:0]
     3/5: $3\nextRowState[1:0]
     4/5: $2\nextRowState[1:0]
     5/5: $1\nextRowState[1:0]
Creating decoders for process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:752$135'.
     1/3: $1\loadRow[0:0]
     2/3: $1\startFetchRow[0:0]
     3/3: $1\doneFetchRow[0:0]
Creating decoders for process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:560$94'.
     1/36: $26\nextState[3:0]
     2/36: $25\nextState[3:0]
     3/36: $24\nextState[3:0]
     4/36: $10\updateCounter[0:0]
     5/36: $23\nextState[3:0]
     6/36: $22\nextState[3:0]
     7/36: $9\updateCounter[0:0]
     8/36: $21\nextState[3:0]
     9/36: $20\nextState[3:0]
    10/36: $8\updateCounter[0:0]
    11/36: $19\nextState[3:0]
    12/36: $7\updateCounter[0:0]
    13/36: $18\nextState[3:0]
    14/36: $6\updateCounter[0:0]
    15/36: $17\nextState[3:0]
    16/36: $16\nextState[3:0]
    17/36: $5\updateCounter[0:0]
    18/36: $15\nextState[3:0]
    19/36: $14\nextState[3:0]
    20/36: $13\nextState[3:0]
    21/36: $4\updateCounter[0:0]
    22/36: $12\nextState[3:0]
    23/36: $11\nextState[3:0]
    24/36: $3\updateCounter[0:0]
    25/36: $10\nextState[3:0]
    26/36: $2\updateCounter[0:0]
    27/36: $9\nextState[3:0]
    28/36: $8\nextState[3:0]
    29/36: $7\nextState[3:0]
    30/36: $6\nextState[3:0]
    31/36: $5\nextState[3:0]
    32/36: $4\nextState[3:0]
    33/36: $3\nextState[3:0]
    34/36: $2\nextState[3:0]
    35/36: $1\updateCounter[0:0]
    36/36: $1\nextState[3:0]
Creating decoders for process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:445$10'.
     1/11: $0\waitCycles[6:0]
     2/11: $0\i1modk[4:0]
     3/11: $0\imodk[4:0]
     4/11: $0\msIdx[6:0]
     5/11: $0\leftIdx[6:0]
     6/11: $0\diagIdx[6:0]
     7/11: $0\topIdx[1:0]
     8/11: $0\curTopIdx[11:0]
     9/11: $0\nextTopIdx[11:0]
    10/11: $0\j[6:0]
    11/11: $0\i1[6:0]
Creating decoders for process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:410$1'.
     1/5: $0\stop[6:0]
     2/5: $0\mode[1:0]
     3/5: $0\loop[6:0]
     4/5: $0\n[6:0]
     5/5: $0\m[6:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\LUControl.\nextRowState' from process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:770$153'.
No latch inferred for signal `\LUControl.\startFetchRow' from process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:752$135'.
No latch inferred for signal `\LUControl.\doneFetchRow' from process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:752$135'.
No latch inferred for signal `\LUControl.\loadRow' from process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:752$135'.
No latch inferred for signal `\LUControl.\writeRow' from process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:752$135'.
No latch inferred for signal `\LUControl.\nextState' from process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:560$94'.
No latch inferred for signal `\LUControl.\updateCounter' from process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:560$94'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\LUControl.\done' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:1324$259'.
  created $dff cell `$procdff$1141' with positive edge clock.
Creating register for signal `\LUControl.\curWriteByteEn' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:1324$259'.
  created $dff cell `$procdff$1142' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddr' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:1324$259'.
  created $dff cell `$procdff$1143' with positive edge clock.
Creating register for signal `\LUControl.\curReadAddr' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:1324$259'.
  created $dff cell `$procdff$1144' with positive edge clock.
Creating register for signal `\LUControl.\curWriteEn' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:1324$259'.
  created $dff cell `$procdff$1145' with positive edge clock.
Creating register for signal `\LUControl.\leftWriteByteEn' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:1324$259'.
  created $dff cell `$procdff$1146' with positive edge clock.
Creating register for signal `\LUControl.\leftWriteAddr' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:1324$259'.
  created $dff cell `$procdff$1147' with positive edge clock.
Creating register for signal `\LUControl.\leftReadAddr' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:1324$259'.
  created $dff cell `$procdff$1148' with positive edge clock.
Creating register for signal `\LUControl.\leftWriteEn' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:1324$259'.
  created $dff cell `$procdff$1149' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddr' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:1324$259'.
  created $dff cell `$procdff$1150' with positive edge clock.
Creating register for signal `\LUControl.\topReadAddr' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:1324$259'.
  created $dff cell `$procdff$1151' with positive edge clock.
Creating register for signal `\LUControl.\topWriteEn' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:1324$259'.
  created $dff cell `$procdff$1152' with positive edge clock.
Creating register for signal `\LUControl.\leftWriteSel' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:1324$259'.
  created $dff cell `$procdff$1153' with positive edge clock.
Creating register for signal `\LUControl.\curWriteSel' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:1324$259'.
  created $dff cell `$procdff$1154' with positive edge clock.
Creating register for signal `\LUControl.\topSourceSel' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:1324$259'.
  created $dff cell `$procdff$1155' with positive edge clock.
Creating register for signal `\LUControl.\diagEn' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:1324$259'.
  created $dff cell `$procdff$1156' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSel' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:1324$259'.
  created $dff cell `$procdff$1157' with positive edge clock.
Creating register for signal `\LUControl.\MOSel' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:1324$259'.
  created $dff cell `$procdff$1158' with positive edge clock.
Creating register for signal `\LUControl.\MOEn' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:1324$259'.
  created $dff cell `$procdff$1159' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay0' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1160' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay1' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1161' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay2' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1162' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay3' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1163' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay4' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1164' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay5' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1165' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay6' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1166' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay7' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1167' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay8' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1168' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay9' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1169' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay10' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1170' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay11' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1171' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay12' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1172' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay13' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1173' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay14' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1174' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay15' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1175' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay16' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1176' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay17' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1177' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay18' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1178' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay19' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1179' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay20' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1180' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay21' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1181' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay22' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1182' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay23' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1183' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay24' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1184' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay25' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1185' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay26' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1186' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay27' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1187' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay28' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1188' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay29' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1189' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay30' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1190' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay31' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1191' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay0' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1192' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay1' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1193' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay2' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1194' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay3' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1195' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay4' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1196' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay5' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1197' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay6' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1198' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay7' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1199' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay8' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1200' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay9' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1201' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay10' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1202' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay11' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1203' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay12' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1204' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay13' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1205' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay14' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1206' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay15' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1207' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay16' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1208' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay17' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1209' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay18' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1210' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay19' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1211' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay20' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1212' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay21' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1213' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay22' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1214' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay23' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1215' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay24' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1216' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay25' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1217' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay26' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1218' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay27' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1219' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay28' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1220' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay29' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1221' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay30' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1222' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay31' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1223' with positive edge clock.
Creating register for signal `\LUControl.\curReadAddrDelay0' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1224' with positive edge clock.
Creating register for signal `\LUControl.\curReadAddrDelay1' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1225' with positive edge clock.
Creating register for signal `\LUControl.\curReadAddrDelay2' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1226' with positive edge clock.
Creating register for signal `\LUControl.\curReadAddrDelay3' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1227' with positive edge clock.
Creating register for signal `\LUControl.\curReadAddrDelay4' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1228' with positive edge clock.
Creating register for signal `\LUControl.\curReadAddrDelay5' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1229' with positive edge clock.
Creating register for signal `\LUControl.\curReadAddrDelay6' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1230' with positive edge clock.
Creating register for signal `\LUControl.\curReadAddrDelay7' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1231' with positive edge clock.
Creating register for signal `\LUControl.\curReadAddrDelay8' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1232' with positive edge clock.
Creating register for signal `\LUControl.\curReadAddrDelay9' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1233' with positive edge clock.
Creating register for signal `\LUControl.\curReadAddrDelay10' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1234' with positive edge clock.
Creating register for signal `\LUControl.\curReadAddrDelay11' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1235' with positive edge clock.
Creating register for signal `\LUControl.\leftWriteEnDelay' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1236' with positive edge clock.
Creating register for signal `\LUControl.\curWriteEnDelay' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1237' with positive edge clock.
Creating register for signal `\LUControl.\leftWriteSelDelay' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1238' with positive edge clock.
Creating register for signal `\LUControl.\curWriteSelDelay' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1239' with positive edge clock.
Creating register for signal `\LUControl.\leftReadAddrDelay0' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1240' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay0' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1241' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay1' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1242' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay2' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1243' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay3' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1244' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay4' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1245' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay5' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1246' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay6' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1247' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay7' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1248' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay8' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1249' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay9' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1250' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay10' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1251' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay11' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1252' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay12' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1253' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay13' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1254' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay14' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1255' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay15' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1256' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay16' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1257' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay17' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1258' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay18' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1259' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay19' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1260' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay20' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1261' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay21' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1262' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay22' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1263' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay23' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1264' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay24' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1265' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay25' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1266' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay26' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1267' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay27' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1268' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay28' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1269' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay29' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1270' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay30' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1271' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay31' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1272' with positive edge clock.
Creating register for signal `\LUControl.\topWriteEnDelay' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1273' with positive edge clock.
Creating register for signal `\LUControl.\topSourceSelDelay' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1274' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay0' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1275' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay1' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1276' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay2' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1277' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay3' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1278' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay4' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1279' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay5' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1280' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay6' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1281' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay7' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1282' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay8' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1283' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay9' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1284' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay10' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1285' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay11' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1286' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay12' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1287' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay13' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1288' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay14' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1289' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay15' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1290' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay16' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1291' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay17' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1292' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay18' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1293' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay19' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1294' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay20' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1295' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay21' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1296' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay22' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1297' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay23' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1298' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay24' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1299' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay25' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1300' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay26' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1301' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay27' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1302' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay28' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1303' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay29' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1304' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay30' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1305' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay31' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1306' with positive edge clock.
Creating register for signal `\LUControl.\diagEnDelay' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1307' with positive edge clock.
Creating register for signal `\LUControl.\MOEnDelay' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
  created $dff cell `$procdff$1308' with positive edge clock.
Creating register for signal `\LUControl.\currentState' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:966$222'.
  created $dff cell `$procdff$1309' with positive edge clock.
Creating register for signal `\LUControl.\currentRowState' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:966$222'.
  created $dff cell `$procdff$1310' with positive edge clock.
Creating register for signal `\LUControl.\byteEn' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:957$214'.
  created $dff cell `$procdff$1311' with positive edge clock.
Creating register for signal `\LUControl.\nextTopIdxCounter' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:796$167'.
  created $dff cell `$procdff$1312' with positive edge clock.
Creating register for signal `\LUControl.\topIdxCounter' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:796$167'.
  created $dff cell `$procdff$1313' with positive edge clock.
Creating register for signal `\LUControl.\diagIdxCounter' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:796$167'.
  created $dff cell `$procdff$1314' with positive edge clock.
Creating register for signal `\LUControl.\leftIdxCounter' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:796$167'.
  created $dff cell `$procdff$1315' with positive edge clock.
Creating register for signal `\LUControl.\msIdxCounter' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:796$167'.
  created $dff cell `$procdff$1316' with positive edge clock.
Creating register for signal `\LUControl.\readRowCounter' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:796$167'.
  created $dff cell `$procdff$1317' with positive edge clock.
Creating register for signal `\LUControl.\topWriteCounter' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:796$167'.
  created $dff cell `$procdff$1318' with positive edge clock.
Creating register for signal `\LUControl.\i1modkByteEn' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:796$167'.
  created $dff cell `$procdff$1319' with positive edge clock.
Creating register for signal `\LUControl.\counter' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:796$167'.
  created $dff cell `$procdff$1320' with positive edge clock.
Creating register for signal `\LUControl.\divCounter' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:796$167'.
  created $dff cell `$procdff$1321' with positive edge clock.
Creating register for signal `\LUControl.\i1' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:445$10'.
  created $dff cell `$procdff$1322' with positive edge clock.
Creating register for signal `\LUControl.\j' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:445$10'.
  created $dff cell `$procdff$1323' with positive edge clock.
Creating register for signal `\LUControl.\nextTopIdx' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:445$10'.
  created $dff cell `$procdff$1324' with positive edge clock.
Creating register for signal `\LUControl.\nextTopIdx2' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:445$10'.
  created $dff cell `$procdff$1325' with positive edge clock.
Creating register for signal `\LUControl.\curTopIdx' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:445$10'.
  created $dff cell `$procdff$1326' with positive edge clock.
Creating register for signal `\LUControl.\topIdx' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:445$10'.
  created $dff cell `$procdff$1327' with positive edge clock.
Creating register for signal `\LUControl.\diagIdx' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:445$10'.
  created $dff cell `$procdff$1328' with positive edge clock.
Creating register for signal `\LUControl.\leftIdx' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:445$10'.
  created $dff cell `$procdff$1329' with positive edge clock.
Creating register for signal `\LUControl.\msIdx' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:445$10'.
  created $dff cell `$procdff$1330' with positive edge clock.
Creating register for signal `\LUControl.\imodk' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:445$10'.
  created $dff cell `$procdff$1331' with positive edge clock.
Creating register for signal `\LUControl.\i1modk' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:445$10'.
  created $dff cell `$procdff$1332' with positive edge clock.
Creating register for signal `\LUControl.\waitCycles' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:445$10'.
  created $dff cell `$procdff$1333' with positive edge clock.
Creating register for signal `\LUControl.\start' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:410$1'.
  created $dff cell `$procdff$1334' with positive edge clock.
Creating register for signal `\LUControl.\startDelay' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:410$1'.
  created $dff cell `$procdff$1335' with positive edge clock.
Creating register for signal `\LUControl.\m' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:410$1'.
  created $dff cell `$procdff$1336' with positive edge clock.
Creating register for signal `\LUControl.\n' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:410$1'.
  created $dff cell `$procdff$1337' with positive edge clock.
Creating register for signal `\LUControl.\stop' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:410$1'.
  created $dff cell `$procdff$1338' with positive edge clock.
Creating register for signal `\LUControl.\stop2' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:410$1'.
  created $dff cell `$procdff$1339' with positive edge clock.
Creating register for signal `\LUControl.\loop' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:410$1'.
  created $dff cell `$procdff$1340' with positive edge clock.
Creating register for signal `\LUControl.\mode' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:410$1'.
  created $dff cell `$procdff$1341' with positive edge clock.
Creating register for signal `\LUControl.\mdivk' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:410$1'.
  created $dff cell `$procdff$1342' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 7 empty switches in `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:1324$259'.
Removing empty process `LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:1324$259'.
Found and cleaned up 18 empty switches in `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
Removing empty process `LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:980$225'.
Found and cleaned up 2 empty switches in `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:966$222'.
Removing empty process `LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:966$222'.
Found and cleaned up 1 empty switch in `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:957$214'.
Removing empty process `LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:957$214'.
Found and cleaned up 18 empty switches in `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:796$167'.
Removing empty process `LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:796$167'.
Found and cleaned up 5 empty switches in `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:770$153'.
Removing empty process `LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:770$153'.
Found and cleaned up 3 empty switches in `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:752$135'.
Removing empty process `LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:752$135'.
Found and cleaned up 26 empty switches in `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:560$94'.
Removing empty process `LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:560$94'.
Found and cleaned up 40 empty switches in `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:445$10'.
Removing empty process `LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:445$10'.
Found and cleaned up 2 empty switches in `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:410$1'.
Removing empty process `LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:410$1'.
Cleaned up 122 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module LUControl.
<suppressed ~61 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module LUControl.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\LUControl'.
<suppressed ~534 debug messages>
Removed a total of 178 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \LUControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$991.
    dead port 2/2 on $mux $procmux$971.
    dead port 2/2 on $mux $procmux$952.
    dead port 2/2 on $mux $procmux$950.
    dead port 2/2 on $mux $procmux$930.
    dead port 1/2 on $mux $procmux$928.
    dead port 2/2 on $mux $procmux$908.
    dead port 1/2 on $mux $procmux$906.
    dead port 1/2 on $mux $procmux$903.
    dead port 2/2 on $mux $procmux$883.
    dead port 2/2 on $mux $procmux$865.
    dead port 2/2 on $mux $procmux$863.
    dead port 2/2 on $mux $procmux$844.
    dead port 2/2 on $mux $procmux$827.
    dead port 2/2 on $mux $procmux$810.
    dead port 2/2 on $mux $procmux$808.
    dead port 2/2 on $mux $procmux$790.
    dead port 2/2 on $mux $procmux$788.
    dead port 2/2 on $mux $procmux$770.
    dead port 2/2 on $mux $procmux$768.
    dead port 1/2 on $mux $procmux$766.
    dead port 2/2 on $mux $procmux$747.
    dead port 2/2 on $mux $procmux$731.
    dead port 2/2 on $mux $procmux$715.
    dead port 2/2 on $mux $procmux$713.
    dead port 2/2 on $mux $procmux$696.
    dead port 2/2 on $mux $procmux$681.
    dead port 2/2 on $mux $procmux$667.
    dead port 2/2 on $mux $procmux$653.
    dead port 2/2 on $mux $procmux$651.
    dead port 2/2 on $mux $procmux$636.
    dead port 2/2 on $mux $procmux$624.
    dead port 2/2 on $mux $procmux$613.
    dead port 2/2 on $mux $procmux$602.
    dead port 2/2 on $mux $procmux$591.
    dead port 2/2 on $mux $procmux$581.
    dead port 2/2 on $mux $procmux$571.
    dead port 2/2 on $mux $procmux$569.
    dead port 2/2 on $mux $procmux$558.
    dead port 2/2 on $mux $procmux$549.
    dead port 2/2 on $mux $procmux$540.
    dead port 2/2 on $mux $procmux$538.
    dead port 2/2 on $mux $procmux$528.
    dead port 2/2 on $mux $procmux$521.
    dead port 2/2 on $mux $procmux$514.
    dead port 2/2 on $mux $procmux$512.
    dead port 2/2 on $mux $procmux$504.
    dead port 2/2 on $mux $procmux$502.
    dead port 1/2 on $mux $procmux$500.
    dead port 2/2 on $mux $procmux$491.
    dead port 2/2 on $mux $procmux$489.
    dead port 1/2 on $mux $procmux$487.
    dead port 1/2 on $mux $procmux$484.
    dead port 2/2 on $mux $procmux$461.
    dead port 2/2 on $mux $procmux$453.
    dead port 2/2 on $mux $procmux$446.
    dead port 1/2 on $mux $procmux$444.
    dead port 2/2 on $mux $procmux$436.
Removed 58 multiplexer ports.
<suppressed ~56 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \LUControl.
    New ctrl vector for $pmux cell $procmux$994: { $procmux$1018_CMP $procmux$1017_CMP $procmux$1015_CMP $procmux$1012_CMP $procmux$1011_CMP $procmux$1010_CMP $procmux$1008_CMP $auto$opt_reduce.cc:134:opt_mux$1344 }
    New ctrl vector for $pmux cell $procmux$352: { $auto$opt_reduce.cc:134:opt_mux$1360 $auto$opt_reduce.cc:134:opt_mux$1358 $auto$opt_reduce.cc:134:opt_mux$1356 $auto$opt_reduce.cc:134:opt_mux$1354 $auto$opt_reduce.cc:134:opt_mux$1352 $auto$opt_reduce.cc:134:opt_mux$1350 $auto$opt_reduce.cc:134:opt_mux$1348 $auto$opt_reduce.cc:134:opt_mux$1346 }
  Optimizing cells in module \LUControl.
Performed a total of 2 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\LUControl'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$1341 ($dff) from module LUControl (D = \mode_in, Q = \mode).
Adding EN signal on $procdff$1340 ($dff) from module LUControl (D = \loop_in, Q = \loop).
Adding SRST signal on $procdff$1159 ($dff) from module LUControl (D = \MOEnDelay [0], Q = \MOEn, rval = 1'1).
Adding EN signal on $procdff$1337 ($dff) from module LUControl (D = \n_in, Q = \n).
Adding SRST signal on $procdff$1164 ($dff) from module LUControl (D = $procmux$327_Y, Q = \writeByteEnDelay4, rval = 128'11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111).
Adding SRST signal on $procdff$1331 ($dff) from module LUControl (D = $procmux$1055_Y, Q = \imodk, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$1366 ($sdff) from module LUControl (D = $procmux$1053_Y, Q = \imodk).
Adding SRST signal on $procdff$1330 ($dff) from module LUControl (D = $procmux$1066_Y, Q = \msIdx, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$1368 ($sdff) from module LUControl (D = $procmux$1066_Y, Q = \msIdx).
Adding SRST signal on $procdff$1329 ($dff) from module LUControl (D = $procmux$1074_Y, Q = \leftIdx, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$1372 ($sdff) from module LUControl (D = $procmux$1072_Y, Q = \leftIdx).
Adding SRST signal on $procdff$1328 ($dff) from module LUControl (D = $procmux$1085_Y [1], Q = \diagIdx [1], rval = 1'0).
Adding SRST signal on $procdff$1328 ($dff) from module LUControl (D = { $procmux$1082_Y [6:2] $procmux$1082_Y [0] }, Q = { \diagIdx [6:2] \diagIdx [0] }, rval = 6'000000).
Adding EN signal on $auto$ff.cc:262:slice$1375 ($sdff) from module LUControl (D = { $procmux$1080_Y [6:2] $procmux$1080_Y [0] }, Q = { \diagIdx [6:2] \diagIdx [0] }).
Adding EN signal on $auto$ff.cc:262:slice$1374 ($sdff) from module LUControl (D = $procmux$1085_Y [1], Q = \diagIdx [1]).
Adding SRST signal on $procdff$1327 ($dff) from module LUControl (D = $procmux$1090_Y, Q = \topIdx, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$1382 ($sdff) from module LUControl (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:450$17_Y, Q = \topIdx).
Adding SRST signal on $procdff$1326 ($dff) from module LUControl (D = $procmux$1101_Y, Q = \curTopIdx, rval = 12'000000000001).
Adding EN signal on $auto$ff.cc:262:slice$1384 ($sdff) from module LUControl (D = $procmux$1101_Y, Q = \curTopIdx).
Adding EN signal on $procdff$1336 ($dff) from module LUControl (D = \m_in, Q = \m).
Adding SRST signal on $procdff$1333 ($dff) from module LUControl (D = $procmux$1039_Y, Q = \waitCycles, rval = 7'0011111).
Adding EN signal on $auto$ff.cc:262:slice$1389 ($sdff) from module LUControl (D = $procmux$1039_Y, Q = \waitCycles).
Adding SRST signal on $procdff$1332 ($dff) from module LUControl (D = $procmux$1047_Y, Q = \i1modk, rval = 5'00001).
Adding EN signal on $auto$ff.cc:262:slice$1397 ($sdff) from module LUControl (D = $procmux$1045_Y, Q = \i1modk).
Adding SRST signal on $procdff$1324 ($dff) from module LUControl (D = $procmux$1109_Y, Q = \nextTopIdx, rval = 12'000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1399 ($sdff) from module LUControl (D = $procmux$1107_Y, Q = \nextTopIdx).
Adding SRST signal on $procdff$1323 ($dff) from module LUControl (D = $procmux$1120_Y, Q = \j, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$1401 ($sdff) from module LUControl (D = $procmux$1120_Y, Q = \j).
Adding SRST signal on $procdff$1322 ($dff) from module LUControl (D = $procmux$1125_Y, Q = \i1, rval = 7'0000001).
Adding EN signal on $auto$ff.cc:262:slice$1405 ($sdff) from module LUControl (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:525$71_Y [6:0], Q = \i1).
Adding SRST signal on $procdff$1321 ($dff) from module LUControl (D = $procmux$400_Y, Q = \divCounter, rval = 6'000000).
Adding EN signal on $auto$ff.cc:262:slice$1407 ($sdff) from module LUControl (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:851$213_Y [5:0], Q = \divCounter).
Adding SRST signal on $procdff$1320 ($dff) from module LUControl (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:846$208_Y [6:0], Q = \counter, rval = 7'0000000).
Adding EN signal on $procdff$1318 ($dff) from module LUControl (D = $procmux$408_Y, Q = \topWriteCounter).
Adding SRST signal on $procdff$1317 ($dff) from module LUControl (D = $procmux$416_Y, Q = \readRowCounter, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$1413 ($sdff) from module LUControl (D = $procmux$416_Y, Q = \readRowCounter).
Adding SRST signal on $procdff$1309 ($dff) from module LUControl (D = \nextState, Q = \currentState, rval = 4'0000).
Adding SRST signal on $procdff$1310 ($dff) from module LUControl (D = \nextRowState, Q = \currentRowState, rval = 2'10).
Adding SRST signal on $procdff$1311 ($dff) from module LUControl (D = \i1modkByteEn, Q = \byteEn, rval = 128'11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111).
Adding EN signal on $procdff$1312 ($dff) from module LUControl (D = $procmux$430_Y, Q = \nextTopIdxCounter).
Adding SRST signal on $procdff$1236 ($dff) from module LUControl (D = \leftWriteEnDelay [16], Q = \leftWriteEnDelay [15], rval = 1'1).
Adding SRST signal on $procdff$1236 ($dff) from module LUControl (D = \leftWriteEnDelay [5], Q = \leftWriteEnDelay [4], rval = 1'1).
Adding SRST signal on $procdff$1237 ($dff) from module LUControl (D = \curWriteEnDelay [16], Q = \curWriteEnDelay [15], rval = 1'1).
Adding SRST signal on $procdff$1273 ($dff) from module LUControl (D = \topWriteEnDelay [5], Q = \topWriteEnDelay [4], rval = 1'1).
Adding SRST signal on $procdff$1274 ($dff) from module LUControl (D = $procmux$338_Y, Q = \topSourceSelDelay [4], rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1430 ($sdff) from module LUControl (D = 1'1, Q = \topSourceSelDelay [4]).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \LUControl..
Removed 43 unused cells and 705 unused wires.
<suppressed ~45 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module LUControl.
<suppressed ~7 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \LUControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~41 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \LUControl.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\LUControl'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \LUControl..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module LUControl.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \LUControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~41 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \LUControl.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\LUControl'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \LUControl..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module LUControl.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== LUControl ===

   Number of wires:                480
   Number of wire bits:           8077
   Number of public wires:         214
   Number of public wire bits:    5911
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                463
     $add                          831
     $dff                         5255
     $dffe                          35
     $eq                           533
     $ge                            96
     $gt                             7
     $logic_and                     23
     $logic_not                     18
     $logic_or                      11
     $lt                            96
     $mux                          710
     $ne                            20
     $not                            2
     $pmux                         135
     $reduce_and                     2
     $reduce_bool                   13
     $reduce_or                     37
     $sdff                         274
     $sdffe                         92
     $sub                          224

End of script. Logfile hash: 05b29cabaf, CPU: user 0.52s system 0.01s, MEM: 23.22 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 24% 3x opt_clean (0 sec), 20% 5x opt_expr (0 sec), ...
