<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <meta name="author" content="Chandra Prakash">
    <title>Chandra Prakash - RTL Design Engineer</title>
    <style>
        body {
            font-family: Arial, sans-serif;
            background-color: #f4f4f4;
            color: #333;
            margin: 0;
            padding: 0;
        }
        header {
            background-color: #333;
            color: white;
            padding: 20px 0;
            text-align: center;
        }
        header h1 {
            margin: 0;
        }
        section {
            padding: 20px;
            margin: 20px;
            background-color: #fff;
            border-radius: 8px;
        }
        section h2 {
            color: #333;
        }
        footer {
            text-align: center;
            background-color: #333;
            color: white;
            padding: 10px 0;
            position: fixed;
            width: 100%;
            bottom: 0;
        }
        .contact-info {
            list-style: none;
            padding: 0;
        }
        .contact-info li {
            margin-bottom: 10px;
        }
        a {
            color: #0066cc;
            text-decoration: none;
        }
        a:hover {
            text-decoration: underline;
        }
        .skills ul {
            list-style: none;
            padding: 0;
        }
        .skills li {
            margin-bottom: 10px;
        }
        .repo-links ul {
            list-style: none;
            padding: 0;
        }
        .repo-links li {
            margin-bottom: 10px;
        }
    </style>
</head>
<body>
    <header>
        <h1>Chandra Prakash</h1>
        <p>RTL Design Engineer | Embedded IoT Developer | Verification Enthusiast</p>
        <p>Location: Chennai</p>
    </header>
    
    <section>
        <h2>About Me</h2>
        <p>Hi! I'm Chandra Prakash, a passionate RTL Design Engineer with a strong interest in Computer Architecture, VLSI Design, and Verification. Currently, I am a final-year student at PSG Institute of Technology and Applied Research, Coimbatore. I'm also a trainee at Maven Silicon, Bengaluru. I am looking for roles in RTL Design, SoC Design, and Verification Engineering. I enjoy learning new concepts in advanced digital design and system verification. I'm always eager to collaborate with others on exciting projects involving Verilog, VHDL, SystemVerilog, UVM, and more!</p>
    </section>

    <section>
        <h2>Skills & Tools</h2>
        <div class="skills">
            <h3>HDLs & Verification Languages:</h3>
            <ul>
                <li>Verilog, VHDL</li>
                <li>SystemVerilog, UVM</li>
            </ul>
            <h3>Programming Languages:</h3>
            <ul>
                <li>C, Python, Perl</li>
            </ul>
            <h3>Tools:</h3>
            <ul>
                <li>Xilinx Vivado, Mentor Graphics ModelSim, Siemens QuestaSim, Intel Quartus</li>
                <li>Cadence Virtuoso (Placement & Routing)</li>
            </ul>
            <h3>Protocols:</h3>
            <ul>
                <li>I2C, UART, RS232, SPI, AXI, APB, AMBA, DDR, PCIe</li>
            </ul>
        </div>
    </section>

    <section>
        <h2>Current Projects</h2>
        <p><strong>100 Days of RTL</strong> - I'm currently working on designing various digital hardware modules using Verilog and VHDL. This project involves:</p>
        <ul>
            <li><strong>Designing:</strong> Creating diverse digital hardware components.</li>
            <li><strong>Coding:</strong> Implementing RTL designs to improve my coding skills.</li>
            <li><strong>Simulating:</strong> Verifying the designs using simulation tools for correctness.</li>
            <li><strong>Documenting:</strong> Sharing insights and challenges daily.</li>
        </ul>
        <p>This project is a great way to keep learning and improve my RTL design expertise. It's open-source and anyone can contribute!</p>
    </section>

    <section>
        <h2>How to Reach Me</h2>
        <ul class="contact-info">
            <li>Email: <a href="mailto:spamsofcp@gmail.com">spamsofcp@gmail.com</a></li>
            <li>LinkedIn: <a href="https://www.linkedin.com/in/chandraprakash" target="_blank">linkedin.com/in/chandraprakash</a></li>
            <li>GitHub: <a href="https://github.com/chandraprakash" target="_blank">github.com/chandraprakash</a></li>
        </ul>
    </section>

    <section>
        <h2>Fun Fact</h2>
        <p>The name "Verilog" is a portmanteau of the words "verification" and "logic". Verilog is used to describe digital systems at the Register Transfer Level (RTL), where data is transferred between registers and controlled by logic.</p>
    </section>

    <footer>
        <p>&copy; 2025 Chandra Prakash. All rights reserved.</p>
    </footer>
</body>
</html>
