http://scholar.google.com/scholar?hl=en&q=Atwood%2C+G.+2010.+The+evolution+of+phase-change+memory.+Micron%27s+Innovations+Blog%2C+http%3A%2F%2Fwww.micronblogs.com%2F2010%2F08%2Fwhat%27s-the-future-for-pcm%2F.
http://scholar.google.com/scholar?hl=en&q=Bedeschi%2C+F.%2C+Fackenthal%2C+R.%2C+Resta%2C+C.%2C+Donze%2C+E.%2C+Jagasivamani%2C+M.%2C+Buda%2C+E.%2C+Pellizzer%2C+F.%2C+Chow%2C+D.%2C+Cabrini%2C+A.%2C+Calvi%2C+G.%2C+Faravelli%2C+R.%2C+Fantini%2C+A.%2C+Torelli%2C+G.%2C+Mills%2C+D.%2C+Gastaldi%2C+R.%2C+and+Casagrande%2C+G.+2009.+A+bipolar-selected+phase+change+memory+featuring+multi-level+cell+storage.+IEEE+J.+Solid-State+Circuits+44%2C+1%2C+217%2D%2D227.
http://scholar.google.com/scholar?hl=en&q=Bez%2C+R.%2C+Bossi%2C+S.%2C+Gleixner%2C+B.%2C+Pellizzer%2C+F.%2C+Pirovano%2C+A.%2C+Servalli%2C+G.%2C+and+Tosi%2C+M.+2010.+Phase+change+memory+development+trends.+In+Proceedings+of+the+IEEE+International+Memory+Workshop+%28IMW%2710%29.+1%2D%2D4.
http://scholar.google.com/scholar?hl=en&q=Boboila%2C+S.+and+Desnoyers%2C+P.+2010.+Write+endurance+in+flash+drives%3A+Measurements+and+analysis.+In+Proceedings+of+the+8th+USENIX+Conference+on+File+and+Storage+Technologies+%28FAST%2710%29.+
http://scholar.google.com/scholar?hl=en&q=Burr%2C+G.+W.%2C+Breitwisch%2C+M.+J.%2C+Franceschini%2C+M.%2C+Garetto%2C+D.%2C+Gopalakrishnan%2C+K.%2C+Jackson%2C+B.%2C+Kurdi%2C+B.%2C+Lam%2C+C.%2C+Lastras%2C+L.+A.%2C+Padilla%2C+A.%2C+Rajendran%2C+B.%2C+Raoux%2C+S.%2C+and+Shenoy%2C+R.+S.+2010.+Phase+change+memory+technology.+J.+Vacuum+Sci.+Technol.+B%3A+Microelectronics+and+Nanometer+Structures+28%2C+2%2C+223%2D%2D262.
http://scholar.google.com/scholar?hl=en&q=Cho%2C+S.+and+Lee%2C+H.+2009.+Flip-N-Write%3A+A+simple+deterministic+technique+to+improve+PRAM+write+performance%2C+energy+and+endurance.+In+Proceedings+of+the+42nd+Annual+IEEE%2FACM+International+Symposium+on+Microarchitecture+%28MICRO%2709%29.+347%2D%2D357.+10.1145%2F1669112.1669157+
http://scholar.google.com/scholar?hl=en&q=Coburn%2C+J.%2C+Caulfield%2C+A.+M.%2C+Akel%2C+A.%2C+Grupp%2C+L.+M.%2C+Gupta%2C+R.+K.%2C+Jhala%2C+R.%2C+and+Swanson%2C+S.+2011.+NV-heaps%3A+Making+persistent+objects+fast+and+safe+with+next-generation%2C+non-volatile+memories.+In+Proceedings+of+the+16th+International+Conference+on+Architectural+Support+for+Programming+Languages+and+Operating+Systems+%28ASPLOS%2711%29.+105%2D%2D118.+10.1145%2F1950365.1950380+
http://scholar.google.com/scholar?hl=en&q=Condit%2C+J.%2C+Nightingale%2C+E.+B.%2C+Frost%2C+C.%2C+Ipek%2C+E.%2C+Lee%2C+B.%2C+Burger%2C+D.%2C+and+Coetzee%2C+D.+2009.+Better+I%2FO+through+byte-addressable%2C+persistent+memory.+In+Proceedings+of+the+ACM+Symposium+on+Operating+Systems+Principles+%28SoSP%2710%29.+10.1145%2F1629575.1629589+
http://scholar.google.com/scholar?hl=en&q=Dhiman%2C+G.%2C+Ayoub%2C+R.%2C+and+Rosing%2C+T.+2009.+PDRAM%3A+A+hybrid+PRAM+and+DRAM+main+memory+system.+In+Proceedings+of+the+46th+Annual+Design+Automation+Conference+%28DAC%2709%29.+664%2D%2D469.+10.1145%2F1629911.1630086+
http://scholar.google.com/scholar?hl=en&q=Dong%2C+X.+and+Xie%2C+Y.+2011.+AdaMS%3A+Adaptive+MLC%2FSLC+phase-change+memory+design+for+file+storage.+In+Proceedings+of+the+16th+Asia+and+South+Pacific+Design+Automation+Conference+%28ASPDAC%2711%29.+31%2D%2D36.+
http://scholar.google.com/scholar?hl=en&q=Dong%2C+X.%2C+Xie%2C+Y.%2C+Muralimanohar%2C+N.%2C+and+Jouppi%2C+N.+P.+2011.+Hybrid+checkpointing+using+emerging+nonvolatile+memories+for+future+exascale+systems.+ACM+Trans.+Architect.+Code+Optim%2C+8%2C+6%3A1%2D%2D6%3A29.+10.1145%2F1970386.1970387+
http://scholar.google.com/scholar?hl=en&q=Freitas%2C+R.+F.+and+Wilcke%2C+W.+W.+2008.+Storage-class+memory%3A+The+next+storage+system+technology.+IBM+J.+Res.+Develop.+52%2C+439%2D%2D447.+10.1147%2Frd.524.0439+
http://scholar.google.com/scholar?hl=en&q=Guo%2C+X.%2C+Ipek%2C+E.%2C+and+Soyata%2C+T.+2010.+Resistive+computation%3A+Avoiding+the+power+wall+with+low-leakage%2C+STT-MRAM+based+computing.+In+Proceedings+of+the+37th+Annual+International+Symposium+on+Computer+Architecture+%28ISCA%2710%29.+371%2D%2D382.+10.1145%2F1815961.1816012+
http://scholar.google.com/scholar?hl=en&q=Gupta%2C+A.%2C+Kim%2C+Y.%2C+and+Urgaonkar%2C+B.+2009.+DFTL%3A+A+flash+translation+layer+employing+demand-based+selective+caching+of+page-level+address+mappings.+In+Proceedings+of+the+14th+International+Conference+on+Architectural+Support+for+Programming+Languages+and+Operating+Systems+%28ASPLOS%2709%29.+229%2D%2D240.+10.1145%2F1508244.1508271+
http://scholar.google.com/scholar?hl=en&q=Halderman%2C+J.+A.%2C+Schoen%2C+S.+D.%2C+Heninger%2C+N.%2C+Clarkson%2C+W.%2C+Paul%2C+W.%2C+Calandrino%2C+J.+A.%2C+Feldman%2C+A.+J.%2C+Appelbaum%2C+J.%2C+and+Felten%2C+E.+W.+2008.+Lest+we+remember%3A+Cold+boot+attacks+on+encryption+keys.+In+Proceedings+of+the+17th+Conference+on+Security+Symposium.+45%2D%2D60.+
http://scholar.google.com/scholar?hl=en&q=Huai%2C+Y.+2008.+Spin-transfer+torque+MRAM+%28STT-MRAM%29+challenges+and+prospects.+AAPPS+Bulle.+18%2C+6%2C+33%2D%2D40.
http://scholar.google.com/scholar?hl=en&q=Ielmini%2C+D.%2C+Lavizzari%2C+S.%2C+Sharma%2C+D.%2C+and+Lacaita%2C+A.+2007.+Physical+interpretation%2C+modeling+and+impact+on+phase+change+memory+%28PCM%29+reliability+of+resistance+drift+due+to+chalcogenide+structural+relaxation.+In+Proceedings+of+the+IEEE+International+Electron+Devices+Meeting+%28IEDM%2707%29.
http://scholar.google.com/scholar?hl=en&q=Ipek%2C+E.%2C+Condit%2C+J.%2C+Nightingale%2C+E.+B.%2C+Burger%2C+D.%2C+and+Moscibroda%2C+T.+2010.+Dynamically+replicated+memory%3A+Building+reliable+systems+from+nanoscale+resistive+memories.+In+Proceedings+of+the+15th+Edition+of+ASPLOS+on+Architectural+Support+for+Programming+Languages+and+Operating+Systems+%28ASPLOS%2710%29.+10.1145%2F1736020.1736023+
http://scholar.google.com/scholar?hl=en&q=ITRS+2007.+International+Technology+Roadmap+for+Semiconductors.+Process+integration%2C+devices+%26+structures.+http%3A%2F%2Fwww.itrs.net.
http://scholar.google.com/scholar?hl=en&q=Javanifard%2C+J.%2C+Tanadi%2C+T.%2C+Giduturi%2C+H.%2C+Loe%2C+K.%2C+Melcher%2C+R.%2C+Khabiri%2C+S.%2C+Hendrickson%2C+N.%2C+Proescholdt%2C+A.%2C+Ward%2C+D.%2C+and+Taylor%2C+M.+2008.+A+45nm+self-aligned-contact+process+1Gb+NOR+flash+with+5MB%2Fs+program+speed.+In+Proceedings+of+the+IEEE+International+Solid-State+Circuits+Conference.+%28ISSCC%2708.+424+%2D%2D624.
http://scholar.google.com/scholar?hl=en&q=Kim%2C+J.+K.%2C+Lee%2C+H.+G.%2C+Choi%2C+S.%2C+and+Bahng%2C+K.+I.+2008.+A+PRAM+and+NAND+flash+hybrid+architecture+for+high-performance+embedded+storage+subsystems.+In+Proceedings+of+the+8th+ACM+international+Conference+on+Embedded+Software+%28EMSOFT%2708%29.+31%2D%2D40.+10.1145%2F1450058.1450064+
http://scholar.google.com/scholar?hl=en&q=Kong%2C+J.+and+Zhou%2C+H.+2010.+Improving+privacy+and+lifetime+of+PCM-based+main+memory.+In+Proceedings+of+the+IEEE%2FIFIP+International+Conference+on+Dependable+Systems+and+Networks+%28DSN%2710%29.+333%2D%2D342.
http://scholar.google.com/scholar?hl=en&q=Lai%2C+S.+2003.+Current+status+of+the+phase+change+memory+and+its+future.+In+Proceedings+of+the+IEEE+International+Electron+Devices+Meeting+%28IEDM%2703%29.+10.1.1%2D%2D10.1.4.
http://scholar.google.com/scholar?hl=en&q=Lam%2C+C.+2007.+Phase-change+memory.+In+Proceedings+of+the+65th+Annual+Device+Research+Conference.+223%2D%2D226.
http://scholar.google.com/scholar?hl=en&q=Lee%2C+B.+C.%2C+Ipek%2C+E.%2C+Mutlu%2C+O.%2C+and+Burger%2C+D.+2009.+Architecting+phase+change+memory+as+a+scalable+DRAM+alternative.+In+Proceedings+of+the+36th+Annual+International+Symposium+on+Computer+Architecture+%28ISCA%2709%29.+2%2D%2D13.+10.1145%2F1555754.1555758+
http://scholar.google.com/scholar?hl=en&q=Lee%2C+S.-W.+and+Moon%2C+B.+2007.+Design+of+flash-based+DBMS%3A+An+in-page+logging+approach.+In+Proceedings+of+the+ACM+SIGMOD+International+Conference+on+Management+of+Data+%28SIGMOD%2707%29.+55%2D%2D66.+10.1145%2F1247480.1247488+
http://scholar.google.com/scholar?hl=en&q=Lefurgy%2C+C.%2C+Rajamani%2C+K.%2C+Rawson%2C+F.%2C+Felter%2C+W.%2C+Kistler%2C+M.%2C+and+Keller%2C+T.+W.+2003.+Energy+management+for+commercial+servers.+Computer+36%2C+39%2D%2D48.+10.1109%2FMC.2003.1250880+
http://scholar.google.com/scholar?hl=en&q=Li%2C+J.+and+Lam%2C+C.+2011.+Phase+change+memory.+Sci.+China+Inform.+Sci.+54%2C+1061%2D%2D1072.
http://scholar.google.com/scholar?hl=en&q=Lin%2C+J.-T.%2C+Liao%2C+Y.-B.%2C+Chiang%2C+M.-H.%2C+Chiu%2C+I.-H.%2C+Lin%2C+C.-L.%2C+Hsu%2C+W.-C.%2C+Chiang%2C+P.-C.%2C+Sheu%2C+S.-S.%2C+Hsu%2C+Y.-Y.%2C+Liu%2C+W.-H.%2C+Su%2C+K.-L.%2C+Kao%2C+M.-J.%2C+and+Tsai%2C+M.-J.+2009.+Design+optimization+in+write+speed+of+multi-level+cell+application+for+phase+change+memory.+In+Proceedings+of+the+IEEE+International+Conference+of+Electron+Devices+and+Solid-State+Circuits+%28EDSSC%2709%29.+525%2D%2D528.
http://scholar.google.com/scholar?hl=en&q=MicronFlash.+2008.+Micron+collaborates+with+Sun+Microsystems+to+extend+lifespan+of+flash-based+storage%2C+achieves+one+million+write+cycles.+http%3A%2F%2Fnews.micron.com%2Freleases.cfm.
http://scholar.google.com/scholar?hl=en&q=MicronNumonyx.+2010.+Numonyx+introduces+new+phase+change+memory+devices.+http%3A%2F%2Finvestors.micron.com%2Freleasedetail.cfm%26quest%3BReleaseID%3D466859.
http://scholar.google.com/scholar?hl=en&q=Nirschl%2C+T.%2C+Phipp%2C+J.%2C+Happ%2C+T.%2C+Burr%2C+G.%2C+Rajendran%2C+B.%2C+Lee%2C+M.-H.%2C+Schrott%2C+A.%2C+Yang%2C+M.%2C+Breitwisch%2C+M.%2C+Chen%2C+C.-F.%2C+Joseph%2C+E.%2C+Lamorey%2C+M.%2C+Cheek%2C+R.%2C+Chen%2C+S.-H.%2C+Zaidi%2C+S.%2C+Raoux%2C+S.%2C+Chen%2C+Y.%2C+Zhu%2C+Y.%2C+Bergmann%2C+R.%2C+Lung%2C+H.-L.%2C+and+Lam%2C+C.+2007.+Write+strategies+for+2+and+4-bit+multi-level+phase-change+memory.+In+Proceedings+of+the+IEEE+International+Electron+Devices+Meeting+%28IEDM%2707%29.+461%2D%2D464.
http://scholar.google.com/scholar?hl=en&q=Nobunaga%2C+D.%2C+Abedifard%2C+E.%2C+Roohparvar%2C+F.%2C+Lee%2C+J.%2C+Yu%2C+E.%2C+Vahidimowlavi%2C+A.%2C+Abraham%2C+M.%2C+Talreja%2C+S.%2C+Sundaram%2C+R.%2C+Rozman%2C+R.%2C+Vu%2C+L.%2C+Chen%2C+C.+L.%2C+Chandrasekhar%2C+U.%2C+Bains%2C+R.%2C+Viajedor%2C+V.%2C+Mak%2C+W.%2C+Choi%2C+M.%2C+Udeshi%2C+D.%2C+Luo%2C+M.%2C+Qureshi%2C+S.%2C+Tsai%2C+J.%2C+Jaffin%2C+F.%2C+Liu%2C+Y.%2C+and+Mancinelli%2C+M.+2008.+A+50nm+8Gb+NAND+flash+memory+with+100MB%2Fs+program+throughput+and+200MB%2Fs+DDR+interface.+In+Proceedings+of+the+IEEE+International+Solid-State+Circuits+Conference+%28ISSCC%2708%29.+426%2D%2D625.
http://scholar.google.com/scholar?hl=en&q=Numonyx.+2008.+The+basics+of+phase+change+memory+%28PCM%29+technology.+Technical+White+Paper.+http%3A%2F%2Fwww.numonyx.com%2FDocuments%2FWhitePapers%2FPCM_Basics_WP.pdf.
http://scholar.google.com/scholar?hl=en&q=NumonyxOmneo.+2010.+Numonyx+Omneo+P8P+PCM+-+128-mbit+parallel+phase+change+memory+%28NP8P128A13BSM60E+datasheet%29.+http%3A%2F%2Fwww.alldatasheet.com%2Fdatasheet-pdf%2Fpdf%2F354464%2FNUMONYX%2FNP8P128A13BSM60E.html.
http://scholar.google.com/scholar?hl=en&q=Ohta%2C+T.+2011.+Phase+change+memory+and+breakthrough+technologies.+IEEE+Trans.+Magnetics+47%2C+3%2C+613%2D%2D619.
http://scholar.google.com/scholar?hl=en&q=Ovshinsky%2C+S.+R.+1968.+Reversible+electrical+switching+phenomena+in+disordered+structures.+Physical+Rev.+Lett.+21%2C+20%2C+1450%2D%2D1453.
http://scholar.google.com/scholar?hl=en&q=Park%2C+C.%2C+Talawar%2C+P.%2C+Won%2C+D.%2C+Jung%2C+M.%2C+Im%2C+J.%2C+Kim%2C+S.%2C+and+Choi%2C+Y.+2006.+A+high+performance+controller+for+NAND+flash-based+solid+state+disk+%28NSSD%29.+In+Proceedings+of+the+Non-Volatile+Semiconductor+Memory+Workshop+%28IEEE+NVSMW%2706.+17%2D%2D20.
http://scholar.google.com/scholar?hl=en&q=Park%2C+Y.%2C+Lim%2C+S.-H.%2C+Lee%2C+C.%2C+and+Park%2C+K.+H.+2008.+PFFS%3A+A+scalable+flash+memory+file+system+for+the+hybrid+architecture+of+phase-change+RAM+and+NAND+flash.+In+Proceedings+of+the+ACM+Symposium+on+Applied+Computing+%28SAC%2708%29.+1498%2D%2D1503.+10.1145%2F1363686.1364038+
http://scholar.google.com/scholar?hl=en&q=Pirovano%2C+A.%2C+Lacaita%2C+A.%2C+Pellizzer%2C+F.%2C+Kostylev%2C+S.%2C+Benvenuti%2C+A.%2C+and+Bez%2C+R.+2004a.+Low-field+amorphous+state+resistance+and+threshold+voltage+drift+in+chalcogenide+materials.+IEEE+Trans.+Electron+Devices+51%2C+5%2C+714%2D%2D719.
http://scholar.google.com/scholar?hl=en&q=Pirovano%2C+A.%2C+Redaelli%2C+A.%2C+Pellizzer%2C+F.%2C+Ottogalli%2C+F.%2C+Tosi%2C+M.%2C+Ielmini%2C+D.%2C+Lacaita%2C+A.%2C+and+Bez%2C+R.+2004b.+Reliability+study+of+phase-change+nonvolatile+memories.+IEEE+Trans.+Device+Materials+Reliab.+4%2C+3%2C+422%2D%2D427.
http://scholar.google.com/scholar?hl=en&q=Qureshi%2C+M.%2C+Franceschini%2C+M.%2C+and+Lastras-Montano%2C+L.+2010a.+Improving+read+performance+of+phase+change+memories+via+write+cancellation+and+write+pausing.+In+Proceedings+of+the+IEEE+16th+International+Symposium+on+High+Performance+Computer+Architecture+%28HPCA%2710%29.+1%2D%2D11.
http://scholar.google.com/scholar?hl=en&q=Qureshi%2C+M.+K.%2C+Franceschini%2C+M.+M.%2C+Lastras-Monta%C3%B1o%2C+L.+A.%2C+and+Karidis%2C+J.+P.+2010b.+Morphable+memory+system%3A+A+robust+architecture+for+exploiting+multi-level+phase+change+memories.+In+Proceedings+of+the+37th+Annual+International+Symposium+on+Computer+Architecture+%28ISCA%2710%29.+153%2D%2D162.+10.1145%2F1815961.1815981+
http://scholar.google.com/scholar?hl=en&q=Qureshi%2C+M.+K.%2C+Karidis%2C+J.%2C+Franceschini%2C+M.%2C+Srinivasan%2C+V.%2C+Lastras%2C+L.%2C+and+Abali%2C+B.+2009a.+Enhancing+lifetime+and+security+of+pcm-based+main+memory+with+start-gap+wear+leveling.+In+Proceedings+of+the+42nd+Annual+IEEE%2FACM+International+Symposium+on+Microarchitecture+%28MICRO%2709%29.+14%2D%2D23.+10.1145%2F1669112.1669117+
http://scholar.google.com/scholar?hl=en&q=Qureshi%2C+M.+K.%2C+Srinivasan%2C+V.%2C+and+Rivers%2C+J.+A.+2009b.+Scalable+high+performance+main+memory+system+using+phase-change+memory+technology.+In+Proceedings+of+the+36th+Annual+International+Symposium+on+Computer+Architecture+%28ISCA%2709%29.+24%2D%2D33.+10.1145%2F1555754.1555760+
http://scholar.google.com/scholar?hl=en&q=Ramos%2C+L.+E.%2C+Gorbatov%2C+E.%2C+and+Bianchini%2C+R.+2011.+Page+placement+in+hybrid+memory+systems.+In+Proceedings+of+the+International+Conference+on+Supercomputing+%28ICS%2711%29.+85%2D%2D95.+10.1145%2F1995896.1995911+
http://scholar.google.com/scholar?hl=en&q=Samsung.+2009.+Samsung+develops+world%27s+highest+density+DRAM+chip+%28low-power+4Gb+DDR3%29.+http%3A%2F%2Fwww.samsung.com%2Fglobal%2Fbusiness%2Fsemiconductor%2FnewsView.do%26quest%3Bnews_id%3D975.
http://scholar.google.com/scholar?hl=en&q=Samsung.+2010.+Samsung+ships+industry%27s+first+multi-chip+package+with+a+PRAM+chip+for+handsets.+http%3A%2F%2Fwww.samsung.com%2Fus%2Fnews%2FnewsRead.do%26quest%3Bnews_seq%3D18828.
http://scholar.google.com/scholar?hl=en&q=Samsung+2011.+Samsung+producing+industry%27s+highest+density+mobile+DRAM%2C+using+30nm-class+technology.+http%3A%2F%2Fwww.samsung.com%2Fglobal%2Fbusiness%2Fsemiconductor%2FnewsView.do%26quest%3Bnews_id%3D1238.
http://scholar.google.com/scholar?hl=en&q=Schechter%2C+S.%2C+Loh%2C+G.+H.%2C+Straus%2C+K.%2C+and+Burger%2C+D.+2010.+Use+ECP%2C+not+ECC%2C+for+hard+failures+in+resistive+memories.+In+Proceedings+of+the+37th+Annual+International+Symposium+on+Computer+Architecture+%28ISCA%2710%29.+10.1145%2F1815961.1815980+
http://scholar.google.com/scholar?hl=en&q=Seong%2C+N.+H.%2C+Woo%2C+D.+H.%2C+and+Lee%2C+H.-H.+S.+2010a.+Security+refresh%3A+Prevent+malicious+wear-out+and+increase+durability+for+phase-change+memory+with+dynamically+randomized+address+mapping.+In+Proceedings+of+the+37th+Annual+International+Symposium+on+Computer+Architecture+%28ISCA%2710%29.+383%2D%2D394.+10.1145%2F1815961.1816014+
http://scholar.google.com/scholar?hl=en&q=Seong%2C+N.+H.%2C+Woo%2C+D.+H.%2C+Srinivasan%2C+V.%2C+Rivers%2C+J.+A.%2C+and+Lee%2C+H.-H.+S.+2010b.+Safer%3A+Stuck-at-fault+error+recovery+for+memories.+In+Proceedings+of+the+43rd+Annual+IEEE%2FACM+International+Symposium+on+Microarchitecture+%28MICRO%2743%29.+IEEE+Computer+Society%2C+Washington%2C+DC%2C+115%2D%2D124.+10.1109%2FMICRO.2010.46+
http://scholar.google.com/scholar?hl=en&q=Seznec%2C+A.+2010.+A+phase+change+memory+as+a+secure+main+memory.+IEEE+Comput.+Architect.+Lett.+9%2C+5%2D%2D8.+10.1109%2FL-CA.2010.2+
http://scholar.google.com/scholar?hl=en&q=Sun%2C+G.%2C+Joo%2C+Y.%2C+Chen%2C+Y.%2C+Niu%2C+D.%2C+Xie%2C+Y.%2C+Chen%2C+Y.%2C+and+Li%2C+H.+2010.+A+hybrid+solid-state+storage+architecture+for+the+performance%2C+energy+consumption%2C+and+lifetime+improvement.+In+Proceedings+of+the+IEEE+16th+International+Symposium+on+High+Performance+Computer+Architecture+%28HPCA%2710%29.+1%2D%2D12.
http://scholar.google.com/scholar?hl=en&q=Thoziyoor%2C+S.%2C+Ahn%2C+J.+H.%2C+Monchiero%2C+M.%2C+Brockman%2C+J.+B.%2C+and+Jouppi%2C+N.+P.+2008.+A+comprehensive+memory+modeling+tool+and+its+application+to+the+design+and+analysis+of+future+memory+hierarchies.+In+Proceedings+of+the+35th+Annual+International+Symposium+on+Computer+Architecture+%28ISCA%2708%29.+51%2D%2D62.+10.1109%2FISCA.2008.16+
http://scholar.google.com/scholar?hl=en&q=Toshiba.+2009.+Toshiba+announces+world%27s+first+512GB+SSD+laptop.+http%3A%2F%2Fnews.cnet.com%2F8301-17938_105-10241140-1.html.
http://scholar.google.com/scholar?hl=en&q=Volos%2C+H.%2C+Tack%2C+A.+J.%2C+and+Swift%2C+M.+M.+2011.+Mnemosyne%3A+Lightweight+persistent+memory.+In+Proceedings+of+the+16th+International+Conference+on+Architectural+Support+for+Programming+Languages+and+Operating+Systems+%28ASPLOS%2711%29.+91%2D%2D104.+10.1145%2F1950365.1950379+
http://scholar.google.com/scholar?hl=en&q=Wong%2C+H.%2C+Raoux%2C+S.%2C+Kim%2C+S.%2C+Liang%2C+J.%2C+Reifenberg%2C+J.%2C+Rajendran%2C+B.%2C+Asheghi%2C+M.%2C+and+Goodson%2C+K.+2010.+Phase+change+memory.+Proc.+IEEE.
http://scholar.google.com/scholar?hl=en&q=Yang%2C+B.-D.%2C+Lee%2C+J.-E.%2C+Kim%2C+J.-S.%2C+Cho%2C+J.%2C+Lee%2C+S.-Y.%2C+and+Yu%2C+B.-G.+2007.+A+low+power+phase-change+random+access+memory+using+a+data-comparison+write+scheme.+In+Proceedings+of+the+IEEE+International+Symposium+on+Circuits+and+Systems+%28ISCAS%2707%29.+3014%2D%2D3017.
http://scholar.google.com/scholar?hl=en&q=Yoon%2C+D.+H.%2C+Muralimanohar%2C+N.%2C+Chang%2C+J.%2C+Ranganathan%2C+P.%2C+Jouppi%2C+N.%2C+and+Erez%2C+M.+2011.+FREE-p%3A+Protecting+non-volatile+memory+against+both+hard+and+soft+errors.+In+Proceedings+of+the+IEEE+17th+International+Symposium+on+High+Performance+Computer+Architecture+%28HPCA%2711%29.+466%2D%2D477.+
http://scholar.google.com/scholar?hl=en&q=Yoon%2C+J.+H.%2C+Nam%2C+E.+H.%2C+Seong%2C+Y.+J.%2C+Kim%2C+H.%2C+Kim%2C+B.%2C+Min%2C+S.+L.%2C+and+Cho%2C+Y.+2008.+Chameleon%3A+A+high+performance+flash%2FFRAM+hybrid+solid+state+disk+architecture.+IEEE+Comput.+Architec.+Lett.+7%2C+17%2D%2D20.+10.1109%2FL-CA.2007.17+
http://scholar.google.com/scholar?hl=en&q=Zhang%2C+W.+and+Li%2C+T.+2009.+Exploring+phase+change+memory+and+3d+die-stacking+for+power%2Fthermal+friendly%2C+fast+and+durable+memory+architectures.+In+Proceedings+of+the+18th+International+Conference+on+Parallel+Architectures+and+Compilation+Techniques.+101%2D%2D112.+10.1109%2FPACT.2009.30+
http://scholar.google.com/scholar?hl=en&q=Zhou%2C+P.%2C+Zhao%2C+B.%2C+Yang%2C+J.%2C+and+Zhang%2C+Y.+2009.+A+durable+and+energy+efficient+main+memory+using+phase+change+memory+technology.+In+Proceedings+of+the+36th+Annual+International+Symposium+on+Computer+Architecture+%28ISCA%2709%29.+14%2D%2D23.+10.1145%2F1555754.1555759+
