LISTING FOR LOGIC DESCRIPTION FILE: 4-1MUX.pld                       Page 1

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Fri Mar 17 18:58:58 2023

  1:Name     4-1MUX ;
  2:PartNo   00 ;
  3:Date     17-Mar-23 ;
  4:Revision 01 ;
  5:Designer Engineer ;
  6:Company  The University of British Columbia ;
  7:Assembly None ;
  8:Location  ;
  9:Device   g16v8 ;
 10:
 11:/* *************** INPUT PINS *********************/
 12:PIN 2 = D0; /*                                 */ 
 13:PIN 3 = D1; /*                                 */ 
 14:PIN 4 = D2; /*                                 */ 
 15:PIN 5 = D3; /*                                 */ 
 16:PIN 6 = S1; /*                                 */ 
 17:PIN 7 = S2; /*                                 */ 
 18:
 19:/* *************** OUTPUT PINS *********************/
 20:PIN 19 = Q0; /*                                 */ 
 21:
 22:/* *************** LOGIC *********************/
 23:Q0 = (D0 & !S1 & !S2) # (D1 & S1 & !S2) # (D2 & !S1 & S2) # (D3 & S1 & S2);
 24:
 25:
 26:
 27:
 28:
 29:



Jedec Fuse Checksum       (187c)
Jedec Transmit Checksum   (95da)
