
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.20-p005_1, built Wed Nov 11 11:16:39 PST 2015
Options:	-common_ui 
Date:		Fri Mar 31 14:15:45 2023
Host:		pgmicro02 (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (10cores*40cpus*Intel(R) Xeon(R) CPU E5-2650L v2 @ 1.70GHz 25600KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Create and set the environment variable TMPDIR to /tmp/innovus_temp_58966_pgmicro02_matheus.almeida_HjPuVw.


**INFO:  MMMC transition support version v31-84 

Loading fill procedures ...
[DEV]innovus 1> source physical/1
couldn't read file "physical/1": no such file or directory
[DEV]innovus 2> source physical/1_init.tcl 

Starting library reading in 'Multi-threaded flow' (with '8' threads)

Threads Configured:8
Reading default_emulate_libset_max timing library /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib.
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'SIG' of cell 'SIGNALHOLD' is not defined in the library.
Read 811 cells in  D_CELLS_MOSST_typ_1_80V_25C.
Reading default_emulate_libset_max timing library /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib.
Read 414 cells in  IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.
Library reading multithread flow ended.

Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_FE.lef ...

Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/D_CELLS.lef ...
Set DBUPerIGU to M2 pitch 630.

Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/IO_CELLS_5V.lef ...
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCAP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT1P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

viaInitial starts at Fri Mar 31 14:16:43 2023
viaInitial ends at Fri Mar 31 14:16:43 2023
*** Begin netlist parsing (mem=618.8M) ***
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Pin 'GNDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDOR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDI' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDC' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'POWERCUTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDOR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDI' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Created 1225 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'minimips.v'

*** Memory Usage v#1 (Current mem = 618.801M, initial mem = 170.848M) ***
*** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=618.8M) ***
Top level cell is miniMIPS_chip.
** Removed 1 unused lib cells.
**WARN: (IMPTS-282):	Cell 'BT8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT4P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT2SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT2P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT24SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT24SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT24P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT1P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT16SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT16SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT16P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BD8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BD8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BD8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BD4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BD4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Hooked 1224 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell miniMIPS_chip ...
*** Netlist is unique.
** info: there are 1286 modules.
** info: there are 10486 stdCell insts.
** info: there are 80 Pad insts.

*** Memory Usage v#1 (Current mem = 641.301M, initial mem = 170.848M) ***
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Initializing I/O assignment ...
Adjusting Core to Left to: 0.0400. Core to Bottom to: 0.4200.
**WARN: (IMPFP-3961):	The techSite 'io_site_5V' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Initializing multi-corner RC extraction with 1 active RC Corners ...
default_emulate_view
Reading Capacitance Table File /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_typ.capTbl ...
Cap table was created using Encounter 07.10-s219_1.
Process name: xc018m6_typ.
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: default_emulate_view
    RC-Corner Name        : default_emulate_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_typ.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
*Info: initialize multi-corner CTS.
Reading timing constraints file 'innovus//minimips.default_emulate_constraint_mode.sdc' ...
Current (total cpu=0:00:26.2, real=0:01:00.0, peak res=327.6M, current mem=752.6M)
**WARN: (TCLCMD-1041):	current_design should use the top cell as a argument (File innovus//minimips.default_emulate_constraint_mode.sdc, Line 13).

miniMIPS_chip
miniMIPS_chip
**WARN: (TCLNL-330):	set_input_delay on clock root 'clock' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//minimips.default_emulate_constraint_mode.sdc, Line 7263).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clock' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//minimips.default_emulate_constraint_mode.sdc, Line 7264).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clock' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//minimips.default_emulate_constraint_mode.sdc, Line 7265).

Number of path exceptions in the constraint file = 1
Number of paths exceptions after getting compressed = 1
INFO (CTE): Reading of timing constraints file innovus//minimips.default_emulate_constraint_mode.sdc completed, with 4 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=345.9M, current mem=770.8M)
Current (total cpu=0:00:26.4, real=0:01:00.0, peak res=345.9M, current mem=770.8M)
**WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
Total number of combinational cells: 511
Total number of sequential cells: 234
Total number of tristate cells: 64
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUX1 BUX0 BUX2 BUX12 BUX16 BUX20 BUX3 BUX4 BUX6 BUX8
Total number of usable buffers: 10
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INCX12 INCX16 INCX20 INX1 INX0 INX2 INX12 INX16 INX20 INX3 INX4 INX6 INX8
Total number of usable inverters: 13
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: BUCX12 BUCX16 BUCX20 BUCX4 BUCX6 BUCX8 DLY1X1 DLY1X0 DLY2X0 DLY2X1 DLY4X1 DLY4X0 DLY8X1 DLY8X0
Total number of identified usable delay cells: 14
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
Reading IO assignment file "iopads.io" ...
default_emulate_view
default_emulate_view
default_emulate_view
**WARN: (IMPFP-710):	File version 0 is too old.
IO file version '0' is too old, will try to place io cell any way.
Adjusting coreMargin left    to finFet grid (PlacementGrid) : after adjusting :20.16
Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :20.13
Adjusting coreMargin right   to finFet grid (PlacementGrid) : after adjusting :20.16
Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :20.13
Adjusting core size to PlacementGrid : width :681.03 height : 673.44
Adjusting Core to Left to: 20.2000. Core to Bottom to: 20.5500.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[DEV]innovus 3> source physical/2_power_plan.tcl 

The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1134.0M) ***
*** Begin SPECIAL ROUTE on Fri Mar 31 14:17:38 2023 ***
SPECIAL ROUTE ran on directory: /home/INF01185/matheus.almeida/cci2/miniMIPS_PADS/synthesis
SPECIAL ROUTE ran on machine: pgmicro02 (Linux 3.10.0-1160.80.1.el7.x86_64 Xeon 1.53Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "GND VDD"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1725.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 12 layers, 6 routing layers, 1 overlap layer
Read in 831 macros, 151 used
Read in 217 components
  137 core components: 137 unplaced, 0 placed, 0 fixed
  80 pad components: 0 unplaced, 0 placed, 80 fixed
Read in 70 logical pins
Read in 70 nets
Read in 7 special nets, 2 routed
Read in 274 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net GND. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net GND. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net GND. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 452
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 226
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1732.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 37 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Fri Mar 31 14:17:39 2023
The viaGen is rebuilding shadow vias for net GND.
sroute post-processing ends at Fri Mar 31 14:17:39 2023

sroute post-processing starts at Fri Mar 31 14:17:39 2023
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Fri Mar 31 14:17:39 2023
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 36.95 megs
sroute: Total Peak Memory used = 1144.57 megs
Estimated cell power/ground rail width = 0.915 um
**WARN: (IMPSP-5134):	Setting cellInterval to 39.690 (microns) as a multiple of cell FEED1'sType 'man IMPSP-5134' for more detail.
**WARN: (IMPSP-5134):	Setting inRowOffset to 7.560 (microns) as a multiple of cell FEED1'sType 'man IMPSP-5134' for more detail.
For 6300 new insts, *** Applied 5 GNC rules (cpu = 0:00:00.0)
Inserted 6300 well-taps <FEED1> cells (prefix WELLTAP).
**WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
**WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
**WARN: (IMPPP-4063):	Multi-CPU is set to 4 in add_stripes.  When the number of CPU in set_multi_cpu_usage is more than 4, add_stripes gets worse runtime caused by data exchange and other time consuming operations

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
**WARN: (IMPPP-4055):	The run time of add_stripes will degrade with multiple cpu setting according to the number of stripe sets, ingore the setting of set_multi_cpu_usage in add_stripes.
Stripe generation is complete; vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: MET3 & MET1 at (274.42, 277.33) (277.20, 277.77)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: MET3 & MET1 at (1376.55, 277.33) (1379.33, 277.77)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: MET3 & MET1 at (278.10, 277.55) (1375.65, 277.95)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: MET3 & MET1 at (274.42, 677.55) (277.20, 677.99)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: MET3 & MET1 at (277.20, 677.55) (1376.55, 677.99)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: MET3 & MET1 at (1376.55, 677.55) (1379.33, 677.99)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: MET3 & MET1 at (274.42, 1077.55) (277.20, 1077.99)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: MET3 & MET1 at (277.20, 1077.55) (1376.55, 1077.99)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: MET3 & MET1 at (1376.55, 1077.55) (1379.33, 1077.99)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: MET3 & MET4 at (275.20, 877.39) (275.70, 878.89)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: MET3 & MET4 at (275.20, 1277.55) (275.70, 1278.89)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: MET3 & MET4 at (1378.05, 877.39) (1378.55, 878.89)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: MET3 & MET4 at (1378.05, 1277.55) (1378.55, 1278.89)
The power planner created 42 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.1,real: 0:00:00.0, mem: 1149.6M) ***
**WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
**WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
**WARN: (IMPPP-4063):	Multi-CPU is set to 4 in add_stripes.  When the number of CPU in set_multi_cpu_usage is more than 4, add_stripes gets worse runtime caused by data exchange and other time consuming operations

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
**WARN: (IMPPP-4055):	The run time of add_stripes will degrade with multiple cpu setting according to the number of stripe sets, ingore the setting of set_multi_cpu_usage in add_stripes.
Stripe generation is complete; vias are now being generated.
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (378.10, 477.23) (378.54, 477.27)
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA2 at (378.10, 1278.27) (378.54, 1278.35)
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (478.10, 477.23) (478.54, 477.27)
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA2 at (478.10, 1278.27) (478.54, 1278.35)
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (578.10, 477.23) (578.54, 477.27)
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA2 at (578.10, 1278.27) (578.54, 1278.35)
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (678.10, 477.23) (678.54, 477.27)
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA2 at (678.10, 1278.27) (678.54, 1278.35)
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (778.10, 477.23) (778.54, 477.27)
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA2 at (778.10, 1278.27) (778.54, 1278.35)
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (878.10, 477.23) (878.54, 477.27)
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA2 at (878.10, 1278.27) (878.54, 1278.35)
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (978.10, 477.23) (978.54, 477.27)
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA2 at (978.10, 1278.27) (978.54, 1278.35)
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (1078.10, 477.23) (1078.54, 477.27)
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA2 at (1078.10, 1278.27) (1078.54, 1278.35)
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (1178.10, 477.23) (1178.54, 477.27)
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA2 at (1178.10, 1278.27) (1178.54, 1278.35)
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (1278.10, 477.23) (1278.54, 477.27)
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA2 at (1278.10, 1278.27) (1278.54, 1278.35)
The power planner created 22 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.5,real: 0:00:01.0, mem: 1149.6M) ***
[DEV]innovus 4> gui_fit
[DEV]innovus 5> source physical/3_pin_clock.tcl 
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
*** Starting place_design default flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Multithreaded Timing Analysis is initialized with 8 threads

Effort level <high> specified for reg2reg_tmp.58966 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: miniMIPS_chip
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
siFlow : Timing analysis mode is single, using late cdB files
End delay calculation. (MEM=1884.44 CPU=0:00:03.7 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:05.0  real=0:00:02.0  mem= 1884.4M) ***
*** Start delete_buffer_trees ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

*summary: 56 instances (buffers/inverters) removed
*** Finish delete_buffer_trees (0:00:00.7) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 6300 physical insts as they were marked preplaced.
*** Starting "NanoPlace(TM) placement v#2 (mem=1876.4M)" ...
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man IMPTS-403' for more detail.
*** Build Buffered Sizing Timing Model
(cpu=0:00:05.5 mem=1876.5M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:06.5 mem=1876.6M) ***
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=16732 (6300 fixed + 10432 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=80 #net=11617 #term=41254 #term/net=3.55, #fixedIo=80, #floatIo=0, #fixedPin=70, #floatPin=0
stdCell: 16732 single + 0 double + 0 multi
Total standard cell length = 60.1738 (mm), area = 0.2936 (mm^2)
Average module density = 0.233.
Density for the design = 0.233.
       = stdcell_area 89214 sites (274280 um^2) / alloc_area 382766 sites (1176775 um^2).
Pin Density = 0.1051.
            = total # of pins 41254 / total area 392625.
Enabling multi-CPU acceleration with 8 CPU(s) for placement
=== lastAutoLevel = 9 
Found multi-fanin net ram_data_IO[31]
Found multi-fanin net ram_data_IO[30]
Found multi-fanin net ram_data_IO[29]
Found multi-fanin net ram_data_IO[28]
Found multi-fanin net ram_data_IO[27]
Found multi-fanin net ram_data_IO[26]
Found multi-fanin net ram_data_IO[25]
Found multi-fanin net ram_data_IO[24]
Found multi-fanin net ram_data_IO[23]
Found multi-fanin net ram_data_IO[22]
......
Found 32 (out of 11649) multi-fanin nets.
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.191e+05 (5.34e+04 6.57e+04)
              Est.  stn bbox = 1.319e+05 (5.93e+04 7.26e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1940.8M
Iteration  2: Total net bbox = 1.191e+05 (5.34e+04 6.57e+04)
              Est.  stn bbox = 1.319e+05 (5.93e+04 7.26e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1940.8M
Iteration  3: Total net bbox = 1.642e+05 (7.24e+04 9.18e+04)
              Est.  stn bbox = 2.038e+05 (9.08e+04 1.13e+05)
              cpu = 0:00:03.1 real = 0:00:01.0 mem = 1940.8M
Iteration  4: Total net bbox = 2.759e+05 (1.82e+05 9.37e+04)
              Est.  stn bbox = 3.527e+05 (2.36e+05 1.16e+05)
              cpu = 0:00:04.4 real = 0:00:01.0 mem = 1940.8M
Iteration  5: Total net bbox = 4.804e+05 (2.17e+05 2.64e+05)
              Est.  stn bbox = 6.649e+05 (2.94e+05 3.71e+05)
              cpu = 0:00:10.7 real = 0:00:02.0 mem = 1940.8M
Iteration  6: Total net bbox = 5.690e+05 (2.69e+05 3.00e+05)
              Est.  stn bbox = 7.890e+05 (3.59e+05 4.30e+05)
              cpu = 0:00:11.5 real = 0:00:03.0 mem = 1972.9M

Iteration  7: Total net bbox = 5.852e+05 (2.82e+05 3.04e+05)
              Est.  stn bbox = 8.077e+05 (3.72e+05 4.35e+05)
              cpu = 0:00:01.6 real = 0:00:00.0 mem = 1972.9M
Iteration  8: Total net bbox = 5.852e+05 (2.82e+05 3.04e+05)
              Est.  stn bbox = 8.077e+05 (3.72e+05 4.35e+05)
              cpu = 0:00:09.3 real = 0:00:07.0 mem = 1972.9M
Iteration  9: Total net bbox = 6.138e+05 (2.92e+05 3.22e+05)
              Est.  stn bbox = 8.425e+05 (3.81e+05 4.61e+05)
              cpu = 0:00:13.4 real = 0:00:03.0 mem = 1972.9M
Iteration 10: Total net bbox = 6.138e+05 (2.92e+05 3.22e+05)
              Est.  stn bbox = 8.425e+05 (3.81e+05 4.61e+05)
              cpu = 0:00:09.4 real = 0:00:06.0 mem = 1972.9M
Iteration 11: Total net bbox = 6.210e+05 (3.00e+05 3.21e+05)
              Est.  stn bbox = 8.497e+05 (3.90e+05 4.60e+05)
              cpu = 0:00:08.3 real = 0:00:03.0 mem = 1972.9M
Iteration 12: Total net bbox = 6.210e+05 (3.00e+05 3.21e+05)
              Est.  stn bbox = 8.497e+05 (3.90e+05 4.60e+05)
              cpu = 0:00:08.8 real = 0:00:06.0 mem = 1972.9M
Iteration 13: Total net bbox = 6.337e+05 (3.08e+05 3.26e+05)
              Est.  stn bbox = 8.555e+05 (3.97e+05 4.58e+05)
              cpu = 0:00:21.2 real = 0:00:05.0 mem = 1972.9M
Iteration 14: Total net bbox = 6.337e+05 (3.08e+05 3.26e+05)
              Est.  stn bbox = 8.555e+05 (3.97e+05 4.58e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1972.9M
Iteration 15: Total net bbox = 6.337e+05 (3.08e+05 3.26e+05)
              Est.  stn bbox = 8.555e+05 (3.97e+05 4.58e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1972.9M
*** cost = 6.337e+05 (3.08e+05 3.26e+05) (cpu for global=0:01:44) real=0:00:39.0***
Placement multithread real runtime: 0:00:39.0 with 8 threads.
Info: 89 clock gating cells identified, 41 (on average) moved
miniMIPS_chip
miniMIPS_chip
Core Placement runtime cpu: 0:01:14 real: 0:00:18.0
*** Starting refinePlace (0:02:57 mem=1571.1M) ***
Total net length = 6.268e+05 (3.057e+05 3.211e+05) (ext = 0.000e+00)
Density distribution unevenness ratio = 52.087%
Move report: Detail placement moves 10432 insts, mean move: 3.18 um, max move: 43.73 um
	Max move on inst (minimips_core_instance/U4_ex_U1_alu_mul_139_47/g55426): (334.52, 1014.69) --> (338.94, 975.39)
	Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 1596.1MB
Summary Report:
Instances move: 10432 (out of 10432 movable)
Mean displacement: 3.18 um
Max displacement: 43.73 um (Instance: minimips_core_instance/U4_ex_U1_alu_mul_139_47/g55426) (334.518, 1014.69) -> (338.94, 975.39)
	Length: 5 sites, height: 1 rows, site name: core, cell type: EN2X0
Total net length = 6.038e+05 (2.824e+05 3.214e+05) (ext = 0.000e+00)
Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 1596.1MB
*** Finished refinePlace (0:03:01 mem=1596.1M) ***
Total net length = 6.044e+05 (2.818e+05 3.226e+05) (ext = 0.000e+00)
*** End of Placement (cpu=0:02:00, real=0:00:52.0, mem=1596.1M) ***
default core: bins with density >  0.75 = 0.567 % ( 3 / 529 )
Density distribution unevenness ratio = 48.647%
*** Free Virtual Timing Model ...(mem=1596.1M)
Starting IO pin assignment...
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   final
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   global_place
congRepair running 8 threads
Starting congestion repair ...
[NR-eagl] buildTerm2TermWires    : 1
[NR-eagl] doTrackAssignment      : 1
[NR-eagl] numThreads             : 1
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numViaLayers=5
[NR-eagl] numRoutingBlks=0 numInstBlks=8596 numPGBlocks=9109 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=11617  numIgnoredNets=0
[NR-eagl] There are 89 clock nets ( 0 with NDR ).
[NR-eagl] EstWL : 148833

[NR-eagl] Usage: 148832 = (72239 H, 76593 V) = (8.48% H, 8.99% V) = (3.525e+05um H, 3.738e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 148833 = (72239 H, 76594 V) = (8.48% H, 8.99% V) = (3.525e+05um H, 3.738e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.03% H + 0.00% V

[NR-eagl] Usage: 148833 = (72239 H, 76594 V) = (8.48% H, 8.99% V) = (3.525e+05um H, 3.738e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 148833 = (72239 H, 76594 V) = (8.48% H, 8.99% V) = (3.525e+05um H, 3.738e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 148833 = (72239 H, 76594 V) = (8.48% H, 8.99% V) = (3.525e+05um H, 3.738e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.03% H + 0.00% V

[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V

Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 41114
[NR-eagl] Layer2(MET2)(V) length: 2.458521e+05um, number of vias: 56855
[NR-eagl] Layer3(MET3)(H) length: 2.860897e+05um, number of vias: 6803
[NR-eagl] Layer4(MET4)(V) length: 1.324077e+05um, number of vias: 2048
[NR-eagl] Layer5(MET5)(H) length: 7.241746e+04um, number of vias: 160
[NR-eagl] Layer6(METTP)(V) length: 6.437328e+03um, number of vias: 0
[NR-eagl] Total length: 7.432043e+05um, number of vias: 106980
End of congRepair (cpu=0:00:00.9, real=0:00:01.0)
*** Finishing place_design default flow ***
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
***** Total cpu  0:2:9
***** Total real time  0:0:58
**place_design ... cpu = 0: 2: 9, real = 0: 0:58, mem = 1557.5M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
*** Message Summary: 3 warning(s), 2 error(s)

     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   final
WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
default_emulate_view
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:        155.95            276                                      place_design
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 8 threads.
default_emulate_view
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1561.5M, totSessionCpu=0:03:06 **
Added -handlePreroute to trialRouteMode
*** opt_design -pre_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort low -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
'set_default_switching_activity' finished successfully.
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1561.5M)
Extraction called for design 'miniMIPS_chip' of instances=16812 and nets=12060 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design miniMIPS_chip.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1555.473M)
#################################################################################
# Design Stage: PreRoute
# Design Name: miniMIPS_chip
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
End delay calculation. (MEM=2141.41 CPU=0:00:04.6 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:06.0  real=0:00:01.0  mem= 2141.4M) ***
*** Done Building Timing Graph (cpu=0:00:06.9 real=0:00:01.0 totSessionCpu=0:03:14 mem=2141.4M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.567  |
|           TNS (ns):| -48.139 |
|    Violating Paths:|   40    |
|          All Paths:|  1765   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     23 (23)      |   -0.885   |     23 (23)      |
|   max_tran     |    20 (1357)     |   -3.616   |    20 (1357)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 23.093%
------------------------------------------------------------
**opt_design ... cpu = 0:00:09, real = 0:00:04, mem = 1713.3M, totSessionCpu=0:03:14 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1713.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1713.3M) ***
The useful skew maximum allowed delay is: 0.3
**INFO: Num dontuse cells 532, Num usable cells 754
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 532, Num usable cells 754
Info: 34 top-level, potential tri-state nets excluded from IPO operation.
Info: 70 io nets excluded
Info: 90 clock nets excluded from IPO operation.
*info: There are 10 candidate Buffer cells
*info: There are 10 candidate Inverter cells

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
**opt_design ... cpu = 0:00:17, real = 0:00:12, mem = 1790.2M, totSessionCpu=0:03:23 **
**INFO: Num dontuse cells 532, Num usable cells 754
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 532, Num usable cells 754
Begin: GigaOpt high fanout net optimization
Info: 34 top-level, potential tri-state nets excluded from IPO operation.
Info: 70 io nets excluded
Info: 90 clock nets excluded from IPO operation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    23.09%|        -|  -2.567| -48.139|   0:00:00.0| 2506.0M|
|    23.09%|        -|  -2.567| -48.139|   0:00:00.0| 2522.0M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2522.0M) ***
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.980000, optModeMaxLocDen=0.98)
Begin: Processing multi-driver nets
Info: 34 top-level, potential tri-state nets excluded from IPO operation.
Info: 70 io nets excluded
Info: 90 clock nets excluded from IPO operation.
*** Starting multi-driver net buffering ***
*summary: 32 non-ignored multi-driver nets.
*       : 32 unbuffered.
*       : 32 bufferable.
*       : 0 targeted for timing fix; 0 buffered.
*       : 0 targeted for DRV fix; 0 buffered.
*** Finished buffering multi-driver nets (CPU=0:00:00.2, MEM=2521.2M) ***
End: Processing multi-driver nets
Info: 34 top-level, potential tri-state nets excluded from IPO operation.
Info: 70 io nets excluded
Info: 90 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    26   |  2026   |    26   |     26  |     0   |     0   |     0   |     0   | -2.57 |          0|          0|          0|  23.09  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.81 |         32|          0|          4|  23.14  |   0:00:03.0|    2539.0M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:08.3 real=0:00:03.0 mem=2539.0M) ***

End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98
**opt_design ... cpu = 0:00:34, real = 0:00:24, mem = 1811.6M, totSessionCpu=0:03:40 **
**INFO: Num dontuse cells 532, Num usable cells 754
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 532, Num usable cells 754
Begin: GigaOpt Global Optimization
Info: 34 top-level, potential tri-state nets excluded from IPO operation.
Info: 70 io nets excluded
Info: 90 clock nets excluded from IPO operation.
*info: 70 io nets excluded
Info: 34 top-level, potential tri-state nets excluded from IPO operation.
*info: 90 clock nets excluded
*info: 7 special nets excluded.
*info: 34 external nets with a tri-state driver excluded.
*info: 32 multi-driver nets excluded.
*info: 131 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -0.813  TNS Slack -6.811 
+--------+--------+----------+------------+--------+--------------------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
+--------+--------+----------+------------+--------+--------------------+---------+----------------------------------------------------+
|  -0.813|  -6.811|    23.14%|   0:00:00.0| 2594.7M|default_emulate_view|  default| minimips_core_instance/U4_ex_U1_alu_hilo_reg[63]/D |
|  -0.001|  -0.001|    23.18%|   0:00:02.0| 2713.5M|default_emulate_view|  default| minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_ |
|        |        |          |            |        |                    |         | reg/D                                              |
|   0.000|   0.000|    23.18%|   0:00:00.0| 2713.5M|                  NA|       NA| NA                                                 |
+--------+--------+----------+------------+--------+--------------------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:06.1 real=0:00:02.0 mem=2713.5M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:06.1 real=0:00:02.0 mem=2713.5M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
End: GigaOpt Global Optimization
**opt_design ... cpu = 0:00:51, real = 0:00:37, mem = 1883.1M, totSessionCpu=0:03:57 **

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is 0.000
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 532, Num usable cells 754
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 532, Num usable cells 754
Info: 34 top-level, potential tri-state nets excluded from IPO operation.
Info: 70 io nets excluded
Info: 90 clock nets excluded from IPO operation.
**opt_design ... cpu = 0:00:52, real = 0:00:37, mem = 1879.1M, totSessionCpu=0:03:58 **
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0364
real setup target slack: 0.0364
[NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1879.1 MB
[NR-eagl] buildTerm2TermWires    : 0
[NR-eagl] doTrackAssignment      : 1
[NR-eagl] numThreads             : 1
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numViaLayers=5
[NR-eagl] numRoutingBlks=0 numInstBlks=8596 numPGBlocks=9109 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=11680  numIgnoredNets=0
[NR-eagl] There are 89 clock nets ( 0 with NDR ).
[NR-eagl] EstWL : 148839

[NR-eagl] Usage: 148838 = (72208 H, 76630 V) = (8.48% H, 9.00% V) = (3.524e+05um H, 3.740e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 148839 = (72208 H, 76631 V) = (8.48% H, 9.00% V) = (3.524e+05um H, 3.740e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.03% H + 0.00% V

[NR-eagl] Usage: 148839 = (72208 H, 76631 V) = (8.48% H, 9.00% V) = (3.524e+05um H, 3.740e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 148839 = (72208 H, 76631 V) = (8.48% H, 9.00% V) = (3.524e+05um H, 3.740e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 148839 = (72208 H, 76631 V) = (8.48% H, 9.00% V) = (3.524e+05um H, 3.740e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.03% H + 0.00% V

[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V

[NR-eagl] End Peak syMemory usage = 1891.9 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.49 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:03:59 mem=1891.9M) ***
Density distribution unevenness ratio = 49.758%
Density distribution unevenness ratio = 50.973%
Move report: Timing Driven Placement moves 10386 insts, mean move: 15.14 um, max move: 577.09 um
	Max move on inst (minimips_core_instance/g2672): (500.85, 1365.79) --> (790.02, 1077.87)
	Runtime: CPU: 0:00:26.2 REAL: 0:00:06.0 MEM: 1891.9MB
Density distribution unevenness ratio = 50.973%
Move report: Detail placement moves 2655 insts, mean move: 3.62 um, max move: 24.57 um
	Max move on inst (minimips_core_instance/U7_banc_g31196): (1011.78, 892.43) --> (1036.35, 892.43)
	Runtime: CPU: 0:00:02.3 REAL: 0:00:01.0 MEM: 1891.9MB
Summary Report:
Instances move: 10326 (out of 10495 movable)
Mean displacement: 15.29 um
Max displacement: 577.09 um (Instance: minimips_core_instance/g2672) (500.85, 1365.79) -> (790.02, 1077.87)
	Length: 4 sites, height: 1 rows, site name: core, cell type: AND2X1
Runtime: CPU: 0:00:28.6 REAL: 0:00:08.0 MEM: 1891.9MB
*** Finished refinePlace (0:04:28 mem=1891.9M) ***
Density distribution unevenness ratio = 49.725%
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[NR-eagl] buildTerm2TermWires    : 1
[NR-eagl] doTrackAssignment      : 1
[NR-eagl] numThreads             : 1
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numViaLayers=5
[NR-eagl] numRoutingBlks=0 numInstBlks=8596 numPGBlocks=9109 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=11680  numIgnoredNets=0
[NR-eagl] There are 89 clock nets ( 0 with NDR ).
[NR-eagl] EstWL : 144310

[NR-eagl] Usage: 144309 = (70232 H, 74077 V) = (8.24% H, 8.70% V) = (3.427e+05um H, 3.615e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 144317 = (70234 H, 74083 V) = (8.24% H, 8.70% V) = (3.427e+05um H, 3.615e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.03% H + 0.00% V

[NR-eagl] Usage: 144317 = (70234 H, 74083 V) = (8.24% H, 8.70% V) = (3.427e+05um H, 3.615e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 144317 = (70234 H, 74083 V) = (8.24% H, 8.70% V) = (3.427e+05um H, 3.615e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 144317 = (70234 H, 74083 V) = (8.24% H, 8.70% V) = (3.427e+05um H, 3.615e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.03% H + 0.00% V

[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V

Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 41240
[NR-eagl] Layer2(MET2)(V) length: 2.372100e+05um, number of vias: 56395
[NR-eagl] Layer3(MET3)(H) length: 2.728463e+05um, number of vias: 6789
[NR-eagl] Layer4(MET4)(V) length: 1.320049e+05um, number of vias: 2235
[NR-eagl] Layer5(MET5)(H) length: 7.548918e+04um, number of vias: 100
[NR-eagl] Layer6(METTP)(V) length: 3.336090e+03um, number of vias: 0
[NR-eagl] Total length: 7.208866e+05um, number of vias: 106759
End of congRepair (cpu=0:00:01.1, real=0:00:01.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1804.8M)
Extraction called for design 'miniMIPS_chip' of instances=16875 and nets=12123 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design miniMIPS_chip.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1804.848M)
Compute RC Scale Done ...
**INFO : Setting latch borrow mode to budget during optimization
#################################################################################
# Design Stage: PreRoute
# Design Name: miniMIPS_chip
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
End delay calculation. (MEM=2332.91 CPU=0:00:04.4 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:05.6  real=0:00:01.0  mem= 2332.9M) ***
*** Done Building Timing Graph (cpu=0:00:07.0 real=0:00:02.0 totSessionCpu=0:04:37 mem=2332.9M)

------------------------------------------------------------
     Summary (cpu=0.53min real=0.18min mem=1804.8M)                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.056  |
|           TNS (ns):| -0.095  |
|    Violating Paths:|    3    |
|          All Paths:|  1765   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      6 (6)       |
|   max_tran     |      0 (0)       |   0.000    |     13 (26)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 23.176%
------------------------------------------------------------
**opt_design ... cpu = 0:01:32, real = 0:00:51, mem = 1875.0M, totSessionCpu=0:04:38 **
*** Timing NOT met, worst failing slack is -0.056
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 532, Num usable cells 754
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 532, Num usable cells 754
Begin: GigaOpt Optimization in WNS mode
Info: 34 top-level, potential tri-state nets excluded from IPO operation.
Info: 70 io nets excluded
Info: 90 clock nets excluded from IPO operation.
*info: 70 io nets excluded
Info: 34 top-level, potential tri-state nets excluded from IPO operation.
*info: 90 clock nets excluded
*info: 7 special nets excluded.
*info: 34 external nets with a tri-state driver excluded.
*info: 32 multi-driver nets excluded.
*info: 131 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.056 TNS Slack -0.095 Density 23.18
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+----------------------------------------------------+
|  -0.056|   -0.056|  -0.095|   -0.095|    23.18%|   0:00:00.0| 2610.6M|default_emulate_view|  reg2reg| minimips_core_instance/U4_ex_U1_alu_hilo_reg[63]/D |
|   0.010|    0.010|   0.000|    0.000|    23.18%|   0:00:01.0| 2756.9M|default_emulate_view|  reg2reg| minimips_core_instance/U4_ex_U1_alu_hilo_reg[63]/D |
|   0.050|    0.050|   0.000|    0.000|    23.18%|   0:00:01.0| 2756.9M|default_emulate_view|  reg2reg| minimips_core_instance/U4_ex_U1_alu_hilo_reg[63]/D |
|   0.050|    0.050|   0.000|    0.000|    23.18%|   0:00:00.0| 2756.9M|default_emulate_view|  reg2reg| minimips_core_instance/U4_ex_U1_alu_hilo_reg[63]/D |
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.1 real=0:00:02.0 mem=2756.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:04.1 real=0:00:02.0 mem=2756.9M) ***
** GigaOpt Optimizer WNS Slack 0.050 TNS Slack 0.000 Density 23.18
*** Starting refinePlace (0:04:53 mem=2788.9M) ***
Total net length = 5.934e+05 (2.767e+05 3.167e+05) (ext = 0.000e+00)
Density distribution unevenness ratio = 53.199%
Density distribution unevenness ratio = 53.199%
Move report: Detail placement moves 2 insts, mean move: 1.89 um, max move: 1.89 um
	Max move on inst (minimips_core_instance/FE_OFC144_DI_op1_3_): (786.87, 965.63) --> (784.98, 965.63)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2788.9MB
Summary Report:
Instances move: 2 (out of 10495 movable)
Mean displacement: 1.89 um
Max displacement: 1.89 um (Instance: minimips_core_instance/FE_OFC144_DI_op1_3_) (786.87, 965.63) -> (784.98, 965.63)
	Length: 8 sites, height: 1 rows, site name: core, cell type: BUCX4
Total net length = 5.934e+05 (2.767e+05 3.167e+05) (ext = 0.000e+00)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2788.9MB
*** Finished refinePlace (0:04:53 mem=2788.9M) ***
*** maximum move = 1.89 um ***
*** Finished re-routing un-routed nets (2788.9M) ***

*** Finish Physical Update (cpu=0:00:00.9 real=0:00:00.0 mem=2788.9M) ***
** GigaOpt Optimizer WNS Slack 0.050 TNS Slack 0.000 Density 23.18

*** Finish pre-CTS Setup Fixing (cpu=0:00:08.3 real=0:00:04.0 mem=2788.9M) ***

End: GigaOpt Optimization in WNS mode

------------------------------------------------------------
     Summary (cpu=0.26min real=0.18min mem=1945.1M)                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.050  |  1.172  |  5.058  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  1765   |  1723   |   41    |   103   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      6 (6)       |
|   max_tran     |      0 (0)       |   0.000    |     13 (26)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 23.181%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**opt_design ... cpu = 0:01:49, real = 0:01:03, mem = 1943.1M, totSessionCpu=0:04:55 **
*** Timing NOT met, worst failing slack is 0.050
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 532, Num usable cells 754
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 532, Num usable cells 754

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=1941.1M)                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.050  |  1.172  |  5.058  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  1765   |  1723   |   41    |   103   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      6 (6)       |
|   max_tran     |      0 (0)       |   0.000    |     13 (26)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 23.181%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**opt_design ... cpu = 0:01:50, real = 0:01:04, mem = 1941.1M, totSessionCpu=0:04:56 **
Info: 34 top-level, potential tri-state nets excluded from IPO operation.
Info: 70 io nets excluded
Info: 90 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 23.18
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    23.18%|        -|   0.000|   0.000|   0:00:00.0| 2686.5M|
|    23.18%|        1|   0.000|   0.000|   0:00:00.0| 2686.5M|
|    23.15%|       62|   0.000|   0.000|   0:00:02.0| 2691.7M|
|    23.15%|        0|   0.000|   0.000|   0:00:01.0| 2691.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 23.15
** Finished Core Area Reclaim Optimization (cpu = 0:00:10.6) (real = 0:00:07.0) **
*** Starting refinePlace (0:05:07 mem=2691.7M) ***
Total net length = 5.935e+05 (2.768e+05 3.167e+05) (ext = 0.000e+00)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2691.7MB
Summary Report:
Instances move: 0 (out of 10494 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net length = 5.935e+05 (2.768e+05 3.167e+05) (ext = 0.000e+00)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2691.7MB
*** Finished refinePlace (0:05:07 mem=2691.7M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2691.7M) ***

*** Finish Physical Update (cpu=0:00:00.9 real=0:00:00.0 mem=2691.7M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:12, real=0:00:07, mem=1968.65M, totSessionCpu=0:05:07).
[NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[NR-eagl] buildTerm2TermWires    : 1
[NR-eagl] doTrackAssignment      : 1
[NR-eagl] numThreads             : 1
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numViaLayers=5
[NR-eagl] numRoutingBlks=0 numInstBlks=8596 numPGBlocks=9109 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=11679  numIgnoredNets=0
[NR-eagl] There are 89 clock nets ( 0 with NDR ).
[NR-eagl] EstWL : 144313

[NR-eagl] Usage: 144312 = (70240 H, 74072 V) = (8.25% H, 8.69% V) = (3.428e+05um H, 3.615e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 144320 = (70242 H, 74078 V) = (8.25% H, 8.70% V) = (3.428e+05um H, 3.615e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.03% H + 0.00% V

[NR-eagl] Usage: 144320 = (70242 H, 74078 V) = (8.25% H, 8.70% V) = (3.428e+05um H, 3.615e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 144320 = (70242 H, 74078 V) = (8.25% H, 8.70% V) = (3.428e+05um H, 3.615e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 144320 = (70242 H, 74078 V) = (8.25% H, 8.70% V) = (3.428e+05um H, 3.615e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.03% H + 0.00% V

[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V

[NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 41238
[NR-eagl] Layer2(MET2)(V) length: 2.375214e+05um, number of vias: 56333
[NR-eagl] Layer3(MET3)(H) length: 2.732417e+05um, number of vias: 6808
[NR-eagl] Layer4(MET4)(V) length: 1.310265e+05um, number of vias: 2215
[NR-eagl] Layer5(MET5)(H) length: 7.510082e+04um, number of vias: 108
[NR-eagl] Layer6(METTP)(V) length: 3.984520e+03um, number of vias: 0
[NR-eagl] Total length: 7.208749e+05um, number of vias: 106702
[NR-eagl] End Peak syMemory usage = 1899.4 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.08 seconds
Extraction called for design 'miniMIPS_chip' of instances=16874 and nets=12122 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design miniMIPS_chip.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1899.434M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Adjusting target slack by 0.1 ns for power optimization
default_emulate_view
#################################################################################
# Design Stage: PreRoute
# Design Name: miniMIPS_chip
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
End delay calculation. (MEM=2422.58 CPU=0:00:04.5 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:06.1  real=0:00:01.0  mem= 2422.6M) ***

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.006  |  1.171  |  5.054  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  1765   |  1723   |   41    |   103   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      6 (6)       |
|   max_tran     |      0 (0)       |   0.000    |     13 (26)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 23.155%
------------------------------------------------------------
Info: 34 top-level, potential tri-state nets excluded from IPO operation.
Info: 70 io nets excluded
Info: 90 clock nets excluded from IPO operation.

Power Net Detected:
    Voltage	    Name
    default_emulate_view
default_emulate_view
0.00V	    gnd!
    0.00V	    gnd
    0.00V	    GND
    0.00V	    VSS
    0.00V	    vdd!
    0.00V	    vdd
    1.80V	    VDD

Begin Power Analysis

    0.00V	    gnd!
    0.00V	    gnd
default_emulate_view
    0.00V	    GND
    0.00V	    VSS
    0.00V	    vdd!
    0.00V	    vdd
    1.80V	    VDD


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1391.05MB/1391.05MB)

Begin Processing Timing Window Data for Power Calculation

clock(100MHz) CK: assigning clock clock to net clock
Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1391.15MB/1391.15MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1391.19MB/1391.19MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-31 14:22:46 (2023-Mar-31 17:22:46 GMT)

Starting Levelizing
2023-Mar-31 14:22:46 (2023-Mar-31 17:22:46 GMT)
2023-Mar-31 14:22:46 (2023-Mar-31 17:22:46 GMT): 10%
2023-Mar-31 14:22:46 (2023-Mar-31 17:22:46 GMT): 10%
2023-Mar-31 14:22:46 (2023-Mar-31 17:22:46 GMT): 20%
2023-Mar-31 14:22:46 (2023-Mar-31 17:22:46 GMT): 20%
2023-Mar-31 14:22:46 (2023-Mar-31 17:22:46 GMT): 30%
2023-Mar-31 14:22:46 (2023-Mar-31 17:22:46 GMT): 30%
2023-Mar-31 14:22:46 (2023-Mar-31 17:22:46 GMT): 40%
2023-Mar-31 14:22:46 (2023-Mar-31 17:22:46 GMT): 40%
2023-Mar-31 14:22:46 (2023-Mar-31 17:22:46 GMT): 50%
2023-Mar-31 14:22:46 (2023-Mar-31 17:22:46 GMT): 50%
2023-Mar-31 14:22:46 (2023-Mar-31 17:22:46 GMT): 60%
2023-Mar-31 14:22:46 (2023-Mar-31 17:22:46 GMT): 60%
2023-Mar-31 14:22:46 (2023-Mar-31 17:22:46 GMT): 70%
2023-Mar-31 14:22:46 (2023-Mar-31 17:22:46 GMT): 70%
2023-Mar-31 14:22:46 (2023-Mar-31 17:22:46 GMT): 80%
2023-Mar-31 14:22:46 (2023-Mar-31 17:22:46 GMT): 80%
2023-Mar-31 14:22:46 (2023-Mar-31 17:22:46 GMT): 90%
2023-Mar-31 14:22:46 (2023-Mar-31 17:22:46 GMT): 90%

Finished Levelizing
2023-Mar-31 14:22:46 (2023-Mar-31 17:22:46 GMT)

Finished Levelizing
2023-Mar-31 14:22:46 (2023-Mar-31 17:22:46 GMT)

Starting Activity Propagation
2023-Mar-31 14:22:46 (2023-Mar-31 17:22:46 GMT)

Starting Activity Propagation
2023-Mar-31 14:22:46 (2023-Mar-31 17:22:46 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2023-Mar-31 14:22:46 (2023-Mar-31 17:22:46 GMT): 10%
2023-Mar-31 14:22:46 (2023-Mar-31 17:22:46 GMT): 10%
2023-Mar-31 14:22:46 (2023-Mar-31 17:22:46 GMT): 20%
2023-Mar-31 14:22:46 (2023-Mar-31 17:22:46 GMT): 20%

Finished Activity Propagation
2023-Mar-31 14:22:46 (2023-Mar-31 17:22:46 GMT)

Finished Activity Propagation
2023-Mar-31 14:22:46 (2023-Mar-31 17:22:46 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:00, mem(process/total)=1391.75MB/1391.75MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 4
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
CORNERP                                   internal power, 
GNDORPADP                                 internal power, 
VDDORPADP                                 internal power, 
VDDPADP                                   internal power, 



Starting Calculating power
2023-Mar-31 14:22:46 (2023-Mar-31 17:22:46 GMT)

Starting Calculating power
2023-Mar-31 14:22:46 (2023-Mar-31 17:22:46 GMT)
** WARN:  (VOLTUS_POWR-2047): The following cell(s) power_level cannot be mapped. Check if the connections of the power/ground pin to the external rails have been specified. The power will be distributed to the default rail.

** WARN:  (VOLTUS_POWR-2047): The following cell(s) power_level cannot be mapped. Check if the connections of the power/ground pin to the external rails have been specified. The power will be distributed to the default rail.

POWER LEVEL         CELL                              INSTANCE
RAIL_VDDO           ICP                               IOPADS_INST/PAD_clock_I
RAIL_VDDO           BD8P                              IOPADS_INST/PAD_ram_req_O
RAIL_VDDR           VDDPADP                           IOPADS_INST/PAD_vdd_core_N
RAIL_VDDR           GNDORPADP                         IOPADS_INST/PAD_vss_core_N
RAIL_VDDO           VDDORPADP                         IOPADS_INST/PAD_vdd_E
RAIL_VDDR           CORNERP                           IOPADS_INST/PAD_corner_ll
2023-Mar-31 14:22:47 (2023-Mar-31 17:22:47 GMT): 10%
2023-Mar-31 14:22:47 (2023-Mar-31 17:22:47 GMT): 10%
2023-Mar-31 14:22:47 (2023-Mar-31 17:22:47 GMT): 20%
2023-Mar-31 14:22:47 (2023-Mar-31 17:22:47 GMT): 20%
2023-Mar-31 14:22:47 (2023-Mar-31 17:22:47 GMT): 30%
2023-Mar-31 14:22:47 (2023-Mar-31 17:22:47 GMT): 30%
2023-Mar-31 14:22:47 (2023-Mar-31 17:22:47 GMT): 40%
2023-Mar-31 14:22:47 (2023-Mar-31 17:22:47 GMT): 40%
2023-Mar-31 14:22:47 (2023-Mar-31 17:22:47 GMT): 50%
2023-Mar-31 14:22:47 (2023-Mar-31 17:22:47 GMT): 50%
2023-Mar-31 14:22:47 (2023-Mar-31 17:22:47 GMT): 60%
2023-Mar-31 14:22:47 (2023-Mar-31 17:22:47 GMT): 60%
2023-Mar-31 14:22:47 (2023-Mar-31 17:22:47 GMT): 70%
2023-Mar-31 14:22:47 (2023-Mar-31 17:22:47 GMT): 70%
2023-Mar-31 14:22:47 (2023-Mar-31 17:22:47 GMT): 80%
2023-Mar-31 14:22:47 (2023-Mar-31 17:22:47 GMT): 80%
2023-Mar-31 14:22:47 (2023-Mar-31 17:22:47 GMT): 90%
2023-Mar-31 14:22:47 (2023-Mar-31 17:22:47 GMT): 90%

Finished Calculating power
2023-Mar-31 14:22:47 (2023-Mar-31 17:22:47 GMT)

Finished Calculating power
2023-Mar-31 14:22:47 (2023-Mar-31 17:22:47 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1407.26MB/1407.26MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1407.26MB/1407.26MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:01, mem(process/total)=1407.29MB/1407.29MB)

Begin Static Power Report Generation
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2023-Mar-31 14:22:47 (2023-Mar-31 17:22:47 GMT)
*
*----------------------------------------------------------------------------------------
*
*----------------------------------------------------------------------------------------
*	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2023-Mar-31 14:22:47 (2023-Mar-31 17:22:47 GMT)
*
*----------------------------------------------------------------------------------------
*	Design: miniMIPS_chip
*
*	Liberty Libraries used:
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
*
*
*	Design: miniMIPS_chip
*
*	Liberty Libraries used:
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
*	Power Domain used:
*		Rail:        VDD 	Voltage:        1.8
*
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        1.8
*
*       Power View : default_emulate_view
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00062164


Total Power
-----------------------------------------------------------------------------------------
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00062164
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                     0.0002544       39.92
Macro                          8.504e-07      0.1334
Sequential                     0.0002544       39.92
Macro                          8.504e-07      0.1334
IO                             3.658e-06      0.5741
IO                             3.658e-06      0.5741
Combinational                  0.0003471       54.46
Clock (Combinational)          1.564e-05       2.454
Combinational                  0.0003471       54.46
Clock (Combinational)          1.564e-05       2.454
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                          0.0006216         100
-----------------------------------------------------------------------------------------
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                          0.0006216         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       1.8  0.0006172       99.28


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       1.8  0.0006172       99.28
Default                   1.8   4.49e-06      0.7223
Default                   1.8   4.49e-06      0.7223


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clock                          1.573e-05        2.53


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clock                          1.573e-05        2.53
-----------------------------------------------------------------------------------------
Total                          1.573e-05        2.53
-----------------------------------------------------------------------------------------
-----------------------------------------------------------------------------------------
Total                          1.573e-05        2.53
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
 
 
-----------------------------------------------------------------------------------------
* 		Highest Average Power: minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1 (BUX12): 	 3.731e-07
* 		Highest Leakage Power: minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1 (BUX12): 	 3.731e-07
*	Power Distribution Summary: 
* 		Highest Average Power: minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1 (BUX12): 	 3.731e-07
* 		Highest Leakage Power: minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1 (BUX12): 	 3.731e-07
* 		Total Cap: 	2.35355e-10 F
* 		Total instances in design: 16874
* 		Total Cap: 	2.35355e-10 F
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:  6300
-----------------------------------------------------------------------------------------
 
* 		Total instances in design: 16874
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:  6300
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.00062164 mW
Cell usage statistics:  
Total leakage power = 0.00062164 mW
Cell usage statistics:  
Library IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C , 80 cells ( 0.474102%) , 4.48992e-06 mW ( 0.722271% ) 
Library D_CELLS_MOSST_typ_1_80V_25C , 16794 cells ( 99.525898%) , 0.00061715 mW ( 99.277729% ) 
Library IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C , 80 cells ( 0.474102%) , 4.48992e-06 mW ( 0.722271% ) 
Library D_CELLS_MOSST_typ_1_80V_25C , 16794 cells ( 99.525898%) , 0.00061715 mW ( 99.277729% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1408.71MB/1408.71MB)
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1408.71MB/1408.71MB)


     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                          0.000             0.006  report_power
Begin: Leakage Power Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 23.15
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    23.15%|        -|   0.000|   0.000|   0:00:00.0| 2690.9M|
|    23.15%|        0|   0.000|   0.000|   0:00:20.0| 2691.9M|
|    23.15%|        0|   0.000|   0.000|   0:00:00.0| 2691.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 23.15
** Finished Core Leakage Power Optimization (cpu = 0:00:21.7) (real = 0:00:21.0) **
*** Finished Leakage Power Optimization (cpu=0:00:22, real=0:00:22, mem=1984.07M, totSessionCpu=0:05:42).
Begin: GigaOpt postEco DRV Optimization
Info: 34 top-level, potential tri-state nets excluded from IPO operation.
Info: 70 io nets excluded
Info: 90 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    24   |    48   |     9   |      9  |     0   |     0   |     0   |     0   | 0.01 |          0|          0|          0|  23.15  |            |           |
|    24   |    48   |     9   |      9  |     0   |     0   |     0   |     0   | 0.01 |          0|          0|          0|  23.15  |   0:00:00.0|    2707.1M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=2707.1M) ***

End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.599%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2499.2M)
Compute RC Scale Done ...
**INFO : Latch borrow mode reset to max_borrow
Multi-CPU acceleration using 8 CPU(s).

Begin Power Analysis

    0.00V	    gnd!
    0.00V	    gnd
    0.00V	    GND
    0.00V	    VSS
    0.00V	    vdd!
    0.00V	    vdd
    1.80V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1298.48MB/1298.48MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1298.69MB/1298.69MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1298.74MB/1298.74MB)

Begin Processing Signal Activity


Starting Activity Propagation
2023-Mar-31 14:23:13 (2023-Mar-31 17:23:13 GMT)
2023-Mar-31 14:23:13 (2023-Mar-31 17:23:13 GMT): 10%
2023-Mar-31 14:23:13 (2023-Mar-31 17:23:13 GMT): 20%

Finished Activity Propagation
2023-Mar-31 14:23:13 (2023-Mar-31 17:23:13 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1299.15MB/1299.15MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 4
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
CORNERP                                   internal power, 
GNDORPADP                                 internal power, 
VDDORPADP                                 internal power, 
VDDPADP                                   internal power, 



Starting Calculating power
2023-Mar-31 14:23:13 (2023-Mar-31 17:23:13 GMT)
RAIL_VDDO           ICP                               IOPADS_INST/PAD_clock_I
RAIL_VDDO           BD8P                              IOPADS_INST/PAD_ram_req_O
RAIL_VDDR           VDDPADP                           IOPADS_INST/PAD_vdd_core_N
RAIL_VDDR           GNDORPADP                         IOPADS_INST/PAD_vss_core_N
2023-Mar-31 14:23:14 (2023-Mar-31 17:23:14 GMT): 10%
2023-Mar-31 14:23:14 (2023-Mar-31 17:23:14 GMT): 20%
2023-Mar-31 14:23:14 (2023-Mar-31 17:23:14 GMT): 30%
2023-Mar-31 14:23:14 (2023-Mar-31 17:23:14 GMT): 40%
2023-Mar-31 14:23:14 (2023-Mar-31 17:23:14 GMT): 50%
2023-Mar-31 14:23:14 (2023-Mar-31 17:23:14 GMT): 60%
2023-Mar-31 14:23:14 (2023-Mar-31 17:23:14 GMT): 70%
2023-Mar-31 14:23:14 (2023-Mar-31 17:23:14 GMT): 80%
2023-Mar-31 14:23:14 (2023-Mar-31 17:23:14 GMT): 90%

Finished Calculating power
2023-Mar-31 14:23:14 (2023-Mar-31 17:23:14 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1309.78MB/1309.78MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1309.78MB/1309.78MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=1309.80MB/1309.80MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2023-Mar-31 14:23:14 (2023-Mar-31 17:23:14 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: miniMIPS_chip
*
*	Liberty Libraries used:
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        1.8
*
*       Power View : default_emulate_view
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00062164
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                     0.0002544       39.92
Macro                          8.504e-07      0.1334
IO                             3.658e-06      0.5741
Combinational                  0.0003471       54.46
Clock (Combinational)          1.564e-05       2.454
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                          0.0006216         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       1.8  0.0006172       99.28
Default                   1.8   4.49e-06      0.7223


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clock                          1.573e-05        2.53
-----------------------------------------------------------------------------------------
Total                          1.573e-05        2.53
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1 (BUX12): 	 3.731e-07
* 		Highest Leakage Power: minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1 (BUX12): 	 3.731e-07
* 		Total Cap: 	2.35355e-10 F
* 		Total instances in design: 16874
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:  6300
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.00062164 mW
Cell usage statistics:  
Library IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C , 80 cells ( 0.474102%) , 4.48992e-06 mW ( 0.722271% ) 
Library D_CELLS_MOSST_typ_1_80V_25C , 16794 cells ( 99.525898%) , 0.00061715 mW ( 99.277729% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1310.19MB/1310.19MB)

     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   report_power
doiPBLastSyncSlave
default_emulate_view

Starting Activity Propagation
2023-Mar-31 14:23:13 (2023-Mar-31 17:23:13 GMT)
2023-Mar-31 14:23:13 (2023-Mar-31 17:23:13 GMT): 10%
2023-Mar-31 14:23:13 (2023-Mar-31 17:23:13 GMT): 20%

Finished Activity Propagation
2023-Mar-31 14:23:13 (2023-Mar-31 17:23:13 GMT)

Starting Calculating power
2023-Mar-31 14:23:13 (2023-Mar-31 17:23:13 GMT)
2023-Mar-31 14:23:14 (2023-Mar-31 17:23:14 GMT): 10%
2023-Mar-31 14:23:14 (2023-Mar-31 17:23:14 GMT): 20%
2023-Mar-31 14:23:14 (2023-Mar-31 17:23:14 GMT): 30%
2023-Mar-31 14:23:14 (2023-Mar-31 17:23:14 GMT): 40%
2023-Mar-31 14:23:14 (2023-Mar-31 17:23:14 GMT): 50%
2023-Mar-31 14:23:14 (2023-Mar-31 17:23:14 GMT): 60%
2023-Mar-31 14:23:14 (2023-Mar-31 17:23:14 GMT): 70%
2023-Mar-31 14:23:14 (2023-Mar-31 17:23:14 GMT): 80%
2023-Mar-31 14:23:14 (2023-Mar-31 17:23:14 GMT): 90%

Finished Calculating power
2023-Mar-31 14:23:14 (2023-Mar-31 17:23:14 GMT)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2023-Mar-31 14:23:14 (2023-Mar-31 17:23:14 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: miniMIPS_chip
*
*	Liberty Libraries used:
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        1.8
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00062164
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                     0.0002544       39.92
Macro                          8.504e-07      0.1334
IO                             3.658e-06      0.5741
Combinational                  0.0003471       54.46
Clock (Combinational)          1.564e-05       2.454
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                          0.0006216         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       1.8  0.0006172       99.28
Default                   1.8   4.49e-06      0.7223


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clock                          1.573e-05        2.53
-----------------------------------------------------------------------------------------
Total                          1.573e-05        2.53
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1 (BUX12): 	 3.731e-07
* 		Highest Leakage Power: minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1 (BUX12): 	 3.731e-07
* 		Total Cap: 	2.35355e-10 F
* 		Total instances in design: 16874
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:  6300
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.00062164 mW
Cell usage statistics:  
Library IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C , 80 cells ( 0.474102%) , 4.48992e-06 mW ( 0.722271% ) 
Library D_CELLS_MOSST_typ_1_80V_25C , 16794 cells ( 99.525898%) , 0.00061715 mW ( 99.277729% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1310.19MB/1310.19MB)


<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:02:43, real = 0:01:46, mem = 1984.1M, totSessionCpu=0:05:48 **

------------------------------------------------------------
     opt_design Final Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  2.341  |  3.427  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  1765   |  1723   |   41    |   103   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      6 (6)       |
|   max_tran     |      0 (0)       |   0.000    |     13 (26)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 23.155%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**opt_design ... cpu = 0:02:44, real = 0:01:47, mem = 1984.1M, totSessionCpu=0:05:50 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished opt_design ***
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                          0.000             0.000  final
WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
default_emulate_view
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:        168.22            115             0.000             0.000  opt_design_prects
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1926.5M)
Extraction called for design 'miniMIPS_chip' of instances=16874 and nets=12122 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design miniMIPS_chip.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1926.480M)
#################################################################################
# Design Stage: PreRoute
# Design Name: miniMIPS_chip
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
End delay calculation. (MEM=2336.12 CPU=0:00:04.3 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:04.8  real=0:00:01.0  mem= 2336.1M) ***
*** Done Building Timing Graph (cpu=0:00:05.6 real=0:00:02.0 totSessionCpu=0:05:58 mem=2336.1M)

------------------------------------------------------------
         time_design Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  2.341  |  3.427  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  1765   |  1723   |   41    |   103   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      6 (6)       |
|   max_tran     |      0 (0)       |   0.000    |     13 (26)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 23.155%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
default_emulate_view
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          9.19              5             0.000             0.000  time_design
Reported timing to dir ./timingReports
Total CPU time: 9.07 sec
Total Real time: 4.0 sec
Total Memory Usage: 1876.246094 Mbytes
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): default_emulate_constraint_mode
cts_extract_clock_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Extracting original clock gating for clock... 
  clock_tree clock contains 1 sinks and 0 clock gates.
  Extraction for clock complete.
Extracting original clock gating for clock done.
Extracting original clock gating for clock<1>... 
  clock_tree clock<1> contains 1723 sinks and 0 clock gates.
  Extraction for clock<1> complete.
Extracting original clock gating for clock<1> done.
Found 1 generator input for clock tree clock<1>.
Checking clock tree convergence... 
Checking clock tree convergence done.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property cts_change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Begin checking placement ... (start mem=1870.2M, init mem=1870.2M)
*info: Placed = 16794          (Fixed = 6300)
*info: Unplaced = 0           
Placement Density:23.15%(275014/1187718)
Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.0; mem=1870.2M)
Validating CTS configuration... 
  Non-default CCOpt properties:
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  source_output_max_trans is set for at least one key
setPlaceMode -reorderScan false
  Route type trimming info:
    No route type modifications were made.
**WARN: (IMPCCOPT-1182):	The cts_clock_gating_cells property has no usable full-cycle clock gates for power context:power_domain auto-default and effective power_domain auto-default. Gating limited for clock tree clock<1>. You may be able to solve this problem by specifying a list of lib_cells to use with the cts_clock_gating_cells property.
**WARN: (IMPCCOPT-1182):	The cts_clock_gating_cells property has no usable full-cycle clock gates for power context:power_domain auto-default and effective power_domain auto-default. Gating limited for clock tree clock. You may be able to solve this problem by specifying a list of lib_cells to use with the cts_clock_gating_cells property.
**WARN: (IMPCCOPT-1041):	The cts_source_output_max_transition_time is set for clock_tree clock, but cts_source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.000.
Type 'man IMPCCOPT-1041' for more detail.
  Clock tree balancer configuration for clock_trees clock<1> clock:
  Non-default CCOpt properties for clock tree clock<1>:
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
**WARN: (IMPCCOPT-1182):	The cts_clock_gating_cells property has no usable full-cycle clock gates for power context:power_domain auto-default and effective power_domain auto-default. Gating limited for clock tree clock<1>. You may be able to solve this problem by specifying a list of lib_cells to use with the cts_clock_gating_cells property.
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     BUX20 BUX16 BUX12 BUX8 BUX6 BUX4 BUX3 BUX2 BUX1 BUX0 
    Inverters:   INX20 INX16 INX12 INCX20 INX8 INCX16 INCX12 INX6 INX4 INX3 INX2 INX1 INX0 
    Clock gates: 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 1249579.533um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  For timing_corner default_emulate_delay_corner:setup, late:
    Slew time target (leaf):    0.369ns
    Slew time target (trunk):   0.369ns
    Slew time target (top):     0.369ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.103ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 2390.104um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:BUX20, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, maxDistance=2334.012um, maxSlew=0.318ns, speed=8244.479um per ns, cellArea=42.151um^2 per 1000um}
    Inverter  : {lib_cell:INX8, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, maxDistance=1545.399um, maxSlew=0.250ns, speed=8226.771um per ns, cellArea=19.894um^2 per 1000um}
**WARN: (IMPCCOPT-1041):	The cts_source_output_max_transition_time is set for clock_tree clock, but cts_source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.000.
Type 'man IMPCCOPT-1041' for more detail.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clock' in RC corner default_emulate_rc_corner.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clock'. Using estimated values, based on estimated route, as a fallback.
  Clock tree clock has 1 max_capacitance violation.
  Clock tree balancer configuration for skew_group clock/default_emulate_constraint_mode:
    Sources:                     pin clock
    Total number of sinks:       1723
    Delay constrained sinks:     1723
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner default_emulate_delay_corner:setup.late:
    Skew target:                 0.103ns
  
  Clock Tree Violations Report
  ============================
  
  The clock tree has violations that CCOpt may not be able to correct due to the design settings.
  A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
  Consider reviewing your design and relaunching CCOpt.
  
  
  Max Capacitance Violations
  --------------------------
  
  Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree clock at (1187.000,35.000), in power domain auto-default, which drives user don't touch net clock. Achieved capacitance of 2.751pF.
  
  
  
  Via Selection for Estimated Routes (rule default):
  
  --------------------------------------------------------------
  Layer    Via Cell      Res.     Cap.     RC       Top of Stack
  Range                  (Ohm)    (fF)     (fs)     Only
  --------------------------------------------------------------
  M1-M2    VIA1_Y        5.962    0.046    0.272    false
  M2-M3    VIA2_small    5.962    0.038    0.228    false
  M2-M3    VIA2_south    5.962    0.069    0.410    true
  M3-M4    VIA3_small    5.962    0.038    0.228    false
  M3-M4    VIA3_west     5.962    0.069    0.410    true
  M4-M5    VIA4_small    5.962    0.038    0.226    false
  M4-M5    VIA4_south    5.962    0.068    0.407    true
  M5-M6    VIATP_X       1.987    0.069    0.137    false
  --------------------------------------------------------------
  
Validating CTS configuration done.
Innovus will update I/O latencies
All good
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
[NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1941.5 MB
[NR-eagl] buildTerm2TermWires    : 1
[NR-eagl] doTrackAssignment      : 1
[NR-eagl] numThreads             : 1
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numViaLayers=5
[NR-eagl] numRoutingBlks=0 numInstBlks=8596 numPGBlocks=9109 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=11679  numIgnoredNets=0
[NR-eagl] There are 89 clock nets ( 0 with NDR ).
[NR-eagl] EstWL : 144313

[NR-eagl] Usage: 144312 = (70240 H, 74072 V) = (8.25% H, 8.69% V) = (3.428e+05um H, 3.615e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 144320 = (70242 H, 74078 V) = (8.25% H, 8.70% V) = (3.428e+05um H, 3.615e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.03% H + 0.00% V

[NR-eagl] Usage: 144320 = (70242 H, 74078 V) = (8.25% H, 8.70% V) = (3.428e+05um H, 3.615e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 144320 = (70242 H, 74078 V) = (8.25% H, 8.70% V) = (3.428e+05um H, 3.615e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 144320 = (70242 H, 74078 V) = (8.25% H, 8.70% V) = (3.428e+05um H, 3.615e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.03% H + 0.00% V

[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V

[NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 41238
[NR-eagl] Layer2(MET2)(V) length: 2.375214e+05um, number of vias: 56333
[NR-eagl] Layer3(MET3)(H) length: 2.732417e+05um, number of vias: 6808
[NR-eagl] Layer4(MET4)(V) length: 1.310265e+05um, number of vias: 2215
[NR-eagl] Layer5(MET5)(H) length: 7.510082e+04um, number of vias: 108
[NR-eagl] Layer6(METTP)(V) length: 3.984520e+03um, number of vias: 0
[NR-eagl] Total length: 7.208749e+05um, number of vias: 106702
[NR-eagl] End Peak syMemory usage = 1878.9 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.87 seconds
setPlaceMode -reorderScan false
Validating CTS configuration... 
  Non-default CCOpt properties:
  cts_merge_clock_gates is set for at least one key
  cts_merge_clock_logic is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  source_output_max_trans is set for at least one key
  Route type trimming info:
    No route type modifications were made.
**WARN: (IMPCCOPT-1182):	The cts_clock_gating_cells property has no usable full-cycle clock gates for power context:power_domain auto-default and effective power_domain auto-default. Gating limited for clock tree clock<1>. You may be able to solve this problem by specifying a list of lib_cells to use with the cts_clock_gating_cells property.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPCCOPT-1182):	The cts_clock_gating_cells property has no usable full-cycle clock gates for power context:power_domain auto-default and effective power_domain auto-default. Gating limited for clock tree clock. You may be able to solve this problem by specifying a list of lib_cells to use with the cts_clock_gating_cells property.
**WARN: (IMPCCOPT-1041):	The cts_source_output_max_transition_time is set for clock_tree clock, but cts_source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.000.
Type 'man IMPCCOPT-1041' for more detail.
  Clock tree balancer configuration for clock_trees clock<1> clock:
  Non-default CCOpt properties for clock tree clock<1>:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
**WARN: (IMPCCOPT-1182):	The cts_clock_gating_cells property has no usable full-cycle clock gates for power context:power_domain auto-default and effective power_domain auto-default. Gating limited for clock tree clock<1>. You may be able to solve this problem by specifying a list of lib_cells to use with the cts_clock_gating_cells property.
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     BUX20 BUX16 BUX12 BUX8 BUX6 BUX4 BUX3 BUX2 BUX1 BUX0 
    Inverters:   INX20 INX16 INX12 INCX20 INX8 INCX16 INCX12 INX6 INX4 INX3 INX2 INX1 INX0 
    Clock gates: 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 1249579.533um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  For timing_corner default_emulate_delay_corner:setup, late:
    Slew time target (leaf):    0.369ns
    Slew time target (trunk):   0.369ns
    Slew time target (top):     0.369ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.103ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 2390.104um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:BUX20, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, maxDistance=2334.012um, maxSlew=0.318ns, speed=8244.479um per ns, cellArea=42.151um^2 per 1000um}
    Inverter  : {lib_cell:INX8, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, maxDistance=1545.399um, maxSlew=0.250ns, speed=8226.771um per ns, cellArea=19.894um^2 per 1000um}
**WARN: (IMPCCOPT-1041):	The cts_source_output_max_transition_time is set for clock_tree clock, but cts_source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.000.
Type 'man IMPCCOPT-1041' for more detail.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clock' in RC corner default_emulate_rc_corner.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clock'. Using estimated values, based on estimated route, as a fallback.
  Clock tree clock has 1 max_capacitance violation.
  Clock tree balancer configuration for skew_group clock/default_emulate_constraint_mode:
    Sources:                     pin clock
    Total number of sinks:       1723
    Delay constrained sinks:     1723
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner default_emulate_delay_corner:setup.late:
    Skew target:                 0.103ns
  
  Clock Tree Violations Report
  ============================
  
  The clock tree has violations that CCOpt may not be able to correct due to the design settings.
  A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
  Consider reviewing your design and relaunching CCOpt.
  
  
  Max Capacitance Violations
  --------------------------
  
  Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree clock at (1187.000,35.000), in power domain auto-default, which drives user don't touch net clock. Achieved capacitance of 2.751pF.
  
  
  
  Via Selection for Estimated Routes (rule default):
  
  --------------------------------------------------------------
  Layer    Via Cell      Res.     Cap.     RC       Top of Stack
  Range                  (Ohm)    (fF)     (fs)     Only
  --------------------------------------------------------------
  M1-M2    VIA1_Y        5.962    0.046    0.272    false
  M2-M3    VIA2_small    5.962    0.038    0.228    false
  M2-M3    VIA2_south    5.962    0.069    0.410    true
  M3-M4    VIA3_small    5.962    0.038    0.228    false
  M3-M4    VIA3_west     5.962    0.069    0.410    true
  M4-M5    VIA4_small    5.962    0.038    0.226    false
  M4-M5    VIA4_south    5.962    0.068    0.407    true
  M5-M6    VIATP_X       1.987    0.069    0.137    false
  --------------------------------------------------------------
  
Validating CTS configuration done.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction... 
Maximizing clock DAG abstraction done.
Synthesizing clock trees... 
  Merging duplicate siblings in DAG... 
    Resynthesising clock tree into netlist... 
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              0
    Globally unique enables                        0
    Potentially mergeable clock gates              0
    Actually merged                                0
    ----------------------------------------------------------
    
    
    Disconnecting clock tree from netlist... 
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Clustering... 
    Clock DAG stats before clustering:
      cell counts    : b=0, i=0, cg=0, l=41, total=41
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=1134.454um^2
    Clustering clock_tree clock... 
      Clustering clock_tree clock<1>... 
      Clustering clock_tree clock<1> done.
    Clustering clock_tree clock done.
    Clock DAG stats after bottom-up phase:
      cell counts    : b=47, i=0, cg=0, l=41, total=88
      cell areas     : b=4623.898um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=5758.351um^2
    Legalizing clock trees... 
      Resynthesising clock tree into netlist... 
      Resynthesising clock tree into netlist done.
*** Starting refinePlace (0:06:14 mem=1944.1M) ***
Total net length = 6.033e+05 (2.858e+05 3.175e+05) (ext = 0.000e+00)
Density distribution unevenness ratio = 52.568%
Move report: Detail placement moves 315 insts, mean move: 9.47 um, max move: 54.80 um
	Max move on inst (minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/g13): (966.42, 633.79) --> (931.14, 653.31)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1944.1MB
Summary Report:
Instances move: 315 (out of 10494 movable)
Mean displacement: 9.47 um
Max displacement: 54.80 um (Instance: minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/g13) (966.42, 633.79) -> (931.14, 653.31)
	Length: 9 sites, height: 1 rows, site name: core, cell type: AND2X4
Total net length = 6.033e+05 (2.858e+05 3.175e+05) (ext = 0.000e+00)
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1944.1MB
*** Finished refinePlace (0:06:15 mem=1944.1M) ***
      Disconnecting clock tree from netlist... 
      Disconnecting clock tree from netlist done.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clock' in RC corner default_emulate_rc_corner.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clock'. Using estimated values, based on estimated route, as a fallback.
      
      Clock tree legalization - Histogram:
      ====================================
      
      --------------------------------
      Movement (um)    Number of cells
      --------------------------------
      [0,5.48)               98
      [5.48,10.96)           15
      [10.96,16.44)           4
      [16.44,21.92)           6
      [21.92,27.4)            3
      [27.4,32.88)            4
      [32.88,38.36)           6
      [38.36,43.84)           7
      [43.84,49.32)           7
      [49.32,54.8)           11
      --------------------------------
      
      
      Clock tree legalization - Top 10 Movements:
      ===========================================
      
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      Movement (um)    Desired              Achieved              Node
                       location             location              
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
          54.8         (970.590,635.365)    (935.310,654.885)     cell minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/g13 (a lib_cell AND2X4) at (931.140,653.310), in power domain auto-default
          54.8         (970.590,635.365)    (935.310,615.845)     cell minimips_core_instance/U8_syscop_RC_CG_HIER_INST41/g12 (a lib_cell AND2X4) at (931.140,614.270), in power domain auto-default
          54.16        (970.590,635.365)    (985.710,596.325)     cell minimips_core_instance/U8_syscop_RC_CG_HIER_INST40/g12 (a lib_cell AND2X4) at (981.540,594.750), in power domain auto-default
          52.91        (970.590,635.365)    (1003.980,615.845)    cell minimips_core_instance/U7_banc_RC_CG_HIER_INST9/g13 (a lib_cell AND2X4) at (999.810,614.270), in power domain auto-default
          51.97        (970.590,635.365)    (1012.800,625.605)    cell minimips_core_instance/U7_banc_RC_CG_HIER_INST39/g13 (a lib_cell AND2X4) at (1008.630,624.030), in power domain auto-default
          51.96        (970.590,635.365)    (993.270,606.085)     cell minimips_core_instance/U7_banc_RC_CG_HIER_INST38/g13 (a lib_cell AND2X4) at (989.100,604.510), in power domain auto-default
          51.64        (970.590,635.365)    (957.990,674.405)     cell minimips_core_instance/U7_banc_RC_CG_HIER_INST36/g13 (a lib_cell AND2X4) at (953.820,672.830), in power domain auto-default
          51.64        (970.590,635.365)    (957.990,596.325)     cell minimips_core_instance/U7_banc_RC_CG_HIER_INST37/g13 (a lib_cell AND2X4) at (953.820,594.750), in power domain auto-default
          49.77        (970.590,635.365)    (1020.360,635.365)    cell minimips_core_instance/U7_banc_RC_CG_HIER_INST35/g13 (a lib_cell AND2X4) at (1016.190,633.790), in power domain auto-default
          49.44        (970.590,635.365)    (950.430,606.085)     cell minimips_core_instance/U7_banc_RC_CG_HIER_INST33/g13 (a lib_cell AND2X4) at (946.260,604.510), in power domain auto-default
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      
    Legalizing clock trees done.
    Clock DAG stats after 'Clustering':
      cell counts    : b=47, i=0, cg=0, l=41, total=88
      cell areas     : b=4623.898um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=5758.351um^2
      wire lengths   : top=0.000um, trunk=7737.664um, leaf=36501.509um, total=44239.173um
      capacitance    : wire=6.434pF, gate=12.362pF, total=18.796pF
      net violations : overCap={1,2.751pF} average 2.751pF std.dev 0.000pF, underSlew={90,0.366ns} average 0.229ns std.dev 0.044ns
    Clock tree state after 'Clustering':
      clock_tree clock: worst slew is leaf(0.252),trunk(0.362),top(nil), margined worst slew is leaf(0.252),trunk(0.362),top(nil)
      clock_tree clock<1>: worst slew is leaf(0.252),trunk(0.362),top(nil), margined worst slew is leaf(0.252),trunk(0.362),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.821, max=1.044, avg=0.987, sd=0.043], skew [0.223 vs 0.103*, 91.8% {0.943, 0.994, 1.044}] (wid=0.130 ws=0.090) (gid=0.970 gs=0.194)
    Clock network insertion delays are now [0.821ns, 1.044ns] average 0.987ns std.dev 0.043ns
  Clustering done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extract_rc -noRouteCheck"... Extraction called for design 'miniMIPS_chip' of instances=16874 and nets=12122 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design miniMIPS_chip.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1878.887M)

    Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Clock DAG stats After congestion update:
    cell counts    : b=47, i=0, cg=0, l=41, total=88
    cell areas     : b=4623.898um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=5758.351um^2
    wire lengths   : top=0.000um, trunk=7737.664um, leaf=36501.509um, total=44239.173um
    capacitance    : wire=6.483pF, gate=12.362pF, total=18.845pF
    net violations : overCap={1,2.751pF} average 2.751pF std.dev 0.000pF, underSlew={90,0.324ns} average 0.228ns std.dev 0.043ns
  Clock tree state After congestion update:
    clock_tree clock: worst slew is leaf(0.252),trunk(0.362),top(nil), margined worst slew is leaf(0.252),trunk(0.362),top(nil)
    clock_tree clock<1>: worst slew is leaf(0.252),trunk(0.362),top(nil), margined worst slew is leaf(0.252),trunk(0.362),top(nil)
    skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.770, max=0.994, avg=0.936, sd=0.043], skew [0.224 vs 0.103*, 91.8% {0.893, 0.944, 0.994}] (wid=0.153 ws=0.090) (gid=0.897 gs=0.195)
  Clock network insertion delays are now [0.770ns, 0.994ns] average 0.936ns std.dev 0.043ns
  Fixing clock tree slew time and max cap violations... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts    : b=47, i=0, cg=0, l=41, total=88
      cell areas     : b=4623.898um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=5758.351um^2
      wire lengths   : top=0.000um, trunk=7737.664um, leaf=36501.509um, total=44239.173um
      capacitance    : wire=6.483pF, gate=12.362pF, total=18.845pF
      net violations : underSlew={90,0.324ns} average 0.228ns std.dev 0.043ns
    Clock tree state after 'Fixing clock tree slew time and max cap violations':
      clock_tree clock: worst slew is leaf(0.252),trunk(0.362),top(nil), margined worst slew is leaf(0.252),trunk(0.362),top(nil)
      clock_tree clock<1>: worst slew is leaf(0.252),trunk(0.362),top(nil), margined worst slew is leaf(0.252),trunk(0.362),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.770, max=0.994, avg=0.936, sd=0.043], skew [0.224 vs 0.103*, 91.8% {0.893, 0.944, 0.994}] (wid=0.153 ws=0.090) (gid=0.897 gs=0.195)
    Clock network insertion delays are now [0.770ns, 0.994ns] average 0.936ns std.dev 0.043ns
  Fixing clock tree slew time and max cap violations done.
  Fixing clock tree slew time and max cap violations - detailed pass... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts    : b=47, i=0, cg=0, l=41, total=88
      cell areas     : b=4623.898um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=5758.351um^2
      wire lengths   : top=0.000um, trunk=7737.664um, leaf=36501.509um, total=44239.173um
      capacitance    : wire=6.483pF, gate=12.362pF, total=18.845pF
      net violations : underSlew={90,0.324ns} average 0.228ns std.dev 0.043ns
    Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
      clock_tree clock: worst slew is leaf(0.252),trunk(0.362),top(nil), margined worst slew is leaf(0.252),trunk(0.362),top(nil)
      clock_tree clock<1>: worst slew is leaf(0.252),trunk(0.362),top(nil), margined worst slew is leaf(0.252),trunk(0.362),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.770, max=0.994, avg=0.936, sd=0.043], skew [0.224 vs 0.103*, 91.8% {0.893, 0.944, 0.994}] (wid=0.153 ws=0.090) (gid=0.897 gs=0.195)
    Clock network insertion delays are now [0.770ns, 0.994ns] average 0.936ns std.dev 0.043ns
  Fixing clock tree slew time and max cap violations - detailed pass done.
  Removing unnecessary root buffering... 
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts    : b=47, i=0, cg=0, l=41, total=88
      cell areas     : b=4623.898um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=5758.351um^2
      wire lengths   : top=0.000um, trunk=7737.664um, leaf=36501.509um, total=44239.173um
      capacitance    : wire=6.483pF, gate=12.362pF, total=18.845pF
      net violations : underSlew={90,0.324ns} average 0.228ns std.dev 0.043ns
    Clock tree state after 'Removing unnecessary root buffering':
      clock_tree clock: worst slew is leaf(0.252),trunk(0.362),top(nil), margined worst slew is leaf(0.252),trunk(0.362),top(nil)
      clock_tree clock<1>: worst slew is leaf(0.252),trunk(0.362),top(nil), margined worst slew is leaf(0.252),trunk(0.362),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.770, max=0.994, avg=0.936, sd=0.043], skew [0.224 vs 0.103*, 91.8% {0.893, 0.944, 0.994}] (wid=0.153 ws=0.090) (gid=0.897 gs=0.195)
    Clock network insertion delays are now [0.770ns, 0.994ns] average 0.936ns std.dev 0.043ns
  Removing unnecessary root buffering done.
  Equalizing net lengths... 
    Clock DAG stats after 'Equalizing net lengths':
      cell counts    : b=47, i=0, cg=0, l=41, total=88
      cell areas     : b=4623.898um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=5758.351um^2
      wire lengths   : top=0.000um, trunk=7737.664um, leaf=36501.509um, total=44239.173um
      capacitance    : wire=6.483pF, gate=12.362pF, total=18.845pF
      net violations : underSlew={90,0.324ns} average 0.228ns std.dev 0.043ns
    Clock tree state after 'Equalizing net lengths':
      clock_tree clock: worst slew is leaf(0.252),trunk(0.362),top(nil), margined worst slew is leaf(0.252),trunk(0.362),top(nil)
      clock_tree clock<1>: worst slew is leaf(0.252),trunk(0.362),top(nil), margined worst slew is leaf(0.252),trunk(0.362),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.770, max=0.994, avg=0.936, sd=0.043], skew [0.224 vs 0.103*, 91.8% {0.893, 0.944, 0.994}] (wid=0.153 ws=0.090) (gid=0.897 gs=0.195)
    Clock network insertion delays are now [0.770ns, 0.994ns] average 0.936ns std.dev 0.043ns
  Equalizing net lengths done.
  Reducing insertion delay 1... 
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts    : b=48, i=0, cg=0, l=41, total=89
      cell areas     : b=4685.386um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=5819.839um^2
      wire lengths   : top=0.000um, trunk=7800.387um, leaf=36501.509um, total=44301.896um
      capacitance    : wire=6.491pF, gate=12.391pF, total=18.882pF
      net violations : underSlew={91,0.324ns} average 0.231ns std.dev 0.042ns
    Clock tree state after 'Reducing insertion delay 1':
      clock_tree clock: worst slew is leaf(0.252),trunk(0.362),top(nil), margined worst slew is leaf(0.252),trunk(0.362),top(nil)
      clock_tree clock<1>: worst slew is leaf(0.252),trunk(0.362),top(nil), margined worst slew is leaf(0.252),trunk(0.362),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.770, max=0.992, avg=0.936, sd=0.043], skew [0.222 vs 0.103*, 91.8% {0.893, 0.944, 0.992}] (wid=0.153 ws=0.090) (gid=0.897 gs=0.195)
    Clock network insertion delays are now [0.770ns, 0.992ns] average 0.936ns std.dev 0.043ns
  Reducing insertion delay 1 done.
  Removing longest path buffering... 
    Clock DAG stats after removing longest path buffering:
      cell counts    : b=47, i=0, cg=0, l=41, total=88
      cell areas     : b=4587.005um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=5721.458um^2
      wire lengths   : top=0.000um, trunk=7334.407um, leaf=36977.909um, total=44312.316um
      capacitance    : wire=6.493pF, gate=12.342pF, total=18.834pF
      net violations : underSlew={90,0.324ns} average 0.229ns std.dev 0.042ns
    Clock tree state after removing longest path buffering:
      clock_tree clock: worst slew is leaf(0.252),trunk(0.362),top(nil), margined worst slew is leaf(0.252),trunk(0.362),top(nil)
      clock_tree clock<1>: worst slew is leaf(0.252),trunk(0.362),top(nil), margined worst slew is leaf(0.252),trunk(0.362),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.770, max=0.990, avg=0.935, sd=0.042], skew [0.220 vs 0.103*, 91.8% {0.892, 0.943, 0.990}] (wid=0.153 ws=0.090) (gid=0.897 gs=0.195)
    Clock network insertion delays are now [0.770ns, 0.990ns] average 0.935ns std.dev 0.042ns
    Clock DAG stats after 'Removing longest path buffering':
      cell counts    : b=47, i=0, cg=0, l=41, total=88
      cell areas     : b=4587.005um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=5721.458um^2
      wire lengths   : top=0.000um, trunk=7334.407um, leaf=36977.909um, total=44312.316um
      capacitance    : wire=6.493pF, gate=12.342pF, total=18.834pF
      net violations : underSlew={90,0.324ns} average 0.229ns std.dev 0.042ns
    Clock tree state after 'Removing longest path buffering':
      clock_tree clock: worst slew is leaf(0.252),trunk(0.362),top(nil), margined worst slew is leaf(0.252),trunk(0.362),top(nil)
      clock_tree clock<1>: worst slew is leaf(0.252),trunk(0.362),top(nil), margined worst slew is leaf(0.252),trunk(0.362),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.770, max=0.990, avg=0.935, sd=0.042], skew [0.220 vs 0.103*, 91.8% {0.892, 0.943, 0.990}] (wid=0.153 ws=0.090) (gid=0.897 gs=0.195)
    Clock network insertion delays are now [0.770ns, 0.990ns] average 0.935ns std.dev 0.042ns
  Removing longest path buffering done.
  Reducing insertion delay 2... 
    Path optimization required 1286 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts    : b=47, i=0, cg=0, l=41, total=88
      cell areas     : b=4417.913um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=5552.366um^2
      wire lengths   : top=0.000um, trunk=4974.239um, leaf=39404.007um, total=44378.246um
      capacitance    : wire=6.496pF, gate=12.235pF, total=18.731pF
      net violations : underSlew={90,0.324ns} average 0.233ns std.dev 0.036ns
    Clock tree state after 'Reducing insertion delay 2':
      clock_tree clock: worst slew is leaf(0.252),trunk(0.300),top(nil), margined worst slew is leaf(0.252),trunk(0.300),top(nil)
      clock_tree clock<1>: worst slew is leaf(0.252),trunk(0.300),top(nil), margined worst slew is leaf(0.252),trunk(0.300),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.770, max=0.969, avg=0.926, sd=0.037], skew [0.199 vs 0.103*, 91.9% {0.884, 0.935, 0.969}] (wid=0.153 ws=0.090) (gid=0.863 gs=0.161)
    Clock network insertion delays are now [0.770ns, 0.969ns] average 0.926ns std.dev 0.037ns
  Reducing insertion delay 2 done.
  Reducing clock tree power 1... 
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts    : b=47, i=0, cg=0, l=41, total=88
      cell areas     : b=2050.625um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=3185.078um^2
      wire lengths   : top=0.000um, trunk=4976.856um, leaf=39585.727um, total=44562.583um
      capacitance    : wire=6.523pF, gate=11.000pF, total=17.523pF
      net violations : underSlew={90,0.324ns} average 0.214ns std.dev 0.071ns
    Clock tree state after 'Reducing clock tree power 1':
      clock_tree clock: worst slew is leaf(0.353),trunk(0.160),top(nil), margined worst slew is leaf(0.353),trunk(0.160),top(nil)
      clock_tree clock<1>: worst slew is leaf(0.353),trunk(0.160),top(nil), margined worst slew is leaf(0.353),trunk(0.160),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.802, max=0.985, avg=0.945, sd=0.036], skew [0.184 vs 0.103*, 86.2% {0.906, 0.957, 0.985}] (wid=0.150 ws=0.093) (gid=0.894 gs=0.165)
    Clock network insertion delays are now [0.802ns, 0.985ns] average 0.945ns std.dev 0.036ns
  Reducing clock tree power 1 done.
  Reducing clock tree power 2... 
    Path optimization required 288 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts    : b=47, i=0, cg=0, l=41, total=88
      cell areas     : b=1995.286um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=3129.739um^2
      wire lengths   : top=0.000um, trunk=5323.470um, leaf=39573.439um, total=44896.909um
      capacitance    : wire=6.570pF, gate=10.970pF, total=17.540pF
      net violations : underSlew={90,0.324ns} average 0.212ns std.dev 0.073ns
    Clock tree state after 'Reducing clock tree power 2':
      clock_tree clock: worst slew is leaf(0.352),trunk(0.182),top(nil), margined worst slew is leaf(0.352),trunk(0.182),top(nil)
      clock_tree clock<1>: worst slew is leaf(0.352),trunk(0.182),top(nil), margined worst slew is leaf(0.352),trunk(0.182),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.868, max=0.985, avg=0.952, sd=0.023], skew [0.118 vs 0.103*, 93.6% {0.906, 0.958, 0.985}] (wid=0.157 ws=0.098) (gid=0.889 gs=0.100)
    Clock network insertion delays are now [0.868ns, 0.985ns] average 0.952ns std.dev 0.023ns
  Reducing clock tree power 2 done.
  Approximately balancing fragments step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 4 fragments, 4 fraglets and 5 vertices; 33 variables and 90 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments... 
      Approximately balancing fragments, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts    : b=51, i=0, cg=0, l=41, total=92
          cell areas     : b=2149.006um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=3283.459um^2
          wire lengths   : top=0.000um, trunk=5512.899um, leaf=39568.662um, total=45081.561um
          capacitance    : wire=6.597pF, gate=11.039pF, total=17.636pF
          net violations : underSlew={94,0.324ns} average 0.218ns std.dev 0.070ns
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays, iteration 2... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
          cell counts    : b=51, i=0, cg=0, l=41, total=92
          cell areas     : b=2149.006um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=3283.459um^2
          wire lengths   : top=0.000um, trunk=5512.899um, leaf=39568.662um, total=45081.561um
          capacitance    : wire=6.597pF, gate=11.039pF, total=17.636pF
          net violations : underSlew={94,0.324ns} average 0.218ns std.dev 0.070ns
      Approximately balancing fragments, wire and cell delays, iteration 2 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts    : b=51, i=0, cg=0, l=41, total=92
      cell areas     : b=2149.006um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=3283.459um^2
      wire lengths   : top=0.000um, trunk=5512.899um, leaf=39568.662um, total=45081.561um
      capacitance    : wire=6.597pF, gate=11.039pF, total=17.636pF
      net violations : underSlew={94,0.324ns} average 0.218ns std.dev 0.070ns
    Clock tree state after 'Approximately balancing fragments step':
      clock_tree clock: worst slew is leaf(0.353),trunk(0.143),top(nil), margined worst slew is leaf(0.353),trunk(0.143),top(nil)
      clock_tree clock<1>: worst slew is leaf(0.353),trunk(0.143),top(nil), margined worst slew is leaf(0.353),trunk(0.143),top(nil)
    Clock network insertion delays are now [0.896ns, 0.983ns] average 0.955ns std.dev 0.018ns
  Approximately balancing fragments step done.
  Clock DAG stats after Approximately balancing fragments:
    cell counts    : b=51, i=0, cg=0, l=41, total=92
    cell areas     : b=2149.006um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=3283.459um^2
    wire lengths   : top=0.000um, trunk=5512.899um, leaf=39568.662um, total=45081.561um
    capacitance    : wire=6.597pF, gate=11.039pF, total=17.636pF
    net violations : underSlew={94,0.324ns} average 0.218ns std.dev 0.070ns
  Clock tree state after Approximately balancing fragments:
    clock_tree clock: worst slew is leaf(0.353),trunk(0.143),top(nil), margined worst slew is leaf(0.353),trunk(0.143),top(nil)
    clock_tree clock<1>: worst slew is leaf(0.353),trunk(0.143),top(nil), margined worst slew is leaf(0.353),trunk(0.143),top(nil)
    skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.896, max=0.983, avg=0.955, sd=0.018], skew [0.087 vs 0.103, 97.4% {0.907, 0.959, 0.983}] (wid=0.147 ws=0.085) (gid=0.888 gs=0.059)
  Clock network insertion delays are now [0.896ns, 0.983ns] average 0.955ns std.dev 0.018ns
  Improving fragments clock skew... 
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts    : b=51, i=0, cg=0, l=41, total=92
      cell areas     : b=2149.006um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=3283.459um^2
      wire lengths   : top=0.000um, trunk=5512.899um, leaf=39568.662um, total=45081.561um
      capacitance    : wire=6.597pF, gate=11.039pF, total=17.636pF
      net violations : underSlew={94,0.324ns} average 0.218ns std.dev 0.070ns
    Clock tree state after 'Improving fragments clock skew':
      clock_tree clock: worst slew is leaf(0.353),trunk(0.143),top(nil), margined worst slew is leaf(0.353),trunk(0.143),top(nil)
      clock_tree clock<1>: worst slew is leaf(0.353),trunk(0.143),top(nil), margined worst slew is leaf(0.353),trunk(0.143),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.896, max=0.983, avg=0.955, sd=0.018], skew [0.087 vs 0.103, 97.4% {0.907, 0.959, 0.983}] (wid=0.147 ws=0.085) (gid=0.888 gs=0.059)
    Clock network insertion delays are now [0.896ns, 0.983ns] average 0.955ns std.dev 0.018ns
  Improving fragments clock skew done.
  Approximately balancing step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 4 fragments, 4 fraglets and 5 vertices; 33 variables and 90 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing... 
      Approximately balancing, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts    : b=51, i=0, cg=0, l=41, total=92
          cell areas     : b=2149.006um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=3283.459um^2
          wire lengths   : top=0.000um, trunk=5512.899um, leaf=39568.662um, total=45081.561um
          capacitance    : wire=6.597pF, gate=11.039pF, total=17.636pF
          net violations : underSlew={94,0.324ns} average 0.218ns std.dev 0.070ns
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts    : b=51, i=0, cg=0, l=41, total=92
      cell areas     : b=2149.006um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=3283.459um^2
      wire lengths   : top=0.000um, trunk=5512.899um, leaf=39568.662um, total=45081.561um
      capacitance    : wire=6.597pF, gate=11.039pF, total=17.636pF
      net violations : underSlew={94,0.324ns} average 0.218ns std.dev 0.070ns
    Clock tree state after 'Approximately balancing step':
      clock_tree clock: worst slew is leaf(0.353),trunk(0.143),top(nil), margined worst slew is leaf(0.353),trunk(0.143),top(nil)
      clock_tree clock<1>: worst slew is leaf(0.353),trunk(0.143),top(nil), margined worst slew is leaf(0.353),trunk(0.143),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.896, max=0.983, avg=0.955, sd=0.018], skew [0.087 vs 0.103, 97.4% {0.907, 0.959, 0.983}] (wid=0.147 ws=0.085) (gid=0.888 gs=0.059)
    Clock network insertion delays are now [0.896ns, 0.983ns] average 0.955ns std.dev 0.018ns
  Approximately balancing step done.
  Fixing clock tree overload... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts    : b=51, i=0, cg=0, l=41, total=92
      cell areas     : b=2149.006um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=3283.459um^2
      wire lengths   : top=0.000um, trunk=5512.899um, leaf=39568.662um, total=45081.561um
      capacitance    : wire=6.597pF, gate=11.039pF, total=17.636pF
      net violations : underSlew={94,0.324ns} average 0.218ns std.dev 0.070ns
    Clock tree state after 'Fixing clock tree overload':
      clock_tree clock: worst slew is leaf(0.353),trunk(0.143),top(nil), margined worst slew is leaf(0.353),trunk(0.143),top(nil)
      clock_tree clock<1>: worst slew is leaf(0.353),trunk(0.143),top(nil), margined worst slew is leaf(0.353),trunk(0.143),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.896, max=0.983, avg=0.955, sd=0.018], skew [0.087 vs 0.103, 97.4% {0.907, 0.959, 0.983}] (wid=0.147 ws=0.085) (gid=0.888 gs=0.059)
    Clock network insertion delays are now [0.896ns, 0.983ns] average 0.955ns std.dev 0.018ns
  Fixing clock tree overload done.
  Approximately balancing paths... 
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts    : b=51, i=0, cg=0, l=41, total=92
      cell areas     : b=2149.006um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=3283.459um^2
      wire lengths   : top=0.000um, trunk=5512.899um, leaf=39568.662um, total=45081.561um
      capacitance    : wire=6.597pF, gate=11.039pF, total=17.636pF
      net violations : underSlew={94,0.324ns} average 0.218ns std.dev 0.070ns
    Clock tree state after 'Approximately balancing paths':
      clock_tree clock: worst slew is leaf(0.353),trunk(0.143),top(nil), margined worst slew is leaf(0.353),trunk(0.143),top(nil)
      clock_tree clock<1>: worst slew is leaf(0.353),trunk(0.143),top(nil), margined worst slew is leaf(0.353),trunk(0.143),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.896, max=0.983, avg=0.955, sd=0.018], skew [0.087 vs 0.103, 97.4% {0.907, 0.959, 0.983}] (wid=0.147 ws=0.085) (gid=0.888 gs=0.059)
    Clock network insertion delays are now [0.896ns, 0.983ns] average 0.955ns std.dev 0.018ns
  Approximately balancing paths done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extract_rc -noRouteCheck"... Extraction called for design 'miniMIPS_chip' of instances=16878 and nets=12126 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design miniMIPS_chip.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1878.891M)

    Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Clock DAG stats After congestion update:
    cell counts    : b=51, i=0, cg=0, l=41, total=92
    cell areas     : b=2149.006um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=3283.459um^2
    wire lengths   : top=0.000um, trunk=5512.899um, leaf=39568.662um, total=45081.561um
    capacitance    : wire=6.600pF, gate=11.039pF, total=17.639pF
    net violations : underSlew={94,0.324ns} average 0.218ns std.dev 0.070ns
  Clock tree state After congestion update:
    clock_tree clock: worst slew is leaf(0.353),trunk(0.143),top(nil), margined worst slew is leaf(0.353),trunk(0.143),top(nil)
    clock_tree clock<1>: worst slew is leaf(0.353),trunk(0.143),top(nil), margined worst slew is leaf(0.353),trunk(0.143),top(nil)
    skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.896, max=0.983, avg=0.955, sd=0.018], skew [0.087 vs 0.103, 97.4% {0.908, 0.959, 0.983}] (wid=0.147 ws=0.085) (gid=0.888 gs=0.059)
  Clock network insertion delays are now [0.896ns, 0.983ns] average 0.955ns std.dev 0.018ns
  Improving clock skew... 
    Clock DAG stats after 'Improving clock skew':
      cell counts    : b=51, i=0, cg=0, l=41, total=92
      cell areas     : b=2149.006um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=3283.459um^2
      wire lengths   : top=0.000um, trunk=5512.899um, leaf=39568.662um, total=45081.561um
      capacitance    : wire=6.600pF, gate=11.039pF, total=17.639pF
      net violations : underSlew={94,0.324ns} average 0.218ns std.dev 0.070ns
    Clock tree state after 'Improving clock skew':
      clock_tree clock: worst slew is leaf(0.353),trunk(0.143),top(nil), margined worst slew is leaf(0.353),trunk(0.143),top(nil)
      clock_tree clock<1>: worst slew is leaf(0.353),trunk(0.143),top(nil), margined worst slew is leaf(0.353),trunk(0.143),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.896, max=0.983, avg=0.955, sd=0.018], skew [0.087 vs 0.103, 97.4% {0.908, 0.959, 0.983}] (wid=0.147 ws=0.085) (gid=0.888 gs=0.059)
    Clock network insertion delays are now [0.896ns, 0.983ns] average 0.955ns std.dev 0.018ns
  Improving clock skew done.
  Reducing clock tree power 3... 
    Initial gate capacitance is (rise=11.039pF fall=10.994pF).
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Iteration 1: gate capacitance is (rise=10.912pF fall=10.867pF).
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts    : b=51, i=0, cg=0, l=41, total=92
      cell areas     : b=1909.202um^2, i=0.000um^2, cg=0.000um^2, l=1125.230um^2, total=3034.433um^2
      wire lengths   : top=0.000um, trunk=5523.236um, leaf=39597.654um, total=45120.890um
      capacitance    : wire=6.606pF, gate=10.912pF, total=17.518pF
      net violations : underSlew={94,0.324ns} average 0.208ns std.dev 0.083ns
    Clock tree state after 'Reducing clock tree power 3':
      clock_tree clock: worst slew is leaf(0.361),trunk(0.135),top(nil), margined worst slew is leaf(0.361),trunk(0.135),top(nil)
      clock_tree clock<1>: worst slew is leaf(0.361),trunk(0.135),top(nil), margined worst slew is leaf(0.361),trunk(0.135),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.894, max=0.996, avg=0.965, sd=0.020], skew [0.102 vs 0.103, 97% {0.917, 0.969, 0.996}] (wid=0.146 ws=0.084) (gid=0.897 gs=0.068)
    Clock network insertion delays are now [0.894ns, 0.996ns] average 0.965ns std.dev 0.020ns
BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
{clock/default_emulate_constraint_mode,WC: 9836.14 -> 9962}
  Reducing clock tree power 3 done.
  Improving insertion delay... 
    Clock DAG stats after improving insertion delay:
      cell counts    : b=51, i=0, cg=0, l=41, total=92
      cell areas     : b=1909.202um^2, i=0.000um^2, cg=0.000um^2, l=1125.230um^2, total=3034.433um^2
      wire lengths   : top=0.000um, trunk=5523.236um, leaf=39597.654um, total=45120.890um
      capacitance    : wire=6.606pF, gate=10.912pF, total=17.518pF
      net violations : underSlew={94,0.324ns} average 0.208ns std.dev 0.083ns
    Clock tree state after improving insertion delay:
      clock_tree clock: worst slew is leaf(0.361),trunk(0.135),top(nil), margined worst slew is leaf(0.361),trunk(0.135),top(nil)
      clock_tree clock<1>: worst slew is leaf(0.361),trunk(0.135),top(nil), margined worst slew is leaf(0.361),trunk(0.135),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.894, max=0.996, avg=0.965, sd=0.020], skew [0.102 vs 0.103, 97% {0.917, 0.969, 0.996}] (wid=0.146 ws=0.084) (gid=0.897 gs=0.068)
    Clock network insertion delays are now [0.894ns, 0.996ns] average 0.965ns std.dev 0.020ns
    Clock DAG stats after 'Improving insertion delay':
      cell counts    : b=51, i=0, cg=0, l=41, total=92
      cell areas     : b=1909.202um^2, i=0.000um^2, cg=0.000um^2, l=1125.230um^2, total=3034.433um^2
      wire lengths   : top=0.000um, trunk=5523.236um, leaf=39597.654um, total=45120.890um
      capacitance    : wire=6.606pF, gate=10.912pF, total=17.518pF
      net violations : underSlew={94,0.324ns} average 0.208ns std.dev 0.083ns
    Clock tree state after 'Improving insertion delay':
      clock_tree clock: worst slew is leaf(0.361),trunk(0.135),top(nil), margined worst slew is leaf(0.361),trunk(0.135),top(nil)
      clock_tree clock<1>: worst slew is leaf(0.361),trunk(0.135),top(nil), margined worst slew is leaf(0.361),trunk(0.135),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.894, max=0.996, avg=0.965, sd=0.020], skew [0.102 vs 0.103, 97% {0.917, 0.969, 0.996}] (wid=0.146 ws=0.084) (gid=0.897 gs=0.068)
    Clock network insertion delays are now [0.894ns, 0.996ns] average 0.965ns std.dev 0.020ns
BalancingStep Improving insertion delay has increased max latencies (wire and cell) to be greater than the max desired latencies
{clock/default_emulate_constraint_mode,WC: 9836.14 -> 9962}
  Improving insertion delay done.
  Total capacitance is (rise=17.518pF fall=17.473pF), of which (rise=6.606pF fall=6.606pF) is wire, and (rise=10.912pF fall=10.867pF) is gate.
  Legalizer releasing space for clock trees... 
  Legalizer releasing space for clock trees done.
  Updating netlist... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:06:40 mem=1944.1M) ***
Total net length = 6.063e+05 (2.868e+05 3.196e+05) (ext = 6.610e-01)
Density distribution unevenness ratio = 57.937%
Move report: Detail placement moves 22 insts, mean move: 3.45 um, max move: 6.77 um
	Max move on inst (minimips_core_instance/g2391): (950.67, 624.03) --> (952.56, 619.15)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1944.1MB
Summary Report:
Instances move: 22 (out of 8683 movable)
Mean displacement: 3.45 um
Max displacement: 6.77 um (Instance: minimips_core_instance/g2391) (950.67, 624.03) -> (952.56, 619.15)
	Length: 5 sites, height: 1 rows, site name: core, cell type: AND3X1
	Violation at original loc: Placement Blockage Violation
Total net length = 6.063e+05 (2.868e+05 3.196e+05) (ext = 6.610e-01)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1944.1MB
*** Finished refinePlace (0:06:40 mem=1944.1M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:06:40 mem=1944.1M) ***
Total net length = 6.064e+05 (2.869e+05 3.196e+05) (ext = 6.610e-01)
Density distribution unevenness ratio = 52.836%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1944.1MB
Summary Report:
Instances move: 0 (out of 10498 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net length = 6.064e+05 (2.869e+05 3.196e+05) (ext = 6.610e-01)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1944.1MB
*** Finished refinePlace (0:06:40 mem=1944.1M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

CCOPT: Starting clock implementation routing.
Net route status summary:
  Clock:        94 (unrouted=93, trialRouted=0, noStatus=0, routed=0, fixed=1)
  Non-clock: 11591 (unrouted=112, trialRouted=11479, noStatus=0, routed=0, fixed=0)
(Not counting 441 nets with <2 term connections)

    Updating RC parasitics by calling: "extract_rc -noRouteCheck"... Extraction called for design 'miniMIPS_chip' of instances=16878 and nets=12126 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design miniMIPS_chip.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1945.664M)

    Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.

CCOPT: Preparing to route 94 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 94 nets.
  Preferred NanoRoute mode settings: Current

  drouteAutoStop = "false"
  drouteEndIteration = "20"
  drouteExpDeterministicMultiThread = "true"
  envHonorGlobalRoute = "false"
  grouteExpUseNanoRoute2 = "false"
  routeAllowPinAsFeedthrough = "false"
  routeExpDeterministicMultiThread = "true"
  routeSelectedNetOnly = "true"
  routeWithEco = "true"
  routeWithSiDriven = "false"
  routeWithTimingDriven = "false"

  set_multi_cpu_usage -localCpu 8; # current non-default setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Mar 31 14:24:02 2023
#
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8SP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8SMP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8P does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4SP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4SMP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4P does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT2SP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT2P does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24SP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24SMP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24P does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT1P does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16SP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16SMP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16P does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8SP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8SMP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8P does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD4SP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD4SMP does not have antenna diff area.
#WARNING (EMS-27) Message (NRDB-728) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-34) Power/Ground pin VDDR of instance IOPADS_INST/PAD_clock_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDO of instance IOPADS_INST/PAD_clock_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance IOPADS_INST/PAD_clock_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GNDR of instance IOPADS_INST/PAD_clock_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GNDO of instance IOPADS_INST/PAD_clock_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDR of instance IOPADS_INST/PAD_reset_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDO of instance IOPADS_INST/PAD_reset_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance IOPADS_INST/PAD_reset_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GNDR of instance IOPADS_INST/PAD_reset_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GNDO of instance IOPADS_INST/PAD_reset_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDR of instance IOPADS_INST/PAD_ram_ack_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDO of instance IOPADS_INST/PAD_ram_ack_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance IOPADS_INST/PAD_ram_ack_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GNDR of instance IOPADS_INST/PAD_ram_ack_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GNDO of instance IOPADS_INST/PAD_ram_ack_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDR of instance IOPADS_INST/PAD_it_mat_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDO of instance IOPADS_INST/PAD_it_mat_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance IOPADS_INST/PAD_it_mat_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GNDR of instance IOPADS_INST/PAD_it_mat_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GNDO of instance IOPADS_INST/PAD_it_mat_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-733) PIN clock in CELL_VIEW miniMIPS_chip,init does not have physical port.
#WARNING (NRDB-733) PIN it_mat in CELL_VIEW miniMIPS_chip,init does not have physical port.
#WARNING (NRDB-733) PIN ram_ack in CELL_VIEW miniMIPS_chip,init does not have physical port.
#WARNING (NRDB-733) PIN ram_adr[0] in CELL_VIEW miniMIPS_chip,init does not have physical port.
#WARNING (NRDB-733) PIN ram_adr[10] in CELL_VIEW miniMIPS_chip,init does not have physical port.
#WARNING (NRDB-733) PIN ram_adr[11] in CELL_VIEW miniMIPS_chip,init does not have physical port.
#WARNING (NRDB-733) PIN ram_adr[12] in CELL_VIEW miniMIPS_chip,init does not have physical port.
#WARNING (NRDB-733) PIN ram_adr[13] in CELL_VIEW miniMIPS_chip,init does not have physical port.
#WARNING (NRDB-733) PIN ram_adr[14] in CELL_VIEW miniMIPS_chip,init does not have physical port.
#WARNING (NRDB-733) PIN ram_adr[15] in CELL_VIEW miniMIPS_chip,init does not have physical port.
#WARNING (NRDB-733) PIN ram_adr[16] in CELL_VIEW miniMIPS_chip,init does not have physical port.
#WARNING (NRDB-733) PIN ram_adr[17] in CELL_VIEW miniMIPS_chip,init does not have physical port.
#WARNING (NRDB-733) PIN ram_adr[18] in CELL_VIEW miniMIPS_chip,init does not have physical port.
#WARNING (NRDB-733) PIN ram_adr[19] in CELL_VIEW miniMIPS_chip,init does not have physical port.
#WARNING (NRDB-733) PIN ram_adr[1] in CELL_VIEW miniMIPS_chip,init does not have physical port.
#WARNING (NRDB-733) PIN ram_adr[20] in CELL_VIEW miniMIPS_chip,init does not have physical port.
#WARNING (NRDB-733) PIN ram_adr[21] in CELL_VIEW miniMIPS_chip,init does not have physical port.
#WARNING (NRDB-733) PIN ram_adr[22] in CELL_VIEW miniMIPS_chip,init does not have physical port.
#WARNING (NRDB-733) PIN ram_adr[23] in CELL_VIEW miniMIPS_chip,init does not have physical port.
#WARNING (NRDB-733) PIN ram_adr[24] in CELL_VIEW miniMIPS_chip,init does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
#Using multithreading with 8 threads.
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.230.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.230.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET4 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET5 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET4 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET5 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET5 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER METTP is not specified for width 0.440.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET5 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER METTP is not specified for width 0.440.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.800.
#Voltage range [0.000 - 0.000] has 4 nets.
#Voltage range [0.000 - 1.800] has 12121 nets.
#Voltage range [1.799 - 1.800] has 1 net.
# MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
# MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:01, memory = 1354.62 (MB), peak = 1616.90 (MB)
#Merging special wires using 8 threads...
#
#Connectivity extraction summary:
#11615 (95.79%) nets are without wires.
#511 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 12126.
#
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Fri Mar 31 14:24:06 2023
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Mar 31 14:24:06 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1275        1436       30625    65.97%
#  Metal 2        V        1231        1394       30625    52.98%
#  Metal 3        H        1278        1433       30625    52.98%
#  Metal 4        V        1239        1386       30625    52.98%
#  Metal 5        H        1280        1431       30625    52.98%
#  Metal 6        V         617         695       30625    52.98%
#  --------------------------------------------------------------
#  Total                   6920      52.91%  183750    55.15%
#
#  94 nets (0.78%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1358.50 (MB), peak = 1616.90 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1384.52 (MB), peak = 1616.90 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1384.66 (MB), peak = 1616.90 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 511 (skipped).
#Total number of selected nets for routing = 93.
#Total number of unselected nets (but routable) for routing = 11522 (skipped).
#Total number of nets in the design = 12126.
#
#11522 skipped nets do not have any wires.
#93 routable nets have only global wires.
#93 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 93               0  
#------------------------------------------------
#        Total                 93               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 93           11522  
#------------------------------------------------
#        Total                 93           11522  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 94
#Total wire length = 45105 um.
#Total half perimeter of net bounding box = 31880 um.
#Total wire length on LAYER MET1 = 0 um.
#Total wire length on LAYER MET2 = 47 um.
#Total wire length on LAYER MET3 = 18862 um.
#Total wire length on LAYER MET4 = 26063 um.
#Total wire length on LAYER MET5 = 132 um.
#Total wire length on LAYER METTP = 0 um.
#Total number of vias = 5520
#Up-Via Summary (total 5520):
#           
#-----------------------
#  Metal 1         1908
#  Metal 2         1801
#  Metal 3         1805
#  Metal 4            6
#-----------------------
#                  5520 
#
#Total number of involved priority nets 93
#Maximum src to sink distance for priority net 930.0
#Average of max src_to_sink distance for priority net 357.9
#Average of ave src_to_sink distance for priority net 234.7
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1384.73 (MB), peak = 1616.90 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1361.08 (MB), peak = 1616.90 (MB)
#Start Track Assignment.
#Done with 1098 horizontal wires in 2 hboxes and 1517 vertical wires in 2 hboxes.
#Done with 110 horizontal wires in 2 hboxes and 94 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 94
#Total wire length = 49265 um.
#Total half perimeter of net bounding box = 31880 um.
#Total wire length on LAYER MET1 = 3103 um.
#Total wire length on LAYER MET2 = 36 um.
#Total wire length on LAYER MET3 = 18955 um.
#Total wire length on LAYER MET4 = 27036 um.
#Total wire length on LAYER MET5 = 135 um.
#Total wire length on LAYER METTP = 0 um.
#Total number of vias = 5520
#Up-Via Summary (total 5520):
#           
#-----------------------
#  Metal 1         1908
#  Metal 2         1801
#  Metal 3         1805
#  Metal 4            6
#-----------------------
#                  5520 
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1369.11 (MB), peak = 1616.90 (MB)
#
#Cpu time = 00:00:05
#Elapsed time = 00:00:02
#Increased memory = 26.57 (MB)
#Total memory = 1369.11 (MB)
#Peak memory = 1616.90 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 1.0% of the total area was rechecked for DRC, and 14.3% required routing.
#    number of violations = 0
#cpu time = 00:00:15, elapsed time = 00:00:02, memory = 1596.82 (MB), peak = 1616.90 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 21
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1391.02 (MB), peak = 1616.90 (MB)
#start 2nd optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1377.28 (MB), peak = 1616.90 (MB)
#start 3rd optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1377.28 (MB), peak = 1616.90 (MB)
#start 4th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1377.28 (MB), peak = 1616.90 (MB)
#start 5th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1377.28 (MB), peak = 1616.90 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 94
#Total wire length = 47128 um.
#Total half perimeter of net bounding box = 31880 um.
#Total wire length on LAYER MET1 = 63 um.
#Total wire length on LAYER MET2 = 2811 um.
#Total wire length on LAYER MET3 = 19392 um.
#Total wire length on LAYER MET4 = 24829 um.
#Total wire length on LAYER MET5 = 33 um.
#Total wire length on LAYER METTP = 0 um.
#Total number of vias = 5702
#Up-Via Summary (total 5702):
#           
#-----------------------
#  Metal 1         1908
#  Metal 2         1834
#  Metal 3         1956
#  Metal 4            4
#-----------------------
#                  5702 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:16
#Elapsed time = 00:00:03
#Increased memory = 6.83 (MB)
#Total memory = 1375.94 (MB)
#Peak memory = 1616.90 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:16
#Elapsed time = 00:00:03
#Increased memory = 6.84 (MB)
#Total memory = 1375.94 (MB)
#Peak memory = 1616.90 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:24
#Elapsed time = 00:00:08
#Increased memory = 85.32 (MB)
#Total memory = 1366.23 (MB)
#Peak memory = 1616.90 (MB)
#Number of warnings = 83
#Total number of warnings = 83
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 31 14:24:10 2023
#
Checking guided vs. routed lengths for 94 nets...

    
    Guided max path lengths
    =======================
    
    ----------------------------------------
    From (um)    To (um)     Number of paths
    ----------------------------------------
       0.000      100.000          27
     100.000      200.000          17
     200.000      300.000           5
     300.000      400.000           1
     400.000      500.000           8
     500.000      600.000          13
     600.000      700.000          11
     700.000      800.000           8
     800.000      900.000           3
     900.000     1000.000           1
    ----------------------------------------
    
    Deviation of routing from guided max path lengths
    =================================================
    
    --------------------------------------
    From (%)    To (%)     Number of paths
    --------------------------------------
    below         0.000          22
      0.000      20.000          69
     20.000      40.000           2
     40.000      60.000           0
     60.000      80.000           0
     80.000     100.000           0
    100.000     120.000           0
    120.000     140.000           1
    --------------------------------------
    

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net minimips_core_instance/CTS_310 (69 terminals)
    Guided length:  max path =   275.880um, total =   975.975um
    Routed length:  max path =   379.240um, total =  1021.920um
    Deviation:      max path =    37.466%,  total =     4.708%

    Net minimips_core_instance/CTS_319 (32 terminals)
    Guided length:  max path =   389.154um, total =   598.294um
    Routed length:  max path =   513.450um, total =   606.700um
    Deviation:      max path =    31.940%,  total =     1.405%

    Net minimips_core_instance/CTS_357 (33 terminals)
    Guided length:  max path =   550.887um, total =   679.608um
    Routed length:  max path =   627.950um, total =   714.860um
    Deviation:      max path =    13.989%,  total =     5.187%

    Net minimips_core_instance/CTS_397 (65 terminals)
    Guided length:  max path =   486.859um, total =  1359.606um
    Routed length:  max path =   553.450um, total =  1404.335um
    Deviation:      max path =    13.678%,  total =     3.290%

    Net minimips_core_instance/CTS_311 (60 terminals)
    Guided length:  max path =   268.280um, total =   751.226um
    Routed length:  max path =   296.130um, total =   850.720um
    Deviation:      max path =    10.381%,  total =    13.244%

    Net minimips_core_instance/CTS_388 (2 terminals)
    Guided length:  max path =   177.035um, total =   177.035um
    Routed length:  max path =   198.390um, total =   198.390um
    Deviation:      max path =    12.063%,  total =    12.063%

    Net minimips_core_instance/CTS_339 (33 terminals)
    Guided length:  max path =   560.553um, total =   788.177um
    Routed length:  max path =   621.730um, total =   832.120um
    Deviation:      max path =    10.914%,  total =     5.575%

    Net minimips_core_instance/CTS_383 (33 terminals)
    Guided length:  max path =   623.888um, total =   811.513um
    Routed length:  max path =   633.100um, total =   897.285um
    Deviation:      max path =     1.477%,  total =    10.569%

    Net minimips_core_instance/CTS_371 (33 terminals)
    Guided length:  max path =   554.911um, total =   609.730um
    Routed length:  max path =   555.300um, total =   661.985um
    Deviation:      max path =     0.070%,  total =     8.570%

    Net minimips_core_instance/CTS_327 (33 terminals)
    Guided length:  max path =   600.661um, total =   774.872um
    Routed length:  max path =   651.990um, total =   823.745um
    Deviation:      max path =     8.545%,  total =     6.307%

Set FIXED routing status on 93 net(s)
Set FIXED placed status on 92 instance(s)
Net route status summary:
  Clock:        94 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=93)
  Non-clock: 11591 (unrouted=11591, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 441 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOPT: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
congRepair running 8 threads
Starting congestion repair ...
[NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[NR-eagl] buildTerm2TermWires    : 1
[NR-eagl] doTrackAssignment      : 1
[NR-eagl] numThreads             : 1
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numViaLayers=5
[NR-eagl] numRoutingBlks=0 numInstBlks=8596 numPGBlocks=9109 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 93  numPreroutedWires = 3560
[NR-eagl] Read numTotalNets=11683  numIgnoredNets=93
[NR-eagl] EstWL : 137733

[NR-eagl] Usage: 137733 = (68579 H, 69154 V) = (8.05% H, 8.12% V) = (3.347e+05um H, 3.375e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 137748 = (68584 H, 69164 V) = (8.05% H, 8.12% V) = (3.347e+05um H, 3.375e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.04% H + 0.00% V

[NR-eagl] Usage: 137748 = (68584 H, 69164 V) = (8.05% H, 8.12% V) = (3.347e+05um H, 3.375e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 137754 = (68589 H, 69165 V) = (8.05% H, 8.12% V) = (3.347e+05um H, 3.375e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 137754 = (68589 H, 69165 V) = (8.05% H, 8.12% V) = (3.347e+05um H, 3.375e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.05% H + 0.00% V

[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.03% H + 0.00% V

Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(MET1)(F) length: 6.296000e+01um, number of vias: 41246
[NR-eagl] Layer2(MET2)(V) length: 2.194442e+05um, number of vias: 54893
[NR-eagl] Layer3(MET3)(H) length: 2.548503e+05um, number of vias: 9434
[NR-eagl] Layer4(MET4)(V) length: 1.419561e+05um, number of vias: 3893
[NR-eagl] Layer5(MET5)(H) length: 1.044225e+05um, number of vias: 415
[NR-eagl] Layer6(METTP)(V) length: 1.412272e+04um, number of vias: 0
[NR-eagl] Total length: 7.348588e+05um, number of vias: 109881
End of congRepair (cpu=0:00:01.0, real=0:00:01.0)

CCOPT: Done with congestion repair using flow wrapper.

    Updating RC parasitics by calling: "extract_rc -noRouteCheck"... Extraction called for design 'miniMIPS_chip' of instances=16878 and nets=12126 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design miniMIPS_chip.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1983.910M)

    Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clock' in RC corner default_emulate_rc_corner.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clock'. Using estimated values, based on estimated route, as a fallback.
    
    Routing Correlation Report
    ==========================
    
    Top/Trunk Low-Fanout (<=5) Routes:
    
    ----------------------------------------------------------------------------
    Metric                              Pre-Route    Post-Route    Correlation**
    ----------------------------------------------------------------------------
    Gate Delay Mean (ns)                   0.120         0.120         0.998
    Gate Delay Median (ns)                 0.120         0.121           -
    Gate Delay Std. Dev. (ns)              0.011         0.011           -
    Total Wire Length Mean (um)          103.404       105.533         1.000
    Total Wire Length Median (um)         71.965        71.350           -
    Total Wire Length Std. Dev. (um)     135.057       136.806           -
    Transition Time* Mean (ns)             0.086         0.085         0.980
    Transition Time* Median (ns)           0.087         0.087           -
    Transition Time* Std. Dev. (ns)        0.027         0.029           -
    Wire Capacitance Mean (pF)             0.015         0.015         1.000
    Wire Capacitance Median (pF)           0.010         0.010           -
    Wire Capacitance Std. Dev. (pF)        0.018         0.018           -
    Wire Delay* Mean (fs)               3656          3276             0.897
    Wire Delay* Median (fs)             1650          1600               -
    Wire Delay* Std. Dev. (fs)          7052          6590               -
    Wire Length* Mean (um)               128.006       130.779         1.000
    Wire Length* Median (um)              78.773        82.865           -
    Wire Length* Std. Dev. (um)          181.585       183.185           -
    Wire Resistance* Mean (Ohm)           73.497        73.948         0.991
    Wire Resistance* Median (Ohm)         59.530        63.122           -
    Wire Resistance* Std. Dev. (Ohm)      59.517        61.391           -
    Wire Skew Mean (fs)                   92           104             0.980
    Wire Skew Median (fs)                  0             0               -
    Wire Skew Std. Dev. (fs)             483           535               -
    ----------------------------------------------------------------------------
    
    Top/Trunk High-Fanout (>5) Routes:
    
    ----------------------------------------------------------------------------
    Metric                              Pre-Route    Post-Route    Correlation**
    ----------------------------------------------------------------------------
    Gate Delay Mean (ns)                   0.126         0.123         1.000
    Gate Delay Median (ns)                 0.126         0.123           -
    Gate Delay Std. Dev. (ns)              0.000         0.000           -
    Total Wire Length Mean (um)          456.435       492.155         1.000
    Total Wire Length Median (um)        456.435       492.155           -
    Total Wire Length Std. Dev. (um)       0.000         0.000           -
    Transition Time* Mean (ns)             0.135         0.139         0.114
    Transition Time* Median (ns)           0.135         0.139           -
    Transition Time* Std. Dev. (ns)        0.000         0.000           -
    Wire Capacitance Mean (pF)             0.071         0.072         1.000
    Wire Capacitance Median (pF)           0.071         0.072           -
    Wire Capacitance Std. Dev. (pF)        0.000         0.000           -
    Wire Delay* Mean (fs)               7251         11093             0.078
    Wire Delay* Median (fs)             7500         10800               -
    Wire Delay* Std. Dev. (fs)           785          2571               -
    Wire Length* Mean (um)                45.239        84.176         0.622
    Wire Length* Median (um)              46.135        76.015           -
    Wire Length* Std. Dev. (um)           14.556        38.510           -
    Wire Resistance* Mean (Ohm)           59.302        83.898         0.300
    Wire Resistance* Median (Ohm)         61.356        82.516           -
    Wire Resistance* Std. Dev. (Ohm)       9.722        26.843           -
    Wire Skew Mean (fs)                 4000         11000             1.000
    Wire Skew Median (fs)               4000         11000               -
    Wire Skew Std. Dev. (fs)               0             0               -
    ----------------------------------------------------------------------------
    
    Leaf Routes:
    
    ----------------------------------------------------------------------------
    Metric                              Pre-Route    Post-Route    Correlation**
    ----------------------------------------------------------------------------
    Gate Delay Mean (ns)                    0.140        0.141         0.985
    Gate Delay Median (ns)                  0.137        0.138           -
    Gate Delay Std. Dev. (ns)               0.024        0.022           -
    Total Wire Length Mean (um)           860.819      901.414         0.997
    Total Wire Length Median (um)         847.452      887.075           -
    Total Wire Length Std. Dev. (um)      192.638      194.566           -
    Transition Time* Mean (ns)              0.244        0.246         0.995
    Transition Time* Median (ns)            0.233        0.236           -
    Transition Time* Std. Dev. (ns)         0.046        0.048           -
    Wire Capacitance Mean (pF)              0.127        0.129         0.998
    Wire Capacitance Median (pF)            0.124        0.127           -
    Wire Capacitance Std. Dev. (pF)         0.028        0.028           -
    Wire Delay* Mean (fs)               38248        38624             0.937
    Wire Delay* Median (fs)             38200        38600               -
    Wire Delay* Std. Dev. (fs)          18531        18053               -
    Wire Length* Mean (um)                332.973      343.691         0.992
    Wire Length* Median (um)              319.182      329.230           -
    Wire Length* Std. Dev. (um)           191.906      192.019           -
    Wire Resistance* Mean (Ohm)           205.826      197.773         0.955
    Wire Resistance* Median (Ohm)         201.463      197.190           -
    Wire Resistance* Std. Dev. (Ohm)       96.312       89.928           -
    Wire Skew Mean (fs)                     0            0             1.000
    Wire Skew Median (fs)                   0            0               -
    Wire Skew Std. Dev. (fs)                0            0               -
    ----------------------------------------------------------------------------
    
    * Measured source-to-sink; ** Pearson Product Moment Correlation Coefficient
    
    Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
    
    ---------------------------------------------------------------------------
    Route Fanin Pin                                              Difference (%)
    ---------------------------------------------------------------------------
    minimips_core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A8a80/A       -50.000
    minimips_core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A8ae6/A        42.857
    minimips_core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A8a7f/A       -41.667
    minimips_core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A8ac2/A        37.500
    minimips_core_instance/CTS_cdb_BUF_CLOCK_NODE_UID_A8c79/A       -29.412
    ---------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
    
    ------------------------------------------------------------------------------------------------
    Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    ------------------------------------------------------------------------------------------------
    M1                              0.000um      24.530um       0.410         0.249         0.102
    M2                              0.000um     122.200um       0.302         0.249         0.075
    M3                           3009.067um    3029.670um       0.302         0.253         0.076
    M4                           2057.734um    1994.700um       0.302         0.249         0.075
    Preferred Layer Adherence     100.000%       97.162%          -             -             -
    ------------------------------------------------------------------------------------------------
    
    Top Wire Delay Differences (Top/Trunk High-Fanout routes):
    
    ---------------------------------------------------------------------------
    Route Fanin Pin                                              Difference (%)
    ---------------------------------------------------------------------------
    minimips_core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A8ae5/A       -262.791
    minimips_core_instance/U8_syscop_RC_CG_HIER_INST41/g12/A        -115.493
    minimips_core_instance/U7_banc_RC_CG_HIER_INST30/g13/A          -114.085
    minimips_core_instance/U7_banc_RC_CG_HIER_INST20/g13/A          -109.859
    minimips_core_instance/U7_banc_RC_CG_HIER_INST33/g13/A          -102.740
    ---------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
    
    -----------------------------------------------------------------------------------------------
    Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
                                                            (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    -----------------------------------------------------------------------------------------------
    M1                             0.000um     20.790um        0.410         0.249         0.102
    M2                             0.000um     87.425um        0.302         0.249         0.075
    M3                           315.945um    296.100um        0.302         0.253         0.076
    M4                           140.490um     87.840um        0.302         0.249         0.075
    Preferred Layer Adherence    100.000%      78.012%           -             -             -
    -----------------------------------------------------------------------------------------------
    
    Top Wire Delay Differences (Leaf routes):
    
    ------------------------------------------------------------------------
    Route Fanin Pin                                           Difference (%)
    ------------------------------------------------------------------------
    minimips_core_instance/U8_syscop_scp_reg_reg[12][27]/C       -275.510
    minimips_core_instance/U8_syscop_scp_reg_reg[12][26]/C       -217.021
    minimips_core_instance/U3_di_DI_adr_reg[24]/C                -195.570
    minimips_core_instance/U8_syscop_scp_reg_reg[12][29]/C       -180.247
    minimips_core_instance/U3_di_DI_adr_reg[19]/C                -179.641
    ------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Leaf Routes):
    
    --------------------------------------------------------------------------------------------------
    Layer                        Pre-Route      Post-Route     Res.           Cap.          RC
                                                               (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    --------------------------------------------------------------------------------------------------
    M1                               0.000um       17.640um       0.410         0.249         0.102
    M2                               0.000um     2601.260um       0.302         0.249         0.075
    M3                           14980.120um    16066.710um       0.302         0.253         0.076
    M4                           24617.534um    22746.670um       0.302         0.249         0.075
    M5                               0.000um       32.760um       0.302         0.247         0.075
    Preferred Layer Adherence      100.000%        93.605%          -             -             -
    --------------------------------------------------------------------------------------------------
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------
    Layer    Via Cell      Res.     Cap.     RC       Top of Stack
    Range                  (Ohm)    (fF)     (fs)     Only
    --------------------------------------------------------------
    M1-M2    VIA1_Y        5.962    0.046    0.272    false
    M2-M3    VIA2_small    5.962    0.038    0.228    false
    M2-M3    VIA2_south    5.962    0.069    0.410    true
    M3-M4    VIA3_small    5.962    0.038    0.228    false
    M3-M4    VIA3_west     5.962    0.069    0.410    true
    M4-M5    VIA4_small    5.962    0.038    0.226    false
    M4-M5    VIA4_south    5.962    0.068    0.407    true
    M5-M6    VIATP_X       1.987    0.069    0.137    false
    --------------------------------------------------------------
    
    Post-Route Via Usage Statistics:
    
    --------------------------------------------------------------------------------------------------------------------------------------------
    Layer    Via Cell      Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
    Range                  (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
                                                      Count                          Count                            Count                 
    --------------------------------------------------------------------------------------------------------------------------------------------
    M1-M2    VIA1_X        5.962    0.046    0.272    1755         99%       R        119         86%        R          -          -         -
    M1-M2    VIA1_Y        5.962    0.046    0.272      14          1%       E         20         14%        E          -          -         -
    M2-M3    VIA2_small    5.962    0.038    0.228    1695        100%       ER       139        100%        ER         -          -         -
    M3-M4    VIA3_small    5.962    0.038    0.228    1848        100%       ER       108        100%        ER         -          -         -
    M4-M5    VIA4_small    5.962    0.038    0.226       4        100%       ER        -           -           -        -          -         -
    --------------------------------------------------------------------------------------------------------------------------------------------
    
    Tag Key:
    	E=Used for route estimates;
    	R=Most frequently used by router for this net type and layer transition.
    
    Consider setting the following to improve routing correlation:
    	set_ccopt_property generate_nanoroute_vias true
    	set_ccopt_property override_vias {{VIA1_X VIA2_small VIA3_small VIA4_small}}
    
    
    
    Clock DAG stats after routing clock trees:
      cell counts    : b=51, i=0, cg=0, l=41, total=92
      cell areas     : b=1909.202um^2, i=0.000um^2, cg=0.000um^2, l=1125.230um^2, total=3034.433um^2
      wire lengths   : top=0.000um, trunk=5663.256um, leaf=41465.040um, total=47128.296um
      capacitance    : wire=6.720pF, gate=10.912pF, total=17.633pF
      net violations : overSlew={1,0.006ns} average 0.006ns std.dev 0.000ns, overSlew (inc. unfixable)={1,0.006ns} average 0.006ns std.dev 0.000ns, underSlew={93,0.366ns} average 0.210ns std.dev 0.082ns
    Clock tree state after routing clock trees:
      clock_tree clock: worst slew is leaf(0.375),trunk(0.139),top(nil), margined worst slew is leaf(0.375),trunk(0.139),top(nil)
      clock_tree clock<1>: worst slew is leaf(0.375),trunk(0.139),top(nil), margined worst slew is leaf(0.375),trunk(0.139),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.869, max=0.975, avg=0.938, sd=0.020], skew [0.106 vs 0.103*, 97.9% {0.891, 0.942, 0.975}] (wid=0.126 ws=0.086) (gid=0.890 gs=0.067)
    Clock network insertion delays are now [0.869ns, 0.975ns] average 0.938ns std.dev 0.020ns
    Legalizer reserving space for clock trees... 
    Legalizer reserving space for clock trees done.
    PostConditioning... 
      Update timing... 
        Updating timing graph... 
          
#################################################################################
# Design Stage: PreRoute
# Design Name: miniMIPS_chip
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
End delay calculation. (MEM=2516.55 CPU=0:00:04.8 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:05.7  real=0:00:02.0  mem= 2516.5M) ***
        Updating timing graph done.
        Updating latch analysis... 
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing
      
**WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clock' is not routed.
      Currently running CTS, using active skew data
      Resetting previous bufferability status so that PostConditioning will attempt to fix all clock tree violations
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clock' in RC corner default_emulate_rc_corner.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clock'. Using estimated values, based on estimated route, as a fallback.
      Clock DAG stats PostConditioning initial state:
        cell counts    : b=51, i=0, cg=0, l=41, total=92
        cell areas     : b=1909.202um^2, i=0.000um^2, cg=0.000um^2, l=1125.230um^2, total=3034.433um^2
        wire lengths   : top=0.000um, trunk=5663.256um, leaf=41465.040um, total=47128.296um
        capacitance    : wire=6.720pF, gate=10.912pF, total=17.633pF
        net violations : overCap={1,2.751pF} average 2.751pF std.dev 0.000pF, overSlew={1,0.006ns} average 0.006ns std.dev 0.000ns, overSlew (inc. unfixable)={1,0.006ns} average 0.006ns std.dev 0.000ns, underSlew={93,0.366ns} average 0.210ns std.dev 0.082ns
      Recomputing CTS skew targets... 
        Resolving skew group constraints... 
          Solving LP: 1 skew groups; 4 fragments, 4 fraglets and 5 vertices; 33 variables and 90 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs... 
        Fixing clock tree DRVs: 
        Fixing clock tree DRVs: .
        Fixing clock tree DRVs: ..
        Fixing clock tree DRVs: ...
        Fixing clock tree DRVs: ... 20% 
        Fixing clock tree DRVs: ... 20% .
        Fixing clock tree DRVs: ... 20% ..
        Fixing clock tree DRVs: ... 20% ...
        Fixing clock tree DRVs: ... 20% ... 40% 
        Fixing clock tree DRVs: ... 20% ... 40% .
        Fixing clock tree DRVs: ... 20% ... 40% ..
        Fixing clock tree DRVs: ... 20% ... 40% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 94, tested: 94, violation detected: 2, cannot run: 1, attempted: 1, failed: 0, sized: 1
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ------------------------------
        Net Type    Attempted    Sized
        ------------------------------
        top             0          0
        trunk           0          0
        leaf            1          1
        ------------------------------
        Total           1          1
        ------------------------------
        
        Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 9.223um^2
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
        
        Clock DAG stats PostConditioning after DRV fixing:
          cell counts    : b=51, i=0, cg=0, l=41, total=92
          cell areas     : b=1918.426um^2, i=0.000um^2, cg=0.000um^2, l=1125.230um^2, total=3043.656um^2
          wire lengths   : top=0.000um, trunk=5663.256um, leaf=41465.040um, total=47128.296um
          capacitance    : wire=6.720pF, gate=10.917pF, total=17.637pF
          net violations : overCap={1,2.751pF} average 2.751pF std.dev 0.000pF, underSlew={94,0.366ns} average 0.208ns std.dev 0.083ns
        Clock tree state PostConditioning after DRV fixing:
          clock_tree clock: worst slew is leaf(0.354),trunk(0.140),top(nil), margined worst slew is leaf(0.354),trunk(0.140),top(nil)
          clock_tree clock<1>: worst slew is leaf(0.354),trunk(0.140),top(nil), margined worst slew is leaf(0.354),trunk(0.140),top(nil)
          skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.854, max=0.975, avg=0.937, sd=0.022], skew [0.120 vs 0.103*, 95.2% {0.891, 0.942, 0.975}] (wid=0.126 ws=0.086) (gid=0.890 gs=0.080)
        Clock network insertion delays are now [0.854ns, 0.975ns] average 0.937ns std.dev 0.022ns
      Fixing DRVs done.
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global causes: DRV fixing with buffering is disabled
      
      Top 5 overslews:
      
      ---------------------------------
      Node    Net    Overslew    Causes
      ---------------------------------
        (empty table)
      ---------------------------------
      
      Reconnecting optimized routes... **WARN: (IMPCCOPT-1304):	Net clock unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.

      Reconnecting optimized routes done.
      Refining placement... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:07:16 mem=1981.3M) ***
Total net length = 6.058e+05 (2.866e+05 3.192e+05) (ext = 0.000e+00)
Density distribution unevenness ratio = 57.937%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1981.3MB
Summary Report:
Instances move: 0 (out of 8683 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net length = 6.058e+05 (2.866e+05 3.192e+05) (ext = 0.000e+00)
Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1981.3MB
*** Finished refinePlace (0:07:16 mem=1981.3M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:07:17 mem=1981.3M) ***
Total net length = 6.059e+05 (2.866e+05 3.193e+05) (ext = 0.000e+00)
Density distribution unevenness ratio = 52.835%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1981.3MB
Summary Report:
Instances move: 0 (out of 10498 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net length = 6.059e+05 (2.866e+05 3.193e+05) (ext = 0.000e+00)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1981.3MB
*** Finished refinePlace (0:07:17 mem=1981.3M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

      Refining placement done.
      Set dirty flag on 2 insts, 4 nets
      Updating RC parasitics by calling: "extract_rc -noRouteCheck"... Extraction called for design 'miniMIPS_chip' of instances=16878 and nets=12126 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design miniMIPS_chip.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1981.285M)

      Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clock' in RC corner default_emulate_rc_corner.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clock'. Using estimated values, based on estimated route, as a fallback.
      Clock DAG stats PostConditioning final:
        cell counts    : b=51, i=0, cg=0, l=41, total=92
        cell areas     : b=1918.426um^2, i=0.000um^2, cg=0.000um^2, l=1125.230um^2, total=3043.656um^2
        wire lengths   : top=0.000um, trunk=5663.256um, leaf=41465.040um, total=47128.296um
        capacitance    : wire=6.720pF, gate=10.917pF, total=17.637pF
        net violations : overCap={1,2.751pF} average 2.751pF std.dev 0.000pF, underSlew={94,0.366ns} average 0.208ns std.dev 0.083ns
    PostConditioning done.
Net route status summary:
  Clock:        94 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=93)
  Non-clock: 11591 (unrouted=71, trialRouted=11520, noStatus=0, routed=0, fixed=0)
(Not counting 441 nets with <2 term connections)
    Clock DAG stats after post-conditioning:
      cell counts    : b=51, i=0, cg=0, l=41, total=92
      cell areas     : b=1918.426um^2, i=0.000um^2, cg=0.000um^2, l=1125.230um^2, total=3043.656um^2
      wire lengths   : top=0.000um, trunk=5663.256um, leaf=41465.040um, total=47128.296um
      capacitance    : wire=6.720pF, gate=10.917pF, total=17.637pF
      net violations : overCap={1,2.751pF} average 2.751pF std.dev 0.000pF, underSlew={94,0.366ns} average 0.208ns std.dev 0.083ns
    Clock tree state after post-conditioning:
      clock_tree clock: worst slew is leaf(0.354),trunk(0.140),top(nil), margined worst slew is leaf(0.354),trunk(0.140),top(nil)
      clock_tree clock<1>: worst slew is leaf(0.354),trunk(0.140),top(nil), margined worst slew is leaf(0.354),trunk(0.140),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.854, max=0.975, avg=0.937, sd=0.022], skew [0.120 vs 0.103*, 95.2% {0.891, 0.942, 0.975}] (wid=0.126 ws=0.086) (gid=0.890 gs=0.080)
    Clock network insertion delays are now [0.854ns, 0.975ns] average 0.937ns std.dev 0.022ns
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------
  Cell type      Count    Area
  --------------------------------
  Buffers         51      1918.426
  Inverters        0         0.000
  Clock Gates      0         0.000
  Clock Logic     41      1125.230
  All             92      3043.656
  --------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      5663.256
  Leaf      41465.040
  Total     47128.296
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------
  Type     Capacitance
  --------------------
  Wire        6.720
  Gate       10.917
  Total      17.637
  --------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  ------------------------------------------------------
  Type         Count    Max viol    Average    Std. Dev.
  ------------------------------------------------------
  overCap        1      2.751pF     2.751pF     0.000pF
  underSlew     94      0.366ns     0.208ns     0.083ns
  ------------------------------------------------------
  
  
  Clock tree summary at end of CTS:
  =================================
  
  ----------------------------------------------------------
  Clock Tree             Worst Trunk Slew    Worst Leaf Slew
  ----------------------------------------------------------
  clock_tree clock            0.140               0.354
  clock_tree clock<1>         0.140               0.354
  ----------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                                Skew Group                               Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  default_emulate_delay_corner:setup.late    clock/default_emulate_constraint_mode    0.854     0.975     0.120    0.103*           0.086           0.079           0.937        0.022     95.2% {0.891, 0.942, 0.975}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Min/max skew group path pins for unmet skew targets:
  ====================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                                Skew Group                               Min/Max    Delay    Pin
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  default_emulate_delay_corner:setup.late    clock/default_emulate_constraint_mode    Min        0.854    minimips_core_instance/U5_mem_MEM_adr_reg[26]/C
  default_emulate_delay_corner:setup.late    clock/default_emulate_constraint_mode    Max        0.975    minimips_core_instance/U7_banc_registres_reg[15][16]/C
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.854ns, 0.975ns] average 0.937ns std.dev 0.022ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
Synthesizing clock trees done.
Connecting clock gate test enables... 
Connecting clock gate test enables done.
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: miniMIPS_chip
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
End delay calculation. (MEM=2505.92 CPU=0:00:00.4 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 2505.9M) ***
	Current asserted source latency: 0
	Current asserted source latency: 0
	Executing: set_clock_latency -source -early -max -rise -0.93729 [get_pins 
clock]
	Executing: set_clock_latency -source -early -max -rise -0.93729 [get_pins 
clock]
	Current asserted source latency: 0
	Executing: set_clock_latency -source -late -max -rise -0.93729 [get_pins clock]
	Current asserted source latency: 0
	Executing: set_clock_latency -source -late -max -rise -0.93729 [get_pins clock]
	Current asserted source latency: 0
	Executing: set_clock_latency -source -early -max -fall -0.824194 [get_pins 
clock]
	Current asserted source latency: 0
	Executing: set_clock_latency -source -early -max -fall -0.824194 [get_pins 
clock]
	Current asserted source latency: 0
	Executing: set_clock_latency -source -late -max -fall -0.824194 [get_pins 
clock]
	Current asserted source latency: 0
	Executing: set_clock_latency -source -late -max -fall -0.824194 [get_pins 
clock]
Setting all clocks to propagated mode.
Resetting all latency settings from fanout cone of clock 'clock'
default_emulate_constraint_mode
Clock DAG stats after update timingGraph:
  cell counts    : b=51, i=0, cg=0, l=41, total=92
  cell areas     : b=1918.426um^2, i=0.000um^2, cg=0.000um^2, l=1125.230um^2, total=3043.656um^2
  wire lengths   : top=0.000um, trunk=5663.256um, leaf=41465.040um, total=47128.296um
  capacitance    : wire=6.720pF, gate=10.917pF, total=17.637pF
  net violations : overCap={1,2.751pF} average 2.751pF std.dev 0.000pF, underSlew={94,0.366ns} average 0.208ns std.dev 0.083ns
Clock tree state after update timingGraph:
  clock_tree clock: worst slew is leaf(0.354),trunk(0.140),top(nil), margined worst slew is leaf(0.354),trunk(0.140),top(nil)
  clock_tree clock<1>: worst slew is leaf(0.354),trunk(0.140),top(nil), margined worst slew is leaf(0.354),trunk(0.140),top(nil)
  skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.854, max=0.975, avg=0.937, sd=0.022], skew [0.120 vs 0.103*, 95.2% {0.891, 0.942, 0.975}] (wid=0.126 ws=0.086) (gid=0.890 gs=0.080)
Clock network insertion delays are now [0.854ns, 0.975ns] average 0.937ns std.dev 0.022ns
Logging CTS constraint violations... 
  Clock tree clock has 1 max_capacitance violation.
**WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree clock at (1187.000,35.000), in power domain auto-default. Achieved capacitance of 2.751pF.
Type 'man IMPCCOPT-1033' for more detail.
**WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.103ns for skew group clock/default_emulate_constraint_mode in half corner default_emulate_delay_corner:setup.late. Achieved skew of 0.120ns.
Type 'man IMPCCOPT-1023' for more detail.
Logging CTS constraint violations done.
Synthesizing clock trees with CCOpt done.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   cts
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 8 threads.
default_emulate_view
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1979.1M, totSessionCpu=0:07:24 **
*** opt_design -post_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -noEcoRoute
**INFO: setOptMode -powerEffort low -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1979.1M)
Compute RC Scale Done ...
#################################################################################
# Design Stage: PreRoute
# Design Name: miniMIPS_chip
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
End delay calculation. (MEM=2563.59 CPU=0:00:04.7 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:04.9  real=0:00:00.0  mem= 2563.6M) ***
*** Done Building Timing Graph (cpu=0:00:05.8 real=0:00:02.0 totSessionCpu=0:07:36 mem=2563.6M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.038  |
|           TNS (ns):| -0.094  |
|    Violating Paths:|    3    |
|          All Paths:|  1765   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      6 (6)       |
|   max_tran     |      0 (0)       |   0.000    |     13 (26)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 23.143%
------------------------------------------------------------
**opt_design ... cpu = 0:00:12, real = 0:00:07, mem = 2105.7M, totSessionCpu=0:07:36 **
** INFO : this run is activating low effort ccoptDesign flow
**ERROR: (IMPSE-212):	Syntax mapping: Un-mached '{' and '}' for command 'reportVtInstCount'.
**ERROR: (IMPSE-212):	Syntax mapping: Un-mached '{' and '}' for command 'reportVtInstCount'.
**ERROR: (IMPSE-212):	Syntax mapping: Un-mached '{' and '}' for command 'reportVtInstCount'.

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (default_emulate_view) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_db power_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = default_emulate_view
Number of VT partitions  = 3
Standard cells in design = 810
Instances in design      = 10568

Instance distribution across the VT partitions:

 LVT : inst = 5117 (48.4%), cells = 557 (69%)
   Lib D_CELLS_MOSST_typ_1_80V_25C : inst = 5117 (48.4%)

 SVT : inst = 5381 (50.9%), cells = 197 (24%)
   Lib D_CELLS_MOSST_typ_1_80V_25C : inst = 5381 (50.9%)

 HVT : inst = 0 (0.0%), cells = 29 (4%)
   Lib D_CELLS_MOSST_typ_1_80V_25C : inst = 0 (0.0%)

Reporting took 0 sec
**INFO : Setting latch borrow mode to budget during optimization
*** Starting optimizing excluded clock nets MEM= 2105.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2105.7M) ***
*** Starting optimizing excluded clock nets MEM= 2105.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2105.7M) ***
*** Timing NOT met, worst failing slack is -0.038
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 532, Num usable cells 754
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 532, Num usable cells 754
Begin: GigaOpt Optimization in TNS mode
Info: 34 top-level, potential tri-state nets excluded from IPO operation.
Info: 70 io nets excluded
Info: 93 nets with fixed/cover wires excluded.
Info: 94 clock nets excluded from IPO operation.
*info: 70 io nets excluded
Info: 34 top-level, potential tri-state nets excluded from IPO operation.
*info: 94 clock nets excluded
*info: 7 special nets excluded.
*info: 34 external nets with a tri-state driver excluded.
*info: 32 multi-driver nets excluded.
*info: 131 no-driver nets excluded.
*info: 93 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.038 TNS Slack -0.094 Density 23.14
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+----------------------------------------------------+
|  -0.038|   -0.038|  -0.094|   -0.094|    23.14%|   0:00:00.0| 2839.8M|default_emulate_view|  reg2reg| minimips_core_instance/U4_ex_EX_adresse_reg[31]/D  |
|   0.000|    0.025|   0.000|    0.000|    23.15%|   0:00:01.0| 3001.1M|default_emulate_view|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.4 real=0:00:01.0 mem=3001.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.4 real=0:00:01.0 mem=3001.1M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 23.15
*** Starting refinePlace (0:07:54 mem=3001.1M) ***
Total net length = 6.062e+05 (2.867e+05 3.195e+05) (ext = 0.000e+00)
Density distribution unevenness ratio = 53.316%
Density distribution unevenness ratio = 53.316%
Move report: Detail placement moves 16 insts, mean move: 8.43 um, max move: 13.54 um
	Max move on inst (minimips_core_instance/FE_RC_6_0): (812.07, 794.83) --> (815.85, 804.59)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3001.1MB
Summary Report:
Instances move: 16 (out of 10420 movable)
Mean displacement: 8.43 um
Max displacement: 13.54 um (Instance: minimips_core_instance/FE_RC_6_0) (812.07, 794.83) -> (815.85, 804.59)
	Length: 3 sites, height: 1 rows, site name: core, cell type: NA2X1
Total net length = 6.062e+05 (2.867e+05 3.195e+05) (ext = 0.000e+00)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3001.1MB
*** Finished refinePlace (0:07:54 mem=3001.1M) ***
*** maximum move = 13.54 um ***
*** Finished re-routing un-routed nets (3001.1M) ***

*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=3001.1M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 23.15

*** Finish post-CTS Setup Fixing (cpu=0:00:07.4 real=0:00:03.0 mem=3001.1M) ***

End: GigaOpt Optimization in TNS mode

------------------------------------------------------------
     Summary (cpu=0.24min real=0.17min mem=2143.1M)                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.025  |  0.025  |  1.005  |  4.807  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  1765   |  1723   |   41    |   103   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      6 (6)       |
|   max_tran     |      0 (0)       |   0.000    |     13 (26)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 23.153%
Routing Overflow: 0.03% H and 0.00% V
------------------------------------------------------------
**opt_design ... cpu = 0:00:31, real = 0:00:21, mem = 2141.1M, totSessionCpu=0:07:56 **
**INFO: Num dontuse cells 532, Num usable cells 754
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 532, Num usable cells 754

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=2139.1M)                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.025  |  0.025  |  1.005  |  4.807  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  1765   |  1723   |   41    |   103   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      6 (6)       |
|   max_tran     |      0 (0)       |   0.000    |     13 (26)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 23.153%
Routing Overflow: 0.03% H and 0.00% V
------------------------------------------------------------
**opt_design ... cpu = 0:00:32, real = 0:00:22, mem = 2139.1M, totSessionCpu=0:07:57 **
**INFO: Num dontuse cells 532, Num usable cells 754
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 532, Num usable cells 754

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=2139.1M)                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.025  |  0.025  |  1.005  |  4.807  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  1765   |  1723   |   41    |   103   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      6 (6)       |
|   max_tran     |      0 (0)       |   0.000    |     13 (26)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 23.153%
Routing Overflow: 0.03% H and 0.00% V
------------------------------------------------------------
**opt_design ... cpu = 0:00:33, real = 0:00:22, mem = 2139.1M, totSessionCpu=0:07:58 **
Info: 34 top-level, potential tri-state nets excluded from IPO operation.
Info: 70 io nets excluded
Info: 93 nets with fixed/cover wires excluded.
Info: 94 clock nets excluded from IPO operation.
[NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[NR-eagl] buildTerm2TermWires    : 1
[NR-eagl] doTrackAssignment      : 1
[NR-eagl] numThreads             : 1
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numViaLayers=5
[NR-eagl] numRoutingBlks=0 numInstBlks=8596 numPGBlocks=9109 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 93  numPreroutedWires = 3576
[NR-eagl] Read numTotalNets=11696  numIgnoredNets=93
[NR-eagl] EstWL : 137783

[NR-eagl] Usage: 137783 = (68603 H, 69180 V) = (8.05% H, 8.12% V) = (3.348e+05um H, 3.376e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 137798 = (68608 H, 69190 V) = (8.05% H, 8.12% V) = (3.348e+05um H, 3.376e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.04% H + 0.00% V

[NR-eagl] Usage: 137798 = (68608 H, 69190 V) = (8.05% H, 8.12% V) = (3.348e+05um H, 3.376e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 137804 = (68613 H, 69191 V) = (8.05% H, 8.12% V) = (3.348e+05um H, 3.377e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 137804 = (68613 H, 69191 V) = (8.05% H, 8.12% V) = (3.348e+05um H, 3.377e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.05% H + 0.00% V

[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.03% H + 0.00% V

[NR-eagl] Layer1(MET1)(F) length: 6.296000e+01um, number of vias: 41283
[NR-eagl] Layer2(MET2)(V) length: 2.203017e+05um, number of vias: 54973
[NR-eagl] Layer3(MET3)(H) length: 2.550341e+05um, number of vias: 9406
[NR-eagl] Layer4(MET4)(V) length: 1.415357e+05um, number of vias: 3877
[NR-eagl] Layer5(MET5)(H) length: 1.043843e+05um, number of vias: 413
[NR-eagl] Layer6(METTP)(V) length: 1.391959e+04um, number of vias: 0
[NR-eagl] Total length: 7.352384e+05um, number of vias: 109952
[NR-eagl] End Peak syMemory usage = 2058.2 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.00 seconds
Extraction called for design 'miniMIPS_chip' of instances=16892 and nets=12139 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design miniMIPS_chip.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2058.160M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Adjusting target slack by 0.1 ns for power optimization
default_emulate_view
#################################################################################
# Design Stage: PreRoute
# Design Name: miniMIPS_chip
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
End delay calculation. (MEM=2590.34 CPU=0:00:04.6 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:06.0  real=0:00:01.0  mem= 2590.3M) ***

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.019  |  0.019  |  1.005  |  4.805  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  1765   |  1723   |   41    |   103   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      6 (6)       |
|   max_tran     |      0 (0)       |   0.000    |     13 (26)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 23.153%
------------------------------------------------------------
Info: 34 top-level, potential tri-state nets excluded from IPO operation.
Info: 70 io nets excluded
Info: 93 nets with fixed/cover wires excluded.
Info: 94 clock nets excluded from IPO operation.

default_emulate_view
Begin Power Analysis

    0.00V	    gnd!
default_emulate_view
    0.00V	    gnd
    0.00V	    GND
    0.00V	    VSS
    0.00V	    vdd!
    0.00V	    vdd
    1.80V	    VDD


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1542.25MB/1542.25MB)

Begin Processing Timing Window Data for Power Calculation

CK: assigning clock clock to net clock
Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1542.37MB/1542.37MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1542.37MB/1542.37MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-31 14:24:54 (2023-Mar-31 17:24:54 GMT)

Starting Levelizing
2023-Mar-31 14:24:54 (2023-Mar-31 17:24:54 GMT)
2023-Mar-31 14:24:54 (2023-Mar-31 17:24:54 GMT): 10%
2023-Mar-31 14:24:54 (2023-Mar-31 17:24:54 GMT): 10%
2023-Mar-31 14:24:54 (2023-Mar-31 17:24:54 GMT): 20%
2023-Mar-31 14:24:54 (2023-Mar-31 17:24:54 GMT): 20%
2023-Mar-31 14:24:54 (2023-Mar-31 17:24:54 GMT): 30%
2023-Mar-31 14:24:54 (2023-Mar-31 17:24:54 GMT): 30%
2023-Mar-31 14:24:54 (2023-Mar-31 17:24:54 GMT): 40%
2023-Mar-31 14:24:54 (2023-Mar-31 17:24:54 GMT): 40%
2023-Mar-31 14:24:54 (2023-Mar-31 17:24:54 GMT): 50%
2023-Mar-31 14:24:54 (2023-Mar-31 17:24:54 GMT): 50%
2023-Mar-31 14:24:54 (2023-Mar-31 17:24:54 GMT): 60%
2023-Mar-31 14:24:54 (2023-Mar-31 17:24:54 GMT): 60%
2023-Mar-31 14:24:55 (2023-Mar-31 17:24:55 GMT): 70%
2023-Mar-31 14:24:55 (2023-Mar-31 17:24:55 GMT): 70%
2023-Mar-31 14:24:55 (2023-Mar-31 17:24:55 GMT): 80%
2023-Mar-31 14:24:55 (2023-Mar-31 17:24:55 GMT): 80%
2023-Mar-31 14:24:55 (2023-Mar-31 17:24:55 GMT): 90%
2023-Mar-31 14:24:55 (2023-Mar-31 17:24:55 GMT): 90%

Finished Levelizing
2023-Mar-31 14:24:55 (2023-Mar-31 17:24:55 GMT)

Finished Levelizing
2023-Mar-31 14:24:55 (2023-Mar-31 17:24:55 GMT)

Starting Activity Propagation
2023-Mar-31 14:24:55 (2023-Mar-31 17:24:55 GMT)

Starting Activity Propagation
2023-Mar-31 14:24:55 (2023-Mar-31 17:24:55 GMT)
2023-Mar-31 14:24:55 (2023-Mar-31 17:24:55 GMT): 10%
2023-Mar-31 14:24:55 (2023-Mar-31 17:24:55 GMT): 10%
2023-Mar-31 14:24:55 (2023-Mar-31 17:24:55 GMT): 20%
2023-Mar-31 14:24:55 (2023-Mar-31 17:24:55 GMT): 20%

Finished Activity Propagation
2023-Mar-31 14:24:55 (2023-Mar-31 17:24:55 GMT)

Finished Activity Propagation
2023-Mar-31 14:24:55 (2023-Mar-31 17:24:55 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1542.55MB/1542.55MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 4
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
CORNERP                                   internal power, 
GNDORPADP                                 internal power, 
VDDORPADP                                 internal power, 
VDDPADP                                   internal power, 



Starting Calculating power
2023-Mar-31 14:24:55 (2023-Mar-31 17:24:55 GMT)

Starting Calculating power
2023-Mar-31 14:24:55 (2023-Mar-31 17:24:55 GMT)
RAIL_VDDO           ICP                               IOPADS_INST/PAD_clock_I
RAIL_VDDO           BD8P                              IOPADS_INST/PAD_ram_req_O
RAIL_VDDR           VDDPADP                           IOPADS_INST/PAD_vdd_core_N
RAIL_VDDR           GNDORPADP                         IOPADS_INST/PAD_vss_core_N
2023-Mar-31 14:24:56 (2023-Mar-31 17:24:56 GMT): 10%
2023-Mar-31 14:24:56 (2023-Mar-31 17:24:56 GMT): 10%
2023-Mar-31 14:24:56 (2023-Mar-31 17:24:56 GMT): 20%
2023-Mar-31 14:24:56 (2023-Mar-31 17:24:56 GMT): 20%
2023-Mar-31 14:24:56 (2023-Mar-31 17:24:56 GMT): 30%
2023-Mar-31 14:24:56 (2023-Mar-31 17:24:56 GMT): 30%
2023-Mar-31 14:24:56 (2023-Mar-31 17:24:56 GMT): 40%
2023-Mar-31 14:24:56 (2023-Mar-31 17:24:56 GMT): 40%
2023-Mar-31 14:24:56 (2023-Mar-31 17:24:56 GMT): 50%
2023-Mar-31 14:24:56 (2023-Mar-31 17:24:56 GMT): 50%
2023-Mar-31 14:24:56 (2023-Mar-31 17:24:56 GMT): 60%
2023-Mar-31 14:24:56 (2023-Mar-31 17:24:56 GMT): 60%
2023-Mar-31 14:24:56 (2023-Mar-31 17:24:56 GMT): 70%
2023-Mar-31 14:24:56 (2023-Mar-31 17:24:56 GMT): 70%
2023-Mar-31 14:24:56 (2023-Mar-31 17:24:56 GMT): 80%
2023-Mar-31 14:24:56 (2023-Mar-31 17:24:56 GMT): 80%
2023-Mar-31 14:24:56 (2023-Mar-31 17:24:56 GMT): 90%
2023-Mar-31 14:24:56 (2023-Mar-31 17:24:56 GMT): 90%

Finished Calculating power
2023-Mar-31 14:24:56 (2023-Mar-31 17:24:56 GMT)

Finished Calculating power
2023-Mar-31 14:24:56 (2023-Mar-31 17:24:56 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1556.55MB/1556.55MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1556.55MB/1556.55MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:01, mem(process/total)=1556.55MB/1556.55MB)

Begin Static Power Report Generation
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2023-Mar-31 14:24:56 (2023-Mar-31 17:24:56 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: miniMIPS_chip
*
*	Liberty Libraries used:
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        1.8
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------
*----------------------------------------------------------------------------------------
*	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2023-Mar-31 14:24:56 (2023-Mar-31 17:24:56 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: miniMIPS_chip
*
*	Liberty Libraries used:
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        1.8
*
*       Power View : default_emulate_view
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------


Total Leakage Power:         0.00062083
-----------------------------------------------------------------------------------------
Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00062083
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                     0.0002544       40.05
Macro                          8.504e-07      0.1339
IO                             3.658e-06      0.5759
Combinational                  0.0003475        54.7
Clock (Combinational)          1.444e-05       2.273


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                     0.0002544       40.05
Macro                          8.504e-07      0.1339
IO                             3.658e-06      0.5759
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                          0.0006208         100
-----------------------------------------------------------------------------------------
Combinational                  0.0003475        54.7
Clock (Combinational)          1.444e-05       2.273
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                          0.0006208         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       1.8  0.0006163       99.28


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       1.8  0.0006163       99.28
Default                   1.8   4.49e-06      0.7232
Default                   1.8   4.49e-06      0.7232


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clock                          1.453e-05        2.34
-----------------------------------------------------------------------------------------
Total                          1.453e-05        2.34
-----------------------------------------------------------------------------------------


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clock                          1.453e-05        2.34
-----------------------------------------------------------------------------------------
Total                          1.453e-05        2.34
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_2 (BUX20): 	 6.309e-07
* 		Highest Leakage Power: minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_2 (BUX20): 	 6.309e-07
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_2 (BUX20): 	 6.309e-07
* 		Highest Leakage Power: minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_2 (BUX20): 	 6.309e-07
* 		Total Cap: 	2.5121e-10 F
* 		Total instances in design: 16892
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:  6300
* 		Total Cap: 	2.5121e-10 F
* 		Total instances in design: 16892
* 		Total instances in design with no power:     0
-----------------------------------------------------------------------------------------
 
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:  6300
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.000620826 mW
Cell usage statistics:  
Library IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C , 80 cells ( 0.473597%) , 4.48992e-06 mW ( 0.723218% ) 
Total leakage power = 0.000620826 mW
Cell usage statistics:  
Library IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C , 80 cells ( 0.473597%) , 4.48992e-06 mW ( 0.723218% ) 
Library D_CELLS_MOSST_typ_1_80V_25C , 16812 cells ( 99.526403%) , 0.000616336 mW ( 99.276782% ) 
Library D_CELLS_MOSST_typ_1_80V_25C , 16812 cells ( 99.526403%) , 0.000616336 mW ( 99.276782% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1556.68MB/1556.68MB)

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1556.68MB/1556.68MB)

     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                          0.000             0.019  report_power
Begin: Leakage Power Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 23.15
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    23.15%|        -|   0.000|   0.000|   0:00:00.0| 2862.7M|
|    23.15%|        0|   0.000|   0.000|   0:00:20.0| 2862.7M|
|    23.15%|        0|   0.000|   0.000|   0:00:00.0| 2862.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 23.15
** Finished Core Leakage Power Optimization (cpu = 0:00:24.1) (real = 0:00:24.0) **
*** Finished Leakage Power Optimization (cpu=0:00:24, real=0:00:24, mem=2154.80M, totSessionCpu=0:08:37).
Begin: GigaOpt postEco DRV Optimization
Info: 34 top-level, potential tri-state nets excluded from IPO operation.
Info: 70 io nets excluded
Info: 93 nets with fixed/cover wires excluded.
Info: 94 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    24   |    48   |     9   |      9  |     0   |     0   |     0   |     0   | 0.02 |          0|          0|          0|  23.15  |            |           |
|    24   |    48   |     9   |      9  |     0   |     0   |     0   |     0   | 0.02 |          0|          0|          0|  23.15  |   0:00:00.0|    2877.9M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=2877.9M) ***

End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.624%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
**INFO : Latch borrow mode reset to max_borrow
Multi-CPU acceleration using 8 CPU(s).

Begin Power Analysis

    0.00V	    gnd!
    0.00V	    gnd
    0.00V	    GND
    0.00V	    VSS
    0.00V	    vdd!
    0.00V	    vdd
    1.80V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1434.07MB/1434.07MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1434.29MB/1434.29MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1434.34MB/1434.34MB)

Begin Processing Signal Activity


Starting Activity Propagation
2023-Mar-31 14:25:23 (2023-Mar-31 17:25:23 GMT)
2023-Mar-31 14:25:23 (2023-Mar-31 17:25:23 GMT): 10%
2023-Mar-31 14:25:23 (2023-Mar-31 17:25:23 GMT): 20%

Finished Activity Propagation
2023-Mar-31 14:25:24 (2023-Mar-31 17:25:24 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1434.75MB/1434.75MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 4
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
CORNERP                                   internal power, 
GNDORPADP                                 internal power, 
VDDORPADP                                 internal power, 
VDDPADP                                   internal power, 



Starting Calculating power
2023-Mar-31 14:25:24 (2023-Mar-31 17:25:24 GMT)
2023-Mar-31 14:25:24 (2023-Mar-31 17:25:24 GMT): 10%
2023-Mar-31 14:25:24 (2023-Mar-31 17:25:24 GMT): 20%
2023-Mar-31 14:25:24 (2023-Mar-31 17:25:24 GMT): 30%
2023-Mar-31 14:25:24 (2023-Mar-31 17:25:24 GMT): 40%
2023-Mar-31 14:25:24 (2023-Mar-31 17:25:24 GMT): 50%
2023-Mar-31 14:25:24 (2023-Mar-31 17:25:24 GMT): 60%
2023-Mar-31 14:25:24 (2023-Mar-31 17:25:24 GMT): 70%
2023-Mar-31 14:25:24 (2023-Mar-31 17:25:24 GMT): 80%
2023-Mar-31 14:25:24 (2023-Mar-31 17:25:24 GMT): 90%

Finished Calculating power
2023-Mar-31 14:25:24 (2023-Mar-31 17:25:24 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1447.04MB/1447.04MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1447.04MB/1447.04MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=1447.07MB/1447.07MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2023-Mar-31 14:25:24 (2023-Mar-31 17:25:24 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: miniMIPS_chip
*
*	Liberty Libraries used:
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        1.8
*
*       Power View : default_emulate_view
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00062083
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                     0.0002544       40.05
Macro                          8.504e-07      0.1339
IO                             3.658e-06      0.5759
Combinational                  0.0003475        54.7
Clock (Combinational)          1.444e-05       2.273
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                          0.0006208         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       1.8  0.0006163       99.28
Default                   1.8   4.49e-06      0.7232


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clock                          1.453e-05        2.34
-----------------------------------------------------------------------------------------
Total                          1.453e-05        2.34
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_2 (BUX20): 	 6.309e-07
* 		Highest Leakage Power: minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_2 (BUX20): 	 6.309e-07
* 		Total Cap: 	2.5121e-10 F
* 		Total instances in design: 16892
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:  6300
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.000620826 mW
Cell usage statistics:  
Library IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C , 80 cells ( 0.473597%) , 4.48992e-06 mW ( 0.723218% ) 
Library D_CELLS_MOSST_typ_1_80V_25C , 16812 cells ( 99.526403%) , 0.000616336 mW ( 99.276782% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1447.51MB/1447.51MB)

     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   report_power
doiPBLastSyncSlave
default_emulate_view

Starting Activity Propagation
2023-Mar-31 14:25:23 (2023-Mar-31 17:25:23 GMT)
2023-Mar-31 14:25:23 (2023-Mar-31 17:25:23 GMT): 10%
2023-Mar-31 14:25:23 (2023-Mar-31 17:25:23 GMT): 20%

Finished Activity Propagation
2023-Mar-31 14:25:24 (2023-Mar-31 17:25:24 GMT)

Starting Calculating power
2023-Mar-31 14:25:24 (2023-Mar-31 17:25:24 GMT)
2023-Mar-31 14:25:24 (2023-Mar-31 17:25:24 GMT): 10%
2023-Mar-31 14:25:24 (2023-Mar-31 17:25:24 GMT): 20%
2023-Mar-31 14:25:24 (2023-Mar-31 17:25:24 GMT): 30%
2023-Mar-31 14:25:24 (2023-Mar-31 17:25:24 GMT): 40%
2023-Mar-31 14:25:24 (2023-Mar-31 17:25:24 GMT): 50%
2023-Mar-31 14:25:24 (2023-Mar-31 17:25:24 GMT): 60%
2023-Mar-31 14:25:24 (2023-Mar-31 17:25:24 GMT): 70%
2023-Mar-31 14:25:24 (2023-Mar-31 17:25:24 GMT): 80%
2023-Mar-31 14:25:24 (2023-Mar-31 17:25:24 GMT): 90%

Finished Calculating power
2023-Mar-31 14:25:24 (2023-Mar-31 17:25:24 GMT)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2023-Mar-31 14:25:24 (2023-Mar-31 17:25:24 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: miniMIPS_chip
*
*	Liberty Libraries used:
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        1.8
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00062083
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                     0.0002544       40.05
Macro                          8.504e-07      0.1339
IO                             3.658e-06      0.5759
Combinational                  0.0003475        54.7
Clock (Combinational)          1.444e-05       2.273
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                          0.0006208         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       1.8  0.0006163       99.28
Default                   1.8   4.49e-06      0.7232


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clock                          1.453e-05        2.34
-----------------------------------------------------------------------------------------
Total                          1.453e-05        2.34
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_2 (BUX20): 	 6.309e-07
* 		Highest Leakage Power: minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_2 (BUX20): 	 6.309e-07
* 		Total Cap: 	2.5121e-10 F
* 		Total instances in design: 16892
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:  6300
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.000620826 mW
Cell usage statistics:  
Library IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C , 80 cells ( 0.473597%) , 4.48992e-06 mW ( 0.723218% ) 
Library D_CELLS_MOSST_typ_1_80V_25C , 16812 cells ( 99.526403%) , 0.000616336 mW ( 99.276782% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1447.51MB/1447.51MB)


<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:01:18, real = 0:01:01, mem = 2154.8M, totSessionCpu=0:08:43 **

------------------------------------------------------------
     opt_design Final Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  2.009  |  3.428  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  1765   |  1723   |   41    |   103   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      6 (6)       |
|   max_tran     |      0 (0)       |   0.000    |     13 (26)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 23.153%
Routing Overflow: 0.03% H and 0.00% V
------------------------------------------------------------
**opt_design ... cpu = 0:01:20, real = 0:01:02, mem = 2152.8M, totSessionCpu=0:08:45 **
*** Finished opt_design ***
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                          0.000             0.000  final
WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
default_emulate_view
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   opt_design_postcts
Set place::cacheFPlanSiteMark to 0
(ccopt_design): dumping clock statistics to metric
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clock' in RC corner default_emulate_rc_corner.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clock'. Using estimated values, based on estimated route, as a fallback.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   report_ccopt_clock_trees
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   report_ccopt_skew_groups
WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
default_emulate_view
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         91.31            127             0.000             0.000  ccopt_design

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSE-212            3  Syntax mapping: Un-mached '{' and '}' fo...
WARNING   IMPEXT-3530          6  The process node is not set. Use the com...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
WARNING   IMPCCOPT-1041        4  The cts_source_output_max_transition_tim...
WARNING   IMPCCOPT-1304        1  Net %s unexpectedly has no routing prese...
WARNING   IMPCCOPT-2171        7  Unable to get/extract RC parasitics for ...
WARNING   IMPCCOPT-2169        7  Cannot extract parasitics for %s net '%s...
WARNING   IMPCCOPT-1182        6  The cts_clock_gating_cells property has ...
WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
*** Message Summary: 35 warning(s), 3 error(s)

**ccopt_design ... cpu = 0:02:46, real = 0:02:06, mem = 2098.1M, totSessionCpu=0:08:46 **
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2098.1M)
Extraction called for design 'miniMIPS_chip' of instances=16892 and nets=12139 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design miniMIPS_chip.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2098.137M)
#################################################################################
# Design Stage: PreRoute
# Design Name: miniMIPS_chip
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
End delay calculation. (MEM=2497.98 CPU=0:00:04.6 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:05.0  real=0:00:01.0  mem= 2498.0M) ***
*** Done Building Timing Graph (cpu=0:00:05.8 real=0:00:02.0 totSessionCpu=0:08:54 mem=2498.0M)

------------------------------------------------------------
         time_design Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  2.009  |  3.428  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  1765   |  1723   |   41    |   103   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      6 (6)       |
|   max_tran     |      0 (0)       |   0.000    |     13 (26)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 23.153%
Routing Overflow: 0.03% H and 0.00% V
------------------------------------------------------------
WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
default_emulate_view
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          9.07              4             0.000             0.000  time_design
Reported timing to dir ./timingReports
Total CPU time: 9.05 sec
Total Real time: 4.0 sec
Total Memory Usage: 2037.851562 Mbytes
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 8 threads.
default_emulate_view
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2043.9M, totSessionCpu=0:08:59 **
*** opt_design -post_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -noEcoRoute
**INFO: setOptMode -powerEffort low -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2043.9M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.000  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  1765   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      6 (6)       |
|   max_tran     |      0 (0)       |   0.000    |     13 (26)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 23.153%
Routing Overflow: 0.03% H and 0.00% V
------------------------------------------------------------
**opt_design ... cpu = 0:00:02, real = 0:00:02, mem = 2037.9M, totSessionCpu=0:09:01 **
** INFO : this run is activating low effort ccoptDesign flow

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (default_emulate_view) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_db power_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = default_emulate_view
Number of VT partitions  = 3
Standard cells in design = 810
Instances in design      = 10582

Instance distribution across the VT partitions:

 LVT : inst = 5123 (48.4%), cells = 557 (69%)
   Lib D_CELLS_MOSST_typ_1_80V_25C : inst = 5123 (48.4%)

 SVT : inst = 5389 (50.9%), cells = 197 (24%)
   Lib D_CELLS_MOSST_typ_1_80V_25C : inst = 5389 (50.9%)

 HVT : inst = 0 (0.0%), cells = 29 (4%)
   Lib D_CELLS_MOSST_typ_1_80V_25C : inst = 0 (0.0%)

Reporting took 0 sec
**INFO : Setting latch borrow mode to budget during optimization
*** Starting optimizing excluded clock nets MEM= 2037.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2037.9M) ***
*** Starting optimizing excluded clock nets MEM= 2037.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2037.9M) ***
*** Timing NOT met, worst failing slack is 0.019
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 532, Num usable cells 754
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 532, Num usable cells 754

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=2037.9M)                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.019  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  1765   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      6 (6)       |
|   max_tran     |      0 (0)       |   0.000    |     13 (26)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 23.153%
Routing Overflow: 0.03% H and 0.00% V
------------------------------------------------------------
**opt_design ... cpu = 0:00:06, real = 0:00:05, mem = 2037.9M, totSessionCpu=0:09:05 **
**INFO: Num dontuse cells 532, Num usable cells 754
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 532, Num usable cells 754

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=2037.9M)                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.019  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  1765   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      6 (6)       |
|   max_tran     |      0 (0)       |   0.000    |     13 (26)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 23.153%
Routing Overflow: 0.03% H and 0.00% V
------------------------------------------------------------
**opt_design ... cpu = 0:00:07, real = 0:00:05, mem = 2037.9M, totSessionCpu=0:09:06 **
**INFO: Num dontuse cells 532, Num usable cells 754
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 532, Num usable cells 754

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=2037.9M)                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.019  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  1765   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      6 (6)       |
|   max_tran     |      0 (0)       |   0.000    |     13 (26)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 23.153%
Routing Overflow: 0.03% H and 0.00% V
------------------------------------------------------------
**opt_design ... cpu = 0:00:08, real = 0:00:06, mem = 2037.9M, totSessionCpu=0:09:07 **
Info: 34 top-level, potential tri-state nets excluded from IPO operation.
Info: 70 io nets excluded
Info: 93 nets with fixed/cover wires excluded.
Info: 94 clock nets excluded from IPO operation.
[NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 2043.9 MB
[NR-eagl] buildTerm2TermWires    : 1
[NR-eagl] doTrackAssignment      : 1
[NR-eagl] numThreads             : 1
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numViaLayers=5
[NR-eagl] numRoutingBlks=0 numInstBlks=8596 numPGBlocks=9109 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 93  numPreroutedWires = 3576
[NR-eagl] Read numTotalNets=11696  numIgnoredNets=93
[NR-eagl] EstWL : 137783

[NR-eagl] Usage: 137783 = (68603 H, 69180 V) = (8.05% H, 8.12% V) = (3.348e+05um H, 3.376e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 137798 = (68608 H, 69190 V) = (8.05% H, 8.12% V) = (3.348e+05um H, 3.376e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.04% H + 0.00% V

[NR-eagl] Usage: 137798 = (68608 H, 69190 V) = (8.05% H, 8.12% V) = (3.348e+05um H, 3.376e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 137804 = (68613 H, 69191 V) = (8.05% H, 8.12% V) = (3.348e+05um H, 3.377e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 137804 = (68613 H, 69191 V) = (8.05% H, 8.12% V) = (3.348e+05um H, 3.377e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.05% H + 0.00% V

[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.03% H + 0.00% V

[NR-eagl] Layer1(MET1)(F) length: 6.296000e+01um, number of vias: 41283
[NR-eagl] Layer2(MET2)(V) length: 2.203017e+05um, number of vias: 54973
[NR-eagl] Layer3(MET3)(H) length: 2.550341e+05um, number of vias: 9406
[NR-eagl] Layer4(MET4)(V) length: 1.415357e+05um, number of vias: 3877
[NR-eagl] Layer5(MET5)(H) length: 1.043843e+05um, number of vias: 413
[NR-eagl] Layer6(METTP)(V) length: 1.391959e+04um, number of vias: 0
[NR-eagl] Total length: 7.352384e+05um, number of vias: 109952
[NR-eagl] End Peak syMemory usage = 2030.4 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.05 seconds
Extraction called for design 'miniMIPS_chip' of instances=16892 and nets=12139 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design miniMIPS_chip.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2030.434M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Adjusting target slack by 0.1 ns for power optimization
default_emulate_view
#################################################################################
# Design Stage: PreRoute
# Design Name: miniMIPS_chip
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
End delay calculation. (MEM=2610.27 CPU=0:00:04.5 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:05.7  real=0:00:01.0  mem= 2610.3M) ***

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.019  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  1765   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      6 (6)       |
|   max_tran     |      0 (0)       |   0.000    |     13 (26)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 23.153%
------------------------------------------------------------
Info: 34 top-level, potential tri-state nets excluded from IPO operation.
Info: 70 io nets excluded
Info: 93 nets with fixed/cover wires excluded.
Info: 94 clock nets excluded from IPO operation.

default_emulate_view
Begin Power Analysis

    0.00V	    gnd!
default_emulate_view
    0.00V	    gnd
    0.00V	    GND
    0.00V	    VSS
    0.00V	    vdd!
    0.00V	    vdd
    1.80V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1577.95MB/1577.95MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1577.99MB/1577.99MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1577.99MB/1577.99MB)

Begin Processing Signal Activity


Starting Activity Propagation
2023-Mar-31 14:25:53 (2023-Mar-31 17:25:53 GMT)

Starting Activity Propagation
2023-Mar-31 14:25:53 (2023-Mar-31 17:25:53 GMT)
2023-Mar-31 14:25:53 (2023-Mar-31 17:25:53 GMT): 10%
2023-Mar-31 14:25:53 (2023-Mar-31 17:25:53 GMT): 10%
2023-Mar-31 14:25:53 (2023-Mar-31 17:25:53 GMT): 20%
2023-Mar-31 14:25:53 (2023-Mar-31 17:25:53 GMT): 20%

Finished Activity Propagation
2023-Mar-31 14:25:53 (2023-Mar-31 17:25:53 GMT)

Finished Activity Propagation
2023-Mar-31 14:25:53 (2023-Mar-31 17:25:53 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1578.13MB/1578.13MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 4
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
CORNERP                                   internal power, 
GNDORPADP                                 internal power, 
VDDORPADP                                 internal power, 
VDDPADP                                   internal power, 



Starting Calculating power
2023-Mar-31 14:25:53 (2023-Mar-31 17:25:53 GMT)

Starting Calculating power
2023-Mar-31 14:25:53 (2023-Mar-31 17:25:53 GMT)
2023-Mar-31 14:25:54 (2023-Mar-31 17:25:54 GMT): 10%
2023-Mar-31 14:25:54 (2023-Mar-31 17:25:54 GMT): 10%
2023-Mar-31 14:25:54 (2023-Mar-31 17:25:54 GMT): 20%
2023-Mar-31 14:25:54 (2023-Mar-31 17:25:54 GMT): 20%
2023-Mar-31 14:25:54 (2023-Mar-31 17:25:54 GMT): 30%
2023-Mar-31 14:25:54 (2023-Mar-31 17:25:54 GMT): 30%
2023-Mar-31 14:25:54 (2023-Mar-31 17:25:54 GMT): 40%
2023-Mar-31 14:25:54 (2023-Mar-31 17:25:54 GMT): 40%
2023-Mar-31 14:25:54 (2023-Mar-31 17:25:54 GMT): 50%
2023-Mar-31 14:25:54 (2023-Mar-31 17:25:54 GMT): 50%
2023-Mar-31 14:25:54 (2023-Mar-31 17:25:54 GMT): 60%
2023-Mar-31 14:25:54 (2023-Mar-31 17:25:54 GMT): 60%
2023-Mar-31 14:25:54 (2023-Mar-31 17:25:54 GMT): 70%
2023-Mar-31 14:25:54 (2023-Mar-31 17:25:54 GMT): 70%
2023-Mar-31 14:25:54 (2023-Mar-31 17:25:54 GMT): 80%
2023-Mar-31 14:25:54 (2023-Mar-31 17:25:54 GMT): 80%
2023-Mar-31 14:25:54 (2023-Mar-31 17:25:54 GMT): 90%
2023-Mar-31 14:25:54 (2023-Mar-31 17:25:54 GMT): 90%

Finished Calculating power
2023-Mar-31 14:25:54 (2023-Mar-31 17:25:54 GMT)

Finished Calculating power
2023-Mar-31 14:25:54 (2023-Mar-31 17:25:54 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1593.19MB/1593.19MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1593.19MB/1593.19MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=1593.19MB/1593.19MB)

Begin Static Power Report Generation
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2023-Mar-31 14:25:54 (2023-Mar-31 17:25:54 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: miniMIPS_chip
*
*	Liberty Libraries used:
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        1.8
*
*----------------------------------------------------------------------------------------
*	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2023-Mar-31 14:25:54 (2023-Mar-31 17:25:54 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------
*	Design: miniMIPS_chip
*
*	Liberty Libraries used:
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        1.8
*
*       Power View : default_emulate_view
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00062083
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00062083
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                     0.0002544       40.05
Macro                          8.504e-07      0.1339
Sequential                     0.0002544       40.05
Macro                          8.504e-07      0.1339
IO                             3.658e-06      0.5759
Combinational                  0.0003475        54.7
IO                             3.658e-06      0.5759
Clock (Combinational)          1.444e-05       2.273
Combinational                  0.0003475        54.7
Clock (Combinational)          1.444e-05       2.273
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                          0.0006208         100
-----------------------------------------------------------------------------------------
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                          0.0006208         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       1.8  0.0006163       99.28


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       1.8  0.0006163       99.28
Default                   1.8   4.49e-06      0.7232
Default                   1.8   4.49e-06      0.7232


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clock                          1.453e-05        2.34


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clock                          1.453e-05        2.34
-----------------------------------------------------------------------------------------
Total                          1.453e-05        2.34
-----------------------------------------------------------------------------------------
-----------------------------------------------------------------------------------------
Total                          1.453e-05        2.34
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_2 (BUX20): 	 6.309e-07
* 		Highest Leakage Power: minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_2 (BUX20): 	 6.309e-07
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_2 (BUX20): 	 6.309e-07
* 		Highest Leakage Power: minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_2 (BUX20): 	 6.309e-07
* 		Total Cap: 	2.5121e-10 F
* 		Total instances in design: 16892
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:  6300
-----------------------------------------------------------------------------------------
 
* 		Total Cap: 	2.5121e-10 F
* 		Total instances in design: 16892
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:  6300
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.000620826 mW
Cell usage statistics:  
Library IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C , 80 cells ( 0.473597%) , 4.48992e-06 mW ( 0.723218% ) 
Total leakage power = 0.000620826 mW
Cell usage statistics:  
Library D_CELLS_MOSST_typ_1_80V_25C , 16812 cells ( 99.526403%) , 0.000616336 mW ( 99.276782% ) 
Library IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C , 80 cells ( 0.473597%) , 4.48992e-06 mW ( 0.723218% ) 
Library D_CELLS_MOSST_typ_1_80V_25C , 16812 cells ( 99.526403%) , 0.000616336 mW ( 99.276782% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1593.43MB/1593.43MB)

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1593.43MB/1593.43MB)

     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                          0.000             0.019  report_power
Begin: Leakage Power Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 23.15
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    23.15%|        -|   0.000|   0.000|   0:00:00.0| 2890.6M|
|    23.15%|        0|   0.000|   0.000|   0:00:20.0| 2890.6M|
|    23.15%|        0|   0.000|   0.000|   0:00:00.0| 2890.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 23.15
** Finished Core Leakage Power Optimization (cpu = 0:00:24.2) (real = 0:00:24.0) **
*** Finished Leakage Power Optimization (cpu=0:00:24, real=0:00:24, mem=2175.50M, totSessionCpu=0:09:49).
Begin: GigaOpt postEco DRV Optimization
Info: 34 top-level, potential tri-state nets excluded from IPO operation.
Info: 70 io nets excluded
Info: 93 nets with fixed/cover wires excluded.
Info: 94 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    24   |    48   |     9   |      9  |     0   |     0   |     0   |     0   | 0.02 |          0|          0|          0|  23.15  |            |           |
|    24   |    48   |     9   |      9  |     0   |     0   |     0   |     0   | 0.02 |          0|          0|          0|  23.15  |   0:00:00.0|    2898.6M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=2898.6M) ***

End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.624%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
**INFO : Latch borrow mode reset to max_borrow
Multi-CPU acceleration using 8 CPU(s).

Begin Power Analysis

    0.00V	    gnd!
    0.00V	    gnd
    0.00V	    GND
    0.00V	    VSS
    0.00V	    vdd!
    0.00V	    vdd
    1.80V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1468.59MB/1468.59MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1468.80MB/1468.80MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1468.86MB/1468.86MB)

Begin Processing Signal Activity


Starting Activity Propagation
2023-Mar-31 14:26:21 (2023-Mar-31 17:26:21 GMT)
2023-Mar-31 14:26:21 (2023-Mar-31 17:26:21 GMT): 10%
2023-Mar-31 14:26:22 (2023-Mar-31 17:26:22 GMT): 20%

Finished Activity Propagation
2023-Mar-31 14:26:22 (2023-Mar-31 17:26:22 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1469.26MB/1469.26MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 4
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
CORNERP                                   internal power, 
GNDORPADP                                 internal power, 
VDDORPADP                                 internal power, 
VDDPADP                                   internal power, 



Starting Calculating power
2023-Mar-31 14:26:22 (2023-Mar-31 17:26:22 GMT)
2023-Mar-31 14:26:22 (2023-Mar-31 17:26:22 GMT): 10%
2023-Mar-31 14:26:22 (2023-Mar-31 17:26:22 GMT): 20%
2023-Mar-31 14:26:22 (2023-Mar-31 17:26:22 GMT): 30%
2023-Mar-31 14:26:22 (2023-Mar-31 17:26:22 GMT): 40%
2023-Mar-31 14:26:22 (2023-Mar-31 17:26:22 GMT): 50%
2023-Mar-31 14:26:22 (2023-Mar-31 17:26:22 GMT): 60%
2023-Mar-31 14:26:22 (2023-Mar-31 17:26:22 GMT): 70%
2023-Mar-31 14:26:22 (2023-Mar-31 17:26:22 GMT): 80%
2023-Mar-31 14:26:22 (2023-Mar-31 17:26:22 GMT): 90%

Finished Calculating power
2023-Mar-31 14:26:22 (2023-Mar-31 17:26:22 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1481.45MB/1481.45MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1481.45MB/1481.45MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=1481.47MB/1481.47MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2023-Mar-31 14:26:22 (2023-Mar-31 17:26:22 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: miniMIPS_chip
*
*	Liberty Libraries used:
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        1.8
*
*       Power View : default_emulate_view
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00062083
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                     0.0002544       40.05
Macro                          8.504e-07      0.1339
IO                             3.658e-06      0.5759
Combinational                  0.0003475        54.7
Clock (Combinational)          1.444e-05       2.273
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                          0.0006208         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       1.8  0.0006163       99.28
Default                   1.8   4.49e-06      0.7232


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clock                          1.453e-05        2.34
-----------------------------------------------------------------------------------------
Total                          1.453e-05        2.34
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_2 (BUX20): 	 6.309e-07
* 		Highest Leakage Power: minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_2 (BUX20): 	 6.309e-07
* 		Total Cap: 	2.5121e-10 F
* 		Total instances in design: 16892
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:  6300
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.000620826 mW
Cell usage statistics:  
Library IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C , 80 cells ( 0.473597%) , 4.48992e-06 mW ( 0.723218% ) 
Library D_CELLS_MOSST_typ_1_80V_25C , 16812 cells ( 99.526403%) , 0.000616336 mW ( 99.276782% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1482.01MB/1482.01MB)

     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   report_power
doiPBLastSyncSlave
default_emulate_view

Starting Activity Propagation
2023-Mar-31 14:26:21 (2023-Mar-31 17:26:21 GMT)
2023-Mar-31 14:26:21 (2023-Mar-31 17:26:21 GMT): 10%
2023-Mar-31 14:26:22 (2023-Mar-31 17:26:22 GMT): 20%

Finished Activity Propagation
2023-Mar-31 14:26:22 (2023-Mar-31 17:26:22 GMT)

Starting Calculating power
2023-Mar-31 14:26:22 (2023-Mar-31 17:26:22 GMT)
2023-Mar-31 14:26:22 (2023-Mar-31 17:26:22 GMT): 10%
2023-Mar-31 14:26:22 (2023-Mar-31 17:26:22 GMT): 20%
2023-Mar-31 14:26:22 (2023-Mar-31 17:26:22 GMT): 30%
2023-Mar-31 14:26:22 (2023-Mar-31 17:26:22 GMT): 40%
2023-Mar-31 14:26:22 (2023-Mar-31 17:26:22 GMT): 50%
2023-Mar-31 14:26:22 (2023-Mar-31 17:26:22 GMT): 60%
2023-Mar-31 14:26:22 (2023-Mar-31 17:26:22 GMT): 70%
2023-Mar-31 14:26:22 (2023-Mar-31 17:26:22 GMT): 80%
2023-Mar-31 14:26:22 (2023-Mar-31 17:26:22 GMT): 90%

Finished Calculating power
2023-Mar-31 14:26:22 (2023-Mar-31 17:26:22 GMT)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2023-Mar-31 14:26:22 (2023-Mar-31 17:26:22 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: miniMIPS_chip
*
*	Liberty Libraries used:
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        1.8
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00062083
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                     0.0002544       40.05
Macro                          8.504e-07      0.1339
IO                             3.658e-06      0.5759
Combinational                  0.0003475        54.7
Clock (Combinational)          1.444e-05       2.273
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                          0.0006208         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       1.8  0.0006163       99.28
Default                   1.8   4.49e-06      0.7232


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clock                          1.453e-05        2.34
-----------------------------------------------------------------------------------------
Total                          1.453e-05        2.34
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_2 (BUX20): 	 6.309e-07
* 		Highest Leakage Power: minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_2 (BUX20): 	 6.309e-07
* 		Total Cap: 	2.5121e-10 F
* 		Total instances in design: 16892
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:  6300
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.000620826 mW
Cell usage statistics:  
Library IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C , 80 cells ( 0.473597%) , 4.48992e-06 mW ( 0.723218% ) 
Library D_CELLS_MOSST_typ_1_80V_25C , 16812 cells ( 99.526403%) , 0.000616336 mW ( 99.276782% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1482.01MB/1482.01MB)


<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:00:57, real = 0:00:48, mem = 2177.5M, totSessionCpu=0:09:56 **

------------------------------------------------------------
     opt_design Final Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  2.009  |  3.428  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  1765   |  1723   |   41    |   103   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      6 (6)       |
|   max_tran     |      0 (0)       |   0.000    |     13 (26)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 23.153%
Routing Overflow: 0.03% H and 0.00% V
------------------------------------------------------------
**opt_design ... cpu = 0:00:59, real = 0:00:49, mem = 2175.5M, totSessionCpu=0:09:58 **
*** Finished opt_design ***
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                          0.000             0.000  final
WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
default_emulate_view
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         62.84             53             0.000             0.000  opt_design_postcts
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2125.7M)
Extraction called for design 'miniMIPS_chip' of instances=16892 and nets=12139 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design miniMIPS_chip.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2125.723M)
#################################################################################
# Design Stage: PreRoute
# Design Name: miniMIPS_chip
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
End delay calculation. (MEM=2521.81 CPU=0:00:04.8 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:05.3  real=0:00:01.0  mem= 2521.8M) ***
*** Done Building Timing Graph (cpu=0:00:06.0 real=0:00:02.0 totSessionCpu=0:10:06 mem=2521.8M)

------------------------------------------------------------
         time_design Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  2.009  |  3.428  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  1765   |  1723   |   41    |   103   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      6 (6)       |
|   max_tran     |      0 (0)       |   0.000    |     13 (26)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 23.153%
Routing Overflow: 0.03% H and 0.00% V
------------------------------------------------------------
WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
default_emulate_view
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          9.57              6             0.000             0.000  time_design
Reported timing to dir ./timingReports
Total CPU time: 9.45 sec
Total Real time: 5.0 sec
Total Memory Usage: 2061.929688 Mbytes
###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro02)
#  Generated on:      Fri Mar 31 14:26:31 2023
#  Design:            miniMIPS_chip
#  Command:           report_timing
###############################################################
Path 1: MET (0.000 ns) Latch Borrowed Time Check with Pin minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/GN->D 
             View:default_emulate_view
            Group:clock
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+         -0.824             -0.937
      Net Latency:+          0.818 (P)          0.928 (P)
          Arrival:=          4.994             -0.009
 
    Time Borrowed:+          2.435
    Required Time:=          7.429
     Launch Clock:-         -0.009
        Data Path:-          7.438
            Slack:=          0.000

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                             Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  minimips_core_instance/U2_ei_EI_instr_reg[31]/C          -      C     R     (arrival)      33  0.236       -   -0.009  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q          -      C->Q  R     DFRQX1          2      -   0.355    0.346  
  minimips_core_instance/g36181/Q                          -      D->Q  R     OR4X1           2  0.190   0.174    0.520  
  minimips_core_instance/U3_di_g9135/Q                     -      A->Q  F     NO2X1           6  0.126   0.137    0.657  
  minimips_core_instance/U3_di_g9131/Q                     -      B->Q  R     NA2I1X1         3  0.206   0.169    0.826  
  minimips_core_instance/U3_di_g36081/Q                    -      A->Q  F     INX1            4  0.204   0.097    0.923  
  minimips_core_instance/U3_di_g9118/Q                     -      A->Q  R     NA2X1           2  0.112   0.109    1.031  
  minimips_core_instance/U3_di_g9106/Q                     -      A->Q  F     NA2X1           1  0.203   0.056    1.087  
  minimips_core_instance/g36180/Q                          -      E->Q  R     AN221X1         4  0.076   0.286    1.373  
  minimips_core_instance/U3_di_g9088/Q                     -      A->Q  F     NA2X1           5  0.521   0.179    1.552  
  minimips_core_instance/U3_di_g9079/Q                     -      A->Q  R     NO2X1           4  0.243   0.215    1.766  
  minimips_core_instance/U3_di_g9062/Q                     -      A->Q  R     AND3X1          5  0.297   0.268    2.035  
  minimips_core_instance/U3_di_g9055/Q                     -      A->Q  F     INX1            2  0.261   0.081    2.116  
  minimips_core_instance/U3_di_g9038/Q                     -      A->Q  R     NO3X1           3  0.098   0.249    2.364  
  minimips_core_instance/U3_di_g9029/Q                     -      A->Q  F     INX1            1  0.454   0.057    2.422  
  minimips_core_instance/U3_di_g9001/Q                     -      C->Q  R     ON21X1          2  0.098   0.120    2.542  
  minimips_core_instance/U3_di_g8975/Q                     -      E->Q  F     NO6X1           1  0.243   0.226    2.769  
  minimips_core_instance/U3_di_g8968/Q                     -      B->Q  R     NA2I1X0        12  0.054   1.072    3.841  
  minimips_core_instance/U3_di_g8948/Q                     -      B->Q  F     NO2X1           5  1.961   0.236    4.077  
  minimips_core_instance/U3_di_g8926/Q                     -      A->Q  F     AND2X1          3  0.469   0.247    4.324  
  minimips_core_instance/U3_di_g8922/Q                     -      A->Q  F     AND2X1          2  0.100   0.130    4.454  
  minimips_core_instance/U3_di_g8908/Q                     -      E->Q  R     AN311X0         1  0.062   0.223    4.677  
  minimips_core_instance/U3_di_g8907/Q                     -      A->Q  F     NA2X1           2  0.440   0.196    4.873  
  minimips_core_instance/g35726/Q                          -      A->Q  R     INX1            1  0.254   0.115    4.988  
  minimips_core_instance/U6_renvoi_g2726/Q                 -      D->Q  F     ON31X1          3  0.123   0.130    5.118  
  minimips_core_instance/U6_renvoi_g2784/Q                 -      B->Q  R     NO2I1X1        34  0.271   1.162    6.280  
  minimips_core_instance/U6_renvoi_g2713/Q                 -      B->Q  F     NO2X1           1  2.105   0.105    6.385  
  minimips_core_instance/U6_renvoi_g2710/Q                 -      C->Q  R     AN21X1          1  0.362   0.156    6.541  
  minimips_core_instance/U6_renvoi_g2704/Q                 -      C->Q  R     OR3X1           4  0.156   0.244    6.785  
  minimips_core_instance/g2732/Q                           -      B->Q  F     NO2I1X1         2  0.233   0.074    6.859  
  minimips_core_instance/g2678/Q                           -      B->Q  F     AO221X0         1  0.085   0.399    7.258  
  minimips_core_instance/U1_pf_RC_CG_HIER_INST1/g7/Q       -      A->Q  F     OR2X1           1  0.154   0.171    7.429  
  minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/D  -      D     F     DLLQX1          1  0.062   0.000    7.429  
#----------------------------------------------------------------------------------------------------------------------
Path 1: MET (0.000 ns) Latch Borrowed Time Check with Pin minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/GN->D 
             View:default_emulate_view
            Group:clock
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+         -0.824             -0.937
      Net Latency:+          0.818 (P)          0.928 (P)
          Arrival:=          4.994             -0.009
 
    Time Borrowed:+          2.435
    Required Time:=          7.429
     Launch Clock:-         -0.009
        Data Path:-          7.438
            Slack:=          0.000

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                             Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  minimips_core_instance/U2_ei_EI_instr_reg[31]/C          -      C     R     (arrival)      33  0.236       -   -0.009  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q          -      C->Q  R     DFRQX1          2      -   0.355    0.346  
  minimips_core_instance/g36181/Q                          -      D->Q  R     OR4X1           2  0.190   0.174    0.520  
  minimips_core_instance/U3_di_g9135/Q                     -      A->Q  F     NO2X1           6  0.126   0.137    0.657  
  minimips_core_instance/U3_di_g9131/Q                     -      B->Q  R     NA2I1X1         3  0.206   0.169    0.826  
  minimips_core_instance/U3_di_g36081/Q                    -      A->Q  F     INX1            4  0.204   0.097    0.923  
  minimips_core_instance/U3_di_g9118/Q                     -      A->Q  R     NA2X1           2  0.112   0.109    1.031  
  minimips_core_instance/U3_di_g9106/Q                     -      A->Q  F     NA2X1           1  0.203   0.056    1.087  
  minimips_core_instance/g36180/Q                          -      E->Q  R     AN221X1         4  0.076   0.286    1.373  
  minimips_core_instance/U3_di_g9088/Q                     -      A->Q  F     NA2X1           5  0.521   0.179    1.552  
  minimips_core_instance/U3_di_g9079/Q                     -      A->Q  R     NO2X1           4  0.243   0.215    1.766  
  minimips_core_instance/U3_di_g9062/Q                     -      A->Q  R     AND3X1          5  0.297   0.268    2.035  
  minimips_core_instance/U3_di_g9055/Q                     -      A->Q  F     INX1            2  0.261   0.081    2.116  
  minimips_core_instance/U3_di_g9038/Q                     -      A->Q  R     NO3X1           3  0.098   0.249    2.364  
  minimips_core_instance/U3_di_g9029/Q                     -      A->Q  F     INX1            1  0.454   0.057    2.422  
  minimips_core_instance/U3_di_g9001/Q                     -      C->Q  R     ON21X1          2  0.098   0.120    2.542  
  minimips_core_instance/U3_di_g8975/Q                     -      E->Q  F     NO6X1           1  0.243   0.226    2.769  
  minimips_core_instance/U3_di_g8968/Q                     -      B->Q  R     NA2I1X0        12  0.054   1.072    3.841  
  minimips_core_instance/U3_di_g8948/Q                     -      B->Q  F     NO2X1           5  1.961   0.236    4.077  
  minimips_core_instance/U3_di_g8926/Q                     -      A->Q  F     AND2X1          3  0.469   0.247    4.324  
  minimips_core_instance/U3_di_g8922/Q                     -      A->Q  F     AND2X1          2  0.100   0.130    4.454  
  minimips_core_instance/U3_di_g8908/Q                     -      E->Q  R     AN311X0         1  0.062   0.223    4.677  
  minimips_core_instance/U3_di_g8907/Q                     -      A->Q  F     NA2X1           2  0.440   0.196    4.873  
  minimips_core_instance/g35726/Q                          -      A->Q  R     INX1            1  0.254   0.115    4.988  
  minimips_core_instance/U6_renvoi_g2726/Q                 -      D->Q  F     ON31X1          3  0.123   0.130    5.118  
  minimips_core_instance/U6_renvoi_g2784/Q                 -      B->Q  R     NO2I1X1        34  0.271   1.162    6.280  
  minimips_core_instance/U6_renvoi_g2713/Q                 -      B->Q  F     NO2X1           1  2.105   0.105    6.385  
  minimips_core_instance/U6_renvoi_g2710/Q                 -      C->Q  R     AN21X1          1  0.362   0.156    6.541  
  minimips_core_instance/U6_renvoi_g2704/Q                 -      C->Q  R     OR3X1           4  0.156   0.244    6.785  
  minimips_core_instance/g2732/Q                           -      B->Q  F     NO2I1X1         2  0.233   0.074    6.859  
  minimips_core_instance/g2678/Q                           -      B->Q  F     AO221X0         1  0.085   0.399    7.258  
  minimips_core_instance/U1_pf_RC_CG_HIER_INST1/g7/Q       -      A->Q  F     OR2X1           1  0.154   0.171    7.429  
  minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/D  -      D     F     DLLQX1          1  0.062   0.000    7.429  
#----------------------------------------------------------------------------------------------------------------------


[DEV]innovus 6> source physical/4_nano_route.tcl 
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1468.12 (MB), peak = 1695.64 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: mulit-cut via swapping is disabled by user.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=2155.4M, init mem=2155.4M)
*info: Placed = 16812          (Fixed = 6392)
*info: Unplaced = 0           
Placement Density:23.15%(274987/1187718)
Finished checkPlace (cpu: total=0:00:00.4, vio checks=0:00:00.1; mem=2155.4M)
#**INFO: auto set of routeWithTimingDriven to true
#**INFO: auto set of routeWithSiDriven to true

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (93) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2155.4M) ***

globalRoute

#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalRoute on Fri Mar 31 14:30:34 2023
#
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-34) Power/Ground pin VDDR of instance IOPADS_INST/PAD_clock_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDO of instance IOPADS_INST/PAD_clock_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance IOPADS_INST/PAD_clock_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GNDR of instance IOPADS_INST/PAD_clock_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GNDO of instance IOPADS_INST/PAD_clock_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDR of instance IOPADS_INST/PAD_reset_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDO of instance IOPADS_INST/PAD_reset_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance IOPADS_INST/PAD_reset_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GNDR of instance IOPADS_INST/PAD_reset_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GNDO of instance IOPADS_INST/PAD_reset_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDR of instance IOPADS_INST/PAD_ram_ack_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDO of instance IOPADS_INST/PAD_ram_ack_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance IOPADS_INST/PAD_ram_ack_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GNDR of instance IOPADS_INST/PAD_ram_ack_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GNDO of instance IOPADS_INST/PAD_ram_ack_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDR of instance IOPADS_INST/PAD_it_mat_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDO of instance IOPADS_INST/PAD_it_mat_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance IOPADS_INST/PAD_it_mat_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GNDR of instance IOPADS_INST/PAD_it_mat_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GNDO of instance IOPADS_INST/PAD_it_mat_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-733) PIN clock in CELL_VIEW miniMIPS_chip,init does not have physical port.
#WARNING (NRDB-733) PIN it_mat in CELL_VIEW miniMIPS_chip,init does not have physical port.
#WARNING (NRDB-733) PIN ram_ack in CELL_VIEW miniMIPS_chip,init does not have physical port.
#WARNING (NRDB-733) PIN ram_adr[0] in CELL_VIEW miniMIPS_chip,init does not have physical port.
#WARNING (NRDB-733) PIN ram_adr[10] in CELL_VIEW miniMIPS_chip,init does not have physical port.
#WARNING (NRDB-733) PIN ram_adr[11] in CELL_VIEW miniMIPS_chip,init does not have physical port.
#WARNING (NRDB-733) PIN ram_adr[12] in CELL_VIEW miniMIPS_chip,init does not have physical port.
#WARNING (NRDB-733) PIN ram_adr[13] in CELL_VIEW miniMIPS_chip,init does not have physical port.
#WARNING (NRDB-733) PIN ram_adr[14] in CELL_VIEW miniMIPS_chip,init does not have physical port.
#WARNING (NRDB-733) PIN ram_adr[15] in CELL_VIEW miniMIPS_chip,init does not have physical port.
#WARNING (NRDB-733) PIN ram_adr[16] in CELL_VIEW miniMIPS_chip,init does not have physical port.
#WARNING (NRDB-733) PIN ram_adr[17] in CELL_VIEW miniMIPS_chip,init does not have physical port.
#WARNING (NRDB-733) PIN ram_adr[18] in CELL_VIEW miniMIPS_chip,init does not have physical port.
#WARNING (NRDB-733) PIN ram_adr[19] in CELL_VIEW miniMIPS_chip,init does not have physical port.
#WARNING (NRDB-733) PIN ram_adr[1] in CELL_VIEW miniMIPS_chip,init does not have physical port.
#WARNING (NRDB-733) PIN ram_adr[20] in CELL_VIEW miniMIPS_chip,init does not have physical port.
#WARNING (NRDB-733) PIN ram_adr[21] in CELL_VIEW miniMIPS_chip,init does not have physical port.
#WARNING (NRDB-733) PIN ram_adr[22] in CELL_VIEW miniMIPS_chip,init does not have physical port.
#WARNING (NRDB-733) PIN ram_adr[23] in CELL_VIEW miniMIPS_chip,init does not have physical port.
#WARNING (NRDB-733) PIN ram_adr[24] in CELL_VIEW miniMIPS_chip,init does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
#Using multithreading with 8 threads.
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.800.
#Voltage range [0.000 - 0.000] has 4 nets.
#Voltage range [0.000 - 1.800] has 12134 nets.
#Voltage range [1.799 - 1.800] has 1 net.
# MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
# MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1459.04 (MB), peak = 1695.64 (MB)
#Merging special wires using 8 threads...
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 889.220 739.190 ) on MET1 for NET minimips_core_instance/CTS_314. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#
#Connectivity extraction summary:
#3 routed nets are extracted.
#    1 (0.01%) extracted nets are partially routed.
#90 routed nets are imported.
#11535 (95.02%) nets are without wires.
#511 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 12139.
#
#Number of eco nets is 1
#
#Start data preparation...
#
#Data preparation is done on Fri Mar 31 14:30:36 2023
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Mar 31 14:30:36 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1275        1436       30625    65.98%
#  Metal 2        V        1231        1394       30625    52.98%
#  Metal 3        H        1278        1433       30625    52.98%
#  Metal 4        V        1239        1386       30625    52.98%
#  Metal 5        H        1280        1431       30625    52.98%
#  Metal 6        V         617         695       30625    52.98%
#  --------------------------------------------------------------
#  Total                   6920      52.91%  183750    55.15%
#
#  94 nets (0.77%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1460.91 (MB), peak = 1695.64 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1524.55 (MB), peak = 1695.64 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1524.56 (MB), peak = 1695.64 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 511 (skipped).
#Total number of routable nets = 11628.
#Total number of nets in the design = 12139.
#
#11536 routable nets have only global wires.
#92 routable nets have only detail routed wires.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#92 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1           11535  
#------------------------------------------------
#        Total                  1           11535  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 93           11535  
#------------------------------------------------
#        Total                 93           11535  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 94
#Total wire length = 722467 um.
#Total half perimeter of net bounding box = 627676 um.
#Total wire length on LAYER MET1 = 15060 um.
#Total wire length on LAYER MET2 = 211126 um.
#Total wire length on LAYER MET3 = 241897 um.
#Total wire length on LAYER MET4 = 161712 um.
#Total wire length on LAYER MET5 = 88371 um.
#Total wire length on LAYER METTP = 4300 um.
#Total number of vias = 75772
#Up-Via Summary (total 75772):
#           
#-----------------------
#  Metal 1        39887
#  Metal 2        26286
#  Metal 3         7367
#  Metal 4         2146
#  Metal 5           86
#-----------------------
#                 75772 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1524.59 (MB), peak = 1695.64 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1480.00 (MB), peak = 1695.64 (MB)
#Start Track Assignment.
#Done with 17800 horizontal wires in 2 hboxes and 19559 vertical wires in 2 hboxes.
#Done with 4580 horizontal wires in 2 hboxes and 4564 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 94
#Total wire length = 761918 um.
#Total half perimeter of net bounding box = 627676 um.
#Total wire length on LAYER MET1 = 42514 um.
#Total wire length on LAYER MET2 = 209829 um.
#Total wire length on LAYER MET3 = 251905 um.
#Total wire length on LAYER MET4 = 163475 um.
#Total wire length on LAYER MET5 = 89828 um.
#Total wire length on LAYER METTP = 4368 um.
#Total number of vias = 75772
#Up-Via Summary (total 75772):
#           
#-----------------------
#  Metal 1        39887
#  Metal 2        26286
#  Metal 3         7367
#  Metal 4         2146
#  Metal 5           86
#-----------------------
#                 75772 
#
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1492.02 (MB), peak = 1695.64 (MB)
#
#
#globalRoute statistics:
#Cpu time = 00:00:20
#Elapsed time = 00:00:19
#Increased memory = -11.78 (MB)
#Total memory = 1456.40 (MB)
#Peak memory = 1695.64 (MB)
#Number of warnings = 43
#Total number of warnings = 126
#Number of fails = 0
#Total number of fails = 0
#Complete globalRoute on Fri Mar 31 14:30:54 2023
#
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   final
WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
default_emulate_view
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         60.29            263                                      route_design
#routeDesign: cpu time = 00:00:21, elapsed time = 00:00:20, memory = 1443.99 (MB), peak = 1695.64 (MB)
*** Message Summary: 0 warning(s), 0 error(s)


detailRoute

#Start detailRoute on Fri Mar 31 14:30:54 2023
#
#WARNING (NRIG-44) Imported NET minimips_core_instance/CTS_314 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
#Using multithreading with 8 threads.
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.800.
#Voltage range [0.000 - 0.000] has 4 nets.
#Voltage range [0.000 - 1.800] has 12134 nets.
#Voltage range [1.799 - 1.800] has 1 net.
# MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
# MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
#Using user defined Ggrids in DB.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1448.51 (MB), peak = 1695.64 (MB)
#Merging special wires using 8 threads...
#
#Connectivity extraction summary:
#1 routed net are extracted.
#11627 routed nets are imported.
#511 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 12139.
#
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 27
#
#    By Layer and Type :
#	         MetSpc    Short   WreExt   Totals
#	MET1          9        6        0       15
#	MET2          2        2        8       12
#	Totals       11        8        8       27
#21 out of 16892 instances need to be verified(marked ipoed).
#0.3% of the total area is being checked for drcs
#0.3% of the total area was checked
#    number of violations = 27
#
#    By Layer and Type :
#	         MetSpc    Short   WreExt   Totals
#	MET1          9        6        0       15
#	MET2          2        2        8       12
#	Totals       11        8        8       27
#cpu time = 00:01:17, elapsed time = 00:00:10, memory = 1785.55 (MB), peak = 1797.16 (MB)
#start 1st optimization iteration ...
#    number of violations = 20
#
#    By Layer and Type :
#	         MetSpc    Short   WreExt   Totals
#	MET1          7        0        0        7
#	MET2          1        8        4       13
#	Totals        8        8        4       20
#    number of process antenna violations = 64
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1521.91 (MB), peak = 1797.16 (MB)
#start 2nd optimization iteration ...
#    number of violations = 12
#
#    By Layer and Type :
#	         MetSpc    Short   WreExt   Totals
#	MET1          3        0        0        3
#	MET2          1        7        1        9
#	Totals        4        7        1       12
#    number of process antenna violations = 64
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1517.66 (MB), peak = 1797.16 (MB)
#start 3rd optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	MET1          0        0
#	MET2          1        1
#	Totals        1        1
#    number of process antenna violations = 76
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1512.35 (MB), peak = 1797.16 (MB)
#start 4th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 76
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1484.80 (MB), peak = 1797.16 (MB)
#start 5th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 55
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1454.89 (MB), peak = 1797.16 (MB)
#start 6th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 55
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1454.89 (MB), peak = 1797.16 (MB)
#start 7th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 55
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1454.89 (MB), peak = 1797.16 (MB)
#start 8th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1454.89 (MB), peak = 1797.16 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 94
#Total wire length = 738904 um.
#Total half perimeter of net bounding box = 627676 um.
#Total wire length on LAYER MET1 = 53345 um.
#Total wire length on LAYER MET2 = 240126 um.
#Total wire length on LAYER MET3 = 229725 um.
#Total wire length on LAYER MET4 = 136357 um.
#Total wire length on LAYER MET5 = 75833 um.
#Total wire length on LAYER METTP = 3519 um.
#Total number of vias = 85799
#Up-Via Summary (total 85799):
#           
#-----------------------
#  Metal 1        42695
#  Metal 2        33384
#  Metal 3         7762
#  Metal 4         1879
#  Metal 5           79
#-----------------------
#                 85799 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:23
#Elapsed time = 00:00:12
#Increased memory = 5.27 (MB)
#Total memory = 1453.54 (MB)
#Peak memory = 1797.16 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1453.92 (MB), peak = 1797.16 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 94
#Total wire length = 738929 um.
#Total half perimeter of net bounding box = 627676 um.
#Total wire length on LAYER MET1 = 53345 um.
#Total wire length on LAYER MET2 = 240126 um.
#Total wire length on LAYER MET3 = 229691 um.
#Total wire length on LAYER MET4 = 136294 um.
#Total wire length on LAYER MET5 = 75883 um.
#Total wire length on LAYER METTP = 3591 um.
#Total number of vias = 85877
#Up-Via Summary (total 85877):
#           
#-----------------------
#  Metal 1        42695
#  Metal 2        33388
#  Metal 3         7788
#  Metal 4         1917
#  Metal 5           89
#-----------------------
#                 85877 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#detailRoute statistics:
#Cpu time = 00:01:25
#Elapsed time = 00:00:15
#Increased memory = -1.30 (MB)
#Total memory = 1442.68 (MB)
#Peak memory = 1797.16 (MB)
#Number of warnings = 1
#Total number of warnings = 127
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Fri Mar 31 14:31:09 2023
#

globalDetailRoute

#Start globalDetailRoute on Fri Mar 31 14:31:09 2023
#
#NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
#Using multithreading with 8 threads.
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.800.
#Voltage range [0.000 - 0.000] has 4 nets.
#Voltage range [0.000 - 1.800] has 12134 nets.
#Voltage range [1.799 - 1.800] has 1 net.
# MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
# MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1447.04 (MB), peak = 1797.16 (MB)
#Merging special wires using 8 threads...
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.26 (MB)
#Total memory = 1447.06 (MB)
#Peak memory = 1797.16 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1448.76 (MB), peak = 1797.16 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 94
#Total wire length = 738929 um.
#Total half perimeter of net bounding box = 627676 um.
#Total wire length on LAYER MET1 = 53345 um.
#Total wire length on LAYER MET2 = 240126 um.
#Total wire length on LAYER MET3 = 229691 um.
#Total wire length on LAYER MET4 = 136294 um.
#Total wire length on LAYER MET5 = 75883 um.
#Total wire length on LAYER METTP = 3591 um.
#Total number of vias = 85877
#Up-Via Summary (total 85877):
#           
#-----------------------
#  Metal 1        42695
#  Metal 2        33388
#  Metal 3         7788
#  Metal 4         1917
#  Metal 5           89
#-----------------------
#                 85877 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.36 (MB)
#Total memory = 1447.42 (MB)
#Peak memory = 1797.16 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1448.75 (MB), peak = 1797.16 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 94
#Total wire length = 738929 um.
#Total half perimeter of net bounding box = 627676 um.
#Total wire length on LAYER MET1 = 53345 um.
#Total wire length on LAYER MET2 = 240126 um.
#Total wire length on LAYER MET3 = 229691 um.
#Total wire length on LAYER MET4 = 136294 um.
#Total wire length on LAYER MET5 = 75883 um.
#Total wire length on LAYER METTP = 3591 um.
#Total number of vias = 85877
#Up-Via Summary (total 85877):
#           
#-----------------------
#  Metal 1        42695
#  Metal 2        33388
#  Metal 3         7788
#  Metal 4         1917
#  Metal 5           89
#-----------------------
#                 85877 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:01
#Increased memory = 0.36 (MB)
#Total memory = 1447.42 (MB)
#Peak memory = 1797.16 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = -3.35 (MB)
#Total memory = 1439.33 (MB)
#Peak memory = 1797.16 (MB)
#Number of warnings = 1
#Total number of warnings = 128
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 31 14:31:14 2023
#
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Switching SI Aware to true by default in postroute mode   
default_emulate_view
GigaOpt running with 8 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2089.1M, totSessionCpu=0:12:43 **
#Created 1240 library cell signatures
#Created 12139 NETS and 0 SPECIALNETS signatures
#Created 16893 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1463.82 (MB), peak = 1797.16 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1463.82 (MB), peak = 1797.16 (MB)
Begin checking placement ... (start mem=2089.1M, init mem=2089.1M)
*info: Placed = 16812          (Fixed = 6392)
*info: Unplaced = 0           
Placement Density:23.15%(274987/1187718)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.0; mem=2089.1M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** opt_design -post_route ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort low -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
Opt: RC extraction mode changed to 'detail'
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (default_emulate_view) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_db power_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = default_emulate_view
Number of VT partitions  = 3
Standard cells in design = 810
Instances in design      = 10582

Instance distribution across the VT partitions:

 LVT : inst = 5123 (48.4%), cells = 557 (69%)
   Lib D_CELLS_MOSST_typ_1_80V_25C : inst = 5123 (48.4%)

 SVT : inst = 5389 (50.9%), cells = 197 (24%)
   Lib D_CELLS_MOSST_typ_1_80V_25C : inst = 5389 (50.9%)

 HVT : inst = 0 (0.0%), cells = 29 (4%)
   Lib D_CELLS_MOSST_typ_1_80V_25C : inst = 0 (0.0%)

Reporting took 0 sec
Extraction called for design 'miniMIPS_chip' of instances=16892 and nets=12139 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design miniMIPS_chip.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: default_emulate_rc_corner
extractDetailRC Option : -outfile /tmp/innovus_temp_58966_pgmicro02_matheus.almeida_HjPuVw/miniMIPS_chip_58966_olfJwP.rcdb.d  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2083.1M)
Extracted 10.0012% (CPU Time= 0:00:00.4  MEM= 2123.3M)
Extracted 20.0013% (CPU Time= 0:00:00.5  MEM= 2123.3M)
Extracted 30.0014% (CPU Time= 0:00:00.6  MEM= 2123.3M)
Extracted 40.0016% (CPU Time= 0:00:00.9  MEM= 2123.3M)
Extracted 50.0017% (CPU Time= 0:00:01.1  MEM= 2123.3M)
Extracted 60.0018% (CPU Time= 0:00:01.2  MEM= 2123.3M)
Extracted 70.0019% (CPU Time= 0:00:01.3  MEM= 2123.3M)
Extracted 80.002% (CPU Time= 0:00:01.6  MEM= 2127.3M)
Extracted 90.0021% (CPU Time= 0:00:01.9  MEM= 2127.3M)
Extracted 100% (CPU Time= 0:00:02.2  MEM= 2127.3M)
Number of Extracted Resistors     : 182823
Number of Extracted Ground Cap.   : 188510
Number of Extracted Coupling Cap. : 411144
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: default_emulate_rc_corner
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2111.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.8  Real Time: 0:00:03.0  MEM: 2111.246M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
Multithreaded Timing Analysis is initialized with 8 threads

Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: miniMIPS_chip
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 12139,  99.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=289.137 CPU=0:00:08.9 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:09.8  real=0:00:02.0  mem= 289.1M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..

Active hold views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 12139,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=265.18 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 265.2M) ***
*** Done Building Timing Graph (cpu=0:00:13.4 real=0:00:04.0 totSessionCpu=0:00:21.1 mem=265.2M)
Done building cte hold timing graph (fixHold) cpu=0:00:14.8 real=0:00:04.0 totSessionCpu=0:00:21.1 mem=265.2M ***
_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: miniMIPS_chip
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 12139,  99.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=2598.81 CPU=0:00:09.3 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:10.2  real=0:00:02.0  mem= 2598.8M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 12139,  1.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2574.86 CPU=0:00:00.5 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 2574.9M) ***
*** Done Building Timing Graph (cpu=0:00:13.8 real=0:00:03.0 totSessionCpu=0:13:17 mem=2574.9M)
Restoring autoHoldViews:  default_emulate_view

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  2.601  |  4.221  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  1765   |  1723   |   41    |   103   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      4 (4)       |
|   max_tran     |      0 (0)       |   0.000    |     14 (28)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 23.153%
Total number of glitch violations: 0
------------------------------------------------------------
**opt_design ... cpu = 0:00:35, real = 0:00:14, mem = 2083.9M, totSessionCpu=0:13:17 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
**INFO: Num dontuse cells 532, Num usable cells 754
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 532, Num usable cells 754
**INFO: Start fixing DRV (Mem = 2150.68M) ...
**INFO: Options = -postRoute -maxCap -maxTran -noMaxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 34 top-level, potential tri-state nets excluded from IPO operation.
Info: 70 io nets excluded
Info: 94 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    18   |    36   |     5   |      5  |     0   |     0   |     0   |     0   |     0   |     0   | 0.53 |          0|          0|          0|  23.15  |            |           |
|    14   |    28   |     4   |      4  |     0   |     0   |     0   |     0   |     0   |     0   | 0.53 |          0|          0|          0|  23.15  |   0:00:00.0|    2967.2M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=2967.2M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**opt_design ... cpu = 0:00:45, real = 0:00:22, mem = 2231.0M, totSessionCpu=0:13:27 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:08, Mem = 2230.96M).

------------------------------------------------------------
     SI Timing Summary (cpu=0.14min real=0.13min mem=2231.0M)                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.530  |  0.530  |  1.300  |  5.344  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  1765   |  1723   |   41    |   103   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      4 (4)       |
|   max_tran     |      0 (0)       |   0.000    |     14 (28)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 23.153%
Total number of glitch violations: 0
------------------------------------------------------------
**opt_design ... cpu = 0:00:45, real = 0:00:23, mem = 2231.0M, totSessionCpu=0:13:28 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
Default Rule : ""
Non Default Rules :
Worst Slack : 0.530 ns
Total 0 nets layer assigned (0.1).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : 0.530 ns
Total 0 nets layer assigned (0.3).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.530  |  0.530  |  1.300  |  5.344  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  1765   |  1723   |   41    |   103   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      4 (4)       |
|   max_tran     |      0 (0)       |   0.000    |     14 (28)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 23.153%
Total number of glitch violations: 0
------------------------------------------------------------
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false

globalDetailRoute

#setNanoRouteMode -routeWithEco true
#Start globalDetailRoute on Fri Mar 31 14:31:42 2023
#
#NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
#Loading the last recorded routing design signature
#Created 1120 NETS and 0 SPECIALNETS new signatures
#No placement changes detected since last routing
#Using multithreading with 8 threads.
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.800.
#Voltage range [0.000 - 0.000] has 4 nets.
#Voltage range [0.000 - 1.800] has 12134 nets.
#Voltage range [1.799 - 1.800] has 1 net.
# MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
# MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1517.95 (MB), peak = 1797.16 (MB)
#Merging special wires using 8 threads...
#
#Connectivity extraction summary:
#1120 routed nets are extracted.
#10508 routed nets are imported.
#511 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 12139.
#
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.31 (MB)
#Total memory = 1517.96 (MB)
#Peak memory = 1797.16 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1519.68 (MB), peak = 1797.16 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1519.67 (MB), peak = 1797.16 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 94
#Total wire length = 738929 um.
#Total half perimeter of net bounding box = 627676 um.
#Total wire length on LAYER MET1 = 53345 um.
#Total wire length on LAYER MET2 = 240126 um.
#Total wire length on LAYER MET3 = 229691 um.
#Total wire length on LAYER MET4 = 136294 um.
#Total wire length on LAYER MET5 = 75883 um.
#Total wire length on LAYER METTP = 3591 um.
#Total number of vias = 85877
#Up-Via Summary (total 85877):
#           
#-----------------------
#  Metal 1        42695
#  Metal 2        33388
#  Metal 3         7788
#  Metal 4         1917
#  Metal 5           89
#-----------------------
#                 85877 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.60 (MB)
#Total memory = 1518.56 (MB)
#Peak memory = 1797.16 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1519.89 (MB), peak = 1797.16 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 94
#Total wire length = 738929 um.
#Total half perimeter of net bounding box = 627676 um.
#Total wire length on LAYER MET1 = 53345 um.
#Total wire length on LAYER MET2 = 240126 um.
#Total wire length on LAYER MET3 = 229691 um.
#Total wire length on LAYER MET4 = 136294 um.
#Total wire length on LAYER MET5 = 75883 um.
#Total wire length on LAYER METTP = 3591 um.
#Total number of vias = 85877
#Up-Via Summary (total 85877):
#           
#-----------------------
#  Metal 1        42695
#  Metal 2        33388
#  Metal 3         7788
#  Metal 4         1917
#  Metal 5           89
#-----------------------
#                 85877 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Mar 31 14:31:48 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1519.91 (MB), peak = 1797.16 (MB)
#
#Start Post Route Wire Spread.
#Done with 6221 horizontal wires in 3 hboxes and 6277 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 94
#Total wire length = 752276 um.
#Total half perimeter of net bounding box = 627676 um.
#Total wire length on LAYER MET1 = 53982 um.
#Total wire length on LAYER MET2 = 244257 um.
#Total wire length on LAYER MET3 = 235561 um.
#Total wire length on LAYER MET4 = 138503 um.
#Total wire length on LAYER MET5 = 76338 um.
#Total wire length on LAYER METTP = 3634 um.
#Total number of vias = 85877
#Up-Via Summary (total 85877):
#           
#-----------------------
#  Metal 1        42695
#  Metal 2        33388
#  Metal 3         7788
#  Metal 4         1917
#  Metal 5           89
#-----------------------
#                 85877 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1558.34 (MB), peak = 1797.16 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 94
#Total wire length = 752276 um.
#Total half perimeter of net bounding box = 627676 um.
#Total wire length on LAYER MET1 = 53982 um.
#Total wire length on LAYER MET2 = 244257 um.
#Total wire length on LAYER MET3 = 235561 um.
#Total wire length on LAYER MET4 = 138503 um.
#Total wire length on LAYER MET5 = 76338 um.
#Total wire length on LAYER METTP = 3634 um.
#Total number of vias = 85877
#Up-Via Summary (total 85877):
#           
#-----------------------
#  Metal 1        42695
#  Metal 2        33388
#  Metal 3         7788
#  Metal 4         1917
#  Metal 5           89
#-----------------------
#                 85877 
#
#detailRoute Statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:04
#Increased memory = 7.63 (MB)
#Total memory = 1525.59 (MB)
#Peak memory = 1797.16 (MB)
#Updating routing design signature
#Created 1240 library cell signatures
#Created 12139 NETS and 0 SPECIALNETS signatures
#Created 16893 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1525.59 (MB), peak = 1797.16 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1525.59 (MB), peak = 1797.16 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:09
#Increased memory = -105.02 (MB)
#Total memory = 1493.38 (MB)
#Peak memory = 1797.16 (MB)
#Number of warnings = 1
#Total number of warnings = 129
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 31 14:31:51 2023
#
**opt_design ... cpu = 0:00:57, real = 0:00:33, mem = 2083.2M, totSessionCpu=0:13:39 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
Extraction called for design 'miniMIPS_chip' of instances=16892 and nets=12139 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design miniMIPS_chip.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: default_emulate_rc_corner
extractDetailRC Option : -outfile /tmp/innovus_temp_58966_pgmicro02_matheus.almeida_HjPuVw/miniMIPS_chip_58966_olfJwP.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2083.2M)
Extracted 10.0013% (CPU Time= 0:00:00.5  MEM= 2123.3M)
Extracted 20.0012% (CPU Time= 0:00:00.6  MEM= 2123.3M)
Extracted 30.001% (CPU Time= 0:00:00.9  MEM= 2123.3M)
Extracted 40.0009% (CPU Time= 0:00:01.2  MEM= 2123.3M)
Extracted 50.0015% (CPU Time= 0:00:01.4  MEM= 2123.3M)
Extracted 60.0013% (CPU Time= 0:00:01.6  MEM= 2123.3M)
Extracted 70.0012% (CPU Time= 0:00:01.8  MEM= 2123.3M)
Extracted 80.001% (CPU Time= 0:00:02.1  MEM= 2127.3M)
Extracted 90.0009% (CPU Time= 0:00:02.5  MEM= 2127.3M)
Extracted 100% (CPU Time= 0:00:02.9  MEM= 2127.3M)
Number of Extracted Resistors     : 230021
Number of Extracted Ground Cap.   : 235708
Number of Extracted Coupling Cap. : 500836
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: default_emulate_rc_corner
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2115.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.6  Real Time: 0:00:04.0  MEM: 2115.316M)
**opt_design ... cpu = 0:01:00, real = 0:00:37, mem = 2081.2M, totSessionCpu=0:13:43 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: miniMIPS_chip
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 12139,  99.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=2690.97 CPU=0:00:08.6 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:10.4  real=0:00:02.0  mem= 2691.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 12139,  0.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2667.01 CPU=0:00:00.5 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 2667.0M) ***
*** Done Building Timing Graph (cpu=0:00:14.8 real=0:00:04.0 totSessionCpu=0:13:58 mem=2667.0M)
*** Timing Is met
*** Check timing (0:00:00.0)
Running setup recovery post routing.
**opt_design ... cpu = 0:01:15, real = 0:00:41, mem = 2182.5M, totSessionCpu=0:13:58 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degraded beyond margin (100)
*** Finish setup-recovery (cpu=0:00:00, real=0:00:00, mem=2182.52M, totSessionCpu=0:13:58 .
**opt_design ... cpu = 0:01:16, real = 0:00:41, mem = 2182.5M, totSessionCpu=0:13:58 **


------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

default_emulate_view
+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.978  |  0.978  |  1.409  |  5.303  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  1765   |  1723   |   41    |   103   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      4 (4)       |
|   max_tran     |      0 (0)       |   0.000    |     14 (28)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 23.153%
Total number of glitch violations: 0
------------------------------------------------------------
Info: 34 top-level, potential tri-state nets excluded from IPO operation.
Info: 70 io nets excluded
Info: 94 clock nets excluded from IPO operation.

default_emulate_view
Begin Power Analysis

    0.00V	    gnd!
default_emulate_view
    0.00V	    gnd
    0.00V	    GND
    0.00V	    VSS
    0.00V	    vdd!
    0.00V	    vdd
    1.80V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1667.14MB/1667.14MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1667.14MB/1667.14MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1667.14MB/1667.14MB)

Begin Processing Signal Activity


Starting Activity Propagation
2023-Mar-31 14:32:00 (2023-Mar-31 17:32:00 GMT)

Starting Activity Propagation
2023-Mar-31 14:32:00 (2023-Mar-31 17:32:00 GMT)
2023-Mar-31 14:32:00 (2023-Mar-31 17:32:00 GMT): 10%
2023-Mar-31 14:32:00 (2023-Mar-31 17:32:00 GMT): 10%
2023-Mar-31 14:32:00 (2023-Mar-31 17:32:00 GMT): 20%
2023-Mar-31 14:32:00 (2023-Mar-31 17:32:00 GMT): 20%

Finished Activity Propagation
2023-Mar-31 14:32:01 (2023-Mar-31 17:32:01 GMT)

Finished Activity Propagation
2023-Mar-31 14:32:01 (2023-Mar-31 17:32:01 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:00, mem(process/total)=1667.28MB/1667.28MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 4
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
CORNERP                                   internal power, 
GNDORPADP                                 internal power, 
VDDORPADP                                 internal power, 
VDDPADP                                   internal power, 



Starting Calculating power
2023-Mar-31 14:32:01 (2023-Mar-31 17:32:01 GMT)

Starting Calculating power
2023-Mar-31 14:32:01 (2023-Mar-31 17:32:01 GMT)
2023-Mar-31 14:32:01 (2023-Mar-31 17:32:01 GMT): 10%
2023-Mar-31 14:32:01 (2023-Mar-31 17:32:01 GMT): 10%
2023-Mar-31 14:32:01 (2023-Mar-31 17:32:01 GMT): 20%
2023-Mar-31 14:32:01 (2023-Mar-31 17:32:01 GMT): 20%
2023-Mar-31 14:32:01 (2023-Mar-31 17:32:01 GMT): 30%
2023-Mar-31 14:32:01 (2023-Mar-31 17:32:01 GMT): 30%
2023-Mar-31 14:32:01 (2023-Mar-31 17:32:01 GMT): 40%
2023-Mar-31 14:32:01 (2023-Mar-31 17:32:01 GMT): 40%
2023-Mar-31 14:32:01 (2023-Mar-31 17:32:01 GMT): 50%
2023-Mar-31 14:32:01 (2023-Mar-31 17:32:01 GMT): 50%
2023-Mar-31 14:32:01 (2023-Mar-31 17:32:01 GMT): 60%
2023-Mar-31 14:32:01 (2023-Mar-31 17:32:01 GMT): 60%
2023-Mar-31 14:32:01 (2023-Mar-31 17:32:01 GMT): 70%
2023-Mar-31 14:32:01 (2023-Mar-31 17:32:01 GMT): 70%
2023-Mar-31 14:32:01 (2023-Mar-31 17:32:01 GMT): 80%
2023-Mar-31 14:32:01 (2023-Mar-31 17:32:01 GMT): 80%
2023-Mar-31 14:32:01 (2023-Mar-31 17:32:01 GMT): 90%
2023-Mar-31 14:32:01 (2023-Mar-31 17:32:01 GMT): 90%

Finished Calculating power
2023-Mar-31 14:32:01 (2023-Mar-31 17:32:01 GMT)

Finished Calculating power
2023-Mar-31 14:32:01 (2023-Mar-31 17:32:01 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1689.23MB/1689.23MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1689.23MB/1689.23MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=1689.23MB/1689.23MB)

Begin Static Power Report Generation
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2023-Mar-31 14:32:01 (2023-Mar-31 17:32:01 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: miniMIPS_chip
*
*----------------------------------------------------------------------------------------
*	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2023-Mar-31 14:32:01 (2023-Mar-31 17:32:01 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: miniMIPS_chip
*	Liberty Libraries used:
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        1.8
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
*	Liberty Libraries used:
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        1.8
*
*       Power View : default_emulate_view
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*
-----------------------------------------------------------------------------------------
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00062083


Total Power
-----------------------------------------------------------------------------------------
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00062083
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                     0.0002544       40.05
Sequential                     0.0002544       40.05
Macro                          8.504e-07      0.1339
IO                             3.658e-06      0.5759
Macro                          8.504e-07      0.1339
IO                             3.658e-06      0.5759
Combinational                  0.0003475        54.7
Combinational                  0.0003475        54.7
Clock (Combinational)          1.444e-05       2.273
Clock (Combinational)          1.444e-05       2.273
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                          0.0006208         100
-----------------------------------------------------------------------------------------
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                          0.0006208         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       1.8  0.0006163       99.28


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       1.8  0.0006163       99.28
Default                   1.8   4.49e-06      0.7232
Default                   1.8   4.49e-06      0.7232


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clock                          1.453e-05        2.34


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clock                          1.453e-05        2.34
-----------------------------------------------------------------------------------------
Total                          1.453e-05        2.34
-----------------------------------------------------------------------------------------
-----------------------------------------------------------------------------------------
Total                          1.453e-05        2.34
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_2 (BUX20): 	 6.309e-07
* 		Highest Leakage Power: minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_2 (BUX20): 	 6.309e-07
* 		Highest Average Power: minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_2 (BUX20): 	 6.309e-07
* 		Highest Leakage Power: minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_2 (BUX20): 	 6.309e-07
* 		Total Cap: 	2.42802e-10 F
* 		Total Cap: 	2.42802e-10 F
* 		Total instances in design: 16892
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:  6300
-----------------------------------------------------------------------------------------
 
* 		Total instances in design: 16892
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:  6300
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.000620826 mW
Cell usage statistics:  
Library IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C , 80 cells ( 0.473597%) , 4.48992e-06 mW ( 0.723218% ) 
Total leakage power = 0.000620826 mW
Cell usage statistics:  
Library D_CELLS_MOSST_typ_1_80V_25C , 16812 cells ( 99.526403%) , 0.000616336 mW ( 99.276782% ) 
Library IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C , 80 cells ( 0.473597%) , 4.48992e-06 mW ( 0.723218% ) 
Library D_CELLS_MOSST_typ_1_80V_25C , 16812 cells ( 99.526403%) , 0.000616336 mW ( 99.276782% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1689.35MB/1689.35MB)
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1689.35MB/1689.35MB)


     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                          0.000             0.978  report_power
Begin: Leakage Power Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 23.15
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    23.15%|        -|   0.000|   0.000|   0:00:00.0| 3148.9M|
|    23.15%|        0|   0.000|   0.000|   0:00:20.0| 3148.9M|
|    23.15%|        0|   0.000|   0.000|   0:00:00.0| 3148.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 23.15
** Finished Core Leakage Power Optimization (cpu = 0:00:21.6) (real = 0:00:22.0) **
Checking setup slack degradation ...
Info: 34 top-level, potential tri-state nets excluded from IPO operation.
Info: 70 io nets excluded
Info: 94 clock nets excluded from IPO operation.
Info: 34 top-level, potential tri-state nets excluded from IPO operation.
Info: 70 io nets excluded
Info: 94 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+----------------------------------------------------+
|   0.182|    0.978|   0.000|    0.000|    23.15%|   0:00:00.0| 3149.3M|default_emulate_view|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+----------------------------------------------------+

*** Finish post-Route Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=3149.3M) ***

*** Finish post-Route Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=3149.3M) ***
Multi-CPU acceleration using 8 CPU(s).

Begin Power Analysis

    0.00V	    gnd!
    0.00V	    gnd
    0.00V	    GND
    0.00V	    VSS
    0.00V	    vdd!
    0.00V	    vdd
    1.80V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1640.96MB/1640.96MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1641.22MB/1641.22MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1641.27MB/1641.27MB)

Begin Processing Signal Activity


Starting Activity Propagation
2023-Mar-31 14:32:29 (2023-Mar-31 17:32:29 GMT)
2023-Mar-31 14:32:29 (2023-Mar-31 17:32:29 GMT): 10%
2023-Mar-31 14:32:29 (2023-Mar-31 17:32:29 GMT): 20%

Finished Activity Propagation
2023-Mar-31 14:32:29 (2023-Mar-31 17:32:29 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:00, mem(process/total)=1641.70MB/1641.70MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 4
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
CORNERP                                   internal power, 
GNDORPADP                                 internal power, 
VDDORPADP                                 internal power, 
VDDPADP                                   internal power, 



Starting Calculating power
2023-Mar-31 14:32:29 (2023-Mar-31 17:32:29 GMT)
2023-Mar-31 14:32:30 (2023-Mar-31 17:32:30 GMT): 10%
2023-Mar-31 14:32:30 (2023-Mar-31 17:32:30 GMT): 20%
2023-Mar-31 14:32:30 (2023-Mar-31 17:32:30 GMT): 30%
2023-Mar-31 14:32:30 (2023-Mar-31 17:32:30 GMT): 40%
2023-Mar-31 14:32:30 (2023-Mar-31 17:32:30 GMT): 50%
2023-Mar-31 14:32:30 (2023-Mar-31 17:32:30 GMT): 60%
2023-Mar-31 14:32:30 (2023-Mar-31 17:32:30 GMT): 70%
2023-Mar-31 14:32:30 (2023-Mar-31 17:32:30 GMT): 80%
2023-Mar-31 14:32:30 (2023-Mar-31 17:32:30 GMT): 90%

Finished Calculating power
2023-Mar-31 14:32:30 (2023-Mar-31 17:32:30 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1642.48MB/1642.48MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1642.48MB/1642.48MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=1642.51MB/1642.51MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2023-Mar-31 14:32:30 (2023-Mar-31 17:32:30 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: miniMIPS_chip
*
*	Liberty Libraries used:
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        1.8
*
*       Power View : default_emulate_view
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00062083
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                     0.0002544       40.05
Macro                          8.504e-07      0.1339
IO                             3.658e-06      0.5759
Combinational                  0.0003475        54.7
Clock (Combinational)          1.444e-05       2.273
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                          0.0006208         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       1.8  0.0006163       99.28
Default                   1.8   4.49e-06      0.7232


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clock                          1.453e-05        2.34
-----------------------------------------------------------------------------------------
Total                          1.453e-05        2.34
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_2 (BUX20): 	 6.309e-07
* 		Highest Leakage Power: minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_2 (BUX20): 	 6.309e-07
* 		Total Cap: 	2.42802e-10 F
* 		Total instances in design: 16892
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:  6300
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.000620826 mW
Cell usage statistics:  
Library IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C , 80 cells ( 0.473597%) , 4.48992e-06 mW ( 0.723218% ) 
Library D_CELLS_MOSST_typ_1_80V_25C , 16812 cells ( 99.526403%) , 0.000616336 mW ( 99.276782% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1643.07MB/1643.07MB)

     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   report_power
*** Finished Leakage Power Optimization (cpu=0:00:28, real=0:00:29, mem=2298.16M, totSessionCpu=0:14:29).
default_emulate_view

Starting Activity Propagation
2023-Mar-31 14:32:29 (2023-Mar-31 17:32:29 GMT)
2023-Mar-31 14:32:29 (2023-Mar-31 17:32:29 GMT): 10%
2023-Mar-31 14:32:29 (2023-Mar-31 17:32:29 GMT): 20%

Finished Activity Propagation
2023-Mar-31 14:32:29 (2023-Mar-31 17:32:29 GMT)

Starting Calculating power
2023-Mar-31 14:32:29 (2023-Mar-31 17:32:29 GMT)
2023-Mar-31 14:32:30 (2023-Mar-31 17:32:30 GMT): 10%
2023-Mar-31 14:32:30 (2023-Mar-31 17:32:30 GMT): 20%
2023-Mar-31 14:32:30 (2023-Mar-31 17:32:30 GMT): 30%
2023-Mar-31 14:32:30 (2023-Mar-31 17:32:30 GMT): 40%
2023-Mar-31 14:32:30 (2023-Mar-31 17:32:30 GMT): 50%
2023-Mar-31 14:32:30 (2023-Mar-31 17:32:30 GMT): 60%
2023-Mar-31 14:32:30 (2023-Mar-31 17:32:30 GMT): 70%
2023-Mar-31 14:32:30 (2023-Mar-31 17:32:30 GMT): 80%
2023-Mar-31 14:32:30 (2023-Mar-31 17:32:30 GMT): 90%

Finished Calculating power
2023-Mar-31 14:32:30 (2023-Mar-31 17:32:30 GMT)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2023-Mar-31 14:32:30 (2023-Mar-31 17:32:30 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: miniMIPS_chip
*
*	Liberty Libraries used:
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        1.8
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00062083
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                     0.0002544       40.05
Macro                          8.504e-07      0.1339
IO                             3.658e-06      0.5759
Combinational                  0.0003475        54.7
Clock (Combinational)          1.444e-05       2.273
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                          0.0006208         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       1.8  0.0006163       99.28
Default                   1.8   4.49e-06      0.7232


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clock                          1.453e-05        2.34
-----------------------------------------------------------------------------------------
Total                          1.453e-05        2.34
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_2 (BUX20): 	 6.309e-07
* 		Highest Leakage Power: minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_2 (BUX20): 	 6.309e-07
* 		Total Cap: 	2.42802e-10 F
* 		Total instances in design: 16892
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:  6300
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.000620826 mW
Cell usage statistics:  
Library IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C , 80 cells ( 0.473597%) , 4.48992e-06 mW ( 0.723218% ) 
Library D_CELLS_MOSST_typ_1_80V_25C , 16812 cells ( 99.526403%) , 0.000616336 mW ( 99.276782% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1643.07MB/1643.07MB)


Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:01:47, real = 0:01:12, mem = 2298.2M, totSessionCpu=0:14:30 **

------------------------------------------------------------
     opt_design Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  2.817  |  4.240  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  1765   |  1723   |   41    |   103   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      4 (4)       |
|   max_tran     |      0 (0)       |   0.000    |     14 (28)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 23.153%
Total number of glitch violations: 0
------------------------------------------------------------
**opt_design ... cpu = 0:01:49, real = 0:01:14, mem = 2298.2M, totSessionCpu=0:14:32 **
 ReSet Options after AAE Based Opt flow 
Opt: RC extraction mode changed to 'detail'
*** Finished opt_design ***
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                          0.000             0.000  final
WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
default_emulate_view
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:        203.98             98             0.000             0.000  opt_design_postroute
###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro02)
#  Generated on:      Fri Mar 31 14:32:32 2023
#  Design:            miniMIPS_chip
#  Command:           report_timing
###############################################################
Path 1: MET (0.000 ns) Latch Borrowed Time Check with Pin minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/GN->D 
             View:default_emulate_view
            Group:clock
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[29]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.937
      Net Latency:+          0.811 (P)          0.917 (P)
          Arrival:=          5.811             -0.020
 
    Time Borrowed:+          1.742
    Required Time:=          7.552
     Launch Clock:-         -0.020
        Data Path:-          7.572
            Slack:=          0.000

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                             Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  minimips_core_instance/U2_ei_EI_instr_reg[29]/C          -      C     R     (arrival)      33  0.224       -   -0.020  
  minimips_core_instance/U2_ei_EI_instr_reg[29]/Q          -      C->Q  R     DFRQX1          2      -   0.361    0.340  
  minimips_core_instance/g36181/Q                          -      C->Q  R     OR4X1           2  0.190   0.162    0.502  
  minimips_core_instance/U3_di_g9135/Q                     -      A->Q  F     NO2X1           6  0.126   0.139    0.641  
  minimips_core_instance/U3_di_g9131/Q                     -      B->Q  R     NA2I1X1         3  0.210   0.171    0.812  
  minimips_core_instance/U3_di_g36081/Q                    -      A->Q  F     INX1            4  0.206   0.099    0.911  
  minimips_core_instance/U3_di_g9118/Q                     -      A->Q  R     NA2X1           2  0.116   0.105    1.017  
  minimips_core_instance/U3_di_g9106/Q                     -      A->Q  F     NA2X1           1  0.190   0.054    1.071  
  minimips_core_instance/g36180/Q                          -      E->Q  R     AN221X1         4  0.072   0.314    1.385  
  minimips_core_instance/U3_di_g9088/Q                     -      A->Q  F     NA2X1           5  0.529   0.176    1.561  
  minimips_core_instance/U3_di_g9079/Q                     -      A->Q  R     NO2X1           4  0.241   0.218    1.779  
  minimips_core_instance/U3_di_g9062/Q                     -      A->Q  R     AND3X1          5  0.306   0.274    2.054  
  minimips_core_instance/U3_di_g9055/Q                     -      A->Q  F     INX1            2  0.271   0.081    2.134  
  minimips_core_instance/U3_di_g9038/Q                     -      A->Q  R     NO3X1           3  0.099   0.230    2.365  
  minimips_core_instance/U3_di_g9029/Q                     -      A->Q  F     INX1            1  0.423   0.056    2.421  
  minimips_core_instance/U3_di_g9001/Q                     -      C->Q  R     ON21X1          2  0.093   0.112    2.533  
  minimips_core_instance/U3_di_g8975/Q                     -      E->Q  F     NO6X1           1  0.228   0.226    2.758  
  minimips_core_instance/U3_di_g8968/Q                     -      B->Q  R     NA2I1X0        12  0.056   1.180    3.939  
  minimips_core_instance/U3_di_g8948/Q                     -      B->Q  F     NO2X1           5  2.017   0.237    4.176  
  minimips_core_instance/U3_di_g8926/Q                     -      A->Q  F     AND2X1          3  0.478   0.251    4.427  
  minimips_core_instance/U3_di_g8922/Q                     -      A->Q  F     AND2X1          2  0.098   0.131    4.558  
  minimips_core_instance/U3_di_g8908/Q                     -      E->Q  R     AN311X0         1  0.064   0.226    4.785  
  minimips_core_instance/U3_di_g8907/Q                     -      A->Q  F     NA2X1           2  0.448   0.191    4.976  
  minimips_core_instance/g35726/Q                          -      A->Q  R     INX1            1  0.249   0.117    5.093  
  minimips_core_instance/U6_renvoi_g2726/Q                 -      D->Q  F     ON31X1          3  0.121   0.133    5.226  
  minimips_core_instance/U6_renvoi_g2784/Q                 -      B->Q  R     NO2I1X1        34  0.270   1.194    6.420  
  minimips_core_instance/U6_renvoi_g2713/Q                 -      B->Q  F     NO2X1           1  2.170   0.096    6.516  
  minimips_core_instance/U6_renvoi_g2710/Q                 -      C->Q  R     AN21X1          1  0.362   0.153    6.669  
  minimips_core_instance/U6_renvoi_g2704/Q                 -      C->Q  R     OR3X1           4  0.152   0.252    6.921  
  minimips_core_instance/g2732/Q                           -      B->Q  F     NO2I1X1         2  0.234   0.072    6.993  
  minimips_core_instance/g2678/Q                           -      B->Q  F     AO221X0         1  0.083   0.394    7.386  
  minimips_core_instance/U1_pf_RC_CG_HIER_INST1/g7/Q       -      A->Q  F     OR2X1           1  0.149   0.166    7.552  
  minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/D  -      D     F     DLLQX1          1  0.059   0.000    7.552  
#----------------------------------------------------------------------------------------------------------------------
Path 1: MET (0.000 ns) Latch Borrowed Time Check with Pin minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/GN->D 
             View:default_emulate_view
            Group:clock
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[29]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.937
      Net Latency:+          0.811 (P)          0.917 (P)
          Arrival:=          5.811             -0.020
 
    Time Borrowed:+          1.742
    Required Time:=          7.552
     Launch Clock:-         -0.020
        Data Path:-          7.572
            Slack:=          0.000

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                             Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  minimips_core_instance/U2_ei_EI_instr_reg[29]/C          -      C     R     (arrival)      33  0.224       -   -0.020  
  minimips_core_instance/U2_ei_EI_instr_reg[29]/Q          -      C->Q  R     DFRQX1          2      -   0.361    0.340  
  minimips_core_instance/g36181/Q                          -      C->Q  R     OR4X1           2  0.190   0.162    0.502  
  minimips_core_instance/U3_di_g9135/Q                     -      A->Q  F     NO2X1           6  0.126   0.139    0.641  
  minimips_core_instance/U3_di_g9131/Q                     -      B->Q  R     NA2I1X1         3  0.210   0.171    0.812  
  minimips_core_instance/U3_di_g36081/Q                    -      A->Q  F     INX1            4  0.206   0.099    0.911  
  minimips_core_instance/U3_di_g9118/Q                     -      A->Q  R     NA2X1           2  0.116   0.105    1.017  
  minimips_core_instance/U3_di_g9106/Q                     -      A->Q  F     NA2X1           1  0.190   0.054    1.071  
  minimips_core_instance/g36180/Q                          -      E->Q  R     AN221X1         4  0.072   0.314    1.385  
  minimips_core_instance/U3_di_g9088/Q                     -      A->Q  F     NA2X1           5  0.529   0.176    1.561  
  minimips_core_instance/U3_di_g9079/Q                     -      A->Q  R     NO2X1           4  0.241   0.218    1.779  
  minimips_core_instance/U3_di_g9062/Q                     -      A->Q  R     AND3X1          5  0.306   0.274    2.054  
  minimips_core_instance/U3_di_g9055/Q                     -      A->Q  F     INX1            2  0.271   0.081    2.134  
  minimips_core_instance/U3_di_g9038/Q                     -      A->Q  R     NO3X1           3  0.099   0.230    2.365  
  minimips_core_instance/U3_di_g9029/Q                     -      A->Q  F     INX1            1  0.423   0.056    2.421  
  minimips_core_instance/U3_di_g9001/Q                     -      C->Q  R     ON21X1          2  0.093   0.112    2.533  
  minimips_core_instance/U3_di_g8975/Q                     -      E->Q  F     NO6X1           1  0.228   0.226    2.758  
  minimips_core_instance/U3_di_g8968/Q                     -      B->Q  R     NA2I1X0        12  0.056   1.180    3.939  
  minimips_core_instance/U3_di_g8948/Q                     -      B->Q  F     NO2X1           5  2.017   0.237    4.176  
  minimips_core_instance/U3_di_g8926/Q                     -      A->Q  F     AND2X1          3  0.478   0.251    4.427  
  minimips_core_instance/U3_di_g8922/Q                     -      A->Q  F     AND2X1          2  0.098   0.131    4.558  
  minimips_core_instance/U3_di_g8908/Q                     -      E->Q  R     AN311X0         1  0.064   0.226    4.785  
  minimips_core_instance/U3_di_g8907/Q                     -      A->Q  F     NA2X1           2  0.448   0.191    4.976  
  minimips_core_instance/g35726/Q                          -      A->Q  R     INX1            1  0.249   0.117    5.093  
  minimips_core_instance/U6_renvoi_g2726/Q                 -      D->Q  F     ON31X1          3  0.121   0.133    5.226  
  minimips_core_instance/U6_renvoi_g2784/Q                 -      B->Q  R     NO2I1X1        34  0.270   1.194    6.420  
  minimips_core_instance/U6_renvoi_g2713/Q                 -      B->Q  F     NO2X1           1  2.170   0.096    6.516  
  minimips_core_instance/U6_renvoi_g2710/Q                 -      C->Q  R     AN21X1          1  0.362   0.153    6.669  
  minimips_core_instance/U6_renvoi_g2704/Q                 -      C->Q  R     OR3X1           4  0.152   0.252    6.921  
  minimips_core_instance/g2732/Q                           -      B->Q  F     NO2I1X1         2  0.234   0.072    6.993  
  minimips_core_instance/g2678/Q                           -      B->Q  F     AO221X0         1  0.083   0.394    7.386  
  minimips_core_instance/U1_pf_RC_CG_HIER_INST1/g7/Q       -      A->Q  F     OR2X1           1  0.149   0.166    7.552  
  minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/D  -      D     F     DLLQX1          1  0.059   0.000    7.552  
#----------------------------------------------------------------------------------------------------------------------


[DEV]innovus 7> source physical/5_fillers_reports.tcl 
**WARN: (IMPSP-5217):	add_fillers command is running on a postRoute database. It is recommended to be followed by eco_route command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
**WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED25. Please check whether it is specified correctly.
**WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED15. Please check whether it is specified correctly.
**WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED10. Please check whether it is specified correctly.
**WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED7. Please check whether it is specified correctly.
**WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED5. Please check whether it is specified correctly.
**WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED3. Please check whether it is specified correctly.
**WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED2. Please check whether it is specified correctly.
**WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED1. Please check whether it is specified correctly.
**WARN: (IMPSP-5213):	Option -fitGap is set to true when one site filler cell is specified. It will be ignored.
*INFO: Adding fillers to top-module.
*INFO:   Added 6976 filler insts (cell FEED25 / prefix FILLER).
*INFO:   Added 1106 filler insts (cell FEED15 / prefix FILLER).
*INFO:   Added 5176 filler insts (cell FEED10 / prefix FILLER).
*INFO:   Added 2573 filler insts (cell FEED7 / prefix FILLER).
*INFO:   Added 2556 filler insts (cell FEED5 / prefix FILLER).
*INFO:   Added 2633 filler insts (cell FEED3 / prefix FILLER).
*INFO:   Added 5341 filler insts (cell FEED2 / prefix FILLER).
*INFO:   Added 4759 filler insts (cell FEED1 / prefix FILLER).
*INFO: Total 31120 filler insts added - prefix FILLER (CPU: 0:00:02.3).
For 31120 new insts, *** Applied 5 GNC rules (cpu = 0:00:00.0)
Start to collect the design information.
Build netlist information for Cell miniMIPS_chip.
Finished collecting the design information.
Generating standard cells used in the design report.
Generating IO cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Generate multi-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file summaryReport/miniMIPS_chip.main.htm.ascii.
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'miniMIPS_chip' of instances=48012 and nets=12139 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design miniMIPS_chip.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: default_emulate_rc_corner
extractDetailRC Option : -outfile /tmp/innovus_temp_58966_pgmicro02_matheus.almeida_HjPuVw/miniMIPS_chip_58966_olfJwP.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2245.1M)
Extracted 10.0013% (CPU Time= 0:00:00.6  MEM= 2286.2M)
Extracted 20.0012% (CPU Time= 0:00:00.8  MEM= 2286.2M)
Extracted 30.001% (CPU Time= 0:00:01.0  MEM= 2286.2M)
Extracted 40.0009% (CPU Time= 0:00:01.3  MEM= 2286.2M)
Extracted 50.0015% (CPU Time= 0:00:01.5  MEM= 2286.2M)
Extracted 60.0013% (CPU Time= 0:00:01.7  MEM= 2286.2M)
Extracted 70.0012% (CPU Time= 0:00:01.9  MEM= 2286.2M)
Extracted 80.001% (CPU Time= 0:00:02.2  MEM= 2290.2M)
Extracted 90.0009% (CPU Time= 0:00:02.6  MEM= 2290.2M)
Extracted 100% (CPU Time= 0:00:02.9  MEM= 2290.2M)
Number of Extracted Resistors     : 230021
Number of Extracted Ground Cap.   : 235708
Number of Extracted Coupling Cap. : 500836
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: default_emulate_rc_corner
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2278.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.6  Real Time: 0:00:04.0  MEM: 2278.230M)
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: miniMIPS_chip
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 12139,  99.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=2728.05 CPU=0:00:08.7 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:09.5  real=0:00:02.0  mem= 2728.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 12139,  0.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2704.09 CPU=0:00:00.4 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 2704.1M) ***

------------------------------------------------------------
         time_design Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  2.817  |  4.240  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  1765   |  1723   |   41    |   103   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      4 (4)       |
|   max_tran     |      0 (0)       |   0.000    |     14 (28)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 23.153%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
default_emulate_view
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         43.87            108             0.000             0.000  time_design
Reported timing to dir ./timingReports
Total CPU time: 21.19 sec
Total Real time: 10.0 sec
Total Memory Usage: 2228.648438 Mbytes
Reset AAE Options
 *** Starting Verify Geometry (MEM: 2228.6) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 4160
**WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use set_multi_cpu_usage command to adjust the number of CPUs. 
Multi-CPU acceleration using 8 CPU(s).
Saving Drc markers ...
... No Drc file written since there is no markers found.
  VERIFY GEOMETRY ...... SubArea : 1 of 4  Thread : 0
  VERIFY GEOMETRY ...... SubArea : 2 of 4  Thread : 1
  VERIFY GEOMETRY ...... SubArea : 3 of 4  Thread : 2
  VERIFY GEOMETRY ...... SubArea : 4 of 4  Thread : 3
VG: elapsed time: 3.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:07.3  MEM: 445.7M)

[DEV]innovus 8> source physical/6_netlist_sdf.tcl 
Writing Netlist "minimips.v" ...
Extraction called for design 'miniMIPS_chip' of instances=48012 and nets=12139 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design miniMIPS_chip.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: default_emulate_rc_corner
extractDetailRC Option : -outfile /tmp/innovus_temp_58966_pgmicro02_matheus.almeida_HjPuVw/miniMIPS_chip_58966_olfJwP.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2226.6M)
Extracted 10.0013% (CPU Time= 0:00:00.6  MEM= 2290.8M)
Extracted 20.0012% (CPU Time= 0:00:00.7  MEM= 2290.8M)
Extracted 30.001% (CPU Time= 0:00:00.9  MEM= 2290.8M)
Extracted 40.0009% (CPU Time= 0:00:01.3  MEM= 2290.8M)
Extracted 50.0015% (CPU Time= 0:00:01.4  MEM= 2290.8M)
Extracted 60.0013% (CPU Time= 0:00:01.6  MEM= 2290.8M)
Extracted 70.0012% (CPU Time= 0:00:01.8  MEM= 2290.8M)
Extracted 80.001% (CPU Time= 0:00:02.1  MEM= 2294.8M)
Extracted 90.0009% (CPU Time= 0:00:02.5  MEM= 2294.8M)
Extracted 100% (CPU Time= 0:00:02.9  MEM= 2294.8M)
Number of Extracted Resistors     : 230021
Number of Extracted Ground Cap.   : 235708
Number of Extracted Coupling Cap. : 500836
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: default_emulate_rc_corner
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2282.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.7  Real Time: 0:00:04.0  MEM: 2282.793M)
 *** Starting Verify DRC (MEM: 2258.7) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
**WARN: (IMPVFG-1198):	The number of CPUs requested 8 is larger than that check_drc used 4. In Multithreading mode, the number of CPUs check_drc used is not larger than the number of subareas.
 Use 'set_multi_cpu_usage -local_cpu' to specify the less cup number if the verify area is not large.
  VERIFY DRC ...... Using new threading
 VERIFY DRC ...... Sub-Area : 1 of 4  Thread : 1
 VERIFY DRC ...... Sub-Area : 2 of 4  Thread : 1
 VERIFY DRC ...... Sub-Area : 3 of 4  Thread : 1
 VERIFY DRC ...... Sub-Area : 4 of 4  Thread : 1

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:07.0  ELAPSED TIME: 7.00  MEM: 86.4M) ***

RC Out has the following PVT Info:
   RC:default_emulate_rc_corner
rcOut completed:: 9 % rcOut completed:: 19 % rcOut completed:: 29 % rcOut completed:: 39 % rcOut completed:: 49 % rcOut completed:: 59 % rcOut completed:: 69 % rcOut completed:: 79 % rcOut completed:: 89 % rcOut completed:: 100 % 
RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 2224.1M)
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: miniMIPS_chip
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO-618: Total number of nets in the design is 12139,  99.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=2735.05 CPU=0:00:08.6 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:10.4  real=0:00:02.0  mem= 2735.1M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO-618: Total number of nets in the design is 12139,  0.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2703.05 CPU=0:00:00.5 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 2703.1M) ***
Start to collect the design information.
Build netlist information for Cell miniMIPS_chip.
Finished collecting the design information.
Generating standard cells used in the design report.
Generating IO cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Generate multi-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file summaryReport/miniMIPS_chip.main.htm.ascii.
[DEV]innovus 9> **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
Innovus terminated by user interrupt.
