// Seed: 1574577820
module module_0 (
    input wor id_0,
    output tri1 id_1,
    input supply1 id_2,
    input uwire id_3,
    input wor id_4,
    output wor id_5,
    input supply1 id_6,
    output supply1 id_7
);
  always force id_5 = 1;
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    input uwire id_2,
    input wand id_3,
    input tri id_4,
    output uwire id_5,
    input uwire id_6,
    input tri1 id_7,
    input wand id_8,
    output supply1 id_9,
    input supply1 id_10,
    output logic id_11,
    output tri id_12,
    input uwire id_13,
    output tri0 id_14
);
  assign id_12 = id_10;
  always @(posedge id_6 or negedge id_8) begin
    id_11 <= 1;
  end
  module_0(
      id_8, id_14, id_4, id_4, id_4, id_5, id_7, id_5
  );
endmodule
