---
title: CGRA Architecture
author: XXX
date: 2022-09-09
layout: post
---

CGRA contains an array of tiles, where each tile is either a processing element (PE) or a memory (MEM) tile. The tile would be the smallest unit of reconfiguration that performs work. All the tiles communicate through configurable interconnect.



