
Version 1.0;

ProgramStyle = Modular;
TestPlan ARR_CORE;
Import ARR_CORE.usrv;

Import PrimeMbistVminSearchTestMethod.xml;
Import OASIS_UserFunc_tt.xml;
Import AuxiliaryTC.xml;
Import MbistRasterTC.xml;
Import PrimeVminSearchTestMethod.xml;
Import OASIS_VFDM_tt.xml;
Import PrimeHvqkTestMethod.xml;
Import PrimePatConfigTestMethod.xml;

Counters
{
	n61200000_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE0_0,
	n61200000_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE0_5,
	n61200000_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE0_6,
	n61200000_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE0_7,
	n61200000_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE0_8,
	n61200000_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE0_9,
	n61200001_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE1_0,
	n61200001_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE1_5,
	n61200001_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE1_6,
	n61200001_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE1_7,
	n61200001_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE1_8,
	n61200001_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE1_9,
	n61200002_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE2_0,
	n61200002_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE2_5,
	n61200002_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE2_6,
	n61200002_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE2_7,
	n61200002_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE2_8,
	n61200002_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE2_9,
	n61200003_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE3_0,
	n61200003_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE3_5,
	n61200003_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE3_6,
	n61200003_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE3_7,
	n61200003_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE3_8,
	n61200003_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE3_9,
	n61200020_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE0_0,
	n61200020_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE0_5,
	n61200020_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE0_6,
	n61200020_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE0_7,
	n61200020_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE0_8,
	n61200020_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE0_9,
	n61200021_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE0_0,
	n61200021_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE0_5,
	n61200021_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE0_6,
	n61200021_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE0_7,
	n61200021_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE0_8,
	n61200021_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE0_9,
	n61200022_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE0_0,
	n61200022_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE0_2,
	n61200022_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE0_3,
	n61200022_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE0_4,
	n61200022_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE0_5,
	n61200023_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE1_0,
	n61200023_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE1_5,
	n61200023_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE1_6,
	n61200023_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE1_7,
	n61200023_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE1_8,
	n61200023_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE1_9,
	n61200024_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE1_0,
	n61200024_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE1_5,
	n61200024_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE1_6,
	n61200024_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE1_7,
	n61200024_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE1_8,
	n61200024_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE1_9,
	n61200025_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE1_0,
	n61200025_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE1_2,
	n61200025_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE1_3,
	n61200025_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE1_4,
	n61200025_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE1_5,
	n61200026_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE2_0,
	n61200026_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE2_5,
	n61200026_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE2_6,
	n61200026_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE2_7,
	n61200026_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE2_8,
	n61200026_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE2_9,
	n61200027_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE2_0,
	n61200027_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE2_5,
	n61200027_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE2_6,
	n61200027_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE2_7,
	n61200027_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE2_8,
	n61200027_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE2_9,
	n61200028_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE2_0,
	n61200028_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE2_2,
	n61200028_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE2_3,
	n61200028_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE2_4,
	n61200028_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE2_5,
	n61200029_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE3_0,
	n61200029_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE3_5,
	n61200029_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE3_6,
	n61200029_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE3_7,
	n61200029_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE3_8,
	n61200029_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE3_9,
	n61200030_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE3_0,
	n61200030_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE3_5,
	n61200030_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE3_6,
	n61200030_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE3_7,
	n61200030_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE3_8,
	n61200030_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE3_9,
	n61200031_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE3_0,
	n61200031_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE3_2,
	n61200031_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE3_3,
	n61200031_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE3_4,
	n61200031_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE3_5,
	n61200032_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE0_0,
	n61200032_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE0_5,
	n61200032_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE0_6,
	n61200032_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE0_7,
	n61200032_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE0_8,
	n61200032_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE0_9,
	n61200033_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE0_0,
	n61200033_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE0_5,
	n61200033_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE0_6,
	n61200033_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE0_7,
	n61200033_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE0_8,
	n61200033_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE0_9,
	n61200034_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE0_0,
	n61200034_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE0_2,
	n61200034_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE0_3,
	n61200034_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE0_4,
	n61200034_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE0_5,
	n61200035_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE1_0,
	n61200035_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE1_5,
	n61200035_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE1_6,
	n61200035_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE1_7,
	n61200035_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE1_8,
	n61200035_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE1_9,
	n61200036_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE1_0,
	n61200036_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE1_5,
	n61200036_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE1_6,
	n61200036_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE1_7,
	n61200036_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE1_8,
	n61200036_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE1_9,
	n61200037_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE1_0,
	n61200037_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE1_2,
	n61200037_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE1_3,
	n61200037_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE1_4,
	n61200037_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE1_5,
	n61200038_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE2_0,
	n61200038_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE2_5,
	n61200038_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE2_6,
	n61200038_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE2_7,
	n61200038_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE2_8,
	n61200038_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE2_9,
	n61200039_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE2_0,
	n61200039_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE2_5,
	n61200039_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE2_6,
	n61200039_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE2_7,
	n61200039_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE2_8,
	n61200039_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE2_9,
	n61200040_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE2_0,
	n61200040_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE2_2,
	n61200040_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE2_3,
	n61200040_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE2_4,
	n61200040_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE2_5,
	n61200041_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE3_0,
	n61200041_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE3_5,
	n61200041_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE3_6,
	n61200041_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE3_7,
	n61200041_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE3_8,
	n61200041_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE3_9,
	n61200042_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE3_0,
	n61200042_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE3_5,
	n61200042_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE3_6,
	n61200042_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE3_7,
	n61200042_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE3_8,
	n61200042_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE3_9,
	n61200043_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE3_0,
	n61200043_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE3_2,
	n61200043_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE3_3,
	n61200043_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE3_4,
	n61200043_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE3_5,
	n61200044_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE0_0,
	n61200044_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE0_5,
	n61200044_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE0_6,
	n61200044_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE0_7,
	n61200044_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE0_8,
	n61200044_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE0_9,
	n61200045_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE0_0,
	n61200045_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE0_5,
	n61200045_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE0_6,
	n61200045_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE0_7,
	n61200045_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE0_8,
	n61200045_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE0_9,
	n61200046_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE0_0,
	n61200046_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE0_2,
	n61200046_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE0_3,
	n61200046_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE0_4,
	n61200046_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE0_5,
	n61200047_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE1_0,
	n61200047_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE1_5,
	n61200047_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE1_6,
	n61200047_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE1_7,
	n61200047_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE1_8,
	n61200047_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE1_9,
	n61200048_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE1_0,
	n61200048_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE1_5,
	n61200048_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE1_6,
	n61200048_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE1_7,
	n61200048_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE1_8,
	n61200048_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE1_9,
	n61200049_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE1_0,
	n61200049_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE1_2,
	n61200049_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE1_3,
	n61200049_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE1_4,
	n61200049_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE1_5,
	n61200050_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE2_0,
	n61200050_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE2_5,
	n61200050_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE2_6,
	n61200050_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE2_7,
	n61200050_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE2_8,
	n61200050_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE2_9,
	n61200051_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE2_0,
	n61200051_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE2_5,
	n61200051_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE2_6,
	n61200051_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE2_7,
	n61200051_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE2_8,
	n61200051_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE2_9,
	n61200052_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE2_0,
	n61200052_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE2_2,
	n61200052_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE2_3,
	n61200052_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE2_4,
	n61200052_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE2_5,
	n61200053_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE3_0,
	n61200053_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE3_5,
	n61200053_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE3_6,
	n61200053_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE3_7,
	n61200053_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE3_8,
	n61200053_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE3_9,
	n61200054_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE3_0,
	n61200054_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE3_5,
	n61200054_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE3_6,
	n61200054_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE3_7,
	n61200054_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE3_8,
	n61200054_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE3_9,
	n61200055_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE3_0,
	n61200055_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE3_2,
	n61200055_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE3_3,
	n61200055_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE3_4,
	n61200055_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE3_5,
	n21200056_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE0_0,
	n21200056_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE0_5,
	n21200056_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE0_6,
	n21200056_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE0_7,
	n21200056_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE0_8,
	n21200056_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE0_9,
	n21200057_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE0_0,
	n21200057_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE0_5,
	n21200057_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE0_6,
	n21200057_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE0_7,
	n21200057_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE0_8,
	n21200057_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE0_9,
	n21200058_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE0_0,
	n21200058_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE0_2,
	n21200058_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE0_3,
	n21200058_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE0_4,
	n21200058_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE0_5,
	n21200059_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE1_0,
	n21200059_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE1_5,
	n21200059_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE1_6,
	n21200059_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE1_7,
	n21200059_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE1_8,
	n21200059_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE1_9,
	n21200060_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE1_0,
	n21200060_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE1_5,
	n21200060_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE1_6,
	n21200060_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE1_7,
	n21200060_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE1_8,
	n21200060_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE1_9,
	n21200061_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE1_0,
	n21200061_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE1_2,
	n21200061_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE1_3,
	n21200061_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE1_4,
	n21200061_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE1_5,
	n21200062_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE2_0,
	n21200062_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE2_5,
	n21200062_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE2_6,
	n21200062_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE2_7,
	n21200062_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE2_8,
	n21200062_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE2_9,
	n21200063_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE2_0,
	n21200063_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE2_5,
	n21200063_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE2_6,
	n21200063_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE2_7,
	n21200063_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE2_8,
	n21200063_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE2_9,
	n21200064_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE2_0,
	n21200064_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE2_2,
	n21200064_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE2_3,
	n21200064_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE2_4,
	n21200064_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE2_5,
	n21200065_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE3_0,
	n21200065_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE3_5,
	n21200065_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE3_6,
	n21200065_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE3_7,
	n21200065_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE3_8,
	n21200065_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE3_9,
	n21200066_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE3_0,
	n21200066_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE3_5,
	n21200066_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE3_6,
	n21200066_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE3_7,
	n21200066_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE3_8,
	n21200066_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE3_9,
	n21200067_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE3_0,
	n21200067_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE3_2,
	n21200067_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE3_3,
	n21200067_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE3_4,
	n21200067_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE3_5,
	n21200068_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE0_0,
	n21200068_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE0_5,
	n21200068_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE0_6,
	n21200068_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE0_7,
	n21200068_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE0_8,
	n21200068_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE0_9,
	n21200069_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE0_0,
	n21200069_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE0_5,
	n21200069_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE0_6,
	n21200069_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE0_7,
	n21200069_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE0_8,
	n21200069_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE0_9,
	n21200070_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE0_0,
	n21200070_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE0_2,
	n21200070_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE0_3,
	n21200070_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE0_4,
	n21200070_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE0_5,
	n21200071_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE1_0,
	n21200071_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE1_5,
	n21200071_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE1_6,
	n21200071_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE1_7,
	n21200071_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE1_8,
	n21200071_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE1_9,
	n21200072_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE1_0,
	n21200072_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE1_5,
	n21200072_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE1_6,
	n21200072_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE1_7,
	n21200072_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE1_8,
	n21200072_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE1_9,
	n21200073_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE1_0,
	n21200073_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE1_2,
	n21200073_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE1_3,
	n21200073_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE1_4,
	n21200073_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE1_5,
	n21200074_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE2_0,
	n21200074_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE2_5,
	n21200074_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE2_6,
	n21200074_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE2_7,
	n21200074_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE2_8,
	n21200074_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE2_9,
	n21200075_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE2_0,
	n21200075_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE2_5,
	n21200075_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE2_6,
	n21200075_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE2_7,
	n21200075_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE2_8,
	n21200075_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE2_9,
	n21200076_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE2_0,
	n21200076_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE2_2,
	n21200076_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE2_3,
	n21200076_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE2_4,
	n21200076_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE2_5,
	n21200077_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE3_0,
	n21200077_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE3_5,
	n21200077_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE3_6,
	n21200077_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE3_7,
	n21200077_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE3_8,
	n21200077_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE3_9,
	n21200078_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE3_0,
	n21200078_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE3_5,
	n21200078_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE3_6,
	n21200078_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE3_7,
	n21200078_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE3_8,
	n21200078_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE3_9,
	n21200079_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE3_0,
	n21200079_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE3_2,
	n21200079_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE3_3,
	n21200079_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE3_4,
	n21200079_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE3_5,
	n61200100_fail_SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC0MLC0R_0,
	n61200101_fail_SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC0MLC1R_0,
	n61200102_fail_SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC1MLC0R_0,
	n61200103_fail_SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC1MLC1R_0,
	n61200104_fail_SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC2MLC0R_0,
	n61200105_fail_SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC2MLC1R_0,
	n61200106_fail_SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC3MLC0R_0,
	n61200107_fail_SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC3MLC1R_0,
	n61200108_fail_SSA_CORE_VFDM_E_BEGIN_TITO_VCCSA_LFM_X_SC0PMUCR_0,
	n61200109_fail_SSA_CORE_VFDM_E_BEGIN_TITO_VCCSA_LFM_X_SC1PMUCR_0,
	n61200110_fail_SSA_CORE_VFDM_E_BEGIN_TITO_VCCSA_LFM_X_SC2PMUCR_0,
	n61200111_fail_SSA_CORE_VFDM_E_BEGIN_TITO_VCCSA_LFM_X_SC3PMUCR_0,
	n21200112_fail_LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC0RF0R_0,
	n21200113_fail_LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC1RF0R_0,
	n21200114_fail_LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC2RF0R_0,
	n21200115_fail_LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC3RF0R_0,
	n21200116_fail_LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC0RF1R_0,
	n21200117_fail_LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC1RF1R_0,
	n21200118_fail_LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC2RF1R_0,
	n21200119_fail_LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC3RF1R_0,
	n21200120_fail_LSA_CORE_UF_E_BEGIN_TITO_VCCIA_LFM_X_VFDM_UF_0,
	n21200121_fail_LSA_CORE_FUSECONFIG_E_BEGIN_TITO_VCCIA_LFM_X_REPAIR_0,
	n61200140_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE0_0,
	n61200140_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE0_5,
	n61200140_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE0_6,
	n61200140_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE0_7,
	n61200140_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE0_8,
	n61200141_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE1_0,
	n61200141_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE1_5,
	n61200141_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE1_6,
	n61200141_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE1_7,
	n61200141_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE1_8,
	n61200142_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE2_0,
	n61200142_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE2_5,
	n61200142_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE2_6,
	n61200142_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE2_7,
	n61200142_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE2_8,
	n61200143_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE3_0,
	n61200143_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE3_5,
	n61200143_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE3_6,
	n61200143_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE3_7,
	n61200143_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE3_8,
	n61200144_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE0_0,
	n61200144_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE0_5,
	n61200144_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE0_6,
	n61200144_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE0_7,
	n61200144_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE0_8,
	n61200145_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE1_0,
	n61200145_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE1_5,
	n61200145_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE1_6,
	n61200145_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE1_7,
	n61200145_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE1_8,
	n61200146_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE2_0,
	n61200146_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE2_5,
	n61200146_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE2_6,
	n61200146_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE2_7,
	n61200146_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE2_8,
	n61200147_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE3_0,
	n61200147_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE3_5,
	n61200147_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE3_6,
	n61200147_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE3_7,
	n61200147_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE3_8,
	n61200148_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE0_0,
	n61200148_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE0_5,
	n61200148_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE0_6,
	n61200148_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE0_7,
	n61200148_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE0_8,
	n61200149_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE1_0,
	n61200149_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE1_5,
	n61200149_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE1_6,
	n61200149_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE1_7,
	n61200149_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE1_8,
	n61200150_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE2_0,
	n61200150_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE2_5,
	n61200150_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE2_6,
	n61200150_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE2_7,
	n61200150_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE2_8,
	n61200151_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE3_0,
	n61200151_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE3_5,
	n61200151_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE3_6,
	n61200151_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE3_7,
	n61200151_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE3_8,
	n21200152_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE0_0,
	n21200152_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE0_5,
	n21200152_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE0_6,
	n21200152_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE0_7,
	n21200152_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE0_8,
	n21200153_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE1_0,
	n21200153_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE1_5,
	n21200153_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE1_6,
	n21200153_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE1_7,
	n21200153_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE1_8,
	n21200154_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE2_0,
	n21200154_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE2_5,
	n21200154_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE2_6,
	n21200154_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE2_7,
	n21200154_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE2_8,
	n21200155_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE3_0,
	n21200155_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE3_5,
	n21200155_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE3_6,
	n21200155_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE3_7,
	n21200155_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE3_8,
	n21200156_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE0_0,
	n21200156_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE0_5,
	n21200156_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE0_6,
	n21200156_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE0_7,
	n21200156_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE0_8,
	n21200157_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE1_0,
	n21200157_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE1_5,
	n21200157_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE1_6,
	n21200157_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE1_7,
	n21200157_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE1_8,
	n21200158_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE2_0,
	n21200158_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE2_5,
	n21200158_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE2_6,
	n21200158_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE2_7,
	n21200158_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE2_8,
	n21200159_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE3_0,
	n21200159_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE3_5,
	n21200159_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE3_6,
	n21200159_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE3_7,
	n21200159_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE3_8,
	n21200160_fail_SSA_CORE_AUX_E_BEGIN_TITO_VCCIA_LFM_X_MLC_SRAM_SAMPLER_FAIL_0,
	n61210200_fail_SSA_CORE_VMIN_E_PREHVQK_TITO_VCCIA_LFM_X_MLC_SRAM_0,
	n21210201_fail_LSA_CORE_VMIN_E_PREHVQK_TITO_VCCIA_LFM_X_MLC_RF_0,
	n21210203_fail_LSA_CORE_VMIN_E_PREHVQK_TITO_VCCIA_LFM_X_RF_ALL_0,
	n21210204_fail_ROM_CORE_VMIN_E_PREHVQK_TITO_VCCIA_LFM_X_ROM_0,
	n61210205_fail_SSA_CORE_VMIN_E_PREHVQK_TITO_VCCSA_LFM_X_PMUCS_0,
	n17610300_fail_XSA_CORE_HVQK_E_STRESS_TITO_VCCIA_LFM_X_MBIST_ALL_0,
	n17610301_fail_SSA_CORE_HVQK_E_STRESS_TITO_VCCSA_LFM_X_MBIST_PMUCS_0,
	n61210400_fail_SSA_CORE_VMIN_E_POSTHVQK_TITO_VCCIA_LFM_X_MLC_SRAM_0,
	n21210401_fail_LSA_CORE_VMIN_E_POSTHVQK_TITO_VCCIA_LFM_X_MLC_RF_0,
	n21210402_fail_LSA_CORE_VMIN_E_POSTHVQK_TITO_VCCIA_LFM_X_RF_ALL_0,
	n61210403_fail_ROM_CORE_VMIN_E_POSTHVQK_TITO_VCCIA_LFM_X_ROM_0,
	n61210404_fail_SSA_CORE_VMIN_E_POSTHVQK_TITO_VCCSA_LFM_X_PMUCS_0,
	n61220500_fail_SSA_CORE_KS_E_END_TITO_VCCIA_LFM_X_MLC_SRAM_0,
	n21220501_fail_LSA_CORE_KS_E_END_TITO_VCCIA_LFM_X_MLC_RF_0,
	n21220502_fail_LSA_CORE_KS_E_END_TITO_VCCIA_LFM_X_RF_ALL_0,
	n61220503_fail_ROM_CORE_KS_E_END_TITO_VCCIA_LFM_X_ROM_0,
	n61220504_fail_SSA_CORE_KS_E_END_TITO_VCCSA_LFM_X_PMUCS_0,
	n17610550_fail_SSA_CORE_VMAX_E_END_TITO_VCCIA_LFM_X_MLC_SRAM_0,
	n17210551_fail_LSA_CORE_VMAX_E_END_TITO_VCCIA_LFM_X_MLC_RF_0
} # End of Test Counter Definition

Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE0
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "hry_list";
	VoltageTargets = "VCCIA";
	StartVoltages = ARR_CORE.VCCIA;
	EndVoltageLimits = ARR_CORE.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "Compressed"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE1
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "hry_list";
	VoltageTargets = "VCCIA";
	StartVoltages = ARR_CORE.VCCIA;
	EndVoltageLimits = ARR_CORE.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "Compressed"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE2
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "hry_list";
	VoltageTargets = "VCCIA";
	StartVoltages = ARR_CORE.VCCIA;
	EndVoltageLimits = ARR_CORE.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "Compressed"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE3
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "hry_list";
	VoltageTargets = "VCCIA";
	StartVoltages = ARR_CORE.VCCIA;
	EndVoltageLimits = ARR_CORE.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "Compressed"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE0
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bhry_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.VCCIA;
	EndVoltageLimits = ARR_CORE.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "Compressed"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE0
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bira_bisr_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.VCCIA;
	EndVoltageLimits = ARR_CORE.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "RepShareBira";
	BisrMode = "Compressed"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE0
{
	BypassPort = 1;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "raster_list";
	RasterInputFile = "./Modules/ARR_CORE/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE1
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bhry_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.VCCIA;
	EndVoltageLimits = ARR_CORE.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "Compressed"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE1
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bira_bisr_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.VCCIA;
	EndVoltageLimits = ARR_CORE.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "RepShareBira";
	BisrMode = "Compressed"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE1
{
	BypassPort = 1;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "raster_list";
	RasterInputFile = "./Modules/ARR_CORE/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE2
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bhry_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.VCCIA;
	EndVoltageLimits = ARR_CORE.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "Compressed"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE2
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bira_bisr_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.VCCIA;
	EndVoltageLimits = ARR_CORE.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "RepShareBira";
	BisrMode = "Compressed"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE2
{
	BypassPort = 1;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "raster_list";
	RasterInputFile = "./Modules/ARR_CORE/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE3
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bhry_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.VCCIA;
	EndVoltageLimits = ARR_CORE.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "Compressed"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE3
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bira_bisr_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.VCCIA;
	EndVoltageLimits = ARR_CORE.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "RepShareBira";
	BisrMode = "Compressed"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE3
{
	BypassPort = 1;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "raster_list";
	RasterInputFile = "./Modules/ARR_CORE/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE0
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bhry_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.VCCIA;
	EndVoltageLimits = ARR_CORE.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "Compressed"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE0
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bira_bisr_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.VCCIA;
	EndVoltageLimits = ARR_CORE.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "RepShareBira";
	BisrMode = "Compressed"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE0
{
	BypassPort = 1;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "raster_list";
	RasterInputFile = "./Modules/ARR_CORE/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE1
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bhry_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.VCCIA;
	EndVoltageLimits = ARR_CORE.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "Compressed"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE1
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bira_bisr_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.VCCIA;
	EndVoltageLimits = ARR_CORE.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "RepShareBira";
	BisrMode = "Compressed"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE1
{
	BypassPort = 1;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "raster_list";
	RasterInputFile = "./Modules/ARR_CORE/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE2
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bhry_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.VCCIA;
	EndVoltageLimits = ARR_CORE.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "Compressed"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE2
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bira_bisr_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.VCCIA;
	EndVoltageLimits = ARR_CORE.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "RepShareBira";
	BisrMode = "Compressed"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE2
{
	BypassPort = 1;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "raster_list";
	RasterInputFile = "./Modules/ARR_CORE/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE3
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bhry_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.VCCIA;
	EndVoltageLimits = ARR_CORE.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "Compressed"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE3
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bira_bisr_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.VCCIA;
	EndVoltageLimits = ARR_CORE.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "RepShareBira";
	BisrMode = "Compressed"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE3
{
	BypassPort = 1;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "raster_list";
	RasterInputFile = "./Modules/ARR_CORE/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE0
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_CORE.VCCSA;
	EndVoltageLimits = ARR_CORE.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "Compressed"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE0
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bira_bisr_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_CORE.VCCSA;
	EndVoltageLimits = ARR_CORE.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "RepShareBira";
	BisrMode = "Compressed"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE0
{
	BypassPort = 1;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "raster_list";
	RasterInputFile = "./Modules/ARR_CORE/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE1
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_CORE.VCCSA;
	EndVoltageLimits = ARR_CORE.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "Compressed"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE1
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bira_bisr_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_CORE.VCCSA;
	EndVoltageLimits = ARR_CORE.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "RepShareBira";
	BisrMode = "Compressed"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE1
{
	BypassPort = 1;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "raster_list";
	RasterInputFile = "./Modules/ARR_CORE/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE2
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_CORE.VCCSA;
	EndVoltageLimits = ARR_CORE.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "Compressed"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE2
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bira_bisr_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_CORE.VCCSA;
	EndVoltageLimits = ARR_CORE.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "RepShareBira";
	BisrMode = "Compressed"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE2
{
	BypassPort = 1;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "raster_list";
	RasterInputFile = "./Modules/ARR_CORE/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE3
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_CORE.VCCSA;
	EndVoltageLimits = ARR_CORE.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "Compressed"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE3
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bira_bisr_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_CORE.VCCSA;
	EndVoltageLimits = ARR_CORE.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "RepShareBira";
	BisrMode = "Compressed"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE3
{
	BypassPort = 1;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "raster_list";
	RasterInputFile = "./Modules/ARR_CORE/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
}
Test PrimeMbistVminSearchTestMethod LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE0
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bhry_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.VCCIA;
	EndVoltageLimits = ARR_CORE.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "Compressed"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE0
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bira_bisr_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.VCCIA;
	EndVoltageLimits = ARR_CORE.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "RepShareBira";
	BisrMode = "Compressed"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE0
{
	BypassPort = 1;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "raster_list";
	RasterInputFile = "./Modules/ARR_CORE/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
}
Test PrimeMbistVminSearchTestMethod LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE1
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bhry_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.VCCIA;
	EndVoltageLimits = ARR_CORE.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "Compressed"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE1
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bira_bisr_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.VCCIA;
	EndVoltageLimits = ARR_CORE.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "RepShareBira";
	BisrMode = "Compressed"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE1
{
	BypassPort = 1;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "raster_list";
	RasterInputFile = "./Modules/ARR_CORE/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
}
Test PrimeMbistVminSearchTestMethod LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE2
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bhry_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.VCCIA;
	EndVoltageLimits = ARR_CORE.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "Compressed"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE2
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bira_bisr_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.VCCIA;
	EndVoltageLimits = ARR_CORE.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "RepShareBira";
	BisrMode = "Compressed"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE2
{
	BypassPort = 1;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "raster_list";
	RasterInputFile = "./Modules/ARR_CORE/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
}
Test PrimeMbistVminSearchTestMethod LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE3
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bhry_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.VCCIA;
	EndVoltageLimits = ARR_CORE.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "Compressed"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE3
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bira_bisr_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.VCCIA;
	EndVoltageLimits = ARR_CORE.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "RepShareBira";
	BisrMode = "Compressed"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE3
{
	BypassPort = 1;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "raster_list";
	RasterInputFile = "./Modules/ARR_CORE/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
}
Test PrimeMbistVminSearchTestMethod LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE0
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bhry_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.VCCIA;
	EndVoltageLimits = ARR_CORE.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "Compressed"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE0
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bira_bisr_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.VCCIA;
	EndVoltageLimits = ARR_CORE.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "RepShareBira";
	BisrMode = "Compressed"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE0
{
	BypassPort = 1;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "raster_list";
	RasterInputFile = "./Modules/ARR_CORE/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
}
Test PrimeMbistVminSearchTestMethod LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE1
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bhry_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.VCCIA;
	EndVoltageLimits = ARR_CORE.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "Compressed"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE1
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bira_bisr_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.VCCIA;
	EndVoltageLimits = ARR_CORE.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "RepShareBira";
	BisrMode = "Compressed"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE1
{
	BypassPort = 1;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "raster_list";
	RasterInputFile = "./Modules/ARR_CORE/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
}
Test PrimeMbistVminSearchTestMethod LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE2
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bhry_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.VCCIA;
	EndVoltageLimits = ARR_CORE.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "Compressed"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE2
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bira_bisr_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.VCCIA;
	EndVoltageLimits = ARR_CORE.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "RepShareBira";
	BisrMode = "Compressed"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE2
{
	BypassPort = 1;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "raster_list";
	RasterInputFile = "./Modules/ARR_CORE/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
}
Test PrimeMbistVminSearchTestMethod LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE3
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bhry_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.VCCIA;
	EndVoltageLimits = ARR_CORE.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "Compressed"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE3
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bira_bisr_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.VCCIA;
	EndVoltageLimits = ARR_CORE.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "RepShareBira";
	BisrMode = "Compressed"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE3
{
	BypassPort = 1;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "raster_list";
	RasterInputFile = "./Modules/ARR_CORE/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
}
Test iCVFDMTest SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC0MLC0R
{
	bypass_global = "1";
	fuse_module = "ALL";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SC0MLC0R_CORE0.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCVFDMTest SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC0MLC1R
{
	bypass_global = "1";
	fuse_module = "ALL";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SC0MLC1R_CORE0.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCVFDMTest SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC1MLC0R
{
	bypass_global = "1";
	fuse_module = "ALL";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SC1MLC0R_CORE0.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCVFDMTest SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC1MLC1R
{
	bypass_global = "1";
	fuse_module = "ALL";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SC1MLC1R_CORE0.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCVFDMTest SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC2MLC0R
{
	bypass_global = "1";
	fuse_module = "ALL";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SC2MLC0R_CORE0.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCVFDMTest SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC2MLC1R
{
	bypass_global = "1";
	fuse_module = "ALL";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SC2MLC1R_CORE0.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCVFDMTest SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC3MLC0R
{
	bypass_global = "1";
	fuse_module = "ALL";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SC3MLC0R_CORE0.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCVFDMTest SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC3MLC1R
{
	bypass_global = "1";
	fuse_module = "ALL";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SC3MLC1R_CORE0.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCVFDMTest SSA_CORE_VFDM_E_BEGIN_TITO_VCCSA_LFM_X_SC0PMUCR
{
	bypass_global = "1";
	fuse_module = "ALL";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SC0PMUCR_CORE0.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCVFDMTest SSA_CORE_VFDM_E_BEGIN_TITO_VCCSA_LFM_X_SC1PMUCR
{
	bypass_global = "1";
	fuse_module = "ALL";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SC1PMUCR_CORE0.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCVFDMTest SSA_CORE_VFDM_E_BEGIN_TITO_VCCSA_LFM_X_SC2PMUCR
{
	bypass_global = "1";
	fuse_module = "ALL";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SC2PMUCR_CORE0.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCVFDMTest SSA_CORE_VFDM_E_BEGIN_TITO_VCCSA_LFM_X_SC3PMUCR
{
	bypass_global = "1";
	fuse_module = "ALL";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SC3PMUCR_CORE0.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCVFDMTest LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC0RF0R
{
	bypass_global = "1";
	fuse_module = "ALL";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SC0RF0R_CORE0.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCVFDMTest LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC1RF0R
{
	bypass_global = "1";
	fuse_module = "ALL";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SC1RF0R_CORE0.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCVFDMTest LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC2RF0R
{
	bypass_global = "1";
	fuse_module = "ALL";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SC2RF0R_CORE0.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCVFDMTest LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC3RF0R
{
	bypass_global = "1";
	fuse_module = "ALL";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SC3RF0R_CORE0.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCVFDMTest LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC0RF1R
{
	bypass_global = "1";
	fuse_module = "ALL";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SC0RF1R_CORE0.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCVFDMTest LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC1RF1R
{
	bypass_global = "1";
	fuse_module = "ALL";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SC1RF1R_CORE0.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCVFDMTest LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC2RF1R
{
	bypass_global = "1";
	fuse_module = "ALL";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SC2RF1R_CORE0.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCVFDMTest LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC3RF1R
{
	bypass_global = "1";
	fuse_module = "ALL";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SC3RF1R_CORE0.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCUserFuncTest LSA_CORE_UF_E_BEGIN_TITO_VCCIA_LFM_X_VFDM_UF
{
	bypass_global = "1";
	function_name = "VFDM_UF!ProcessVFDMOutputs";
	function_parameter = "hcs_size=ARR_COMMON.I.HCS_SIZE,fds_size=ARR_COMMON.I.FDS_SIZE,WA=disable";
}
Test PrimePatConfigTestMethod LSA_CORE_FUSECONFIG_E_BEGIN_TITO_VCCIA_LFM_X_REPAIR
{
	BypassPort = 1;
	ConfigurationFile = "./Modules/ARR_CORE/InputFiles/PatConfig_MbistRepair.setpoints.json";
	SetPoint = "DF_io_from_BISR_SharedStorage";
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE0
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bhry_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.VCCIA;
	EndVoltageLimits = ARR_CORE.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "Off"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE1
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bhry_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.VCCIA;
	EndVoltageLimits = ARR_CORE.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "Off"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE2
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bhry_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.VCCIA;
	EndVoltageLimits = ARR_CORE.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "Off"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE3
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bhry_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.VCCIA;
	EndVoltageLimits = ARR_CORE.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "Off"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE0
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bhry_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.VCCIA;
	EndVoltageLimits = ARR_CORE.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "Off"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE1
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bhry_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.VCCIA;
	EndVoltageLimits = ARR_CORE.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "Off"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE2
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bhry_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.VCCIA;
	EndVoltageLimits = ARR_CORE.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "Off"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE3
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bhry_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.VCCIA;
	EndVoltageLimits = ARR_CORE.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "Off"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE0
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_CORE.VCCSA;
	EndVoltageLimits = ARR_CORE.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "Off"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE1
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_CORE.VCCSA;
	EndVoltageLimits = ARR_CORE.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "Off"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE2
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_CORE.VCCSA;
	EndVoltageLimits = ARR_CORE.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "Off"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE3
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_CORE.VCCSA;
	EndVoltageLimits = ARR_CORE.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "Off"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE0
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bhry_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.VCCIA;
	EndVoltageLimits = ARR_CORE.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "Off"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE1
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bhry_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.VCCIA;
	EndVoltageLimits = ARR_CORE.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "Off"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE2
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bhry_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.VCCIA;
	EndVoltageLimits = ARR_CORE.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "Off"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE3
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bhry_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.VCCIA;
	EndVoltageLimits = ARR_CORE.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "Off"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE0
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bhry_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.VCCIA;
	EndVoltageLimits = ARR_CORE.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "Off"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE1
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bhry_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.VCCIA;
	EndVoltageLimits = ARR_CORE.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "Off"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE2
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bhry_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.VCCIA;
	EndVoltageLimits = ARR_CORE.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "Off"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE3
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "bhry_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.VCCIA;
	EndVoltageLimits = ARR_CORE.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "Off"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test AuxiliaryTC SSA_CORE_AUX_E_BEGIN_TITO_VCCIA_LFM_X_MLC_SRAM_SAMPLER_FAIL
{
	BypassPort = 1;
	Expression = "1";
	ResultToken = "G.U.S.DEFECTREPAIR_CORE";
}
Test PrimeVminSearchTestMethod SSA_CORE_VMIN_E_PREHVQK_TITO_VCCIA_LFM_X_MLC_SRAM
{
	BypassPort = 1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2300";
}
Test PrimeVminSearchTestMethod LSA_CORE_VMIN_E_PREHVQK_TITO_VCCIA_LFM_X_MLC_RF
{
	BypassPort = 1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2301";
}
Test PrimeVminSearchTestMethod LSA_CORE_VMIN_E_PREHVQK_TITO_VCCIA_LFM_X_RF_ALL
{
	BypassPort = 1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2302";
}
Test PrimeVminSearchTestMethod ROM_CORE_VMIN_E_PREHVQK_TITO_VCCIA_LFM_X_ROM
{
	BypassPort = 1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2303";
}
Test PrimeVminSearchTestMethod SSA_CORE_VMIN_E_PREHVQK_TITO_VCCSA_LFM_X_PMUCS
{
	BypassPort = 1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2304";
}
Test PrimeHvqkTestMethod XSA_CORE_HVQK_E_STRESS_TITO_VCCIA_LFM_X_MBIST_ALL
{
	BypassPort = 1;
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageStepConfigFile = "./Modules/ARR_CORE/InputFiles/hvqkConfig.xml"; #USER TODO: define value
	# PowerDownLevel = "";
	# PowerUpLevel = "";
}
Test PrimeHvqkTestMethod SSA_CORE_HVQK_E_STRESS_TITO_VCCSA_LFM_X_MBIST_PMUCS
{
	BypassPort = 1;
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageStepConfigFile = "./Modules/ARR_CORE/InputFiles/hvqkConfig.xml"; #USER TODO: define value
	# PowerDownLevel = "";
	# PowerUpLevel = "";
}
Test PrimeVminSearchTestMethod SSA_CORE_VMIN_E_POSTHVQK_TITO_VCCIA_LFM_X_MLC_SRAM
{
	BypassPort = 1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2305";
}
Test PrimeVminSearchTestMethod LSA_CORE_VMIN_E_POSTHVQK_TITO_VCCIA_LFM_X_MLC_RF
{
	BypassPort = 1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2306";
}
Test PrimeVminSearchTestMethod LSA_CORE_VMIN_E_POSTHVQK_TITO_VCCIA_LFM_X_RF_ALL
{
	BypassPort = 1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2307";
}
Test PrimeVminSearchTestMethod ROM_CORE_VMIN_E_POSTHVQK_TITO_VCCIA_LFM_X_ROM
{
	BypassPort = 1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2308";
}
Test PrimeVminSearchTestMethod SSA_CORE_VMIN_E_POSTHVQK_TITO_VCCSA_LFM_X_PMUCS
{
	BypassPort = 1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2309";
}
Test PrimeVminSearchTestMethod SSA_CORE_KS_E_END_TITO_VCCIA_LFM_X_MLC_SRAM
{
	BypassPort = -1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2310";
}
Test PrimeVminSearchTestMethod LSA_CORE_KS_E_END_TITO_VCCIA_LFM_X_MLC_RF
{
	BypassPort = -1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2311";
}
Test PrimeVminSearchTestMethod LSA_CORE_KS_E_END_TITO_VCCIA_LFM_X_RF_ALL
{
	BypassPort = -1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2312";
}
Test PrimeVminSearchTestMethod ROM_CORE_KS_E_END_TITO_VCCIA_LFM_X_ROM
{
	BypassPort = -1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2313";
}
Test PrimeVminSearchTestMethod SSA_CORE_KS_E_END_TITO_VCCSA_LFM_X_PMUCS
{
	BypassPort = -1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2314";
}
Test PrimeVminSearchTestMethod SSA_CORE_VMAX_E_END_TITO_VCCIA_LFM_X_MLC_SRAM
{
	BypassPort = -1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2315";
}
Test PrimeVminSearchTestMethod LSA_CORE_VMAX_E_END_TITO_VCCIA_LFM_X_MLC_RF
{
	BypassPort = -1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2316";
}

DUTFlow NON_REPAIRABLE
{
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE0 SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200000_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE0_0;
	        ##EDC## SetBin SoftBins.b61200000_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE1;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200000_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE0_5;
	        ##EDC## SetBin SoftBins.b61200000_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE1;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200000_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE0_6;
	        ##EDC## SetBin SoftBins.b61200000_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE1;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200000_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE0_7;
	        ##EDC## SetBin SoftBins.b61200000_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE1;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200000_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE0_8;
	        ##EDC## SetBin SoftBins.b61200000_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE1;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200000_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE0_9;
	        ##EDC## SetBin SoftBins.b61200000_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE1;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE1 SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200001_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE1_0;
	        ##EDC## SetBin SoftBins.b61200001_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE2;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE2;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE2;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE2;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200001_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE1_5;
	        ##EDC## SetBin SoftBins.b61200001_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE2;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200001_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE1_6;
	        ##EDC## SetBin SoftBins.b61200001_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE2;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200001_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE1_7;
	        ##EDC## SetBin SoftBins.b61200001_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE2;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200001_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE1_8;
	        ##EDC## SetBin SoftBins.b61200001_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE2;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200001_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE1_9;
	        ##EDC## SetBin SoftBins.b61200001_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE2;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE2 SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200002_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE2_0;
	        ##EDC## SetBin SoftBins.b61200002_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE3;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE3;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE3;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE3;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200002_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE2_5;
	        ##EDC## SetBin SoftBins.b61200002_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE3;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200002_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE2_6;
	        ##EDC## SetBin SoftBins.b61200002_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE3;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200002_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE2_7;
	        ##EDC## SetBin SoftBins.b61200002_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE3;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200002_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE2_8;
	        ##EDC## SetBin SoftBins.b61200002_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE3;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200002_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE2_9;
	        ##EDC## SetBin SoftBins.b61200002_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE3;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE3 SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200003_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE3_0;
	        ##EDC## SetBin SoftBins.b61200003_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE3_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			Return 1;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200003_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE3_5;
	        ##EDC## SetBin SoftBins.b61200003_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE3_SHARED_BIN;
			Return 1;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200003_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE3_6;
	        ##EDC## SetBin SoftBins.b61200003_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE3_SHARED_BIN;
			Return 1;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200003_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE3_7;
	        ##EDC## SetBin SoftBins.b61200003_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE3_SHARED_BIN;
			Return 1;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200003_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE3_8;
	        ##EDC## SetBin SoftBins.b61200003_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE3_SHARED_BIN;
			Return 1;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200003_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE3_9;
	        ##EDC## SetBin SoftBins.b61200003_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_NONREP_CORE3_SHARED_BIN;
			Return 1;
        }
	}
}
DUTFlow PREREPAIR
{
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE0 SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200020_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE0_0;
	        ##EDC## SetBin SoftBins.b61200020_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE1;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200020_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE0_5;
	        ##EDC## SetBin SoftBins.b61200020_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE0;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200020_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE0_6;
	        ##EDC## SetBin SoftBins.b61200020_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE0;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200020_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE0_7;
	        ##EDC## SetBin SoftBins.b61200020_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE0;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200020_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE0_8;
	        ##EDC## SetBin SoftBins.b61200020_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE0;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200020_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE0_9;
	        ##EDC## SetBin SoftBins.b61200020_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE0;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE0 SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200021_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE0_0;
	        ##EDC## SetBin SoftBins.b61200021_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE0_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE1;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200021_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE0_5;
	        ##EDC## SetBin SoftBins.b61200021_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE0_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE0;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200021_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE0_6;
	        ##EDC## SetBin SoftBins.b61200021_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE0_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE0;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200021_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE0_7;
	        ##EDC## SetBin SoftBins.b61200021_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE0_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE0;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200021_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE0_8;
	        ##EDC## SetBin SoftBins.b61200021_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE0_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE0;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200021_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE0_9;
	        ##EDC## SetBin SoftBins.b61200021_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE0_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE0;
        }
	}
	DUTFlowItem SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE0 SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200022_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE0_0;
	        ##EDC## SetBin SoftBins.b61200022_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE1;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200022_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE0_2;
	        ##EDC## SetBin SoftBins.b61200022_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE1;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200022_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE0_3;
	        ##EDC## SetBin SoftBins.b61200022_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE1;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200022_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE0_4;
	        ##EDC## SetBin SoftBins.b61200022_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE1;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200022_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE0_5;
	        ##EDC## SetBin SoftBins.b61200022_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE1;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE1 SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200023_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE1_0;
	        ##EDC## SetBin SoftBins.b61200023_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE2;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE2;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE2;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE2;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200023_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE1_5;
	        ##EDC## SetBin SoftBins.b61200023_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE1;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200023_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE1_6;
	        ##EDC## SetBin SoftBins.b61200023_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE1;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200023_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE1_7;
	        ##EDC## SetBin SoftBins.b61200023_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE1;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200023_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE1_8;
	        ##EDC## SetBin SoftBins.b61200023_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE1;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200023_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE1_9;
	        ##EDC## SetBin SoftBins.b61200023_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE1;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE1 SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200024_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE1_0;
	        ##EDC## SetBin SoftBins.b61200024_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE1_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE2;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE2;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE2;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE2;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200024_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE1_5;
	        ##EDC## SetBin SoftBins.b61200024_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE1_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE1;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200024_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE1_6;
	        ##EDC## SetBin SoftBins.b61200024_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE1_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE1;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200024_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE1_7;
	        ##EDC## SetBin SoftBins.b61200024_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE1_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE1;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200024_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE1_8;
	        ##EDC## SetBin SoftBins.b61200024_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE1_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE1;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200024_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE1_9;
	        ##EDC## SetBin SoftBins.b61200024_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE1_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE1;
        }
	}
	DUTFlowItem SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE1 SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200025_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE1_0;
	        ##EDC## SetBin SoftBins.b61200025_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE2;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200025_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE1_2;
	        ##EDC## SetBin SoftBins.b61200025_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE2;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200025_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE1_3;
	        ##EDC## SetBin SoftBins.b61200025_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE2;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200025_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE1_4;
	        ##EDC## SetBin SoftBins.b61200025_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE2;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200025_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE1_5;
	        ##EDC## SetBin SoftBins.b61200025_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE2;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE2 SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200026_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE2_0;
	        ##EDC## SetBin SoftBins.b61200026_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE3;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE3;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE3;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE3;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200026_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE2_5;
	        ##EDC## SetBin SoftBins.b61200026_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE2;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200026_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE2_6;
	        ##EDC## SetBin SoftBins.b61200026_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE2;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200026_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE2_7;
	        ##EDC## SetBin SoftBins.b61200026_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE2;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200026_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE2_8;
	        ##EDC## SetBin SoftBins.b61200026_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE2;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200026_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE2_9;
	        ##EDC## SetBin SoftBins.b61200026_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE2;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE2 SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200027_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE2_0;
	        ##EDC## SetBin SoftBins.b61200027_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE2_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE3;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE3;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE3;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE3;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200027_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE2_5;
	        ##EDC## SetBin SoftBins.b61200027_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE2_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE2;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200027_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE2_6;
	        ##EDC## SetBin SoftBins.b61200027_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE2_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE2;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200027_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE2_7;
	        ##EDC## SetBin SoftBins.b61200027_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE2_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE2;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200027_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE2_8;
	        ##EDC## SetBin SoftBins.b61200027_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE2_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE2;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200027_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE2_9;
	        ##EDC## SetBin SoftBins.b61200027_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE2_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE2;
        }
	}
	DUTFlowItem SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE2 SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200028_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE2_0;
	        ##EDC## SetBin SoftBins.b61200028_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE3;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200028_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE2_2;
	        ##EDC## SetBin SoftBins.b61200028_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE3;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200028_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE2_3;
	        ##EDC## SetBin SoftBins.b61200028_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE3;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200028_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE2_4;
	        ##EDC## SetBin SoftBins.b61200028_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE3;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200028_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE2_5;
	        ##EDC## SetBin SoftBins.b61200028_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE3;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE3 SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200029_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE3_0;
	        ##EDC## SetBin SoftBins.b61200029_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE0;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE0;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE0;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE0;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200029_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE3_5;
	        ##EDC## SetBin SoftBins.b61200029_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE3;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200029_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE3_6;
	        ##EDC## SetBin SoftBins.b61200029_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE3;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200029_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE3_7;
	        ##EDC## SetBin SoftBins.b61200029_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE3;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200029_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE3_8;
	        ##EDC## SetBin SoftBins.b61200029_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE3;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200029_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE3_9;
	        ##EDC## SetBin SoftBins.b61200029_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BHRY_CORE3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE3;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE3 SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200030_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE3_0;
	        ##EDC## SetBin SoftBins.b61200030_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE3_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE0;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE0;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE0;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE0;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200030_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE3_5;
	        ##EDC## SetBin SoftBins.b61200030_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE3_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE3;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200030_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE3_6;
	        ##EDC## SetBin SoftBins.b61200030_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE3_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE3;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200030_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE3_7;
	        ##EDC## SetBin SoftBins.b61200030_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE3_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE3;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200030_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE3_8;
	        ##EDC## SetBin SoftBins.b61200030_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE3_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE3;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200030_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE3_9;
	        ##EDC## SetBin SoftBins.b61200030_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_BISR_CORE3_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE3;
        }
	}
	DUTFlowItem SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE3 SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200031_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE3_0;
	        ##EDC## SetBin SoftBins.b61200031_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE0;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200031_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE3_2;
	        ##EDC## SetBin SoftBins.b61200031_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE0;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200031_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE3_3;
	        ##EDC## SetBin SoftBins.b61200031_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE0;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200031_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE3_4;
	        ##EDC## SetBin SoftBins.b61200031_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE0;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200031_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE3_5;
	        ##EDC## SetBin SoftBins.b61200031_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_RASTER_CORE3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE0;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE0 SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200032_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE0_0;
	        ##EDC## SetBin SoftBins.b61200032_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE1;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200032_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE0_5;
	        ##EDC## SetBin SoftBins.b61200032_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE0;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200032_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE0_6;
	        ##EDC## SetBin SoftBins.b61200032_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE0;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200032_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE0_7;
	        ##EDC## SetBin SoftBins.b61200032_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE0;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200032_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE0_8;
	        ##EDC## SetBin SoftBins.b61200032_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE0;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200032_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE0_9;
	        ##EDC## SetBin SoftBins.b61200032_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE0;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE0 SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200033_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE0_0;
	        ##EDC## SetBin SoftBins.b61200033_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE0_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE1;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200033_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE0_5;
	        ##EDC## SetBin SoftBins.b61200033_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE0_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE0;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200033_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE0_6;
	        ##EDC## SetBin SoftBins.b61200033_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE0_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE0;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200033_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE0_7;
	        ##EDC## SetBin SoftBins.b61200033_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE0_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE0;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200033_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE0_8;
	        ##EDC## SetBin SoftBins.b61200033_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE0_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE0;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200033_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE0_9;
	        ##EDC## SetBin SoftBins.b61200033_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE0_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE0;
        }
	}
	DUTFlowItem SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE0 SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200034_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE0_0;
	        ##EDC## SetBin SoftBins.b61200034_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE1;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200034_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE0_2;
	        ##EDC## SetBin SoftBins.b61200034_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE1;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200034_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE0_3;
	        ##EDC## SetBin SoftBins.b61200034_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE1;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200034_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE0_4;
	        ##EDC## SetBin SoftBins.b61200034_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE1;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200034_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE0_5;
	        ##EDC## SetBin SoftBins.b61200034_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE1;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE1 SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200035_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE1_0;
	        ##EDC## SetBin SoftBins.b61200035_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE2;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE2;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE2;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE2;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200035_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE1_5;
	        ##EDC## SetBin SoftBins.b61200035_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE1;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200035_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE1_6;
	        ##EDC## SetBin SoftBins.b61200035_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE1;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200035_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE1_7;
	        ##EDC## SetBin SoftBins.b61200035_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE1;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200035_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE1_8;
	        ##EDC## SetBin SoftBins.b61200035_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE1;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200035_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE1_9;
	        ##EDC## SetBin SoftBins.b61200035_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE1;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE1 SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200036_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE1_0;
	        ##EDC## SetBin SoftBins.b61200036_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE1_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE2;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE2;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE2;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE2;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200036_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE1_5;
	        ##EDC## SetBin SoftBins.b61200036_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE1_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE1;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200036_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE1_6;
	        ##EDC## SetBin SoftBins.b61200036_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE1_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE1;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200036_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE1_7;
	        ##EDC## SetBin SoftBins.b61200036_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE1_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE1;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200036_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE1_8;
	        ##EDC## SetBin SoftBins.b61200036_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE1_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE1;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200036_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE1_9;
	        ##EDC## SetBin SoftBins.b61200036_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE1_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE1;
        }
	}
	DUTFlowItem SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE1 SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200037_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE1_0;
	        ##EDC## SetBin SoftBins.b61200037_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE2;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200037_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE1_2;
	        ##EDC## SetBin SoftBins.b61200037_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE2;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200037_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE1_3;
	        ##EDC## SetBin SoftBins.b61200037_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE2;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200037_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE1_4;
	        ##EDC## SetBin SoftBins.b61200037_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE2;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200037_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE1_5;
	        ##EDC## SetBin SoftBins.b61200037_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE2;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE2 SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200038_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE2_0;
	        ##EDC## SetBin SoftBins.b61200038_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE3;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE3;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE3;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE3;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200038_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE2_5;
	        ##EDC## SetBin SoftBins.b61200038_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE2;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200038_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE2_6;
	        ##EDC## SetBin SoftBins.b61200038_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE2;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200038_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE2_7;
	        ##EDC## SetBin SoftBins.b61200038_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE2;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200038_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE2_8;
	        ##EDC## SetBin SoftBins.b61200038_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE2;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200038_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE2_9;
	        ##EDC## SetBin SoftBins.b61200038_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE2;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE2 SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200039_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE2_0;
	        ##EDC## SetBin SoftBins.b61200039_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE2_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE3;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE3;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE3;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE3;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200039_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE2_5;
	        ##EDC## SetBin SoftBins.b61200039_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE2_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE2;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200039_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE2_6;
	        ##EDC## SetBin SoftBins.b61200039_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE2_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE2;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200039_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE2_7;
	        ##EDC## SetBin SoftBins.b61200039_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE2_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE2;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200039_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE2_8;
	        ##EDC## SetBin SoftBins.b61200039_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE2_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE2;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200039_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE2_9;
	        ##EDC## SetBin SoftBins.b61200039_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE2_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE2;
        }
	}
	DUTFlowItem SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE2 SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200040_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE2_0;
	        ##EDC## SetBin SoftBins.b61200040_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE3;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200040_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE2_2;
	        ##EDC## SetBin SoftBins.b61200040_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE3;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200040_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE2_3;
	        ##EDC## SetBin SoftBins.b61200040_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE3;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200040_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE2_4;
	        ##EDC## SetBin SoftBins.b61200040_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE3;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200040_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE2_5;
	        ##EDC## SetBin SoftBins.b61200040_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE3;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE3 SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200041_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE3_0;
	        ##EDC## SetBin SoftBins.b61200041_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE0;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE0;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE0;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE0;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200041_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE3_5;
	        ##EDC## SetBin SoftBins.b61200041_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE3;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200041_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE3_6;
	        ##EDC## SetBin SoftBins.b61200041_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE3;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200041_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE3_7;
	        ##EDC## SetBin SoftBins.b61200041_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE3;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200041_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE3_8;
	        ##EDC## SetBin SoftBins.b61200041_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE3;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200041_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE3_9;
	        ##EDC## SetBin SoftBins.b61200041_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BHRY_CORE3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE3;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE3 SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200042_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE3_0;
	        ##EDC## SetBin SoftBins.b61200042_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE3_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE0;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE0;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE0;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE0;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200042_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE3_5;
	        ##EDC## SetBin SoftBins.b61200042_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE3_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE3;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200042_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE3_6;
	        ##EDC## SetBin SoftBins.b61200042_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE3_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE3;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200042_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE3_7;
	        ##EDC## SetBin SoftBins.b61200042_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE3_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE3;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200042_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE3_8;
	        ##EDC## SetBin SoftBins.b61200042_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE3_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE3;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200042_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE3_9;
	        ##EDC## SetBin SoftBins.b61200042_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_BISR_CORE3_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE3;
        }
	}
	DUTFlowItem SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE3 SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200043_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE3_0;
	        ##EDC## SetBin SoftBins.b61200043_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE0;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200043_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE3_2;
	        ##EDC## SetBin SoftBins.b61200043_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE0;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200043_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE3_3;
	        ##EDC## SetBin SoftBins.b61200043_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE0;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200043_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE3_4;
	        ##EDC## SetBin SoftBins.b61200043_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE0;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200043_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE3_5;
	        ##EDC## SetBin SoftBins.b61200043_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_RASTER_CORE3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE0;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE0 SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200044_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE0_0;
	        ##EDC## SetBin SoftBins.b61200044_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE1;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200044_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE0_5;
	        ##EDC## SetBin SoftBins.b61200044_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE0;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200044_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE0_6;
	        ##EDC## SetBin SoftBins.b61200044_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE0;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200044_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE0_7;
	        ##EDC## SetBin SoftBins.b61200044_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE0;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200044_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE0_8;
	        ##EDC## SetBin SoftBins.b61200044_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE0;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200044_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE0_9;
	        ##EDC## SetBin SoftBins.b61200044_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE0;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE0 SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200045_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE0_0;
	        ##EDC## SetBin SoftBins.b61200045_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE0_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE1;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200045_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE0_5;
	        ##EDC## SetBin SoftBins.b61200045_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE0_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE0;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200045_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE0_6;
	        ##EDC## SetBin SoftBins.b61200045_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE0_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE0;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200045_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE0_7;
	        ##EDC## SetBin SoftBins.b61200045_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE0_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE0;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200045_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE0_8;
	        ##EDC## SetBin SoftBins.b61200045_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE0_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE0;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200045_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE0_9;
	        ##EDC## SetBin SoftBins.b61200045_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE0_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE0;
        }
	}
	DUTFlowItem SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE0 SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200046_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE0_0;
	        ##EDC## SetBin SoftBins.b61200046_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE1;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200046_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE0_2;
	        ##EDC## SetBin SoftBins.b61200046_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE1;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200046_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE0_3;
	        ##EDC## SetBin SoftBins.b61200046_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE1;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200046_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE0_4;
	        ##EDC## SetBin SoftBins.b61200046_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE1;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200046_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE0_5;
	        ##EDC## SetBin SoftBins.b61200046_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE1;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE1 SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200047_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE1_0;
	        ##EDC## SetBin SoftBins.b61200047_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE2;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE2;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE2;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE2;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200047_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE1_5;
	        ##EDC## SetBin SoftBins.b61200047_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE1;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200047_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE1_6;
	        ##EDC## SetBin SoftBins.b61200047_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE1;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200047_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE1_7;
	        ##EDC## SetBin SoftBins.b61200047_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE1;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200047_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE1_8;
	        ##EDC## SetBin SoftBins.b61200047_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE1;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200047_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE1_9;
	        ##EDC## SetBin SoftBins.b61200047_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE1;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE1 SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200048_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE1_0;
	        ##EDC## SetBin SoftBins.b61200048_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE1_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE2;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE2;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE2;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE2;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200048_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE1_5;
	        ##EDC## SetBin SoftBins.b61200048_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE1_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE1;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200048_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE1_6;
	        ##EDC## SetBin SoftBins.b61200048_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE1_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE1;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200048_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE1_7;
	        ##EDC## SetBin SoftBins.b61200048_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE1_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE1;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200048_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE1_8;
	        ##EDC## SetBin SoftBins.b61200048_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE1_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE1;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200048_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE1_9;
	        ##EDC## SetBin SoftBins.b61200048_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE1_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE1;
        }
	}
	DUTFlowItem SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE1 SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200049_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE1_0;
	        ##EDC## SetBin SoftBins.b61200049_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE2;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200049_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE1_2;
	        ##EDC## SetBin SoftBins.b61200049_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE2;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200049_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE1_3;
	        ##EDC## SetBin SoftBins.b61200049_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE2;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200049_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE1_4;
	        ##EDC## SetBin SoftBins.b61200049_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE2;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200049_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE1_5;
	        ##EDC## SetBin SoftBins.b61200049_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE2;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE2 SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200050_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE2_0;
	        ##EDC## SetBin SoftBins.b61200050_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE3;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE3;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE3;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE3;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200050_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE2_5;
	        ##EDC## SetBin SoftBins.b61200050_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE2;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200050_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE2_6;
	        ##EDC## SetBin SoftBins.b61200050_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE2;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200050_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE2_7;
	        ##EDC## SetBin SoftBins.b61200050_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE2;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200050_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE2_8;
	        ##EDC## SetBin SoftBins.b61200050_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE2;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200050_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE2_9;
	        ##EDC## SetBin SoftBins.b61200050_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE2;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE2 SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200051_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE2_0;
	        ##EDC## SetBin SoftBins.b61200051_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE2_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE3;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE3;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE3;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE3;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200051_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE2_5;
	        ##EDC## SetBin SoftBins.b61200051_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE2_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE2;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200051_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE2_6;
	        ##EDC## SetBin SoftBins.b61200051_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE2_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE2;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200051_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE2_7;
	        ##EDC## SetBin SoftBins.b61200051_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE2_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE2;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200051_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE2_8;
	        ##EDC## SetBin SoftBins.b61200051_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE2_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE2;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200051_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE2_9;
	        ##EDC## SetBin SoftBins.b61200051_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE2_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE2;
        }
	}
	DUTFlowItem SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE2 SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200052_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE2_0;
	        ##EDC## SetBin SoftBins.b61200052_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE3;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200052_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE2_2;
	        ##EDC## SetBin SoftBins.b61200052_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE3;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200052_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE2_3;
	        ##EDC## SetBin SoftBins.b61200052_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE3;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200052_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE2_4;
	        ##EDC## SetBin SoftBins.b61200052_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE3;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200052_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE2_5;
	        ##EDC## SetBin SoftBins.b61200052_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE3;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE3 SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200053_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE3_0;
	        ##EDC## SetBin SoftBins.b61200053_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE0;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE0;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE0;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE0;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200053_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE3_5;
	        ##EDC## SetBin SoftBins.b61200053_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE3;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200053_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE3_6;
	        ##EDC## SetBin SoftBins.b61200053_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE3;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200053_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE3_7;
	        ##EDC## SetBin SoftBins.b61200053_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE3;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200053_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE3_8;
	        ##EDC## SetBin SoftBins.b61200053_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE3;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200053_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE3_9;
	        ##EDC## SetBin SoftBins.b61200053_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BHRY_CORE3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE3;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE3 SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200054_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE3_0;
	        ##EDC## SetBin SoftBins.b61200054_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE3_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE0;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE0;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE0;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE0;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200054_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE3_5;
	        ##EDC## SetBin SoftBins.b61200054_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE3_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE3;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200054_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE3_6;
	        ##EDC## SetBin SoftBins.b61200054_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE3_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE3;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200054_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE3_7;
	        ##EDC## SetBin SoftBins.b61200054_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE3_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE3;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200054_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE3_8;
	        ##EDC## SetBin SoftBins.b61200054_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE3_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE3;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200054_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE3_9;
	        ##EDC## SetBin SoftBins.b61200054_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_BISR_CORE3_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE3;
        }
	}
	DUTFlowItem SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE3 SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200055_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE3_0;
	        ##EDC## SetBin SoftBins.b61200055_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE3_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE0;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200055_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE3_2;
	        ##EDC## SetBin SoftBins.b61200055_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE3_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE0;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200055_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE3_3;
	        ##EDC## SetBin SoftBins.b61200055_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE3_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE0;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200055_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE3_4;
	        ##EDC## SetBin SoftBins.b61200055_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE3_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE0;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200055_fail_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE3_5;
	        ##EDC## SetBin SoftBins.b61200055_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_RASTER_CORE3_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE0;
        }
	}
	DUTFlowItem LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE0 LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200056_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE0_0;
	        ##EDC## SetBin SoftBins.b21200056_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE0_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE1;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200056_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE0_5;
	        ##EDC## SetBin SoftBins.b21200056_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE0_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE0;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200056_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE0_6;
	        ##EDC## SetBin SoftBins.b21200056_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE0_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE0;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200056_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE0_7;
	        ##EDC## SetBin SoftBins.b21200056_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE0_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE0;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200056_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE0_8;
	        ##EDC## SetBin SoftBins.b21200056_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE0_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE0;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200056_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE0_9;
	        ##EDC## SetBin SoftBins.b21200056_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE0_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE0;
        }
	}
	DUTFlowItem LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE0 LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200057_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE0_0;
	        ##EDC## SetBin SoftBins.b21200057_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE0_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE1;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200057_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE0_5;
	        ##EDC## SetBin SoftBins.b21200057_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE0_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE0;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200057_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE0_6;
	        ##EDC## SetBin SoftBins.b21200057_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE0_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE0;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200057_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE0_7;
	        ##EDC## SetBin SoftBins.b21200057_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE0_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE0;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200057_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE0_8;
	        ##EDC## SetBin SoftBins.b21200057_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE0_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE0;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200057_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE0_9;
	        ##EDC## SetBin SoftBins.b21200057_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE0_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE0;
        }
	}
	DUTFlowItem LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE0 LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200058_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE0_0;
	        ##EDC## SetBin SoftBins.b21200058_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE0_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE1;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200058_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE0_2;
	        ##EDC## SetBin SoftBins.b21200058_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE0_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE1;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200058_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE0_3;
	        ##EDC## SetBin SoftBins.b21200058_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE0_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE1;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200058_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE0_4;
	        ##EDC## SetBin SoftBins.b21200058_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE0_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE1;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200058_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE0_5;
	        ##EDC## SetBin SoftBins.b21200058_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE0_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE1;
        }
	}
	DUTFlowItem LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE1 LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200059_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE1_0;
	        ##EDC## SetBin SoftBins.b21200059_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE1_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE2;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE2;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE2;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE2;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200059_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE1_5;
	        ##EDC## SetBin SoftBins.b21200059_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE1_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE1;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200059_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE1_6;
	        ##EDC## SetBin SoftBins.b21200059_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE1_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE1;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200059_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE1_7;
	        ##EDC## SetBin SoftBins.b21200059_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE1_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE1;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200059_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE1_8;
	        ##EDC## SetBin SoftBins.b21200059_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE1_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE1;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200059_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE1_9;
	        ##EDC## SetBin SoftBins.b21200059_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE1_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE1;
        }
	}
	DUTFlowItem LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE1 LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200060_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE1_0;
	        ##EDC## SetBin SoftBins.b21200060_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE1_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE2;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE2;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE2;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE2;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200060_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE1_5;
	        ##EDC## SetBin SoftBins.b21200060_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE1_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE1;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200060_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE1_6;
	        ##EDC## SetBin SoftBins.b21200060_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE1_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE1;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200060_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE1_7;
	        ##EDC## SetBin SoftBins.b21200060_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE1_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE1;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200060_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE1_8;
	        ##EDC## SetBin SoftBins.b21200060_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE1_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE1;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200060_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE1_9;
	        ##EDC## SetBin SoftBins.b21200060_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE1_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE1;
        }
	}
	DUTFlowItem LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE1 LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200061_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE1_0;
	        ##EDC## SetBin SoftBins.b21200061_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE1_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE2;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200061_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE1_2;
	        ##EDC## SetBin SoftBins.b21200061_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE1_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE2;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200061_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE1_3;
	        ##EDC## SetBin SoftBins.b21200061_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE1_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE2;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200061_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE1_4;
	        ##EDC## SetBin SoftBins.b21200061_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE1_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE2;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200061_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE1_5;
	        ##EDC## SetBin SoftBins.b21200061_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE1_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE2;
        }
	}
	DUTFlowItem LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE2 LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200062_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE2_0;
	        ##EDC## SetBin SoftBins.b21200062_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE2_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE3;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE3;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE3;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE3;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200062_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE2_5;
	        ##EDC## SetBin SoftBins.b21200062_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE2_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE2;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200062_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE2_6;
	        ##EDC## SetBin SoftBins.b21200062_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE2_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE2;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200062_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE2_7;
	        ##EDC## SetBin SoftBins.b21200062_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE2_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE2;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200062_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE2_8;
	        ##EDC## SetBin SoftBins.b21200062_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE2_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE2;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200062_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE2_9;
	        ##EDC## SetBin SoftBins.b21200062_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE2_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE2;
        }
	}
	DUTFlowItem LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE2 LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200063_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE2_0;
	        ##EDC## SetBin SoftBins.b21200063_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE2_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE3;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE3;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE3;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE3;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200063_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE2_5;
	        ##EDC## SetBin SoftBins.b21200063_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE2_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE2;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200063_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE2_6;
	        ##EDC## SetBin SoftBins.b21200063_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE2_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE2;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200063_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE2_7;
	        ##EDC## SetBin SoftBins.b21200063_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE2_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE2;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200063_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE2_8;
	        ##EDC## SetBin SoftBins.b21200063_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE2_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE2;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200063_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE2_9;
	        ##EDC## SetBin SoftBins.b21200063_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE2_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE2;
        }
	}
	DUTFlowItem LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE2 LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200064_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE2_0;
	        ##EDC## SetBin SoftBins.b21200064_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE2_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE3;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200064_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE2_2;
	        ##EDC## SetBin SoftBins.b21200064_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE2_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE3;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200064_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE2_3;
	        ##EDC## SetBin SoftBins.b21200064_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE2_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE3;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200064_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE2_4;
	        ##EDC## SetBin SoftBins.b21200064_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE2_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE3;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200064_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE2_5;
	        ##EDC## SetBin SoftBins.b21200064_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE2_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE3;
        }
	}
	DUTFlowItem LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE3 LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200065_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE3_0;
	        ##EDC## SetBin SoftBins.b21200065_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE3_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE0;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE0;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE0;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE0;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200065_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE3_5;
	        ##EDC## SetBin SoftBins.b21200065_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE3_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE3;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200065_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE3_6;
	        ##EDC## SetBin SoftBins.b21200065_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE3_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE3;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200065_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE3_7;
	        ##EDC## SetBin SoftBins.b21200065_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE3_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE3;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200065_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE3_8;
	        ##EDC## SetBin SoftBins.b21200065_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE3_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE3;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200065_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE3_9;
	        ##EDC## SetBin SoftBins.b21200065_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BHRY_CORE3_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE3;
        }
	}
	DUTFlowItem LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE3 LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200066_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE3_0;
	        ##EDC## SetBin SoftBins.b21200066_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE3_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE0;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE0;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE0;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE0;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200066_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE3_5;
	        ##EDC## SetBin SoftBins.b21200066_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE3_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE3;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200066_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE3_6;
	        ##EDC## SetBin SoftBins.b21200066_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE3_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE3;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200066_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE3_7;
	        ##EDC## SetBin SoftBins.b21200066_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE3_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE3;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200066_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE3_8;
	        ##EDC## SetBin SoftBins.b21200066_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE3_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE3;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200066_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE3_9;
	        ##EDC## SetBin SoftBins.b21200066_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_BISR_CORE3_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE3;
        }
	}
	DUTFlowItem LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE3 LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200067_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE3_0;
	        ##EDC## SetBin SoftBins.b21200067_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE3_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE0;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200067_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE3_2;
	        ##EDC## SetBin SoftBins.b21200067_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE3_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE0;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200067_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE3_3;
	        ##EDC## SetBin SoftBins.b21200067_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE3_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE0;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200067_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE3_4;
	        ##EDC## SetBin SoftBins.b21200067_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE3_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE0;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200067_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE3_5;
	        ##EDC## SetBin SoftBins.b21200067_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_RASTER_CORE3_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE0;
        }
	}
	DUTFlowItem LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE0 LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200068_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE0_0;
	        ##EDC## SetBin SoftBins.b21200068_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE0_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE1;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200068_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE0_5;
	        ##EDC## SetBin SoftBins.b21200068_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE0_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE0;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200068_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE0_6;
	        ##EDC## SetBin SoftBins.b21200068_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE0_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE0;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200068_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE0_7;
	        ##EDC## SetBin SoftBins.b21200068_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE0_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE0;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200068_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE0_8;
	        ##EDC## SetBin SoftBins.b21200068_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE0_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE0;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200068_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE0_9;
	        ##EDC## SetBin SoftBins.b21200068_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE0_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE0;
        }
	}
	DUTFlowItem LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE0 LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200069_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE0_0;
	        ##EDC## SetBin SoftBins.b21200069_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE0_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE1;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200069_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE0_5;
	        ##EDC## SetBin SoftBins.b21200069_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE0_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE0;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200069_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE0_6;
	        ##EDC## SetBin SoftBins.b21200069_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE0_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE0;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200069_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE0_7;
	        ##EDC## SetBin SoftBins.b21200069_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE0_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE0;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200069_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE0_8;
	        ##EDC## SetBin SoftBins.b21200069_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE0_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE0;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200069_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE0_9;
	        ##EDC## SetBin SoftBins.b21200069_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE0_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE0;
        }
	}
	DUTFlowItem LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE0 LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200070_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE0_0;
	        ##EDC## SetBin SoftBins.b21200070_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE0_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE1;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200070_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE0_2;
	        ##EDC## SetBin SoftBins.b21200070_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE0_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE1;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200070_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE0_3;
	        ##EDC## SetBin SoftBins.b21200070_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE0_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE1;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200070_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE0_4;
	        ##EDC## SetBin SoftBins.b21200070_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE0_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE1;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200070_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE0_5;
	        ##EDC## SetBin SoftBins.b21200070_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE0_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE1;
        }
	}
	DUTFlowItem LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE1 LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200071_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE1_0;
	        ##EDC## SetBin SoftBins.b21200071_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE1_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE2;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE2;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE2;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE2;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200071_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE1_5;
	        ##EDC## SetBin SoftBins.b21200071_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE1_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE1;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200071_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE1_6;
	        ##EDC## SetBin SoftBins.b21200071_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE1_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE1;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200071_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE1_7;
	        ##EDC## SetBin SoftBins.b21200071_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE1_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE1;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200071_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE1_8;
	        ##EDC## SetBin SoftBins.b21200071_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE1_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE1;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200071_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE1_9;
	        ##EDC## SetBin SoftBins.b21200071_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE1_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE1;
        }
	}
	DUTFlowItem LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE1 LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200072_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE1_0;
	        ##EDC## SetBin SoftBins.b21200072_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE1_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE2;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE2;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE2;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE2;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200072_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE1_5;
	        ##EDC## SetBin SoftBins.b21200072_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE1_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE1;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200072_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE1_6;
	        ##EDC## SetBin SoftBins.b21200072_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE1_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE1;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200072_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE1_7;
	        ##EDC## SetBin SoftBins.b21200072_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE1_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE1;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200072_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE1_8;
	        ##EDC## SetBin SoftBins.b21200072_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE1_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE1;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200072_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE1_9;
	        ##EDC## SetBin SoftBins.b21200072_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE1_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE1;
        }
	}
	DUTFlowItem LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE1 LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200073_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE1_0;
	        ##EDC## SetBin SoftBins.b21200073_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE1_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE2;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200073_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE1_2;
	        ##EDC## SetBin SoftBins.b21200073_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE1_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE2;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200073_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE1_3;
	        ##EDC## SetBin SoftBins.b21200073_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE1_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE2;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200073_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE1_4;
	        ##EDC## SetBin SoftBins.b21200073_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE1_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE2;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200073_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE1_5;
	        ##EDC## SetBin SoftBins.b21200073_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE1_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE2;
        }
	}
	DUTFlowItem LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE2 LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200074_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE2_0;
	        ##EDC## SetBin SoftBins.b21200074_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE2_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE3;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE3;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE3;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE3;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200074_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE2_5;
	        ##EDC## SetBin SoftBins.b21200074_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE2_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE2;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200074_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE2_6;
	        ##EDC## SetBin SoftBins.b21200074_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE2_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE2;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200074_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE2_7;
	        ##EDC## SetBin SoftBins.b21200074_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE2_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE2;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200074_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE2_8;
	        ##EDC## SetBin SoftBins.b21200074_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE2_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE2;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200074_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE2_9;
	        ##EDC## SetBin SoftBins.b21200074_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE2_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE2;
        }
	}
	DUTFlowItem LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE2 LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200075_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE2_0;
	        ##EDC## SetBin SoftBins.b21200075_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE2_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE3;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE3;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE3;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE3;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200075_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE2_5;
	        ##EDC## SetBin SoftBins.b21200075_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE2_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE2;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200075_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE2_6;
	        ##EDC## SetBin SoftBins.b21200075_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE2_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE2;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200075_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE2_7;
	        ##EDC## SetBin SoftBins.b21200075_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE2_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE2;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200075_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE2_8;
	        ##EDC## SetBin SoftBins.b21200075_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE2_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE2;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200075_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE2_9;
	        ##EDC## SetBin SoftBins.b21200075_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE2_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE2;
        }
	}
	DUTFlowItem LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE2 LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200076_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE2_0;
	        ##EDC## SetBin SoftBins.b21200076_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE2_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE3;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200076_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE2_2;
	        ##EDC## SetBin SoftBins.b21200076_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE2_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE3;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200076_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE2_3;
	        ##EDC## SetBin SoftBins.b21200076_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE2_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE3;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200076_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE2_4;
	        ##EDC## SetBin SoftBins.b21200076_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE2_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE3;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200076_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE2_5;
	        ##EDC## SetBin SoftBins.b21200076_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE2_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE3;
        }
	}
	DUTFlowItem LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE3 LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200077_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE3_0;
	        ##EDC## SetBin SoftBins.b21200077_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE3_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			Return 1;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200077_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE3_5;
	        ##EDC## SetBin SoftBins.b21200077_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE3_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE3;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200077_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE3_6;
	        ##EDC## SetBin SoftBins.b21200077_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE3_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE3;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200077_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE3_7;
	        ##EDC## SetBin SoftBins.b21200077_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE3_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE3;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200077_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE3_8;
	        ##EDC## SetBin SoftBins.b21200077_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE3_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE3;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200077_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE3_9;
	        ##EDC## SetBin SoftBins.b21200077_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BHRY_CORE3_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE3;
        }
	}
	DUTFlowItem LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE3 LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200078_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE3_0;
	        ##EDC## SetBin SoftBins.b21200078_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE3_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			Return 1;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200078_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE3_5;
	        ##EDC## SetBin SoftBins.b21200078_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE3_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE3;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200078_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE3_6;
	        ##EDC## SetBin SoftBins.b21200078_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE3_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE3;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200078_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE3_7;
	        ##EDC## SetBin SoftBins.b21200078_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE3_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE3;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200078_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE3_8;
	        ##EDC## SetBin SoftBins.b21200078_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE3_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE3;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200078_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE3_9;
	        ##EDC## SetBin SoftBins.b21200078_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_BISR_CORE3_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE3;
        }
	}
	DUTFlowItem LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE3 LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200079_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE3_0;
	        ##EDC## SetBin SoftBins.b21200079_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE3_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200079_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE3_2;
	        ##EDC## SetBin SoftBins.b21200079_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE3_SHARED_BIN;
			Return 1;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200079_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE3_3;
	        ##EDC## SetBin SoftBins.b21200079_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE3_SHARED_BIN;
			Return 1;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200079_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE3_4;
	        ##EDC## SetBin SoftBins.b21200079_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE3_SHARED_BIN;
			Return 1;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200079_fail_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE3_5;
	        ##EDC## SetBin SoftBins.b21200079_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_RASTER_CORE3_SHARED_BIN;
			Return 1;
        }
	}
}
DUTFlow VFDM
{
	DUTFlowItem SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC0MLC0R SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC0MLC0R @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200100_fail_SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC0MLC0R_0;
	        ##EDC## SetBin SoftBins.b61200100_fail_ARR_CORE_SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC0MLC0R_SHARED_BIN;
			GoTo SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC0MLC1R;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC0MLC1R;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC0MLC1R;
		}
	}
	DUTFlowItem SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC0MLC1R SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC0MLC1R @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200101_fail_SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC0MLC1R_0;
	        ##EDC## SetBin SoftBins.b61200101_fail_ARR_CORE_SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC0MLC1R_SHARED_BIN;
			GoTo SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC1MLC0R;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC1MLC0R;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC1MLC0R;
		}
	}
	DUTFlowItem SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC1MLC0R SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC1MLC0R @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200102_fail_SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC1MLC0R_0;
	        ##EDC## SetBin SoftBins.b61200102_fail_ARR_CORE_SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC1MLC0R_SHARED_BIN;
			GoTo SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC1MLC1R;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC1MLC1R;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC1MLC1R;
		}
	}
	DUTFlowItem SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC1MLC1R SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC1MLC1R @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200103_fail_SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC1MLC1R_0;
	        ##EDC## SetBin SoftBins.b61200103_fail_ARR_CORE_SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC1MLC1R_SHARED_BIN;
			GoTo SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC2MLC0R;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC2MLC0R;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC2MLC0R;
		}
	}
	DUTFlowItem SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC2MLC0R SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC2MLC0R @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200104_fail_SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC2MLC0R_0;
	        ##EDC## SetBin SoftBins.b61200104_fail_ARR_CORE_SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC2MLC0R_SHARED_BIN;
			GoTo SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC2MLC1R;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC2MLC1R;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC2MLC1R;
		}
	}
	DUTFlowItem SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC2MLC1R SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC2MLC1R @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200105_fail_SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC2MLC1R_0;
	        ##EDC## SetBin SoftBins.b61200105_fail_ARR_CORE_SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC2MLC1R_SHARED_BIN;
			GoTo SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC3MLC0R;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC3MLC0R;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC3MLC0R;
		}
	}
	DUTFlowItem SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC3MLC0R SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC3MLC0R @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200106_fail_SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC3MLC0R_0;
	        ##EDC## SetBin SoftBins.b61200106_fail_ARR_CORE_SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC3MLC0R_SHARED_BIN;
			GoTo SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC3MLC1R;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC3MLC1R;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC3MLC1R;
		}
	}
	DUTFlowItem SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC3MLC1R SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC3MLC1R @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200107_fail_SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC3MLC1R_0;
	        ##EDC## SetBin SoftBins.b61200107_fail_ARR_CORE_SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC3MLC1R_SHARED_BIN;
			GoTo SSA_CORE_VFDM_E_BEGIN_TITO_VCCSA_LFM_X_SC0PMUCR;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VFDM_E_BEGIN_TITO_VCCSA_LFM_X_SC0PMUCR;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VFDM_E_BEGIN_TITO_VCCSA_LFM_X_SC0PMUCR;
		}
	}
	DUTFlowItem SSA_CORE_VFDM_E_BEGIN_TITO_VCCSA_LFM_X_SC0PMUCR SSA_CORE_VFDM_E_BEGIN_TITO_VCCSA_LFM_X_SC0PMUCR @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200108_fail_SSA_CORE_VFDM_E_BEGIN_TITO_VCCSA_LFM_X_SC0PMUCR_0;
	        ##EDC## SetBin SoftBins.b61200108_fail_ARR_CORE_SSA_CORE_VFDM_E_BEGIN_TITO_VCCSA_LFM_X_SC0PMUCR_SHARED_BIN;
			GoTo SSA_CORE_VFDM_E_BEGIN_TITO_VCCSA_LFM_X_SC1PMUCR;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VFDM_E_BEGIN_TITO_VCCSA_LFM_X_SC1PMUCR;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VFDM_E_BEGIN_TITO_VCCSA_LFM_X_SC1PMUCR;
		}
	}
	DUTFlowItem SSA_CORE_VFDM_E_BEGIN_TITO_VCCSA_LFM_X_SC1PMUCR SSA_CORE_VFDM_E_BEGIN_TITO_VCCSA_LFM_X_SC1PMUCR @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200109_fail_SSA_CORE_VFDM_E_BEGIN_TITO_VCCSA_LFM_X_SC1PMUCR_0;
	        ##EDC## SetBin SoftBins.b61200109_fail_ARR_CORE_SSA_CORE_VFDM_E_BEGIN_TITO_VCCSA_LFM_X_SC1PMUCR_SHARED_BIN;
			GoTo SSA_CORE_VFDM_E_BEGIN_TITO_VCCSA_LFM_X_SC2PMUCR;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VFDM_E_BEGIN_TITO_VCCSA_LFM_X_SC2PMUCR;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VFDM_E_BEGIN_TITO_VCCSA_LFM_X_SC2PMUCR;
		}
	}
	DUTFlowItem SSA_CORE_VFDM_E_BEGIN_TITO_VCCSA_LFM_X_SC2PMUCR SSA_CORE_VFDM_E_BEGIN_TITO_VCCSA_LFM_X_SC2PMUCR @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200110_fail_SSA_CORE_VFDM_E_BEGIN_TITO_VCCSA_LFM_X_SC2PMUCR_0;
	        ##EDC## SetBin SoftBins.b61200110_fail_ARR_CORE_SSA_CORE_VFDM_E_BEGIN_TITO_VCCSA_LFM_X_SC2PMUCR_SHARED_BIN;
			GoTo SSA_CORE_VFDM_E_BEGIN_TITO_VCCSA_LFM_X_SC3PMUCR;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VFDM_E_BEGIN_TITO_VCCSA_LFM_X_SC3PMUCR;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VFDM_E_BEGIN_TITO_VCCSA_LFM_X_SC3PMUCR;
		}
	}
	DUTFlowItem SSA_CORE_VFDM_E_BEGIN_TITO_VCCSA_LFM_X_SC3PMUCR SSA_CORE_VFDM_E_BEGIN_TITO_VCCSA_LFM_X_SC3PMUCR @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200111_fail_SSA_CORE_VFDM_E_BEGIN_TITO_VCCSA_LFM_X_SC3PMUCR_0;
	        ##EDC## SetBin SoftBins.b61200111_fail_ARR_CORE_SSA_CORE_VFDM_E_BEGIN_TITO_VCCSA_LFM_X_SC3PMUCR_SHARED_BIN;
			GoTo LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC0RF0R;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC0RF0R;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC0RF0R;
		}
	}
	DUTFlowItem LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC0RF0R LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC0RF0R @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200112_fail_LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC0RF0R_0;
	        ##EDC## SetBin SoftBins.b21200112_fail_ARR_CORE_LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC0RF0R_SHARED_BIN;
			GoTo LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC1RF0R;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC1RF0R;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC1RF0R;
		}
	}
	DUTFlowItem LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC1RF0R LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC1RF0R @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200113_fail_LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC1RF0R_0;
	        ##EDC## SetBin SoftBins.b21200113_fail_ARR_CORE_LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC1RF0R_SHARED_BIN;
			GoTo LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC2RF0R;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC2RF0R;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC2RF0R;
		}
	}
	DUTFlowItem LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC2RF0R LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC2RF0R @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200114_fail_LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC2RF0R_0;
	        ##EDC## SetBin SoftBins.b21200114_fail_ARR_CORE_LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC2RF0R_SHARED_BIN;
			GoTo LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC3RF0R;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC3RF0R;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC3RF0R;
		}
	}
	DUTFlowItem LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC3RF0R LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC3RF0R @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200115_fail_LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC3RF0R_0;
	        ##EDC## SetBin SoftBins.b21200115_fail_ARR_CORE_LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC3RF0R_SHARED_BIN;
			GoTo LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC0RF1R;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC0RF1R;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC0RF1R;
		}
	}
	DUTFlowItem LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC0RF1R LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC0RF1R @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200116_fail_LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC0RF1R_0;
	        ##EDC## SetBin SoftBins.b21200116_fail_ARR_CORE_LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC0RF1R_SHARED_BIN;
			GoTo LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC1RF1R;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC1RF1R;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC1RF1R;
		}
	}
	DUTFlowItem LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC1RF1R LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC1RF1R @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200117_fail_LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC1RF1R_0;
	        ##EDC## SetBin SoftBins.b21200117_fail_ARR_CORE_LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC1RF1R_SHARED_BIN;
			GoTo LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC2RF1R;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC2RF1R;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC2RF1R;
		}
	}
	DUTFlowItem LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC2RF1R LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC2RF1R @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200118_fail_LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC2RF1R_0;
	        ##EDC## SetBin SoftBins.b21200118_fail_ARR_CORE_LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC2RF1R_SHARED_BIN;
			GoTo LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC3RF1R;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC3RF1R;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC3RF1R;
		}
	}
	DUTFlowItem LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC3RF1R LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC3RF1R @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200119_fail_LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC3RF1R_0;
	        ##EDC## SetBin SoftBins.b21200119_fail_ARR_CORE_LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_LFM_X_SC3RF1R_SHARED_BIN;
			GoTo LSA_CORE_UF_E_BEGIN_TITO_VCCIA_LFM_X_VFDM_UF;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_UF_E_BEGIN_TITO_VCCIA_LFM_X_VFDM_UF;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_UF_E_BEGIN_TITO_VCCIA_LFM_X_VFDM_UF;
		}
	}
	DUTFlowItem LSA_CORE_UF_E_BEGIN_TITO_VCCIA_LFM_X_VFDM_UF LSA_CORE_UF_E_BEGIN_TITO_VCCIA_LFM_X_VFDM_UF @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200120_fail_LSA_CORE_UF_E_BEGIN_TITO_VCCIA_LFM_X_VFDM_UF_0;
	        ##EDC## SetBin SoftBins.b21200120_fail_ARR_CORE_LSA_CORE_UF_E_BEGIN_TITO_VCCIA_LFM_X_VFDM_UF_SHARED_BIN;
			GoTo LSA_CORE_FUSECONFIG_E_BEGIN_TITO_VCCIA_LFM_X_REPAIR;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_FUSECONFIG_E_BEGIN_TITO_VCCIA_LFM_X_REPAIR;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_FUSECONFIG_E_BEGIN_TITO_VCCIA_LFM_X_REPAIR;
		}
	}
	DUTFlowItem LSA_CORE_FUSECONFIG_E_BEGIN_TITO_VCCIA_LFM_X_REPAIR LSA_CORE_FUSECONFIG_E_BEGIN_TITO_VCCIA_LFM_X_REPAIR @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200121_fail_LSA_CORE_FUSECONFIG_E_BEGIN_TITO_VCCIA_LFM_X_REPAIR_0;
	        ##EDC## SetBin SoftBins.b21200121_fail_ARR_CORE_LSA_CORE_FUSECONFIG_E_BEGIN_TITO_VCCIA_LFM_X_REPAIR_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow POSTREPAIR
{
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE0 SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200140_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE0_0;
	        ##EDC## SetBin SoftBins.b61200140_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE2;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE2;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE2;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE2;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200140_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE0_5;
	        ##EDC## SetBin SoftBins.b61200140_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE1;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200140_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE0_6;
	        ##EDC## SetBin SoftBins.b61200140_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE1;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200140_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE0_7;
	        ##EDC## SetBin SoftBins.b61200140_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE1;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200140_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE0_8;
	        ##EDC## SetBin SoftBins.b61200140_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE1;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE1 SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200141_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE1_0;
	        ##EDC## SetBin SoftBins.b61200141_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE3;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE3;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE3;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE3;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200141_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE1_5;
	        ##EDC## SetBin SoftBins.b61200141_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE2;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200141_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE1_6;
	        ##EDC## SetBin SoftBins.b61200141_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE2;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200141_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE1_7;
	        ##EDC## SetBin SoftBins.b61200141_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE2;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200141_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE1_8;
	        ##EDC## SetBin SoftBins.b61200141_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE2;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE2 SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200142_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE2_0;
	        ##EDC## SetBin SoftBins.b61200142_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE0;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE0;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE0;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE0;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200142_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE2_5;
	        ##EDC## SetBin SoftBins.b61200142_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE3;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200142_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE2_6;
	        ##EDC## SetBin SoftBins.b61200142_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE3;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200142_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE2_7;
	        ##EDC## SetBin SoftBins.b61200142_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE3;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200142_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE2_8;
	        ##EDC## SetBin SoftBins.b61200142_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE3;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE3 SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200143_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE3_0;
	        ##EDC## SetBin SoftBins.b61200143_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE1;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200143_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE3_5;
	        ##EDC## SetBin SoftBins.b61200143_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE0;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200143_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE3_6;
	        ##EDC## SetBin SoftBins.b61200143_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE0;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200143_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE3_7;
	        ##EDC## SetBin SoftBins.b61200143_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE0;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200143_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE3_8;
	        ##EDC## SetBin SoftBins.b61200143_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_0_POSTHRY_CORE3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE0;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE0 SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200144_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE0_0;
	        ##EDC## SetBin SoftBins.b61200144_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE2;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE2;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE2;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE2;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200144_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE0_5;
	        ##EDC## SetBin SoftBins.b61200144_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE1;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200144_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE0_6;
	        ##EDC## SetBin SoftBins.b61200144_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE1;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200144_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE0_7;
	        ##EDC## SetBin SoftBins.b61200144_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE1;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200144_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE0_8;
	        ##EDC## SetBin SoftBins.b61200144_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE1;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE1 SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200145_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE1_0;
	        ##EDC## SetBin SoftBins.b61200145_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE3;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE3;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE3;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE3;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200145_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE1_5;
	        ##EDC## SetBin SoftBins.b61200145_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE2;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200145_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE1_6;
	        ##EDC## SetBin SoftBins.b61200145_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE2;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200145_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE1_7;
	        ##EDC## SetBin SoftBins.b61200145_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE2;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200145_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE1_8;
	        ##EDC## SetBin SoftBins.b61200145_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE2;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE2 SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200146_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE2_0;
	        ##EDC## SetBin SoftBins.b61200146_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE0;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE0;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE0;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE0;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200146_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE2_5;
	        ##EDC## SetBin SoftBins.b61200146_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE3;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200146_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE2_6;
	        ##EDC## SetBin SoftBins.b61200146_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE3;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200146_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE2_7;
	        ##EDC## SetBin SoftBins.b61200146_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE3;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200146_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE2_8;
	        ##EDC## SetBin SoftBins.b61200146_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE3;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE3 SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200147_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE3_0;
	        ##EDC## SetBin SoftBins.b61200147_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE1;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200147_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE3_5;
	        ##EDC## SetBin SoftBins.b61200147_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE0;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200147_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE3_6;
	        ##EDC## SetBin SoftBins.b61200147_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE0;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200147_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE3_7;
	        ##EDC## SetBin SoftBins.b61200147_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE0;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200147_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE3_8;
	        ##EDC## SetBin SoftBins.b61200147_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_1_POSTHRY_CORE3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE0;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE0 SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200148_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE0_0;
	        ##EDC## SetBin SoftBins.b61200148_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE2;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE2;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE2;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE2;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200148_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE0_5;
	        ##EDC## SetBin SoftBins.b61200148_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE1;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200148_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE0_6;
	        ##EDC## SetBin SoftBins.b61200148_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE1;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200148_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE0_7;
	        ##EDC## SetBin SoftBins.b61200148_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE1;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200148_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE0_8;
	        ##EDC## SetBin SoftBins.b61200148_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE1;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE1 SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200149_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE1_0;
	        ##EDC## SetBin SoftBins.b61200149_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE3;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE3;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE3;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE3;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200149_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE1_5;
	        ##EDC## SetBin SoftBins.b61200149_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE2;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200149_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE1_6;
	        ##EDC## SetBin SoftBins.b61200149_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE2;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200149_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE1_7;
	        ##EDC## SetBin SoftBins.b61200149_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE2;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200149_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE1_8;
	        ##EDC## SetBin SoftBins.b61200149_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE2;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE2 SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200150_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE2_0;
	        ##EDC## SetBin SoftBins.b61200150_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE0;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE0;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE0;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE0;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200150_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE2_5;
	        ##EDC## SetBin SoftBins.b61200150_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE3;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200150_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE2_6;
	        ##EDC## SetBin SoftBins.b61200150_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE3;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200150_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE2_7;
	        ##EDC## SetBin SoftBins.b61200150_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE3;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200150_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE2_8;
	        ##EDC## SetBin SoftBins.b61200150_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE3;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE3 SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200151_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE3_0;
	        ##EDC## SetBin SoftBins.b61200151_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE3_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE1;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200151_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE3_5;
	        ##EDC## SetBin SoftBins.b61200151_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE3_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE0;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200151_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE3_6;
	        ##EDC## SetBin SoftBins.b61200151_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE3_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE0;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200151_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE3_7;
	        ##EDC## SetBin SoftBins.b61200151_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE3_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE0;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200151_fail_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE3_8;
	        ##EDC## SetBin SoftBins.b61200151_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_LFM_X_PMUCS_POSTHRY_CORE3_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE0;
        }
	}
	DUTFlowItem LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE0 LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200152_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE0_0;
	        ##EDC## SetBin SoftBins.b21200152_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE0_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE2;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE2;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE2;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE2;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200152_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE0_5;
	        ##EDC## SetBin SoftBins.b21200152_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE0_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE1;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200152_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE0_6;
	        ##EDC## SetBin SoftBins.b21200152_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE0_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE1;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200152_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE0_7;
	        ##EDC## SetBin SoftBins.b21200152_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE0_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE1;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200152_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE0_8;
	        ##EDC## SetBin SoftBins.b21200152_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE0_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE1;
        }
	}
	DUTFlowItem LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE1 LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200153_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE1_0;
	        ##EDC## SetBin SoftBins.b21200153_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE1_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE3;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE3;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE3;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE3;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200153_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE1_5;
	        ##EDC## SetBin SoftBins.b21200153_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE1_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE2;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200153_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE1_6;
	        ##EDC## SetBin SoftBins.b21200153_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE1_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE2;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200153_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE1_7;
	        ##EDC## SetBin SoftBins.b21200153_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE1_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE2;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200153_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE1_8;
	        ##EDC## SetBin SoftBins.b21200153_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE1_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE2;
        }
	}
	DUTFlowItem LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE2 LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200154_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE2_0;
	        ##EDC## SetBin SoftBins.b21200154_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE2_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE0;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE0;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE0;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE0;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200154_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE2_5;
	        ##EDC## SetBin SoftBins.b21200154_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE2_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE3;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200154_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE2_6;
	        ##EDC## SetBin SoftBins.b21200154_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE2_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE3;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200154_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE2_7;
	        ##EDC## SetBin SoftBins.b21200154_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE2_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE3;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200154_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE2_8;
	        ##EDC## SetBin SoftBins.b21200154_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE2_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE3;
        }
	}
	DUTFlowItem LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE3 LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200155_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE3_0;
	        ##EDC## SetBin SoftBins.b21200155_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE3_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE1;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200155_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE3_5;
	        ##EDC## SetBin SoftBins.b21200155_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE3_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE0;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200155_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE3_6;
	        ##EDC## SetBin SoftBins.b21200155_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE3_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE0;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200155_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE3_7;
	        ##EDC## SetBin SoftBins.b21200155_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE3_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE0;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200155_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE3_8;
	        ##EDC## SetBin SoftBins.b21200155_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE3_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE0;
        }
	}
	DUTFlowItem LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE0 LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200156_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE0_0;
	        ##EDC## SetBin SoftBins.b21200156_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE0_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE2;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE2;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE2;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE2;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200156_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE0_5;
	        ##EDC## SetBin SoftBins.b21200156_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE0_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE1;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200156_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE0_6;
	        ##EDC## SetBin SoftBins.b21200156_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE0_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE1;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200156_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE0_7;
	        ##EDC## SetBin SoftBins.b21200156_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE0_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE1;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200156_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE0_8;
	        ##EDC## SetBin SoftBins.b21200156_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE0_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE1;
        }
	}
	DUTFlowItem LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE1 LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200157_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE1_0;
	        ##EDC## SetBin SoftBins.b21200157_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE1_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE3;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE3;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE3;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE3;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200157_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE1_5;
	        ##EDC## SetBin SoftBins.b21200157_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE1_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE2;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200157_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE1_6;
	        ##EDC## SetBin SoftBins.b21200157_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE1_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE2;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200157_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE1_7;
	        ##EDC## SetBin SoftBins.b21200157_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE1_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE2;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200157_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE1_8;
	        ##EDC## SetBin SoftBins.b21200157_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE1_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE2;
        }
	}
	DUTFlowItem LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE2 LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200158_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE2_0;
	        ##EDC## SetBin SoftBins.b21200158_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE2_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_AUX_E_BEGIN_TITO_VCCIA_LFM_X_MLC_SRAM_SAMPLER_FAIL;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_AUX_E_BEGIN_TITO_VCCIA_LFM_X_MLC_SRAM_SAMPLER_FAIL;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_AUX_E_BEGIN_TITO_VCCIA_LFM_X_MLC_SRAM_SAMPLER_FAIL;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_AUX_E_BEGIN_TITO_VCCIA_LFM_X_MLC_SRAM_SAMPLER_FAIL;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200158_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE2_5;
	        ##EDC## SetBin SoftBins.b21200158_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE2_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE3;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200158_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE2_6;
	        ##EDC## SetBin SoftBins.b21200158_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE2_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE3;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200158_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE2_7;
	        ##EDC## SetBin SoftBins.b21200158_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE2_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE3;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200158_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE2_8;
	        ##EDC## SetBin SoftBins.b21200158_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE2_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE3;
        }
	}
	DUTFlowItem LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE3 LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200159_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE3_0;
	        ##EDC## SetBin SoftBins.b21200159_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE3_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			Return 1;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200159_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE3_5;
	        ##EDC## SetBin SoftBins.b21200159_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE3_SHARED_BIN;
			Return 1;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200159_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE3_6;
	        ##EDC## SetBin SoftBins.b21200159_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE3_SHARED_BIN;
			Return 1;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200159_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE3_7;
	        ##EDC## SetBin SoftBins.b21200159_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE3_SHARED_BIN;
			Return 1;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200159_fail_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE3_8;
	        ##EDC## SetBin SoftBins.b21200159_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE3_SHARED_BIN;
			Return 1;
        }
	}
	DUTFlowItem SSA_CORE_AUX_E_BEGIN_TITO_VCCIA_LFM_X_MLC_SRAM_SAMPLER_FAIL SSA_CORE_AUX_E_BEGIN_TITO_VCCIA_LFM_X_MLC_SRAM_SAMPLER_FAIL @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200160_fail_SSA_CORE_AUX_E_BEGIN_TITO_VCCIA_LFM_X_MLC_SRAM_SAMPLER_FAIL_0;
	        ##EDC## SetBin SoftBins.b21200160_fail_ARR_CORE_SSA_CORE_AUX_E_BEGIN_TITO_VCCIA_LFM_X_MLC_SRAM_SAMPLER_FAIL_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow ARR_CORE_BEGIN @BEGIN_SubFlow
{
    DUTFlowItem NON_REPAIRABLE NON_REPAIRABLE
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			GoTo PREREPAIR;
		}
		Result 1
		{
			Property PassFail = "Pass";
			GoTo PREREPAIR;
		}
	}
    DUTFlowItem PREREPAIR PREREPAIR
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			GoTo VFDM;
		}
		Result 1
		{
			Property PassFail = "Pass";
			GoTo VFDM;
		}
	}
    DUTFlowItem VFDM VFDM
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			GoTo POSTREPAIR;
		}
		Result 1
		{
			Property PassFail = "Pass";
			GoTo POSTREPAIR;
		}
	}
    DUTFlowItem POSTREPAIR POSTREPAIR
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			Return 1;
		}
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow ARR_CORE_PREHVQK @PREHVQK_SubFlow
{
	DUTFlowItem SSA_CORE_VMIN_E_PREHVQK_TITO_VCCIA_LFM_X_MLC_SRAM SSA_CORE_VMIN_E_PREHVQK_TITO_VCCIA_LFM_X_MLC_SRAM @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210200_fail_SSA_CORE_VMIN_E_PREHVQK_TITO_VCCIA_LFM_X_MLC_SRAM_0;
	        ##EDC## SetBin SoftBins.b61210200_fail_ARR_CORE_SSA_CORE_VMIN_E_PREHVQK_TITO_VCCIA_LFM_X_MLC_SRAM_SHARED_BIN;
			GoTo LSA_CORE_VMIN_E_PREHVQK_TITO_VCCIA_LFM_X_MLC_RF;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_VMIN_E_PREHVQK_TITO_VCCIA_LFM_X_MLC_RF;
		}
	}
	DUTFlowItem LSA_CORE_VMIN_E_PREHVQK_TITO_VCCIA_LFM_X_MLC_RF LSA_CORE_VMIN_E_PREHVQK_TITO_VCCIA_LFM_X_MLC_RF @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210201_fail_LSA_CORE_VMIN_E_PREHVQK_TITO_VCCIA_LFM_X_MLC_RF_0;
	        ##EDC## SetBin SoftBins.b21210201_fail_ARR_CORE_LSA_CORE_VMIN_E_PREHVQK_TITO_VCCIA_LFM_X_MLC_RF_SHARED_BIN;
			GoTo LSA_CORE_VMIN_E_PREHVQK_TITO_VCCIA_LFM_X_RF_ALL;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_VMIN_E_PREHVQK_TITO_VCCIA_LFM_X_RF_ALL;
		}
	}
	DUTFlowItem LSA_CORE_VMIN_E_PREHVQK_TITO_VCCIA_LFM_X_RF_ALL LSA_CORE_VMIN_E_PREHVQK_TITO_VCCIA_LFM_X_RF_ALL @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210203_fail_LSA_CORE_VMIN_E_PREHVQK_TITO_VCCIA_LFM_X_RF_ALL_0;
	        ##EDC## SetBin SoftBins.b21210203_fail_ARR_CORE_LSA_CORE_VMIN_E_PREHVQK_TITO_VCCIA_LFM_X_RF_ALL_SHARED_BIN;
			GoTo ROM_CORE_VMIN_E_PREHVQK_TITO_VCCIA_LFM_X_ROM;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo ROM_CORE_VMIN_E_PREHVQK_TITO_VCCIA_LFM_X_ROM;
		}
	}
	DUTFlowItem ROM_CORE_VMIN_E_PREHVQK_TITO_VCCIA_LFM_X_ROM ROM_CORE_VMIN_E_PREHVQK_TITO_VCCIA_LFM_X_ROM @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210204_fail_ROM_CORE_VMIN_E_PREHVQK_TITO_VCCIA_LFM_X_ROM_0;
	        ##EDC## SetBin SoftBins.b21210204_fail_ARR_CORE_ROM_CORE_VMIN_E_PREHVQK_TITO_VCCIA_LFM_X_ROM_SHARED_BIN;
			GoTo SSA_CORE_VMIN_E_PREHVQK_TITO_VCCSA_LFM_X_PMUCS;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VMIN_E_PREHVQK_TITO_VCCSA_LFM_X_PMUCS;
		}
	}
	DUTFlowItem SSA_CORE_VMIN_E_PREHVQK_TITO_VCCSA_LFM_X_PMUCS SSA_CORE_VMIN_E_PREHVQK_TITO_VCCSA_LFM_X_PMUCS @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210205_fail_SSA_CORE_VMIN_E_PREHVQK_TITO_VCCSA_LFM_X_PMUCS_0;
	        ##EDC## SetBin SoftBins.b61210205_fail_ARR_CORE_SSA_CORE_VMIN_E_PREHVQK_TITO_VCCSA_LFM_X_PMUCS_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow ARR_CORE_STRESS @STRESS_SubFlow
{
	DUTFlowItem XSA_CORE_HVQK_E_STRESS_TITO_VCCIA_LFM_X_MBIST_ALL XSA_CORE_HVQK_E_STRESS_TITO_VCCIA_LFM_X_MBIST_ALL @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n17610300_fail_XSA_CORE_HVQK_E_STRESS_TITO_VCCIA_LFM_X_MBIST_ALL_0;
	        ##EDC## SetBin SoftBins.b17610300_fail_ARR_CORE_XSA_CORE_HVQK_E_STRESS_TITO_VCCIA_LFM_X_MBIST_ALL_SHARED_BIN;
			GoTo SSA_CORE_HVQK_E_STRESS_TITO_VCCSA_LFM_X_MBIST_PMUCS;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HVQK_E_STRESS_TITO_VCCSA_LFM_X_MBIST_PMUCS;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HVQK_E_STRESS_TITO_VCCSA_LFM_X_MBIST_PMUCS;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HVQK_E_STRESS_TITO_VCCSA_LFM_X_MBIST_PMUCS;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HVQK_E_STRESS_TITO_VCCSA_LFM_X_MBIST_PMUCS;
		}
	}
	DUTFlowItem SSA_CORE_HVQK_E_STRESS_TITO_VCCSA_LFM_X_MBIST_PMUCS SSA_CORE_HVQK_E_STRESS_TITO_VCCSA_LFM_X_MBIST_PMUCS @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n17610301_fail_SSA_CORE_HVQK_E_STRESS_TITO_VCCSA_LFM_X_MBIST_PMUCS_0;
	        ##EDC## SetBin SoftBins.b17610301_fail_ARR_CORE_SSA_CORE_HVQK_E_STRESS_TITO_VCCSA_LFM_X_MBIST_PMUCS_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow ARR_CORE_POSTHVQK @POSTHVQK_SubFlow
{
	DUTFlowItem SSA_CORE_VMIN_E_POSTHVQK_TITO_VCCIA_LFM_X_MLC_SRAM SSA_CORE_VMIN_E_POSTHVQK_TITO_VCCIA_LFM_X_MLC_SRAM @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210400_fail_SSA_CORE_VMIN_E_POSTHVQK_TITO_VCCIA_LFM_X_MLC_SRAM_0;
	        ##EDC## SetBin SoftBins.b61210400_fail_ARR_CORE_SSA_CORE_VMIN_E_POSTHVQK_TITO_VCCIA_LFM_X_MLC_SRAM_SHARED_BIN;
			GoTo LSA_CORE_VMIN_E_POSTHVQK_TITO_VCCIA_LFM_X_MLC_RF;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_VMIN_E_POSTHVQK_TITO_VCCIA_LFM_X_MLC_RF;
		}
	}
	DUTFlowItem LSA_CORE_VMIN_E_POSTHVQK_TITO_VCCIA_LFM_X_MLC_RF LSA_CORE_VMIN_E_POSTHVQK_TITO_VCCIA_LFM_X_MLC_RF @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210401_fail_LSA_CORE_VMIN_E_POSTHVQK_TITO_VCCIA_LFM_X_MLC_RF_0;
	        ##EDC## SetBin SoftBins.b21210401_fail_ARR_CORE_LSA_CORE_VMIN_E_POSTHVQK_TITO_VCCIA_LFM_X_MLC_RF_SHARED_BIN;
			GoTo LSA_CORE_VMIN_E_POSTHVQK_TITO_VCCIA_LFM_X_RF_ALL;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_VMIN_E_POSTHVQK_TITO_VCCIA_LFM_X_RF_ALL;
		}
	}
	DUTFlowItem LSA_CORE_VMIN_E_POSTHVQK_TITO_VCCIA_LFM_X_RF_ALL LSA_CORE_VMIN_E_POSTHVQK_TITO_VCCIA_LFM_X_RF_ALL @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210402_fail_LSA_CORE_VMIN_E_POSTHVQK_TITO_VCCIA_LFM_X_RF_ALL_0;
	        ##EDC## SetBin SoftBins.b21210402_fail_ARR_CORE_LSA_CORE_VMIN_E_POSTHVQK_TITO_VCCIA_LFM_X_RF_ALL_SHARED_BIN;
			GoTo ROM_CORE_VMIN_E_POSTHVQK_TITO_VCCIA_LFM_X_ROM;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo ROM_CORE_VMIN_E_POSTHVQK_TITO_VCCIA_LFM_X_ROM;
		}
	}
	DUTFlowItem ROM_CORE_VMIN_E_POSTHVQK_TITO_VCCIA_LFM_X_ROM ROM_CORE_VMIN_E_POSTHVQK_TITO_VCCIA_LFM_X_ROM @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210403_fail_ROM_CORE_VMIN_E_POSTHVQK_TITO_VCCIA_LFM_X_ROM_0;
	        ##EDC## SetBin SoftBins.b61210403_fail_ARR_CORE_ROM_CORE_VMIN_E_POSTHVQK_TITO_VCCIA_LFM_X_ROM_SHARED_BIN;
			GoTo SSA_CORE_VMIN_E_POSTHVQK_TITO_VCCSA_LFM_X_PMUCS;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VMIN_E_POSTHVQK_TITO_VCCSA_LFM_X_PMUCS;
		}
	}
	DUTFlowItem SSA_CORE_VMIN_E_POSTHVQK_TITO_VCCSA_LFM_X_PMUCS SSA_CORE_VMIN_E_POSTHVQK_TITO_VCCSA_LFM_X_PMUCS @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210404_fail_SSA_CORE_VMIN_E_POSTHVQK_TITO_VCCSA_LFM_X_PMUCS_0;
	        ##EDC## SetBin SoftBins.b61210404_fail_ARR_CORE_SSA_CORE_VMIN_E_POSTHVQK_TITO_VCCSA_LFM_X_PMUCS_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow KS
{
	DUTFlowItem SSA_CORE_KS_E_END_TITO_VCCIA_LFM_X_MLC_SRAM SSA_CORE_KS_E_END_TITO_VCCIA_LFM_X_MLC_SRAM @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61220500_fail_SSA_CORE_KS_E_END_TITO_VCCIA_LFM_X_MLC_SRAM_0;
	        ##EDC## SetBin SoftBins.b61220500_fail_ARR_CORE_SSA_CORE_KS_E_END_TITO_VCCIA_LFM_X_MLC_SRAM_SHARED_BIN;
			GoTo LSA_CORE_KS_E_END_TITO_VCCIA_LFM_X_MLC_RF;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_KS_E_END_TITO_VCCIA_LFM_X_MLC_RF;
		}
	}
	DUTFlowItem LSA_CORE_KS_E_END_TITO_VCCIA_LFM_X_MLC_RF LSA_CORE_KS_E_END_TITO_VCCIA_LFM_X_MLC_RF @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21220501_fail_LSA_CORE_KS_E_END_TITO_VCCIA_LFM_X_MLC_RF_0;
	        ##EDC## SetBin SoftBins.b21220501_fail_ARR_CORE_LSA_CORE_KS_E_END_TITO_VCCIA_LFM_X_MLC_RF_SHARED_BIN;
			GoTo LSA_CORE_KS_E_END_TITO_VCCIA_LFM_X_RF_ALL;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_KS_E_END_TITO_VCCIA_LFM_X_RF_ALL;
		}
	}
	DUTFlowItem LSA_CORE_KS_E_END_TITO_VCCIA_LFM_X_RF_ALL LSA_CORE_KS_E_END_TITO_VCCIA_LFM_X_RF_ALL @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21220502_fail_LSA_CORE_KS_E_END_TITO_VCCIA_LFM_X_RF_ALL_0;
	        ##EDC## SetBin SoftBins.b21220502_fail_ARR_CORE_LSA_CORE_KS_E_END_TITO_VCCIA_LFM_X_RF_ALL_SHARED_BIN;
			GoTo ROM_CORE_KS_E_END_TITO_VCCIA_LFM_X_ROM;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo ROM_CORE_KS_E_END_TITO_VCCIA_LFM_X_ROM;
		}
	}
	DUTFlowItem ROM_CORE_KS_E_END_TITO_VCCIA_LFM_X_ROM ROM_CORE_KS_E_END_TITO_VCCIA_LFM_X_ROM @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61220503_fail_ROM_CORE_KS_E_END_TITO_VCCIA_LFM_X_ROM_0;
	        ##EDC## SetBin SoftBins.b61220503_fail_ARR_CORE_ROM_CORE_KS_E_END_TITO_VCCIA_LFM_X_ROM_SHARED_BIN;
			GoTo SSA_CORE_KS_E_END_TITO_VCCSA_LFM_X_PMUCS;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_KS_E_END_TITO_VCCSA_LFM_X_PMUCS;
		}
	}
	DUTFlowItem SSA_CORE_KS_E_END_TITO_VCCSA_LFM_X_PMUCS SSA_CORE_KS_E_END_TITO_VCCSA_LFM_X_PMUCS @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61220504_fail_SSA_CORE_KS_E_END_TITO_VCCSA_LFM_X_PMUCS_0;
	        ##EDC## SetBin SoftBins.b61220504_fail_ARR_CORE_SSA_CORE_KS_E_END_TITO_VCCSA_LFM_X_PMUCS_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow VMAX
{
	DUTFlowItem SSA_CORE_VMAX_E_END_TITO_VCCIA_LFM_X_MLC_SRAM SSA_CORE_VMAX_E_END_TITO_VCCIA_LFM_X_MLC_SRAM @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n17610550_fail_SSA_CORE_VMAX_E_END_TITO_VCCIA_LFM_X_MLC_SRAM_0;
	        ##EDC## SetBin SoftBins.b17610550_fail_ARR_CORE_SSA_CORE_VMAX_E_END_TITO_VCCIA_LFM_X_MLC_SRAM_SHARED_BIN;
			GoTo LSA_CORE_VMAX_E_END_TITO_VCCIA_LFM_X_MLC_RF;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_VMAX_E_END_TITO_VCCIA_LFM_X_MLC_RF;
		}
	}
	DUTFlowItem LSA_CORE_VMAX_E_END_TITO_VCCIA_LFM_X_MLC_RF LSA_CORE_VMAX_E_END_TITO_VCCIA_LFM_X_MLC_RF @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n17210551_fail_LSA_CORE_VMAX_E_END_TITO_VCCIA_LFM_X_MLC_RF_0;
	        ##EDC## SetBin SoftBins.b17210551_fail_ARR_CORE_LSA_CORE_VMAX_E_END_TITO_VCCIA_LFM_X_MLC_RF_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow ARR_CORE_END @END_SubFlow
{
    DUTFlowItem KS KS
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			GoTo VMAX;
		}
		Result 1
		{
			Property PassFail = "Pass";
			GoTo VMAX;
		}
	}
    DUTFlowItem VMAX VMAX
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			Return 1;
		}
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}