variables:
  version: 0.4
  CIM_ARCHITECTURE: true
  # ===========================================================================
  # Specific to this architecture
  # ===========================================================================
  N_COLUMNS: 8
  N_ROWS: 2
  GLB_DEPTH_SCALE: 1
  N_WSPG: 3

  # ===========================================================================
  # Set by CiM Processor
  # ===========================================================================
  ARRAY_WORDLINES: Should have been set by ArrayProcessor.
  ARRAY_BITLINES: Should have been set by ArrayProcessor.
  ARRAY_PARALLEL_INPUTS: Should have been set by ArrayProcessor.
  ARRAY_PARALLEL_OUTPUTS: Should have been set by ArrayProcessor.
  ARRAY_PARALLEL_WEIGHTS: Should have been set by ArrayProcessor.

  # ===========================================================================
  # Encoding-dependent parameters
  # ===========================================================================
  ENCODED_INPUT_BITS: INPUT_BITS  # xnor takes an extra bit
  ENCODED_WEIGHT_BITS: WEIGHT_BITS
  ENCODED_OUTPUT_BITS: OUTPUT_BITS

  INPUT_ENCODING_FUNC: offset_encode_hist
  WEIGHT_ENCODING_FUNC: two_part_magnitude_encode_if_signed_hist

  # For accuracy model. Can in-array accumulation include signed values?
  # Signed accumulation not compatible with offset encoding (since offset
  # encoding makes values non-negative).
  SIGNED_SUM_ACROSS_INPUTS: false
  SIGNED_SUM_ACROSS_WEIGHTS: true

  # ===========================================================================
  # Architecture & CiM Array Structure
  # ===========================================================================
  CIM_UNIT_WIDTH_CELLS: 1
  CIM_UNIT_DEPTH_CELLS: 1
  BITS_PER_CELL: 8

  # ===========================================================================
  # Data Converters
  # ===========================================================================
  ADC_RESOLUTION: 8
  VOLTAGE_DAC_RESOLUTION: 8
  TEMPORAL_DAC_RESOLUTION: 1
  DAC_RESOLUTION: max(VOLTAGE_DAC_RESOLUTION, TEMPORAL_DAC_RESOLUTION)
  N_ADC_PER_BANK: N_COLUMNS

  # ===========================================================================
  # Hardware
  # ===========================================================================
  BASE_LATENCY: 0.2E-9 # ns per cycle
  LATENCY_SCALING_SCALE: 0.625 if scaling == "aggressive" else 1
  GLOBAL_CYCLE_SECONDS: BASE_LATENCY * LATENCY_SCALING_SCALE * VOLTAGE_LATENCY_SCALE
  READ_PULSE_WIDTH: GLOBAL_CYCLE_SECONDS
