m255
K4
z2
13
cModel Technology
Z0 dC:/questasim64_10.2c/examples
!s112 0.1
!i10d 8192
!i10e 25
!i10f 100
T_opt
Z1 VU?gDYXQ<9iia44ze_VoQI3
Z2 04 9 4 work testbench fast 0
Z3 =1-6c24087848a9-6565e19e-126-1654
Z4 o-quiet -auto_acc_if_foreign -work work +acc
Z5 n@_opt
Z6 OL;O;10.2c;57
Z7 dC:/questasim64_10.2c/examples
Z8 !s110 1701175710
vcounter
Z9 IGDV?=;e9BkncZ5UJi;SdS0
Z10 V`JN@9S9cnhjKRR_L]QIcM3
Z11 dD:/SEMICON_VERILOG_COURCES/week_7/timer_8bit
Z12 w1701663455
Z13 8D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/counter.v
Z14 FD:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/counter.v
L0 1
Z15 OL;L;10.2c;57
r1
31
Z16 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/counter.v|
Z17 o-work work -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
Z18 !s110 1701663458
Z19 !s100 g1j>5>l?LhiI8Imb^@0SE2
Z20 !s108 1701663458.420000
Z21 !s107 D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/counter.v|
!i10b 1
!s85 0
!i111 0
vdecoder
R18
Z22 !s100 fK2a18B4R2l[L:=M9LN>Q0
Z23 I<kB;lkVcmCjhj0Nk0Lf1@1
R10
R11
Z24 w1701171184
Z25 8D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/decoder.v
Z26 FD:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/decoder.v
L0 1
R15
r1
31
Z27 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/decoder.v|
R17
Z28 !s108 1701663458.466000
Z29 !s107 D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/decoder.v|
!i10b 1
!s85 0
!i111 0
vencoder
R18
Z30 !s100 SAG=:GbPY]hhEnIVc6AKg2
Z31 IF>:o7=T]ZhX5NJ2o=lXJQ0
R10
R11
Z32 w1700817073
Z33 8D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/encoder.v
Z34 FD:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/encoder.v
L0 1
R15
r1
31
Z35 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/encoder.v|
R17
Z36 !s108 1701663458.505000
Z37 !s107 D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/encoder.v|
!i10b 1
!s85 0
!i111 0
voverflow_detect
R18
Z38 !s100 7UFgET66^Dgc>X:YW>6LN2
Z39 Ig2H5RU:5DU45FWKLaaNL90
R10
R11
Z40 w1701620799
Z41 8D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/overflow_detect.v
Z42 FD:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/overflow_detect.v
L0 1
R15
r1
31
Z43 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/overflow_detect.v|
R17
Z44 !s108 1701663458.543000
Z45 !s107 D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/overflow_detect.v|
!i10b 1
!s85 0
!i111 0
vread_write_control
Z46 !s110 1701175693
Z47 IcJjD]LY[W8W^?MMg<F6Zb1
R10
Z48 dD:/SEMICON_VERILOG_COURCES/week_6/timer_8bit
Z49 w1700814931
Z50 8D:/SEMICON_VERILOG_COURCES/week_6/timer_8bit/rtl/read_write_control.v
Z51 FD:/SEMICON_VERILOG_COURCES/week_6/timer_8bit/rtl/read_write_control.v
L0 1
R15
r1
31
R17
Z52 !s100 =61_A5Be9D1iA>>X_l==50
Z53 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_6/timer_8bit/rtl/read_write_control.v|
Z54 !s108 1701175693.115000
Z55 !s107 D:/SEMICON_VERILOG_COURCES/week_6/timer_8bit/rtl/read_write_control.v|
!i10b 1
!s85 0
!i111 0
vregistor
R18
Z56 !s100 X<iEWmzl<?jGN:h:AU9Y43
Z57 I5H5HTlDUHb[iGN]JEGhW;1
R10
R11
Z58 w1701662977
Z59 8D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/registor.v
Z60 FD:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/registor.v
L0 1
R15
r1
31
Z61 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/registor.v|
R17
Z62 !s108 1701663458.620000
Z63 !s107 D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/registor.v|
!i10b 1
!s85 0
!i111 0
vregistor_control
R18
Z64 !s100 AeLIk_[JBJRV5FLO><5Ih3
Z65 IkddC36mC?f>_<FIOlF^hc2
R10
R11
Z66 w1701620388
Z67 8D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/register_control.v
Z68 FD:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/register_control.v
L0 1
R15
r1
31
Z69 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/register_control.v|
R17
Z70 !s108 1701663458.582000
Z71 !s107 D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/register_control.v|
!i10b 1
!s85 0
!i111 0
vselect_clock
R18
Z72 !s100 XADHUE0`;JW8:=G^FBRC33
Z73 IUL[PUK_id8j4MYHYoSlgM3
R10
R11
Z74 w1700806931
Z75 8D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/select_clock.v
Z76 FD:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/select_clock.v
L0 1
R15
r1
31
Z77 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/select_clock.v|
R17
Z78 !s108 1701663458.662000
Z79 !s107 D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/select_clock.v|
!i10b 1
!s85 0
!i111 0
vtestbench
Z80 !s110 1701662263
Z81 I]^2l]gnCLh4UJebVWZdb=3
R10
R11
Z82 w1701175772
Z83 8D:/SEMICON_VERILOG_COURCES/week_6/timer_8bit/testbench/select_clk_tb.v
Z84 FD:/SEMICON_VERILOG_COURCES/week_6/timer_8bit/testbench/select_clk_tb.v
L0 3
R15
r1
31
Z85 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_6/timer_8bit/testbench/select_clk_tb.v|
R17
Z86 !s100 j;6OAO4cJ@[bJOkD;Jz=41
Z87 !s108 1701662263.661000
Z88 !s107 D:/SEMICON_VERILOG_COURCES/week_6/timer_8bit/testbench/select_clk_tb.v|
!i10b 1
!s85 0
!i111 0
vtimer
R18
Z89 !s100 [<P]A1^6V68n@^JKcCA`U3
Z90 I4:kOBKNDXHYE4RU:P_7U_3
R10
R11
Z91 w1701662365
Z92 8D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/timer.v
Z93 FD:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/timer.v
L0 1
R15
r1
31
Z94 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/timer.v|
R17
Z95 !s108 1701663458.700000
Z96 !s107 D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/timer.v|
!i10b 1
!s85 0
!i111 0
vtimer_pready
R18
Z97 !s100 NHz:ag9d29SPQon<PjF>]3
Z98 Ib@YQRSNHUOV3JY4b5A`H00
R10
R11
Z99 w1700816582
Z100 8D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/timer_pready.v
Z101 FD:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/timer_pready.v
L0 1
R15
r1
31
Z102 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/timer_pready.v|
R17
!i10b 1
!s85 0
Z103 !s108 1701663458.739000
Z104 !s107 D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/timer_pready.v|
!i111 0
vtimer_tb
R80
Z105 !s100 bQB[eCB92FoM[HN8faOW_1
Z106 IMj0aOLcln;JK[SjhLRbgW1
R10
R11
Z107 w1701171188
Z108 8D:/SEMICON_VERILOG_COURCES/week_6/timer_8bit/testbench/timer_tb.v
Z109 FD:/SEMICON_VERILOG_COURCES/week_6/timer_8bit/testbench/timer_tb.v
L0 1
R15
r1
31
Z110 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_6/timer_8bit/testbench/timer_tb.v|
R17
Z111 !s108 1701662263.458000
Z112 !s107 D:/SEMICON_VERILOG_COURCES/week_6/timer_8bit/testbench/timer_tb.v|
!i10b 1
!s85 0
!i111 0
vunderflow_detect
R18
!i10b 1
Z113 !s100 FWa4F]RNc8Q4EUGA0;Bb;2
Z114 INTdMWa1c3AH3?TgYiQ:7m3
R10
R11
Z115 w1701662350
Z116 8D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/underflow_detect.v
Z117 FD:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/underflow_detect.v
L0 1
R15
r1
!s85 0
31
!s108 1701663458.778000
!s107 D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/underflow_detect.v|
Z118 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/underflow_detect.v|
!i111 0
R17
