// Seed: 56615448
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_10 = 32'd12,
    parameter id_11 = 32'd86
) (
    input  wor  id_0,
    output wand id_1
);
  supply1 id_3 = 1;
  supply1 id_4;
  wire id_5, id_6;
  id_7 :
  assert property (@(posedge 1 ? 1 : 1 - id_4) 1)
  else begin
    $display;
  end
  module_0(
      id_4, id_6, id_7, id_3, id_6, id_4, id_6, id_5
  );
  wire id_8;
  wire id_9;
  assign id_8 = id_6;
  defparam id_10.id_11 = 1;
endmodule
