Analysis & Synthesis report for RS_RF_Sched
Mon May  6 13:36:39 2019
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for User Entity Instance: myRegister:\RRF:0:rrf_P_file
 10. Parameter Settings for User Entity Instance: myRegister:\RRF:1:rrf_P_file
 11. Parameter Settings for User Entity Instance: myRegister:\RRF:2:rrf_P_file
 12. Parameter Settings for User Entity Instance: myRegister:\RRF:3:rrf_P_file
 13. Parameter Settings for User Entity Instance: myRegister:\RRF:4:rrf_P_file
 14. Parameter Settings for User Entity Instance: myRegister:\RRF:5:rrf_P_file
 15. Parameter Settings for User Entity Instance: myRegister:\RRF:6:rrf_P_file
 16. Parameter Settings for User Entity Instance: myRegister:\RRF:7:rrf_P_file
 17. Parameter Settings for User Entity Instance: myRegister:\RRF:8:rrf_P_file
 18. Parameter Settings for User Entity Instance: myRegister:\RRF:9:rrf_P_file
 19. Parameter Settings for User Entity Instance: myRegister:\RRF:10:rrf_P_file
 20. Parameter Settings for User Entity Instance: myRegister:\RRF:11:rrf_P_file
 21. Parameter Settings for User Entity Instance: myRegister:\RRF:12:rrf_P_file
 22. Parameter Settings for User Entity Instance: myRegister:\RRF:13:rrf_P_file
 23. Parameter Settings for User Entity Instance: myRegister:\RRF:14:rrf_P_file
 24. Parameter Settings for User Entity Instance: myRegister:\RRF:15:rrf_P_file
 25. Parameter Settings for User Entity Instance: myRegister:\RRF:16:rrf_P_file
 26. Parameter Settings for User Entity Instance: myRegister:\RRF:17:rrf_P_file
 27. Parameter Settings for User Entity Instance: myRegister:\RRF:18:rrf_P_file
 28. Parameter Settings for User Entity Instance: myRegister:\RRF:19:rrf_P_file
 29. Parameter Settings for User Entity Instance: myRegister:\RRF:20:rrf_P_file
 30. Parameter Settings for User Entity Instance: myRegister:\RRF:21:rrf_P_file
 31. Parameter Settings for User Entity Instance: myRegister:\RRF:22:rrf_P_file
 32. Parameter Settings for User Entity Instance: myRegister:\RRF:23:rrf_P_file
 33. Parameter Settings for User Entity Instance: myRegister:\RRF:24:rrf_P_file
 34. Parameter Settings for User Entity Instance: myRegister:\RRF:25:rrf_P_file
 35. Parameter Settings for User Entity Instance: myRegister:\RRF:26:rrf_P_file
 36. Parameter Settings for User Entity Instance: myRegister:\RRF:27:rrf_P_file
 37. Parameter Settings for User Entity Instance: myRegister:\RRF:28:rrf_P_file
 38. Parameter Settings for User Entity Instance: myRegister:\RRF:29:rrf_P_file
 39. Parameter Settings for User Entity Instance: myRegister:\RRF:30:rrf_P_file
 40. Parameter Settings for User Entity Instance: myRegister:\RRF:31:rrf_P_file
 41. Port Connectivity Checks: "bit_register:\RRF:31:rrf_valid_file"
 42. Port Connectivity Checks: "bit_register:\RRF:31:rrf_busy_file"
 43. Port Connectivity Checks: "myRegister:\RRF:31:rrf_P_file"
 44. Port Connectivity Checks: "bit_register:\RRF:30:rrf_valid_file"
 45. Port Connectivity Checks: "bit_register:\RRF:30:rrf_busy_file"
 46. Port Connectivity Checks: "myRegister:\RRF:30:rrf_P_file"
 47. Port Connectivity Checks: "bit_register:\RRF:29:rrf_valid_file"
 48. Port Connectivity Checks: "bit_register:\RRF:29:rrf_busy_file"
 49. Port Connectivity Checks: "myRegister:\RRF:29:rrf_P_file"
 50. Port Connectivity Checks: "bit_register:\RRF:28:rrf_valid_file"
 51. Port Connectivity Checks: "bit_register:\RRF:28:rrf_busy_file"
 52. Port Connectivity Checks: "myRegister:\RRF:28:rrf_P_file"
 53. Port Connectivity Checks: "bit_register:\RRF:27:rrf_valid_file"
 54. Port Connectivity Checks: "bit_register:\RRF:27:rrf_busy_file"
 55. Port Connectivity Checks: "myRegister:\RRF:27:rrf_P_file"
 56. Port Connectivity Checks: "bit_register:\RRF:26:rrf_valid_file"
 57. Port Connectivity Checks: "bit_register:\RRF:26:rrf_busy_file"
 58. Port Connectivity Checks: "myRegister:\RRF:26:rrf_P_file"
 59. Port Connectivity Checks: "bit_register:\RRF:25:rrf_valid_file"
 60. Port Connectivity Checks: "bit_register:\RRF:25:rrf_busy_file"
 61. Port Connectivity Checks: "myRegister:\RRF:25:rrf_P_file"
 62. Port Connectivity Checks: "bit_register:\RRF:24:rrf_valid_file"
 63. Port Connectivity Checks: "bit_register:\RRF:24:rrf_busy_file"
 64. Port Connectivity Checks: "myRegister:\RRF:24:rrf_P_file"
 65. Port Connectivity Checks: "bit_register:\RRF:23:rrf_valid_file"
 66. Port Connectivity Checks: "bit_register:\RRF:23:rrf_busy_file"
 67. Port Connectivity Checks: "myRegister:\RRF:23:rrf_P_file"
 68. Port Connectivity Checks: "bit_register:\RRF:22:rrf_valid_file"
 69. Port Connectivity Checks: "bit_register:\RRF:22:rrf_busy_file"
 70. Port Connectivity Checks: "myRegister:\RRF:22:rrf_P_file"
 71. Port Connectivity Checks: "bit_register:\RRF:21:rrf_valid_file"
 72. Port Connectivity Checks: "bit_register:\RRF:21:rrf_busy_file"
 73. Port Connectivity Checks: "myRegister:\RRF:21:rrf_P_file"
 74. Port Connectivity Checks: "bit_register:\RRF:20:rrf_valid_file"
 75. Port Connectivity Checks: "bit_register:\RRF:20:rrf_busy_file"
 76. Port Connectivity Checks: "myRegister:\RRF:20:rrf_P_file"
 77. Port Connectivity Checks: "bit_register:\RRF:19:rrf_valid_file"
 78. Port Connectivity Checks: "bit_register:\RRF:19:rrf_busy_file"
 79. Port Connectivity Checks: "myRegister:\RRF:19:rrf_P_file"
 80. Port Connectivity Checks: "bit_register:\RRF:18:rrf_valid_file"
 81. Port Connectivity Checks: "bit_register:\RRF:18:rrf_busy_file"
 82. Port Connectivity Checks: "myRegister:\RRF:18:rrf_P_file"
 83. Port Connectivity Checks: "bit_register:\RRF:17:rrf_valid_file"
 84. Port Connectivity Checks: "bit_register:\RRF:17:rrf_busy_file"
 85. Port Connectivity Checks: "myRegister:\RRF:17:rrf_P_file"
 86. Port Connectivity Checks: "bit_register:\RRF:16:rrf_valid_file"
 87. Port Connectivity Checks: "bit_register:\RRF:16:rrf_busy_file"
 88. Port Connectivity Checks: "myRegister:\RRF:16:rrf_P_file"
 89. Port Connectivity Checks: "bit_register:\RRF:15:rrf_valid_file"
 90. Port Connectivity Checks: "bit_register:\RRF:15:rrf_busy_file"
 91. Port Connectivity Checks: "myRegister:\RRF:15:rrf_P_file"
 92. Port Connectivity Checks: "bit_register:\RRF:14:rrf_valid_file"
 93. Port Connectivity Checks: "bit_register:\RRF:14:rrf_busy_file"
 94. Port Connectivity Checks: "myRegister:\RRF:14:rrf_P_file"
 95. Port Connectivity Checks: "bit_register:\RRF:13:rrf_valid_file"
 96. Port Connectivity Checks: "bit_register:\RRF:13:rrf_busy_file"
 97. Port Connectivity Checks: "myRegister:\RRF:13:rrf_P_file"
 98. Port Connectivity Checks: "bit_register:\RRF:12:rrf_valid_file"
 99. Port Connectivity Checks: "bit_register:\RRF:12:rrf_busy_file"
100. Port Connectivity Checks: "myRegister:\RRF:12:rrf_P_file"
101. Port Connectivity Checks: "bit_register:\RRF:11:rrf_valid_file"
102. Port Connectivity Checks: "bit_register:\RRF:11:rrf_busy_file"
103. Port Connectivity Checks: "myRegister:\RRF:11:rrf_P_file"
104. Port Connectivity Checks: "bit_register:\RRF:10:rrf_valid_file"
105. Port Connectivity Checks: "bit_register:\RRF:10:rrf_busy_file"
106. Port Connectivity Checks: "myRegister:\RRF:10:rrf_P_file"
107. Port Connectivity Checks: "bit_register:\RRF:9:rrf_valid_file"
108. Port Connectivity Checks: "bit_register:\RRF:9:rrf_busy_file"
109. Port Connectivity Checks: "myRegister:\RRF:9:rrf_P_file"
110. Port Connectivity Checks: "bit_register:\RRF:8:rrf_valid_file"
111. Port Connectivity Checks: "bit_register:\RRF:8:rrf_busy_file"
112. Port Connectivity Checks: "myRegister:\RRF:8:rrf_P_file"
113. Port Connectivity Checks: "bit_register:\RRF:7:rrf_valid_file"
114. Port Connectivity Checks: "bit_register:\RRF:7:rrf_busy_file"
115. Port Connectivity Checks: "myRegister:\RRF:7:rrf_P_file"
116. Port Connectivity Checks: "bit_register:\RRF:6:rrf_valid_file"
117. Port Connectivity Checks: "bit_register:\RRF:6:rrf_busy_file"
118. Port Connectivity Checks: "myRegister:\RRF:6:rrf_P_file"
119. Port Connectivity Checks: "bit_register:\RRF:5:rrf_valid_file"
120. Port Connectivity Checks: "bit_register:\RRF:5:rrf_busy_file"
121. Port Connectivity Checks: "myRegister:\RRF:5:rrf_P_file"
122. Port Connectivity Checks: "bit_register:\RRF:4:rrf_valid_file"
123. Port Connectivity Checks: "bit_register:\RRF:4:rrf_busy_file"
124. Port Connectivity Checks: "myRegister:\RRF:4:rrf_P_file"
125. Port Connectivity Checks: "bit_register:\RRF:3:rrf_valid_file"
126. Port Connectivity Checks: "bit_register:\RRF:3:rrf_busy_file"
127. Port Connectivity Checks: "myRegister:\RRF:3:rrf_P_file"
128. Port Connectivity Checks: "bit_register:\RRF:2:rrf_valid_file"
129. Port Connectivity Checks: "bit_register:\RRF:2:rrf_busy_file"
130. Port Connectivity Checks: "myRegister:\RRF:2:rrf_P_file"
131. Port Connectivity Checks: "bit_register:\RRF:1:rrf_valid_file"
132. Port Connectivity Checks: "bit_register:\RRF:1:rrf_busy_file"
133. Port Connectivity Checks: "myRegister:\RRF:1:rrf_P_file"
134. Port Connectivity Checks: "bit_register:\RRF:0:rrf_valid_file"
135. Port Connectivity Checks: "bit_register:\RRF:0:rrf_busy_file"
136. Port Connectivity Checks: "myRegister:\RRF:0:rrf_P_file"
137. Elapsed Time Per Partition
138. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+-------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status         ; Successful - Mon May  6 13:36:39 2019      ;
; Quartus II 64-Bit Version           ; 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name                       ; RS_RF_Sched                                ;
; Top-level Entity Name               ; RS_RF_Sched                                ;
; Family                              ; Cyclone V                                  ;
; Logic utilization (in ALMs)         ; N/A                                        ;
; Total registers                     ; 64                                         ;
; Total pins                          ; 242                                        ;
; Total virtual pins                  ; 0                                          ;
; Total block memory bits             ; 0                                          ;
; Total DSP Blocks                    ; 0                                          ;
; Total HSSI RX PCSs                  ; 0                                          ;
; Total HSSI PMA RX Deserializers     ; 0                                          ;
; Total HSSI PMA RX ATT Deserializers ; 0                                          ;
; Total HSSI TX PCSs                  ; 0                                          ;
; Total HSSI PMA TX Serializers       ; 0                                          ;
; Total HSSI PMA TX ATT Serializers   ; 0                                          ;
; Total PLLs                          ; 0                                          ;
; Total DLLs                          ; 0                                          ;
+-------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; RS_RF_Sched        ; RS_RF_Sched        ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                       ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                ; Library ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------+---------+
; RS_RF_Sched.vhd                  ; yes             ; User VHDL File  ; /media/psf/mac-linux/GitHub/EE739_Superscalar/RS_RRF_Sched/RS_RF_Sched.vhd  ;         ;
; register.vhd                     ; yes             ; User VHDL File  ; /media/psf/mac-linux/GitHub/EE739_Superscalar/RS_RRF_Sched/register.vhd     ;         ;
; bit_register.vhd                 ; yes             ; User VHDL File  ; /media/psf/mac-linux/GitHub/EE739_Superscalar/RS_RRF_Sched/bit_register.vhd ;         ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 32        ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 64        ;
;     -- 7 input functions                    ; 0         ;
;     -- 6 input functions                    ; 0         ;
;     -- 5 input functions                    ; 0         ;
;     -- 4 input functions                    ; 0         ;
;     -- <=3 input functions                  ; 64        ;
;                                             ;           ;
; Dedicated logic registers                   ; 64        ;
;                                             ;           ;
; I/O pins                                    ; 242       ;
; Total DSP Blocks                            ; 0         ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 64        ;
; Total fan-out                               ; 690       ;
; Average fan-out                             ; 1.13      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                  ;
+------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------+--------------+
; Compilation Hierarchy Node               ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                              ; Library Name ;
+------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------+--------------+
; |RS_RF_Sched                             ; 64 (64)           ; 64 (0)       ; 0                 ; 0          ; 242  ; 0            ; |RS_RF_Sched                                     ;              ;
;    |bit_register:\RRF:0:rrf_busy_file|   ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:0:rrf_busy_file   ;              ;
;    |bit_register:\RRF:0:rrf_valid_file|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:0:rrf_valid_file  ;              ;
;    |bit_register:\RRF:10:rrf_busy_file|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:10:rrf_busy_file  ;              ;
;    |bit_register:\RRF:10:rrf_valid_file| ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:10:rrf_valid_file ;              ;
;    |bit_register:\RRF:11:rrf_busy_file|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:11:rrf_busy_file  ;              ;
;    |bit_register:\RRF:11:rrf_valid_file| ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:11:rrf_valid_file ;              ;
;    |bit_register:\RRF:12:rrf_busy_file|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:12:rrf_busy_file  ;              ;
;    |bit_register:\RRF:12:rrf_valid_file| ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:12:rrf_valid_file ;              ;
;    |bit_register:\RRF:13:rrf_busy_file|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:13:rrf_busy_file  ;              ;
;    |bit_register:\RRF:13:rrf_valid_file| ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:13:rrf_valid_file ;              ;
;    |bit_register:\RRF:14:rrf_busy_file|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:14:rrf_busy_file  ;              ;
;    |bit_register:\RRF:14:rrf_valid_file| ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:14:rrf_valid_file ;              ;
;    |bit_register:\RRF:15:rrf_busy_file|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:15:rrf_busy_file  ;              ;
;    |bit_register:\RRF:15:rrf_valid_file| ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:15:rrf_valid_file ;              ;
;    |bit_register:\RRF:16:rrf_busy_file|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:16:rrf_busy_file  ;              ;
;    |bit_register:\RRF:16:rrf_valid_file| ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:16:rrf_valid_file ;              ;
;    |bit_register:\RRF:17:rrf_busy_file|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:17:rrf_busy_file  ;              ;
;    |bit_register:\RRF:17:rrf_valid_file| ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:17:rrf_valid_file ;              ;
;    |bit_register:\RRF:18:rrf_busy_file|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:18:rrf_busy_file  ;              ;
;    |bit_register:\RRF:18:rrf_valid_file| ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:18:rrf_valid_file ;              ;
;    |bit_register:\RRF:19:rrf_busy_file|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:19:rrf_busy_file  ;              ;
;    |bit_register:\RRF:19:rrf_valid_file| ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:19:rrf_valid_file ;              ;
;    |bit_register:\RRF:1:rrf_busy_file|   ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:1:rrf_busy_file   ;              ;
;    |bit_register:\RRF:1:rrf_valid_file|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:1:rrf_valid_file  ;              ;
;    |bit_register:\RRF:20:rrf_busy_file|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:20:rrf_busy_file  ;              ;
;    |bit_register:\RRF:20:rrf_valid_file| ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:20:rrf_valid_file ;              ;
;    |bit_register:\RRF:21:rrf_busy_file|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:21:rrf_busy_file  ;              ;
;    |bit_register:\RRF:21:rrf_valid_file| ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:21:rrf_valid_file ;              ;
;    |bit_register:\RRF:22:rrf_busy_file|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:22:rrf_busy_file  ;              ;
;    |bit_register:\RRF:22:rrf_valid_file| ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:22:rrf_valid_file ;              ;
;    |bit_register:\RRF:23:rrf_busy_file|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:23:rrf_busy_file  ;              ;
;    |bit_register:\RRF:23:rrf_valid_file| ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:23:rrf_valid_file ;              ;
;    |bit_register:\RRF:24:rrf_busy_file|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:24:rrf_busy_file  ;              ;
;    |bit_register:\RRF:24:rrf_valid_file| ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:24:rrf_valid_file ;              ;
;    |bit_register:\RRF:25:rrf_busy_file|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:25:rrf_busy_file  ;              ;
;    |bit_register:\RRF:25:rrf_valid_file| ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:25:rrf_valid_file ;              ;
;    |bit_register:\RRF:26:rrf_busy_file|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:26:rrf_busy_file  ;              ;
;    |bit_register:\RRF:26:rrf_valid_file| ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:26:rrf_valid_file ;              ;
;    |bit_register:\RRF:27:rrf_busy_file|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:27:rrf_busy_file  ;              ;
;    |bit_register:\RRF:27:rrf_valid_file| ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:27:rrf_valid_file ;              ;
;    |bit_register:\RRF:28:rrf_busy_file|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:28:rrf_busy_file  ;              ;
;    |bit_register:\RRF:28:rrf_valid_file| ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:28:rrf_valid_file ;              ;
;    |bit_register:\RRF:29:rrf_busy_file|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:29:rrf_busy_file  ;              ;
;    |bit_register:\RRF:29:rrf_valid_file| ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:29:rrf_valid_file ;              ;
;    |bit_register:\RRF:2:rrf_busy_file|   ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:2:rrf_busy_file   ;              ;
;    |bit_register:\RRF:2:rrf_valid_file|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:2:rrf_valid_file  ;              ;
;    |bit_register:\RRF:30:rrf_busy_file|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:30:rrf_busy_file  ;              ;
;    |bit_register:\RRF:30:rrf_valid_file| ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:30:rrf_valid_file ;              ;
;    |bit_register:\RRF:31:rrf_busy_file|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:31:rrf_busy_file  ;              ;
;    |bit_register:\RRF:31:rrf_valid_file| ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:31:rrf_valid_file ;              ;
;    |bit_register:\RRF:3:rrf_busy_file|   ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:3:rrf_busy_file   ;              ;
;    |bit_register:\RRF:3:rrf_valid_file|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:3:rrf_valid_file  ;              ;
;    |bit_register:\RRF:4:rrf_busy_file|   ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:4:rrf_busy_file   ;              ;
;    |bit_register:\RRF:4:rrf_valid_file|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:4:rrf_valid_file  ;              ;
;    |bit_register:\RRF:5:rrf_busy_file|   ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:5:rrf_busy_file   ;              ;
;    |bit_register:\RRF:5:rrf_valid_file|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:5:rrf_valid_file  ;              ;
;    |bit_register:\RRF:6:rrf_busy_file|   ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:6:rrf_busy_file   ;              ;
;    |bit_register:\RRF:6:rrf_valid_file|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:6:rrf_valid_file  ;              ;
;    |bit_register:\RRF:7:rrf_busy_file|   ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:7:rrf_busy_file   ;              ;
;    |bit_register:\RRF:7:rrf_valid_file|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:7:rrf_valid_file  ;              ;
;    |bit_register:\RRF:8:rrf_busy_file|   ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:8:rrf_busy_file   ;              ;
;    |bit_register:\RRF:8:rrf_valid_file|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:8:rrf_valid_file  ;              ;
;    |bit_register:\RRF:9:rrf_busy_file|   ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:9:rrf_busy_file   ;              ;
;    |bit_register:\RRF:9:rrf_valid_file|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RS_RF_Sched|bit_register:\RRF:9:rrf_valid_file  ;              ;
+------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 64    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 64    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\RRF:0:rrf_P_file ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; data_length    ; 18    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\RRF:1:rrf_P_file ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; data_length    ; 18    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\RRF:2:rrf_P_file ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; data_length    ; 18    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\RRF:3:rrf_P_file ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; data_length    ; 18    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\RRF:4:rrf_P_file ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; data_length    ; 18    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\RRF:5:rrf_P_file ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; data_length    ; 18    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\RRF:6:rrf_P_file ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; data_length    ; 18    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\RRF:7:rrf_P_file ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; data_length    ; 18    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\RRF:8:rrf_P_file ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; data_length    ; 18    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\RRF:9:rrf_P_file ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; data_length    ; 18    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\RRF:10:rrf_P_file ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; data_length    ; 18    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\RRF:11:rrf_P_file ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; data_length    ; 18    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\RRF:12:rrf_P_file ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; data_length    ; 18    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\RRF:13:rrf_P_file ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; data_length    ; 18    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\RRF:14:rrf_P_file ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; data_length    ; 18    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\RRF:15:rrf_P_file ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; data_length    ; 18    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\RRF:16:rrf_P_file ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; data_length    ; 18    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\RRF:17:rrf_P_file ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; data_length    ; 18    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\RRF:18:rrf_P_file ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; data_length    ; 18    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\RRF:19:rrf_P_file ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; data_length    ; 18    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\RRF:20:rrf_P_file ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; data_length    ; 18    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\RRF:21:rrf_P_file ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; data_length    ; 18    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\RRF:22:rrf_P_file ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; data_length    ; 18    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\RRF:23:rrf_P_file ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; data_length    ; 18    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\RRF:24:rrf_P_file ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; data_length    ; 18    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\RRF:25:rrf_P_file ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; data_length    ; 18    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\RRF:26:rrf_P_file ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; data_length    ; 18    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\RRF:27:rrf_P_file ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; data_length    ; 18    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\RRF:28:rrf_P_file ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; data_length    ; 18    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\RRF:29:rrf_P_file ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; data_length    ; 18    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\RRF:30:rrf_P_file ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; data_length    ; 18    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\RRF:31:rrf_P_file ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; data_length    ; 18    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:31:rrf_valid_file" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                          ;
+------+-------+----------+---------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:31:rrf_busy_file" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                         ;
+------+-------+----------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myRegister:\RRF:31:rrf_P_file"                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:30:rrf_valid_file" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                          ;
+------+-------+----------+---------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:30:rrf_busy_file" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                         ;
+------+-------+----------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myRegister:\RRF:30:rrf_P_file"                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:29:rrf_valid_file" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                          ;
+------+-------+----------+---------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:29:rrf_busy_file" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                         ;
+------+-------+----------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myRegister:\RRF:29:rrf_P_file"                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:28:rrf_valid_file" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                          ;
+------+-------+----------+---------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:28:rrf_busy_file" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                         ;
+------+-------+----------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myRegister:\RRF:28:rrf_P_file"                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:27:rrf_valid_file" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                          ;
+------+-------+----------+---------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:27:rrf_busy_file" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                         ;
+------+-------+----------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myRegister:\RRF:27:rrf_P_file"                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:26:rrf_valid_file" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                          ;
+------+-------+----------+---------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:26:rrf_busy_file" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                         ;
+------+-------+----------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myRegister:\RRF:26:rrf_P_file"                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:25:rrf_valid_file" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                          ;
+------+-------+----------+---------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:25:rrf_busy_file" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                         ;
+------+-------+----------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myRegister:\RRF:25:rrf_P_file"                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:24:rrf_valid_file" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                          ;
+------+-------+----------+---------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:24:rrf_busy_file" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                         ;
+------+-------+----------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myRegister:\RRF:24:rrf_P_file"                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:23:rrf_valid_file" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                          ;
+------+-------+----------+---------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:23:rrf_busy_file" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                         ;
+------+-------+----------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myRegister:\RRF:23:rrf_P_file"                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:22:rrf_valid_file" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                          ;
+------+-------+----------+---------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:22:rrf_busy_file" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                         ;
+------+-------+----------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myRegister:\RRF:22:rrf_P_file"                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:21:rrf_valid_file" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                          ;
+------+-------+----------+---------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:21:rrf_busy_file" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                         ;
+------+-------+----------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myRegister:\RRF:21:rrf_P_file"                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:20:rrf_valid_file" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                          ;
+------+-------+----------+---------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:20:rrf_busy_file" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                         ;
+------+-------+----------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myRegister:\RRF:20:rrf_P_file"                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:19:rrf_valid_file" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                          ;
+------+-------+----------+---------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:19:rrf_busy_file" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                         ;
+------+-------+----------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myRegister:\RRF:19:rrf_P_file"                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:18:rrf_valid_file" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                          ;
+------+-------+----------+---------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:18:rrf_busy_file" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                         ;
+------+-------+----------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myRegister:\RRF:18:rrf_P_file"                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:17:rrf_valid_file" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                          ;
+------+-------+----------+---------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:17:rrf_busy_file" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                         ;
+------+-------+----------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myRegister:\RRF:17:rrf_P_file"                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:16:rrf_valid_file" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                          ;
+------+-------+----------+---------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:16:rrf_busy_file" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                         ;
+------+-------+----------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myRegister:\RRF:16:rrf_P_file"                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:15:rrf_valid_file" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                          ;
+------+-------+----------+---------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:15:rrf_busy_file" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                         ;
+------+-------+----------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myRegister:\RRF:15:rrf_P_file"                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:14:rrf_valid_file" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                          ;
+------+-------+----------+---------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:14:rrf_busy_file" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                         ;
+------+-------+----------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myRegister:\RRF:14:rrf_P_file"                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:13:rrf_valid_file" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                          ;
+------+-------+----------+---------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:13:rrf_busy_file" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                         ;
+------+-------+----------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myRegister:\RRF:13:rrf_P_file"                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:12:rrf_valid_file" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                          ;
+------+-------+----------+---------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:12:rrf_busy_file" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                         ;
+------+-------+----------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myRegister:\RRF:12:rrf_P_file"                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:11:rrf_valid_file" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                          ;
+------+-------+----------+---------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:11:rrf_busy_file" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                         ;
+------+-------+----------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myRegister:\RRF:11:rrf_P_file"                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:10:rrf_valid_file" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                          ;
+------+-------+----------+---------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:10:rrf_busy_file" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                         ;
+------+-------+----------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myRegister:\RRF:10:rrf_P_file"                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:9:rrf_valid_file" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                         ;
+------+-------+----------+--------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:9:rrf_busy_file" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                        ;
+------+-------+----------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myRegister:\RRF:9:rrf_P_file"                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:8:rrf_valid_file" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                         ;
+------+-------+----------+--------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:8:rrf_busy_file" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                        ;
+------+-------+----------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myRegister:\RRF:8:rrf_P_file"                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:7:rrf_valid_file" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                         ;
+------+-------+----------+--------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:7:rrf_busy_file" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                        ;
+------+-------+----------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myRegister:\RRF:7:rrf_P_file"                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:6:rrf_valid_file" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                         ;
+------+-------+----------+--------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:6:rrf_busy_file" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                        ;
+------+-------+----------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myRegister:\RRF:6:rrf_P_file"                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:5:rrf_valid_file" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                         ;
+------+-------+----------+--------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:5:rrf_busy_file" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                        ;
+------+-------+----------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myRegister:\RRF:5:rrf_P_file"                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:4:rrf_valid_file" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                         ;
+------+-------+----------+--------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:4:rrf_busy_file" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                        ;
+------+-------+----------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myRegister:\RRF:4:rrf_P_file"                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:3:rrf_valid_file" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                         ;
+------+-------+----------+--------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:3:rrf_busy_file" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                        ;
+------+-------+----------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myRegister:\RRF:3:rrf_P_file"                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:2:rrf_valid_file" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                         ;
+------+-------+----------+--------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:2:rrf_busy_file" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                        ;
+------+-------+----------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myRegister:\RRF:2:rrf_P_file"                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:1:rrf_valid_file" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                         ;
+------+-------+----------+--------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:1:rrf_busy_file" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                        ;
+------+-------+----------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myRegister:\RRF:1:rrf_P_file"                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:0:rrf_valid_file" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                         ;
+------+-------+----------+--------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "bit_register:\RRF:0:rrf_busy_file" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                        ;
+------+-------+----------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myRegister:\RRF:0:rrf_P_file"                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Mon May  6 13:36:37 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RS_RF_Sched -c RS_RF_Sched
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file RS_RF_Sched.vhd
    Info (12022): Found design unit 1: RS_RF_Sched-behave
    Info (12023): Found entity 1: RS_RF_Sched
Info (12021): Found 2 design units, including 1 entities, in source file register.vhd
    Info (12022): Found design unit 1: myRegister-behave
    Info (12023): Found entity 1: myRegister
Info (12021): Found 2 design units, including 1 entities, in source file bit_register.vhd
    Info (12022): Found design unit 1: bit_register-behave
    Info (12023): Found entity 1: bit_register
Info (12127): Elaborating entity "RS_RF_Sched" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at RS_RF_Sched.vhd(47): object "rrf_P_out" assigned a value but never read
Info (12128): Elaborating entity "myRegister" for hierarchy "myRegister:\RRF:0:rrf_P_file"
Info (12128): Elaborating entity "bit_register" for hierarchy "bit_register:\RRF:0:rrf_busy_file"
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 48 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "rrf_Awr1_in[0]"
    Warning (15610): No output dependent on input pin "rrf_Awr1_in[1]"
    Warning (15610): No output dependent on input pin "rrf_Awr1_in[2]"
    Warning (15610): No output dependent on input pin "rrf_Awr1_in[3]"
    Warning (15610): No output dependent on input pin "rrf_Awr1_in[4]"
    Warning (15610): No output dependent on input pin "rrf_Awr2_in[0]"
    Warning (15610): No output dependent on input pin "rrf_Awr2_in[1]"
    Warning (15610): No output dependent on input pin "rrf_Awr2_in[2]"
    Warning (15610): No output dependent on input pin "rrf_Awr2_in[3]"
    Warning (15610): No output dependent on input pin "rrf_Awr2_in[4]"
    Warning (15610): No output dependent on input pin "rrf_write1_in"
    Warning (15610): No output dependent on input pin "rrf_write2_in"
    Warning (15610): No output dependent on input pin "rrf_Data1_EX_in[0]"
    Warning (15610): No output dependent on input pin "rrf_Data1_EX_in[1]"
    Warning (15610): No output dependent on input pin "rrf_Data1_EX_in[2]"
    Warning (15610): No output dependent on input pin "rrf_Data1_EX_in[3]"
    Warning (15610): No output dependent on input pin "rrf_Data1_EX_in[4]"
    Warning (15610): No output dependent on input pin "rrf_Data1_EX_in[5]"
    Warning (15610): No output dependent on input pin "rrf_Data1_EX_in[6]"
    Warning (15610): No output dependent on input pin "rrf_Data1_EX_in[7]"
    Warning (15610): No output dependent on input pin "rrf_Data1_EX_in[8]"
    Warning (15610): No output dependent on input pin "rrf_Data1_EX_in[9]"
    Warning (15610): No output dependent on input pin "rrf_Data1_EX_in[10]"
    Warning (15610): No output dependent on input pin "rrf_Data1_EX_in[11]"
    Warning (15610): No output dependent on input pin "rrf_Data1_EX_in[12]"
    Warning (15610): No output dependent on input pin "rrf_Data1_EX_in[13]"
    Warning (15610): No output dependent on input pin "rrf_Data1_EX_in[14]"
    Warning (15610): No output dependent on input pin "rrf_Data1_EX_in[15]"
    Warning (15610): No output dependent on input pin "rrf_Data1_EX_in[16]"
    Warning (15610): No output dependent on input pin "rrf_Data1_EX_in[17]"
    Warning (15610): No output dependent on input pin "rrf_Data2_EX_in[0]"
    Warning (15610): No output dependent on input pin "rrf_Data2_EX_in[1]"
    Warning (15610): No output dependent on input pin "rrf_Data2_EX_in[2]"
    Warning (15610): No output dependent on input pin "rrf_Data2_EX_in[3]"
    Warning (15610): No output dependent on input pin "rrf_Data2_EX_in[4]"
    Warning (15610): No output dependent on input pin "rrf_Data2_EX_in[5]"
    Warning (15610): No output dependent on input pin "rrf_Data2_EX_in[6]"
    Warning (15610): No output dependent on input pin "rrf_Data2_EX_in[7]"
    Warning (15610): No output dependent on input pin "rrf_Data2_EX_in[8]"
    Warning (15610): No output dependent on input pin "rrf_Data2_EX_in[9]"
    Warning (15610): No output dependent on input pin "rrf_Data2_EX_in[10]"
    Warning (15610): No output dependent on input pin "rrf_Data2_EX_in[11]"
    Warning (15610): No output dependent on input pin "rrf_Data2_EX_in[12]"
    Warning (15610): No output dependent on input pin "rrf_Data2_EX_in[13]"
    Warning (15610): No output dependent on input pin "rrf_Data2_EX_in[14]"
    Warning (15610): No output dependent on input pin "rrf_Data2_EX_in[15]"
    Warning (15610): No output dependent on input pin "rrf_Data2_EX_in[16]"
    Warning (15610): No output dependent on input pin "rrf_Data2_EX_in[17]"
Info (21057): Implemented 306 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 178 input pins
    Info (21059): Implemented 64 output pins
    Info (21061): Implemented 64 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 50 warnings
    Info: Peak virtual memory: 707 megabytes
    Info: Processing ended: Mon May  6 13:36:39 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


