# Main Project Directory

This is the main project directory and contains the following five folders
  - Source folder (`src`): This folder contains all source system verilog files
  - Simulation folder (`sim`): This folder contains all files related to simulation and testing, for e.g., test benches, waveforms and simulation scripts
  - Synthesis folder (`syn`): This folder contains all files related to synthesis, for e.g., synthesis projects, scripts and reports
  - Regression Tests (`RegressionTests`): This folder contains python and shell scripts to run regression tests for MVAU Batch and Stream Units
  - FINN HLS Library (`finn-hlslib`): This is a submodule containing the forked repository of Xilinx FINN HLS library
  - IP Repository (`ip_repo`): This folder is used to create IPs out of designs
