// Seed: 3948752233
module module_0 (
    input tri0 id_0,
    output tri1 id_1,
    input tri0 id_2,
    input supply0 id_3,
    input tri1 id_4,
    output wand id_5,
    output supply1 id_6,
    input tri1 id_7,
    output wire id_8,
    output wor id_9
);
  wire id_11;
  assign module_1.type_27 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input logic id_1,
    output tri1 id_2,
    input uwire id_3,
    input wor id_4,
    input wor id_5,
    output wand id_6,
    input supply1 id_7,
    input wor id_8,
    output tri0 id_9,
    input uwire id_10,
    output tri id_11,
    output wor id_12,
    input wor id_13,
    input uwire id_14,
    output wire id_15,
    output logic id_16
    , id_20,
    input wor id_17,
    input supply1 id_18
);
  assign id_11 = id_13;
  initial id_16 = #1 id_1;
  module_0 modCall_1 (
      id_5,
      id_11,
      id_5,
      id_4,
      id_4,
      id_6,
      id_6,
      id_8,
      id_15,
      id_9
  );
endmodule
