Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Dec 12 16:34:20 2024
| Host         : M_Laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fpga_top_ft600_loopback_control_sets_placed.rpt
| Design       : fpga_top_ft600_loopback
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    25 |
|    Minimum number of control sets                        |    25 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   119 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    25 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    17 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |             217 |           62 |
| No           | Yes                   | No                     |              24 |            6 |
| Yes          | No                    | No                     |               3 |            1 |
| Yes          | No                    | Yes                    |             332 |           82 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+--------------------------------------------------------+----------------------------------------------------------+------------------+----------------+--------------+
|     Clock Signal    |                      Enable Signal                     |                     Set/Reset Signal                     | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------+--------------------------------------------------------+----------------------------------------------------------+------------------+----------------+--------------+
|  ftdi_clk_IBUF_BUFG |                                                        |                                                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG      | u_ftdi_245fifo_top/u_rx_fifo2/data1_en_reg_0           |                                                          |                1 |              3 |         3.00 |
|  ftdi_clk_IBUF_BUFG |                                                        | u_ftdi_245fifo_top/u_resetn_sync_rx/rst_n                |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG      |                                                        | u_ftdi_245fifo_top/u_resetn_sync_rx/rst_n                |                1 |              4 |         4.00 |
|  ftdi_clk_IBUF_BUFG | u_ftdi_245fifo_top/u_rx_packing/E[0]                   | u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]_0 |                3 |             11 |         3.67 |
|  ftdi_clk_IBUF_BUFG | u_ftdi_245fifo_top/u_tx_fifo_delay_submit/wptr_submit0 | u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]_0 |                2 |             11 |         5.50 |
|  ftdi_clk_IBUF_BUFG | u_ftdi_245fifo_top/u_tx_fifo_delay_submit/p_0_in       | u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]_0 |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG      | u_ftdi_245fifo_top/u_tx_packing/o_tvalid_reg_0[0]      | u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]_0  |                5 |             11 |         2.20 |
|  ftdi_clk_IBUF_BUFG | u_ftdi_245fifo_top/u_tx_fifo2_2/data2                  | u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]_0 |                3 |             18 |         6.00 |
|  ftdi_clk_IBUF_BUFG | u_ftdi_245fifo_top/u_tx_fifo2_2/data1[17]_i_1__1_n_0   | u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]_0 |                3 |             18 |         6.00 |
|  ftdi_clk_IBUF_BUFG | u_ftdi_245fifo_top/u_tx_fifo2_3/data1[17]_i_1__2_n_0   | u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]_0 |                3 |             18 |         6.00 |
|  ftdi_clk_IBUF_BUFG | u_ftdi_245fifo_top/u_tx_fifo2_3/E[0]                   | u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]_0 |                3 |             18 |         6.00 |
|  ftdi_clk_IBUF_BUFG | u_ftdi_245fifo_top/u_rx_fifo4/data10                   | u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]_0 |                6 |             19 |         3.17 |
|  ftdi_clk_IBUF_BUFG | u_ftdi_245fifo_top/u_rx_fifo4/data2[18]_i_1__1_n_0     | u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]_0 |                8 |             19 |         2.38 |
|  ftdi_clk_IBUF_BUFG | u_ftdi_245fifo_top/u_rx_fifo4/data3[18]_i_1_n_0        | u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]_0 |                6 |             19 |         3.17 |
|  ftdi_clk_IBUF_BUFG | u_ftdi_245fifo_top/u_rx_fifo4/data4                    | u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]_0 |                6 |             19 |         3.17 |
|  clk_IBUF_BUFG      | u_ftdi_245fifo_top/u_tx_packing/E[0]                   | u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]_0  |                3 |             19 |         6.33 |
|  clk_IBUF_BUFG      | u_ftdi_245fifo_top/u_rx_fifo2/data2                    | u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]_0  |                3 |             19 |         6.33 |
|  clk_IBUF_BUFG      | u_ftdi_245fifo_top/u_rx_fifo2/data1[18]_i_1__0_n_0     | u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]_0  |                3 |             19 |         6.33 |
|  clk_IBUF_BUFG      | u_ftdi_245fifo_top/u_tx_fifo2_1/data2_0                | u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]_0  |                3 |             19 |         6.33 |
|  ftdi_clk_IBUF_BUFG |                                                        | u_ftdi_clk_beat/clear                                    |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG      | u_ftdi_245fifo_top/u_tx_packing/r_count_0              | u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]_0  |                8 |             27 |         3.38 |
|  ftdi_clk_IBUF_BUFG | u_ftdi_245fifo_top/u_rx_packing/r_tlast2_out           | u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]_0 |               11 |             37 |         3.36 |
|  clk_IBUF_BUFG      |                                                        | u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]_0  |               24 |             84 |         3.50 |
|  ftdi_clk_IBUF_BUFG |                                                        | u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]_0 |               36 |            125 |         3.47 |
+---------------------+--------------------------------------------------------+----------------------------------------------------------+------------------+----------------+--------------+


