#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jun  7 15:45:36 2021
# Process ID: 7532
# Current directory: D:/Pulpit/ZynQ/RLC_Z
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10960 D:\Pulpit\ZynQ\RLC_Z\RLC_Z.xpr
# Log file: D:/Pulpit/ZynQ/RLC_Z/vivado.log
# Journal file: D:/Pulpit/ZynQ/RLC_Z\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Pulpit/ZynQ/RLC_Z/RLC_Z.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Pulpit/ZynQ/ip_repo/coder_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Pulpit/ZynQ/ip_repo/decoder_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programy/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 721.574 ; gain = 107.281
update_compile_order -fileset sources_1
ipx::edit_ip_in_project -upgrade true -name coder_ip_v1_0_project -directory D:/Pulpit/ZynQ/RLC_Z/RLC_Z.tmp/coder_ip_v1_0_project d:/Pulpit/ZynQ/ip_repo/coder_ip_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programy/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 937.770 ; gain = 21.348
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Pulpit/ZynQ/ip_repo/coder_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Pulpit/ZynQ/ip_repo/decoder_ip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/Pulpit/ZynQ/ip_repo/coder_ip_1.0/hdl/coder_ip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/Pulpit/ZynQ/ip_repo/coder_ip_1.0/hdl/rlc_coder_rtl.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/Pulpit/ZynQ/ip_repo/coder_ip_1.0/hdl/coder_ip_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 937.770 ; gain = 21.348
update_compile_order -fileset sources_1
set_property library xil_defaultlib [get_files  d:/Pulpit/ZynQ/ip_repo/coder_ip_1.0/hdl/rlc_coder_rtl.sv]
set_property library xil_defaultlib [get_files  d:/Pulpit/ZynQ/ip_repo/coder_ip_1.0/hdl/coder_ip_v1_0_S00_AXI.v]
set_property library xil_defaultlib [get_files  d:/Pulpit/ZynQ/ip_repo/coder_ip_1.0/hdl/coder_ip_v1_0.v]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'd:/pulpit/zynq/rlc_z/rlc_z.tmp/coder_ip_v1_0_project/coder_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'coder_ip_v1_0' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'd:/pulpit/zynq/rlc_z/rlc_z.tmp/coder_ip_v1_0_project/coder_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj coder_ip_v1_0_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/pulpit/zynq/ip_repo/coder_ip_1.0/hdl/coder_ip_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coder_ip_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/pulpit/zynq/ip_repo/coder_ip_1.0/hdl/rlc_coder_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rlc_coder_rtl
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [d:/pulpit/zynq/ip_repo/coder_ip_1.0/hdl/rlc_coder_rtl.sv:59]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [d:/pulpit/zynq/ip_repo/coder_ip_1.0/hdl/rlc_coder_rtl.sv:60]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [d:/pulpit/zynq/ip_repo/coder_ip_1.0/hdl/rlc_coder_rtl.sv:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [d:/pulpit/zynq/ip_repo/coder_ip_1.0/hdl/rlc_coder_rtl.sv:88]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [d:/pulpit/zynq/ip_repo/coder_ip_1.0/hdl/rlc_coder_rtl.sv:89]
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/pulpit/zynq/ip_repo/coder_ip_1.0/hdl/coder_ip_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coder_ip_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/pulpit/zynq/rlc_z/rlc_z.tmp/coder_ip_v1_0_project/coder_ip_v1_0_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'd:/pulpit/zynq/rlc_z/rlc_z.tmp/coder_ip_v1_0_project/coder_ip_v1_0_project.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ed1e34e122ed4fe4b61ed7b3161bff3f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot coder_ip_v1_0_behav xil_defaultlib.coder_ip_v1_0 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [d:/pulpit/zynq/ip_repo/coder_ip_1.0/hdl/rlc_coder_rtl.sv:59]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [d:/pulpit/zynq/ip_repo/coder_ip_1.0/hdl/rlc_coder_rtl.sv:60]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [d:/pulpit/zynq/ip_repo/coder_ip_1.0/hdl/rlc_coder_rtl.sv:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [d:/pulpit/zynq/ip_repo/coder_ip_1.0/hdl/rlc_coder_rtl.sv:88]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [d:/pulpit/zynq/ip_repo/coder_ip_1.0/hdl/rlc_coder_rtl.sv:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rlc_coder_rtl
Compiling module xil_defaultlib.coder_ip_v1_0_S00_AXI_default
Compiling module xil_defaultlib.coder_ip_v1_0
Compiling module xil_defaultlib.glbl
Built simulation snapshot coder_ip_v1_0_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source d:/pulpit/zynq/rlc_z/rlc_z.tmp/coder_ip_v1_0_project/coder_ip_v1_0_project.sim/sim_1/behav/xsim/xsim.dir/coder_ip_v1_0_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jun  7 15:47:57 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'd:/pulpit/zynq/rlc_z/rlc_z.tmp/coder_ip_v1_0_project/coder_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "coder_ip_v1_0_behav -key {Behavioral:sim_1:Functional:coder_ip_v1_0} -tclbatch {coder_ip_v1_0.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source coder_ip_v1_0.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'coder_ip_v1_0_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 937.770 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 937.770 ; gain = 0.000
launch_runs synth_1 -jobs 8
[Mon Jun  7 15:48:15 2021] Launched synth_1...
Run output will be captured here: d:/pulpit/zynq/rlc_z/rlc_z.tmp/coder_ip_v1_0_project/coder_ip_v1_0_project.runs/synth_1/runme.log
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/Pulpit/ZynQ/ip_repo/coder_ip_1.0/component.xml' ignored by IP packager.
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
ERROR: [Project 1-161] Failed to remove the directory 'd:/pulpit/zynq/rlc_z/rlc_z.tmp/coder_ip_v1_0_project/coder_ip_v1_0_project.sim'. The directory might be in use by some other process.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Pulpit/ZynQ/ip_repo/coder_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Pulpit/ZynQ/ip_repo/decoder_ip_1.0'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:coder_ip:1.0 [get_ips  rlc_design_coder_ip_0_0] -log ip_upgrade.log
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:user:coder_ip:1.0 - coder_ip_0
Adding cell -- xilinx.com:user:decoder_ip:1.0 - decoder_ip_0
Successfully read diagram <rlc_design> from BD file <D:/Pulpit/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/rlc_design.bd>
Upgrading 'D:/Pulpit/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/rlc_design.bd'
INFO: [IP_Flow 19-3422] Upgraded rlc_design_coder_ip_0_0 (coder_ip_v1.0 1.0) from revision 3 to revision 4
Wrote  : <D:\Pulpit\ZynQ\RLC_Z\RLC_Z.srcs\sources_1\bd\rlc_design\rlc_design.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/Pulpit/ZynQ/RLC_Z/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1061.945 ; gain = 124.176
export_ip_user_files -of_objects [get_ips rlc_design_coder_ip_0_0] -no_script -sync -force -quiet
make_wrapper -files [get_files D:/Pulpit/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/rlc_design.bd] -top
Wrote  : <D:\Pulpit\ZynQ\RLC_Z\RLC_Z.srcs\sources_1\bd\rlc_design\rlc_design.bd> 
VHDL Output written to : D:/Pulpit/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/synth/rlc_design.v
VHDL Output written to : D:/Pulpit/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/sim/rlc_design.v
VHDL Output written to : D:/Pulpit/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/hdl/rlc_design_wrapper.v
make_wrapper -files [get_files D:/Pulpit/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/rlc_design.bd] -top
INFO: [BD 41-1662] The design 'rlc_design.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/Pulpit/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/synth/rlc_design.v
VHDL Output written to : D:/Pulpit/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/sim/rlc_design.v
VHDL Output written to : D:/Pulpit/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/hdl/rlc_design_wrapper.v
generate_target Simulation [get_files D:/Pulpit/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/rlc_design.bd]
INFO: [BD 41-1662] The design 'rlc_design.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/Pulpit/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/synth/rlc_design.v
VHDL Output written to : D:/Pulpit/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/sim/rlc_design.v
VHDL Output written to : D:/Pulpit/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/hdl/rlc_design_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block coder_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block decoder_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/Pulpit/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/hw_handoff/rlc_design.hwh
Generated Block Design Tcl file D:/Pulpit/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/hw_handoff/rlc_design_bd.tcl
Generated Hardware Definition File D:/Pulpit/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/synth/rlc_design.hwdef
export_ip_user_files -of_objects [get_files D:/Pulpit/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/rlc_design.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/Pulpit/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/rlc_design.bd] -directory D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/sim_scripts -ip_user_files_dir D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files -ipstatic_source_dir D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Pulpit/ZynQ/RLC_Z/RLC_Z.cache/compile_simlib/modelsim} {questa=D:/Pulpit/ZynQ/RLC_Z/RLC_Z.cache/compile_simlib/questa} {riviera=D:/Pulpit/ZynQ/RLC_Z/RLC_Z.cache/compile_simlib/riviera} {activehdl=D:/Pulpit/ZynQ/RLC_Z/RLC_Z.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Pulpit/ZynQ/RLC_Z/RLC_Z.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Programy/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/Pulpit/ZynQ/RLC_Z/RLC_Z.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rlc_design_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Pulpit/ZynQ/RLC_Z/RLC_Z.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L xilinx_vip -prj rlc_design_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/5190/hdl/coder_ip_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coder_ip_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/5190/hdl/rlc_coder_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rlc_coder_rtl
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/5190/hdl/rlc_coder_rtl.sv:59]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/5190/hdl/rlc_coder_rtl.sv:60]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/5190/hdl/rlc_coder_rtl.sv:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/5190/hdl/rlc_coder_rtl.sv:88]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/5190/hdl/rlc_coder_rtl.sv:89]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/5190/hdl/coder_ip_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coder_ip_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ip/rlc_design_coder_ip_0_0/sim/rlc_design_coder_ip_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rlc_design_coder_ip_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/d91c/hdl/decoder_ip_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_ip_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/d91c/hdl/rlc_decoder_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rlc_decoder_rtl
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/d91c/hdl/rlc_decoder_rtl.sv:45]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/d91c/hdl/rlc_decoder_rtl.sv:46]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/d91c/hdl/rlc_decoder_rtl.sv:59]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/d91c/hdl/rlc_decoder_rtl.sv:60]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/d91c/hdl/rlc_decoder_rtl.sv:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/d91c/hdl/rlc_decoder_rtl.sv:62]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/d91c/hdl/rlc_decoder_rtl.sv:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/d91c/hdl/rlc_decoder_rtl.sv:67]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/d91c/hdl/rlc_decoder_rtl.sv:68]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/d91c/hdl/rlc_decoder_rtl.sv:91]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/d91c/hdl/rlc_decoder_rtl.sv:92]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/d91c/hdl/rlc_decoder_rtl.sv:93]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/d91c/hdl/decoder_ip_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_ip_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ip/rlc_design_decoder_ip_0_0/sim/rlc_design_decoder_ip_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rlc_design_decoder_ip_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ip/rlc_design_xbar_0/sim/rlc_design_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rlc_design_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/sim/rlc_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_14EYK3W
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1VXAKGA
INFO: [VRFC 10-311] analyzing module rlc_design
INFO: [VRFC 10-311] analyzing module rlc_design_ps7_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1VOH6DP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ip/rlc_design_auto_pc_0/sim/rlc_design_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rlc_design_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Pulpit/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/hdl/rlc_design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rlc_design_wrapper
"xvhdl --incr --relax -prj rlc_design_wrapper_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1236.477 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Pulpit/ZynQ/RLC_Z/RLC_Z.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ade7117d09ff461e80c0daabdaf8e4a6 --incr --debug typical --relax --mt 2 -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_register_slice_v2_1_18 -L fifo_generator_v13_2_3 -L axi_data_fifo_v2_1_17 -L axi_crossbar_v2_1_19 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L axi_protocol_converter_v2_1_18 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rlc_design_wrapper_behav xil_defaultlib.rlc_design_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/proj/xbuilds/2018.3_1207_2324/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_6_axi_gp.v:208]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5463]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5481]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/proj/xbuilds/2018.3_1207_2324/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_6_axi_gp.v:292]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/proj/xbuilds/2018.3_1207_2324/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_6_axi_hp.v:80]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/proj/xbuilds/2018.3_1207_2324/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_6_axi_hp.v:89]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10170]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10189]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/proj/xbuilds/2018.3_1207_2324/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_6_axi_hp.v:165]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/proj/xbuilds/2018.3_1207_2324/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_6_axi_hp.v:174]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/proj/xbuilds/2018.3_1207_2324/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_6_axi_hp.v:251]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/proj/xbuilds/2018.3_1207_2324/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_6_axi_hp.v:260]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/proj/xbuilds/2018.3_1207_2324/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_6_axi_hp.v:337]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/proj/xbuilds/2018.3_1207_2324/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_6_axi_hp.v:346]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_bid' [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7074]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_rid' [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7092]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7093]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/5190/hdl/rlc_coder_rtl.sv:59]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/5190/hdl/rlc_coder_rtl.sv:60]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/5190/hdl/rlc_coder_rtl.sv:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/5190/hdl/rlc_coder_rtl.sv:88]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/5190/hdl/rlc_coder_rtl.sv:89]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/d91c/hdl/rlc_decoder_rtl.sv:45]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/d91c/hdl/rlc_decoder_rtl.sv:46]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/d91c/hdl/rlc_decoder_rtl.sv:59]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/d91c/hdl/rlc_decoder_rtl.sv:60]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/d91c/hdl/rlc_decoder_rtl.sv:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/d91c/hdl/rlc_decoder_rtl.sv:62]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/d91c/hdl/rlc_decoder_rtl.sv:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/d91c/hdl/rlc_decoder_rtl.sv:67]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/d91c/hdl/rlc_decoder_rtl.sv:68]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/d91c/hdl/rlc_decoder_rtl.sv:91]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/d91c/hdl/rlc_decoder_rtl.sv:92]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/d91c/hdl/rlc_decoder_rtl.sv:93]
WARNING: [VRFC 10-3027] 'ocm_wr_strb_port0' was previously declared with a different range [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:3726]
WARNING: [VRFC 10-3283] element index 64 into 'wrp_strb' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6051]
WARNING: [VRFC 10-3283] element index 128 into 'wrp_strb' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10811]
WARNING: [VRFC 10-3283] element index 128 into 'wrp_strb' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7689]
WARNING: [VRFC 10-3705] select index 4 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7902]
WARNING: [VRFC 10-3705] select index 4 into 'ar_cnt' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8041]
WARNING: [VRFC 10-3705] select index 4 into 'wr_rresp_cnt' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8138]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8157]
WARNING: [VRFC 10-3705] select index 4 into 'rd_cnt' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8298]
WARNING: [VRFC 10-3705] select index 4 into 'rresp_time_cnt' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8303]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8308]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.rlc_coder_rtl
Compiling module xil_defaultlib.coder_ip_v1_0_S00_AXI_default
Compiling module xil_defaultlib.coder_ip_v1_0
Compiling module xil_defaultlib.rlc_design_coder_ip_0_0
Compiling module xil_defaultlib.rlc_decoder_rtl
Compiling module xil_defaultlib.decoder_ip_v1_0_S00_AXI_default
Compiling module xil_defaultlib.decoder_ip_v1_0
Compiling module xil_defaultlib.rlc_design_decoder_ip_0_0
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_ge...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_ge...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_ar...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_ar...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_fm...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_ar...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_ar...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_ar...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_ar...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_ss...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_in...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_sp...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_dd...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_oc...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_oc...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_re...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_re...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_4.axi_vip_v1_1_4_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_ax...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_ax...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_4.axi_vip_v1_1_4_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_ax...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_ax...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_4.axi_vip_v1_1_4_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_in...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_af...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_af...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_af...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_af...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_4.axi_vip_v1_1_4_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_ax...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6(C_...
Compiling module xil_defaultlib.rlc_design_processing_system7_0_...
Compiling module xil_defaultlib.m00_couplers_imp_14EYK3W
Compiling module xil_defaultlib.m01_couplers_imp_1VXAKGA
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_b...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_b...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_b...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_b...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_b...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_b...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_b...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_b...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_b...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_b...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_b...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_b...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_b...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_b...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_a...
Compiling module xil_defaultlib.rlc_design_auto_pc_0
Compiling module xil_defaultlib.s00_couplers_imp_1VOH6DP
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_decode...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_splitter(C_...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_decerr_slav...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_crossbar_sa...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_axi_crossba...
Compiling module xil_defaultlib.rlc_design_xbar_0
Compiling module xil_defaultlib.rlc_design_ps7_0_axi_periph_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture rlc_design_rst_ps7_0_100m_0_arch of entity xil_defaultlib.rlc_design_rst_ps7_0_100M_0 [rlc_design_rst_ps7_0_100m_0_defa...]
Compiling module xil_defaultlib.rlc_design
Compiling module xil_defaultlib.rlc_design_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot rlc_design_wrapper_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 1236.477 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '42' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Pulpit/ZynQ/RLC_Z/RLC_Z.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rlc_design_wrapper_behav -key {Behavioral:sim_1:Functional:rlc_design_wrapper} -tclbatch {rlc_design_wrapper.tcl} -protoinst "protoinst_files/rlc_design.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/rlc_design.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /rlc_design_wrapper/rlc_design_i//coder_ip_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /rlc_design_wrapper/rlc_design_i//decoder_ip_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /rlc_design_wrapper/rlc_design_i//processing_system7_0/M_AXI_GP0
INFO: [Wavedata 42-564]   Found protocol instance at /rlc_design_wrapper/rlc_design_i//ps7_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /rlc_design_wrapper/rlc_design_i//ps7_0_axi_periph/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /rlc_design_wrapper/rlc_design_i//ps7_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /rlc_design_wrapper/rlc_design_i//ps7_0_axi_periph/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /rlc_design_wrapper/rlc_design_i//ps7_0_axi_periph/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /rlc_design_wrapper/rlc_design_i//ps7_0_axi_periph/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /rlc_design_wrapper/rlc_design_i//ps7_0_axi_periph/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /rlc_design_wrapper/rlc_design_i//ps7_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /rlc_design_wrapper/rlc_design_i//ps7_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /rlc_design_wrapper/rlc_design_i//ps7_0_axi_periph/s00_couplers/auto_pc/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /rlc_design_wrapper/rlc_design_i//ps7_0_axi_periph/s00_couplers/auto_pc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /rlc_design_wrapper/rlc_design_i//ps7_0_axi_periph/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /rlc_design_wrapper/rlc_design_i//ps7_0_axi_periph/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /rlc_design_wrapper/rlc_design_i//ps7_0_axi_periph/xbar/S00_AXI
Time resolution is 1 ps
source rlc_design_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: rlc_design_wrapper.rlc_design_i.processing_system7_0.inst.M_AXI_GP0.master
[0] : *ZYNQ_VIP_INFO : M_AXI_GP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: rlc_design_wrapper.rlc_design_i.processing_system7_0.inst.M_AXI_GP1.master
[0] : *ZYNQ_VIP_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: rlc_design_wrapper.rlc_design_i.processing_system7_0.inst.S_AXI_GP0.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: rlc_design_wrapper.rlc_design_i.processing_system7_0.inst.S_AXI_GP1.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: rlc_design_wrapper.rlc_design_i.processing_system7_0.inst.S_AXI_HP0.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP0 : Port is DISABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: rlc_design_wrapper.rlc_design_i.processing_system7_0.inst.S_AXI_HP1.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP1 : Port is DISABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: rlc_design_wrapper.rlc_design_i.processing_system7_0.inst.S_AXI_HP2.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP2 : Port is DISABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: rlc_design_wrapper.rlc_design_i.processing_system7_0.inst.S_AXI_HP3.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP3 : Port is DISABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: rlc_design_wrapper.rlc_design_i.processing_system7_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_ACP : Port is DISABLED.
                   0 else checking line ......x
WARNING: 5 ns rlc_design_wrapper.rlc_design_i.processing_system7_0.inst.M_AXI_GP0.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1251.133 ; gain = 0.234
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1251.133 ; gain = 14.656
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rlc_design_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:01:04 . Memory (MB): peak = 1251.133 ; gain = 17.355
close_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block coder_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block decoder_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Pulpit/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/ip/rlc_design_auto_pc_0/rlc_design_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP rlc_design_auto_pc_0, cache-ID = 22f0a1f786bc0cb6; cache size = 32.239 MB.
[Mon Jun  7 15:55:58 2021] Launched rlc_design_decoder_ip_0_0_synth_1, rlc_design_coder_ip_0_0_synth_1...
Run output will be captured here:
rlc_design_decoder_ip_0_0_synth_1: D:/Pulpit/ZynQ/RLC_Z/RLC_Z.runs/rlc_design_decoder_ip_0_0_synth_1/runme.log
rlc_design_coder_ip_0_0_synth_1: D:/Pulpit/ZynQ/RLC_Z/RLC_Z.runs/rlc_design_coder_ip_0_0_synth_1/runme.log
[Mon Jun  7 15:55:58 2021] Launched synth_1...
Run output will be captured here: D:/Pulpit/ZynQ/RLC_Z/RLC_Z.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Mon Jun  7 16:03:05 2021] Launched impl_1...
Run output will be captured here: D:/Pulpit/ZynQ/RLC_Z/RLC_Z.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Jun  7 16:29:24 2021] Launched impl_1...
Run output will be captured here: D:/Pulpit/ZynQ/RLC_Z/RLC_Z.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun  7 16:34:55 2021...
