@article{
    HoareC1978Csp,
    issn = {1557-7317},
    journal = {Communications of the ACM},
    pages = {666--677},
    volume = {21},
    publisher = {ACM},
    number = {8},
    year = {1978},
    title = {Communicating sequential processes},
    language = {eng},
    author = {Charles Antony Richard Hoare},
}


@article{
    vinter2014synchronous,
    title={Synchronous message exchange for hardware designs},
    author={Vinter, Brian and Skovhede, Kenneth},
    journal={Communicating Process Architectures},
    pages={201--212},
    year={2014}
}

@article{
    vinter2015bus,
    title   =  {Bus centric synchronous message exchange for hardware designs},
    author  = {Vinter, Brian and Skovhede, Kenneth},
    journal = {Communicating Process Architectures},
    year={2015}
}

@BOOK{
    riscVbook,
    TITLE = {Computer Organization and Design RISC-V Edition: The Hardware Software/Interface},
    AUTHOR = {David A. Patterson and John L. Hennessy},
    YEAR = {2017}, 
    PUBLISHER = {Morgan Kaufmann},
    isbn = "9780128122754"
}

@article{
    BPUSimulator2013,
    title = {BPU Simulator},
    author = {Rehr, Martin and Skovhede, Kenneth and Vinter, Brian},
    journal = {Communicating Process Architectures},
    pages = {233--248},
    year = {2013}
}

@mastersthesis{
    PyCSPFPGA,
    title = {Generation of FPGA hardware specifications from PyCSP networks},
    author = {Esben Skaarup and Andreas Frisch},
    year = {2014},
    school = {University of Copenhagen, Niels Bohr Institute}
}

@mastersthesis{
    CarlSpeciale,
    title = {Implementing a MIPS processor using SME},
    author = {Carl-Johannes Johnson},
    year = {2017},
    school = {University of Copenhagen, Niels Bohr Institute}
}

@inproceedings{skovhede2016building,
    title={Building hardware from C\scalerel*{\#}{X} models},
    author={Skovhede, Kenneth and Vinter, Brian},
    booktitle={FSP 2016; Third International Workshop on FPGAs for Software Programmers},
    pages={1--9},
    year={2016},
    organization={VDE}
}

@INPROCEEDINGS{8760205, 
    author={R. {Höller} and D. {Haselberger} and D. {Ballek} and P. {Rössler} and M. {Krapfenbauer} and M. {Linauer}}, 
    booktitle={2019 8th Mediterranean Conference on Embedded Computing (MECO)}, 
    title={Open-Source RISC-V Processor IP Cores for FPGAs — Overview and Evaluation}, 
    year={2019}, 
    volume={}, 
    number={}, 
    pages={1-6}, 
    keywords={field programmable gate arrays;microprocessor chips;public domain software;reconfigurable architectures;reduced instruction set computing;Field Programmable Gate Arrays;FPGAs;chip logic resources;programmable logic devices;central functionality;digital systems;open-source hardware community;open RISC-V instruction;commercial CPU cores;open-source RISC-V processor IP cores;semiconductor miniaturization;open-source CPU IP cores;microprocessors;open RISC-V instruction set architecture;free RISC-V instruction set architecture;word length 32 bit;Open source software;Field programmable gate arrays;IP networks;Multicore processing;Central Processing Unit;Hardware;Field Programmable Gate Arrays;Programmable System-on-Chip;Open-Source CPU Cores;RISC-V;IP Core}, 
    doi={10.1109/MECO.2019.8760205}, 
    ISSN={2377-5475}, 
    month={June},}