// Seed: 318597425
module module_0 (
    output id_0,
    output reg id_1
    , id_4,
    output id_2,
    output logic id_3
);
  logic id_5 = 1;
  logic id_7 = (id_6);
  always @(posedge id_7 or id_4) begin
    SystemTFIdentifier(id_5);
    if (id_6) id_1 <= 1'b0;
  end
endmodule
