{
    "NameTable": {
        "shift_mux_array_0009": [
            "shift_mux_array_0009",
            "V7hu5",
            "module"
        ],
        "LUT_CASE_64bits": [
            "LUT_CASE_64bits",
            "qhI9a",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ],
        "Mux_3x1_bv2": [
            "Mux_3x1_bv2",
            "BrK1N",
            "module"
        ],
        "shift_mux_array_0008": [
            "shift_mux_array_0008",
            "n6LkL",
            "module"
        ],
        "shift_mux_array_000A": [
            "shift_mux_array_000A",
            "S2q3J",
            "module"
        ],
        "CORDIC_FSM_v3": [
            "CORDIC_FSM_v3",
            "ewejs",
            "module"
        ],
        "Mux_2x1": [
            "Mux_2x1",
            "Zxgtm",
            "module"
        ],
        "Multiplexer_AC_0001": [
            "Multiplexer_AC_0001",
            "UDPPh",
            "module"
        ],
        "Rotate_Mux_Array_0001": [
            "Rotate_Mux_Array_0001",
            "ZNHBN",
            "module"
        ],
        "CORDIC_Arch2": [
            "CORDIC_Arch2",
            "Qb7ID",
            "module"
        ],
        "CORDIC_FSM_v2": [
            "CORDIC_FSM_v2",
            "Negbg",
            "module"
        ],
        "LUT_CASE_32bits": [
            "LUT_CASE_32bits",
            "APd0b",
            "module"
        ],
        "Simple_Subt_0000": [
            "Simple_Subt_0000",
            "QszvF",
            "module"
        ],
        "Mux_2x1_0000": [
            "Mux_2x1_0000",
            "RKILn",
            "module"
        ],
        "sign_inverter": [
            "sign_inverter",
            "yjNM0",
            "module"
        ],
        "Op_Select": [
            "Op_Select",
            "MMLH0",
            "module"
        ],
        "Mux_2x1_0001": [
            "Mux_2x1_0001",
            "xEaRP",
            "module"
        ],
        "DECO_CORDIC_EXT": [
            "DECO_CORDIC_EXT",
            "M5RTI",
            "module"
        ],
        "Simple_Subt": [
            "Simple_Subt",
            "dcfj1",
            "module"
        ],
        "Mux_3x1_b": [
            "Mux_3x1_b",
            "ncGYg",
            "module"
        ],
        "Rotate_Mux_Array_0000": [
            "Rotate_Mux_Array_0000",
            "GBFFm",
            "module"
        ],
        "PriorityEncoder_CORDIC": [
            "PriorityEncoder_CORDIC",
            "L4uQu",
            "module"
        ],
        "testbench_CORDIC_Arch3": [
            "testbench_CORDIC_Arch3",
            "hPhaI",
            "module"
        ]
    },
    "Misc": {
        "csrc_abs": "/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_cordic_Arch3/integracion_fisica/simulacion_logica_behavioral/DOUBLE/csrc",
        "cwd": "/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_cordic_Arch3/integracion_fisica/simulacion_logica_behavioral/DOUBLE",
        "csrc": "csrc",
        "daidir": "simv.daidir",
        "archive_dir": "archive.0",
        "default_output_dir": "csrc",
        "daidir_abs": "/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_cordic_Arch3/integracion_fisica/simulacion_logica_behavioral/DOUBLE/simv.daidir"
    },
    "CompileStrategy": "fullobj",
    "stat": {
        "totalObjSize": 1126963,
        "ru_self_cgstart": {
            "ru_utime_sec": 0.62390500000000004,
            "ru_stime_sec": 0.047992,
            "ru_maxrss_kb": 62788,
            "ru_minflt": 18337,
            "ru_majflt": 0,
            "ru_nvcsw": 49,
            "ru_nivcsw": 50
        },
        "Frontend(%)": 56.986316634591766,
        "mop/quad": 2.6463775346566409,
        "quadSpeed": 59586.60347229302,
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.0,
            "ru_stime_sec": 0.0019989999999999999,
            "ru_maxrss_kb": 22992,
            "ru_minflt": 462,
            "ru_majflt": 0,
            "ru_nvcsw": 1,
            "ru_nivcsw": 2
        },
        "nMops": 74260,
        "ru_childs_end": {
            "ru_utime_sec": 0.0,
            "ru_stime_sec": 0.0019989999999999999,
            "ru_maxrss_kb": 22992,
            "ru_minflt": 462,
            "ru_majflt": 0,
            "ru_nvcsw": 1,
            "ru_nivcsw": 2
        },
        "CodeGen(%)": 43.013683365408234,
        "nQuads": 28061,
        "ru_self_end": {
            "ru_utime_sec": 1.0948329999999999,
            "ru_stime_sec": 0.090985999999999997,
            "ru_maxrss_kb": 72980,
            "ru_minflt": 22583,
            "ru_majflt": 0,
            "ru_nvcsw": 49,
            "ru_nivcsw": 98
        },
        "mopSpeed": 157688.64879556964,
        "outputSizePerQuad": 40.0
    },
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 97698
    },
    "CurCompileUdps": {},
    "PEModules": [],
    "CurCompileModules": [
        "...MASTER...",
        "shift_mux_array_0008",
        "shift_mux_array_0009",
        "shift_mux_array_000A",
        "Mux_3x1_bv2",
        "CORDIC_FSM_v3",
        "Multiplexer_AC_0001",
        "CORDIC_Arch2",
        "CORDIC_FSM_v2",
        "LUT_CASE_32bits",
        "Mux_2x1",
        "Mux_2x1_0000",
        "Mux_2x1_0001",
        "DECO_CORDIC_EXT",
        "sign_inverter",
        "LUT_CASE_64bits",
        "Simple_Subt",
        "Simple_Subt_0000",
        "Mux_3x1_b",
        "Rotate_Mux_Array_0000",
        "Rotate_Mux_Array_0001",
        "PriorityEncoder_CORDIC",
        "Op_Select",
        "testbench_CORDIC_Arch3"
    ],
    "LVLData": [
        "SIM"
    ],
    "CompileProcesses": [
        "cgproc.5117.json"
    ],
    "CompileStatus": "Successful"
}