<!-- HTML header for doxygen 1.9.6-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>CMSIS-Core (Cortex-M): SCB_Type Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="tabs.js"></script>
<script type="text/javascript" src="footer.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<script type="text/javascript" src="darkmode_toggle.js"></script>
<link href="extra_stylesheet.css" rel="stylesheet" type="text/css"/>
<link href="extra_navtree.css" rel="stylesheet" type="text/css"/>
<link href="extra_search.css" rel="stylesheet" type="text/css"/>
<link href="extra_tabs.css" rel="stylesheet" type="text/css"/>
<link href="version.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../version.js"></script>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 55px;">
  <td id="projectlogo" style="padding: 1.5em;"><img alt="Logo" src="cmsis_logo_white_small.png"/></td>
  <td style="padding-left: 1em; padding-bottom: 1em;padding-top: 1em;">
   <div id="projectname">CMSIS-Core (Cortex-M)
   &#160;<span id="projectnumber"><script type="text/javascript">
     <!--
     writeHeader.call(this);
     writeVersionDropdown.call(this, "CMSIS-Core (Cortex-M)");
     //-->
    </script>
   </span>
   </div>
   <div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
  <!--END !PROJECT_NAME-->
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<div id="CMSISnav" class="tabs1">
  <ul class="tablist">
    <script type="text/javascript">
      writeComponentTabs.call(this);
    </script>
  </ul>
</div>
<script type="text/javascript">
  writeSubComponentTabs.call(this);
</script>
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('structSCB__Type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">SCB_Type Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Structure type to access the System Control Block (SCB).  
 <a href="structSCB__Type.html#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ab65372404ce64b0f0b35e2709429404e"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#ab65372404ce64b0f0b35e2709429404e">AFSR</a></td></tr>
<tr class="memdesc:ab65372404ce64b0f0b35e2709429404e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x03C (R/W) Auxiliary Fault Status Register.  <br /></td></tr>
<tr class="separator:ab65372404ce64b0f0b35e2709429404e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3e5b8934c647eb1b7383c1894f01380"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#ad3e5b8934c647eb1b7383c1894f01380">AIRCR</a></td></tr>
<tr class="memdesc:ad3e5b8934c647eb1b7383c1894f01380"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x00C (R/W) Application Interrupt and Reset Control Register.  <br /></td></tr>
<tr class="separator:ad3e5b8934c647eb1b7383c1894f01380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f8e7e58be4e41c88dfa78f54589271c"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#a3f8e7e58be4e41c88dfa78f54589271c">BFAR</a></td></tr>
<tr class="memdesc:a3f8e7e58be4e41c88dfa78f54589271c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x038 (R/W) BusFault Address Register.  <br /></td></tr>
<tr class="separator:a3f8e7e58be4e41c88dfa78f54589271c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d6653b0b70faac936046a02809b577f"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#a2d6653b0b70faac936046a02809b577f">CCR</a></td></tr>
<tr class="memdesc:a2d6653b0b70faac936046a02809b577f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x014 (R/W) Configuration Control Register.  <br /></td></tr>
<tr class="separator:a2d6653b0b70faac936046a02809b577f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cda9e061b42373383418663092ad19a"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#a0cda9e061b42373383418663092ad19a">CFSR</a></td></tr>
<tr class="memdesc:a0cda9e061b42373383418663092ad19a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x028 (R/W) Configurable Fault Status Register.  <br /></td></tr>
<tr class="separator:a0cda9e061b42373383418663092ad19a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6a860c1b8d8154a1f00d99d23b67764"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#ac6a860c1b8d8154a1f00d99d23b67764">CPACR</a></td></tr>
<tr class="memdesc:ac6a860c1b8d8154a1f00d99d23b67764"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x088 (R/W) Coprocessor Access Control Register.  <br /></td></tr>
<tr class="separator:ac6a860c1b8d8154a1f00d99d23b67764"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21e08d546d8b641bee298a459ea73e46"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#a21e08d546d8b641bee298a459ea73e46">CPUID</a></td></tr>
<tr class="memdesc:a21e08d546d8b641bee298a459ea73e46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x000 (R/ ) CPUID Base Register.  <br /></td></tr>
<tr class="separator:a21e08d546d8b641bee298a459ea73e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a191579bde0d21ff51d30a714fd887033"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#a191579bde0d21ff51d30a714fd887033">DFSR</a></td></tr>
<tr class="memdesc:a191579bde0d21ff51d30a714fd887033"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x030 (R/W) Debug Fault Status Register.  <br /></td></tr>
<tr class="separator:a191579bde0d21ff51d30a714fd887033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14ad254659362b9752c69afe3fd80934"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#a14ad254659362b9752c69afe3fd80934">HFSR</a></td></tr>
<tr class="memdesc:a14ad254659362b9752c69afe3fd80934"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x02C (R/W) HardFault Status Register.  <br /></td></tr>
<tr class="separator:a14ad254659362b9752c69afe3fd80934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ca18ef984d132c6bf4d9b61cd00f05a"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#a0ca18ef984d132c6bf4d9b61cd00f05a">ICSR</a></td></tr>
<tr class="memdesc:a0ca18ef984d132c6bf4d9b61cd00f05a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x004 (R/W) Interrupt Control and State Register.  <br /></td></tr>
<tr class="separator:a0ca18ef984d132c6bf4d9b61cd00f05a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c9a1d805f8e99b9fd3ab4f455b6333a"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#a9c9a1d805f8e99b9fd3ab4f455b6333a">ID_AFR</a></td></tr>
<tr class="memdesc:a9c9a1d805f8e99b9fd3ab4f455b6333a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x04C (R/ ) Auxiliary Feature Register.  <br /></td></tr>
<tr class="separator:a9c9a1d805f8e99b9fd3ab4f455b6333a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada1d3119c020983fdc949c2ccd406caa"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#ada1d3119c020983fdc949c2ccd406caa">ID_DFR</a></td></tr>
<tr class="memdesc:ada1d3119c020983fdc949c2ccd406caa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x048 (R/ ) Debug Feature Register.  <br /></td></tr>
<tr class="separator:ada1d3119c020983fdc949c2ccd406caa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac729a357cdd968020fdb5c35bdfc4916"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#ac729a357cdd968020fdb5c35bdfc4916">ID_ISAR</a> [5U]</td></tr>
<tr class="memdesc:ac729a357cdd968020fdb5c35bdfc4916"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x060 (R/ ) Instruction Set Attributes Register.  <br /></td></tr>
<tr class="separator:ac729a357cdd968020fdb5c35bdfc4916"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae121ba55695c67210c155af3be26dd2b"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#ae121ba55695c67210c155af3be26dd2b">ID_MMFR</a> [4U]</td></tr>
<tr class="memdesc:ae121ba55695c67210c155af3be26dd2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x050 (R/ ) Memory Model Feature Register.  <br /></td></tr>
<tr class="separator:ae121ba55695c67210c155af3be26dd2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab35c6b650d3bb2d11259c0a0285d0d00"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#ab35c6b650d3bb2d11259c0a0285d0d00">ID_PFR</a> [2U]</td></tr>
<tr class="memdesc:ab35c6b650d3bb2d11259c0a0285d0d00"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x040 (R/ ) Processor Feature Register.  <br /></td></tr>
<tr class="separator:ab35c6b650d3bb2d11259c0a0285d0d00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d03d0b7cec2254f39eb1c46c7445e80"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#a2d03d0b7cec2254f39eb1c46c7445e80">MMFAR</a></td></tr>
<tr class="memdesc:a2d03d0b7cec2254f39eb1c46c7445e80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x034 (R/W) MemManage Fault Address Register.  <br /></td></tr>
<tr class="separator:a2d03d0b7cec2254f39eb1c46c7445e80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a4840c6fa4d1ee75544f4032c88ec34"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#a3a4840c6fa4d1ee75544f4032c88ec34">SCR</a></td></tr>
<tr class="memdesc:a3a4840c6fa4d1ee75544f4032c88ec34"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x010 (R/W) System Control Register.  <br /></td></tr>
<tr class="separator:a3a4840c6fa4d1ee75544f4032c88ec34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b5ae9741a99808043394c4743b635c4"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#a7b5ae9741a99808043394c4743b635c4">SHCSR</a></td></tr>
<tr class="memdesc:a7b5ae9741a99808043394c4743b635c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x024 (R/W) System Handler Control and State Register.  <br /></td></tr>
<tr class="separator:a7b5ae9741a99808043394c4743b635c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdab23abd301033bb318c7b188b377db"><td class="memItemLeft" align="right" valign="top">__IOM uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#afdab23abd301033bb318c7b188b377db">SHPR</a> [12U]</td></tr>
<tr class="memdesc:afdab23abd301033bb318c7b188b377db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15)  <br /></td></tr>
<tr class="separator:afdab23abd301033bb318c7b188b377db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad70825dd0869b7ccd07fb2b8680fcdb6"><td class="memItemLeft" align="right" valign="top">__OM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#ad70825dd0869b7ccd07fb2b8680fcdb6">STIR</a></td></tr>
<tr class="memdesc:ad70825dd0869b7ccd07fb2b8680fcdb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x200 ( /W) Software Triggered Interrupt Register.  <br /></td></tr>
<tr class="separator:ad70825dd0869b7ccd07fb2b8680fcdb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a187a4578e920544ed967f98020fb8170"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#a187a4578e920544ed967f98020fb8170">VTOR</a></td></tr>
<tr class="memdesc:a187a4578e920544ed967f98020fb8170"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x008 (R/W) Vector Table Offset Register.  <br /></td></tr>
<tr class="separator:a187a4578e920544ed967f98020fb8170"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<div class="textblock"><p>Structure type to access the System Control Block (SCB). </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="ab65372404ce64b0f0b35e2709429404e" name="ab65372404ce64b0f0b35e2709429404e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab65372404ce64b0f0b35e2709429404e">&#9670;&#160;</a></span>AFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SCB_Type::AFSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x03C (R/W) Auxiliary Fault Status Register. </p>

</div>
</div>
<a id="ad3e5b8934c647eb1b7383c1894f01380" name="ad3e5b8934c647eb1b7383c1894f01380"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3e5b8934c647eb1b7383c1894f01380">&#9670;&#160;</a></span>AIRCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SCB_Type::AIRCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x00C (R/W) Application Interrupt and Reset Control Register. </p>

</div>
</div>
<a id="a3f8e7e58be4e41c88dfa78f54589271c" name="a3f8e7e58be4e41c88dfa78f54589271c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f8e7e58be4e41c88dfa78f54589271c">&#9670;&#160;</a></span>BFAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SCB_Type::BFAR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x038 (R/W) BusFault Address Register. </p>

</div>
</div>
<a id="a2d6653b0b70faac936046a02809b577f" name="a2d6653b0b70faac936046a02809b577f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d6653b0b70faac936046a02809b577f">&#9670;&#160;</a></span>CCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SCB_Type::CCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x014 (R/W) Configuration Control Register. </p>

</div>
</div>
<a id="a0cda9e061b42373383418663092ad19a" name="a0cda9e061b42373383418663092ad19a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cda9e061b42373383418663092ad19a">&#9670;&#160;</a></span>CFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SCB_Type::CFSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x028 (R/W) Configurable Fault Status Register. </p>

</div>
</div>
<a id="ac6a860c1b8d8154a1f00d99d23b67764" name="ac6a860c1b8d8154a1f00d99d23b67764"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6a860c1b8d8154a1f00d99d23b67764">&#9670;&#160;</a></span>CPACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SCB_Type::CPACR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x088 (R/W) Coprocessor Access Control Register. </p>

</div>
</div>
<a id="a21e08d546d8b641bee298a459ea73e46" name="a21e08d546d8b641bee298a459ea73e46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21e08d546d8b641bee298a459ea73e46">&#9670;&#160;</a></span>CPUID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SCB_Type::CPUID</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x000 (R/ ) CPUID Base Register. </p>

</div>
</div>
<a id="a191579bde0d21ff51d30a714fd887033" name="a191579bde0d21ff51d30a714fd887033"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a191579bde0d21ff51d30a714fd887033">&#9670;&#160;</a></span>DFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SCB_Type::DFSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x030 (R/W) Debug Fault Status Register. </p>

</div>
</div>
<a id="a14ad254659362b9752c69afe3fd80934" name="a14ad254659362b9752c69afe3fd80934"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14ad254659362b9752c69afe3fd80934">&#9670;&#160;</a></span>HFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SCB_Type::HFSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x02C (R/W) HardFault Status Register. </p>

</div>
</div>
<a id="a0ca18ef984d132c6bf4d9b61cd00f05a" name="a0ca18ef984d132c6bf4d9b61cd00f05a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ca18ef984d132c6bf4d9b61cd00f05a">&#9670;&#160;</a></span>ICSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SCB_Type::ICSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x004 (R/W) Interrupt Control and State Register. </p>

</div>
</div>
<a id="a9c9a1d805f8e99b9fd3ab4f455b6333a" name="a9c9a1d805f8e99b9fd3ab4f455b6333a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c9a1d805f8e99b9fd3ab4f455b6333a">&#9670;&#160;</a></span>ID_AFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SCB_Type::ID_AFR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x04C (R/ ) Auxiliary Feature Register. </p>

</div>
</div>
<a id="ada1d3119c020983fdc949c2ccd406caa" name="ada1d3119c020983fdc949c2ccd406caa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada1d3119c020983fdc949c2ccd406caa">&#9670;&#160;</a></span>ID_DFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SCB_Type::ID_DFR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x048 (R/ ) Debug Feature Register. </p>

</div>
</div>
<a id="ac729a357cdd968020fdb5c35bdfc4916" name="ac729a357cdd968020fdb5c35bdfc4916"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac729a357cdd968020fdb5c35bdfc4916">&#9670;&#160;</a></span>ID_ISAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SCB_Type::ID_ISAR[5U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x060 (R/ ) Instruction Set Attributes Register. </p>

</div>
</div>
<a id="ae121ba55695c67210c155af3be26dd2b" name="ae121ba55695c67210c155af3be26dd2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae121ba55695c67210c155af3be26dd2b">&#9670;&#160;</a></span>ID_MMFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SCB_Type::ID_MMFR[4U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x050 (R/ ) Memory Model Feature Register. </p>

</div>
</div>
<a id="ab35c6b650d3bb2d11259c0a0285d0d00" name="ab35c6b650d3bb2d11259c0a0285d0d00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab35c6b650d3bb2d11259c0a0285d0d00">&#9670;&#160;</a></span>ID_PFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SCB_Type::ID_PFR[2U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x040 (R/ ) Processor Feature Register. </p>

</div>
</div>
<a id="a2d03d0b7cec2254f39eb1c46c7445e80" name="a2d03d0b7cec2254f39eb1c46c7445e80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d03d0b7cec2254f39eb1c46c7445e80">&#9670;&#160;</a></span>MMFAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SCB_Type::MMFAR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x034 (R/W) MemManage Fault Address Register. </p>

</div>
</div>
<a id="a3a4840c6fa4d1ee75544f4032c88ec34" name="a3a4840c6fa4d1ee75544f4032c88ec34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a4840c6fa4d1ee75544f4032c88ec34">&#9670;&#160;</a></span>SCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SCB_Type::SCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x010 (R/W) System Control Register. </p>

</div>
</div>
<a id="a7b5ae9741a99808043394c4743b635c4" name="a7b5ae9741a99808043394c4743b635c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b5ae9741a99808043394c4743b635c4">&#9670;&#160;</a></span>SHCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SCB_Type::SHCSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x024 (R/W) System Handler Control and State Register. </p>

</div>
</div>
<a id="afdab23abd301033bb318c7b188b377db" name="afdab23abd301033bb318c7b188b377db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdab23abd301033bb318c7b188b377db">&#9670;&#160;</a></span>SHPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint8_t SCB_Type::SHPR[12U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) </p>

</div>
</div>
<a id="ad70825dd0869b7ccd07fb2b8680fcdb6" name="ad70825dd0869b7ccd07fb2b8680fcdb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad70825dd0869b7ccd07fb2b8680fcdb6">&#9670;&#160;</a></span>STIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__OM uint32_t SCB_Type::STIR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x200 ( /W) Software Triggered Interrupt Register. </p>

</div>
</div>
<a id="a187a4578e920544ed967f98020fb8170" name="a187a4578e920544ed967f98020fb8170"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a187a4578e920544ed967f98020fb8170">&#9670;&#160;</a></span>VTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SCB_Type::VTOR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x008 (R/W) Vector Table Offset Register. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structSCB__Type.html">SCB_Type</a></li>
    <li class="footer">
      <script type="text/javascript">
        <!--
        writeFooter.call(this);
        //-->
      </script> 
    </li>
  </ul>
</div>
</body>
</html>
