Release 14.6 Xflow P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Using Flow File: C:/Users/ECE/Documents/PR_Project/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/ECE/Documents/PR_Project/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7k325tffg900-2 -nt timestamp -bm system.bmm
"C:/Users/ECE/Documents/PR_Project/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.6 - ngdbuild P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7k325tffg900-2 -nt timestamp -bm system.bmm
C:/Users/ECE/Documents/PR_Project/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "C:/Users/ECE/Documents/PR_Project/implementation/system.ngc"
...
Loading design module
"C:/Users/ECE/Documents/PR_Project/implementation/system_axi_xadc_0_wrapper.ngc"
...
Loading design module
"C:/Users/ECE/Documents/PR_Project/implementation/system_rs232_uart_1_wrapper.ng
c"...
Loading design module
"C:/Users/ECE/Documents/PR_Project/implementation/system_proc_sys_reset_0_wrappe
r.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project/implementation/system_clock_generator_0_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project/implementation/system_microblaze_0_ilmb_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project/implementation/system_microblaze_0_dlmb_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project/implementation/system_axi4lite_0_wrapper.ngc"
...
Loading design module
"C:/Users/ECE/Documents/PR_Project/implementation/system_microblaze_0_wrapper.ng
c"...
Loading design module
"C:/Users/ECE/Documents/PR_Project/implementation/system_microblaze_0_i_bram_ctr
l_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project/implementation/system_microblaze_0_d_bram_ctr
l_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project/implementation/system_debug_module_wrapper.ng
c"...
Loading design module
"C:/Users/ECE/Documents/PR_Project/implementation/system_qspi_flash_wrapper.ngc"
...
Loading design module
"C:/Users/ECE/Documents/PR_Project/implementation/system_iic_main_wrapper.ngc"..
.
Loading design module
"C:/Users/ECE/Documents/PR_Project/implementation/system_axi_hwicap_0_wrapper.ng
c"...
Loading design module
"C:/Users/ECE/Documents/PR_Project/implementation/system_ring_oscillator_0_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project/implementation/system_microblaze_0_bram_block
_wrapper.ngc"...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project/implementation/system_microblaze_0_ilmb_wrapp
er.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project/implementation/system_microblaze_0_dlmb_wrapp
er.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project/implementation/system_axi4lite_0_wrapper.ncf"
to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project/implementation/system_microblaze_0_wrapper.nc
f" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project/implementation/system_axi_hwicap_0_wrapper.nc
f" to module "axi_hwicap_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/int
   erconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'QSPI_FLASH/QSPI_FLASH/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_
   0_GEN.SPI_MODULE_I/SCK_I_REG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'QSPI_FLASH/QSPI_FLASH/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_
   0_GEN.SPI_MODULE_I/MST_TRANS_INHIBIT_D1_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'QSPI_FLASH/QSPI_FLASH/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.C
   LK_CROSS_I/RX_FIFO_FULL_SYNC_SPI_2_AXI_2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'QSPI_FLASH/QSPI_FLASH/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.C
   LK_CROSS_I/SPIXFER_DONE_S2AX_2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'QSPI_FLASH/QSPI_FLASH/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.C
   LK_CROSS_I/TX_FIFO_FULL_AX2S_2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'QSPI_FLASH/QSPI_FLASH/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.C
   LK_CROSS_I/TX_FIFO_EMPTY_S2AX_2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'QSPI_FLASH/QSPI_FLASH/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.C
   LK_CROSS_I/RX_FIFO_EMPTY_AX2S_2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'QSPI_FLASH/QSPI_FLASH/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.C
   LK_CROSS_I/SPICR_6_RXFIFO_RST_AX2S_2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'QSPI_FLASH/QSPI_FLASH/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.C
   LK_CROSS_I/SPICR_5_TXFIFO_AX2S_2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'IIC_MAIN/IIC_MAIN/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  15

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  56 sec
Total CPU time to NGDBUILD completion:   56 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.6 - Map P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7k325tffg900-2".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc7k325t' is not a WebPack part.
WARNING:Security:9b - No 'ISE' feature version 2013.06 was available for part
'xc7k325t'.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<15>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<15>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<14>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<14>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<13>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<13>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<12>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<12>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<11>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<11>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<10>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<10>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<9>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<9>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<8>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<8>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<7>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<6>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<5>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<4>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<3>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<2>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<1>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<0>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<15>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<15>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<14>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<14>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<13>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<13>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<12>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<12>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<11>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<11>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<10>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<10>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<9>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<9>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<8>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<8>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<7>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<6>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<5>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<4>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<3>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<2>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<1>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<0>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_CONVST_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_CONVST_pin" is not constrained (LOC) to
   a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<7>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<6>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<5>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<4>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<3>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<2>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<1>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<0>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<11>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<11>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<10>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<10>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<9>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<9>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<8>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<8>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<7>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<6>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<5>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<4>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<3>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<2>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<1>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<0>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<4>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<3>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<2>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<1>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<0>" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<15> connected to top level port
   axi_xadc_0_VAUXP_pin<15> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<14> connected to top level port
   axi_xadc_0_VAUXP_pin<14> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<13> connected to top level port
   axi_xadc_0_VAUXP_pin<13> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<7> connected to top level port
   axi_xadc_0_VAUXP_pin<7> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<6> connected to top level port
   axi_xadc_0_VAUXP_pin<6> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<15> connected to top level port
   axi_xadc_0_VAUXN_pin<15> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<14> connected to top level port
   axi_xadc_0_VAUXN_pin<14> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<13> connected to top level port
   axi_xadc_0_VAUXN_pin<13> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<7> connected to top level port
   axi_xadc_0_VAUXN_pin<7> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<6> connected to top level port
   axi_xadc_0_VAUXN_pin<6> has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 37 secs 
Total CPU  time at the beginning of Placer: 33 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:e6eb035e) REAL time: 47 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 37 IOs, 11 are locked
   and 26 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
ERROR:Place:835 - Given the original pre-placement, no legal placements can be
   found for 1 group(s). The following is the description of these group(s). The
   relative offsets of the components are shown in brackets next to the
   component names.
        MONITOR axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/is_7series.XADC_I (100,
   -11)
        IPAD axi_xadc_0_VAUXP_pin<11> (0, 0)
        IPAD axi_xadc_0_VAUXP_pin<12> (0, -8)
        IPAD axi_xadc_0_VAUXP_pin<10> (0, 8)
        IPAD axi_xadc_0_VAUXN_pin<5> (0, -11)
        IPAD axi_xadc_0_VAUXN_pin<8> (0, 29)
        IPAD axi_xadc_0_VAUXN_pin<9> (0, 21)
        IPAD axi_xadc_0_VAUXN_pin<0> (0, 33)
        IPAD axi_xadc_0_VAUXN_pin<1> (0, 25)
        IPAD axi_xadc_0_VAUXN_pin<2> (0, 17)
        IPAD axi_xadc_0_VAUXN_pin<3> (0, 5)
        IPAD axi_xadc_0_VAUXN_pin<4> (0, -3)
        IPAD axi_xadc_0_VAUXP_pin<0> (0, 32)
        IPAD axi_xadc_0_VAUXP_pin<3> (0, 4)
        IPAD axi_xadc_0_VAUXP_pin<4> (0, -4)
        IPAD axi_xadc_0_VAUXP_pin<1> (0, 24)
        IPAD axi_xadc_0_VAUXP_pin<2> (0, 16)
        IPAD axi_xadc_0_VAUXP_pin<8> (0, 28)
        IPAD axi_xadc_0_VAUXP_pin<5> (0, -12)
        IPAD axi_xadc_0_VAUXP_pin<9> (0, 20)
        IPAD axi_xadc_0_VAUXN_pin<11> (0, 1)
        IPAD axi_xadc_0_VAUXN_pin<12> (0, -7)
        IPAD axi_xadc_0_VAUXN_pin<10> (0, 9)



Phase 2.7  Design Feasibility Check (Checksum:e6eb035e) REAL time: 47 secs 

Total REAL time to Placer completion: 47 secs 
Total CPU  time to Placer completion: 42 secs 
ERROR:Pack:1654 - The timing-driven placement phase encountered an error.

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   2
Number of warnings : 126
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
