Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Apr  7 11:53:02 2021
| Host         : ALESI1008 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file PRESCALER_1Hz_timing_summary_routed.rpt -pb PRESCALER_1Hz_timing_summary_routed.pb -rpx PRESCALER_1Hz_timing_summary_routed.rpx -warn_on_violation
| Design       : PRESCALER_1Hz
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.766        0.000                      0                   28        0.387        0.000                      0                   28        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.766        0.000                      0                   28        0.387        0.000                      0                   28        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.766ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.387ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.766ns  (required time - arrival time)
  Source:                 COUNTER_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.202ns  (logic 2.223ns (52.909%)  route 1.979ns (47.091%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.708     5.310    CLK_i_IBUF_BUFG
    SLICE_X0Y107         FDCE                                         r  COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.456     5.766 r  COUNTER_reg[2]/Q
                         net (fo=2, routed)           0.732     6.499    COUNTER_reg_n_0_[2]
    SLICE_X1Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.173 r  COUNTER_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.173    COUNTER_reg[4]_i_2_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  COUNTER_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.287    COUNTER_reg[8]_i_2_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.401 r  COUNTER_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.401    COUNTER_reg[12]_i_2_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  COUNTER_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.515    COUNTER_reg[16]_i_2_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.629 r  COUNTER_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.629    COUNTER_reg[20]_i_2_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.963 r  COUNTER_reg[24]_i_2/O[1]
                         net (fo=1, routed)           1.246     9.209    data0[22]
    SLICE_X0Y112         LUT4 (Prop_lut4_I3_O)        0.303     9.512 r  COUNTER[22]_i_1/O
                         net (fo=1, routed)           0.000     9.512    COUNTER[22]
    SLICE_X0Y112         FDCE                                         r  COUNTER_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.585    15.007    CLK_i_IBUF_BUFG
    SLICE_X0Y112         FDCE                                         r  COUNTER_reg[22]/C
                         clock pessimism              0.275    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X0Y112         FDCE (Setup_fdce_C_D)        0.031    15.278    COUNTER_reg[22]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                          -9.512    
  -------------------------------------------------------------------
                         slack                                  5.766    

Slack (MET) :             5.867ns  (required time - arrival time)
  Source:                 COUNTER_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 1.058ns (25.777%)  route 3.046ns (74.223%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.705     5.307    CLK_i_IBUF_BUFG
    SLICE_X0Y112         FDCE                                         r  COUNTER_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.456     5.763 f  COUNTER_reg[21]/Q
                         net (fo=2, routed)           0.812     6.575    COUNTER_reg_n_0_[21]
    SLICE_X0Y112         LUT4 (Prop_lut4_I1_O)        0.124     6.699 r  COUNTER[26]_i_6/O
                         net (fo=1, routed)           1.014     7.713    COUNTER[26]_i_6_n_0
    SLICE_X0Y111         LUT5 (Prop_lut5_I3_O)        0.152     7.865 r  COUNTER[26]_i_2/O
                         net (fo=27, routed)          1.220     9.086    COUNTER[26]_i_2_n_0
    SLICE_X0Y107         LUT4 (Prop_lut4_I0_O)        0.326     9.412 r  COUNTER[1]_i_1/O
                         net (fo=1, routed)           0.000     9.412    COUNTER[1]
    SLICE_X0Y107         FDCE                                         r  COUNTER_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.588    15.010    CLK_i_IBUF_BUFG
    SLICE_X0Y107         FDCE                                         r  COUNTER_reg[1]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y107         FDCE (Setup_fdce_C_D)        0.029    15.279    COUNTER_reg[1]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                          -9.412    
  -------------------------------------------------------------------
                         slack                                  5.867    

Slack (MET) :             5.876ns  (required time - arrival time)
  Source:                 COUNTER_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.097ns  (logic 1.058ns (25.823%)  route 3.039ns (74.177%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.705     5.307    CLK_i_IBUF_BUFG
    SLICE_X0Y112         FDCE                                         r  COUNTER_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.456     5.763 f  COUNTER_reg[21]/Q
                         net (fo=2, routed)           0.812     6.575    COUNTER_reg_n_0_[21]
    SLICE_X0Y112         LUT4 (Prop_lut4_I1_O)        0.124     6.699 r  COUNTER[26]_i_6/O
                         net (fo=1, routed)           1.014     7.713    COUNTER[26]_i_6_n_0
    SLICE_X0Y111         LUT5 (Prop_lut5_I3_O)        0.152     7.865 r  COUNTER[26]_i_2/O
                         net (fo=27, routed)          1.213     9.078    COUNTER[26]_i_2_n_0
    SLICE_X0Y107         LUT4 (Prop_lut4_I0_O)        0.326     9.404 r  COUNTER[2]_i_1/O
                         net (fo=1, routed)           0.000     9.404    COUNTER[2]
    SLICE_X0Y107         FDCE                                         r  COUNTER_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.588    15.010    CLK_i_IBUF_BUFG
    SLICE_X0Y107         FDCE                                         r  COUNTER_reg[2]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y107         FDCE (Setup_fdce_C_D)        0.031    15.281    COUNTER_reg[2]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                          -9.404    
  -------------------------------------------------------------------
                         slack                                  5.876    

Slack (MET) :             5.885ns  (required time - arrival time)
  Source:                 COUNTER_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 1.086ns (26.280%)  route 3.046ns (73.720%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.705     5.307    CLK_i_IBUF_BUFG
    SLICE_X0Y112         FDCE                                         r  COUNTER_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.456     5.763 f  COUNTER_reg[21]/Q
                         net (fo=2, routed)           0.812     6.575    COUNTER_reg_n_0_[21]
    SLICE_X0Y112         LUT4 (Prop_lut4_I1_O)        0.124     6.699 r  COUNTER[26]_i_6/O
                         net (fo=1, routed)           1.014     7.713    COUNTER[26]_i_6_n_0
    SLICE_X0Y111         LUT5 (Prop_lut5_I3_O)        0.152     7.865 r  COUNTER[26]_i_2/O
                         net (fo=27, routed)          1.220     9.086    COUNTER[26]_i_2_n_0
    SLICE_X0Y107         LUT4 (Prop_lut4_I0_O)        0.354     9.440 r  COUNTER[3]_i_1/O
                         net (fo=1, routed)           0.000     9.440    COUNTER[3]
    SLICE_X0Y107         FDCE                                         r  COUNTER_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.588    15.010    CLK_i_IBUF_BUFG
    SLICE_X0Y107         FDCE                                         r  COUNTER_reg[3]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y107         FDCE (Setup_fdce_C_D)        0.075    15.325    COUNTER_reg[3]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -9.440    
  -------------------------------------------------------------------
                         slack                                  5.885    

Slack (MET) :             5.892ns  (required time - arrival time)
  Source:                 COUNTER_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 1.086ns (26.326%)  route 3.039ns (73.674%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.705     5.307    CLK_i_IBUF_BUFG
    SLICE_X0Y112         FDCE                                         r  COUNTER_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.456     5.763 f  COUNTER_reg[21]/Q
                         net (fo=2, routed)           0.812     6.575    COUNTER_reg_n_0_[21]
    SLICE_X0Y112         LUT4 (Prop_lut4_I1_O)        0.124     6.699 r  COUNTER[26]_i_6/O
                         net (fo=1, routed)           1.014     7.713    COUNTER[26]_i_6_n_0
    SLICE_X0Y111         LUT5 (Prop_lut5_I3_O)        0.152     7.865 r  COUNTER[26]_i_2/O
                         net (fo=27, routed)          1.213     9.078    COUNTER[26]_i_2_n_0
    SLICE_X0Y107         LUT4 (Prop_lut4_I0_O)        0.354     9.432 r  COUNTER[4]_i_1/O
                         net (fo=1, routed)           0.000     9.432    COUNTER[4]
    SLICE_X0Y107         FDCE                                         r  COUNTER_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.588    15.010    CLK_i_IBUF_BUFG
    SLICE_X0Y107         FDCE                                         r  COUNTER_reg[4]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y107         FDCE (Setup_fdce_C_D)        0.075    15.325    COUNTER_reg[4]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -9.432    
  -------------------------------------------------------------------
                         slack                                  5.892    

Slack (MET) :             6.016ns  (required time - arrival time)
  Source:                 COUNTER_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 1.058ns (26.749%)  route 2.897ns (73.251%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.705     5.307    CLK_i_IBUF_BUFG
    SLICE_X0Y112         FDCE                                         r  COUNTER_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.456     5.763 f  COUNTER_reg[21]/Q
                         net (fo=2, routed)           0.812     6.575    COUNTER_reg_n_0_[21]
    SLICE_X0Y112         LUT4 (Prop_lut4_I1_O)        0.124     6.699 r  COUNTER[26]_i_6/O
                         net (fo=1, routed)           1.014     7.713    COUNTER[26]_i_6_n_0
    SLICE_X0Y111         LUT5 (Prop_lut5_I3_O)        0.152     7.865 r  COUNTER[26]_i_2/O
                         net (fo=27, routed)          1.071     8.937    COUNTER[26]_i_2_n_0
    SLICE_X0Y108         LUT4 (Prop_lut4_I0_O)        0.326     9.263 r  COUNTER[5]_i_1/O
                         net (fo=1, routed)           0.000     9.263    COUNTER[5]
    SLICE_X0Y108         FDCE                                         r  COUNTER_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.588    15.010    CLK_i_IBUF_BUFG
    SLICE_X0Y108         FDCE                                         r  COUNTER_reg[5]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y108         FDCE (Setup_fdce_C_D)        0.029    15.279    COUNTER_reg[5]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                          -9.263    
  -------------------------------------------------------------------
                         slack                                  6.016    

Slack (MET) :             6.034ns  (required time - arrival time)
  Source:                 COUNTER_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 1.086ns (27.264%)  route 2.897ns (72.736%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.705     5.307    CLK_i_IBUF_BUFG
    SLICE_X0Y112         FDCE                                         r  COUNTER_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.456     5.763 f  COUNTER_reg[21]/Q
                         net (fo=2, routed)           0.812     6.575    COUNTER_reg_n_0_[21]
    SLICE_X0Y112         LUT4 (Prop_lut4_I1_O)        0.124     6.699 r  COUNTER[26]_i_6/O
                         net (fo=1, routed)           1.014     7.713    COUNTER[26]_i_6_n_0
    SLICE_X0Y111         LUT5 (Prop_lut5_I3_O)        0.152     7.865 r  COUNTER[26]_i_2/O
                         net (fo=27, routed)          1.071     8.937    COUNTER[26]_i_2_n_0
    SLICE_X0Y108         LUT4 (Prop_lut4_I0_O)        0.354     9.291 r  COUNTER[7]_i_1/O
                         net (fo=1, routed)           0.000     9.291    COUNTER[7]
    SLICE_X0Y108         FDCE                                         r  COUNTER_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.588    15.010    CLK_i_IBUF_BUFG
    SLICE_X0Y108         FDCE                                         r  COUNTER_reg[7]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y108         FDCE (Setup_fdce_C_D)        0.075    15.325    COUNTER_reg[7]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -9.291    
  -------------------------------------------------------------------
                         slack                                  6.034    

Slack (MET) :             6.035ns  (required time - arrival time)
  Source:                 COUNTER_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 1.058ns (26.869%)  route 2.880ns (73.131%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.705     5.307    CLK_i_IBUF_BUFG
    SLICE_X0Y112         FDCE                                         r  COUNTER_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.456     5.763 f  COUNTER_reg[21]/Q
                         net (fo=2, routed)           0.812     6.575    COUNTER_reg_n_0_[21]
    SLICE_X0Y112         LUT4 (Prop_lut4_I1_O)        0.124     6.699 r  COUNTER[26]_i_6/O
                         net (fo=1, routed)           1.014     7.713    COUNTER[26]_i_6_n_0
    SLICE_X0Y111         LUT5 (Prop_lut5_I3_O)        0.152     7.865 r  COUNTER[26]_i_2/O
                         net (fo=27, routed)          1.054     8.919    COUNTER[26]_i_2_n_0
    SLICE_X0Y109         LUT4 (Prop_lut4_I0_O)        0.326     9.245 r  COUNTER[12]_i_1/O
                         net (fo=1, routed)           0.000     9.245    COUNTER[12]
    SLICE_X0Y109         FDCE                                         r  COUNTER_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.587    15.009    CLK_i_IBUF_BUFG
    SLICE_X0Y109         FDCE                                         r  COUNTER_reg[12]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X0Y109         FDCE (Setup_fdce_C_D)        0.031    15.280    COUNTER_reg[12]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                  6.035    

Slack (MET) :             6.051ns  (required time - arrival time)
  Source:                 COUNTER_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.966ns  (logic 1.086ns (27.385%)  route 2.880ns (72.615%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.705     5.307    CLK_i_IBUF_BUFG
    SLICE_X0Y112         FDCE                                         r  COUNTER_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.456     5.763 f  COUNTER_reg[21]/Q
                         net (fo=2, routed)           0.812     6.575    COUNTER_reg_n_0_[21]
    SLICE_X0Y112         LUT4 (Prop_lut4_I1_O)        0.124     6.699 r  COUNTER[26]_i_6/O
                         net (fo=1, routed)           1.014     7.713    COUNTER[26]_i_6_n_0
    SLICE_X0Y111         LUT5 (Prop_lut5_I3_O)        0.152     7.865 r  COUNTER[26]_i_2/O
                         net (fo=27, routed)          1.054     8.919    COUNTER[26]_i_2_n_0
    SLICE_X0Y109         LUT4 (Prop_lut4_I0_O)        0.354     9.273 r  COUNTER[6]_i_1/O
                         net (fo=1, routed)           0.000     9.273    COUNTER[6]
    SLICE_X0Y109         FDCE                                         r  COUNTER_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.587    15.009    CLK_i_IBUF_BUFG
    SLICE_X0Y109         FDCE                                         r  COUNTER_reg[6]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X0Y109         FDCE (Setup_fdce_C_D)        0.075    15.324    COUNTER_reg[6]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -9.273    
  -------------------------------------------------------------------
                         slack                                  6.051    

Slack (MET) :             6.078ns  (required time - arrival time)
  Source:                 COUNTER_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OUTPUT_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.890ns  (logic 1.058ns (27.200%)  route 2.832ns (72.800%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.705     5.307    CLK_i_IBUF_BUFG
    SLICE_X0Y112         FDCE                                         r  COUNTER_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.456     5.763 f  COUNTER_reg[21]/Q
                         net (fo=2, routed)           0.812     6.575    COUNTER_reg_n_0_[21]
    SLICE_X0Y112         LUT4 (Prop_lut4_I1_O)        0.124     6.699 r  COUNTER[26]_i_6/O
                         net (fo=1, routed)           1.014     7.713    COUNTER[26]_i_6_n_0
    SLICE_X0Y111         LUT5 (Prop_lut5_I3_O)        0.152     7.865 r  COUNTER[26]_i_2/O
                         net (fo=27, routed)          1.006     8.871    COUNTER[26]_i_2_n_0
    SLICE_X0Y113         LUT4 (Prop_lut4_I0_O)        0.326     9.197 r  OUTPUT_i_1/O
                         net (fo=1, routed)           0.000     9.197    OUTPUT_i_1_n_0
    SLICE_X0Y113         FDCE                                         r  OUTPUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.584    15.006    CLK_i_IBUF_BUFG
    SLICE_X0Y113         FDCE                                         r  OUTPUT_reg/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X0Y113         FDCE (Setup_fdce_C_D)        0.029    15.275    OUTPUT_reg
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                          -9.197    
  -------------------------------------------------------------------
                         slack                                  6.078    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.299%)  route 0.264ns (58.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.596     1.515    CLK_i_IBUF_BUFG
    SLICE_X1Y111         FDCE                                         r  COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.141     1.656 f  COUNTER_reg[0]/Q
                         net (fo=3, routed)           0.109     1.765    COUNTER_reg_n_0_[0]
    SLICE_X0Y111         LUT1 (Prop_lut1_I0_O)        0.045     1.810 r  COUNTER[0]_i_1/O
                         net (fo=1, routed)           0.155     1.966    COUNTER[0]
    SLICE_X1Y111         FDCE                                         r  COUNTER_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.869     2.034    CLK_i_IBUF_BUFG
    SLICE_X1Y111         FDCE                                         r  COUNTER_reg[0]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X1Y111         FDCE (Hold_fdce_C_D)         0.063     1.578    COUNTER_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 COUNTER_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.232ns (40.300%)  route 0.344ns (59.700%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.597     1.516    CLK_i_IBUF_BUFG
    SLICE_X0Y108         FDCE                                         r  COUNTER_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141     1.657 f  COUNTER_reg[5]/Q
                         net (fo=2, routed)           0.174     1.831    COUNTER_reg_n_0_[5]
    SLICE_X0Y108         LUT5 (Prop_lut5_I2_O)        0.045     1.876 r  COUNTER[26]_i_3/O
                         net (fo=27, routed)          0.170     2.046    COUNTER[26]_i_3_n_0
    SLICE_X0Y108         LUT4 (Prop_lut4_I1_O)        0.046     2.092 r  COUNTER[7]_i_1/O
                         net (fo=1, routed)           0.000     2.092    COUNTER[7]
    SLICE_X0Y108         FDCE                                         r  COUNTER_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.870     2.035    CLK_i_IBUF_BUFG
    SLICE_X0Y108         FDCE                                         r  COUNTER_reg[7]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.107     1.623    COUNTER_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.296ns (49.401%)  route 0.303ns (50.599%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.596     1.515    CLK_i_IBUF_BUFG
    SLICE_X1Y111         FDCE                                         r  COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.141     1.656 f  COUNTER_reg[0]/Q
                         net (fo=3, routed)           0.109     1.765    COUNTER_reg_n_0_[0]
    SLICE_X0Y111         LUT5 (Prop_lut5_I2_O)        0.048     1.813 r  COUNTER[26]_i_2/O
                         net (fo=27, routed)          0.194     2.008    COUNTER[26]_i_2_n_0
    SLICE_X0Y111         LUT4 (Prop_lut4_I0_O)        0.107     2.115 r  COUNTER[20]_i_1/O
                         net (fo=1, routed)           0.000     2.115    COUNTER[20]
    SLICE_X0Y111         FDCE                                         r  COUNTER_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.869     2.034    CLK_i_IBUF_BUFG
    SLICE_X0Y111         FDCE                                         r  COUNTER_reg[20]/C
                         clock pessimism             -0.505     1.528    
    SLICE_X0Y111         FDCE (Hold_fdce_C_D)         0.107     1.635    COUNTER_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 COUNTER_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.231ns (40.196%)  route 0.344ns (59.804%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.597     1.516    CLK_i_IBUF_BUFG
    SLICE_X0Y108         FDCE                                         r  COUNTER_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141     1.657 f  COUNTER_reg[5]/Q
                         net (fo=2, routed)           0.174     1.831    COUNTER_reg_n_0_[5]
    SLICE_X0Y108         LUT5 (Prop_lut5_I2_O)        0.045     1.876 r  COUNTER[26]_i_3/O
                         net (fo=27, routed)          0.170     2.046    COUNTER[26]_i_3_n_0
    SLICE_X0Y108         LUT4 (Prop_lut4_I1_O)        0.045     2.091 r  COUNTER[5]_i_1/O
                         net (fo=1, routed)           0.000     2.091    COUNTER[5]
    SLICE_X0Y108         FDCE                                         r  COUNTER_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.870     2.035    CLK_i_IBUF_BUFG
    SLICE_X0Y108         FDCE                                         r  COUNTER_reg[5]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.091     1.607    COUNTER_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.296ns (49.401%)  route 0.303ns (50.599%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.596     1.515    CLK_i_IBUF_BUFG
    SLICE_X1Y111         FDCE                                         r  COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.141     1.656 f  COUNTER_reg[0]/Q
                         net (fo=3, routed)           0.109     1.765    COUNTER_reg_n_0_[0]
    SLICE_X0Y111         LUT5 (Prop_lut5_I2_O)        0.048     1.813 r  COUNTER[26]_i_2/O
                         net (fo=27, routed)          0.194     2.008    COUNTER[26]_i_2_n_0
    SLICE_X0Y111         LUT4 (Prop_lut4_I0_O)        0.107     2.115 r  COUNTER[18]_i_1/O
                         net (fo=1, routed)           0.000     2.115    COUNTER[18]
    SLICE_X0Y111         FDCE                                         r  COUNTER_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.869     2.034    CLK_i_IBUF_BUFG
    SLICE_X0Y111         FDCE                                         r  COUNTER_reg[18]/C
                         clock pessimism             -0.505     1.528    
    SLICE_X0Y111         FDCE (Hold_fdce_C_D)         0.092     1.620    COUNTER_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 COUNTER_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.363ns (58.703%)  route 0.255ns (41.297%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.597     1.516    CLK_i_IBUF_BUFG
    SLICE_X0Y107         FDCE                                         r  COUNTER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  COUNTER_reg[1]/Q
                         net (fo=2, routed)           0.098     1.755    COUNTER_reg_n_0_[1]
    SLICE_X1Y107         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.870 r  COUNTER_reg[4]_i_2/O[0]
                         net (fo=1, routed)           0.158     2.028    data0[1]
    SLICE_X0Y107         LUT4 (Prop_lut4_I3_O)        0.107     2.135 r  COUNTER[1]_i_1/O
                         net (fo=1, routed)           0.000     2.135    COUNTER[1]
    SLICE_X0Y107         FDCE                                         r  COUNTER_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.870     2.035    CLK_i_IBUF_BUFG
    SLICE_X0Y107         FDCE                                         r  COUNTER_reg[1]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.091     1.607    COUNTER_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 COUNTER_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.235ns (36.001%)  route 0.418ns (63.999%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.597     1.516    CLK_i_IBUF_BUFG
    SLICE_X0Y108         FDCE                                         r  COUNTER_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141     1.657 f  COUNTER_reg[5]/Q
                         net (fo=2, routed)           0.174     1.831    COUNTER_reg_n_0_[5]
    SLICE_X0Y108         LUT5 (Prop_lut5_I2_O)        0.045     1.876 r  COUNTER[26]_i_3/O
                         net (fo=27, routed)          0.244     2.120    COUNTER[26]_i_3_n_0
    SLICE_X0Y107         LUT4 (Prop_lut4_I1_O)        0.049     2.169 r  COUNTER[4]_i_1/O
                         net (fo=1, routed)           0.000     2.169    COUNTER[4]
    SLICE_X0Y107         FDCE                                         r  COUNTER_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.870     2.035    CLK_i_IBUF_BUFG
    SLICE_X0Y107         FDCE                                         r  COUNTER_reg[4]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.107     1.639    COUNTER_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.300ns (46.049%)  route 0.351ns (53.951%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.596     1.515    CLK_i_IBUF_BUFG
    SLICE_X1Y111         FDCE                                         r  COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.141     1.656 f  COUNTER_reg[0]/Q
                         net (fo=3, routed)           0.109     1.765    COUNTER_reg_n_0_[0]
    SLICE_X0Y111         LUT5 (Prop_lut5_I2_O)        0.048     1.813 r  COUNTER[26]_i_2/O
                         net (fo=27, routed)          0.242     2.056    COUNTER[26]_i_2_n_0
    SLICE_X0Y111         LUT4 (Prop_lut4_I0_O)        0.111     2.167 r  COUNTER[19]_i_1/O
                         net (fo=1, routed)           0.000     2.167    COUNTER[19]
    SLICE_X0Y111         FDCE                                         r  COUNTER_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.869     2.034    CLK_i_IBUF_BUFG
    SLICE_X0Y111         FDCE                                         r  COUNTER_reg[19]/C
                         clock pessimism             -0.505     1.528    
    SLICE_X0Y111         FDCE (Hold_fdce_C_D)         0.107     1.635    COUNTER_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 COUNTER_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.231ns (35.606%)  route 0.418ns (64.394%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.597     1.516    CLK_i_IBUF_BUFG
    SLICE_X0Y108         FDCE                                         r  COUNTER_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141     1.657 f  COUNTER_reg[5]/Q
                         net (fo=2, routed)           0.174     1.831    COUNTER_reg_n_0_[5]
    SLICE_X0Y108         LUT5 (Prop_lut5_I2_O)        0.045     1.876 r  COUNTER[26]_i_3/O
                         net (fo=27, routed)          0.244     2.120    COUNTER[26]_i_3_n_0
    SLICE_X0Y107         LUT4 (Prop_lut4_I1_O)        0.045     2.165 r  COUNTER[2]_i_1/O
                         net (fo=1, routed)           0.000     2.165    COUNTER[2]
    SLICE_X0Y107         FDCE                                         r  COUNTER_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.870     2.035    CLK_i_IBUF_BUFG
    SLICE_X0Y107         FDCE                                         r  COUNTER_reg[2]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.092     1.624    COUNTER_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 COUNTER_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.235ns (35.313%)  route 0.430ns (64.687%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.597     1.516    CLK_i_IBUF_BUFG
    SLICE_X0Y108         FDCE                                         r  COUNTER_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141     1.657 f  COUNTER_reg[5]/Q
                         net (fo=2, routed)           0.174     1.831    COUNTER_reg_n_0_[5]
    SLICE_X0Y108         LUT5 (Prop_lut5_I2_O)        0.045     1.876 r  COUNTER[26]_i_3/O
                         net (fo=27, routed)          0.257     2.133    COUNTER[26]_i_3_n_0
    SLICE_X0Y109         LUT4 (Prop_lut4_I1_O)        0.049     2.182 r  COUNTER[6]_i_1/O
                         net (fo=1, routed)           0.000     2.182    COUNTER[6]
    SLICE_X0Y109         FDCE                                         r  COUNTER_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.870     2.035    CLK_i_IBUF_BUFG
    SLICE_X0Y109         FDCE                                         r  COUNTER_reg[6]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X0Y109         FDCE (Hold_fdce_C_D)         0.107     1.639    COUNTER_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.542    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y111    COUNTER_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y109    COUNTER_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y109    COUNTER_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y109    COUNTER_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y110    COUNTER_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y110    COUNTER_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y110    COUNTER_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y110    COUNTER_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y111    COUNTER_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    OUTPUT_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y111    COUNTER_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y111    COUNTER_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y111    COUNTER_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y111    COUNTER_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    COUNTER_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y111    COUNTER_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    COUNTER_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    COUNTER_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    COUNTER_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112    COUNTER_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112    COUNTER_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112    COUNTER_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112    COUNTER_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112    COUNTER_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112    COUNTER_reg[26]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y111    COUNTER_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y111    COUNTER_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y109    COUNTER_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y109    COUNTER_reg[10]/C



