Sure, here is a 4-digit BCD counter:

```
module top_module (
    input clk,
    input reset,   // Synchronous active-high reset
    output [3:1] ena,
    output [15:0] q);

    always @(posedge clk or posedge reset) begin
        if (reset) begin
            q <= 0;
        end else begin
            if (ena[0]) begin
                q[3:0] <= q[3:0] + 1;
            end
            if (ena[1]) begin
                q[7:4] <= q[7:4] + 1;
            end
            if (ena[2]) begin
                q[11:8] <= q[11:8] + 1;
            end
        end
    end

    assign ena[0] = q[0] == 9;
    assign ena[1] = q[4] == 9;
    assign ena[2] = q[8] == 9;

endmodule
```

This counter uses three one-digit decade counters to count the ones, tens, and hundreds digits, respectively. The enable signals for the upper three digits are generated by comparing the corresponding digits to 9. When a digit reaches 9, its enable signal is asserted, causing the counter to increment to the next digit.