{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "ip/altsource_probe/hps_reset.v ip/altsource_probe/hps_reset.BAK.v " "Backing up file \"ip/altsource_probe/hps_reset.v\" to \"ip/altsource_probe/hps_reset.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1569287363230 ""}
{ "Info" "IIPMAN_IPRGEN_START" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Started upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1569287363231 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system.qsys soc_system.BAK.qsys " "Backing up file \"soc_system.qsys\" to \"soc_system.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1569287364352 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system/synthesis/soc_system.v soc_system.BAK.v " "Backing up file \"soc_system/synthesis/soc_system.v\" to \"soc_system.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1569287364387 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys soc_system.qsys " "Started upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1569287364388 ""}
{ "Info" "" "" "2019.09.24.11:09:46 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2019.09.24.11:09:46 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1569287386763 ""}
{ "Info" "" "" "2019.09.24.11:09:46 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2019.09.24.11:09:46 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1569287386771 ""}
{ "Info" "soc_system_generation.rpt" "" "2019.09.24.11:10:09 Info: Saving generation log to C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system" {  } {  } 0 0 "2019.09.24.11:10:09 Info: Saving generation log to C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system" 0 0 "Shell" 0 -1 1569287409037 ""}
{ "Info" "" "" "2019.09.24.11:10:09 Info: Starting: Create simulation model" {  } {  } 0 0 "2019.09.24.11:10:09 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1569287409038 ""}
{ "Info" "" "" "2019.09.24.11:10:09 Info: qsys-generate C:\\Users\\bruno\\Desktop\\DE10-Nano_v.1.3.7_HWrevC_SystemCD\\Demonstrations\\SoC_FPGA\\DE10_NANO_SoC_GHRD\\soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\bruno\\Desktop\\DE10-Nano_v.1.3.7_HWrevC_SystemCD\\Demonstrations\\SoC_FPGA\\DE10_NANO_SoC_GHRD\\soc_system\\simulation --family=\"Cyclone V\" --part=5CSEBA6U23I7" {  } {  } 0 0 "2019.09.24.11:10:09 Info: qsys-generate C:\\Users\\bruno\\Desktop\\DE10-Nano_v.1.3.7_HWrevC_SystemCD\\Demonstrations\\SoC_FPGA\\DE10_NANO_SoC_GHRD\\soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\bruno\\Desktop\\DE10-Nano_v.1.3.7_HWrevC_SystemCD\\Demonstrations\\SoC_FPGA\\DE10_NANO_SoC_GHRD\\soc_system\\simulation --family=\"Cyclone V\" --part=5CSEBA6U23I7" 0 0 "Shell" 0 -1 1569287409044 ""}
{ "Info" "soc_system.qsys" "" "2019.09.24.11:10:09 Info: Loading DE10_NANO_SoC_GHRD" {  } {  } 0 0 "2019.09.24.11:10:09 Info: Loading DE10_NANO_SoC_GHRD" 0 0 "Shell" 0 -1 1569287409075 ""}
{ "Info" "" "" "2019.09.24.11:10:09 Info: Reading input file" {  } {  } 0 0 "2019.09.24.11:10:09 Info: Reading input file" 0 0 "Shell" 0 -1 1569287409691 ""}
{ "Info" "" "" "2019.09.24.11:10:09 Info: Adding ILC \[interrupt_latency_counter 18.1\]" {  } {  } 0 0 "2019.09.24.11:10:09 Info: Adding ILC \[interrupt_latency_counter 18.1\]" 0 0 "Shell" 0 -1 1569287409693 ""}
{ "Info" "" "" "2019.09.24.11:10:09 Info: Parameterizing module ILC" {  } {  } 0 0 "2019.09.24.11:10:09 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1569287409694 ""}
{ "Info" "" "" "2019.09.24.11:10:09 Info: Adding button_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.09.24.11:10:09 Info: Adding button_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1569287409694 ""}
{ "Info" "" "" "2019.09.24.11:10:09 Info: Parameterizing module button_pio" {  } {  } 0 0 "2019.09.24.11:10:09 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1569287409695 ""}
{ "Info" "" "" "2019.09.24.11:10:09 Info: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 0 "2019.09.24.11:10:09 Info: Adding clk_0 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1569287409695 ""}
{ "Info" "" "" "2019.09.24.11:10:09 Info: Parameterizing module clk_0" {  } {  } 0 0 "2019.09.24.11:10:09 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1569287409696 ""}
{ "Info" "" "" "2019.09.24.11:10:09 Info: Adding dipsw_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.09.24.11:10:09 Info: Adding dipsw_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1569287409696 ""}
{ "Info" "" "" "2019.09.24.11:10:09 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2019.09.24.11:10:09 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1569287409697 ""}
{ "Info" "" "" "2019.09.24.11:10:09 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2019.09.24.11:10:09 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1569287409697 ""}
{ "Info" "" "" "2019.09.24.11:10:09 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2019.09.24.11:10:09 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1569287409698 ""}
{ "Info" "" "" "2019.09.24.11:10:09 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2019.09.24.11:10:09 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1569287409698 ""}
{ "Info" "" "" "2019.09.24.11:10:09 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2019.09.24.11:10:09 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1569287409699 ""}
{ "Info" "" "" "2019.09.24.11:10:09 Info: Adding hps_0 \[altera_hps 18.1\]" {  } {  } 0 0 "2019.09.24.11:10:09 Info: Adding hps_0 \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1569287409699 ""}
{ "Info" "" "" "2019.09.24.11:10:09 Info: Parameterizing module hps_0" {  } {  } 0 0 "2019.09.24.11:10:09 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1569287409703 ""}
{ "Info" "" "" "2019.09.24.11:10:09 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2019.09.24.11:10:09 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1569287409708 ""}
{ "Info" "" "" "2019.09.24.11:10:09 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2019.09.24.11:10:09 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1569287409709 ""}
{ "Info" "" "" "2019.09.24.11:10:09 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2019.09.24.11:10:09 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1569287409709 ""}
{ "Info" "" "" "2019.09.24.11:10:09 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2019.09.24.11:10:09 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1569287409709 ""}
{ "Info" "" "" "2019.09.24.11:10:09 Info: Adding led_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.09.24.11:10:09 Info: Adding led_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1569287409710 ""}
{ "Info" "" "" "2019.09.24.11:10:09 Info: Parameterizing module led_pio" {  } {  } 0 0 "2019.09.24.11:10:09 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1569287409711 ""}
{ "Info" "" "" "2019.09.24.11:10:09 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.1\]" {  } {  } 0 0 "2019.09.24.11:10:09 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.1\]" 0 0 "Shell" 0 -1 1569287409711 ""}
{ "Info" "" "" "2019.09.24.11:10:09 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2019.09.24.11:10:09 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1569287409712 ""}
{ "Info" "" "" "2019.09.24.11:10:09 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 0 "2019.09.24.11:10:09 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" 0 0 "Shell" 0 -1 1569287409712 ""}
{ "Info" "" "" "2019.09.24.11:10:09 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2019.09.24.11:10:09 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1569287409713 ""}
{ "Info" "" "" "2019.09.24.11:10:09 Info: Building connections" {  } {  } 0 0 "2019.09.24.11:10:09 Info: Building connections" 0 0 "Shell" 0 -1 1569287409713 ""}
{ "Info" "" "" "2019.09.24.11:10:09 Info: Parameterizing connections" {  } {  } 0 0 "2019.09.24.11:10:09 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1569287409716 ""}
{ "Info" "" "" "2019.09.24.11:10:09 Info: Validating" {  } {  } 0 0 "2019.09.24.11:10:09 Info: Validating" 0 0 "Shell" 0 -1 1569287409717 ""}
{ "Info" "" "" "2019.09.24.11:10:19 Info: Done reading input file" {  } {  } 0 0 "2019.09.24.11:10:19 Info: Done reading input file" 0 0 "Shell" 0 -1 1569287419805 ""}
{ "Info" "" "" "2019.09.24.11:10:25 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2019.09.24.11:10:25 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1569287425272 ""}
{ "Info" "" "" "2019.09.24.11:10:25 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2019.09.24.11:10:25 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1569287425272 ""}
{ "Info" "" "" "2019.09.24.11:10:25 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2019.09.24.11:10:25 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1569287425272 ""}
{ "Info" "" "" "2019.09.24.11:10:25 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.09.24.11:10:25 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1569287425273 ""}
{ "Info" "" "" "2019.09.24.11:10:25 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2019.09.24.11:10:25 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1569287425275 ""}
{ "Info" "" "" "2019.09.24.11:10:25 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2019.09.24.11:10:25 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1569287425276 ""}
{ "Info" "" "" "2019.09.24.11:10:25 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2019.09.24.11:10:25 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1569287425276 ""}
{ "Info" "" "" "2019.09.24.11:10:26 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" {  } {  } 0 0 "2019.09.24.11:10:26 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1569287426536 ""}
{ "Info" "" "" "2019.09.24.11:10:33 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." {  } {  } 0 0 "2019.09.24.11:10:33 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." 0 0 "Shell" 0 -1 1569287433431 ""}
{ "Info" "" "" "2019.09.24.11:10:37 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2019.09.24.11:10:37 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1569287437647 ""}
{ "Info" "" "" "2019.09.24.11:10:39 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." {  } {  } 0 0 "2019.09.24.11:10:39 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." 0 0 "Shell" 0 -1 1569287439136 ""}
{ "Info" "" "" "2019.09.24.11:10:39 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2019.09.24.11:10:39 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1569287439136 ""}
{ "Info" "" "" "2019.09.24.11:10:39 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2019.09.24.11:10:39 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1569287439136 ""}
{ "Info" "" "" "2019.09.24.11:10:39 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." {  } {  } 0 0 "2019.09.24.11:10:39 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." 0 0 "Shell" 0 -1 1569287439136 ""}
{ "Warning" "" "" "2019.09.24.11:10:39 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2019.09.24.11:10:39 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1569287439975 ""}
{ "Warning" "" "" "2019.09.24.11:10:39 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2019.09.24.11:10:39 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1569287439975 ""}
{ "Warning" "" "" "2019.09.24.11:10:39 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" {  } {  } 0 0 "2019.09.24.11:10:39 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1569287439976 ""}
{ "Warning" "" "" "2019.09.24.11:10:39 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" {  } {  } 0 0 "2019.09.24.11:10:39 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1569287439976 ""}
{ "Info" "" "" "2019.09.24.11:10:49 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" {  } {  } 0 0 "2019.09.24.11:10:49 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" 0 0 "Shell" 0 -1 1569287449055 ""}
{ "Info" "" "" "2019.09.24.11:10:49 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2019.09.24.11:10:49 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1569287449081 ""}
{ "Info" "  ]" "" "2019.09.24.11:10:49 Info: button_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/bruno/AppData/Local/Temp/alt8163_5216707382196894248.dir/0003_button_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/bruno/AppData/Local/Temp/alt8163_5216707382196894248.dir/0003_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/bruno/AppData/Local/Temp/alt8163_5216707382196894248.dir/0003_button_pio_gen" {  } {  } 0 0 "2019.09.24.11:10:49 Info: button_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/bruno/AppData/Local/Temp/alt8163_5216707382196894248.dir/0003_button_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/bruno/AppData/Local/Temp/alt8163_5216707382196894248.dir/0003_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/bruno/AppData/Local/Temp/alt8163_5216707382196894248.dir/0003_button_pio_gen" 0 0 "Shell" 0 -1 1569287449081 ""}
{ "Info" "" "" "2019.09.24.11:10:49 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2019.09.24.11:10:49 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1569287449831 ""}
{ "Info" "" "" "2019.09.24.11:10:49 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2019.09.24.11:10:49 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1569287449834 ""}
{ "Info" "" "" "2019.09.24.11:10:49 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2019.09.24.11:10:49 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1569287449847 ""}
{ "Info" "  ]" "" "2019.09.24.11:10:49 Info: dipsw_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/bruno/AppData/Local/Temp/alt8163_5216707382196894248.dir/0004_dipsw_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/bruno/AppData/Local/Temp/alt8163_5216707382196894248.dir/0004_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/bruno/AppData/Local/Temp/alt8163_5216707382196894248.dir/0004_dipsw_pio_gen" {  } {  } 0 0 "2019.09.24.11:10:49 Info: dipsw_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/bruno/AppData/Local/Temp/alt8163_5216707382196894248.dir/0004_dipsw_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/bruno/AppData/Local/Temp/alt8163_5216707382196894248.dir/0004_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/bruno/AppData/Local/Temp/alt8163_5216707382196894248.dir/0004_dipsw_pio_gen" 0 0 "Shell" 0 -1 1569287449847 ""}
{ "Info" "" "" "2019.09.24.11:10:50 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2019.09.24.11:10:50 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1569287450112 ""}
{ "Info" "" "" "2019.09.24.11:10:50 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 0 "2019.09.24.11:10:50 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" 0 0 "Shell" 0 -1 1569287450114 ""}
{ "Info" "" "" "2019.09.24.11:10:51 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" {  } {  } 0 0 "2019.09.24.11:10:51 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" 0 0 "Shell" 0 -1 1569287451447 ""}
{ "Info" "" "" "2019.09.24.11:10:51 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2019.09.24.11:10:51 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1569287451456 ""}
{ "Info" "" "" "2019.09.24.11:10:52 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2019.09.24.11:10:52 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1569287452058 ""}
{ "Info" "" "" "2019.09.24.11:10:52 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.09.24.11:10:52 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1569287452524 ""}
{ "Info" "" "" "2019.09.24.11:10:56 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2019.09.24.11:10:56 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1569287456294 ""}
{ "Info" "" "" "2019.09.24.11:10:56 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2019.09.24.11:10:56 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1569287456329 ""}
{ "Info" "  ]" "" "2019.09.24.11:10:56 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/bruno/AppData/Local/Temp/alt8163_5216707382196894248.dir/0005_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/bruno/AppData/Local/Temp/alt8163_5216707382196894248.dir/0005_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/bruno/AppData/Local/Temp/alt8163_5216707382196894248.dir/0005_jtag_uart_gen" {  } {  } 0 0 "2019.09.24.11:10:56 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/bruno/AppData/Local/Temp/alt8163_5216707382196894248.dir/0005_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/bruno/AppData/Local/Temp/alt8163_5216707382196894248.dir/0005_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/bruno/AppData/Local/Temp/alt8163_5216707382196894248.dir/0005_jtag_uart_gen" 0 0 "Shell" 0 -1 1569287456329 ""}
{ "Info" "" "" "2019.09.24.11:10:56 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2019.09.24.11:10:56 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1569287456669 ""}
{ "Info" "" "" "2019.09.24.11:10:56 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2019.09.24.11:10:56 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1569287456672 ""}
{ "Info" "" "" "2019.09.24.11:10:56 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2019.09.24.11:10:56 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1569287456690 ""}
{ "Info" "  ]" "" "2019.09.24.11:10:56 Info: led_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/bruno/AppData/Local/Temp/alt8163_5216707382196894248.dir/0006_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/bruno/AppData/Local/Temp/alt8163_5216707382196894248.dir/0006_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/bruno/AppData/Local/Temp/alt8163_5216707382196894248.dir/0006_led_pio_gen" {  } {  } 0 0 "2019.09.24.11:10:56 Info: led_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/bruno/AppData/Local/Temp/alt8163_5216707382196894248.dir/0006_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/bruno/AppData/Local/Temp/alt8163_5216707382196894248.dir/0006_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/bruno/AppData/Local/Temp/alt8163_5216707382196894248.dir/0006_led_pio_gen" 0 0 "Shell" 0 -1 1569287456691 ""}
{ "Info" "" "" "2019.09.24.11:10:56 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2019.09.24.11:10:56 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1569287456915 ""}
{ "Info" "" "" "2019.09.24.11:10:56 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2019.09.24.11:10:56 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1569287456917 ""}
{ "Info" "" "" "2019.09.24.11:10:56 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 0 "2019.09.24.11:10:56 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" 0 0 "Shell" 0 -1 1569287456925 ""}
{ "Info" "" "" "2019.09.24.11:10:56 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2019.09.24.11:10:56 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1569287456940 ""}
{ "Info" "" "" "2019.09.24.11:10:58 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.09.24.11:10:58 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1569287458970 ""}
{ "Info" "" "" "2019.09.24.11:11:00 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2019.09.24.11:11:00 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1569287460279 ""}
{ "Info" "" "" "2019.09.24.11:11:06 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.09.24.11:11:06 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1569287466854 ""}
{ "Info" "" "" "2019.09.24.11:11:07 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.09.24.11:11:07 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1569287467484 ""}
{ "Info" "" "" "2019.09.24.11:11:08 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.09.24.11:11:08 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1569287468111 ""}
{ "Info" "" "" "2019.09.24.11:11:08 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.09.24.11:11:08 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1569287468741 ""}
{ "Info" "" "" "2019.09.24.11:11:09 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.09.24.11:11:09 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1569287469382 ""}
{ "Info" "" "" "2019.09.24.11:11:10 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.09.24.11:11:10 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1569287470029 ""}
{ "Info" "" "" "2019.09.24.11:11:14 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2019.09.24.11:11:14 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1569287474534 ""}
{ "Info" "" "" "2019.09.24.11:11:16 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2019.09.24.11:11:16 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1569287476504 ""}
{ "Info" "" "" "2019.09.24.11:11:19 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.09.24.11:11:19 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1569287479072 ""}
{ "Info" "" "" "2019.09.24.11:11:20 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" {  } {  } 0 0 "2019.09.24.11:11:20 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" 0 0 "Shell" 0 -1 1569287480370 ""}
{ "Info" "" "" "2019.09.24.11:11:20 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2019.09.24.11:11:20 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1569287480393 ""}
{ "Info" "" "" "2019.09.24.11:11:20 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2019.09.24.11:11:20 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1569287480401 ""}
{ "Info" "" "" "2019.09.24.11:11:20 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" {  } {  } 0 0 "2019.09.24.11:11:20 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" 0 0 "Shell" 0 -1 1569287480409 ""}
{ "Info" "" "" "2019.09.24.11:11:20 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2019.09.24.11:11:20 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1569287480436 ""}
{ "Info" "" "" "2019.09.24.11:11:20 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2019.09.24.11:11:20 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1569287480513 ""}
{ "Info" "" "" "2019.09.24.11:11:20 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2019.09.24.11:11:20 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1569287480547 ""}
{ "Info" "" "" "2019.09.24.11:11:20 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2019.09.24.11:11:20 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1569287480566 ""}
{ "Info" "" "" "2019.09.24.11:11:20 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2019.09.24.11:11:20 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1569287480582 ""}
{ "Info" "" "" "2019.09.24.11:11:20 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2019.09.24.11:11:20 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1569287480597 ""}
{ "Info" "" "" "2019.09.24.11:11:20 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2019.09.24.11:11:20 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1569287480617 ""}
{ "Info" "" "" "2019.09.24.11:11:20 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2019.09.24.11:11:20 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1569287480637 ""}
{ "Info" "" "" "2019.09.24.11:11:20 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2019.09.24.11:11:20 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1569287480647 ""}
{ "Info" "" "" "2019.09.24.11:12:34 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2019.09.24.11:12:34 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1569287554960 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2019.09.24.11:12:35 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.24.11:12:35 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1569287555075 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2019.09.24.11:12:35 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.24.11:12:35 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1569287555076 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2019.09.24.11:12:35 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.24.11:12:35 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1569287555076 ""}
{ "Info" "" "" "2019.09.24.11:12:36 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2019.09.24.11:12:36 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1569287556955 ""}
{ "Info" "" "" "2019.09.24.11:12:36 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" {  } {  } 0 0 "2019.09.24.11:12:36 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" 0 0 "Shell" 0 -1 1569287556962 ""}
{ "Info" "altera_merlin_slave_translator.sv" "" "2019.09.24.11:12:36 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.24.11:12:36 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1569287556963 ""}
{ "Info" "" "" "2019.09.24.11:12:36 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 0 "2019.09.24.11:12:36 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" 0 0 "Shell" 0 -1 1569287556972 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.09.24.11:12:36 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.24.11:12:36 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1569287556981 ""}
{ "Info" "" "" "2019.09.24.11:12:36 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" {  } {  } 0 0 "2019.09.24.11:12:36 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" 0 0 "Shell" 0 -1 1569287556982 ""}
{ "Info" "altera_merlin_slave_agent.sv" "" "2019.09.24.11:12:36 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.24.11:12:36 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1569287556983 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2019.09.24.11:12:36 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.24.11:12:36 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1569287556983 ""}
{ "Info" "" "" "2019.09.24.11:12:36 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.09.24.11:12:36 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1569287557000 ""}
{ "Info" "" "" "2019.09.24.11:12:37 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2019.09.24.11:12:37 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1569287557017 ""}
{ "Info" "" "" "2019.09.24.11:12:37 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" {  } {  } 0 0 "2019.09.24.11:12:37 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" 0 0 "Shell" 0 -1 1569287557024 ""}
{ "Info" "altera_merlin_burst_adapter.sv" "" "2019.09.24.11:12:37 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.24.11:12:37 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1569287557024 ""}
{ "Info" "altera_merlin_burst_adapter_uncmpr.sv" "" "2019.09.24.11:12:37 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.24.11:12:37 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1569287557025 ""}
{ "Info" "altera_merlin_burst_adapter_13_1.sv" "" "2019.09.24.11:12:37 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.24.11:12:37 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1569287557025 ""}
{ "Info" "altera_merlin_burst_adapter_new.sv" "" "2019.09.24.11:12:37 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.24.11:12:37 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1569287557026 ""}
{ "Info" "altera_incr_burst_converter.sv" "" "2019.09.24.11:12:37 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.24.11:12:37 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1569287557026 ""}
{ "Info" "altera_wrap_burst_converter.sv" "" "2019.09.24.11:12:37 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.24.11:12:37 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1569287557027 ""}
{ "Info" "altera_default_burst_converter.sv" "" "2019.09.24.11:12:37 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.24.11:12:37 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1569287557027 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.09.24.11:12:37 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.24.11:12:37 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1569287557027 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2019.09.24.11:12:37 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.24.11:12:37 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1569287557028 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2019.09.24.11:12:37 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.24.11:12:37 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1569287557029 ""}
{ "Info" "" "" "2019.09.24.11:12:37 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.09.24.11:12:37 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1569287557033 ""}
{ "Info" "" "" "2019.09.24.11:12:37 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.09.24.11:12:37 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1569287557049 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.09.24.11:12:37 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.24.11:12:37 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1569287557056 ""}
{ "Info" "" "" "2019.09.24.11:12:37 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.09.24.11:12:37 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1569287557060 ""}
{ "Info" "" "" "2019.09.24.11:12:37 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.09.24.11:12:37 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1569287557075 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.09.24.11:12:37 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.24.11:12:37 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1569287557082 ""}
{ "Info" "" "" "2019.09.24.11:12:38 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2019.09.24.11:12:38 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1569287558302 ""}
{ "Info" "" "" "2019.09.24.11:12:38 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" {  } {  } 0 0 "2019.09.24.11:12:38 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" 0 0 "Shell" 0 -1 1569287558310 ""}
{ "Info" "altera_merlin_master_translator.sv" "" "2019.09.24.11:12:38 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.24.11:12:38 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1569287558311 ""}
{ "Info" "" "" "2019.09.24.11:12:38 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" {  } {  } 0 0 "2019.09.24.11:12:38 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" 0 0 "Shell" 0 -1 1569287558312 ""}
{ "Info" "altera_merlin_master_agent.sv" "" "2019.09.24.11:12:38 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.24.11:12:38 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1569287558312 ""}
{ "Info" "" "" "2019.09.24.11:12:38 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.09.24.11:12:38 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1569287558329 ""}
{ "Info" "" "" "2019.09.24.11:12:38 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2019.09.24.11:12:38 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1569287558352 ""}
{ "Info" "" "" "2019.09.24.11:12:38 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" {  } {  } 0 0 "2019.09.24.11:12:38 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" 0 0 "Shell" 0 -1 1569287558369 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2019.09.24.11:12:38 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.24.11:12:38 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1569287558384 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2019.09.24.11:12:38 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.24.11:12:38 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1569287558385 ""}
{ "Info" "" "" "2019.09.24.11:12:38 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.09.24.11:12:38 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1569287558388 ""}
{ "Info" "" "" "2019.09.24.11:12:38 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.09.24.11:12:38 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1569287558403 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.09.24.11:12:38 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.24.11:12:38 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1569287558410 ""}
{ "Info" "" "" "2019.09.24.11:12:38 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.09.24.11:12:38 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1569287558414 ""}
{ "Info" "" "" "2019.09.24.11:12:38 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.09.24.11:12:38 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1569287558432 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.09.24.11:12:38 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.24.11:12:38 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1569287558440 ""}
{ "Info" "" "" "2019.09.24.11:12:38 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2019.09.24.11:12:38 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1569287558451 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2019.09.24.11:12:38 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.24.11:12:38 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1569287558461 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2019.09.24.11:12:38 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.24.11:12:38 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1569287558461 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.09.24.11:12:38 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.24.11:12:38 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1569287558462 ""}
{ "Info" "" "" "2019.09.24.11:12:38 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.09.24.11:12:38 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1569287558478 ""}
{ "Info" "" "" "2019.09.24.11:12:38 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2019.09.24.11:12:38 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1569287558501 ""}
{ "Info" "" "" "2019.09.24.11:12:38 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.09.24.11:12:38 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1569287558505 ""}
{ "Info" "" "" "2019.09.24.11:12:38 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.09.24.11:12:38 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1569287558519 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.09.24.11:12:38 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.24.11:12:38 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1569287558526 ""}
{ "Info" "" "" "2019.09.24.11:12:38 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.09.24.11:12:38 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1569287558529 ""}
{ "Info" "" "" "2019.09.24.11:12:38 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.09.24.11:12:38 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1569287558544 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.09.24.11:12:38 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.24.11:12:38 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1569287558551 ""}
{ "Info" "" "" "2019.09.24.11:12:38 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" {  } {  } 0 0 "2019.09.24.11:12:38 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1569287558564 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.09.24.11:12:38 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.24.11:12:38 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1569287558576 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2019.09.24.11:12:38 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.24.11:12:38 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1569287558576 ""}
{ "Info" "" "" "2019.09.24.11:12:38 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.09.24.11:12:38 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1569287558592 ""}
{ "Info" "" "" "2019.09.24.11:12:38 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2019.09.24.11:12:38 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1569287558609 ""}
{ "Info" "" "" "2019.09.24.11:12:38 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.09.24.11:12:38 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1569287558613 ""}
{ "Info" "" "" "2019.09.24.11:12:38 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.09.24.11:12:38 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1569287558627 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.09.24.11:12:38 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.24.11:12:38 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1569287558633 ""}
{ "Info" "" "" "2019.09.24.11:12:38 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.09.24.11:12:38 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1569287558641 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.09.24.11:12:38 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.24.11:12:38 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1569287558648 ""}
{ "Info" "" "" "2019.09.24.11:12:39 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2019.09.24.11:12:39 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1569287559914 ""}
{ "Info" "" "" "2019.09.24.11:12:39 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2019.09.24.11:12:39 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1569287559993 ""}
{ "Info" "verbosity_pkg.sv" "" "2019.09.24.11:12:39 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.24.11:12:39 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1569287559994 ""}
{ "Info" "avalon_utilities_pkg.sv" "" "2019.09.24.11:12:39 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.24.11:12:39 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1569287559994 ""}
{ "Info" "avalon_mm_pkg.sv" "" "2019.09.24.11:12:39 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.24.11:12:39 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1569287559994 ""}
{ "Info" "altera_avalon_mm_slave_bfm.sv" "" "2019.09.24.11:12:39 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.24.11:12:39 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1569287559995 ""}
{ "Info" "altera_avalon_interrupt_sink.sv" "" "2019.09.24.11:12:39 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.24.11:12:39 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1569287559995 ""}
{ "Info" "altera_avalon_clock_source.sv" "" "2019.09.24.11:12:39 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.24.11:12:39 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1569287559995 ""}
{ "Info" "altera_avalon_reset_source.sv" "" "2019.09.24.11:12:39 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.24.11:12:39 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1569287559996 ""}
{ "Info" "" "" "2019.09.24.11:12:40 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2019.09.24.11:12:40 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1569287560020 ""}
{ "Info" "" "" "2019.09.24.11:12:40 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2019.09.24.11:12:40 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1569287560032 ""}
{ "Info" "" "" "2019.09.24.11:12:40 Info: soc_system: Done \"soc_system\" with 65 modules, 192 files" {  } {  } 0 0 "2019.09.24.11:12:40 Info: soc_system: Done \"soc_system\" with 65 modules, 192 files" 0 0 "Shell" 0 -1 1569287560039 ""}
{ "Info" "" "" "2019.09.24.11:12:40 Info: qsys-generate succeeded." {  } {  } 0 0 "2019.09.24.11:12:40 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1569287560098 ""}
{ "Info" "" "" "2019.09.24.11:12:40 Info: Finished: Create simulation model" {  } {  } 0 0 "2019.09.24.11:12:40 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1569287560099 ""}
{ "Info" "" "" "2019.09.24.11:12:40 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2019.09.24.11:12:40 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1569287560099 ""}
{ "Info" " --use-relative-paths=true" "" "2019.09.24.11:12:40 Info: sim-script-gen --spd=C:\\Users\\bruno\\Desktop\\DE10-Nano_v.1.3.7_HWrevC_SystemCD\\Demonstrations\\SoC_FPGA\\DE10_NANO_SoC_GHRD\\soc_system\\soc_system.spd --output-directory=C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2019.09.24.11:12:40 Info: sim-script-gen --spd=C:\\Users\\bruno\\Desktop\\DE10-Nano_v.1.3.7_HWrevC_SystemCD\\Demonstrations\\SoC_FPGA\\DE10_NANO_SoC_GHRD\\soc_system\\soc_system.spd --output-directory=C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1569287560099 ""}
{ "Info" " --use-relative-paths=true" "" "2019.09.24.11:12:40 Info: Doing: ip-make-simscript --spd=C:\\Users\\bruno\\Desktop\\DE10-Nano_v.1.3.7_HWrevC_SystemCD\\Demonstrations\\SoC_FPGA\\DE10_NANO_SoC_GHRD\\soc_system\\soc_system.spd --output-directory=C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2019.09.24.11:12:40 Info: Doing: ip-make-simscript --spd=C:\\Users\\bruno\\Desktop\\DE10-Nano_v.1.3.7_HWrevC_SystemCD\\Demonstrations\\SoC_FPGA\\DE10_NANO_SoC_GHRD\\soc_system\\soc_system.spd --output-directory=C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1569287560102 ""}
{ "Info" " directory:" "" "2019.09.24.11:12:41 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2019.09.24.11:12:41 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1569287561093 ""}
{ "Info" "msim_setup.tcl" "" "2019.09.24.11:12:41 Info:     mentor" {  } {  } 0 0 "2019.09.24.11:12:41 Info:     mentor" 0 0 "Shell" 0 -1 1569287561101 ""}
{ "Info" " directory:" "" "2019.09.24.11:12:41 Info: Generating the following file(s) for VCS simulator in C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2019.09.24.11:12:41 Info: Generating the following file(s) for VCS simulator in C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1569287561109 ""}
{ "Info" "vcs_setup.sh" "" "2019.09.24.11:12:41 Info:     synopsys/vcs" {  } {  } 0 0 "2019.09.24.11:12:41 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1569287561115 ""}
{ "Info" " directory:" "" "2019.09.24.11:12:41 Info: Generating the following file(s) for VCSMX simulator in C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2019.09.24.11:12:41 Info: Generating the following file(s) for VCSMX simulator in C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1569287561129 ""}
{ "Info" "synopsys_sim.setup" "" "2019.09.24.11:12:41 Info:     synopsys/vcsmx" {  } {  } 0 0 "2019.09.24.11:12:41 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1569287561133 ""}
{ "Info" "vcsmx_setup.sh" "" "2019.09.24.11:12:41 Info:     synopsys/vcsmx" {  } {  } 0 0 "2019.09.24.11:12:41 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1569287561139 ""}
{ "Info" " directory:" "" "2019.09.24.11:12:41 Info: Generating the following file(s) for NCSIM simulator in C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2019.09.24.11:12:41 Info: Generating the following file(s) for NCSIM simulator in C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1569287561163 ""}
{ "Info" "cds.lib" "" "2019.09.24.11:12:41 Info:     cadence" {  } {  } 0 0 "2019.09.24.11:12:41 Info:     cadence" 0 0 "Shell" 0 -1 1569287561168 ""}
{ "Info" "hdl.var" "" "2019.09.24.11:12:41 Info:     cadence" {  } {  } 0 0 "2019.09.24.11:12:41 Info:     cadence" 0 0 "Shell" 0 -1 1569287561356 ""}
{ "Info" "ncsim_setup.sh" "" "2019.09.24.11:12:41 Info:     cadence" {  } {  } 0 0 "2019.09.24.11:12:41 Info:     cadence" 0 0 "Shell" 0 -1 1569287561361 ""}
{ "Info" " directory" "" "2019.09.24.11:12:41 Info:     47 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2019.09.24.11:12:41 Info:     47 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1569287561361 ""}
{ "Info" " directory:" "" "2019.09.24.11:12:41 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2019.09.24.11:12:41 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1569287561367 ""}
{ "Info" "rivierapro_setup.tcl" "" "2019.09.24.11:12:41 Info:     aldec" {  } {  } 0 0 "2019.09.24.11:12:41 Info:     aldec" 0 0 "Shell" 0 -1 1569287561375 ""}
{ "Info" "." "" "2019.09.24.11:12:41 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2019.09.24.11:12:41 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1569287561375 ""}
{ "Info" "" "" "2019.09.24.11:12:41 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2019.09.24.11:12:41 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1569287561375 ""}
{ "Info" "" "" "2019.09.24.11:12:41 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2019.09.24.11:12:41 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1569287561375 ""}
{ "Info" "" "" "2019.09.24.11:12:41 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2019.09.24.11:12:41 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1569287561376 ""}
{ "Info" "" "" "2019.09.24.11:12:41 Info: qsys-generate C:\\Users\\bruno\\Desktop\\DE10-Nano_v.1.3.7_HWrevC_SystemCD\\Demonstrations\\SoC_FPGA\\DE10_NANO_SoC_GHRD\\soc_system.qsys --block-symbol-file --output-directory=C:\\Users\\bruno\\Desktop\\DE10-Nano_v.1.3.7_HWrevC_SystemCD\\Demonstrations\\SoC_FPGA\\DE10_NANO_SoC_GHRD\\soc_system --family=\"Cyclone V\" --part=5CSEBA6U23I7" {  } {  } 0 0 "2019.09.24.11:12:41 Info: qsys-generate C:\\Users\\bruno\\Desktop\\DE10-Nano_v.1.3.7_HWrevC_SystemCD\\Demonstrations\\SoC_FPGA\\DE10_NANO_SoC_GHRD\\soc_system.qsys --block-symbol-file --output-directory=C:\\Users\\bruno\\Desktop\\DE10-Nano_v.1.3.7_HWrevC_SystemCD\\Demonstrations\\SoC_FPGA\\DE10_NANO_SoC_GHRD\\soc_system --family=\"Cyclone V\" --part=5CSEBA6U23I7" 0 0 "Shell" 0 -1 1569287561376 ""}
{ "Info" "soc_system.qsys" "" "2019.09.24.11:12:41 Info: Loading DE10_NANO_SoC_GHRD" {  } {  } 0 0 "2019.09.24.11:12:41 Info: Loading DE10_NANO_SoC_GHRD" 0 0 "Shell" 0 -1 1569287561378 ""}
{ "Info" "" "" "2019.09.24.11:12:42 Info: Reading input file" {  } {  } 0 0 "2019.09.24.11:12:42 Info: Reading input file" 0 0 "Shell" 0 -1 1569287562011 ""}
{ "Info" "" "" "2019.09.24.11:12:42 Info: Adding ILC \[interrupt_latency_counter 18.1\]" {  } {  } 0 0 "2019.09.24.11:12:42 Info: Adding ILC \[interrupt_latency_counter 18.1\]" 0 0 "Shell" 0 -1 1569287562012 ""}
{ "Info" "" "" "2019.09.24.11:12:42 Info: Parameterizing module ILC" {  } {  } 0 0 "2019.09.24.11:12:42 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1569287562012 ""}
{ "Info" "" "" "2019.09.24.11:12:42 Info: Adding button_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.09.24.11:12:42 Info: Adding button_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1569287562012 ""}
{ "Info" "" "" "2019.09.24.11:12:42 Info: Parameterizing module button_pio" {  } {  } 0 0 "2019.09.24.11:12:42 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1569287562012 ""}
{ "Info" "" "" "2019.09.24.11:12:42 Info: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 0 "2019.09.24.11:12:42 Info: Adding clk_0 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1569287562012 ""}
{ "Info" "" "" "2019.09.24.11:12:42 Info: Parameterizing module clk_0" {  } {  } 0 0 "2019.09.24.11:12:42 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1569287562012 ""}
{ "Info" "" "" "2019.09.24.11:12:42 Info: Adding dipsw_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.09.24.11:12:42 Info: Adding dipsw_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1569287562012 ""}
{ "Info" "" "" "2019.09.24.11:12:42 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2019.09.24.11:12:42 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1569287562012 ""}
{ "Info" "" "" "2019.09.24.11:12:42 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2019.09.24.11:12:42 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1569287562012 ""}
{ "Info" "" "" "2019.09.24.11:12:42 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2019.09.24.11:12:42 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1569287562012 ""}
{ "Info" "" "" "2019.09.24.11:12:42 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2019.09.24.11:12:42 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1569287562013 ""}
{ "Info" "" "" "2019.09.24.11:12:42 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2019.09.24.11:12:42 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1569287562013 ""}
{ "Info" "" "" "2019.09.24.11:12:42 Info: Adding hps_0 \[altera_hps 18.1\]" {  } {  } 0 0 "2019.09.24.11:12:42 Info: Adding hps_0 \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1569287562013 ""}
{ "Info" "" "" "2019.09.24.11:12:42 Info: Parameterizing module hps_0" {  } {  } 0 0 "2019.09.24.11:12:42 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1569287562015 ""}
{ "Info" "" "" "2019.09.24.11:12:42 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2019.09.24.11:12:42 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1569287562018 ""}
{ "Info" "" "" "2019.09.24.11:12:42 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2019.09.24.11:12:42 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1569287562018 ""}
{ "Info" "" "" "2019.09.24.11:12:42 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2019.09.24.11:12:42 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1569287562018 ""}
{ "Info" "" "" "2019.09.24.11:12:42 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2019.09.24.11:12:42 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1569287562019 ""}
{ "Info" "" "" "2019.09.24.11:12:42 Info: Adding led_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.09.24.11:12:42 Info: Adding led_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1569287562019 ""}
{ "Info" "" "" "2019.09.24.11:12:42 Info: Parameterizing module led_pio" {  } {  } 0 0 "2019.09.24.11:12:42 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1569287562019 ""}
{ "Info" "" "" "2019.09.24.11:12:42 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.1\]" {  } {  } 0 0 "2019.09.24.11:12:42 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.1\]" 0 0 "Shell" 0 -1 1569287562019 ""}
{ "Info" "" "" "2019.09.24.11:12:42 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2019.09.24.11:12:42 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1569287562019 ""}
{ "Info" "" "" "2019.09.24.11:12:42 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 0 "2019.09.24.11:12:42 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" 0 0 "Shell" 0 -1 1569287562020 ""}
{ "Info" "" "" "2019.09.24.11:12:42 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2019.09.24.11:12:42 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1569287562020 ""}
{ "Info" "" "" "2019.09.24.11:12:42 Info: Building connections" {  } {  } 0 0 "2019.09.24.11:12:42 Info: Building connections" 0 0 "Shell" 0 -1 1569287562020 ""}
{ "Info" "" "" "2019.09.24.11:12:42 Info: Parameterizing connections" {  } {  } 0 0 "2019.09.24.11:12:42 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1569287562021 ""}
{ "Info" "" "" "2019.09.24.11:12:42 Info: Validating" {  } {  } 0 0 "2019.09.24.11:12:42 Info: Validating" 0 0 "Shell" 0 -1 1569287562022 ""}
{ "Info" "" "" "2019.09.24.11:12:52 Info: Done reading input file" {  } {  } 0 0 "2019.09.24.11:12:52 Info: Done reading input file" 0 0 "Shell" 0 -1 1569287572185 ""}
{ "Info" "" "" "2019.09.24.11:12:57 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2019.09.24.11:12:57 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1569287577446 ""}
{ "Info" "" "" "2019.09.24.11:12:57 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2019.09.24.11:12:57 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1569287577446 ""}
{ "Info" "" "" "2019.09.24.11:12:57 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2019.09.24.11:12:57 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1569287577446 ""}
{ "Info" "" "" "2019.09.24.11:12:57 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.09.24.11:12:57 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1569287577446 ""}
{ "Info" "" "" "2019.09.24.11:12:57 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2019.09.24.11:12:57 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1569287577447 ""}
{ "Info" "" "" "2019.09.24.11:12:57 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2019.09.24.11:12:57 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1569287577447 ""}
{ "Info" "" "" "2019.09.24.11:12:57 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2019.09.24.11:12:57 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1569287577447 ""}
{ "Info" "" "" "2019.09.24.11:12:57 Info: qsys-generate succeeded." {  } {  } 0 0 "2019.09.24.11:12:57 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1569287577798 ""}
{ "Info" "" "" "2019.09.24.11:12:57 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2019.09.24.11:12:57 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1569287577798 ""}
{ "Info" "" "" "2019.09.24.11:12:57 Info:" {  } {  } 0 0 "2019.09.24.11:12:57 Info:" 0 0 "Shell" 0 -1 1569287577798 ""}
{ "Info" "" "" "2019.09.24.11:12:57 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2019.09.24.11:12:57 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1569287577798 ""}
{ "Info" "" "" "2019.09.24.11:12:57 Info: qsys-generate C:\\Users\\bruno\\Desktop\\DE10-Nano_v.1.3.7_HWrevC_SystemCD\\Demonstrations\\SoC_FPGA\\DE10_NANO_SoC_GHRD\\soc_system.qsys --synthesis=VERILOG --output-directory=C:\\Users\\bruno\\Desktop\\DE10-Nano_v.1.3.7_HWrevC_SystemCD\\Demonstrations\\SoC_FPGA\\DE10_NANO_SoC_GHRD\\soc_system\\synthesis --family=\"Cyclone V\" --part=5CSEBA6U23I7" {  } {  } 0 0 "2019.09.24.11:12:57 Info: qsys-generate C:\\Users\\bruno\\Desktop\\DE10-Nano_v.1.3.7_HWrevC_SystemCD\\Demonstrations\\SoC_FPGA\\DE10_NANO_SoC_GHRD\\soc_system.qsys --synthesis=VERILOG --output-directory=C:\\Users\\bruno\\Desktop\\DE10-Nano_v.1.3.7_HWrevC_SystemCD\\Demonstrations\\SoC_FPGA\\DE10_NANO_SoC_GHRD\\soc_system\\synthesis --family=\"Cyclone V\" --part=5CSEBA6U23I7" 0 0 "Shell" 0 -1 1569287577799 ""}
{ "Info" "soc_system.qsys" "" "2019.09.24.11:12:57 Info: Loading DE10_NANO_SoC_GHRD" {  } {  } 0 0 "2019.09.24.11:12:57 Info: Loading DE10_NANO_SoC_GHRD" 0 0 "Shell" 0 -1 1569287577801 ""}
{ "Info" "" "" "2019.09.24.11:12:58 Info: Reading input file" {  } {  } 0 0 "2019.09.24.11:12:58 Info: Reading input file" 0 0 "Shell" 0 -1 1569287578401 ""}
{ "Info" "" "" "2019.09.24.11:12:58 Info: Adding ILC \[interrupt_latency_counter 18.1\]" {  } {  } 0 0 "2019.09.24.11:12:58 Info: Adding ILC \[interrupt_latency_counter 18.1\]" 0 0 "Shell" 0 -1 1569287578402 ""}
{ "Info" "" "" "2019.09.24.11:12:58 Info: Parameterizing module ILC" {  } {  } 0 0 "2019.09.24.11:12:58 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1569287578402 ""}
{ "Info" "" "" "2019.09.24.11:12:58 Info: Adding button_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.09.24.11:12:58 Info: Adding button_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1569287578402 ""}
{ "Info" "" "" "2019.09.24.11:12:58 Info: Parameterizing module button_pio" {  } {  } 0 0 "2019.09.24.11:12:58 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1569287578402 ""}
{ "Info" "" "" "2019.09.24.11:12:58 Info: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 0 "2019.09.24.11:12:58 Info: Adding clk_0 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1569287578403 ""}
{ "Info" "" "" "2019.09.24.11:12:58 Info: Parameterizing module clk_0" {  } {  } 0 0 "2019.09.24.11:12:58 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1569287578403 ""}
{ "Info" "" "" "2019.09.24.11:12:58 Info: Adding dipsw_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.09.24.11:12:58 Info: Adding dipsw_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1569287578403 ""}
{ "Info" "" "" "2019.09.24.11:12:58 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2019.09.24.11:12:58 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1569287578404 ""}
{ "Info" "" "" "2019.09.24.11:12:58 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2019.09.24.11:12:58 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1569287578404 ""}
{ "Info" "" "" "2019.09.24.11:12:58 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2019.09.24.11:12:58 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1569287578404 ""}
{ "Info" "" "" "2019.09.24.11:12:58 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2019.09.24.11:12:58 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1569287578404 ""}
{ "Info" "" "" "2019.09.24.11:12:58 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2019.09.24.11:12:58 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1569287578404 ""}
{ "Info" "" "" "2019.09.24.11:12:58 Info: Adding hps_0 \[altera_hps 18.1\]" {  } {  } 0 0 "2019.09.24.11:12:58 Info: Adding hps_0 \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1569287578404 ""}
{ "Info" "" "" "2019.09.24.11:12:58 Info: Parameterizing module hps_0" {  } {  } 0 0 "2019.09.24.11:12:58 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1569287578406 ""}
{ "Info" "" "" "2019.09.24.11:12:58 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2019.09.24.11:12:58 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1569287578409 ""}
{ "Info" "" "" "2019.09.24.11:12:58 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2019.09.24.11:12:58 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1569287578410 ""}
{ "Info" "" "" "2019.09.24.11:12:58 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2019.09.24.11:12:58 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1569287578410 ""}
{ "Info" "" "" "2019.09.24.11:12:58 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2019.09.24.11:12:58 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1569287578410 ""}
{ "Info" "" "" "2019.09.24.11:12:58 Info: Adding led_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.09.24.11:12:58 Info: Adding led_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1569287578410 ""}
{ "Info" "" "" "2019.09.24.11:12:58 Info: Parameterizing module led_pio" {  } {  } 0 0 "2019.09.24.11:12:58 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1569287578410 ""}
{ "Info" "" "" "2019.09.24.11:12:58 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.1\]" {  } {  } 0 0 "2019.09.24.11:12:58 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.1\]" 0 0 "Shell" 0 -1 1569287578410 ""}
{ "Info" "" "" "2019.09.24.11:12:58 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2019.09.24.11:12:58 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1569287578411 ""}
{ "Info" "" "" "2019.09.24.11:12:58 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 0 "2019.09.24.11:12:58 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" 0 0 "Shell" 0 -1 1569287578411 ""}
{ "Info" "" "" "2019.09.24.11:12:58 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2019.09.24.11:12:58 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1569287578411 ""}
{ "Info" "" "" "2019.09.24.11:12:58 Info: Building connections" {  } {  } 0 0 "2019.09.24.11:12:58 Info: Building connections" 0 0 "Shell" 0 -1 1569287578411 ""}
{ "Info" "" "" "2019.09.24.11:12:58 Info: Parameterizing connections" {  } {  } 0 0 "2019.09.24.11:12:58 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1569287578412 ""}
{ "Info" "" "" "2019.09.24.11:12:58 Info: Validating" {  } {  } 0 0 "2019.09.24.11:12:58 Info: Validating" 0 0 "Shell" 0 -1 1569287578413 ""}
{ "Info" "" "" "2019.09.24.11:13:08 Info: Done reading input file" {  } {  } 0 0 "2019.09.24.11:13:08 Info: Done reading input file" 0 0 "Shell" 0 -1 1569287588427 ""}
{ "Info" "" "" "2019.09.24.11:13:13 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2019.09.24.11:13:13 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1569287593660 ""}
{ "Info" "" "" "2019.09.24.11:13:13 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2019.09.24.11:13:13 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1569287593660 ""}
{ "Info" "" "" "2019.09.24.11:13:13 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2019.09.24.11:13:13 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1569287593660 ""}
{ "Info" "" "" "2019.09.24.11:13:13 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.09.24.11:13:13 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1569287593660 ""}
{ "Info" "" "" "2019.09.24.11:13:13 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2019.09.24.11:13:13 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1569287593662 ""}
{ "Info" "" "" "2019.09.24.11:13:13 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2019.09.24.11:13:13 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1569287593662 ""}
{ "Info" "" "" "2019.09.24.11:13:13 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2019.09.24.11:13:13 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1569287593662 ""}
{ "Info" "" "" "2019.09.24.11:13:16 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 0 "2019.09.24.11:13:16 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1569287596145 ""}
{ "Info" "" "" "2019.09.24.11:13:24 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." {  } {  } 0 0 "2019.09.24.11:13:24 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." 0 0 "Shell" 0 -1 1569287604311 ""}
{ "Info" "" "" "2019.09.24.11:13:27 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2019.09.24.11:13:27 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1569287607771 ""}
{ "Info" "" "" "2019.09.24.11:13:29 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." {  } {  } 0 0 "2019.09.24.11:13:29 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." 0 0 "Shell" 0 -1 1569287609173 ""}
{ "Info" "" "" "2019.09.24.11:13:29 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2019.09.24.11:13:29 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1569287609173 ""}
{ "Info" "" "" "2019.09.24.11:13:29 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2019.09.24.11:13:29 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1569287609173 ""}
{ "Info" "" "" "2019.09.24.11:13:29 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." {  } {  } 0 0 "2019.09.24.11:13:29 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." 0 0 "Shell" 0 -1 1569287609173 ""}
{ "Warning" "" "" "2019.09.24.11:13:29 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2019.09.24.11:13:29 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1569287609964 ""}
{ "Warning" "" "" "2019.09.24.11:13:29 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2019.09.24.11:13:29 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1569287609964 ""}
{ "Warning" "" "" "2019.09.24.11:13:29 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" {  } {  } 0 0 "2019.09.24.11:13:29 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1569287609965 ""}
{ "Warning" "" "" "2019.09.24.11:13:29 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" {  } {  } 0 0 "2019.09.24.11:13:29 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1569287609965 ""}
{ "Info" "" "" "2019.09.24.11:13:39 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" {  } {  } 0 0 "2019.09.24.11:13:39 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" 0 0 "Shell" 0 -1 1569287619019 ""}
{ "Info" "" "" "2019.09.24.11:13:39 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2019.09.24.11:13:39 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1569287619060 ""}
{ "Info" "soc_system_button_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2019.09.24.11:13:39 Info: button_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/bruno/AppData/Local/Temp/alt8163_5216707382196894248.dir/0059_button_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/bruno/AppData/Local/Temp/alt8163_5216707382196894248.dir/0059_button_pio_gen/" {  } {  } 0 0 "2019.09.24.11:13:39 Info: button_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/bruno/AppData/Local/Temp/alt8163_5216707382196894248.dir/0059_button_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/bruno/AppData/Local/Temp/alt8163_5216707382196894248.dir/0059_button_pio_gen/" 0 0 "Shell" 0 -1 1569287619061 ""}
{ "Info" "" "" "2019.09.24.11:13:39 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2019.09.24.11:13:39 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1569287619356 ""}
{ "Info" "" "" "2019.09.24.11:13:39 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2019.09.24.11:13:39 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1569287619358 ""}
{ "Info" "" "" "2019.09.24.11:13:39 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2019.09.24.11:13:39 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1569287619368 ""}
{ "Info" "soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2019.09.24.11:13:39 Info: dipsw_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/bruno/AppData/Local/Temp/alt8163_5216707382196894248.dir/0060_dipsw_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/bruno/AppData/Local/Temp/alt8163_5216707382196894248.dir/0060_dipsw_pio_gen/" {  } {  } 0 0 "2019.09.24.11:13:39 Info: dipsw_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/bruno/AppData/Local/Temp/alt8163_5216707382196894248.dir/0060_dipsw_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/bruno/AppData/Local/Temp/alt8163_5216707382196894248.dir/0060_dipsw_pio_gen/" 0 0 "Shell" 0 -1 1569287619368 ""}
{ "Info" "" "" "2019.09.24.11:13:39 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2019.09.24.11:13:39 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1569287619625 ""}
{ "Info" "" "" "2019.09.24.11:13:39 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 0 "2019.09.24.11:13:39 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" 0 0 "Shell" 0 -1 1569287619627 ""}
{ "Info" "" "" "2019.09.24.11:13:40 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" {  } {  } 0 0 "2019.09.24.11:13:40 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" 0 0 "Shell" 0 -1 1569287620928 ""}
{ "Info" "" "" "2019.09.24.11:13:40 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2019.09.24.11:13:40 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1569287620938 ""}
{ "Info" "" "" "2019.09.24.11:13:41 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2019.09.24.11:13:41 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1569287621553 ""}
{ "Info" "" "" "2019.09.24.11:13:42 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.09.24.11:13:42 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1569287622011 ""}
{ "Info" "" "" "2019.09.24.11:13:45 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2019.09.24.11:13:45 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1569287625391 ""}
{ "Info" "" "" "2019.09.24.11:13:45 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2019.09.24.11:13:45 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1569287625404 ""}
{ "Info" "soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]" "" "2019.09.24.11:13:45 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/bruno/AppData/Local/Temp/alt8163_5216707382196894248.dir/0061_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/bruno/AppData/Local/Temp/alt8163_5216707382196894248.dir/0061_jtag_uart_gen/" {  } {  } 0 0 "2019.09.24.11:13:45 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/bruno/AppData/Local/Temp/alt8163_5216707382196894248.dir/0061_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/bruno/AppData/Local/Temp/alt8163_5216707382196894248.dir/0061_jtag_uart_gen/" 0 0 "Shell" 0 -1 1569287625405 ""}
{ "Info" "" "" "2019.09.24.11:13:45 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2019.09.24.11:13:45 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1569287625743 ""}
{ "Info" "" "" "2019.09.24.11:13:45 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2019.09.24.11:13:45 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1569287625746 ""}
{ "Info" "" "" "2019.09.24.11:13:45 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2019.09.24.11:13:45 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1569287625763 ""}
{ "Info" "soc_system_led_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2019.09.24.11:13:45 Info: led_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/bruno/AppData/Local/Temp/alt8163_5216707382196894248.dir/0062_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/bruno/AppData/Local/Temp/alt8163_5216707382196894248.dir/0062_led_pio_gen/" {  } {  } 0 0 "2019.09.24.11:13:45 Info: led_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/bruno/AppData/Local/Temp/alt8163_5216707382196894248.dir/0062_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/bruno/AppData/Local/Temp/alt8163_5216707382196894248.dir/0062_led_pio_gen/" 0 0 "Shell" 0 -1 1569287625764 ""}
{ "Info" "" "" "2019.09.24.11:13:45 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2019.09.24.11:13:45 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1569287625981 ""}
{ "Info" "" "" "2019.09.24.11:13:45 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2019.09.24.11:13:45 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1569287625984 ""}
{ "Info" "" "" "2019.09.24.11:13:45 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 0 "2019.09.24.11:13:45 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" 0 0 "Shell" 0 -1 1569287625986 ""}
{ "Info" "" "" "2019.09.24.11:13:45 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2019.09.24.11:13:45 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1569287625997 ""}
{ "Info" "" "" "2019.09.24.11:13:47 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.09.24.11:13:47 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1569287627876 ""}
{ "Info" "" "" "2019.09.24.11:13:49 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2019.09.24.11:13:49 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1569287629173 ""}
{ "Info" "" "" "2019.09.24.11:13:55 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.09.24.11:13:55 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1569287635811 ""}
{ "Info" "" "" "2019.09.24.11:13:56 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.09.24.11:13:56 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1569287636434 ""}
{ "Info" "" "" "2019.09.24.11:13:57 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.09.24.11:13:57 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1569287637060 ""}
{ "Info" "" "" "2019.09.24.11:13:57 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.09.24.11:13:57 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1569287637684 ""}
{ "Info" "" "" "2019.09.24.11:13:58 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.09.24.11:13:58 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1569287638311 ""}
{ "Info" "" "" "2019.09.24.11:13:58 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.09.24.11:13:58 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1569287638935 ""}
{ "Info" "" "" "2019.09.24.11:14:03 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2019.09.24.11:14:03 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1569287643410 ""}
{ "Info" "" "" "2019.09.24.11:14:05 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2019.09.24.11:14:05 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1569287645390 ""}
{ "Info" "" "" "2019.09.24.11:14:08 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.09.24.11:14:08 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1569287648005 ""}
{ "Info" "" "" "2019.09.24.11:14:09 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" {  } {  } 0 0 "2019.09.24.11:14:09 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" 0 0 "Shell" 0 -1 1569287649287 ""}
{ "Info" "" "" "2019.09.24.11:14:09 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2019.09.24.11:14:09 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1569287649302 ""}
{ "Info" "" "" "2019.09.24.11:14:09 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2019.09.24.11:14:09 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1569287649305 ""}
{ "Info" "" "" "2019.09.24.11:14:09 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" {  } {  } 0 0 "2019.09.24.11:14:09 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" 0 0 "Shell" 0 -1 1569287649309 ""}
{ "Info" "" "" "2019.09.24.11:14:09 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2019.09.24.11:14:09 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1569287649313 ""}
{ "Info" "" "" "2019.09.24.11:14:09 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2019.09.24.11:14:09 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1569287649328 ""}
{ "Info" "" "" "2019.09.24.11:14:09 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2019.09.24.11:14:09 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1569287649376 ""}
{ "Info" "" "" "2019.09.24.11:14:09 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2019.09.24.11:14:09 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1569287649378 ""}
{ "Info" "" "" "2019.09.24.11:14:09 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2019.09.24.11:14:09 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1569287649388 ""}
{ "Info" "" "" "2019.09.24.11:14:09 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2019.09.24.11:14:09 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1569287649395 ""}
{ "Info" "" "" "2019.09.24.11:14:09 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2019.09.24.11:14:09 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1569287649402 ""}
{ "Info" "" "" "2019.09.24.11:14:09 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2019.09.24.11:14:09 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1569287649416 ""}
{ "Info" "" "" "2019.09.24.11:14:09 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2019.09.24.11:14:09 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1569287649420 ""}
{ "Info" "" "" "2019.09.24.11:14:09 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2019.09.24.11:14:09 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1569287649506 ""}
{ "Info" "" "" "2019.09.24.11:14:10 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2019.09.24.11:14:10 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1569287650820 ""}
{ "Info" "" "" "2019.09.24.11:14:10 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" {  } {  } 0 0 "2019.09.24.11:14:10 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" 0 0 "Shell" 0 -1 1569287650826 ""}
{ "Info" "" "" "2019.09.24.11:14:10 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 0 "2019.09.24.11:14:10 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" 0 0 "Shell" 0 -1 1569287650835 ""}
{ "Info" "" "" "2019.09.24.11:14:10 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" {  } {  } 0 0 "2019.09.24.11:14:10 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" 0 0 "Shell" 0 -1 1569287650851 ""}
{ "Info" "" "" "2019.09.24.11:14:10 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.09.24.11:14:10 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1569287650874 ""}
{ "Info" "" "" "2019.09.24.11:14:10 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2019.09.24.11:14:10 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1569287650884 ""}
{ "Info" "" "" "2019.09.24.11:14:10 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" {  } {  } 0 0 "2019.09.24.11:14:10 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" 0 0 "Shell" 0 -1 1569287650890 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.09.24.11:14:10 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.09.24.11:14:10 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1569287650934 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2019.09.24.11:14:10 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.09.24.11:14:10 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1569287650934 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2019.09.24.11:14:10 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.09.24.11:14:10 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1569287650934 ""}
{ "Info" "" "" "2019.09.24.11:14:10 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.09.24.11:14:10 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1569287650937 ""}
{ "Info" "" "" "2019.09.24.11:14:10 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.09.24.11:14:10 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1569287650957 ""}
{ "Info" "" "" "2019.09.24.11:14:10 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.09.24.11:14:10 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1569287650973 ""}
{ "Info" "" "" "2019.09.24.11:14:10 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.09.24.11:14:10 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1569287650983 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.09.24.11:14:10 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.09.24.11:14:10 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1569287650984 ""}
{ "Info" "" "" "2019.09.24.11:14:12 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2019.09.24.11:14:12 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1569287652255 ""}
{ "Info" "" "" "2019.09.24.11:14:12 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" {  } {  } 0 0 "2019.09.24.11:14:12 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" 0 0 "Shell" 0 -1 1569287652257 ""}
{ "Info" "" "" "2019.09.24.11:14:12 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" {  } {  } 0 0 "2019.09.24.11:14:12 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" 0 0 "Shell" 0 -1 1569287652266 ""}
{ "Info" "" "" "2019.09.24.11:14:12 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.09.24.11:14:12 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1569287652289 ""}
{ "Info" "" "" "2019.09.24.11:14:12 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2019.09.24.11:14:12 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1569287652306 ""}
{ "Info" "" "" "2019.09.24.11:14:12 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" {  } {  } 0 0 "2019.09.24.11:14:12 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" 0 0 "Shell" 0 -1 1569287652309 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2019.09.24.11:14:12 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.09.24.11:14:12 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1569287652324 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2019.09.24.11:14:12 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.09.24.11:14:12 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1569287652324 ""}
{ "Info" "" "" "2019.09.24.11:14:12 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.09.24.11:14:12 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1569287652327 ""}
{ "Info" "" "" "2019.09.24.11:14:12 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.09.24.11:14:12 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1569287652338 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.09.24.11:14:12 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.09.24.11:14:12 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1569287652344 ""}
{ "Info" "" "" "2019.09.24.11:14:12 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.09.24.11:14:12 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1569287652347 ""}
{ "Info" "" "" "2019.09.24.11:14:12 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.09.24.11:14:12 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1569287652359 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.09.24.11:14:12 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.09.24.11:14:12 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1569287652367 ""}
{ "Info" "" "" "2019.09.24.11:14:12 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2019.09.24.11:14:12 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1569287652371 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2019.09.24.11:14:12 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.09.24.11:14:12 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1569287652380 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2019.09.24.11:14:12 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.09.24.11:14:12 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1569287652381 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.09.24.11:14:12 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.09.24.11:14:12 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1569287652381 ""}
{ "Info" "" "" "2019.09.24.11:14:12 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.09.24.11:14:12 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1569287652400 ""}
{ "Info" "" "" "2019.09.24.11:14:12 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2019.09.24.11:14:12 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1569287652419 ""}
{ "Info" "" "" "2019.09.24.11:14:12 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.09.24.11:14:12 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1569287652424 ""}
{ "Info" "" "" "2019.09.24.11:14:12 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.09.24.11:14:12 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1569287652433 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.09.24.11:14:12 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.09.24.11:14:12 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1569287652435 ""}
{ "Info" "" "" "2019.09.24.11:14:12 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.09.24.11:14:12 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1569287652438 ""}
{ "Info" "" "" "2019.09.24.11:14:12 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.09.24.11:14:12 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1569287652449 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.09.24.11:14:12 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.09.24.11:14:12 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1569287652456 ""}
{ "Info" "" "" "2019.09.24.11:14:12 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" {  } {  } 0 0 "2019.09.24.11:14:12 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1569287652458 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.09.24.11:14:12 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.09.24.11:14:12 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1569287652472 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2019.09.24.11:14:12 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.09.24.11:14:12 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1569287652472 ""}
{ "Info" "" "" "2019.09.24.11:14:12 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.09.24.11:14:12 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1569287652481 ""}
{ "Info" "" "" "2019.09.24.11:14:12 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2019.09.24.11:14:12 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1569287652493 ""}
{ "Info" "" "" "2019.09.24.11:14:12 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.09.24.11:14:12 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1569287652496 ""}
{ "Info" "" "" "2019.09.24.11:14:12 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.09.24.11:14:12 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1569287652507 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.09.24.11:14:12 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.09.24.11:14:12 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1569287652514 ""}
{ "Info" "" "" "2019.09.24.11:14:12 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.09.24.11:14:12 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1569287652523 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.09.24.11:14:12 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.09.24.11:14:12 Info: Reusing file C:/Users/bruno/Desktop/DE10-Nano_v.1.3.7_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1569287652525 ""}
{ "Info" "" "" "2019.09.24.11:14:13 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2019.09.24.11:14:13 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1569287653800 ""}
{ "Info" "" "" "2019.09.24.11:14:39 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2019.09.24.11:14:39 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1569287679452 ""}
{ "Info" "" "" "2019.09.24.11:14:39 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2019.09.24.11:14:39 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1569287679614 ""}
{ "Info" "" "" "2019.09.24.11:14:39 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2019.09.24.11:14:39 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1569287679620 ""}
{ "Info" "" "" "2019.09.24.11:14:39 Info: soc_system: Done \"soc_system\" with 65 modules, 133 files" {  } {  } 0 0 "2019.09.24.11:14:39 Info: soc_system: Done \"soc_system\" with 65 modules, 133 files" 0 0 "Shell" 0 -1 1569287679621 ""}
{ "Info" "" "" "2019.09.24.11:14:40 Info: qsys-generate succeeded." {  } {  } 0 0 "2019.09.24.11:14:40 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1569287680472 ""}
{ "Info" "" "" "2019.09.24.11:14:40 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2019.09.24.11:14:40 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1569287680472 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Completed upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1569287690210 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys soc_system.qsys " "Completed upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1569287690210 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1569287699186 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 8 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4871 " "Peak virtual memory: 4871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1569287699186 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 24 11:14:59 2019 " "Processing ended: Tue Sep 24 11:14:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1569287699186 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:50 " "Elapsed time: 00:05:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1569287699186 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:58 " "Total CPU time (on all processors): 00:06:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1569287699186 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1569287699186 ""}
