-- Copyright (C) 2024  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

-- DATE "01/19/2025 22:18:07"

-- 
-- Device: Altera EP4CE6E22C8 Package TQFP144
-- 

-- 
-- This VHDL file should be used for Questa Intel FPGA (VHDL) only
-- 

LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_ASDO_DATA1~	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	Entry IS
    PORT (
	in_clk_50mhz : IN std_logic;
	in_keys : IN std_logic_vector(3 DOWNTO 0);
	out_buzzer : BUFFER std_logic;
	out_leds : BUFFER std_logic_vector(3 DOWNTO 0);
	out_7seg : BUFFER std_logic_vector(7 DOWNTO 0);
	out_7segDigitSelect : BUFFER std_logic_vector(3 DOWNTO 0);
	out_vgaHSync : BUFFER std_logic;
	out_vgaVSync : BUFFER std_logic;
	out_vgaRGB : BUFFER std_logic_vector(2 DOWNTO 0)
	);
END Entry;

-- Design Ports Information
-- out_buzzer	=>  Location: PIN_110,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- out_leds[0]	=>  Location: PIN_84,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- out_leds[1]	=>  Location: PIN_85,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- out_leds[2]	=>  Location: PIN_86,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- out_leds[3]	=>  Location: PIN_87,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- out_7seg[0]	=>  Location: PIN_127,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- out_7seg[1]	=>  Location: PIN_124,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- out_7seg[2]	=>  Location: PIN_126,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- out_7seg[3]	=>  Location: PIN_132,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- out_7seg[4]	=>  Location: PIN_129,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- out_7seg[5]	=>  Location: PIN_125,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- out_7seg[6]	=>  Location: PIN_121,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- out_7seg[7]	=>  Location: PIN_128,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- out_7segDigitSelect[0]	=>  Location: PIN_133,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- out_7segDigitSelect[1]	=>  Location: PIN_135,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- out_7segDigitSelect[2]	=>  Location: PIN_136,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- out_7segDigitSelect[3]	=>  Location: PIN_137,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- out_vgaHSync	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- out_vgaVSync	=>  Location: PIN_103,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- out_vgaRGB[0]	=>  Location: PIN_104,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- out_vgaRGB[1]	=>  Location: PIN_105,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- out_vgaRGB[2]	=>  Location: PIN_106,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- in_keys[0]	=>  Location: PIN_91,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- in_keys[1]	=>  Location: PIN_90,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- in_keys[2]	=>  Location: PIN_89,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- in_keys[3]	=>  Location: PIN_88,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- in_clk_50mhz	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF Entry IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_in_clk_50mhz : std_logic;
SIGNAL ww_in_keys : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_out_buzzer : std_logic;
SIGNAL ww_out_leds : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_out_7seg : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_out_7segDigitSelect : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_out_vgaHSync : std_logic;
SIGNAL ww_out_vgaVSync : std_logic;
SIGNAL ww_out_vgaRGB : std_logic_vector(2 DOWNTO 0);
SIGNAL \e_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \e_ram|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \e_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \e_ram|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \e_ram|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \e_ram|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \e_ram|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \e_ram|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \e_ram|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \e_ram|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \e_ram|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \e_ram|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \e_vram|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \e_vram|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \e_vram|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \e_vram|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \e_vram|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \e_vram|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \e_vram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \e_vram|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \e_vram|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \e_vram|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \e_vram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \e_vram|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \e_vram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \e_vram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \e_vram|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \e_vram|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \e_vram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \e_vram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \e_vram|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \e_vram|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \e_vram|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \e_vram|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \e_vram|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \e_vram|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \e_vgaController|e_clockDivider|clock~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \e_disp4x7seg|e_clockDivider|clock~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \in_clk_50mhz~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \out_buzzer~output_o\ : std_logic;
SIGNAL \out_leds[0]~output_o\ : std_logic;
SIGNAL \out_leds[1]~output_o\ : std_logic;
SIGNAL \out_leds[2]~output_o\ : std_logic;
SIGNAL \out_leds[3]~output_o\ : std_logic;
SIGNAL \out_7seg[0]~output_o\ : std_logic;
SIGNAL \out_7seg[1]~output_o\ : std_logic;
SIGNAL \out_7seg[2]~output_o\ : std_logic;
SIGNAL \out_7seg[3]~output_o\ : std_logic;
SIGNAL \out_7seg[4]~output_o\ : std_logic;
SIGNAL \out_7seg[5]~output_o\ : std_logic;
SIGNAL \out_7seg[6]~output_o\ : std_logic;
SIGNAL \out_7seg[7]~output_o\ : std_logic;
SIGNAL \out_7segDigitSelect[0]~output_o\ : std_logic;
SIGNAL \out_7segDigitSelect[1]~output_o\ : std_logic;
SIGNAL \out_7segDigitSelect[2]~output_o\ : std_logic;
SIGNAL \out_7segDigitSelect[3]~output_o\ : std_logic;
SIGNAL \out_vgaHSync~output_o\ : std_logic;
SIGNAL \out_vgaVSync~output_o\ : std_logic;
SIGNAL \out_vgaRGB[0]~output_o\ : std_logic;
SIGNAL \out_vgaRGB[1]~output_o\ : std_logic;
SIGNAL \out_vgaRGB[2]~output_o\ : std_logic;
SIGNAL \in_keys[0]~input_o\ : std_logic;
SIGNAL \in_keys[1]~input_o\ : std_logic;
SIGNAL \in_keys[2]~input_o\ : std_logic;
SIGNAL \in_keys[3]~input_o\ : std_logic;
SIGNAL \in_clk_50mhz~input_o\ : std_logic;
SIGNAL \in_clk_50mhz~inputclkctrl_outclk\ : std_logic;
SIGNAL \e_disp4x7seg|e_clockDivider|Add0~0_combout\ : std_logic;
SIGNAL \e_disp4x7seg|e_clockDivider|counter~1_combout\ : std_logic;
SIGNAL \e_disp4x7seg|e_clockDivider|Add0~1\ : std_logic;
SIGNAL \e_disp4x7seg|e_clockDivider|Add0~2_combout\ : std_logic;
SIGNAL \e_disp4x7seg|e_clockDivider|Add0~3\ : std_logic;
SIGNAL \e_disp4x7seg|e_clockDivider|Add0~4_combout\ : std_logic;
SIGNAL \e_disp4x7seg|e_clockDivider|Add0~5\ : std_logic;
SIGNAL \e_disp4x7seg|e_clockDivider|Add0~6_combout\ : std_logic;
SIGNAL \e_disp4x7seg|e_clockDivider|counter~0_combout\ : std_logic;
SIGNAL \e_disp4x7seg|e_clockDivider|Add0~7\ : std_logic;
SIGNAL \e_disp4x7seg|e_clockDivider|Add0~8_combout\ : std_logic;
SIGNAL \e_disp4x7seg|e_clockDivider|Add0~9\ : std_logic;
SIGNAL \e_disp4x7seg|e_clockDivider|Add0~10_combout\ : std_logic;
SIGNAL \e_disp4x7seg|e_clockDivider|counter~2_combout\ : std_logic;
SIGNAL \e_disp4x7seg|e_clockDivider|Add0~11\ : std_logic;
SIGNAL \e_disp4x7seg|e_clockDivider|Add0~12_combout\ : std_logic;
SIGNAL \e_disp4x7seg|e_clockDivider|Add0~13\ : std_logic;
SIGNAL \e_disp4x7seg|e_clockDivider|Add0~14_combout\ : std_logic;
SIGNAL \e_disp4x7seg|e_clockDivider|counter~3_combout\ : std_logic;
SIGNAL \e_disp4x7seg|e_clockDivider|Add0~15\ : std_logic;
SIGNAL \e_disp4x7seg|e_clockDivider|Add0~16_combout\ : std_logic;
SIGNAL \e_disp4x7seg|e_clockDivider|counter~4_combout\ : std_logic;
SIGNAL \e_disp4x7seg|e_clockDivider|Add0~17\ : std_logic;
SIGNAL \e_disp4x7seg|e_clockDivider|Add0~18_combout\ : std_logic;
SIGNAL \e_disp4x7seg|e_clockDivider|Add0~19\ : std_logic;
SIGNAL \e_disp4x7seg|e_clockDivider|Add0~20_combout\ : std_logic;
SIGNAL \e_disp4x7seg|e_clockDivider|Add0~21\ : std_logic;
SIGNAL \e_disp4x7seg|e_clockDivider|Add0~22_combout\ : std_logic;
SIGNAL \e_disp4x7seg|e_clockDivider|Add0~23\ : std_logic;
SIGNAL \e_disp4x7seg|e_clockDivider|Add0~24_combout\ : std_logic;
SIGNAL \e_disp4x7seg|e_clockDivider|Add0~25\ : std_logic;
SIGNAL \e_disp4x7seg|e_clockDivider|Add0~26_combout\ : std_logic;
SIGNAL \e_disp4x7seg|e_clockDivider|counter~5_combout\ : std_logic;
SIGNAL \e_disp4x7seg|e_clockDivider|Add0~27\ : std_logic;
SIGNAL \e_disp4x7seg|e_clockDivider|Add0~28_combout\ : std_logic;
SIGNAL \e_disp4x7seg|e_clockDivider|counter~6_combout\ : std_logic;
SIGNAL \e_disp4x7seg|e_clockDivider|Add0~29\ : std_logic;
SIGNAL \e_disp4x7seg|e_clockDivider|Add0~30_combout\ : std_logic;
SIGNAL \e_disp4x7seg|e_clockDivider|Equal0~3_combout\ : std_logic;
SIGNAL \e_disp4x7seg|e_clockDivider|Equal0~2_combout\ : std_logic;
SIGNAL \e_disp4x7seg|e_clockDivider|Equal0~1_combout\ : std_logic;
SIGNAL \e_disp4x7seg|e_clockDivider|Equal0~0_combout\ : std_logic;
SIGNAL \e_disp4x7seg|e_clockDivider|Equal0~4_combout\ : std_logic;
SIGNAL \e_disp4x7seg|e_clockDivider|clock~0_combout\ : std_logic;
SIGNAL \e_disp4x7seg|e_clockDivider|clock~feeder_combout\ : std_logic;
SIGNAL \e_disp4x7seg|e_clockDivider|clock~q\ : std_logic;
SIGNAL \e_disp4x7seg|e_clockDivider|clock~clkctrl_outclk\ : std_logic;
SIGNAL \e_disp4x7seg|digitSelect[0]~1_combout\ : std_logic;
SIGNAL \prev_keyPress[2]~1_combout\ : std_logic;
SIGNAL \prev_keyPress[0]~0_combout\ : std_logic;
SIGNAL \nextState~20_combout\ : std_logic;
SIGNAL \prev_keyPress[1]~2_combout\ : std_logic;
SIGNAL \prev_keyPress[3]~3_combout\ : std_logic;
SIGNAL \logic~43_combout\ : std_logic;
SIGNAL \nextState~21_combout\ : std_logic;
SIGNAL \ram_data[2]~1_combout\ : std_logic;
SIGNAL \regLoadSave_counter[0]~33_combout\ : std_logic;
SIGNAL \Selector20~0_combout\ : std_logic;
SIGNAL \nextState.TState_Draw_WriteLine~q\ : std_logic;
SIGNAL \nextState_delay[31]~4_combout\ : std_logic;
SIGNAL \currentState.TState_Draw_WriteLine~q\ : std_logic;
SIGNAL \Selector21~0_combout\ : std_logic;
SIGNAL \nextState.TState_Draw_Increment~q\ : std_logic;
SIGNAL \currentState.TState_Draw_Increment~q\ : std_logic;
SIGNAL \Selector267~0_combout\ : std_logic;
SIGNAL \current_opcode[9]~3_combout\ : std_logic;
SIGNAL \ram_data[2]~4_combout\ : std_logic;
SIGNAL \logic~53_combout\ : std_logic;
SIGNAL \current_opcode[4]~4_combout\ : std_logic;
SIGNAL \currentState.TState_Fetch_StoreFirstByte~q\ : std_logic;
SIGNAL \Selector16~1_combout\ : std_logic;
SIGNAL \nextState.TState_Fetch_StoreSecondByte~q\ : std_logic;
SIGNAL \currentState.TState_Fetch_StoreSecondByte~q\ : std_logic;
SIGNAL \current_opcode[7]~1_combout\ : std_logic;
SIGNAL \nextState~29_combout\ : std_logic;
SIGNAL \nextState~27_combout\ : std_logic;
SIGNAL \Equal31~1_combout\ : std_logic;
SIGNAL \Equal28~0_combout\ : std_logic;
SIGNAL \Equal28~1_combout\ : std_logic;
SIGNAL \Equal14~0_combout\ : std_logic;
SIGNAL \Equal29~0_combout\ : std_logic;
SIGNAL \Equal29~1_combout\ : std_logic;
SIGNAL \nextState~28_combout\ : std_logic;
SIGNAL \Selector23~1_combout\ : std_logic;
SIGNAL \cls_counter[0]~32_combout\ : std_logic;
SIGNAL \Equal2~3_combout\ : std_logic;
SIGNAL \Equal2~2_combout\ : std_logic;
SIGNAL \Equal2~1_combout\ : std_logic;
SIGNAL \Equal2~4_combout\ : std_logic;
SIGNAL \Equal1~2_combout\ : std_logic;
SIGNAL \cls_counter[31]~44_combout\ : std_logic;
SIGNAL \cls_counter[0]~33\ : std_logic;
SIGNAL \cls_counter[1]~34_combout\ : std_logic;
SIGNAL \cls_counter[1]~35\ : std_logic;
SIGNAL \cls_counter[2]~36_combout\ : std_logic;
SIGNAL \cls_counter[2]~37\ : std_logic;
SIGNAL \cls_counter[3]~38_combout\ : std_logic;
SIGNAL \cls_counter[3]~39\ : std_logic;
SIGNAL \cls_counter[4]~40_combout\ : std_logic;
SIGNAL \cls_counter[4]~41\ : std_logic;
SIGNAL \cls_counter[5]~42_combout\ : std_logic;
SIGNAL \cls_counter[5]~43\ : std_logic;
SIGNAL \cls_counter[6]~45_combout\ : std_logic;
SIGNAL \cls_counter[6]~46\ : std_logic;
SIGNAL \cls_counter[7]~47_combout\ : std_logic;
SIGNAL \cls_counter[7]~48\ : std_logic;
SIGNAL \cls_counter[8]~49_combout\ : std_logic;
SIGNAL \cls_counter[8]~50\ : std_logic;
SIGNAL \cls_counter[9]~51_combout\ : std_logic;
SIGNAL \cls_counter[9]~52\ : std_logic;
SIGNAL \cls_counter[10]~53_combout\ : std_logic;
SIGNAL \cls_counter[10]~54\ : std_logic;
SIGNAL \cls_counter[11]~55_combout\ : std_logic;
SIGNAL \cls_counter[11]~56\ : std_logic;
SIGNAL \cls_counter[12]~57_combout\ : std_logic;
SIGNAL \cls_counter[12]~58\ : std_logic;
SIGNAL \cls_counter[13]~59_combout\ : std_logic;
SIGNAL \cls_counter[13]~60\ : std_logic;
SIGNAL \cls_counter[14]~61_combout\ : std_logic;
SIGNAL \cls_counter[14]~62\ : std_logic;
SIGNAL \cls_counter[15]~63_combout\ : std_logic;
SIGNAL \cls_counter[15]~64\ : std_logic;
SIGNAL \cls_counter[16]~65_combout\ : std_logic;
SIGNAL \cls_counter[16]~66\ : std_logic;
SIGNAL \cls_counter[17]~67_combout\ : std_logic;
SIGNAL \cls_counter[17]~68\ : std_logic;
SIGNAL \cls_counter[18]~69_combout\ : std_logic;
SIGNAL \cls_counter[18]~70\ : std_logic;
SIGNAL \cls_counter[19]~71_combout\ : std_logic;
SIGNAL \cls_counter[19]~72\ : std_logic;
SIGNAL \cls_counter[20]~73_combout\ : std_logic;
SIGNAL \cls_counter[20]~74\ : std_logic;
SIGNAL \cls_counter[21]~75_combout\ : std_logic;
SIGNAL \cls_counter[21]~76\ : std_logic;
SIGNAL \cls_counter[22]~77_combout\ : std_logic;
SIGNAL \cls_counter[22]~78\ : std_logic;
SIGNAL \cls_counter[23]~79_combout\ : std_logic;
SIGNAL \cls_counter[23]~80\ : std_logic;
SIGNAL \cls_counter[24]~81_combout\ : std_logic;
SIGNAL \cls_counter[24]~82\ : std_logic;
SIGNAL \cls_counter[25]~83_combout\ : std_logic;
SIGNAL \cls_counter[25]~84\ : std_logic;
SIGNAL \cls_counter[26]~85_combout\ : std_logic;
SIGNAL \cls_counter[26]~86\ : std_logic;
SIGNAL \cls_counter[27]~87_combout\ : std_logic;
SIGNAL \cls_counter[27]~88\ : std_logic;
SIGNAL \cls_counter[28]~89_combout\ : std_logic;
SIGNAL \cls_counter[28]~90\ : std_logic;
SIGNAL \cls_counter[29]~91_combout\ : std_logic;
SIGNAL \cls_counter[29]~92\ : std_logic;
SIGNAL \cls_counter[30]~93_combout\ : std_logic;
SIGNAL \LessThan5~6_combout\ : std_logic;
SIGNAL \LessThan5~7_combout\ : std_logic;
SIGNAL \LessThan5~5_combout\ : std_logic;
SIGNAL \LessThan5~1_combout\ : std_logic;
SIGNAL \LessThan5~3_combout\ : std_logic;
SIGNAL \LessThan5~0_combout\ : std_logic;
SIGNAL \LessThan5~2_combout\ : std_logic;
SIGNAL \LessThan5~4_combout\ : std_logic;
SIGNAL \cls_counter[30]~94\ : std_logic;
SIGNAL \cls_counter[31]~95_combout\ : std_logic;
SIGNAL \LessThan5~8_combout\ : std_logic;
SIGNAL \Selector23~0_combout\ : std_logic;
SIGNAL \Equal2~0_combout\ : std_logic;
SIGNAL \Selector14~0_combout\ : std_logic;
SIGNAL \Selector23~2_combout\ : std_logic;
SIGNAL \Selector23~3_combout\ : std_logic;
SIGNAL \nextState.TState_Call~q\ : std_logic;
SIGNAL \Selector18~0_combout\ : std_logic;
SIGNAL \Equal2~5_combout\ : std_logic;
SIGNAL \Selector22~2_combout\ : std_logic;
SIGNAL \Selector22~1_combout\ : std_logic;
SIGNAL \Selector22~3_combout\ : std_logic;
SIGNAL \nextState.TState_Return~q\ : std_logic;
SIGNAL \reg_i[10]~12_combout\ : std_logic;
SIGNAL \Selector27~0_combout\ : std_logic;
SIGNAL \nextState.TState_SaveReg_Store~q\ : std_logic;
SIGNAL \reg_i[10]~13_combout\ : std_logic;
SIGNAL \reg_i[10]~11_combout\ : std_logic;
SIGNAL \reg_i[10]~14_combout\ : std_logic;
SIGNAL \current_opcode[7]~2_combout\ : std_logic;
SIGNAL \Equal31~0_combout\ : std_logic;
SIGNAL \Equal33~0_combout\ : std_logic;
SIGNAL \Equal33~1_combout\ : std_logic;
SIGNAL \nextState~30_combout\ : std_logic;
SIGNAL \nextState~31_combout\ : std_logic;
SIGNAL \Selector28~1_combout\ : std_logic;
SIGNAL \regLoadSave_counter[1]~36\ : std_logic;
SIGNAL \regLoadSave_counter[2]~37_combout\ : std_logic;
SIGNAL \regLoadSave_counter[2]~38\ : std_logic;
SIGNAL \regLoadSave_counter[3]~39_combout\ : std_logic;
SIGNAL \regLoadSave_counter[3]~40\ : std_logic;
SIGNAL \regLoadSave_counter[4]~41_combout\ : std_logic;
SIGNAL \regLoadSave_counter[4]~42\ : std_logic;
SIGNAL \regLoadSave_counter[5]~43_combout\ : std_logic;
SIGNAL \regLoadSave_counter[5]~44\ : std_logic;
SIGNAL \regLoadSave_counter[6]~45_combout\ : std_logic;
SIGNAL \regLoadSave_counter[6]~46\ : std_logic;
SIGNAL \regLoadSave_counter[7]~47_combout\ : std_logic;
SIGNAL \regLoadSave_counter[7]~48\ : std_logic;
SIGNAL \regLoadSave_counter[8]~49_combout\ : std_logic;
SIGNAL \regLoadSave_counter[8]~50\ : std_logic;
SIGNAL \regLoadSave_counter[9]~51_combout\ : std_logic;
SIGNAL \regLoadSave_counter[9]~52\ : std_logic;
SIGNAL \regLoadSave_counter[10]~53_combout\ : std_logic;
SIGNAL \regLoadSave_counter[10]~54\ : std_logic;
SIGNAL \regLoadSave_counter[11]~55_combout\ : std_logic;
SIGNAL \regLoadSave_counter[11]~56\ : std_logic;
SIGNAL \regLoadSave_counter[12]~57_combout\ : std_logic;
SIGNAL \regLoadSave_counter[12]~58\ : std_logic;
SIGNAL \regLoadSave_counter[13]~59_combout\ : std_logic;
SIGNAL \regLoadSave_counter[13]~60\ : std_logic;
SIGNAL \regLoadSave_counter[14]~61_combout\ : std_logic;
SIGNAL \regLoadSave_counter[14]~62\ : std_logic;
SIGNAL \regLoadSave_counter[15]~63_combout\ : std_logic;
SIGNAL \regLoadSave_counter[15]~64\ : std_logic;
SIGNAL \regLoadSave_counter[16]~65_combout\ : std_logic;
SIGNAL \regLoadSave_counter[16]~66\ : std_logic;
SIGNAL \regLoadSave_counter[17]~67_combout\ : std_logic;
SIGNAL \regLoadSave_counter[17]~68\ : std_logic;
SIGNAL \regLoadSave_counter[18]~69_combout\ : std_logic;
SIGNAL \regLoadSave_counter[18]~70\ : std_logic;
SIGNAL \regLoadSave_counter[19]~71_combout\ : std_logic;
SIGNAL \regLoadSave_counter[19]~72\ : std_logic;
SIGNAL \regLoadSave_counter[20]~73_combout\ : std_logic;
SIGNAL \regLoadSave_counter[20]~74\ : std_logic;
SIGNAL \regLoadSave_counter[21]~75_combout\ : std_logic;
SIGNAL \regLoadSave_counter[21]~76\ : std_logic;
SIGNAL \regLoadSave_counter[22]~77_combout\ : std_logic;
SIGNAL \regLoadSave_counter[22]~78\ : std_logic;
SIGNAL \regLoadSave_counter[23]~79_combout\ : std_logic;
SIGNAL \regLoadSave_counter[23]~80\ : std_logic;
SIGNAL \regLoadSave_counter[24]~81_combout\ : std_logic;
SIGNAL \regLoadSave_counter[24]~82\ : std_logic;
SIGNAL \regLoadSave_counter[25]~83_combout\ : std_logic;
SIGNAL \regLoadSave_counter[25]~84\ : std_logic;
SIGNAL \regLoadSave_counter[26]~85_combout\ : std_logic;
SIGNAL \regLoadSave_counter[26]~86\ : std_logic;
SIGNAL \regLoadSave_counter[27]~87_combout\ : std_logic;
SIGNAL \LessThan15~9_combout\ : std_logic;
SIGNAL \LessThan15~8_combout\ : std_logic;
SIGNAL \regLoadSave_counter[27]~88\ : std_logic;
SIGNAL \regLoadSave_counter[28]~89_combout\ : std_logic;
SIGNAL \regLoadSave_counter[28]~90\ : std_logic;
SIGNAL \regLoadSave_counter[29]~91_combout\ : std_logic;
SIGNAL \regLoadSave_counter[29]~92\ : std_logic;
SIGNAL \regLoadSave_counter[30]~93_combout\ : std_logic;
SIGNAL \LessThan15~10_combout\ : std_logic;
SIGNAL \LessThan15~5_combout\ : std_logic;
SIGNAL \LessThan15~3_combout\ : std_logic;
SIGNAL \LessThan15~4_combout\ : std_logic;
SIGNAL \LessThan15~6_combout\ : std_logic;
SIGNAL \LessThan15~7_combout\ : std_logic;
SIGNAL \LessThan15~11_combout\ : std_logic;
SIGNAL \LessThan15~0_combout\ : std_logic;
SIGNAL \LessThan15~1_combout\ : std_logic;
SIGNAL \LessThan15~2_combout\ : std_logic;
SIGNAL \regLoadSave_counter[30]~94\ : std_logic;
SIGNAL \regLoadSave_counter[31]~95_combout\ : std_logic;
SIGNAL \LessThan15~12_combout\ : std_logic;
SIGNAL \Selector24~0_combout\ : std_logic;
SIGNAL \Selector24~1_combout\ : std_logic;
SIGNAL \nextState.TState_LoadReg_PrepareAddress~q\ : std_logic;
SIGNAL \currentState.TState_LoadReg_PrepareAddress~q\ : std_logic;
SIGNAL \Selector25~0_combout\ : std_logic;
SIGNAL \nextState.TState_LoadReg_Store~q\ : std_logic;
SIGNAL \currentState.TState_LoadReg_Store~q\ : std_logic;
SIGNAL \Equal3~2_combout\ : std_logic;
SIGNAL \regs_generic[14][0]~284_combout\ : std_logic;
SIGNAL \regs_generic~38_combout\ : std_logic;
SIGNAL \regs_generic~57_combout\ : std_logic;
SIGNAL \Equal21~0_combout\ : std_logic;
SIGNAL \Equal3~3_combout\ : std_logic;
SIGNAL \Equal31~2_combout\ : std_logic;
SIGNAL \regs_generic~55_combout\ : std_logic;
SIGNAL \Equal38~0_combout\ : std_logic;
SIGNAL \regs_generic~54_combout\ : std_logic;
SIGNAL \Equal3~13_combout\ : std_logic;
SIGNAL \Equal3~12_combout\ : std_logic;
SIGNAL \regs_generic~53_combout\ : std_logic;
SIGNAL \regs_generic~72_combout\ : std_logic;
SIGNAL \regs_generic~281_combout\ : std_logic;
SIGNAL \Equal3~11_combout\ : std_logic;
SIGNAL \Equal3~10_combout\ : std_logic;
SIGNAL \reg_pc[2]~4_combout\ : std_logic;
SIGNAL \Equal3~8_combout\ : std_logic;
SIGNAL \Equal3~9_combout\ : std_logic;
SIGNAL \Equal3~6_combout\ : std_logic;
SIGNAL \Equal3~7_combout\ : std_logic;
SIGNAL \regs_generic~49_combout\ : std_logic;
SIGNAL \regs_generic~50_combout\ : std_logic;
SIGNAL \regs_generic[5][0]~189_combout\ : std_logic;
SIGNAL \regs_generic[14][0]~282_combout\ : std_logic;
SIGNAL \Decoder9~3_combout\ : std_logic;
SIGNAL \regs_generic[14][0]~283_combout\ : std_logic;
SIGNAL \regs_generic~180_combout\ : std_logic;
SIGNAL \regs_generic~279_combout\ : std_logic;
SIGNAL \reg_delay[0]~11_combout\ : std_logic;
SIGNAL \Equal32~0_combout\ : std_logic;
SIGNAL \reg_delay~30_combout\ : std_logic;
SIGNAL \reg_delay[0]~12\ : std_logic;
SIGNAL \reg_delay[1]~13_combout\ : std_logic;
SIGNAL \reg_delay[1]~14\ : std_logic;
SIGNAL \reg_delay[2]~15_combout\ : std_logic;
SIGNAL \Equal3~5_combout\ : std_logic;
SIGNAL \Add6~1\ : std_logic;
SIGNAL \Add6~3\ : std_logic;
SIGNAL \Add6~4_combout\ : std_logic;
SIGNAL \rnd_counter[0]~21_combout\ : std_logic;
SIGNAL \rnd_counter[1]~7_combout\ : std_logic;
SIGNAL \rnd_counter[1]~8\ : std_logic;
SIGNAL \rnd_counter[2]~9_combout\ : std_logic;
SIGNAL \Equal3~4_combout\ : std_logic;
SIGNAL \Selector259~6_combout\ : std_logic;
SIGNAL \regs_generic[12][2]~feeder_combout\ : std_logic;
SIGNAL \regs_generic~445_combout\ : std_logic;
SIGNAL \regs_generic[5][0]~51_combout\ : std_logic;
SIGNAL \regs_generic~47_combout\ : std_logic;
SIGNAL \regs_generic[12][6]~48_combout\ : std_logic;
SIGNAL \Decoder0~0_combout\ : std_logic;
SIGNAL \regs_generic[12][6]~52_combout\ : std_logic;
SIGNAL \regs_generic~58_combout\ : std_logic;
SIGNAL \regs_generic~56_combout\ : std_logic;
SIGNAL \regs_generic[12][6]~59_combout\ : std_logic;
SIGNAL \Decoder9~0_combout\ : std_logic;
SIGNAL \regs_generic[12][4]~60_combout\ : std_logic;
SIGNAL \regs_generic[12][2]~q\ : std_logic;
SIGNAL \regs_generic[13][2]~feeder_combout\ : std_logic;
SIGNAL \Decoder0~12_combout\ : std_logic;
SIGNAL \regs_generic~117_combout\ : std_logic;
SIGNAL \regs_generic[13][5]~116_combout\ : std_logic;
SIGNAL \regs_generic~118_combout\ : std_logic;
SIGNAL \regs_generic[13][5]~119_combout\ : std_logic;
SIGNAL \Decoder9~12_combout\ : std_logic;
SIGNAL \regs_generic[13][4]~120_combout\ : std_logic;
SIGNAL \regs_generic[13][2]~q\ : std_logic;
SIGNAL \Mux42~7_combout\ : std_logic;
SIGNAL \regs_generic[14][2]~feeder_combout\ : std_logic;
SIGNAL \regs_generic~73_combout\ : std_logic;
SIGNAL \regs_generic[14][5]~71_combout\ : std_logic;
SIGNAL \regs_generic[14][5]~74_combout\ : std_logic;
SIGNAL \regs_generic[14][4]~75_combout\ : std_logic;
SIGNAL \regs_generic[14][2]~q\ : std_logic;
SIGNAL \regs_generic[15][5]~131_combout\ : std_logic;
SIGNAL \regs_generic[15][5]~132_combout\ : std_logic;
SIGNAL \Selector139~0_combout\ : std_logic;
SIGNAL \RESULT~3_combout\ : std_logic;
SIGNAL \Selector139~1_combout\ : std_logic;
SIGNAL \regs_generic[15][5]~133_combout\ : std_logic;
SIGNAL \Selector139~2_combout\ : std_logic;
SIGNAL \Decoder0~15_combout\ : std_logic;
SIGNAL \regs_generic[15][5]~134_combout\ : std_logic;
SIGNAL \regs_generic~135_combout\ : std_logic;
SIGNAL \regs_generic[15][5]~136_combout\ : std_logic;
SIGNAL \regs_generic[15][5]~137_combout\ : std_logic;
SIGNAL \regs_generic[15][5]~138_combout\ : std_logic;
SIGNAL \Selector139~3_combout\ : std_logic;
SIGNAL \Decoder9~15_combout\ : std_logic;
SIGNAL \regs_generic[15][5]~161_combout\ : std_logic;
SIGNAL \regs_generic[15][5]~159_combout\ : std_logic;
SIGNAL \regs_generic[15][5]~160_combout\ : std_logic;
SIGNAL \regs_generic[15][5]~162_combout\ : std_logic;
SIGNAL \regs_generic~163_combout\ : std_logic;
SIGNAL \regs_generic[15][5]~152_combout\ : std_logic;
SIGNAL \regs_generic[15][5]~151_combout\ : std_logic;
SIGNAL \regs_generic[15][5]~153_combout\ : std_logic;
SIGNAL \regs_generic[15][5]~154_combout\ : std_logic;
SIGNAL \regs_generic[15][5]~155_combout\ : std_logic;
SIGNAL \WideOr3~3_combout\ : std_logic;
SIGNAL \Selector0~0_combout\ : std_logic;
SIGNAL \vram_a_write~q\ : std_logic;
SIGNAL \regs_generic~41_combout\ : std_logic;
SIGNAL \regs_generic~170_combout\ : std_logic;
SIGNAL \regs_generic[3][3]~feeder_combout\ : std_logic;
SIGNAL \Decoder0~5_combout\ : std_logic;
SIGNAL \regs_generic~82_combout\ : std_logic;
SIGNAL \regs_generic~83_combout\ : std_logic;
SIGNAL \regs_generic[3][1]~81_combout\ : std_logic;
SIGNAL \regs_generic[3][1]~84_combout\ : std_logic;
SIGNAL \Decoder9~5_combout\ : std_logic;
SIGNAL \regs_generic[3][4]~85_combout\ : std_logic;
SIGNAL \regs_generic[3][3]~q\ : std_logic;
SIGNAL \regs_generic[6][3]~feeder_combout\ : std_logic;
SIGNAL \Decoder0~11_combout\ : std_logic;
SIGNAL \regs_generic[6][1]~111_combout\ : std_logic;
SIGNAL \regs_generic~113_combout\ : std_logic;
SIGNAL \regs_generic~112_combout\ : std_logic;
SIGNAL \regs_generic[6][1]~114_combout\ : std_logic;
SIGNAL \Decoder9~11_combout\ : std_logic;
SIGNAL \regs_generic[6][4]~115_combout\ : std_logic;
SIGNAL \regs_generic[6][3]~q\ : std_logic;
SIGNAL \regs_generic[2][3]~feeder_combout\ : std_logic;
SIGNAL \Decoder0~9_combout\ : std_logic;
SIGNAL \regs_generic~103_combout\ : std_logic;
SIGNAL \regs_generic~102_combout\ : std_logic;
SIGNAL \regs_generic[2][6]~101_combout\ : std_logic;
SIGNAL \regs_generic[2][6]~104_combout\ : std_logic;
SIGNAL \Decoder9~9_combout\ : std_logic;
SIGNAL \regs_generic[2][4]~105_combout\ : std_logic;
SIGNAL \regs_generic[2][3]~q\ : std_logic;
SIGNAL \Mux41~2_combout\ : std_logic;
SIGNAL \regs_generic[7][3]~feeder_combout\ : std_logic;
SIGNAL \Decoder9~7_combout\ : std_logic;
SIGNAL \Decoder0~7_combout\ : std_logic;
SIGNAL \regs_generic~93_combout\ : std_logic;
SIGNAL \regs_generic~92_combout\ : std_logic;
SIGNAL \regs_generic[7][4]~91_combout\ : std_logic;
SIGNAL \regs_generic[7][4]~94_combout\ : std_logic;
SIGNAL \regs_generic[7][4]~95_combout\ : std_logic;
SIGNAL \regs_generic[7][3]~q\ : std_logic;
SIGNAL \Mux41~3_combout\ : std_logic;
SIGNAL \regs_generic[5][3]~feeder_combout\ : std_logic;
SIGNAL \Decoder0~4_combout\ : std_logic;
SIGNAL \regs_generic~78_combout\ : std_logic;
SIGNAL \regs_generic[5][3]~76_combout\ : std_logic;
SIGNAL \regs_generic~77_combout\ : std_logic;
SIGNAL \regs_generic[5][3]~79_combout\ : std_logic;
SIGNAL \Decoder9~4_combout\ : std_logic;
SIGNAL \regs_generic[5][4]~80_combout\ : std_logic;
SIGNAL \regs_generic[5][3]~q\ : std_logic;
SIGNAL \regs_generic[4][3]~feeder_combout\ : std_logic;
SIGNAL \Decoder0~8_combout\ : std_logic;
SIGNAL \regs_generic~97_combout\ : std_logic;
SIGNAL \regs_generic[4][1]~96_combout\ : std_logic;
SIGNAL \regs_generic~98_combout\ : std_logic;
SIGNAL \regs_generic[4][1]~99_combout\ : std_logic;
SIGNAL \Decoder9~8_combout\ : std_logic;
SIGNAL \regs_generic[4][4]~100_combout\ : std_logic;
SIGNAL \regs_generic[4][3]~q\ : std_logic;
SIGNAL \regs_generic[0][3]~feeder_combout\ : std_logic;
SIGNAL \Decoder9~10_combout\ : std_logic;
SIGNAL \Decoder0~10_combout\ : std_logic;
SIGNAL \regs_generic[0][3]~106_combout\ : std_logic;
SIGNAL \regs_generic~107_combout\ : std_logic;
SIGNAL \regs_generic~108_combout\ : std_logic;
SIGNAL \regs_generic[0][3]~109_combout\ : std_logic;
SIGNAL \regs_generic[0][4]~110_combout\ : std_logic;
SIGNAL \regs_generic[0][3]~q\ : std_logic;
SIGNAL \Mux41~4_combout\ : std_logic;
SIGNAL \regs_generic[1][3]~feeder_combout\ : std_logic;
SIGNAL \Decoder0~6_combout\ : std_logic;
SIGNAL \regs_generic~88_combout\ : std_logic;
SIGNAL \regs_generic~87_combout\ : std_logic;
SIGNAL \regs_generic[1][5]~86_combout\ : std_logic;
SIGNAL \regs_generic[1][5]~89_combout\ : std_logic;
SIGNAL \Decoder9~6_combout\ : std_logic;
SIGNAL \regs_generic[1][4]~90_combout\ : std_logic;
SIGNAL \regs_generic[1][3]~q\ : std_logic;
SIGNAL \Mux41~5_combout\ : std_logic;
SIGNAL \Mux41~6_combout\ : std_logic;
SIGNAL \regs_generic[10][3]~feeder_combout\ : std_logic;
SIGNAL \Decoder0~1_combout\ : std_logic;
SIGNAL \regs_generic~62_combout\ : std_logic;
SIGNAL \regs_generic[10][6]~61_combout\ : std_logic;
SIGNAL \regs_generic~63_combout\ : std_logic;
SIGNAL \regs_generic[10][6]~64_combout\ : std_logic;
SIGNAL \Decoder9~1_combout\ : std_logic;
SIGNAL \regs_generic[10][4]~65_combout\ : std_logic;
SIGNAL \regs_generic[10][3]~q\ : std_logic;
SIGNAL \Mux41~7_combout\ : std_logic;
SIGNAL \regs_generic[14][3]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[14][3]~q\ : std_logic;
SIGNAL \rnd_counter[2]~10\ : std_logic;
SIGNAL \rnd_counter[3]~11_combout\ : std_logic;
SIGNAL \RESULT~2_combout\ : std_logic;
SIGNAL \Add6~5\ : std_logic;
SIGNAL \Add6~6_combout\ : std_logic;
SIGNAL \Selector138~0_combout\ : std_logic;
SIGNAL \Selector138~1_combout\ : std_logic;
SIGNAL \Selector138~2_combout\ : std_logic;
SIGNAL \Selector138~3_combout\ : std_logic;
SIGNAL \regs_generic[15][3]~q\ : std_logic;
SIGNAL \Mux41~8_combout\ : std_logic;
SIGNAL \regs_generic[8][3]~feeder_combout\ : std_logic;
SIGNAL \Decoder0~2_combout\ : std_logic;
SIGNAL \regs_generic~68_combout\ : std_logic;
SIGNAL \regs_generic[8][5]~66_combout\ : std_logic;
SIGNAL \regs_generic~67_combout\ : std_logic;
SIGNAL \regs_generic[8][5]~69_combout\ : std_logic;
SIGNAL \Decoder9~2_combout\ : std_logic;
SIGNAL \regs_generic[8][4]~70_combout\ : std_logic;
SIGNAL \regs_generic[8][3]~q\ : std_logic;
SIGNAL \regs_generic[12][3]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[12][3]~q\ : std_logic;
SIGNAL \Mux41~0_combout\ : std_logic;
SIGNAL \regs_generic[13][3]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[13][3]~q\ : std_logic;
SIGNAL \regs_generic[9][3]~feeder_combout\ : std_logic;
SIGNAL \Decoder0~14_combout\ : std_logic;
SIGNAL \regs_generic~128_combout\ : std_logic;
SIGNAL \regs_generic[9][1]~126_combout\ : std_logic;
SIGNAL \regs_generic~127_combout\ : std_logic;
SIGNAL \regs_generic[9][1]~129_combout\ : std_logic;
SIGNAL \Decoder9~14_combout\ : std_logic;
SIGNAL \regs_generic[9][4]~130_combout\ : std_logic;
SIGNAL \regs_generic[9][3]~q\ : std_logic;
SIGNAL \Mux41~1_combout\ : std_logic;
SIGNAL \Mux41~9_combout\ : std_logic;
SIGNAL \RESULT~4_combout\ : std_logic;
SIGNAL \Add6~2_combout\ : std_logic;
SIGNAL \Selector140~0_combout\ : std_logic;
SIGNAL \Selector140~1_combout\ : std_logic;
SIGNAL \Selector140~2_combout\ : std_logic;
SIGNAL \Selector140~3_combout\ : std_logic;
SIGNAL \regs_generic[15][1]~q\ : std_logic;
SIGNAL \regs_generic~39_combout\ : std_logic;
SIGNAL \regs_generic~246_combout\ : std_logic;
SIGNAL \regs_generic[2][0]~247_combout\ : std_logic;
SIGNAL \regs_generic[2][0]~248_combout\ : std_logic;
SIGNAL \regs_generic[2][0]~249_combout\ : std_logic;
SIGNAL \Add6~0_combout\ : std_logic;
SIGNAL \Add7~0_combout\ : std_logic;
SIGNAL \regs_generic~446_combout\ : std_logic;
SIGNAL \regs_generic~447_combout\ : std_logic;
SIGNAL \regs_generic~184_combout\ : std_logic;
SIGNAL \Add9~0_combout\ : std_logic;
SIGNAL \regs_generic~185_combout\ : std_logic;
SIGNAL \Add10~0_combout\ : std_logic;
SIGNAL \regs_generic~186_combout\ : std_logic;
SIGNAL \regs_generic[5][0]~187_combout\ : std_logic;
SIGNAL \regs_generic[5][0]~183_combout\ : std_logic;
SIGNAL \regs_generic[5][0]~188_combout\ : std_logic;
SIGNAL \regs_generic~244_combout\ : std_logic;
SIGNAL \regs_generic~46_combout\ : std_logic;
SIGNAL \regs_generic[2][0]~245_combout\ : std_logic;
SIGNAL \regs_generic[2][0]~437_combout\ : std_logic;
SIGNAL \regs_generic[2][0]~250_combout\ : std_logic;
SIGNAL \regs_generic[2][0]~q\ : std_logic;
SIGNAL \regs_generic[3][0]~270_combout\ : std_logic;
SIGNAL \regs_generic~265_combout\ : std_logic;
SIGNAL \regs_generic[3][0]~266_combout\ : std_logic;
SIGNAL \regs_generic[3][0]~440_combout\ : std_logic;
SIGNAL \regs_generic~267_combout\ : std_logic;
SIGNAL \regs_generic[3][0]~268_combout\ : std_logic;
SIGNAL \regs_generic[3][0]~269_combout\ : std_logic;
SIGNAL \regs_generic[3][0]~271_combout\ : std_logic;
SIGNAL \regs_generic[3][0]~q\ : std_logic;
SIGNAL \regs_generic[1][0]~256_combout\ : std_logic;
SIGNAL \regs_generic~251_combout\ : std_logic;
SIGNAL \regs_generic[1][0]~252_combout\ : std_logic;
SIGNAL \regs_generic[1][0]~438_combout\ : std_logic;
SIGNAL \regs_generic~253_combout\ : std_logic;
SIGNAL \regs_generic[1][0]~254_combout\ : std_logic;
SIGNAL \regs_generic[1][0]~255_combout\ : std_logic;
SIGNAL \regs_generic[1][0]~257_combout\ : std_logic;
SIGNAL \regs_generic[1][0]~q\ : std_logic;
SIGNAL \regs_generic[0][0]~263_combout\ : std_logic;
SIGNAL \regs_generic~260_combout\ : std_logic;
SIGNAL \regs_generic[0][0]~261_combout\ : std_logic;
SIGNAL \regs_generic[0][0]~262_combout\ : std_logic;
SIGNAL \regs_generic~258_combout\ : std_logic;
SIGNAL \regs_generic[0][0]~259_combout\ : std_logic;
SIGNAL \regs_generic[0][0]~439_combout\ : std_logic;
SIGNAL \regs_generic[0][0]~264_combout\ : std_logic;
SIGNAL \regs_generic[0][0]~q\ : std_logic;
SIGNAL \Mux44~4_combout\ : std_logic;
SIGNAL \Mux44~5_combout\ : std_logic;
SIGNAL \regs_generic~230_combout\ : std_logic;
SIGNAL \regs_generic[8][0]~231_combout\ : std_logic;
SIGNAL \regs_generic[8][0]~435_combout\ : std_logic;
SIGNAL \regs_generic[8][0]~235_combout\ : std_logic;
SIGNAL \regs_generic~232_combout\ : std_logic;
SIGNAL \regs_generic[8][0]~233_combout\ : std_logic;
SIGNAL \regs_generic[8][0]~234_combout\ : std_logic;
SIGNAL \regs_generic[8][0]~236_combout\ : std_logic;
SIGNAL \regs_generic[8][0]~q\ : std_logic;
SIGNAL \regs_generic[9][0]~228_combout\ : std_logic;
SIGNAL \regs_generic~225_combout\ : std_logic;
SIGNAL \regs_generic[9][0]~226_combout\ : std_logic;
SIGNAL \regs_generic[9][0]~227_combout\ : std_logic;
SIGNAL \regs_generic~223_combout\ : std_logic;
SIGNAL \regs_generic[9][0]~224_combout\ : std_logic;
SIGNAL \regs_generic[9][0]~434_combout\ : std_logic;
SIGNAL \regs_generic[9][0]~229_combout\ : std_logic;
SIGNAL \regs_generic[9][0]~q\ : std_logic;
SIGNAL \Mux44~2_combout\ : std_logic;
SIGNAL \Decoder0~13_combout\ : std_logic;
SIGNAL \regs_generic[11][0]~242_combout\ : std_logic;
SIGNAL \Decoder9~13_combout\ : std_logic;
SIGNAL \regs_generic~122_combout\ : std_logic;
SIGNAL \regs_generic~239_combout\ : std_logic;
SIGNAL \regs_generic[11][0]~240_combout\ : std_logic;
SIGNAL \regs_generic[11][0]~241_combout\ : std_logic;
SIGNAL \regs_generic~237_combout\ : std_logic;
SIGNAL \regs_generic[11][0]~238_combout\ : std_logic;
SIGNAL \regs_generic[11][0]~436_combout\ : std_logic;
SIGNAL \regs_generic[11][0]~243_combout\ : std_logic;
SIGNAL \regs_generic[11][0]~q\ : std_logic;
SIGNAL \regs_generic[10][0]~221_combout\ : std_logic;
SIGNAL \regs_generic~218_combout\ : std_logic;
SIGNAL \regs_generic[10][0]~219_combout\ : std_logic;
SIGNAL \regs_generic[10][0]~220_combout\ : std_logic;
SIGNAL \regs_generic~216_combout\ : std_logic;
SIGNAL \regs_generic[10][0]~217_combout\ : std_logic;
SIGNAL \regs_generic[10][0]~433_combout\ : std_logic;
SIGNAL \regs_generic[10][0]~222_combout\ : std_logic;
SIGNAL \regs_generic[10][0]~q\ : std_logic;
SIGNAL \Mux44~3_combout\ : std_logic;
SIGNAL \Mux44~6_combout\ : std_logic;
SIGNAL \regs_generic~298_combout\ : std_logic;
SIGNAL \regs_generic~295_combout\ : std_logic;
SIGNAL \regs_generic~293_combout\ : std_logic;
SIGNAL \regs_generic~294_combout\ : std_logic;
SIGNAL \regs_generic~296_combout\ : std_logic;
SIGNAL \regs_generic~297_combout\ : std_logic;
SIGNAL \regs_generic~299_combout\ : std_logic;
SIGNAL \regs_generic~310_combout\ : std_logic;
SIGNAL \regs_generic~311_combout\ : std_logic;
SIGNAL \regs_generic[7][7]~344_combout\ : std_logic;
SIGNAL \regs_generic[3][7]~325_combout\ : std_logic;
SIGNAL \regs_generic[8][7]~370_combout\ : std_logic;
SIGNAL \regs_generic[2][7]~346_combout\ : std_logic;
SIGNAL \regs_generic[8][7]~371_combout\ : std_logic;
SIGNAL \reg_delay[4]~20\ : std_logic;
SIGNAL \reg_delay[5]~24_combout\ : std_logic;
SIGNAL \Add6~9\ : std_logic;
SIGNAL \Add6~10_combout\ : std_logic;
SIGNAL \regs_generic[10][5]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[10][5]~q\ : std_logic;
SIGNAL \regs_generic[6][5]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[6][5]~q\ : std_logic;
SIGNAL \regs_generic[2][5]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[2][5]~q\ : std_logic;
SIGNAL \Mux39~0_combout\ : std_logic;
SIGNAL \regs_generic[14][5]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[14][5]~q\ : std_logic;
SIGNAL \Mux39~1_combout\ : std_logic;
SIGNAL \regs_generic[11][5]~feeder_combout\ : std_logic;
SIGNAL \regs_generic~123_combout\ : std_logic;
SIGNAL \regs_generic[11][6]~121_combout\ : std_logic;
SIGNAL \regs_generic[11][6]~124_combout\ : std_logic;
SIGNAL \regs_generic[11][4]~125_combout\ : std_logic;
SIGNAL \regs_generic[11][5]~q\ : std_logic;
SIGNAL \regs_generic[3][5]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[3][5]~q\ : std_logic;
SIGNAL \Mux39~7_combout\ : std_logic;
SIGNAL \rnd_counter[3]~12\ : std_logic;
SIGNAL \rnd_counter[4]~13_combout\ : std_logic;
SIGNAL \rnd_counter[4]~14\ : std_logic;
SIGNAL \rnd_counter[5]~15_combout\ : std_logic;
SIGNAL \RESULT~8_combout\ : std_logic;
SIGNAL \Selector136~0_combout\ : std_logic;
SIGNAL \Selector136~1_combout\ : std_logic;
SIGNAL \Selector136~2_combout\ : std_logic;
SIGNAL \Selector136~3_combout\ : std_logic;
SIGNAL \regs_generic[15][5]~q\ : std_logic;
SIGNAL \Mux39~8_combout\ : std_logic;
SIGNAL \regs_generic[4][5]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[4][5]~q\ : std_logic;
SIGNAL \regs_generic[0][5]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[0][5]~q\ : std_logic;
SIGNAL \Mux39~4_combout\ : std_logic;
SIGNAL \regs_generic[12][5]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[12][5]~q\ : std_logic;
SIGNAL \regs_generic[8][5]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[8][5]~q\ : std_logic;
SIGNAL \Mux39~5_combout\ : std_logic;
SIGNAL \regs_generic[13][5]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[13][5]~q\ : std_logic;
SIGNAL \regs_generic[1][5]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[1][5]~q\ : std_logic;
SIGNAL \regs_generic[5][5]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[5][5]~q\ : std_logic;
SIGNAL \Mux39~2_combout\ : std_logic;
SIGNAL \regs_generic[9][5]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[9][5]~q\ : std_logic;
SIGNAL \Mux39~3_combout\ : std_logic;
SIGNAL \Mux39~6_combout\ : std_logic;
SIGNAL \Mux39~9_combout\ : std_logic;
SIGNAL \Add9~1\ : std_logic;
SIGNAL \Add9~3\ : std_logic;
SIGNAL \Add9~5\ : std_logic;
SIGNAL \Add9~7\ : std_logic;
SIGNAL \Add9~9\ : std_logic;
SIGNAL \Add9~10_combout\ : std_logic;
SIGNAL \Add10~7\ : std_logic;
SIGNAL \Add10~9\ : std_logic;
SIGNAL \Add10~10_combout\ : std_logic;
SIGNAL \reg_delay[5]~25\ : std_logic;
SIGNAL \reg_delay[6]~26_combout\ : std_logic;
SIGNAL \regs_generic~40_combout\ : std_logic;
SIGNAL \Add9~11\ : std_logic;
SIGNAL \Add9~12_combout\ : std_logic;
SIGNAL \Add10~11\ : std_logic;
SIGNAL \Add10~12_combout\ : std_logic;
SIGNAL \regs_generic~422_combout\ : std_logic;
SIGNAL \regs_generic~423_combout\ : std_logic;
SIGNAL \Add7~1\ : std_logic;
SIGNAL \Add7~3\ : std_logic;
SIGNAL \Add7~5\ : std_logic;
SIGNAL \Add7~7\ : std_logic;
SIGNAL \Add7~9\ : std_logic;
SIGNAL \Add7~11\ : std_logic;
SIGNAL \Add7~12_combout\ : std_logic;
SIGNAL \regs_generic~424_combout\ : std_logic;
SIGNAL \regs_generic~425_combout\ : std_logic;
SIGNAL \Selector255~2_combout\ : std_logic;
SIGNAL \Selector255~3_combout\ : std_logic;
SIGNAL \rnd_counter[5]~16\ : std_logic;
SIGNAL \rnd_counter[6]~17_combout\ : std_logic;
SIGNAL \Selector255~6_combout\ : std_logic;
SIGNAL \Add6~12_combout\ : std_logic;
SIGNAL \Selector255~4_combout\ : std_logic;
SIGNAL \Selector255~5_combout\ : std_logic;
SIGNAL \regs_generic[3][6]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[3][6]~q\ : std_logic;
SIGNAL \regs_generic[0][6]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[0][6]~q\ : std_logic;
SIGNAL \regs_generic[1][6]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[1][6]~q\ : std_logic;
SIGNAL \Mux38~4_combout\ : std_logic;
SIGNAL \regs_generic[2][6]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[2][6]~q\ : std_logic;
SIGNAL \Mux38~5_combout\ : std_logic;
SIGNAL \regs_generic[4][6]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[4][6]~q\ : std_logic;
SIGNAL \regs_generic[5][6]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[5][6]~q\ : std_logic;
SIGNAL \Mux38~2_combout\ : std_logic;
SIGNAL \regs_generic[7][6]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[7][6]~q\ : std_logic;
SIGNAL \regs_generic[6][6]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[6][6]~q\ : std_logic;
SIGNAL \Mux38~3_combout\ : std_logic;
SIGNAL \Mux38~6_combout\ : std_logic;
SIGNAL \Selector135~0_combout\ : std_logic;
SIGNAL \RESULT~6_combout\ : std_logic;
SIGNAL \Selector135~1_combout\ : std_logic;
SIGNAL \Selector135~2_combout\ : std_logic;
SIGNAL \Selector135~3_combout\ : std_logic;
SIGNAL \regs_generic[15][6]~q\ : std_logic;
SIGNAL \regs_generic[14][6]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[14][6]~q\ : std_logic;
SIGNAL \regs_generic[12][6]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[12][6]~q\ : std_logic;
SIGNAL \Mux38~7_combout\ : std_logic;
SIGNAL \regs_generic[13][6]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[13][6]~q\ : std_logic;
SIGNAL \Mux38~8_combout\ : std_logic;
SIGNAL \regs_generic[8][6]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[8][6]~q\ : std_logic;
SIGNAL \regs_generic[9][6]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[9][6]~q\ : std_logic;
SIGNAL \Mux38~0_combout\ : std_logic;
SIGNAL \regs_generic[10][6]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[10][6]~q\ : std_logic;
SIGNAL \regs_generic[11][6]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[11][6]~q\ : std_logic;
SIGNAL \Mux38~1_combout\ : std_logic;
SIGNAL \Mux38~9_combout\ : std_logic;
SIGNAL \regs_generic~426_combout\ : std_logic;
SIGNAL \regs_generic~427_combout\ : std_logic;
SIGNAL \RESULT~7_combout\ : std_logic;
SIGNAL \Selector256~3_combout\ : std_logic;
SIGNAL \Add7~10_combout\ : std_logic;
SIGNAL \Selector256~2_combout\ : std_logic;
SIGNAL \Selector256~4_combout\ : std_logic;
SIGNAL \Selector256~5_combout\ : std_logic;
SIGNAL \Selector256~8_combout\ : std_logic;
SIGNAL \Selector256~6_combout\ : std_logic;
SIGNAL \Selector256~7_combout\ : std_logic;
SIGNAL \regs_generic[7][5]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[7][5]~q\ : std_logic;
SIGNAL \Mux31~2_combout\ : std_logic;
SIGNAL \Mux31~3_combout\ : std_logic;
SIGNAL \Mux31~4_combout\ : std_logic;
SIGNAL \Mux31~5_combout\ : std_logic;
SIGNAL \Mux31~6_combout\ : std_logic;
SIGNAL \Mux31~0_combout\ : std_logic;
SIGNAL \Mux31~1_combout\ : std_logic;
SIGNAL \Mux31~7_combout\ : std_logic;
SIGNAL \Mux31~8_combout\ : std_logic;
SIGNAL \Mux31~9_combout\ : std_logic;
SIGNAL \Add6~11\ : std_logic;
SIGNAL \Add6~13\ : std_logic;
SIGNAL \Add6~14_combout\ : std_logic;
SIGNAL \regs_generic[6][7]~315_combout\ : std_logic;
SIGNAL \Add9~13\ : std_logic;
SIGNAL \Add9~14_combout\ : std_logic;
SIGNAL \regs_generic[6][7]~318_combout\ : std_logic;
SIGNAL \regs_generic[6][7]~319_combout\ : std_logic;
SIGNAL \regs_generic[6][7]~320_combout\ : std_logic;
SIGNAL \regs_generic~303_combout\ : std_logic;
SIGNAL \Add7~13\ : std_logic;
SIGNAL \Add7~14_combout\ : std_logic;
SIGNAL \regs_generic[6][7]~321_combout\ : std_logic;
SIGNAL \regs_generic~322_combout\ : std_logic;
SIGNAL \regs_generic[6][7]~317_combout\ : std_logic;
SIGNAL \Add10~13\ : std_logic;
SIGNAL \Add10~14_combout\ : std_logic;
SIGNAL \regs_generic~323_combout\ : std_logic;
SIGNAL \regs_generic[6][7]~324_combout\ : std_logic;
SIGNAL \regs_generic[7][7]~342_combout\ : std_logic;
SIGNAL \reg_delay[6]~27\ : std_logic;
SIGNAL \reg_delay[7]~28_combout\ : std_logic;
SIGNAL \rnd_counter[6]~18\ : std_logic;
SIGNAL \rnd_counter[7]~19_combout\ : std_logic;
SIGNAL \RESULT~5_combout\ : std_logic;
SIGNAL \regs_generic[6][7]~328_combout\ : std_logic;
SIGNAL \regs_generic[2][7]~444_combout\ : std_logic;
SIGNAL \regs_generic[8][7]~369_combout\ : std_logic;
SIGNAL \regs_generic[8][7]~372_combout\ : std_logic;
SIGNAL \Selector134~2_combout\ : std_logic;
SIGNAL \regs_generic[8][7]~368_combout\ : std_logic;
SIGNAL \regs_generic[8][7]~373_combout\ : std_logic;
SIGNAL \regs_generic[8][7]~q\ : std_logic;
SIGNAL \regs_generic[12][7]~358_combout\ : std_logic;
SIGNAL \regs_generic[12][7]~359_combout\ : std_logic;
SIGNAL \regs_generic[12][7]~357_combout\ : std_logic;
SIGNAL \regs_generic[12][7]~360_combout\ : std_logic;
SIGNAL \regs_generic[12][7]~356_combout\ : std_logic;
SIGNAL \regs_generic[12][7]~361_combout\ : std_logic;
SIGNAL \regs_generic[12][7]~q\ : std_logic;
SIGNAL \Mux37~0_combout\ : std_logic;
SIGNAL \regs_generic[9][7]~362_combout\ : std_logic;
SIGNAL \regs_generic[9][7]~364_combout\ : std_logic;
SIGNAL \regs_generic[9][7]~365_combout\ : std_logic;
SIGNAL \regs_generic[9][7]~363_combout\ : std_logic;
SIGNAL \regs_generic[9][7]~366_combout\ : std_logic;
SIGNAL \regs_generic[9][7]~367_combout\ : std_logic;
SIGNAL \regs_generic[9][7]~q\ : std_logic;
SIGNAL \regs_generic[13][7]~376_combout\ : std_logic;
SIGNAL \regs_generic[13][7]~377_combout\ : std_logic;
SIGNAL \regs_generic[13][7]~375_combout\ : std_logic;
SIGNAL \regs_generic[13][7]~378_combout\ : std_logic;
SIGNAL \regs_generic[13][7]~374_combout\ : std_logic;
SIGNAL \regs_generic[13][7]~379_combout\ : std_logic;
SIGNAL \regs_generic[13][7]~q\ : std_logic;
SIGNAL \Mux37~1_combout\ : std_logic;
SIGNAL \regs_generic[11][7]~412_combout\ : std_logic;
SIGNAL \regs_generic[11][7]~413_combout\ : std_logic;
SIGNAL \regs_generic[11][7]~411_combout\ : std_logic;
SIGNAL \regs_generic[11][7]~414_combout\ : std_logic;
SIGNAL \regs_generic[11][7]~410_combout\ : std_logic;
SIGNAL \regs_generic[11][7]~415_combout\ : std_logic;
SIGNAL \regs_generic[11][7]~q\ : std_logic;
SIGNAL \Selector134~3_combout\ : std_logic;
SIGNAL \Selector134~4_combout\ : std_logic;
SIGNAL \Selector134~5_combout\ : std_logic;
SIGNAL \Selector134~6_combout\ : std_logic;
SIGNAL \regs_generic[15][7]~q\ : std_logic;
SIGNAL \regs_generic[10][7]~417_combout\ : std_logic;
SIGNAL \regs_generic[10][7]~418_combout\ : std_logic;
SIGNAL \regs_generic[10][7]~419_combout\ : std_logic;
SIGNAL \regs_generic[10][7]~420_combout\ : std_logic;
SIGNAL \regs_generic[10][7]~416_combout\ : std_logic;
SIGNAL \regs_generic[10][7]~421_combout\ : std_logic;
SIGNAL \regs_generic[10][7]~q\ : std_logic;
SIGNAL \regs_generic[14][7]~406_combout\ : std_logic;
SIGNAL \regs_generic[14][7]~407_combout\ : std_logic;
SIGNAL \regs_generic[14][7]~405_combout\ : std_logic;
SIGNAL \regs_generic[14][7]~408_combout\ : std_logic;
SIGNAL \regs_generic[14][7]~404_combout\ : std_logic;
SIGNAL \regs_generic[14][7]~409_combout\ : std_logic;
SIGNAL \regs_generic[14][7]~q\ : std_logic;
SIGNAL \Mux37~7_combout\ : std_logic;
SIGNAL \Mux37~8_combout\ : std_logic;
SIGNAL \regs_generic[3][7]~326_combout\ : std_logic;
SIGNAL \regs_generic[3][7]~314_combout\ : std_logic;
SIGNAL \regs_generic[3][7]~316_combout\ : std_logic;
SIGNAL \regs_generic[3][7]~327_combout\ : std_logic;
SIGNAL \regs_generic[3][7]~329_combout\ : std_logic;
SIGNAL \regs_generic[3][7]~330_combout\ : std_logic;
SIGNAL \regs_generic[3][7]~331_combout\ : std_logic;
SIGNAL \regs_generic[3][7]~313_combout\ : std_logic;
SIGNAL \regs_generic[3][7]~332_combout\ : std_logic;
SIGNAL \regs_generic[3][7]~q\ : std_logic;
SIGNAL \regs_generic[6][7]~335_combout\ : std_logic;
SIGNAL \regs_generic[6][7]~334_combout\ : std_logic;
SIGNAL \regs_generic[6][7]~336_combout\ : std_logic;
SIGNAL \regs_generic[6][7]~337_combout\ : std_logic;
SIGNAL \regs_generic[6][7]~338_combout\ : std_logic;
SIGNAL \regs_generic[6][7]~339_combout\ : std_logic;
SIGNAL \regs_generic[6][7]~333_combout\ : std_logic;
SIGNAL \regs_generic[6][7]~340_combout\ : std_logic;
SIGNAL \regs_generic[6][7]~q\ : std_logic;
SIGNAL \regs_generic[2][7]~343_combout\ : std_logic;
SIGNAL \regs_generic[2][7]~345_combout\ : std_logic;
SIGNAL \regs_generic[2][7]~347_combout\ : std_logic;
SIGNAL \regs_generic[2][7]~348_combout\ : std_logic;
SIGNAL \regs_generic[2][7]~341_combout\ : std_logic;
SIGNAL \regs_generic[2][7]~349_combout\ : std_logic;
SIGNAL \regs_generic[2][7]~q\ : std_logic;
SIGNAL \Mux37~2_combout\ : std_logic;
SIGNAL \regs_generic[7][7]~350_combout\ : std_logic;
SIGNAL \regs_generic[7][7]~352_combout\ : std_logic;
SIGNAL \regs_generic[7][7]~353_combout\ : std_logic;
SIGNAL \regs_generic[7][7]~351_combout\ : std_logic;
SIGNAL \regs_generic[7][7]~354_combout\ : std_logic;
SIGNAL \regs_generic[7][7]~355_combout\ : std_logic;
SIGNAL \regs_generic[7][7]~q\ : std_logic;
SIGNAL \Mux37~3_combout\ : std_logic;
SIGNAL \regs_generic[1][7]~382_combout\ : std_logic;
SIGNAL \regs_generic[1][7]~383_combout\ : std_logic;
SIGNAL \regs_generic[1][7]~381_combout\ : std_logic;
SIGNAL \regs_generic[1][7]~384_combout\ : std_logic;
SIGNAL \regs_generic[1][7]~380_combout\ : std_logic;
SIGNAL \regs_generic[1][7]~385_combout\ : std_logic;
SIGNAL \regs_generic[1][7]~q\ : std_logic;
SIGNAL \regs_generic[0][7]~392_combout\ : std_logic;
SIGNAL \regs_generic[0][7]~394_combout\ : std_logic;
SIGNAL \regs_generic[0][7]~395_combout\ : std_logic;
SIGNAL \regs_generic[0][7]~393_combout\ : std_logic;
SIGNAL \regs_generic[0][7]~396_combout\ : std_logic;
SIGNAL \regs_generic[0][7]~397_combout\ : std_logic;
SIGNAL \regs_generic[0][7]~q\ : std_logic;
SIGNAL \regs_generic[4][7]~386_combout\ : std_logic;
SIGNAL \regs_generic[4][7]~387_combout\ : std_logic;
SIGNAL \regs_generic[4][7]~388_combout\ : std_logic;
SIGNAL \regs_generic[4][7]~389_combout\ : std_logic;
SIGNAL \regs_generic[4][7]~390_combout\ : std_logic;
SIGNAL \regs_generic[4][7]~391_combout\ : std_logic;
SIGNAL \regs_generic[4][7]~q\ : std_logic;
SIGNAL \Mux37~4_combout\ : std_logic;
SIGNAL \regs_generic[5][7]~400_combout\ : std_logic;
SIGNAL \regs_generic[5][7]~401_combout\ : std_logic;
SIGNAL \regs_generic[5][7]~399_combout\ : std_logic;
SIGNAL \regs_generic[5][7]~402_combout\ : std_logic;
SIGNAL \regs_generic[5][7]~398_combout\ : std_logic;
SIGNAL \regs_generic[5][7]~403_combout\ : std_logic;
SIGNAL \regs_generic[5][7]~q\ : std_logic;
SIGNAL \Mux37~5_combout\ : std_logic;
SIGNAL \Mux37~6_combout\ : std_logic;
SIGNAL \Mux37~9_combout\ : std_logic;
SIGNAL \LessThan4~1_cout\ : std_logic;
SIGNAL \LessThan4~3_cout\ : std_logic;
SIGNAL \LessThan4~5_cout\ : std_logic;
SIGNAL \LessThan4~7_cout\ : std_logic;
SIGNAL \LessThan4~9_cout\ : std_logic;
SIGNAL \LessThan4~11_cout\ : std_logic;
SIGNAL \LessThan4~13_cout\ : std_logic;
SIGNAL \LessThan4~14_combout\ : std_logic;
SIGNAL \LessThan3~1_cout\ : std_logic;
SIGNAL \LessThan3~3_cout\ : std_logic;
SIGNAL \LessThan3~5_cout\ : std_logic;
SIGNAL \LessThan3~7_cout\ : std_logic;
SIGNAL \LessThan3~9_cout\ : std_logic;
SIGNAL \LessThan3~11_cout\ : std_logic;
SIGNAL \LessThan3~13_cout\ : std_logic;
SIGNAL \LessThan3~14_combout\ : std_logic;
SIGNAL \regs_generic~302_combout\ : std_logic;
SIGNAL \regs_generic~300_combout\ : std_logic;
SIGNAL \regs_generic~301_combout\ : std_logic;
SIGNAL \Add8~1_cout\ : std_logic;
SIGNAL \Add8~3_cout\ : std_logic;
SIGNAL \Add8~5_cout\ : std_logic;
SIGNAL \Add8~7_cout\ : std_logic;
SIGNAL \Add8~9_cout\ : std_logic;
SIGNAL \Add8~11_cout\ : std_logic;
SIGNAL \Add8~13_cout\ : std_logic;
SIGNAL \Add8~15_cout\ : std_logic;
SIGNAL \Add8~16_combout\ : std_logic;
SIGNAL \regs_generic~304_combout\ : std_logic;
SIGNAL \regs_generic~305_combout\ : std_logic;
SIGNAL \regs_generic~306_combout\ : std_logic;
SIGNAL \regs_generic~307_combout\ : std_logic;
SIGNAL \regs_generic~308_combout\ : std_logic;
SIGNAL \regs_generic~309_combout\ : std_logic;
SIGNAL \regs_generic~312_combout\ : std_logic;
SIGNAL \Selector141~0_combout\ : std_logic;
SIGNAL \Selector141~1_combout\ : std_logic;
SIGNAL \Selector141~2_combout\ : std_logic;
SIGNAL \Add25~2_combout\ : std_logic;
SIGNAL \Add25~1_combout\ : std_logic;
SIGNAL \Add25~0_combout\ : std_logic;
SIGNAL \Decoder1~116_combout\ : std_logic;
SIGNAL \Decoder1~156_combout\ : std_logic;
SIGNAL \Decoder1~127_combout\ : std_logic;
SIGNAL \Decoder1~133_combout\ : std_logic;
SIGNAL \Decoder1~128_combout\ : std_logic;
SIGNAL \Add34~0_combout\ : std_logic;
SIGNAL \Selector293~0_combout\ : std_logic;
SIGNAL \vram_a_addr[0]~5_combout\ : std_logic;
SIGNAL \vram_a_addr[0]~7_combout\ : std_logic;
SIGNAL \Add34~1\ : std_logic;
SIGNAL \Add34~2_combout\ : std_logic;
SIGNAL \Selector292~0_combout\ : std_logic;
SIGNAL \vram_a_addr[0]~6\ : std_logic;
SIGNAL \vram_a_addr[1]~8_combout\ : std_logic;
SIGNAL \Add34~3\ : std_logic;
SIGNAL \Add34~4_combout\ : std_logic;
SIGNAL \Selector291~0_combout\ : std_logic;
SIGNAL \vram_a_addr[1]~9\ : std_logic;
SIGNAL \vram_a_addr[2]~10_combout\ : std_logic;
SIGNAL \Add34~5\ : std_logic;
SIGNAL \Add34~6_combout\ : std_logic;
SIGNAL \Selector290~0_combout\ : std_logic;
SIGNAL \vram_a_addr[2]~11\ : std_logic;
SIGNAL \vram_a_addr[3]~12_combout\ : std_logic;
SIGNAL \Add34~7\ : std_logic;
SIGNAL \Add34~8_combout\ : std_logic;
SIGNAL \Selector289~0_combout\ : std_logic;
SIGNAL \vram_a_addr[3]~13\ : std_logic;
SIGNAL \vram_a_addr[4]~14_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \e_vgaController|e_clockDivider|clock~0_combout\ : std_logic;
SIGNAL \e_vgaController|e_clockDivider|clock~feeder_combout\ : std_logic;
SIGNAL \e_vgaController|e_clockDivider|clock~q\ : std_logic;
SIGNAL \e_vgaController|e_clockDivider|clock~clkctrl_outclk\ : std_logic;
SIGNAL \e_vgaController|vCounter[0]~10_combout\ : std_logic;
SIGNAL \e_vgaController|LessThan2~0_combout\ : std_logic;
SIGNAL \e_vgaController|LessThan9~0_combout\ : std_logic;
SIGNAL \e_vgaController|LessThan9~1_combout\ : std_logic;
SIGNAL \e_vgaController|hCounter[0]~10_combout\ : std_logic;
SIGNAL \e_vgaController|hCounter[0]~11\ : std_logic;
SIGNAL \e_vgaController|hCounter[1]~12_combout\ : std_logic;
SIGNAL \e_vgaController|hCounter[1]~13\ : std_logic;
SIGNAL \e_vgaController|hCounter[2]~14_combout\ : std_logic;
SIGNAL \e_vgaController|hCounter[2]~15\ : std_logic;
SIGNAL \e_vgaController|hCounter[3]~16_combout\ : std_logic;
SIGNAL \e_vgaController|hCounter[3]~17\ : std_logic;
SIGNAL \e_vgaController|hCounter[4]~18_combout\ : std_logic;
SIGNAL \e_vgaController|hCounter[4]~19\ : std_logic;
SIGNAL \e_vgaController|hCounter[5]~20_combout\ : std_logic;
SIGNAL \e_vgaController|hCounter[5]~21\ : std_logic;
SIGNAL \e_vgaController|hCounter[6]~22_combout\ : std_logic;
SIGNAL \e_vgaController|hCounter[6]~23\ : std_logic;
SIGNAL \e_vgaController|hCounter[7]~24_combout\ : std_logic;
SIGNAL \e_vgaController|hCounter[7]~25\ : std_logic;
SIGNAL \e_vgaController|hCounter[8]~26_combout\ : std_logic;
SIGNAL \e_vgaController|hCounter[8]~27\ : std_logic;
SIGNAL \e_vgaController|hCounter[9]~28_combout\ : std_logic;
SIGNAL \e_vgaController|LessThan8~0_combout\ : std_logic;
SIGNAL \e_vgaController|LessThan8~1_combout\ : std_logic;
SIGNAL \e_vgaController|LessThan8~2_combout\ : std_logic;
SIGNAL \e_vgaController|vCounter[0]~11\ : std_logic;
SIGNAL \e_vgaController|vCounter[1]~12_combout\ : std_logic;
SIGNAL \e_vgaController|vCounter[1]~13\ : std_logic;
SIGNAL \e_vgaController|vCounter[2]~14_combout\ : std_logic;
SIGNAL \e_vgaController|vCounter[2]~15\ : std_logic;
SIGNAL \e_vgaController|vCounter[3]~16_combout\ : std_logic;
SIGNAL \e_vgaController|vCounter[3]~17\ : std_logic;
SIGNAL \e_vgaController|vCounter[4]~18_combout\ : std_logic;
SIGNAL \e_vgaController|vCounter[4]~19\ : std_logic;
SIGNAL \e_vgaController|vCounter[5]~20_combout\ : std_logic;
SIGNAL \e_vgaController|vCounter[5]~21\ : std_logic;
SIGNAL \e_vgaController|vCounter[6]~22_combout\ : std_logic;
SIGNAL \e_vgaController|vCounter[6]~23\ : std_logic;
SIGNAL \e_vgaController|vCounter[7]~24_combout\ : std_logic;
SIGNAL \e_vgaController|vCounter[7]~25\ : std_logic;
SIGNAL \e_vgaController|vCounter[8]~26_combout\ : std_logic;
SIGNAL \e_vgaController|vCounter[8]~27\ : std_logic;
SIGNAL \e_vgaController|vCounter[9]~28_combout\ : std_logic;
SIGNAL \e_vgaController|LessThan7~0_combout\ : std_logic;
SIGNAL \e_vgaController|out_vPos[3]~0_combout\ : std_logic;
SIGNAL \e_vgaController|out_vPos[4]~1_combout\ : std_logic;
SIGNAL \e_vgaController|out_vPos[5]~2_combout\ : std_logic;
SIGNAL \e_vgaController|out_vPos[6]~3_combout\ : std_logic;
SIGNAL \e_vgaController|out_vPos[7]~4_combout\ : std_logic;
SIGNAL \Decoder1~112_combout\ : std_logic;
SIGNAL \Decoder1~167_combout\ : std_logic;
SIGNAL \Decoder1~110_combout\ : std_logic;
SIGNAL \Decoder1~118_combout\ : std_logic;
SIGNAL \Decoder1~120_combout\ : std_logic;
SIGNAL \Mux46~240_combout\ : std_logic;
SIGNAL \Decoder1~129_combout\ : std_logic;
SIGNAL \Decoder1~121_combout\ : std_logic;
SIGNAL \Mux46~77_combout\ : std_logic;
SIGNAL \Decoder1~114_combout\ : std_logic;
SIGNAL \Decoder1~151_combout\ : std_logic;
SIGNAL \Decoder1~113_combout\ : std_logic;
SIGNAL \Decoder1~145_combout\ : std_logic;
SIGNAL \Decoder1~142_combout\ : std_logic;
SIGNAL \Decoder5~4_combout\ : std_logic;
SIGNAL \Decoder5~13_combout\ : std_logic;
SIGNAL \Decoder1~150_combout\ : std_logic;
SIGNAL \Decoder1~117_combout\ : std_logic;
SIGNAL \Decoder1~148_combout\ : std_logic;
SIGNAL \Decoder1~141_combout\ : std_logic;
SIGNAL \Decoder5~10_combout\ : std_logic;
SIGNAL \Decoder1~134_combout\ : std_logic;
SIGNAL \Decoder1~152_combout\ : std_logic;
SIGNAL \Decoder1~115_combout\ : std_logic;
SIGNAL \Decoder1~155_combout\ : std_logic;
SIGNAL \Mux48~1_combout\ : std_logic;
SIGNAL \Mux48~2_combout\ : std_logic;
SIGNAL \Selector402~0_combout\ : std_logic;
SIGNAL \Decoder1~126_combout\ : std_logic;
SIGNAL \Decoder1~135_combout\ : std_logic;
SIGNAL \vram_a_data[3]~43_combout\ : std_logic;
SIGNAL \Selector399~0_combout\ : std_logic;
SIGNAL \Mux46~152_combout\ : std_logic;
SIGNAL \Decoder5~15_combout\ : std_logic;
SIGNAL \Decoder1~124_combout\ : std_logic;
SIGNAL \Decoder1~153_combout\ : std_logic;
SIGNAL \Decoder1~130_combout\ : std_logic;
SIGNAL \Decoder5~1_combout\ : std_logic;
SIGNAL \Decoder1~139_combout\ : std_logic;
SIGNAL \Decoder1~111_combout\ : std_logic;
SIGNAL \Decoder1~138_combout\ : std_logic;
SIGNAL \Decoder1~125_combout\ : std_logic;
SIGNAL \Decoder1~154_combout\ : std_logic;
SIGNAL \Decoder5~16_combout\ : std_logic;
SIGNAL \Decoder1~123_combout\ : std_logic;
SIGNAL \Decoder1~137_combout\ : std_logic;
SIGNAL \Decoder1~122_combout\ : std_logic;
SIGNAL \Decoder1~136_combout\ : std_logic;
SIGNAL \Decoder5~0_combout\ : std_logic;
SIGNAL \temp_line~1_combout\ : std_logic;
SIGNAL \temp_line~52_combout\ : std_logic;
SIGNAL \temp_line~53_combout\ : std_logic;
SIGNAL \temp_line~151_combout\ : std_logic;
SIGNAL \temp_line~357_combout\ : std_logic;
SIGNAL \temp_line~358_combout\ : std_logic;
SIGNAL \temp_line~359_combout\ : std_logic;
SIGNAL \Mux52~0_combout\ : std_logic;
SIGNAL \Decoder5~11_combout\ : std_logic;
SIGNAL \Decoder5~2_combout\ : std_logic;
SIGNAL \Decoder1~178_combout\ : std_logic;
SIGNAL \Decoder1~175_combout\ : std_logic;
SIGNAL \Decoder1~174_combout\ : std_logic;
SIGNAL \Decoder1~180_combout\ : std_logic;
SIGNAL \Decoder1~176_combout\ : std_logic;
SIGNAL \Decoder1~171_combout\ : std_logic;
SIGNAL \Decoder5~17_combout\ : std_logic;
SIGNAL \Decoder1~181_combout\ : std_logic;
SIGNAL \Decoder1~177_combout\ : std_logic;
SIGNAL \Decoder1~173_combout\ : std_logic;
SIGNAL \Decoder1~172_combout\ : std_logic;
SIGNAL \Decoder1~170_combout\ : std_logic;
SIGNAL \Decoder1~182_combout\ : std_logic;
SIGNAL \Decoder1~179_combout\ : std_logic;
SIGNAL \temp_line~423_combout\ : std_logic;
SIGNAL \Decoder1~160_combout\ : std_logic;
SIGNAL \Decoder1~159_combout\ : std_logic;
SIGNAL \Decoder1~164_combout\ : std_logic;
SIGNAL \Decoder1~158_combout\ : std_logic;
SIGNAL \Decoder5~19_combout\ : std_logic;
SIGNAL \Decoder5~18_combout\ : std_logic;
SIGNAL \Decoder1~132_combout\ : std_logic;
SIGNAL \Decoder1~131_combout\ : std_logic;
SIGNAL \Decoder1~162_combout\ : std_logic;
SIGNAL \Decoder1~165_combout\ : std_logic;
SIGNAL \Decoder1~161_combout\ : std_logic;
SIGNAL \Decoder5~9_combout\ : std_logic;
SIGNAL \Decoder1~163_combout\ : std_logic;
SIGNAL \Decoder5~7_combout\ : std_logic;
SIGNAL \Decoder5~5_combout\ : std_logic;
SIGNAL \vram_a_data[29]~23_combout\ : std_logic;
SIGNAL \Selector373~0_combout\ : std_logic;
SIGNAL \Decoder1~168_combout\ : std_logic;
SIGNAL \Decoder1~157_combout\ : std_logic;
SIGNAL \Decoder1~166_combout\ : std_logic;
SIGNAL \Decoder1~169_combout\ : std_logic;
SIGNAL \temp_line~77_combout\ : std_logic;
SIGNAL \temp_line~78_combout\ : std_logic;
SIGNAL \temp_line~162_combout\ : std_logic;
SIGNAL \temp_line~201_combout\ : std_logic;
SIGNAL \temp_line~202_combout\ : std_logic;
SIGNAL \temp_line~203_combout\ : std_logic;
SIGNAL \temp_line~378_combout\ : std_logic;
SIGNAL \vram_a_data[31]~31_combout\ : std_logic;
SIGNAL \Selector371~0_combout\ : std_logic;
SIGNAL \temp_line~85_combout\ : std_logic;
SIGNAL \temp_line~86_combout\ : std_logic;
SIGNAL \temp_line~163_combout\ : std_logic;
SIGNAL \temp_line~214_combout\ : std_logic;
SIGNAL \temp_line~215_combout\ : std_logic;
SIGNAL \temp_line~216_combout\ : std_logic;
SIGNAL \temp_line~382_combout\ : std_logic;
SIGNAL \vram_a_data[30]~19_combout\ : std_logic;
SIGNAL \Selector372~0_combout\ : std_logic;
SIGNAL \temp_line~63_combout\ : std_logic;
SIGNAL \temp_line~64_combout\ : std_logic;
SIGNAL \temp_line~187_combout\ : std_logic;
SIGNAL \temp_line~188_combout\ : std_logic;
SIGNAL \temp_line~189_combout\ : std_logic;
SIGNAL \temp_line~190_combout\ : std_logic;
SIGNAL \temp_line~375_combout\ : std_logic;
SIGNAL \vram_a_data[28]~27_combout\ : std_logic;
SIGNAL \Selector374~0_combout\ : std_logic;
SIGNAL \temp_line~73_combout\ : std_logic;
SIGNAL \temp_line~74_combout\ : std_logic;
SIGNAL \temp_line~204_combout\ : std_logic;
SIGNAL \temp_line~205_combout\ : std_logic;
SIGNAL \temp_line~206_combout\ : std_logic;
SIGNAL \temp_line~207_combout\ : std_logic;
SIGNAL \temp_line~379_combout\ : std_logic;
SIGNAL \vram_a_data[27]~28_combout\ : std_logic;
SIGNAL \Selector375~0_combout\ : std_logic;
SIGNAL \temp_line~89_combout\ : std_logic;
SIGNAL \temp_line~90_combout\ : std_logic;
SIGNAL \temp_line~156_combout\ : std_logic;
SIGNAL \temp_line~232_combout\ : std_logic;
SIGNAL \temp_line~233_combout\ : std_logic;
SIGNAL \temp_line~234_combout\ : std_logic;
SIGNAL \temp_line~372_combout\ : std_logic;
SIGNAL \vram_a_data[25]~20_combout\ : std_logic;
SIGNAL \Selector377~0_combout\ : std_logic;
SIGNAL \temp_line~65_combout\ : std_logic;
SIGNAL \temp_line~66_combout\ : std_logic;
SIGNAL \temp_line~159_combout\ : std_logic;
SIGNAL \temp_line~194_combout\ : std_logic;
SIGNAL \temp_line~195_combout\ : std_logic;
SIGNAL \temp_line~196_combout\ : std_logic;
SIGNAL \temp_line~376_combout\ : std_logic;
SIGNAL \vram_a_data[24]~25_combout\ : std_logic;
SIGNAL \Selector378~0_combout\ : std_logic;
SIGNAL \temp_line~71_combout\ : std_logic;
SIGNAL \temp_line~72_combout\ : std_logic;
SIGNAL \temp_line~161_combout\ : std_logic;
SIGNAL \temp_line~208_combout\ : std_logic;
SIGNAL \temp_line~209_combout\ : std_logic;
SIGNAL \temp_line~210_combout\ : std_logic;
SIGNAL \temp_line~380_combout\ : std_logic;
SIGNAL \vram_a_data[23]~29_combout\ : std_logic;
SIGNAL \Selector379~0_combout\ : std_logic;
SIGNAL \temp_line~91_combout\ : std_logic;
SIGNAL \temp_line~92_combout\ : std_logic;
SIGNAL \temp_line~157_combout\ : std_logic;
SIGNAL \temp_line~354_combout\ : std_logic;
SIGNAL \temp_line~355_combout\ : std_logic;
SIGNAL \temp_line~356_combout\ : std_logic;
SIGNAL \temp_line~410_combout\ : std_logic;
SIGNAL \vram_a_data[21]~21_combout\ : std_logic;
SIGNAL \Selector381~0_combout\ : std_logic;
SIGNAL \temp_line~67_combout\ : std_logic;
SIGNAL \temp_line~68_combout\ : std_logic;
SIGNAL \temp_line~316_combout\ : std_logic;
SIGNAL \temp_line~317_combout\ : std_logic;
SIGNAL \temp_line~318_combout\ : std_logic;
SIGNAL \temp_line~319_combout\ : std_logic;
SIGNAL \temp_line~414_combout\ : std_logic;
SIGNAL \vram_a_data[20]~24_combout\ : std_logic;
SIGNAL \Selector382~0_combout\ : std_logic;
SIGNAL \temp_line~75_combout\ : std_logic;
SIGNAL \temp_line~76_combout\ : std_logic;
SIGNAL \temp_line~329_combout\ : std_logic;
SIGNAL \temp_line~330_combout\ : std_logic;
SIGNAL \temp_line~331_combout\ : std_logic;
SIGNAL \temp_line~332_combout\ : std_logic;
SIGNAL \temp_line~418_combout\ : std_logic;
SIGNAL \vram_a_data[19]~30_combout\ : std_logic;
SIGNAL \Selector383~0_combout\ : std_logic;
SIGNAL \temp_line~83_combout\ : std_logic;
SIGNAL \temp_line~84_combout\ : std_logic;
SIGNAL \temp_line~180_combout\ : std_logic;
SIGNAL \temp_line~342_combout\ : std_logic;
SIGNAL \temp_line~343_combout\ : std_logic;
SIGNAL \temp_line~344_combout\ : std_logic;
SIGNAL \temp_line~420_combout\ : std_logic;
SIGNAL \vram_a_data[18]~18_combout\ : std_logic;
SIGNAL \Selector384~0_combout\ : std_logic;
SIGNAL \temp_line~125_combout\ : std_logic;
SIGNAL \temp_line~126_combout\ : std_logic;
SIGNAL \temp_line~170_combout\ : std_logic;
SIGNAL \temp_line~348_combout\ : std_logic;
SIGNAL \temp_line~349_combout\ : std_logic;
SIGNAL \temp_line~350_combout\ : std_logic;
SIGNAL \temp_line~408_combout\ : std_logic;
SIGNAL \vram_a_data[17]~22_combout\ : std_logic;
SIGNAL \Selector385~0_combout\ : std_logic;
SIGNAL \temp_line~101_combout\ : std_logic;
SIGNAL \temp_line~102_combout\ : std_logic;
SIGNAL \temp_line~172_combout\ : std_logic;
SIGNAL \temp_line~310_combout\ : std_logic;
SIGNAL \temp_line~311_combout\ : std_logic;
SIGNAL \temp_line~312_combout\ : std_logic;
SIGNAL \temp_line~411_combout\ : std_logic;
SIGNAL \vram_a_data[16]~26_combout\ : std_logic;
SIGNAL \Selector386~0_combout\ : std_logic;
SIGNAL \temp_line~105_combout\ : std_logic;
SIGNAL \temp_line~106_combout\ : std_logic;
SIGNAL \temp_line~174_combout\ : std_logic;
SIGNAL \temp_line~323_combout\ : std_logic;
SIGNAL \temp_line~324_combout\ : std_logic;
SIGNAL \temp_line~325_combout\ : std_logic;
SIGNAL \temp_line~416_combout\ : std_logic;
SIGNAL \vram_a_data[11]~35_combout\ : std_logic;
SIGNAL \Selector391~0_combout\ : std_logic;
SIGNAL \temp_line~113_combout\ : std_logic;
SIGNAL \temp_line~114_combout\ : std_logic;
SIGNAL \temp_line~178_combout\ : std_logic;
SIGNAL \temp_line~336_combout\ : std_logic;
SIGNAL \temp_line~337_combout\ : std_logic;
SIGNAL \temp_line~338_combout\ : std_logic;
SIGNAL \temp_line~421_combout\ : std_logic;
SIGNAL \vram_a_data[10]~32_combout\ : std_logic;
SIGNAL \Selector392~0_combout\ : std_logic;
SIGNAL \temp_line~121_combout\ : std_logic;
SIGNAL \temp_line~122_combout\ : std_logic;
SIGNAL \temp_line~168_combout\ : std_logic;
SIGNAL \temp_line~351_combout\ : std_logic;
SIGNAL \temp_line~352_combout\ : std_logic;
SIGNAL \temp_line~353_combout\ : std_logic;
SIGNAL \temp_line~409_combout\ : std_logic;
SIGNAL \vram_a_data[9]~33_combout\ : std_logic;
SIGNAL \Selector393~0_combout\ : std_logic;
SIGNAL \temp_line~95_combout\ : std_logic;
SIGNAL \temp_line~96_combout\ : std_logic;
SIGNAL \temp_line~171_combout\ : std_logic;
SIGNAL \temp_line~313_combout\ : std_logic;
SIGNAL \temp_line~314_combout\ : std_logic;
SIGNAL \temp_line~315_combout\ : std_logic;
SIGNAL \temp_line~413_combout\ : std_logic;
SIGNAL \vram_a_data[8]~34_combout\ : std_logic;
SIGNAL \Selector394~0_combout\ : std_logic;
SIGNAL \temp_line~87_combout\ : std_logic;
SIGNAL \temp_line~88_combout\ : std_logic;
SIGNAL \temp_line~155_combout\ : std_logic;
SIGNAL \temp_line~226_combout\ : std_logic;
SIGNAL \temp_line~227_combout\ : std_logic;
SIGNAL \temp_line~228_combout\ : std_logic;
SIGNAL \temp_line~370_combout\ : std_logic;
SIGNAL \Decoder5~8_combout\ : std_logic;
SIGNAL \Decoder1~147_combout\ : std_logic;
SIGNAL \Decoder1~143_combout\ : std_logic;
SIGNAL \Decoder5~6_combout\ : std_logic;
SIGNAL \temp_line~160_combout\ : std_logic;
SIGNAL \temp_line~191_combout\ : std_logic;
SIGNAL \temp_line~192_combout\ : std_logic;
SIGNAL \temp_line~193_combout\ : std_logic;
SIGNAL \temp_line~374_combout\ : std_logic;
SIGNAL \vram_a_data[32]~10_combout\ : std_logic;
SIGNAL \Selector370~0_combout\ : std_logic;
SIGNAL \Decoder1~144_combout\ : std_logic;
SIGNAL \vram_a_data[37]~1_combout\ : std_logic;
SIGNAL \Selector365~0_combout\ : std_logic;
SIGNAL \Decoder1~149_combout\ : std_logic;
SIGNAL \Decoder1~146_combout\ : std_logic;
SIGNAL \temp_line~26_combout\ : std_logic;
SIGNAL \temp_line~27_combout\ : std_logic;
SIGNAL \temp_line~140_combout\ : std_logic;
SIGNAL \temp_line~269_combout\ : std_logic;
SIGNAL \temp_line~270_combout\ : std_logic;
SIGNAL \temp_line~271_combout\ : std_logic;
SIGNAL \temp_line~385_combout\ : std_logic;
SIGNAL \vram_a_data[38]~0_combout\ : std_logic;
SIGNAL \Selector364~0_combout\ : std_logic;
SIGNAL \Decoder1~184_combout\ : std_logic;
SIGNAL \Decoder5~14_combout\ : std_logic;
SIGNAL \Decoder1~140_combout\ : std_logic;
SIGNAL \Decoder5~12_combout\ : std_logic;
SIGNAL \temp_line~24_combout\ : std_logic;
SIGNAL \temp_line~25_combout\ : std_logic;
SIGNAL \temp_line~137_combout\ : std_logic;
SIGNAL \temp_line~251_combout\ : std_logic;
SIGNAL \temp_line~252_combout\ : std_logic;
SIGNAL \temp_line~253_combout\ : std_logic;
SIGNAL \temp_line~399_combout\ : std_logic;
SIGNAL \vram_a_data[47]~15_combout\ : std_logic;
SIGNAL \Selector355~0_combout\ : std_logic;
SIGNAL \temp_line~32_combout\ : std_logic;
SIGNAL \temp_line~33_combout\ : std_logic;
SIGNAL \temp_line~139_combout\ : std_logic;
SIGNAL \temp_line~263_combout\ : std_logic;
SIGNAL \temp_line~264_combout\ : std_logic;
SIGNAL \temp_line~265_combout\ : std_logic;
SIGNAL \temp_line~403_combout\ : std_logic;
SIGNAL \Decoder1~186_combout\ : std_logic;
SIGNAL \vram_a_data[46]~12_combout\ : std_logic;
SIGNAL \Selector356~0_combout\ : std_logic;
SIGNAL \temp_line~36_combout\ : std_logic;
SIGNAL \temp_line~37_combout\ : std_logic;
SIGNAL \temp_line~129_combout\ : std_logic;
SIGNAL \temp_line~275_combout\ : std_logic;
SIGNAL \temp_line~276_combout\ : std_logic;
SIGNAL \temp_line~277_combout\ : std_logic;
SIGNAL \temp_line~391_combout\ : std_logic;
SIGNAL \vram_a_data[45]~13_combout\ : std_logic;
SIGNAL \Selector357~0_combout\ : std_logic;
SIGNAL \temp_line~12_combout\ : std_logic;
SIGNAL \temp_line~13_combout\ : std_logic;
SIGNAL \temp_line~132_combout\ : std_logic;
SIGNAL \temp_line~238_combout\ : std_logic;
SIGNAL \temp_line~239_combout\ : std_logic;
SIGNAL \temp_line~240_combout\ : std_logic;
SIGNAL \temp_line~396_combout\ : std_logic;
SIGNAL \vram_a_data[44]~14_combout\ : std_logic;
SIGNAL \Selector358~0_combout\ : std_logic;
SIGNAL \temp_line~18_combout\ : std_logic;
SIGNAL \temp_line~19_combout\ : std_logic;
SIGNAL \temp_line~134_combout\ : std_logic;
SIGNAL \temp_line~254_combout\ : std_logic;
SIGNAL \temp_line~255_combout\ : std_logic;
SIGNAL \temp_line~256_combout\ : std_logic;
SIGNAL \temp_line~400_combout\ : std_logic;
SIGNAL \vram_a_data[43]~7_combout\ : std_logic;
SIGNAL \Selector359~0_combout\ : std_logic;
SIGNAL \temp_line~28_combout\ : std_logic;
SIGNAL \temp_line~29_combout\ : std_logic;
SIGNAL \temp_line~138_combout\ : std_logic;
SIGNAL \temp_line~266_combout\ : std_logic;
SIGNAL \temp_line~267_combout\ : std_logic;
SIGNAL \temp_line~268_combout\ : std_logic;
SIGNAL \temp_line~405_combout\ : std_logic;
SIGNAL \vram_a_data[42]~5_combout\ : std_logic;
SIGNAL \Selector360~0_combout\ : std_logic;
SIGNAL \temp_line~34_combout\ : std_logic;
SIGNAL \temp_line~35_combout\ : std_logic;
SIGNAL \temp_line~128_combout\ : std_logic;
SIGNAL \temp_line~281_combout\ : std_logic;
SIGNAL \temp_line~282_combout\ : std_logic;
SIGNAL \temp_line~283_combout\ : std_logic;
SIGNAL \temp_line~393_combout\ : std_logic;
SIGNAL \vram_a_data[41]~4_combout\ : std_logic;
SIGNAL \Selector361~0_combout\ : std_logic;
SIGNAL \temp_line~10_combout\ : std_logic;
SIGNAL \temp_line~11_combout\ : std_logic;
SIGNAL \temp_line~244_combout\ : std_logic;
SIGNAL \temp_line~245_combout\ : std_logic;
SIGNAL \temp_line~246_combout\ : std_logic;
SIGNAL \temp_line~247_combout\ : std_logic;
SIGNAL \temp_line~397_combout\ : std_logic;
SIGNAL \Decoder1~185_combout\ : std_logic;
SIGNAL \vram_a_data[40]~6_combout\ : std_logic;
SIGNAL \Selector362~0_combout\ : std_logic;
SIGNAL \temp_line~20_combout\ : std_logic;
SIGNAL \temp_line~21_combout\ : std_logic;
SIGNAL \temp_line~135_combout\ : std_logic;
SIGNAL \temp_line~257_combout\ : std_logic;
SIGNAL \temp_line~258_combout\ : std_logic;
SIGNAL \temp_line~259_combout\ : std_logic;
SIGNAL \temp_line~401_combout\ : std_logic;
SIGNAL \vram_a_data[39]~3_combout\ : std_logic;
SIGNAL \Selector363~0_combout\ : std_logic;
SIGNAL \temp_line~14_combout\ : std_logic;
SIGNAL \temp_line~15_combout\ : std_logic;
SIGNAL \temp_line~197_combout\ : std_logic;
SIGNAL \temp_line~198_combout\ : std_logic;
SIGNAL \temp_line~199_combout\ : std_logic;
SIGNAL \temp_line~200_combout\ : std_logic;
SIGNAL \temp_line~377_combout\ : std_logic;
SIGNAL \vram_a_data[36]~2_combout\ : std_logic;
SIGNAL \Selector366~0_combout\ : std_logic;
SIGNAL \temp_line~22_combout\ : std_logic;
SIGNAL \temp_line~23_combout\ : std_logic;
SIGNAL \temp_line~136_combout\ : std_logic;
SIGNAL \temp_line~211_combout\ : std_logic;
SIGNAL \temp_line~212_combout\ : std_logic;
SIGNAL \temp_line~213_combout\ : std_logic;
SIGNAL \temp_line~381_combout\ : std_logic;
SIGNAL \vram_a_data[35]~11_combout\ : std_logic;
SIGNAL \Selector367~0_combout\ : std_logic;
SIGNAL \temp_line~30_combout\ : std_logic;
SIGNAL \temp_line~31_combout\ : std_logic;
SIGNAL \temp_line~166_combout\ : std_logic;
SIGNAL \temp_line~223_combout\ : std_logic;
SIGNAL \temp_line~224_combout\ : std_logic;
SIGNAL \temp_line~225_combout\ : std_logic;
SIGNAL \temp_line~383_combout\ : std_logic;
SIGNAL \vram_a_data[34]~9_combout\ : std_logic;
SIGNAL \Selector368~0_combout\ : std_logic;
SIGNAL \temp_line~93_combout\ : std_logic;
SIGNAL \temp_line~94_combout\ : std_logic;
SIGNAL \temp_line~158_combout\ : std_logic;
SIGNAL \temp_line~229_combout\ : std_logic;
SIGNAL \temp_line~230_combout\ : std_logic;
SIGNAL \temp_line~231_combout\ : std_logic;
SIGNAL \temp_line~371_combout\ : std_logic;
SIGNAL \vram_a_data[33]~8_combout\ : std_logic;
SIGNAL \Selector369~0_combout\ : std_logic;
SIGNAL \temp_line~38_combout\ : std_logic;
SIGNAL \temp_line~39_combout\ : std_logic;
SIGNAL \temp_line~130_combout\ : std_logic;
SIGNAL \temp_line~235_combout\ : std_logic;
SIGNAL \temp_line~236_combout\ : std_logic;
SIGNAL \temp_line~237_combout\ : std_logic;
SIGNAL \temp_line~373_combout\ : std_logic;
SIGNAL \Mux52~5_combout\ : std_logic;
SIGNAL \Mux52~6_combout\ : std_logic;
SIGNAL \Mux52~12_combout\ : std_logic;
SIGNAL \Mux52~13_combout\ : std_logic;
SIGNAL \Mux52~9_combout\ : std_logic;
SIGNAL \Mux52~10_combout\ : std_logic;
SIGNAL \Mux52~7_combout\ : std_logic;
SIGNAL \Mux52~8_combout\ : std_logic;
SIGNAL \Mux52~11_combout\ : std_logic;
SIGNAL \Mux52~14_combout\ : std_logic;
SIGNAL \Mux52~42_combout\ : std_logic;
SIGNAL \temp_line~60_combout\ : std_logic;
SIGNAL \temp_line~61_combout\ : std_logic;
SIGNAL \temp_line~153_combout\ : std_logic;
SIGNAL \temp_line~301_combout\ : std_logic;
SIGNAL \temp_line~302_combout\ : std_logic;
SIGNAL \temp_line~303_combout\ : std_logic;
SIGNAL \temp_line~426_combout\ : std_logic;
SIGNAL \Mux52~43_combout\ : std_logic;
SIGNAL \Mux52~2_combout\ : std_logic;
SIGNAL \Mux52~1_combout\ : std_logic;
SIGNAL \vram_a_data[62]~55_combout\ : std_logic;
SIGNAL \Selector340~0_combout\ : std_logic;
SIGNAL \vram_a_data[63]~63_combout\ : std_logic;
SIGNAL \Selector339~0_combout\ : std_logic;
SIGNAL \temp_line~50_combout\ : std_logic;
SIGNAL \temp_line~51_combout\ : std_logic;
SIGNAL \temp_line~154_combout\ : std_logic;
SIGNAL \temp_line~183_combout\ : std_logic;
SIGNAL \temp_line~287_combout\ : std_logic;
SIGNAL \temp_line~288_combout\ : std_logic;
SIGNAL \temp_line~390_combout\ : std_logic;
SIGNAL \Mux52~17_combout\ : std_logic;
SIGNAL \Mux52~4_combout\ : std_logic;
SIGNAL \Mux52~3_combout\ : std_logic;
SIGNAL \Mux46~133_combout\ : std_logic;
SIGNAL \temp_line~99_combout\ : std_logic;
SIGNAL \temp_line~100_combout\ : std_logic;
SIGNAL \temp_line~184_combout\ : std_logic;
SIGNAL \temp_line~185_combout\ : std_logic;
SIGNAL \Mux46~383_combout\ : std_logic;
SIGNAL \Mux52~18_combout\ : std_logic;
SIGNAL \Mux52~19_combout\ : std_logic;
SIGNAL \Mux52~15_combout\ : std_logic;
SIGNAL \Mux52~16_combout\ : std_logic;
SIGNAL \Mux52~20_combout\ : std_logic;
SIGNAL \Mux52~33_combout\ : std_logic;
SIGNAL \Mux52~34_combout\ : std_logic;
SIGNAL \Mux52~35_combout\ : std_logic;
SIGNAL \Mux52~36_combout\ : std_logic;
SIGNAL \Mux52~37_combout\ : std_logic;
SIGNAL \Mux52~31_combout\ : std_logic;
SIGNAL \Mux52~32_combout\ : std_logic;
SIGNAL \Mux52~38_combout\ : std_logic;
SIGNAL \Mux52~39_combout\ : std_logic;
SIGNAL \Mux52~40_combout\ : std_logic;
SIGNAL \Mux52~21_combout\ : std_logic;
SIGNAL \Mux52~22_combout\ : std_logic;
SIGNAL \Mux52~28_combout\ : std_logic;
SIGNAL \Mux52~29_combout\ : std_logic;
SIGNAL \Mux52~23_combout\ : std_logic;
SIGNAL \Mux52~24_combout\ : std_logic;
SIGNAL \Mux52~25_combout\ : std_logic;
SIGNAL \Mux52~26_combout\ : std_logic;
SIGNAL \Mux52~27_combout\ : std_logic;
SIGNAL \Mux52~30_combout\ : std_logic;
SIGNAL \Mux52~41_combout\ : std_logic;
SIGNAL \Mux52~44_combout\ : std_logic;
SIGNAL \temp_line~427_combout\ : std_logic;
SIGNAL \vram_a_data[61]~51_combout\ : std_logic;
SIGNAL \Selector341~0_combout\ : std_logic;
SIGNAL \temp_line~56_combout\ : std_logic;
SIGNAL \temp_line~57_combout\ : std_logic;
SIGNAL \temp_line~145_combout\ : std_logic;
SIGNAL \temp_line~363_combout\ : std_logic;
SIGNAL \temp_line~364_combout\ : std_logic;
SIGNAL \temp_line~365_combout\ : std_logic;
SIGNAL \temp_line~389_combout\ : std_logic;
SIGNAL \vram_a_data[58]~52_combout\ : std_logic;
SIGNAL \Selector344~0_combout\ : std_logic;
SIGNAL \temp_line~8_combout\ : std_logic;
SIGNAL \temp_line~9_combout\ : std_logic;
SIGNAL \temp_line~142_combout\ : std_logic;
SIGNAL \temp_line~298_combout\ : std_logic;
SIGNAL \temp_line~299_combout\ : std_logic;
SIGNAL \temp_line~300_combout\ : std_logic;
SIGNAL \temp_line~386_combout\ : std_logic;
SIGNAL \vram_a_data[57]~49_combout\ : std_logic;
SIGNAL \Selector345~0_combout\ : std_logic;
SIGNAL \temp_line~6_combout\ : std_logic;
SIGNAL \temp_line~7_combout\ : std_logic;
SIGNAL \temp_line~149_combout\ : std_logic;
SIGNAL \temp_line~295_combout\ : std_logic;
SIGNAL \temp_line~296_combout\ : std_logic;
SIGNAL \temp_line~297_combout\ : std_logic;
SIGNAL \temp_line~406_combout\ : std_logic;
SIGNAL \vram_a_data[54]~53_combout\ : std_logic;
SIGNAL \Selector348~0_combout\ : std_logic;
SIGNAL \temp_line~48_combout\ : std_logic;
SIGNAL \temp_line~49_combout\ : std_logic;
SIGNAL \temp_line~146_combout\ : std_logic;
SIGNAL \temp_line~284_combout\ : std_logic;
SIGNAL \temp_line~285_combout\ : std_logic;
SIGNAL \temp_line~286_combout\ : std_logic;
SIGNAL \temp_line~394_combout\ : std_logic;
SIGNAL \vram_a_data[53]~48_combout\ : std_logic;
SIGNAL \Selector349~0_combout\ : std_logic;
SIGNAL \temp_line~40_combout\ : std_logic;
SIGNAL \temp_line~41_combout\ : std_logic;
SIGNAL \temp_line~131_combout\ : std_logic;
SIGNAL \temp_line~278_combout\ : std_logic;
SIGNAL \temp_line~279_combout\ : std_logic;
SIGNAL \temp_line~280_combout\ : std_logic;
SIGNAL \temp_line~392_combout\ : std_logic;
SIGNAL \vram_a_data[49]~50_combout\ : std_logic;
SIGNAL \Selector353~0_combout\ : std_logic;
SIGNAL \temp_line~109_combout\ : std_logic;
SIGNAL \temp_line~110_combout\ : std_logic;
SIGNAL \temp_line~176_combout\ : std_logic;
SIGNAL \temp_line~320_combout\ : std_logic;
SIGNAL \temp_line~321_combout\ : std_logic;
SIGNAL \temp_line~322_combout\ : std_logic;
SIGNAL \temp_line~415_combout\ : std_logic;
SIGNAL \vram_a_data[15]~47_combout\ : std_logic;
SIGNAL \Selector387~0_combout\ : std_logic;
SIGNAL \temp_line~117_combout\ : std_logic;
SIGNAL \temp_line~118_combout\ : std_logic;
SIGNAL \temp_line~177_combout\ : std_logic;
SIGNAL \temp_line~333_combout\ : std_logic;
SIGNAL \temp_line~334_combout\ : std_logic;
SIGNAL \temp_line~335_combout\ : std_logic;
SIGNAL \temp_line~419_combout\ : std_logic;
SIGNAL \vram_a_data[14]~45_combout\ : std_logic;
SIGNAL \Selector388~0_combout\ : std_logic;
SIGNAL \temp_line~119_combout\ : std_logic;
SIGNAL \temp_line~120_combout\ : std_logic;
SIGNAL \temp_line~167_combout\ : std_logic;
SIGNAL \temp_line~345_combout\ : std_logic;
SIGNAL \temp_line~346_combout\ : std_logic;
SIGNAL \temp_line~347_combout\ : std_logic;
SIGNAL \temp_line~407_combout\ : std_logic;
SIGNAL \vram_a_data[13]~44_combout\ : std_logic;
SIGNAL \Selector389~0_combout\ : std_logic;
SIGNAL \temp_line~97_combout\ : std_logic;
SIGNAL \temp_line~98_combout\ : std_logic;
SIGNAL \temp_line~306_combout\ : std_logic;
SIGNAL \temp_line~307_combout\ : std_logic;
SIGNAL \temp_line~308_combout\ : std_logic;
SIGNAL \temp_line~309_combout\ : std_logic;
SIGNAL \temp_line~412_combout\ : std_logic;
SIGNAL \vram_a_data[12]~46_combout\ : std_logic;
SIGNAL \Selector390~0_combout\ : std_logic;
SIGNAL \temp_line~103_combout\ : std_logic;
SIGNAL \temp_line~104_combout\ : std_logic;
SIGNAL \temp_line~173_combout\ : std_logic;
SIGNAL \temp_line~326_combout\ : std_logic;
SIGNAL \temp_line~327_combout\ : std_logic;
SIGNAL \temp_line~328_combout\ : std_logic;
SIGNAL \temp_line~417_combout\ : std_logic;
SIGNAL \vram_a_data[7]~39_combout\ : std_logic;
SIGNAL \Selector395~0_combout\ : std_logic;
SIGNAL \temp_line~111_combout\ : std_logic;
SIGNAL \temp_line~112_combout\ : std_logic;
SIGNAL \temp_line~179_combout\ : std_logic;
SIGNAL \temp_line~339_combout\ : std_logic;
SIGNAL \temp_line~340_combout\ : std_logic;
SIGNAL \temp_line~341_combout\ : std_logic;
SIGNAL \vram_a_data[6]~37_combout\ : std_logic;
SIGNAL \Selector396~0_combout\ : std_logic;
SIGNAL \temp_line~123_combout\ : std_logic;
SIGNAL \temp_line~124_combout\ : std_logic;
SIGNAL \temp_line~169_combout\ : std_logic;
SIGNAL \temp_line~304_combout\ : std_logic;
SIGNAL \temp_line~305_combout\ : std_logic;
SIGNAL \vram_a_data[5]~36_combout\ : std_logic;
SIGNAL \Selector397~0_combout\ : std_logic;
SIGNAL \temp_line~58_combout\ : std_logic;
SIGNAL \temp_line~59_combout\ : std_logic;
SIGNAL \temp_line~150_combout\ : std_logic;
SIGNAL \temp_line~366_combout\ : std_logic;
SIGNAL \temp_line~367_combout\ : std_logic;
SIGNAL \temp_line~368_combout\ : std_logic;
SIGNAL \Mux51~37_combout\ : std_logic;
SIGNAL \Mux51~38_combout\ : std_logic;
SIGNAL \Mux46~131_combout\ : std_logic;
SIGNAL \Mux51~23_combout\ : std_logic;
SIGNAL \Mux51~24_combout\ : std_logic;
SIGNAL \Mux51~20_combout\ : std_logic;
SIGNAL \Mux51~21_combout\ : std_logic;
SIGNAL \Mux51~22_combout\ : std_logic;
SIGNAL \Mux51~25_combout\ : std_logic;
SIGNAL \Mux51~26_combout\ : std_logic;
SIGNAL \Mux51~27_combout\ : std_logic;
SIGNAL \Mux51~33_combout\ : std_logic;
SIGNAL \Mux51~34_combout\ : std_logic;
SIGNAL \Mux51~30_combout\ : std_logic;
SIGNAL \Mux51~31_combout\ : std_logic;
SIGNAL \Mux51~28_combout\ : std_logic;
SIGNAL \Mux51~29_combout\ : std_logic;
SIGNAL \Mux51~32_combout\ : std_logic;
SIGNAL \Mux51~35_combout\ : std_logic;
SIGNAL \Mux51~36_combout\ : std_logic;
SIGNAL \Mux51~10_combout\ : std_logic;
SIGNAL \Mux51~11_combout\ : std_logic;
SIGNAL \Mux51~17_combout\ : std_logic;
SIGNAL \Mux51~18_combout\ : std_logic;
SIGNAL \Mux51~12_combout\ : std_logic;
SIGNAL \Mux51~13_combout\ : std_logic;
SIGNAL \Mux51~14_combout\ : std_logic;
SIGNAL \Mux51~15_combout\ : std_logic;
SIGNAL \Mux51~16_combout\ : std_logic;
SIGNAL \Mux51~19_combout\ : std_logic;
SIGNAL \Mux51~39_combout\ : std_logic;
SIGNAL \Mux51~7_combout\ : std_logic;
SIGNAL \Mux51~8_combout\ : std_logic;
SIGNAL \Mux51~0_combout\ : std_logic;
SIGNAL \Mux51~1_combout\ : std_logic;
SIGNAL \Mux51~2_combout\ : std_logic;
SIGNAL \Mux51~3_combout\ : std_logic;
SIGNAL \Mux51~4_combout\ : std_logic;
SIGNAL \Mux51~5_combout\ : std_logic;
SIGNAL \Mux51~6_combout\ : std_logic;
SIGNAL \Mux51~9_combout\ : std_logic;
SIGNAL \temp_line~369_combout\ : std_logic;
SIGNAL \temp_line~424_combout\ : std_logic;
SIGNAL \vram_a_data[60]~59_combout\ : std_logic;
SIGNAL \Selector342~0_combout\ : std_logic;
SIGNAL \temp_line~54_combout\ : std_logic;
SIGNAL \temp_line~55_combout\ : std_logic;
SIGNAL \temp_line~152_combout\ : std_logic;
SIGNAL \temp_line~360_combout\ : std_logic;
SIGNAL \temp_line~361_combout\ : std_logic;
SIGNAL \temp_line~362_combout\ : std_logic;
SIGNAL \temp_line~425_combout\ : std_logic;
SIGNAL \vram_a_data[59]~61_combout\ : std_logic;
SIGNAL \Selector343~0_combout\ : std_logic;
SIGNAL \temp_line~2_combout\ : std_logic;
SIGNAL \temp_line~3_combout\ : std_logic;
SIGNAL \temp_line~143_combout\ : std_logic;
SIGNAL \temp_line~289_combout\ : std_logic;
SIGNAL \temp_line~290_combout\ : std_logic;
SIGNAL \temp_line~291_combout\ : std_logic;
SIGNAL \temp_line~387_combout\ : std_logic;
SIGNAL \vram_a_data[56]~56_combout\ : std_logic;
SIGNAL \Selector346~0_combout\ : std_logic;
SIGNAL \temp_line~4_combout\ : std_logic;
SIGNAL \temp_line~5_combout\ : std_logic;
SIGNAL \temp_line~144_combout\ : std_logic;
SIGNAL \temp_line~292_combout\ : std_logic;
SIGNAL \temp_line~293_combout\ : std_logic;
SIGNAL \temp_line~294_combout\ : std_logic;
SIGNAL \temp_line~388_combout\ : std_logic;
SIGNAL \vram_a_data[55]~60_combout\ : std_logic;
SIGNAL \Selector347~0_combout\ : std_logic;
SIGNAL \temp_line~42_combout\ : std_logic;
SIGNAL \temp_line~43_combout\ : std_logic;
SIGNAL \temp_line~147_combout\ : std_logic;
SIGNAL \temp_line~248_combout\ : std_logic;
SIGNAL \temp_line~249_combout\ : std_logic;
SIGNAL \temp_line~250_combout\ : std_logic;
SIGNAL \temp_line~398_combout\ : std_logic;
SIGNAL \vram_a_data[52]~57_combout\ : std_logic;
SIGNAL \Selector350~0_combout\ : std_logic;
SIGNAL \Mux46~149_combout\ : std_logic;
SIGNAL \Mux46~92_combout\ : std_logic;
SIGNAL \Mux46~150_combout\ : std_logic;
SIGNAL \Mux46~151_combout\ : std_logic;
SIGNAL \Mux46~153_combout\ : std_logic;
SIGNAL \Mux46~154_combout\ : std_logic;
SIGNAL \Mux46~155_combout\ : std_logic;
SIGNAL \Mux46~67_combout\ : std_logic;
SIGNAL \Mux46~129_combout\ : std_logic;
SIGNAL \Mux46~81_combout\ : std_logic;
SIGNAL \Mux46~127_combout\ : std_logic;
SIGNAL \Mux46~126_combout\ : std_logic;
SIGNAL \Mux46~128_combout\ : std_logic;
SIGNAL \Mux46~130_combout\ : std_logic;
SIGNAL \Mux46~132_combout\ : std_logic;
SIGNAL \Mux46~134_combout\ : std_logic;
SIGNAL \Mux46~73_combout\ : std_logic;
SIGNAL \Mux46~145_combout\ : std_logic;
SIGNAL \Mux46~84_combout\ : std_logic;
SIGNAL \Mux46~142_combout\ : std_logic;
SIGNAL \Mux46~143_combout\ : std_logic;
SIGNAL \Mux46~144_combout\ : std_logic;
SIGNAL \Mux46~146_combout\ : std_logic;
SIGNAL \Mux46~147_combout\ : std_logic;
SIGNAL \Mux46~148_combout\ : std_logic;
SIGNAL \Mux46~70_combout\ : std_logic;
SIGNAL \Mux46~135_combout\ : std_logic;
SIGNAL \Mux46~136_combout\ : std_logic;
SIGNAL \Mux46~86_combout\ : std_logic;
SIGNAL \Mux46~137_combout\ : std_logic;
SIGNAL \Mux46~138_combout\ : std_logic;
SIGNAL \Mux46~139_combout\ : std_logic;
SIGNAL \Mux46~140_combout\ : std_logic;
SIGNAL \Mux46~141_combout\ : std_logic;
SIGNAL \Mux49~0_combout\ : std_logic;
SIGNAL \Mux49~1_combout\ : std_logic;
SIGNAL \Mux46~96_combout\ : std_logic;
SIGNAL \Mux46~183_combout\ : std_logic;
SIGNAL \Mux46~181_combout\ : std_logic;
SIGNAL \Mux46~182_combout\ : std_logic;
SIGNAL \Mux46~184_combout\ : std_logic;
SIGNAL \Mux46~185_combout\ : std_logic;
SIGNAL \Mux46~186_combout\ : std_logic;
SIGNAL \Mux46~101_combout\ : std_logic;
SIGNAL \Mux46~193_combout\ : std_logic;
SIGNAL \Mux46~195_combout\ : std_logic;
SIGNAL \Mux46~196_combout\ : std_logic;
SIGNAL \Mux46~197_combout\ : std_logic;
SIGNAL \Mux46~194_combout\ : std_logic;
SIGNAL \Mux46~198_combout\ : std_logic;
SIGNAL \Mux46~99_combout\ : std_logic;
SIGNAL \Mux46~187_combout\ : std_logic;
SIGNAL \Mux46~189_combout\ : std_logic;
SIGNAL \Mux46~190_combout\ : std_logic;
SIGNAL \Mux46~191_combout\ : std_logic;
SIGNAL \Mux46~188_combout\ : std_logic;
SIGNAL \Mux46~192_combout\ : std_logic;
SIGNAL \Mux49~4_combout\ : std_logic;
SIGNAL \Mux46~201_combout\ : std_logic;
SIGNAL \Mux46~199_combout\ : std_logic;
SIGNAL \Mux46~200_combout\ : std_logic;
SIGNAL \Mux46~202_combout\ : std_logic;
SIGNAL \Mux46~107_combout\ : std_logic;
SIGNAL \Mux46~203_combout\ : std_logic;
SIGNAL \Mux46~204_combout\ : std_logic;
SIGNAL \Mux49~5_combout\ : std_logic;
SIGNAL \Mux46~112_combout\ : std_logic;
SIGNAL \Mux46~175_combout\ : std_logic;
SIGNAL \Mux46~176_combout\ : std_logic;
SIGNAL \Mux46~177_combout\ : std_logic;
SIGNAL \Mux46~178_combout\ : std_logic;
SIGNAL \Mux46~179_combout\ : std_logic;
SIGNAL \Mux46~180_combout\ : std_logic;
SIGNAL \Mux46~118_combout\ : std_logic;
SIGNAL \Mux46~156_combout\ : std_logic;
SIGNAL \Mux46~157_combout\ : std_logic;
SIGNAL \Mux46~158_combout\ : std_logic;
SIGNAL \Mux46~159_combout\ : std_logic;
SIGNAL \Mux46~160_combout\ : std_logic;
SIGNAL \Mux46~161_combout\ : std_logic;
SIGNAL \Mux46~162_combout\ : std_logic;
SIGNAL \Mux46~163_combout\ : std_logic;
SIGNAL \Mux46~164_combout\ : std_logic;
SIGNAL \Mux46~115_combout\ : std_logic;
SIGNAL \Mux46~165_combout\ : std_logic;
SIGNAL \Mux46~166_combout\ : std_logic;
SIGNAL \Mux46~167_combout\ : std_logic;
SIGNAL \Mux46~170_combout\ : std_logic;
SIGNAL \Mux46~171_combout\ : std_logic;
SIGNAL \Mux46~172_combout\ : std_logic;
SIGNAL \Mux46~168_combout\ : std_logic;
SIGNAL \Mux46~62_combout\ : std_logic;
SIGNAL \Mux46~173_combout\ : std_logic;
SIGNAL \Mux46~169_combout\ : std_logic;
SIGNAL \Mux46~19_combout\ : std_logic;
SIGNAL \Mux46~174_combout\ : std_logic;
SIGNAL \Mux49~2_combout\ : std_logic;
SIGNAL \Mux49~3_combout\ : std_logic;
SIGNAL \Mux49~6_combout\ : std_logic;
SIGNAL \Mux49~9_combout\ : std_logic;
SIGNAL \Mux46~211_combout\ : std_logic;
SIGNAL \Mux46~212_combout\ : std_logic;
SIGNAL \Mux46~213_combout\ : std_logic;
SIGNAL \Mux46~208_combout\ : std_logic;
SIGNAL \Mux46~209_combout\ : std_logic;
SIGNAL \Mux46~210_combout\ : std_logic;
SIGNAL \Mux49~7_combout\ : std_logic;
SIGNAL \Mux49~8_combout\ : std_logic;
SIGNAL \Mux49~10_combout\ : std_logic;
SIGNAL \Mux49~13_combout\ : std_logic;
SIGNAL \Mux46~205_combout\ : std_logic;
SIGNAL \Mux46~206_combout\ : std_logic;
SIGNAL \Mux46~207_combout\ : std_logic;
SIGNAL \Mux46~214_combout\ : std_logic;
SIGNAL \Mux46~215_combout\ : std_logic;
SIGNAL \Mux46~216_combout\ : std_logic;
SIGNAL \Mux49~11_combout\ : std_logic;
SIGNAL \Mux49~12_combout\ : std_logic;
SIGNAL \Mux49~14_combout\ : std_logic;
SIGNAL \Mux49~15_combout\ : std_logic;
SIGNAL \temp_line~182_combout\ : std_logic;
SIGNAL \Decoder5~3_combout\ : std_logic;
SIGNAL \vram_a_data[4]~38_combout\ : std_logic;
SIGNAL \Selector398~0_combout\ : std_logic;
SIGNAL \temp_line~115_combout\ : std_logic;
SIGNAL \temp_line~116_combout\ : std_logic;
SIGNAL \vram_a_data[2]~41_combout\ : std_logic;
SIGNAL \Selector400~0_combout\ : std_logic;
SIGNAL \temp_line~62_combout\ : std_logic;
SIGNAL \vram_a_data[1]~40_combout\ : std_logic;
SIGNAL \Selector401~0_combout\ : std_logic;
SIGNAL \vram_a_data[0]~42_combout\ : std_logic;
SIGNAL \Mux48~3_combout\ : std_logic;
SIGNAL \Mux48~24_combout\ : std_logic;
SIGNAL \Mux48~22_combout\ : std_logic;
SIGNAL \Mux48~23_combout\ : std_logic;
SIGNAL \Mux48~25_combout\ : std_logic;
SIGNAL \Mux48~0_combout\ : std_logic;
SIGNAL \Mux48~17_combout\ : std_logic;
SIGNAL \Mux48~18_combout\ : std_logic;
SIGNAL \temp_line~44_combout\ : std_logic;
SIGNAL \temp_line~45_combout\ : std_logic;
SIGNAL \temp_line~148_combout\ : std_logic;
SIGNAL \Mux48~19_combout\ : std_logic;
SIGNAL \Mux48~20_combout\ : std_logic;
SIGNAL \Mux48~21_combout\ : std_logic;
SIGNAL \Mux48~14_combout\ : std_logic;
SIGNAL \Mux48~15_combout\ : std_logic;
SIGNAL \Mux48~4_combout\ : std_logic;
SIGNAL \Mux48~5_combout\ : std_logic;
SIGNAL \Mux48~6_combout\ : std_logic;
SIGNAL \Mux48~7_combout\ : std_logic;
SIGNAL \Mux48~8_combout\ : std_logic;
SIGNAL \Mux48~9_combout\ : std_logic;
SIGNAL \Mux48~10_combout\ : std_logic;
SIGNAL \Mux48~11_combout\ : std_logic;
SIGNAL \Mux48~12_combout\ : std_logic;
SIGNAL \Mux48~13_combout\ : std_logic;
SIGNAL \Mux48~16_combout\ : std_logic;
SIGNAL \Mux48~26_combout\ : std_logic;
SIGNAL \temp_line~81_combout\ : std_logic;
SIGNAL \temp_line~82_combout\ : std_logic;
SIGNAL \temp_line~164_combout\ : std_logic;
SIGNAL \temp_line~79_combout\ : std_logic;
SIGNAL \temp_line~80_combout\ : std_logic;
SIGNAL \temp_line~165_combout\ : std_logic;
SIGNAL \Mux48~40_combout\ : std_logic;
SIGNAL \Mux48~41_combout\ : std_logic;
SIGNAL \Mux48~36_combout\ : std_logic;
SIGNAL \Mux48~34_combout\ : std_logic;
SIGNAL \Mux48~35_combout\ : std_logic;
SIGNAL \Mux48~37_combout\ : std_logic;
SIGNAL \Mux48~38_combout\ : std_logic;
SIGNAL \Mux48~29_combout\ : std_logic;
SIGNAL \Mux48~30_combout\ : std_logic;
SIGNAL \Mux48~31_combout\ : std_logic;
SIGNAL \Mux48~32_combout\ : std_logic;
SIGNAL \Mux48~33_combout\ : std_logic;
SIGNAL \Mux48~39_combout\ : std_logic;
SIGNAL \Mux48~27_combout\ : std_logic;
SIGNAL \Mux48~28_combout\ : std_logic;
SIGNAL \Mux48~42_combout\ : std_logic;
SIGNAL \Mux48~43_combout\ : std_logic;
SIGNAL \Mux48~44_combout\ : std_logic;
SIGNAL \Mux48~53_combout\ : std_logic;
SIGNAL \Mux48~54_combout\ : std_logic;
SIGNAL \Mux48~45_combout\ : std_logic;
SIGNAL \Mux48~46_combout\ : std_logic;
SIGNAL \Mux48~47_combout\ : std_logic;
SIGNAL \Mux48~48_combout\ : std_logic;
SIGNAL \Mux48~49_combout\ : std_logic;
SIGNAL \Mux48~50_combout\ : std_logic;
SIGNAL \Mux48~51_combout\ : std_logic;
SIGNAL \Mux48~52_combout\ : std_logic;
SIGNAL \Mux48~55_combout\ : std_logic;
SIGNAL \Mux48~56_combout\ : std_logic;
SIGNAL \temp_line~181_combout\ : std_logic;
SIGNAL \temp_line~260_combout\ : std_logic;
SIGNAL \temp_line~261_combout\ : std_logic;
SIGNAL \temp_line~262_combout\ : std_logic;
SIGNAL \temp_line~402_combout\ : std_logic;
SIGNAL \vram_a_data[51]~62_combout\ : std_logic;
SIGNAL \Selector351~0_combout\ : std_logic;
SIGNAL \temp_line~46_combout\ : std_logic;
SIGNAL \temp_line~47_combout\ : std_logic;
SIGNAL \temp_line~141_combout\ : std_logic;
SIGNAL \temp_line~272_combout\ : std_logic;
SIGNAL \temp_line~273_combout\ : std_logic;
SIGNAL \temp_line~274_combout\ : std_logic;
SIGNAL \temp_line~404_combout\ : std_logic;
SIGNAL \vram_a_data[50]~54_combout\ : std_logic;
SIGNAL \Selector352~0_combout\ : std_logic;
SIGNAL \temp_line~16_combout\ : std_logic;
SIGNAL \temp_line~17_combout\ : std_logic;
SIGNAL \temp_line~133_combout\ : std_logic;
SIGNAL \temp_line~241_combout\ : std_logic;
SIGNAL \temp_line~242_combout\ : std_logic;
SIGNAL \temp_line~243_combout\ : std_logic;
SIGNAL \temp_line~395_combout\ : std_logic;
SIGNAL \vram_a_data[48]~58_combout\ : std_logic;
SIGNAL \Selector354~0_combout\ : std_logic;
SIGNAL \Mux46~76_combout\ : std_logic;
SIGNAL \Mux46~78_combout\ : std_logic;
SIGNAL \Mux46~66_combout\ : std_logic;
SIGNAL \Mux46~68_combout\ : std_logic;
SIGNAL \Mux46~72_combout\ : std_logic;
SIGNAL \Mux46~74_combout\ : std_logic;
SIGNAL \Mux46~69_combout\ : std_logic;
SIGNAL \Mux46~71_combout\ : std_logic;
SIGNAL \Mux46~75_combout\ : std_logic;
SIGNAL \Mux46~79_combout\ : std_logic;
SIGNAL \Mux46~111_combout\ : std_logic;
SIGNAL \Mux46~113_combout\ : std_logic;
SIGNAL \Mux46~114_combout\ : std_logic;
SIGNAL \Mux46~116_combout\ : std_logic;
SIGNAL \Mux46~117_combout\ : std_logic;
SIGNAL \Mux46~119_combout\ : std_logic;
SIGNAL \Mux46~120_combout\ : std_logic;
SIGNAL \Mux46~121_combout\ : std_logic;
SIGNAL \Mux46~122_combout\ : std_logic;
SIGNAL \Mux46~123_combout\ : std_logic;
SIGNAL \Mux46~124_combout\ : std_logic;
SIGNAL \Mux46~80_combout\ : std_logic;
SIGNAL \Mux46~82_combout\ : std_logic;
SIGNAL \Mux46~91_combout\ : std_logic;
SIGNAL \Mux46~93_combout\ : std_logic;
SIGNAL \Mux46~83_combout\ : std_logic;
SIGNAL \Mux46~85_combout\ : std_logic;
SIGNAL \Mux46~87_combout\ : std_logic;
SIGNAL \Mux46~88_combout\ : std_logic;
SIGNAL \Mux46~89_combout\ : std_logic;
SIGNAL \Mux46~90_combout\ : std_logic;
SIGNAL \Mux46~94_combout\ : std_logic;
SIGNAL \Mux46~104_combout\ : std_logic;
SIGNAL \Mux46~98_combout\ : std_logic;
SIGNAL \Mux46~100_combout\ : std_logic;
SIGNAL \Mux46~102_combout\ : std_logic;
SIGNAL \Mux46~103_combout\ : std_logic;
SIGNAL \Mux46~105_combout\ : std_logic;
SIGNAL \Mux46~95_combout\ : std_logic;
SIGNAL \Mux46~97_combout\ : std_logic;
SIGNAL \Mux46~106_combout\ : std_logic;
SIGNAL \Mux46~108_combout\ : std_logic;
SIGNAL \Mux46~109_combout\ : std_logic;
SIGNAL \Mux46~110_combout\ : std_logic;
SIGNAL \Mux46~125_combout\ : std_logic;
SIGNAL \Mux46~52_combout\ : std_logic;
SIGNAL \Mux46~51_combout\ : std_logic;
SIGNAL \Mux46~53_combout\ : std_logic;
SIGNAL \Mux46~55_combout\ : std_logic;
SIGNAL \Mux46~54_combout\ : std_logic;
SIGNAL \Mux46~56_combout\ : std_logic;
SIGNAL \Mux46~58_combout\ : std_logic;
SIGNAL \Mux46~57_combout\ : std_logic;
SIGNAL \Mux46~59_combout\ : std_logic;
SIGNAL \Mux46~60_combout\ : std_logic;
SIGNAL \Mux46~61_combout\ : std_logic;
SIGNAL \Mux46~63_combout\ : std_logic;
SIGNAL \Mux46~64_combout\ : std_logic;
SIGNAL \Mux46~18_combout\ : std_logic;
SIGNAL \Mux46~20_combout\ : std_logic;
SIGNAL \Mux46~8_combout\ : std_logic;
SIGNAL \Mux46~9_combout\ : std_logic;
SIGNAL \Mux46~10_combout\ : std_logic;
SIGNAL \Mux46~15_combout\ : std_logic;
SIGNAL \Mux46~14_combout\ : std_logic;
SIGNAL \Mux46~16_combout\ : std_logic;
SIGNAL \Mux46~11_combout\ : std_logic;
SIGNAL \Mux46~12_combout\ : std_logic;
SIGNAL \Mux46~13_combout\ : std_logic;
SIGNAL \Mux46~17_combout\ : std_logic;
SIGNAL \Mux46~21_combout\ : std_logic;
SIGNAL \Mux46~22_combout\ : std_logic;
SIGNAL \Decoder1~119_combout\ : std_logic;
SIGNAL \Mux46~23_combout\ : std_logic;
SIGNAL \Mux46~24_combout\ : std_logic;
SIGNAL \Mux46~25_combout\ : std_logic;
SIGNAL \Mux46~26_combout\ : std_logic;
SIGNAL \Mux46~27_combout\ : std_logic;
SIGNAL \Mux46~28_combout\ : std_logic;
SIGNAL \Mux46~29_combout\ : std_logic;
SIGNAL \Mux46~30_combout\ : std_logic;
SIGNAL \Mux46~31_combout\ : std_logic;
SIGNAL \Mux46~33_combout\ : std_logic;
SIGNAL \Mux46~32_combout\ : std_logic;
SIGNAL \Mux46~34_combout\ : std_logic;
SIGNAL \Mux46~35_combout\ : std_logic;
SIGNAL \Mux46~47_combout\ : std_logic;
SIGNAL \Mux46~46_combout\ : std_logic;
SIGNAL \Mux46~48_combout\ : std_logic;
SIGNAL \Mux46~37_combout\ : std_logic;
SIGNAL \Mux46~36_combout\ : std_logic;
SIGNAL \Mux46~38_combout\ : std_logic;
SIGNAL \Mux46~42_combout\ : std_logic;
SIGNAL \Mux46~43_combout\ : std_logic;
SIGNAL \Mux46~44_combout\ : std_logic;
SIGNAL \Mux46~40_combout\ : std_logic;
SIGNAL \Mux46~39_combout\ : std_logic;
SIGNAL \Mux46~41_combout\ : std_logic;
SIGNAL \Mux46~45_combout\ : std_logic;
SIGNAL \Mux46~49_combout\ : std_logic;
SIGNAL \Mux46~50_combout\ : std_logic;
SIGNAL \Mux46~65_combout\ : std_logic;
SIGNAL \temp_line~0_combout\ : std_logic;
SIGNAL \Mux46~312_combout\ : std_logic;
SIGNAL \Mux46~313_combout\ : std_logic;
SIGNAL \Mux46~314_combout\ : std_logic;
SIGNAL \Mux46~220_combout\ : std_logic;
SIGNAL \Mux46~218_combout\ : std_logic;
SIGNAL \Mux46~304_combout\ : std_logic;
SIGNAL \Mux46~303_combout\ : std_logic;
SIGNAL \Mux46~305_combout\ : std_logic;
SIGNAL \Mux46~224_combout\ : std_logic;
SIGNAL \Mux46~227_combout\ : std_logic;
SIGNAL \Mux46~307_combout\ : std_logic;
SIGNAL \Mux46~306_combout\ : std_logic;
SIGNAL \Mux46~308_combout\ : std_logic;
SIGNAL \Mux46~234_combout\ : std_logic;
SIGNAL \Mux46~232_combout\ : std_logic;
SIGNAL \Mux46~309_combout\ : std_logic;
SIGNAL \Mux46~310_combout\ : std_logic;
SIGNAL \Mux46~311_combout\ : std_logic;
SIGNAL \Mux50~0_combout\ : std_logic;
SIGNAL \Mux50~1_combout\ : std_logic;
SIGNAL \Mux46~341_combout\ : std_logic;
SIGNAL \Mux46~342_combout\ : std_logic;
SIGNAL \Mux46~343_combout\ : std_logic;
SIGNAL \Mux46~257_combout\ : std_logic;
SIGNAL \Mux46~282_combout\ : std_logic;
SIGNAL \Mux46~332_combout\ : std_logic;
SIGNAL \Mux46~333_combout\ : std_logic;
SIGNAL \Mux46~334_combout\ : std_logic;
SIGNAL \Mux46~251_combout\ : std_logic;
SIGNAL \Mux46~264_combout\ : std_logic;
SIGNAL \Mux46~335_combout\ : std_logic;
SIGNAL \Mux46~336_combout\ : std_logic;
SIGNAL \Mux46~337_combout\ : std_logic;
SIGNAL \Mux46~338_combout\ : std_logic;
SIGNAL \Mux46~245_combout\ : std_logic;
SIGNAL \Mux46~270_combout\ : std_logic;
SIGNAL \Mux46~339_combout\ : std_logic;
SIGNAL \Mux46~340_combout\ : std_logic;
SIGNAL \Mux50~13_combout\ : std_logic;
SIGNAL \Mux50~14_combout\ : std_logic;
SIGNAL \Mux46~324_combout\ : std_logic;
SIGNAL \Mux46~325_combout\ : std_logic;
SIGNAL \Mux46~326_combout\ : std_logic;
SIGNAL \Mux46~330_combout\ : std_logic;
SIGNAL \Mux46~329_combout\ : std_logic;
SIGNAL \Mux46~331_combout\ : std_logic;
SIGNAL \Mux46~328_combout\ : std_logic;
SIGNAL \Mux46~327_combout\ : std_logic;
SIGNAL \Mux50~7_combout\ : std_logic;
SIGNAL \Mux50~8_combout\ : std_logic;
SIGNAL \Mux46~276_combout\ : std_logic;
SIGNAL \Mux50~9_combout\ : std_logic;
SIGNAL \Mux50~10_combout\ : std_logic;
SIGNAL \Mux50~11_combout\ : std_logic;
SIGNAL \Mux50~4_combout\ : std_logic;
SIGNAL \Mux46~318_combout\ : std_logic;
SIGNAL \Mux46~319_combout\ : std_logic;
SIGNAL \Mux50~2_combout\ : std_logic;
SIGNAL \Mux50~3_combout\ : std_logic;
SIGNAL \Mux50~5_combout\ : std_logic;
SIGNAL \Mux46~315_combout\ : std_logic;
SIGNAL \Mux46~316_combout\ : std_logic;
SIGNAL \Mux46~317_combout\ : std_logic;
SIGNAL \Mux46~321_combout\ : std_logic;
SIGNAL \Mux46~322_combout\ : std_logic;
SIGNAL \Mux46~320_combout\ : std_logic;
SIGNAL \Mux46~323_combout\ : std_logic;
SIGNAL \Mux50~6_combout\ : std_logic;
SIGNAL \Mux50~12_combout\ : std_logic;
SIGNAL \Mux50~15_combout\ : std_logic;
SIGNAL \Mux46~350_combout\ : std_logic;
SIGNAL \Mux46~351_combout\ : std_logic;
SIGNAL \Mux46~352_combout\ : std_logic;
SIGNAL \Mux46~348_combout\ : std_logic;
SIGNAL \Mux46~347_combout\ : std_logic;
SIGNAL \Mux46~349_combout\ : std_logic;
SIGNAL \Mux50~16_combout\ : std_logic;
SIGNAL \Mux46~344_combout\ : std_logic;
SIGNAL \Mux46~345_combout\ : std_logic;
SIGNAL \Mux46~346_combout\ : std_logic;
SIGNAL \Mux46~382_combout\ : std_logic;
SIGNAL \Mux50~17_combout\ : std_logic;
SIGNAL \Mux46~370_combout\ : std_logic;
SIGNAL \Mux46~371_combout\ : std_logic;
SIGNAL \Mux46~372_combout\ : std_logic;
SIGNAL \Mux50~22_combout\ : std_logic;
SIGNAL \Mux46~368_combout\ : std_logic;
SIGNAL \Mux46~369_combout\ : std_logic;
SIGNAL \Mux46~366_combout\ : std_logic;
SIGNAL \Mux46~367_combout\ : std_logic;
SIGNAL \Mux50~20_combout\ : std_logic;
SIGNAL \Mux50~21_combout\ : std_logic;
SIGNAL \Mux50~23_combout\ : std_logic;
SIGNAL \Mux46~363_combout\ : std_logic;
SIGNAL \Mux46~364_combout\ : std_logic;
SIGNAL \Mux46~365_combout\ : std_logic;
SIGNAL \Mux50~24_combout\ : std_logic;
SIGNAL \Mux46~353_combout\ : std_logic;
SIGNAL \Mux46~354_combout\ : std_logic;
SIGNAL \Mux46~355_combout\ : std_logic;
SIGNAL \Mux46~356_combout\ : std_logic;
SIGNAL \Mux46~357_combout\ : std_logic;
SIGNAL \Mux46~358_combout\ : std_logic;
SIGNAL \Mux46~360_combout\ : std_logic;
SIGNAL \Mux46~361_combout\ : std_logic;
SIGNAL \Mux46~359_combout\ : std_logic;
SIGNAL \Mux46~362_combout\ : std_logic;
SIGNAL \Mux50~18_combout\ : std_logic;
SIGNAL \Mux50~19_combout\ : std_logic;
SIGNAL \Mux50~25_combout\ : std_logic;
SIGNAL \Mux46~374_combout\ : std_logic;
SIGNAL \Mux46~373_combout\ : std_logic;
SIGNAL \Mux46~375_combout\ : std_logic;
SIGNAL \Mux46~379_combout\ : std_logic;
SIGNAL \Mux46~380_combout\ : std_logic;
SIGNAL \Mux46~381_combout\ : std_logic;
SIGNAL \Mux46~376_combout\ : std_logic;
SIGNAL \Mux46~377_combout\ : std_logic;
SIGNAL \Mux46~378_combout\ : std_logic;
SIGNAL \Mux50~26_combout\ : std_logic;
SIGNAL \Mux50~27_combout\ : std_logic;
SIGNAL \Mux50~28_combout\ : std_logic;
SIGNAL \temp_line~186_combout\ : std_logic;
SIGNAL \temp_line~217_combout\ : std_logic;
SIGNAL \temp_line~218_combout\ : std_logic;
SIGNAL \temp_line~219_combout\ : std_logic;
SIGNAL \temp_line~384_combout\ : std_logic;
SIGNAL \vram_a_data[26]~17_combout\ : std_logic;
SIGNAL \Selector376~0_combout\ : std_logic;
SIGNAL \temp_line~69_combout\ : std_logic;
SIGNAL \temp_line~70_combout\ : std_logic;
SIGNAL \Mux47~20_combout\ : std_logic;
SIGNAL \Mux47~21_combout\ : std_logic;
SIGNAL \Mux47~27_combout\ : std_logic;
SIGNAL \Mux47~28_combout\ : std_logic;
SIGNAL \Mux47~24_combout\ : std_logic;
SIGNAL \Mux47~25_combout\ : std_logic;
SIGNAL \Mux47~22_combout\ : std_logic;
SIGNAL \Mux47~23_combout\ : std_logic;
SIGNAL \Mux47~26_combout\ : std_logic;
SIGNAL \Mux47~29_combout\ : std_logic;
SIGNAL \Mux47~30_combout\ : std_logic;
SIGNAL \Mux47~31_combout\ : std_logic;
SIGNAL \temp_line~107_combout\ : std_logic;
SIGNAL \temp_line~108_combout\ : std_logic;
SIGNAL \Mux47~32_combout\ : std_logic;
SIGNAL \Mux47~33_combout\ : std_logic;
SIGNAL \Mux47~34_combout\ : std_logic;
SIGNAL \Mux47~35_combout\ : std_logic;
SIGNAL \Mux47~36_combout\ : std_logic;
SIGNAL \Mux47~37_combout\ : std_logic;
SIGNAL \Mux47~38_combout\ : std_logic;
SIGNAL \Mux47~39_combout\ : std_logic;
SIGNAL \Mux47~40_combout\ : std_logic;
SIGNAL \Mux47~0_combout\ : std_logic;
SIGNAL \Mux47~1_combout\ : std_logic;
SIGNAL \Mux47~15_combout\ : std_logic;
SIGNAL \Mux47~16_combout\ : std_logic;
SIGNAL \Mux47~17_combout\ : std_logic;
SIGNAL \Mux47~18_combout\ : std_logic;
SIGNAL \Mux47~12_combout\ : std_logic;
SIGNAL \Mux47~13_combout\ : std_logic;
SIGNAL \Mux47~9_combout\ : std_logic;
SIGNAL \Mux47~10_combout\ : std_logic;
SIGNAL \Mux47~2_combout\ : std_logic;
SIGNAL \Mux47~3_combout\ : std_logic;
SIGNAL \Mux47~6_combout\ : std_logic;
SIGNAL \Mux47~7_combout\ : std_logic;
SIGNAL \Mux47~4_combout\ : std_logic;
SIGNAL \Mux47~5_combout\ : std_logic;
SIGNAL \Mux47~8_combout\ : std_logic;
SIGNAL \Mux47~11_combout\ : std_logic;
SIGNAL \Mux47~14_combout\ : std_logic;
SIGNAL \Mux47~19_combout\ : std_logic;
SIGNAL \temp_line~127_combout\ : std_logic;
SIGNAL \temp_line~175_combout\ : std_logic;
SIGNAL \Mux46~296_combout\ : std_logic;
SIGNAL \Mux46~297_combout\ : std_logic;
SIGNAL \Mux46~291_combout\ : std_logic;
SIGNAL \Mux46~292_combout\ : std_logic;
SIGNAL \Mux46~293_combout\ : std_logic;
SIGNAL \Mux46~294_combout\ : std_logic;
SIGNAL \Mux46~295_combout\ : std_logic;
SIGNAL \Mux49~23_combout\ : std_logic;
SIGNAL \Mux46~286_combout\ : std_logic;
SIGNAL \Mux46~287_combout\ : std_logic;
SIGNAL \Mux46~288_combout\ : std_logic;
SIGNAL \Mux46~289_combout\ : std_logic;
SIGNAL \Mux46~290_combout\ : std_logic;
SIGNAL \Mux46~298_combout\ : std_logic;
SIGNAL \Mux46~299_combout\ : std_logic;
SIGNAL \Mux46~300_combout\ : std_logic;
SIGNAL \Mux46~301_combout\ : std_logic;
SIGNAL \Mux46~302_combout\ : std_logic;
SIGNAL \Mux49~24_combout\ : std_logic;
SIGNAL \Mux46~238_combout\ : std_logic;
SIGNAL \Mux46~239_combout\ : std_logic;
SIGNAL \Mux46~241_combout\ : std_logic;
SIGNAL \Mux46~242_combout\ : std_logic;
SIGNAL \Mux46~243_combout\ : std_logic;
SIGNAL \Mux46~217_combout\ : std_logic;
SIGNAL \Mux46~219_combout\ : std_logic;
SIGNAL \Mux46~221_combout\ : std_logic;
SIGNAL \Mux46~222_combout\ : std_logic;
SIGNAL \Mux46~223_combout\ : std_logic;
SIGNAL \Mux46~226_combout\ : std_logic;
SIGNAL \Mux46~228_combout\ : std_logic;
SIGNAL \Mux46~229_combout\ : std_logic;
SIGNAL \Mux46~225_combout\ : std_logic;
SIGNAL \Mux46~230_combout\ : std_logic;
SIGNAL \Mux46~231_combout\ : std_logic;
SIGNAL \Mux46~233_combout\ : std_logic;
SIGNAL \Mux46~235_combout\ : std_logic;
SIGNAL \Mux46~236_combout\ : std_logic;
SIGNAL \Mux46~237_combout\ : std_logic;
SIGNAL \Mux49~16_combout\ : std_logic;
SIGNAL \Mux49~17_combout\ : std_logic;
SIGNAL \Mux46~280_combout\ : std_logic;
SIGNAL \Mux46~281_combout\ : std_logic;
SIGNAL \Mux46~283_combout\ : std_logic;
SIGNAL \Mux46~284_combout\ : std_logic;
SIGNAL \Mux46~285_combout\ : std_logic;
SIGNAL \Mux46~274_combout\ : std_logic;
SIGNAL \Mux46~275_combout\ : std_logic;
SIGNAL \Mux46~277_combout\ : std_logic;
SIGNAL \Mux46~278_combout\ : std_logic;
SIGNAL \Mux46~279_combout\ : std_logic;
SIGNAL \Mux46~268_combout\ : std_logic;
SIGNAL \Mux46~269_combout\ : std_logic;
SIGNAL \Mux46~271_combout\ : std_logic;
SIGNAL \Mux46~272_combout\ : std_logic;
SIGNAL \Mux46~273_combout\ : std_logic;
SIGNAL \Mux49~20_combout\ : std_logic;
SIGNAL \Mux46~262_combout\ : std_logic;
SIGNAL \Mux46~263_combout\ : std_logic;
SIGNAL \Mux46~265_combout\ : std_logic;
SIGNAL \Mux46~266_combout\ : std_logic;
SIGNAL \Mux46~267_combout\ : std_logic;
SIGNAL \Mux49~21_combout\ : std_logic;
SIGNAL \Mux46~256_combout\ : std_logic;
SIGNAL \Mux46~258_combout\ : std_logic;
SIGNAL \Mux46~259_combout\ : std_logic;
SIGNAL \Mux46~260_combout\ : std_logic;
SIGNAL \Mux46~261_combout\ : std_logic;
SIGNAL \Mux46~244_combout\ : std_logic;
SIGNAL \Mux46~246_combout\ : std_logic;
SIGNAL \Mux46~247_combout\ : std_logic;
SIGNAL \Mux46~248_combout\ : std_logic;
SIGNAL \Mux46~249_combout\ : std_logic;
SIGNAL \Mux46~250_combout\ : std_logic;
SIGNAL \Mux46~252_combout\ : std_logic;
SIGNAL \Mux46~253_combout\ : std_logic;
SIGNAL \Mux46~254_combout\ : std_logic;
SIGNAL \Mux46~255_combout\ : std_logic;
SIGNAL \Mux49~18_combout\ : std_logic;
SIGNAL \Mux49~19_combout\ : std_logic;
SIGNAL \Mux49~22_combout\ : std_logic;
SIGNAL \Mux49~25_combout\ : std_logic;
SIGNAL \regs_generic[15][5]~140_combout\ : std_logic;
SIGNAL \regs_generic[15][5]~142_combout\ : std_logic;
SIGNAL \regs_generic[15][5]~149_combout\ : std_logic;
SIGNAL \regs_generic[15][5]~146_combout\ : std_logic;
SIGNAL \regs_generic[15][5]~145_combout\ : std_logic;
SIGNAL \regs_generic[15][5]~144_combout\ : std_logic;
SIGNAL \Selector141~4_combout\ : std_logic;
SIGNAL \regs_generic[15][5]~143_combout\ : std_logic;
SIGNAL \Selector141~5_combout\ : std_logic;
SIGNAL \Selector141~3_combout\ : std_logic;
SIGNAL \Selector141~6_combout\ : std_logic;
SIGNAL \Selector141~7_combout\ : std_logic;
SIGNAL \regs_generic[15][0]~q\ : std_logic;
SIGNAL \regs_generic~272_combout\ : std_logic;
SIGNAL \regs_generic[13][0]~273_combout\ : std_logic;
SIGNAL \regs_generic[13][0]~441_combout\ : std_logic;
SIGNAL \regs_generic[13][0]~277_combout\ : std_logic;
SIGNAL \regs_generic~274_combout\ : std_logic;
SIGNAL \regs_generic[13][0]~275_combout\ : std_logic;
SIGNAL \regs_generic[13][0]~276_combout\ : std_logic;
SIGNAL \regs_generic[13][0]~278_combout\ : std_logic;
SIGNAL \regs_generic[13][0]~q\ : std_logic;
SIGNAL \regs_generic~288_combout\ : std_logic;
SIGNAL \regs_generic[12][0]~289_combout\ : std_logic;
SIGNAL \regs_generic[12][0]~290_combout\ : std_logic;
SIGNAL \regs_generic~286_combout\ : std_logic;
SIGNAL \regs_generic[12][0]~287_combout\ : std_logic;
SIGNAL \regs_generic[12][0]~443_combout\ : std_logic;
SIGNAL \regs_generic[12][0]~291_combout\ : std_logic;
SIGNAL \regs_generic[12][0]~292_combout\ : std_logic;
SIGNAL \regs_generic[12][0]~q\ : std_logic;
SIGNAL \Mux44~7_combout\ : std_logic;
SIGNAL \Mux44~8_combout\ : std_logic;
SIGNAL \regs_generic~195_combout\ : std_logic;
SIGNAL \regs_generic[6][0]~196_combout\ : std_logic;
SIGNAL \regs_generic[6][0]~430_combout\ : std_logic;
SIGNAL \regs_generic~197_combout\ : std_logic;
SIGNAL \regs_generic[6][0]~198_combout\ : std_logic;
SIGNAL \regs_generic[6][0]~199_combout\ : std_logic;
SIGNAL \regs_generic[6][0]~200_combout\ : std_logic;
SIGNAL \regs_generic[6][0]~201_combout\ : std_logic;
SIGNAL \regs_generic[6][0]~q\ : std_logic;
SIGNAL \regs_generic~204_combout\ : std_logic;
SIGNAL \regs_generic[4][0]~205_combout\ : std_logic;
SIGNAL \regs_generic[4][0]~206_combout\ : std_logic;
SIGNAL \regs_generic[4][0]~207_combout\ : std_logic;
SIGNAL \regs_generic~202_combout\ : std_logic;
SIGNAL \regs_generic[4][0]~203_combout\ : std_logic;
SIGNAL \regs_generic[4][0]~431_combout\ : std_logic;
SIGNAL \regs_generic[4][0]~208_combout\ : std_logic;
SIGNAL \regs_generic[4][0]~q\ : std_logic;
SIGNAL \Mux44~0_combout\ : std_logic;
SIGNAL \regs_generic~211_combout\ : std_logic;
SIGNAL \regs_generic[7][0]~212_combout\ : std_logic;
SIGNAL \regs_generic[7][0]~213_combout\ : std_logic;
SIGNAL \regs_generic[7][0]~214_combout\ : std_logic;
SIGNAL \regs_generic~209_combout\ : std_logic;
SIGNAL \regs_generic[7][0]~210_combout\ : std_logic;
SIGNAL \regs_generic[7][0]~432_combout\ : std_logic;
SIGNAL \regs_generic[7][0]~215_combout\ : std_logic;
SIGNAL \regs_generic[7][0]~q\ : std_logic;
SIGNAL \regs_generic~190_combout\ : std_logic;
SIGNAL \regs_generic[5][0]~191_combout\ : std_logic;
SIGNAL \regs_generic[5][0]~192_combout\ : std_logic;
SIGNAL \regs_generic[5][0]~193_combout\ : std_logic;
SIGNAL \regs_generic~181_combout\ : std_logic;
SIGNAL \regs_generic[5][0]~182_combout\ : std_logic;
SIGNAL \regs_generic[5][0]~429_combout\ : std_logic;
SIGNAL \regs_generic[5][0]~194_combout\ : std_logic;
SIGNAL \regs_generic[5][0]~q\ : std_logic;
SIGNAL \Mux44~1_combout\ : std_logic;
SIGNAL \Mux44~9_combout\ : std_logic;
SIGNAL \Add10~1\ : std_logic;
SIGNAL \Add10~2_combout\ : std_logic;
SIGNAL \regs_generic~176_combout\ : std_logic;
SIGNAL \Add9~2_combout\ : std_logic;
SIGNAL \regs_generic~177_combout\ : std_logic;
SIGNAL \regs_generic~178_combout\ : std_logic;
SIGNAL \Add7~2_combout\ : std_logic;
SIGNAL \regs_generic~179_combout\ : std_logic;
SIGNAL \Selector260~2_combout\ : std_logic;
SIGNAL \Selector260~3_combout\ : std_logic;
SIGNAL \Selector260~7_combout\ : std_logic;
SIGNAL \Selector260~4_combout\ : std_logic;
SIGNAL \Selector164~0_combout\ : std_logic;
SIGNAL \Selector172~0_combout\ : std_logic;
SIGNAL \Selector172~1_combout\ : std_logic;
SIGNAL \regs_generic[11][1]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[11][1]~q\ : std_logic;
SIGNAL \Selector156~0_combout\ : std_logic;
SIGNAL \Selector156~1_combout\ : std_logic;
SIGNAL \regs_generic[13][1]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[13][1]~q\ : std_logic;
SIGNAL \Selector188~0_combout\ : std_logic;
SIGNAL \Selector188~1_combout\ : std_logic;
SIGNAL \regs_generic[9][1]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[9][1]~q\ : std_logic;
SIGNAL \Mux43~7_combout\ : std_logic;
SIGNAL \Mux43~8_combout\ : std_logic;
SIGNAL \Selector164~1_combout\ : std_logic;
SIGNAL \Selector164~2_combout\ : std_logic;
SIGNAL \regs_generic[12][1]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[12][1]~q\ : std_logic;
SIGNAL \Selector180~0_combout\ : std_logic;
SIGNAL \Selector180~1_combout\ : std_logic;
SIGNAL \regs_generic[10][1]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[10][1]~q\ : std_logic;
SIGNAL \Selector196~0_combout\ : std_logic;
SIGNAL \Selector196~1_combout\ : std_logic;
SIGNAL \regs_generic[8][1]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[8][1]~q\ : std_logic;
SIGNAL \Mux43~0_combout\ : std_logic;
SIGNAL \Mux43~1_combout\ : std_logic;
SIGNAL \Selector228~0_combout\ : std_logic;
SIGNAL \Selector228~1_combout\ : std_logic;
SIGNAL \regs_generic[4][1]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[4][1]~q\ : std_logic;
SIGNAL \Selector260~5_combout\ : std_logic;
SIGNAL \Selector260~6_combout\ : std_logic;
SIGNAL \regs_generic[0][1]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[0][1]~q\ : std_logic;
SIGNAL \Selector244~0_combout\ : std_logic;
SIGNAL \Selector244~1_combout\ : std_logic;
SIGNAL \regs_generic[2][1]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[2][1]~q\ : std_logic;
SIGNAL \Mux43~4_combout\ : std_logic;
SIGNAL \Selector212~0_combout\ : std_logic;
SIGNAL \Selector212~1_combout\ : std_logic;
SIGNAL \regs_generic[6][1]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[6][1]~q\ : std_logic;
SIGNAL \Mux43~5_combout\ : std_logic;
SIGNAL \Selector236~0_combout\ : std_logic;
SIGNAL \Selector236~1_combout\ : std_logic;
SIGNAL \regs_generic[3][1]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[3][1]~q\ : std_logic;
SIGNAL \Selector252~0_combout\ : std_logic;
SIGNAL \Selector252~1_combout\ : std_logic;
SIGNAL \regs_generic[1][1]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[1][1]~q\ : std_logic;
SIGNAL \Mux43~2_combout\ : std_logic;
SIGNAL \Selector204~0_combout\ : std_logic;
SIGNAL \Selector204~1_combout\ : std_logic;
SIGNAL \regs_generic[7][1]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[7][1]~q\ : std_logic;
SIGNAL \Selector220~0_combout\ : std_logic;
SIGNAL \Selector220~1_combout\ : std_logic;
SIGNAL \regs_generic[5][1]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[5][1]~q\ : std_logic;
SIGNAL \Mux43~3_combout\ : std_logic;
SIGNAL \Mux43~6_combout\ : std_logic;
SIGNAL \Mux43~9_combout\ : std_logic;
SIGNAL \Add10~3\ : std_logic;
SIGNAL \Add10~5\ : std_logic;
SIGNAL \Add10~6_combout\ : std_logic;
SIGNAL \Add9~6_combout\ : std_logic;
SIGNAL \regs_generic~171_combout\ : std_logic;
SIGNAL \RESULT~1_combout\ : std_logic;
SIGNAL \Selector258~3_combout\ : std_logic;
SIGNAL \Add7~6_combout\ : std_logic;
SIGNAL \Selector258~2_combout\ : std_logic;
SIGNAL \Selector258~4_combout\ : std_logic;
SIGNAL \Selector258~5_combout\ : std_logic;
SIGNAL \Selector258~8_combout\ : std_logic;
SIGNAL \Selector258~6_combout\ : std_logic;
SIGNAL \Selector258~7_combout\ : std_logic;
SIGNAL \regs_generic[11][3]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[11][3]~q\ : std_logic;
SIGNAL \Mux33~7_combout\ : std_logic;
SIGNAL \Mux33~8_combout\ : std_logic;
SIGNAL \Mux33~4_combout\ : std_logic;
SIGNAL \Mux33~5_combout\ : std_logic;
SIGNAL \Mux33~2_combout\ : std_logic;
SIGNAL \Mux33~3_combout\ : std_logic;
SIGNAL \Mux33~6_combout\ : std_logic;
SIGNAL \Mux33~0_combout\ : std_logic;
SIGNAL \Mux33~1_combout\ : std_logic;
SIGNAL \Mux33~9_combout\ : std_logic;
SIGNAL \Add6~7\ : std_logic;
SIGNAL \Add6~8_combout\ : std_logic;
SIGNAL \Add9~8_combout\ : std_logic;
SIGNAL \Add10~8_combout\ : std_logic;
SIGNAL \regs_generic~42_combout\ : std_logic;
SIGNAL \regs_generic~43_combout\ : std_logic;
SIGNAL \Add7~8_combout\ : std_logic;
SIGNAL \regs_generic~44_combout\ : std_logic;
SIGNAL \regs_generic~45_combout\ : std_logic;
SIGNAL \Selector257~2_combout\ : std_logic;
SIGNAL \Selector257~3_combout\ : std_logic;
SIGNAL \Selector257~6_combout\ : std_logic;
SIGNAL \Selector257~4_combout\ : std_logic;
SIGNAL \Selector257~5_combout\ : std_logic;
SIGNAL \regs_generic[11][4]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[11][4]~q\ : std_logic;
SIGNAL \regs_generic[9][4]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[9][4]~q\ : std_logic;
SIGNAL \Mux40~7_combout\ : std_logic;
SIGNAL \regs_generic[13][4]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[13][4]~q\ : std_logic;
SIGNAL \Mux40~8_combout\ : std_logic;
SIGNAL \regs_generic[12][4]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[12][4]~q\ : std_logic;
SIGNAL \regs_generic[14][4]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[14][4]~q\ : std_logic;
SIGNAL \regs_generic[8][4]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[8][4]~q\ : std_logic;
SIGNAL \regs_generic[10][4]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[10][4]~q\ : std_logic;
SIGNAL \Mux40~0_combout\ : std_logic;
SIGNAL \Mux40~1_combout\ : std_logic;
SIGNAL \regs_generic[6][4]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[6][4]~q\ : std_logic;
SIGNAL \regs_generic[2][4]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[2][4]~q\ : std_logic;
SIGNAL \regs_generic[0][4]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[0][4]~q\ : std_logic;
SIGNAL \Mux40~4_combout\ : std_logic;
SIGNAL \regs_generic[4][4]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[4][4]~q\ : std_logic;
SIGNAL \Mux40~5_combout\ : std_logic;
SIGNAL \regs_generic[7][4]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[7][4]~q\ : std_logic;
SIGNAL \regs_generic[5][4]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[5][4]~q\ : std_logic;
SIGNAL \regs_generic[3][4]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[3][4]~q\ : std_logic;
SIGNAL \regs_generic[1][4]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[1][4]~q\ : std_logic;
SIGNAL \Mux40~2_combout\ : std_logic;
SIGNAL \Mux40~3_combout\ : std_logic;
SIGNAL \Mux40~6_combout\ : std_logic;
SIGNAL \Mux40~9_combout\ : std_logic;
SIGNAL \Selector137~0_combout\ : std_logic;
SIGNAL \RESULT~0_combout\ : std_logic;
SIGNAL \Selector137~1_combout\ : std_logic;
SIGNAL \Selector137~2_combout\ : std_logic;
SIGNAL \Selector137~3_combout\ : std_logic;
SIGNAL \regs_generic[15][4]~q\ : std_logic;
SIGNAL \Mux32~7_combout\ : std_logic;
SIGNAL \Mux32~8_combout\ : std_logic;
SIGNAL \Mux32~0_combout\ : std_logic;
SIGNAL \Mux32~1_combout\ : std_logic;
SIGNAL \Mux32~2_combout\ : std_logic;
SIGNAL \Mux32~3_combout\ : std_logic;
SIGNAL \Mux32~4_combout\ : std_logic;
SIGNAL \Mux32~5_combout\ : std_logic;
SIGNAL \Mux32~6_combout\ : std_logic;
SIGNAL \Mux32~9_combout\ : std_logic;
SIGNAL \Decoder1~183_combout\ : std_logic;
SIGNAL \temp_line~220_combout\ : std_logic;
SIGNAL \temp_line~221_combout\ : std_logic;
SIGNAL \temp_line~222_combout\ : std_logic;
SIGNAL \temp_line~422_combout\ : std_logic;
SIGNAL \vram_a_data[22]~16_combout\ : std_logic;
SIGNAL \Selector380~0_combout\ : std_logic;
SIGNAL \Mux45~0_combout\ : std_logic;
SIGNAL \Mux45~1_combout\ : std_logic;
SIGNAL \Mux45~7_combout\ : std_logic;
SIGNAL \Mux45~8_combout\ : std_logic;
SIGNAL \Mux45~4_combout\ : std_logic;
SIGNAL \Mux45~5_combout\ : std_logic;
SIGNAL \Mux45~2_combout\ : std_logic;
SIGNAL \Mux45~3_combout\ : std_logic;
SIGNAL \Mux45~6_combout\ : std_logic;
SIGNAL \Mux45~9_combout\ : std_logic;
SIGNAL \Mux45~10_combout\ : std_logic;
SIGNAL \Mux45~11_combout\ : std_logic;
SIGNAL \Mux45~17_combout\ : std_logic;
SIGNAL \Mux45~18_combout\ : std_logic;
SIGNAL \Mux45~14_combout\ : std_logic;
SIGNAL \Mux45~15_combout\ : std_logic;
SIGNAL \Mux45~12_combout\ : std_logic;
SIGNAL \Mux45~13_combout\ : std_logic;
SIGNAL \Mux45~16_combout\ : std_logic;
SIGNAL \Mux45~19_combout\ : std_logic;
SIGNAL \Mux45~20_combout\ : std_logic;
SIGNAL \Mux45~21_combout\ : std_logic;
SIGNAL \Mux45~27_combout\ : std_logic;
SIGNAL \Mux45~28_combout\ : std_logic;
SIGNAL \Mux45~24_combout\ : std_logic;
SIGNAL \Mux45~25_combout\ : std_logic;
SIGNAL \Mux45~22_combout\ : std_logic;
SIGNAL \Mux45~23_combout\ : std_logic;
SIGNAL \Mux45~26_combout\ : std_logic;
SIGNAL \Mux45~29_combout\ : std_logic;
SIGNAL \Mux45~30_combout\ : std_logic;
SIGNAL \Mux45~38_combout\ : std_logic;
SIGNAL \Mux45~39_combout\ : std_logic;
SIGNAL \Mux45~31_combout\ : std_logic;
SIGNAL \Mux45~32_combout\ : std_logic;
SIGNAL \Mux45~33_combout\ : std_logic;
SIGNAL \Mux45~34_combout\ : std_logic;
SIGNAL \Mux45~35_combout\ : std_logic;
SIGNAL \Mux45~36_combout\ : std_logic;
SIGNAL \Mux45~37_combout\ : std_logic;
SIGNAL \Mux45~40_combout\ : std_logic;
SIGNAL \Mux45~41_combout\ : std_logic;
SIGNAL \regs_generic[15][5]~150_combout\ : std_logic;
SIGNAL \regs_generic[15][5]~156_combout\ : std_logic;
SIGNAL \regs_generic[15][5]~164_combout\ : std_logic;
SIGNAL \regs_generic[15][4]~167_combout\ : std_logic;
SIGNAL \regs_generic[15][5]~139_combout\ : std_logic;
SIGNAL \regs_generic[15][5]~141_combout\ : std_logic;
SIGNAL \regs_generic[15][5]~157_combout\ : std_logic;
SIGNAL \regs_generic[15][5]~147_combout\ : std_logic;
SIGNAL \regs_generic[15][5]~148_combout\ : std_logic;
SIGNAL \regs_generic[15][5]~158_combout\ : std_logic;
SIGNAL \regs_generic[15][5]~165_combout\ : std_logic;
SIGNAL \regs_generic[15][5]~428_combout\ : std_logic;
SIGNAL \regs_generic[15][5]~166_combout\ : std_logic;
SIGNAL \regs_generic[15][4]~168_combout\ : std_logic;
SIGNAL \regs_generic[15][4]~169_combout\ : std_logic;
SIGNAL \regs_generic[15][2]~q\ : std_logic;
SIGNAL \Mux42~8_combout\ : std_logic;
SIGNAL \regs_generic[6][2]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[6][2]~q\ : std_logic;
SIGNAL \regs_generic[4][2]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[4][2]~q\ : std_logic;
SIGNAL \regs_generic[5][2]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[5][2]~q\ : std_logic;
SIGNAL \Mux42~2_combout\ : std_logic;
SIGNAL \Mux42~3_combout\ : std_logic;
SIGNAL \regs_generic[0][2]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[0][2]~q\ : std_logic;
SIGNAL \regs_generic[1][2]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[1][2]~q\ : std_logic;
SIGNAL \Mux42~4_combout\ : std_logic;
SIGNAL \regs_generic[3][2]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[3][2]~q\ : std_logic;
SIGNAL \regs_generic[2][2]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[2][2]~q\ : std_logic;
SIGNAL \Mux42~5_combout\ : std_logic;
SIGNAL \Mux42~6_combout\ : std_logic;
SIGNAL \regs_generic[11][2]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[11][2]~q\ : std_logic;
SIGNAL \regs_generic[10][2]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[10][2]~q\ : std_logic;
SIGNAL \regs_generic[8][2]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[8][2]~q\ : std_logic;
SIGNAL \regs_generic[9][2]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[9][2]~q\ : std_logic;
SIGNAL \Mux42~0_combout\ : std_logic;
SIGNAL \Mux42~1_combout\ : std_logic;
SIGNAL \Mux42~9_combout\ : std_logic;
SIGNAL \Add10~4_combout\ : std_logic;
SIGNAL \regs_generic~172_combout\ : std_logic;
SIGNAL \Add9~4_combout\ : std_logic;
SIGNAL \regs_generic~173_combout\ : std_logic;
SIGNAL \Add7~4_combout\ : std_logic;
SIGNAL \regs_generic~174_combout\ : std_logic;
SIGNAL \regs_generic~175_combout\ : std_logic;
SIGNAL \Selector259~2_combout\ : std_logic;
SIGNAL \Selector259~3_combout\ : std_logic;
SIGNAL \Selector259~4_combout\ : std_logic;
SIGNAL \Selector259~5_combout\ : std_logic;
SIGNAL \regs_generic[7][2]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[7][2]~q\ : std_logic;
SIGNAL \Mux34~7_combout\ : std_logic;
SIGNAL \Mux34~8_combout\ : std_logic;
SIGNAL \Mux34~0_combout\ : std_logic;
SIGNAL \Mux34~1_combout\ : std_logic;
SIGNAL \Mux34~4_combout\ : std_logic;
SIGNAL \Mux34~5_combout\ : std_logic;
SIGNAL \Mux34~2_combout\ : std_logic;
SIGNAL \Mux34~3_combout\ : std_logic;
SIGNAL \Mux34~6_combout\ : std_logic;
SIGNAL \Mux34~9_combout\ : std_logic;
SIGNAL \reg_delay[2]~16\ : std_logic;
SIGNAL \reg_delay[3]~17_combout\ : std_logic;
SIGNAL \reg_delay[3]~18\ : std_logic;
SIGNAL \reg_delay[4]~19_combout\ : std_logic;
SIGNAL \reg_delay[1]~22_combout\ : std_logic;
SIGNAL \frame_counter[0]~32_combout\ : std_logic;
SIGNAL \frame_counter[0]~33\ : std_logic;
SIGNAL \frame_counter[1]~34_combout\ : std_logic;
SIGNAL \frame_counter[1]~35\ : std_logic;
SIGNAL \frame_counter[2]~36_combout\ : std_logic;
SIGNAL \frame_counter[2]~37\ : std_logic;
SIGNAL \frame_counter[3]~38_combout\ : std_logic;
SIGNAL \frame_counter[3]~39\ : std_logic;
SIGNAL \frame_counter[4]~40_combout\ : std_logic;
SIGNAL \frame_counter[4]~41\ : std_logic;
SIGNAL \frame_counter[5]~42_combout\ : std_logic;
SIGNAL \frame_counter[5]~43\ : std_logic;
SIGNAL \frame_counter[6]~44_combout\ : std_logic;
SIGNAL \frame_counter[6]~45\ : std_logic;
SIGNAL \frame_counter[7]~46_combout\ : std_logic;
SIGNAL \frame_counter[7]~47\ : std_logic;
SIGNAL \frame_counter[8]~48_combout\ : std_logic;
SIGNAL \frame_counter[8]~49\ : std_logic;
SIGNAL \frame_counter[9]~50_combout\ : std_logic;
SIGNAL \frame_counter[9]~51\ : std_logic;
SIGNAL \frame_counter[10]~52_combout\ : std_logic;
SIGNAL \frame_counter[10]~53\ : std_logic;
SIGNAL \frame_counter[11]~54_combout\ : std_logic;
SIGNAL \frame_counter[11]~55\ : std_logic;
SIGNAL \frame_counter[12]~56_combout\ : std_logic;
SIGNAL \frame_counter[12]~57\ : std_logic;
SIGNAL \frame_counter[13]~58_combout\ : std_logic;
SIGNAL \frame_counter[13]~59\ : std_logic;
SIGNAL \frame_counter[14]~60_combout\ : std_logic;
SIGNAL \frame_counter[14]~61\ : std_logic;
SIGNAL \frame_counter[15]~62_combout\ : std_logic;
SIGNAL \frame_counter[15]~63\ : std_logic;
SIGNAL \frame_counter[16]~64_combout\ : std_logic;
SIGNAL \frame_counter[16]~65\ : std_logic;
SIGNAL \frame_counter[17]~66_combout\ : std_logic;
SIGNAL \frame_counter[17]~67\ : std_logic;
SIGNAL \frame_counter[18]~68_combout\ : std_logic;
SIGNAL \frame_counter[18]~69\ : std_logic;
SIGNAL \frame_counter[19]~70_combout\ : std_logic;
SIGNAL \frame_counter[19]~71\ : std_logic;
SIGNAL \frame_counter[20]~72_combout\ : std_logic;
SIGNAL \frame_counter[20]~73\ : std_logic;
SIGNAL \frame_counter[21]~74_combout\ : std_logic;
SIGNAL \frame_counter[21]~75\ : std_logic;
SIGNAL \frame_counter[22]~76_combout\ : std_logic;
SIGNAL \frame_counter[22]~77\ : std_logic;
SIGNAL \frame_counter[23]~78_combout\ : std_logic;
SIGNAL \frame_counter[23]~79\ : std_logic;
SIGNAL \frame_counter[24]~80_combout\ : std_logic;
SIGNAL \frame_counter[24]~81\ : std_logic;
SIGNAL \frame_counter[25]~82_combout\ : std_logic;
SIGNAL \frame_counter[25]~83\ : std_logic;
SIGNAL \frame_counter[26]~84_combout\ : std_logic;
SIGNAL \frame_counter[26]~85\ : std_logic;
SIGNAL \frame_counter[27]~86_combout\ : std_logic;
SIGNAL \frame_counter[27]~87\ : std_logic;
SIGNAL \frame_counter[28]~88_combout\ : std_logic;
SIGNAL \frame_counter[28]~89\ : std_logic;
SIGNAL \frame_counter[29]~90_combout\ : std_logic;
SIGNAL \frame_counter[29]~91\ : std_logic;
SIGNAL \frame_counter[30]~92_combout\ : std_logic;
SIGNAL \LessThan0~6_combout\ : std_logic;
SIGNAL \LessThan0~7_combout\ : std_logic;
SIGNAL \frame_counter[30]~93\ : std_logic;
SIGNAL \frame_counter[31]~94_combout\ : std_logic;
SIGNAL \LessThan0~5_combout\ : std_logic;
SIGNAL \LessThan0~0_combout\ : std_logic;
SIGNAL \LessThan0~1_combout\ : std_logic;
SIGNAL \LessThan0~2_combout\ : std_logic;
SIGNAL \LessThan0~3_combout\ : std_logic;
SIGNAL \LessThan0~4_combout\ : std_logic;
SIGNAL \LessThan0~9_combout\ : std_logic;
SIGNAL \LessThan0~10_combout\ : std_logic;
SIGNAL \LessThan0~8_combout\ : std_logic;
SIGNAL \reg_delay[1]~21_combout\ : std_logic;
SIGNAL \reg_delay[1]~23_combout\ : std_logic;
SIGNAL \regs_generic[14][0]~280_combout\ : std_logic;
SIGNAL \regs_generic[14][0]~442_combout\ : std_logic;
SIGNAL \regs_generic[14][0]~285_combout\ : std_logic;
SIGNAL \regs_generic[14][0]~q\ : std_logic;
SIGNAL \Mux36~0_combout\ : std_logic;
SIGNAL \Mux36~1_combout\ : std_logic;
SIGNAL \Mux36~7_combout\ : std_logic;
SIGNAL \Mux36~8_combout\ : std_logic;
SIGNAL \Mux36~2_combout\ : std_logic;
SIGNAL \Mux36~3_combout\ : std_logic;
SIGNAL \Mux36~4_combout\ : std_logic;
SIGNAL \Mux36~5_combout\ : std_logic;
SIGNAL \Mux36~6_combout\ : std_logic;
SIGNAL \Mux36~9_combout\ : std_logic;
SIGNAL \Add14~0_combout\ : std_logic;
SIGNAL \Equal36~0_combout\ : std_logic;
SIGNAL \Add13~0_combout\ : std_logic;
SIGNAL \reg_i[0]~0_combout\ : std_logic;
SIGNAL \regLoadSave_counter[31]~32_combout\ : std_logic;
SIGNAL \reg_i~16_combout\ : std_logic;
SIGNAL \reg_i~20_combout\ : std_logic;
SIGNAL \reg_i[10]~15_combout\ : std_logic;
SIGNAL \reg_i[10]~18_combout\ : std_logic;
SIGNAL \reg_i[0]~19_combout\ : std_logic;
SIGNAL \reg_i[0]~21_combout\ : std_logic;
SIGNAL \Add13~1\ : std_logic;
SIGNAL \Add13~3\ : std_logic;
SIGNAL \Add13~4_combout\ : std_logic;
SIGNAL \reg_i[2]~2_combout\ : std_logic;
SIGNAL \Add12~1\ : std_logic;
SIGNAL \Add12~2_combout\ : std_logic;
SIGNAL \ram_addr[5]~1_combout\ : std_logic;
SIGNAL \ram_addr[5]~2_combout\ : std_logic;
SIGNAL \currentState.TState_SaveReg_Store~q\ : std_logic;
SIGNAL \WideOr3~0_combout\ : std_logic;
SIGNAL \currentState.TState_Return~q\ : std_logic;
SIGNAL \currentState.TState_Call~feeder_combout\ : std_logic;
SIGNAL \currentState.TState_Call~q\ : std_logic;
SIGNAL \WideOr3~2_combout\ : std_logic;
SIGNAL \WideOr3~combout\ : std_logic;
SIGNAL \Mux28~0_combout\ : std_logic;
SIGNAL \Mux28~1_combout\ : std_logic;
SIGNAL \reg_pc[4]~11_combout\ : std_logic;
SIGNAL \reg_pc[4]~12_combout\ : std_logic;
SIGNAL \reg_pc[4]~13_combout\ : std_logic;
SIGNAL \reg_pc~5_combout\ : std_logic;
SIGNAL \Equal23~2_combout\ : std_logic;
SIGNAL \RESULT~9_combout\ : std_logic;
SIGNAL \Equal23~0_combout\ : std_logic;
SIGNAL \Equal23~1_combout\ : std_logic;
SIGNAL \Equal23~3_combout\ : std_logic;
SIGNAL \reg_pc~36_combout\ : std_logic;
SIGNAL \reg_pc~8_combout\ : std_logic;
SIGNAL \Equal8~1_combout\ : std_logic;
SIGNAL \Equal8~2_combout\ : std_logic;
SIGNAL \Equal8~3_combout\ : std_logic;
SIGNAL \Equal8~0_combout\ : std_logic;
SIGNAL \Equal8~4_combout\ : std_logic;
SIGNAL \reg_pc~9_combout\ : std_logic;
SIGNAL \reg_pc[4]~14_combout\ : std_logic;
SIGNAL \reg_pc[4]~15_combout\ : std_logic;
SIGNAL \reg_pc[4]~16_combout\ : std_logic;
SIGNAL \Add11~0_combout\ : std_logic;
SIGNAL \Selector43~0_combout\ : std_logic;
SIGNAL \Mux28~2_combout\ : std_logic;
SIGNAL \Equal3~14_combout\ : std_logic;
SIGNAL \reg_pc~6_combout\ : std_logic;
SIGNAL \reg_pc~7_combout\ : std_logic;
SIGNAL \reg_pc~10_combout\ : std_logic;
SIGNAL \Selector44~4_combout\ : std_logic;
SIGNAL \Add5~0_combout\ : std_logic;
SIGNAL \Selector44~2_combout\ : std_logic;
SIGNAL \Selector44~3_combout\ : std_logic;
SIGNAL \Selector44~5_combout\ : std_logic;
SIGNAL \Selector44~0_combout\ : std_logic;
SIGNAL \stack_pointer[0]~4_combout\ : std_logic;
SIGNAL \stack_pointer[0]~10_combout\ : std_logic;
SIGNAL \stack_pointer[0]~5\ : std_logic;
SIGNAL \stack_pointer[1]~6_combout\ : std_logic;
SIGNAL \stack_pointer[1]~7\ : std_logic;
SIGNAL \stack_pointer[2]~8_combout\ : std_logic;
SIGNAL \stack_pointer[2]~9\ : std_logic;
SIGNAL \stack_pointer[3]~11_combout\ : std_logic;
SIGNAL \stack~415_combout\ : std_logic;
SIGNAL \stack~416_combout\ : std_logic;
SIGNAL \stack~86_q\ : std_logic;
SIGNAL \stack~118feeder_combout\ : std_logic;
SIGNAL \stack~407_combout\ : std_logic;
SIGNAL \stack~408_combout\ : std_logic;
SIGNAL \stack~118_q\ : std_logic;
SIGNAL \stack~289_combout\ : std_logic;
SIGNAL \stack~421_combout\ : std_logic;
SIGNAL \stack~422_combout\ : std_logic;
SIGNAL \stack~134_q\ : std_logic;
SIGNAL \stack~102feeder_combout\ : std_logic;
SIGNAL \stack~397_combout\ : std_logic;
SIGNAL \stack~398_combout\ : std_logic;
SIGNAL \stack~102_q\ : std_logic;
SIGNAL \stack~290_combout\ : std_logic;
SIGNAL \stack~409_combout\ : std_logic;
SIGNAL \stack~410_combout\ : std_logic;
SIGNAL \stack~54_q\ : std_logic;
SIGNAL \stack~425_combout\ : std_logic;
SIGNAL \stack~426_combout\ : std_logic;
SIGNAL \stack~70_q\ : std_logic;
SIGNAL \stack~417_combout\ : std_logic;
SIGNAL \stack~418_combout\ : std_logic;
SIGNAL \stack~22_q\ : std_logic;
SIGNAL \stack~401_combout\ : std_logic;
SIGNAL \stack~402_combout\ : std_logic;
SIGNAL \stack~38_q\ : std_logic;
SIGNAL \stack~291_combout\ : std_logic;
SIGNAL \stack~292_combout\ : std_logic;
SIGNAL \stack~293_combout\ : std_logic;
SIGNAL \stack~413_combout\ : std_logic;
SIGNAL \stack~414_combout\ : std_logic;
SIGNAL \stack~150_q\ : std_logic;
SIGNAL \stack~399_combout\ : std_logic;
SIGNAL \stack~400_combout\ : std_logic;
SIGNAL \stack~166_q\ : std_logic;
SIGNAL \stack~287_combout\ : std_logic;
SIGNAL \stack~423_combout\ : std_logic;
SIGNAL \stack~424_combout\ : std_logic;
SIGNAL \stack~198_q\ : std_logic;
SIGNAL \stack~182feeder_combout\ : std_logic;
SIGNAL \stack~405_combout\ : std_logic;
SIGNAL \stack~406_combout\ : std_logic;
SIGNAL \stack~182_q\ : std_logic;
SIGNAL \stack~288_combout\ : std_logic;
SIGNAL \stack~262feeder_combout\ : std_logic;
SIGNAL \stack~427_combout\ : std_logic;
SIGNAL \stack~428_combout\ : std_logic;
SIGNAL \stack~262_q\ : std_logic;
SIGNAL \stack~403_combout\ : std_logic;
SIGNAL \stack~404_combout\ : std_logic;
SIGNAL \stack~230_q\ : std_logic;
SIGNAL \stack~419_combout\ : std_logic;
SIGNAL \stack~420_combout\ : std_logic;
SIGNAL \stack~214_q\ : std_logic;
SIGNAL \stack~246feeder_combout\ : std_logic;
SIGNAL \stack~411_combout\ : std_logic;
SIGNAL \stack~412_combout\ : std_logic;
SIGNAL \stack~246_q\ : std_logic;
SIGNAL \stack~294_combout\ : std_logic;
SIGNAL \stack~295_combout\ : std_logic;
SIGNAL \stack~296_combout\ : std_logic;
SIGNAL \Selector44~1_combout\ : std_logic;
SIGNAL \Selector44~6_combout\ : std_logic;
SIGNAL \Add5~1\ : std_logic;
SIGNAL \Add5~2_combout\ : std_logic;
SIGNAL \stack~263feeder_combout\ : std_logic;
SIGNAL \stack~263_q\ : std_logic;
SIGNAL \stack~199_q\ : std_logic;
SIGNAL \stack~71_q\ : std_logic;
SIGNAL \stack~135_q\ : std_logic;
SIGNAL \stack~304_combout\ : std_logic;
SIGNAL \stack~305_combout\ : std_logic;
SIGNAL \stack~119_q\ : std_logic;
SIGNAL \stack~247_q\ : std_logic;
SIGNAL \stack~55_q\ : std_logic;
SIGNAL \stack~183_q\ : std_logic;
SIGNAL \stack~297_combout\ : std_logic;
SIGNAL \stack~298_combout\ : std_logic;
SIGNAL \stack~87_q\ : std_logic;
SIGNAL \stack~215_q\ : std_logic;
SIGNAL \stack~23_q\ : std_logic;
SIGNAL \stack~151_q\ : std_logic;
SIGNAL \stack~301_combout\ : std_logic;
SIGNAL \stack~302_combout\ : std_logic;
SIGNAL \stack~167feeder_combout\ : std_logic;
SIGNAL \stack~167_q\ : std_logic;
SIGNAL \stack~231_q\ : std_logic;
SIGNAL \stack~103_q\ : std_logic;
SIGNAL \stack~39_q\ : std_logic;
SIGNAL \stack~299_combout\ : std_logic;
SIGNAL \stack~300_combout\ : std_logic;
SIGNAL \stack~303_combout\ : std_logic;
SIGNAL \stack~306_combout\ : std_logic;
SIGNAL \Selector43~1_combout\ : std_logic;
SIGNAL \reg_pc[2]~35_combout\ : std_logic;
SIGNAL \reg_pc[2]~18_combout\ : std_logic;
SIGNAL \nextState~23_combout\ : std_logic;
SIGNAL \reg_pc[2]~17_combout\ : std_logic;
SIGNAL \reg_pc~19_combout\ : std_logic;
SIGNAL \reg_pc[2]~20_combout\ : std_logic;
SIGNAL \reg_pc[2]~21_combout\ : std_logic;
SIGNAL \Add3~18_combout\ : std_logic;
SIGNAL \Add3~19_combout\ : std_logic;
SIGNAL \ram_data[2]~0_combout\ : std_logic;
SIGNAL \nextState_delay[7]~5_combout\ : std_logic;
SIGNAL \Add3~10_combout\ : std_logic;
SIGNAL \Add3~16_combout\ : std_logic;
SIGNAL \Add3~17_combout\ : std_logic;
SIGNAL \Add3~9_combout\ : std_logic;
SIGNAL \Add3~11_combout\ : std_logic;
SIGNAL \Add3~12_combout\ : std_logic;
SIGNAL \Add3~13_combout\ : std_logic;
SIGNAL \Add3~76_combout\ : std_logic;
SIGNAL \Add3~6_combout\ : std_logic;
SIGNAL \Add3~77_combout\ : std_logic;
SIGNAL \stack~133feeder_combout\ : std_logic;
SIGNAL \stack~133_q\ : std_logic;
SIGNAL \stack~197feeder_combout\ : std_logic;
SIGNAL \stack~197_q\ : std_logic;
SIGNAL \stack~69_q\ : std_logic;
SIGNAL \stack~284_combout\ : std_logic;
SIGNAL \stack~261_q\ : std_logic;
SIGNAL \stack~285_combout\ : std_logic;
SIGNAL \stack~149_q\ : std_logic;
SIGNAL \stack~213_q\ : std_logic;
SIGNAL \stack~21_q\ : std_logic;
SIGNAL \stack~85_q\ : std_logic;
SIGNAL \stack~281_combout\ : std_logic;
SIGNAL \stack~282_combout\ : std_logic;
SIGNAL \stack~53_q\ : std_logic;
SIGNAL \stack~117feeder_combout\ : std_logic;
SIGNAL \stack~117_q\ : std_logic;
SIGNAL \stack~279_combout\ : std_logic;
SIGNAL \stack~245_q\ : std_logic;
SIGNAL \stack~181feeder_combout\ : std_logic;
SIGNAL \stack~181_q\ : std_logic;
SIGNAL \stack~280_combout\ : std_logic;
SIGNAL \stack~283_combout\ : std_logic;
SIGNAL \stack~101feeder_combout\ : std_logic;
SIGNAL \stack~101_q\ : std_logic;
SIGNAL \stack~229_q\ : std_logic;
SIGNAL \stack~37_q\ : std_logic;
SIGNAL \stack~165feeder_combout\ : std_logic;
SIGNAL \stack~165_q\ : std_logic;
SIGNAL \stack~277_combout\ : std_logic;
SIGNAL \stack~278_combout\ : std_logic;
SIGNAL \stack~286_combout\ : std_logic;
SIGNAL \WideOr3~1_combout\ : std_logic;
SIGNAL \Selector45~0_combout\ : std_logic;
SIGNAL \Selector45~1_combout\ : std_logic;
SIGNAL \Selector45~2_combout\ : std_logic;
SIGNAL \Add3~4_combout\ : std_logic;
SIGNAL \Add3~5_combout\ : std_logic;
SIGNAL \Add3~8\ : std_logic;
SIGNAL \Add3~15\ : std_logic;
SIGNAL \Add3~20_combout\ : std_logic;
SIGNAL \Selector11~0_combout\ : std_logic;
SIGNAL \Selector11~1_combout\ : std_logic;
SIGNAL \logic~32_combout\ : std_logic;
SIGNAL \logic~33_combout\ : std_logic;
SIGNAL \logic~34_combout\ : std_logic;
SIGNAL \logic~35_combout\ : std_logic;
SIGNAL \logic~36_combout\ : std_logic;
SIGNAL \logic~38_combout\ : std_logic;
SIGNAL \logic~39_combout\ : std_logic;
SIGNAL \logic~37_combout\ : std_logic;
SIGNAL \logic~40_combout\ : std_logic;
SIGNAL \logic~41_combout\ : std_logic;
SIGNAL \ram_addr[1]~0_combout\ : std_logic;
SIGNAL \ram_addr[1]~3_combout\ : std_logic;
SIGNAL \Add14~1\ : std_logic;
SIGNAL \Add14~2_combout\ : std_logic;
SIGNAL \Add13~5\ : std_logic;
SIGNAL \Add13~6_combout\ : std_logic;
SIGNAL \reg_i[3]~3_combout\ : std_logic;
SIGNAL \Add5~3\ : std_logic;
SIGNAL \Add5~4_combout\ : std_logic;
SIGNAL \Add11~1\ : std_logic;
SIGNAL \Add11~2_combout\ : std_logic;
SIGNAL \Selector42~0_combout\ : std_logic;
SIGNAL \stack~216_q\ : std_logic;
SIGNAL \stack~232_q\ : std_logic;
SIGNAL \stack~314_combout\ : std_logic;
SIGNAL \stack~248_q\ : std_logic;
SIGNAL \stack~264_q\ : std_logic;
SIGNAL \stack~315_combout\ : std_logic;
SIGNAL \stack~168_q\ : std_logic;
SIGNAL \stack~184_q\ : std_logic;
SIGNAL \stack~152_q\ : std_logic;
SIGNAL \stack~309_combout\ : std_logic;
SIGNAL \stack~200_q\ : std_logic;
SIGNAL \stack~310_combout\ : std_logic;
SIGNAL \stack~24_q\ : std_logic;
SIGNAL \stack~56feeder_combout\ : std_logic;
SIGNAL \stack~56_q\ : std_logic;
SIGNAL \stack~311_combout\ : std_logic;
SIGNAL \stack~40_q\ : std_logic;
SIGNAL \stack~72_q\ : std_logic;
SIGNAL \stack~312_combout\ : std_logic;
SIGNAL \stack~313_combout\ : std_logic;
SIGNAL \stack~88_q\ : std_logic;
SIGNAL \stack~104feeder_combout\ : std_logic;
SIGNAL \stack~104_q\ : std_logic;
SIGNAL \stack~307_combout\ : std_logic;
SIGNAL \stack~136_q\ : std_logic;
SIGNAL \stack~120_q\ : std_logic;
SIGNAL \stack~308_combout\ : std_logic;
SIGNAL \stack~316_combout\ : std_logic;
SIGNAL \Selector42~1_combout\ : std_logic;
SIGNAL \Add3~24_combout\ : std_logic;
SIGNAL \Add3~25_combout\ : std_logic;
SIGNAL \Add3~22_combout\ : std_logic;
SIGNAL \Add3~23_combout\ : std_logic;
SIGNAL \Add3~21\ : std_logic;
SIGNAL \Add3~26_combout\ : std_logic;
SIGNAL \Selector10~0_combout\ : std_logic;
SIGNAL \Add12~3\ : std_logic;
SIGNAL \Add12~4_combout\ : std_logic;
SIGNAL \Selector10~1_combout\ : std_logic;
SIGNAL \Add5~5\ : std_logic;
SIGNAL \Add5~6_combout\ : std_logic;
SIGNAL \stack~185_q\ : std_logic;
SIGNAL \stack~249_q\ : std_logic;
SIGNAL \stack~57_q\ : std_logic;
SIGNAL \stack~121_q\ : std_logic;
SIGNAL \stack~319_combout\ : std_logic;
SIGNAL \stack~320_combout\ : std_logic;
SIGNAL \stack~89_q\ : std_logic;
SIGNAL \stack~25_q\ : std_logic;
SIGNAL \stack~321_combout\ : std_logic;
SIGNAL \stack~217_q\ : std_logic;
SIGNAL \stack~153feeder_combout\ : std_logic;
SIGNAL \stack~153_q\ : std_logic;
SIGNAL \stack~322_combout\ : std_logic;
SIGNAL \stack~323_combout\ : std_logic;
SIGNAL \stack~265_q\ : std_logic;
SIGNAL \stack~137_q\ : std_logic;
SIGNAL \stack~73_q\ : std_logic;
SIGNAL \stack~201_q\ : std_logic;
SIGNAL \stack~324_combout\ : std_logic;
SIGNAL \stack~325_combout\ : std_logic;
SIGNAL \stack~105_q\ : std_logic;
SIGNAL \stack~233_q\ : std_logic;
SIGNAL \stack~41_q\ : std_logic;
SIGNAL \stack~169_q\ : std_logic;
SIGNAL \stack~317_combout\ : std_logic;
SIGNAL \stack~318_combout\ : std_logic;
SIGNAL \stack~326_combout\ : std_logic;
SIGNAL \Add11~3\ : std_logic;
SIGNAL \Add11~4_combout\ : std_logic;
SIGNAL \Selector41~0_combout\ : std_logic;
SIGNAL \Selector41~1_combout\ : std_logic;
SIGNAL \Add3~28_combout\ : std_logic;
SIGNAL \Add3~29_combout\ : std_logic;
SIGNAL \Add14~3\ : std_logic;
SIGNAL \Add14~4_combout\ : std_logic;
SIGNAL \Add13~7\ : std_logic;
SIGNAL \Add13~8_combout\ : std_logic;
SIGNAL \reg_i[4]~4_combout\ : std_logic;
SIGNAL \current_opcode[4]~_wirecell_combout\ : std_logic;
SIGNAL \Add3~30_combout\ : std_logic;
SIGNAL \Add3~31_combout\ : std_logic;
SIGNAL \Add3~27\ : std_logic;
SIGNAL \Add3~32_combout\ : std_logic;
SIGNAL \Add12~5\ : std_logic;
SIGNAL \Add12~6_combout\ : std_logic;
SIGNAL \Selector9~0_combout\ : std_logic;
SIGNAL \Selector9~1_combout\ : std_logic;
SIGNAL \Add34~9\ : std_logic;
SIGNAL \Add34~10_combout\ : std_logic;
SIGNAL \Selector288~0_combout\ : std_logic;
SIGNAL \Add3~34_combout\ : std_logic;
SIGNAL \Add3~35_combout\ : std_logic;
SIGNAL \Add14~5\ : std_logic;
SIGNAL \Add14~6_combout\ : std_logic;
SIGNAL \Add13~9\ : std_logic;
SIGNAL \Add13~10_combout\ : std_logic;
SIGNAL \reg_i[5]~5_combout\ : std_logic;
SIGNAL \Add5~7\ : std_logic;
SIGNAL \Add5~8_combout\ : std_logic;
SIGNAL \stack~90_q\ : std_logic;
SIGNAL \stack~122feeder_combout\ : std_logic;
SIGNAL \stack~122_q\ : std_logic;
SIGNAL \stack~329_combout\ : std_logic;
SIGNAL \stack~106feeder_combout\ : std_logic;
SIGNAL \stack~106_q\ : std_logic;
SIGNAL \stack~138_q\ : std_logic;
SIGNAL \stack~330_combout\ : std_logic;
SIGNAL \stack~26_q\ : std_logic;
SIGNAL \stack~42_q\ : std_logic;
SIGNAL \stack~331_combout\ : std_logic;
SIGNAL \stack~74_q\ : std_logic;
SIGNAL \stack~58_q\ : std_logic;
SIGNAL \stack~332_combout\ : std_logic;
SIGNAL \stack~333_combout\ : std_logic;
SIGNAL \stack~218_q\ : std_logic;
SIGNAL \stack~250feeder_combout\ : std_logic;
SIGNAL \stack~250_q\ : std_logic;
SIGNAL \stack~334_combout\ : std_logic;
SIGNAL \stack~234_q\ : std_logic;
SIGNAL \stack~266_q\ : std_logic;
SIGNAL \stack~335_combout\ : std_logic;
SIGNAL \stack~186feeder_combout\ : std_logic;
SIGNAL \stack~186_q\ : std_logic;
SIGNAL \stack~202_q\ : std_logic;
SIGNAL \stack~170_q\ : std_logic;
SIGNAL \stack~154_q\ : std_logic;
SIGNAL \stack~327_combout\ : std_logic;
SIGNAL \stack~328_combout\ : std_logic;
SIGNAL \stack~336_combout\ : std_logic;
SIGNAL \Add11~5\ : std_logic;
SIGNAL \Add11~6_combout\ : std_logic;
SIGNAL \Selector40~0_combout\ : std_logic;
SIGNAL \Selector40~1_combout\ : std_logic;
SIGNAL \Add3~36_combout\ : std_logic;
SIGNAL \Add3~37_combout\ : std_logic;
SIGNAL \Add3~33\ : std_logic;
SIGNAL \Add3~38_combout\ : std_logic;
SIGNAL \Selector8~0_combout\ : std_logic;
SIGNAL \Add12~7\ : std_logic;
SIGNAL \Add12~8_combout\ : std_logic;
SIGNAL \Selector8~1_combout\ : std_logic;
SIGNAL \Add13~11\ : std_logic;
SIGNAL \Add13~12_combout\ : std_logic;
SIGNAL \Add14~7\ : std_logic;
SIGNAL \Add14~8_combout\ : std_logic;
SIGNAL \reg_i[6]~6_combout\ : std_logic;
SIGNAL \Add12~9\ : std_logic;
SIGNAL \Add12~10_combout\ : std_logic;
SIGNAL \Add34~11\ : std_logic;
SIGNAL \Add34~12_combout\ : std_logic;
SIGNAL \Selector287~0_combout\ : std_logic;
SIGNAL \Add3~40_combout\ : std_logic;
SIGNAL \Add3~41_combout\ : std_logic;
SIGNAL \Add5~9\ : std_logic;
SIGNAL \Add5~10_combout\ : std_logic;
SIGNAL \stack~123_q\ : std_logic;
SIGNAL \stack~251_q\ : std_logic;
SIGNAL \stack~59_q\ : std_logic;
SIGNAL \stack~187_q\ : std_logic;
SIGNAL \stack~337_combout\ : std_logic;
SIGNAL \stack~338_combout\ : std_logic;
SIGNAL \stack~267_q\ : std_logic;
SIGNAL \stack~139feeder_combout\ : std_logic;
SIGNAL \stack~139_q\ : std_logic;
SIGNAL \stack~75_q\ : std_logic;
SIGNAL \stack~344_combout\ : std_logic;
SIGNAL \stack~203_q\ : std_logic;
SIGNAL \stack~345_combout\ : std_logic;
SIGNAL \stack~27_q\ : std_logic;
SIGNAL \stack~155_q\ : std_logic;
SIGNAL \stack~341_combout\ : std_logic;
SIGNAL \stack~219_q\ : std_logic;
SIGNAL \stack~91_q\ : std_logic;
SIGNAL \stack~342_combout\ : std_logic;
SIGNAL \stack~171_q\ : std_logic;
SIGNAL \stack~235_q\ : std_logic;
SIGNAL \stack~43_q\ : std_logic;
SIGNAL \stack~107_q\ : std_logic;
SIGNAL \stack~339_combout\ : std_logic;
SIGNAL \stack~340_combout\ : std_logic;
SIGNAL \stack~343_combout\ : std_logic;
SIGNAL \stack~346_combout\ : std_logic;
SIGNAL \Add11~7\ : std_logic;
SIGNAL \Add11~8_combout\ : std_logic;
SIGNAL \Selector39~0_combout\ : std_logic;
SIGNAL \Selector39~1_combout\ : std_logic;
SIGNAL \Add3~42_combout\ : std_logic;
SIGNAL \Add3~43_combout\ : std_logic;
SIGNAL \Add3~39\ : std_logic;
SIGNAL \Add3~44_combout\ : std_logic;
SIGNAL \Selector7~0_combout\ : std_logic;
SIGNAL \Selector7~1_combout\ : std_logic;
SIGNAL \Add14~9\ : std_logic;
SIGNAL \Add14~10_combout\ : std_logic;
SIGNAL \Add13~13\ : std_logic;
SIGNAL \Add13~14_combout\ : std_logic;
SIGNAL \reg_i[7]~7_combout\ : std_logic;
SIGNAL \Add12~11\ : std_logic;
SIGNAL \Add12~12_combout\ : std_logic;
SIGNAL \Add34~13\ : std_logic;
SIGNAL \Add34~14_combout\ : std_logic;
SIGNAL \Selector286~0_combout\ : std_logic;
SIGNAL \Add3~46_combout\ : std_logic;
SIGNAL \Add3~47_combout\ : std_logic;
SIGNAL \Add5~11\ : std_logic;
SIGNAL \Add5~12_combout\ : std_logic;
SIGNAL \stack~268_q\ : std_logic;
SIGNAL \stack~252_q\ : std_logic;
SIGNAL \stack~220_q\ : std_logic;
SIGNAL \stack~236_q\ : std_logic;
SIGNAL \stack~354_combout\ : std_logic;
SIGNAL \stack~355_combout\ : std_logic;
SIGNAL \stack~92_q\ : std_logic;
SIGNAL \stack~108feeder_combout\ : std_logic;
SIGNAL \stack~108_q\ : std_logic;
SIGNAL \stack~347_combout\ : std_logic;
SIGNAL \stack~140_q\ : std_logic;
SIGNAL \stack~124feeder_combout\ : std_logic;
SIGNAL \stack~124_q\ : std_logic;
SIGNAL \stack~348_combout\ : std_logic;
SIGNAL \stack~172_q\ : std_logic;
SIGNAL \stack~188_q\ : std_logic;
SIGNAL \stack~156_q\ : std_logic;
SIGNAL \stack~349_combout\ : std_logic;
SIGNAL \stack~204_q\ : std_logic;
SIGNAL \stack~350_combout\ : std_logic;
SIGNAL \stack~28_q\ : std_logic;
SIGNAL \stack~60_q\ : std_logic;
SIGNAL \stack~351_combout\ : std_logic;
SIGNAL \stack~44_q\ : std_logic;
SIGNAL \stack~76_q\ : std_logic;
SIGNAL \stack~352_combout\ : std_logic;
SIGNAL \stack~353_combout\ : std_logic;
SIGNAL \stack~356_combout\ : std_logic;
SIGNAL \Add11~9\ : std_logic;
SIGNAL \Add11~10_combout\ : std_logic;
SIGNAL \Selector38~0_combout\ : std_logic;
SIGNAL \Selector38~1_combout\ : std_logic;
SIGNAL \Add3~48_combout\ : std_logic;
SIGNAL \Add3~49_combout\ : std_logic;
SIGNAL \Add3~45\ : std_logic;
SIGNAL \Add3~50_combout\ : std_logic;
SIGNAL \Selector6~0_combout\ : std_logic;
SIGNAL \Selector6~1_combout\ : std_logic;
SIGNAL \Add13~15\ : std_logic;
SIGNAL \Add13~16_combout\ : std_logic;
SIGNAL \Add14~11\ : std_logic;
SIGNAL \Add14~12_combout\ : std_logic;
SIGNAL \reg_i[8]~8_combout\ : std_logic;
SIGNAL \Add5~13\ : std_logic;
SIGNAL \Add5~14_combout\ : std_logic;
SIGNAL \Add11~11\ : std_logic;
SIGNAL \Add11~12_combout\ : std_logic;
SIGNAL \Selector37~0_combout\ : std_logic;
SIGNAL \stack~109feeder_combout\ : std_logic;
SIGNAL \stack~109_q\ : std_logic;
SIGNAL \stack~237_q\ : std_logic;
SIGNAL \stack~45_q\ : std_logic;
SIGNAL \stack~173_q\ : std_logic;
SIGNAL \stack~357_combout\ : std_logic;
SIGNAL \stack~358_combout\ : std_logic;
SIGNAL \stack~269_q\ : std_logic;
SIGNAL \stack~141_q\ : std_logic;
SIGNAL \stack~205_q\ : std_logic;
SIGNAL \stack~77_q\ : std_logic;
SIGNAL \stack~364_combout\ : std_logic;
SIGNAL \stack~365_combout\ : std_logic;
SIGNAL \stack~157_q\ : std_logic;
SIGNAL \stack~221_q\ : std_logic;
SIGNAL \stack~29_q\ : std_logic;
SIGNAL \stack~93_q\ : std_logic;
SIGNAL \stack~361_combout\ : std_logic;
SIGNAL \stack~362_combout\ : std_logic;
SIGNAL \stack~189_q\ : std_logic;
SIGNAL \stack~253_q\ : std_logic;
SIGNAL \stack~61_q\ : std_logic;
SIGNAL \stack~125_q\ : std_logic;
SIGNAL \stack~359_combout\ : std_logic;
SIGNAL \stack~360_combout\ : std_logic;
SIGNAL \stack~363_combout\ : std_logic;
SIGNAL \stack~366_combout\ : std_logic;
SIGNAL \Selector37~1_combout\ : std_logic;
SIGNAL \Add3~54_combout\ : std_logic;
SIGNAL \Add3~55_combout\ : std_logic;
SIGNAL \Add34~15\ : std_logic;
SIGNAL \Add34~16_combout\ : std_logic;
SIGNAL \Selector285~0_combout\ : std_logic;
SIGNAL \Add3~52_combout\ : std_logic;
SIGNAL \Add3~53_combout\ : std_logic;
SIGNAL \Add3~51\ : std_logic;
SIGNAL \Add3~56_combout\ : std_logic;
SIGNAL \Add12~13\ : std_logic;
SIGNAL \Add12~14_combout\ : std_logic;
SIGNAL \Selector5~0_combout\ : std_logic;
SIGNAL \Selector5~1_combout\ : std_logic;
SIGNAL \Add14~13\ : std_logic;
SIGNAL \Add14~14_combout\ : std_logic;
SIGNAL \Add13~17\ : std_logic;
SIGNAL \Add13~18_combout\ : std_logic;
SIGNAL \reg_i[9]~9_combout\ : std_logic;
SIGNAL \current_opcode[9]~_wirecell_combout\ : std_logic;
SIGNAL \reg_pc~22_combout\ : std_logic;
SIGNAL \reg_pc~23_combout\ : std_logic;
SIGNAL \Add5~15\ : std_logic;
SIGNAL \Add5~16_combout\ : std_logic;
SIGNAL \reg_pc~24_combout\ : std_logic;
SIGNAL \Add11~13\ : std_logic;
SIGNAL \Add11~14_combout\ : std_logic;
SIGNAL \reg_pc~29_combout\ : std_logic;
SIGNAL \reg_pc~30_combout\ : std_logic;
SIGNAL \reg_pc~26_combout\ : std_logic;
SIGNAL \reg_pc~27_combout\ : std_logic;
SIGNAL \reg_pc~28_combout\ : std_logic;
SIGNAL \reg_pc~31_combout\ : std_logic;
SIGNAL \reg_pc~32_combout\ : std_logic;
SIGNAL \reg_pc~33_combout\ : std_logic;
SIGNAL \reg_pc~25_combout\ : std_logic;
SIGNAL \reg_pc~34_combout\ : std_logic;
SIGNAL \stack~270_q\ : std_logic;
SIGNAL \stack~238_q\ : std_logic;
SIGNAL \stack~222_q\ : std_logic;
SIGNAL \stack~254_q\ : std_logic;
SIGNAL \stack~374_combout\ : std_logic;
SIGNAL \stack~375_combout\ : std_logic;
SIGNAL \stack~174_q\ : std_logic;
SIGNAL \stack~158_q\ : std_logic;
SIGNAL \stack~367_combout\ : std_logic;
SIGNAL \stack~206_q\ : std_logic;
SIGNAL \stack~190_q\ : std_logic;
SIGNAL \stack~368_combout\ : std_logic;
SIGNAL \stack~46_q\ : std_logic;
SIGNAL \stack~30_q\ : std_logic;
SIGNAL \stack~371_combout\ : std_logic;
SIGNAL \stack~78_q\ : std_logic;
SIGNAL \stack~62_q\ : std_logic;
SIGNAL \stack~372_combout\ : std_logic;
SIGNAL \stack~94_q\ : std_logic;
SIGNAL \stack~126feeder_combout\ : std_logic;
SIGNAL \stack~126_q\ : std_logic;
SIGNAL \stack~369_combout\ : std_logic;
SIGNAL \stack~142_q\ : std_logic;
SIGNAL \stack~110feeder_combout\ : std_logic;
SIGNAL \stack~110_q\ : std_logic;
SIGNAL \stack~370_combout\ : std_logic;
SIGNAL \stack~373_combout\ : std_logic;
SIGNAL \stack~376_combout\ : std_logic;
SIGNAL \Selector36~1_combout\ : std_logic;
SIGNAL \Selector36~0_combout\ : std_logic;
SIGNAL \Selector36~2_combout\ : std_logic;
SIGNAL \Add3~60_combout\ : std_logic;
SIGNAL \Add3~61_combout\ : std_logic;
SIGNAL \Add34~17\ : std_logic;
SIGNAL \Add34~18_combout\ : std_logic;
SIGNAL \Selector284~0_combout\ : std_logic;
SIGNAL \Add3~58_combout\ : std_logic;
SIGNAL \Add3~59_combout\ : std_logic;
SIGNAL \Add3~57\ : std_logic;
SIGNAL \Add3~62_combout\ : std_logic;
SIGNAL \Selector4~0_combout\ : std_logic;
SIGNAL \Add12~15\ : std_logic;
SIGNAL \Add12~16_combout\ : std_logic;
SIGNAL \Selector4~1_combout\ : std_logic;
SIGNAL \Add13~19\ : std_logic;
SIGNAL \Add13~20_combout\ : std_logic;
SIGNAL \Add14~15\ : std_logic;
SIGNAL \Add14~16_combout\ : std_logic;
SIGNAL \reg_i[10]~10_combout\ : std_logic;
SIGNAL \Add12~17\ : std_logic;
SIGNAL \Add12~18_combout\ : std_logic;
SIGNAL \Add34~19\ : std_logic;
SIGNAL \Add34~20_combout\ : std_logic;
SIGNAL \Selector283~0_combout\ : std_logic;
SIGNAL \Add3~64_combout\ : std_logic;
SIGNAL \Add3~65_combout\ : std_logic;
SIGNAL \Add5~17\ : std_logic;
SIGNAL \Add5~18_combout\ : std_logic;
SIGNAL \stack~175_q\ : std_logic;
SIGNAL \stack~239_q\ : std_logic;
SIGNAL \stack~47_q\ : std_logic;
SIGNAL \stack~111_q\ : std_logic;
SIGNAL \stack~379_combout\ : std_logic;
SIGNAL \stack~380_combout\ : std_logic;
SIGNAL \stack~159_q\ : std_logic;
SIGNAL \stack~31_q\ : std_logic;
SIGNAL \stack~381_combout\ : std_logic;
SIGNAL \stack~223_q\ : std_logic;
SIGNAL \stack~95_q\ : std_logic;
SIGNAL \stack~382_combout\ : std_logic;
SIGNAL \stack~383_combout\ : std_logic;
SIGNAL \stack~63_q\ : std_logic;
SIGNAL \stack~191_q\ : std_logic;
SIGNAL \stack~377_combout\ : std_logic;
SIGNAL \stack~127_q\ : std_logic;
SIGNAL \stack~255_q\ : std_logic;
SIGNAL \stack~378_combout\ : std_logic;
SIGNAL \stack~271_q\ : std_logic;
SIGNAL \stack~79_q\ : std_logic;
SIGNAL \stack~143_q\ : std_logic;
SIGNAL \stack~384_combout\ : std_logic;
SIGNAL \stack~207_q\ : std_logic;
SIGNAL \stack~385_combout\ : std_logic;
SIGNAL \stack~386_combout\ : std_logic;
SIGNAL \Add11~15\ : std_logic;
SIGNAL \Add11~16_combout\ : std_logic;
SIGNAL \Selector35~0_combout\ : std_logic;
SIGNAL \Selector35~1_combout\ : std_logic;
SIGNAL \Add3~66_combout\ : std_logic;
SIGNAL \Add3~67_combout\ : std_logic;
SIGNAL \Add3~63\ : std_logic;
SIGNAL \Add3~68_combout\ : std_logic;
SIGNAL \Selector3~0_combout\ : std_logic;
SIGNAL \Selector3~1_combout\ : std_logic;
SIGNAL \Add34~21\ : std_logic;
SIGNAL \Add34~22_combout\ : std_logic;
SIGNAL \Selector282~0_combout\ : std_logic;
SIGNAL \Add3~70_combout\ : std_logic;
SIGNAL \Add3~71_combout\ : std_logic;
SIGNAL \Add5~19\ : std_logic;
SIGNAL \Add5~20_combout\ : std_logic;
SIGNAL \stack~176_q\ : std_logic;
SIGNAL \stack~192_q\ : std_logic;
SIGNAL \stack~160_q\ : std_logic;
SIGNAL \stack~389_combout\ : std_logic;
SIGNAL \stack~208_q\ : std_logic;
SIGNAL \stack~390_combout\ : std_logic;
SIGNAL \stack~48_q\ : std_logic;
SIGNAL \stack~80_q\ : std_logic;
SIGNAL \stack~32_q\ : std_logic;
SIGNAL \stack~64_q\ : std_logic;
SIGNAL \stack~391_combout\ : std_logic;
SIGNAL \stack~392_combout\ : std_logic;
SIGNAL \stack~393_combout\ : std_logic;
SIGNAL \stack~128feeder_combout\ : std_logic;
SIGNAL \stack~128_q\ : std_logic;
SIGNAL \stack~144_q\ : std_logic;
SIGNAL \stack~96_q\ : std_logic;
SIGNAL \stack~112feeder_combout\ : std_logic;
SIGNAL \stack~112_q\ : std_logic;
SIGNAL \stack~387_combout\ : std_logic;
SIGNAL \stack~388_combout\ : std_logic;
SIGNAL \stack~224_q\ : std_logic;
SIGNAL \stack~240_q\ : std_logic;
SIGNAL \stack~394_combout\ : std_logic;
SIGNAL \stack~256_q\ : std_logic;
SIGNAL \stack~272_q\ : std_logic;
SIGNAL \stack~395_combout\ : std_logic;
SIGNAL \stack~396_combout\ : std_logic;
SIGNAL \Add11~17\ : std_logic;
SIGNAL \Add11~18_combout\ : std_logic;
SIGNAL \Selector34~0_combout\ : std_logic;
SIGNAL \Selector34~1_combout\ : std_logic;
SIGNAL \Add13~21\ : std_logic;
SIGNAL \Add13~22_combout\ : std_logic;
SIGNAL \reg_i[11]~22_combout\ : std_logic;
SIGNAL \reg_i[11]~23_combout\ : std_logic;
SIGNAL \reg_i[11]~24_combout\ : std_logic;
SIGNAL \Add3~72_combout\ : std_logic;
SIGNAL \Add3~73_combout\ : std_logic;
SIGNAL \Add3~69\ : std_logic;
SIGNAL \Add3~74_combout\ : std_logic;
SIGNAL \Selector2~0_combout\ : std_logic;
SIGNAL \Add12~19\ : std_logic;
SIGNAL \Add12~20_combout\ : std_logic;
SIGNAL \Selector2~1_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \Selector332~2_combout\ : std_logic;
SIGNAL \Selector332~3_combout\ : std_logic;
SIGNAL \Selector332~4_combout\ : std_logic;
SIGNAL \Selector332~5_combout\ : std_logic;
SIGNAL \Selector332~6_combout\ : std_logic;
SIGNAL \Selector332~7_combout\ : std_logic;
SIGNAL \Selector332~8_combout\ : std_logic;
SIGNAL \Selector332~0_combout\ : std_logic;
SIGNAL \Selector332~1_combout\ : std_logic;
SIGNAL \Selector332~9_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[54]~41_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[54]~40_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[53]~42_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[53]~43_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[52]~44_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[52]~45_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[51]~46_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[51]~47_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[50]~49_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[50]~48_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[49]~50_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[49]~51_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[61]~65_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[63]~52_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[63]~63_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[62]~53_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[62]~64_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[61]~54_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[16]~62_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[18]~44_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[18]~60_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[17]~61_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[17]~45_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[16]~46_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[60]~66_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[15]~63_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[60]~55_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[15]~47_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[22]~65_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[22]~49_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[21]~50_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[21]~66_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[59]~56_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[59]~67_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[20]~51_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[20]~67_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[23]~48_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[23]~64_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[28]~52_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[28]~68_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[27]~53_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[27]~69_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[26]~70_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[26]~54_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[25]~74_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[58]~58_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[58]~57_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[25]~55_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[48]~78_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[48]~77_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[27]~55_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[26]~56_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[26]~57_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[25]~59_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[25]~58_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[24]~61_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[24]~60_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[45]~93_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[54]~96_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[35]~101_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[44]~94_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[35]~63_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[34]~64_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[34]~102_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[33]~65_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[33]~66_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[32]~67_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[32]~68_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[44]~70_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[43]~95_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[43]~71_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[42]~72_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[42]~103_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[41]~74_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[41]~73_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[40]~75_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[40]~76_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[54]~79_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[53]~97_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[52]~98_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[52]~81_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[51]~82_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[50]~83_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[50]~104_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[49]~85_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[49]~84_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[57]~86_combout\ : std_logic;
SIGNAL \Selector332~10_combout\ : std_logic;
SIGNAL \Selector332~11_combout\ : std_logic;
SIGNAL \ram_data[3]~3_combout\ : std_logic;
SIGNAL \Decoder0~3_combout\ : std_logic;
SIGNAL \Selector148~0_combout\ : std_logic;
SIGNAL \Selector148~1_combout\ : std_logic;
SIGNAL \regs_generic[14][1]~feeder_combout\ : std_logic;
SIGNAL \regs_generic[14][1]~q\ : std_logic;
SIGNAL \Mux35~7_combout\ : std_logic;
SIGNAL \Mux35~8_combout\ : std_logic;
SIGNAL \Mux35~2_combout\ : std_logic;
SIGNAL \Mux35~3_combout\ : std_logic;
SIGNAL \Mux35~4_combout\ : std_logic;
SIGNAL \Mux35~5_combout\ : std_logic;
SIGNAL \Mux35~6_combout\ : std_logic;
SIGNAL \Mux35~0_combout\ : std_logic;
SIGNAL \Mux35~1_combout\ : std_logic;
SIGNAL \Mux35~9_combout\ : std_logic;
SIGNAL \Add13~2_combout\ : std_logic;
SIGNAL \reg_i[1]~1_combout\ : std_logic;
SIGNAL \Add12~0_combout\ : std_logic;
SIGNAL \Add3~14_combout\ : std_logic;
SIGNAL \Selector12~0_combout\ : std_logic;
SIGNAL \Selector12~1_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[61]~90_combout\ : std_logic;
SIGNAL \Selector328~0_combout\ : std_logic;
SIGNAL \Selector328~8_combout\ : std_logic;
SIGNAL \Selector328~9_combout\ : std_logic;
SIGNAL \Selector328~3_combout\ : std_logic;
SIGNAL \Selector328~4_combout\ : std_logic;
SIGNAL \Selector328~5_combout\ : std_logic;
SIGNAL \Selector328~6_combout\ : std_logic;
SIGNAL \Selector328~7_combout\ : std_logic;
SIGNAL \Selector328~1_combout\ : std_logic;
SIGNAL \Selector328~2_combout\ : std_logic;
SIGNAL \Selector328~10_combout\ : std_logic;
SIGNAL \Selector328~11_combout\ : std_logic;
SIGNAL \current_opcode[12]~5_combout\ : std_logic;
SIGNAL \Equal3~0_combout\ : std_logic;
SIGNAL \ram_data[2]~2_combout\ : std_logic;
SIGNAL \Selector1~0_combout\ : std_logic;
SIGNAL \Add3~7_combout\ : std_logic;
SIGNAL \Selector13~0_combout\ : std_logic;
SIGNAL \Selector13~1_combout\ : std_logic;
SIGNAL \Selector13~2_combout\ : std_logic;
SIGNAL \Selector13~3_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[59]~88_combout\ : std_logic;
SIGNAL \Selector330~0_combout\ : std_logic;
SIGNAL \Selector330~8_combout\ : std_logic;
SIGNAL \Selector330~9_combout\ : std_logic;
SIGNAL \Selector330~1_combout\ : std_logic;
SIGNAL \Selector330~2_combout\ : std_logic;
SIGNAL \Selector330~5_combout\ : std_logic;
SIGNAL \Selector330~6_combout\ : std_logic;
SIGNAL \Selector330~3_combout\ : std_logic;
SIGNAL \Selector330~4_combout\ : std_logic;
SIGNAL \Selector330~7_combout\ : std_logic;
SIGNAL \Selector330~10_combout\ : std_logic;
SIGNAL \Selector330~11_combout\ : std_logic;
SIGNAL \Mux30~2_combout\ : std_logic;
SIGNAL \Mux30~3_combout\ : std_logic;
SIGNAL \Mux30~4_combout\ : std_logic;
SIGNAL \Mux30~5_combout\ : std_logic;
SIGNAL \Mux30~6_combout\ : std_logic;
SIGNAL \Mux30~7_combout\ : std_logic;
SIGNAL \Mux30~8_combout\ : std_logic;
SIGNAL \Mux30~0_combout\ : std_logic;
SIGNAL \Mux30~1_combout\ : std_logic;
SIGNAL \Mux30~9_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[27]~54_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[36]~62_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[51]~99_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[60]~89_combout\ : std_logic;
SIGNAL \Selector329~0_combout\ : std_logic;
SIGNAL \Selector329~3_combout\ : std_logic;
SIGNAL \Selector329~4_combout\ : std_logic;
SIGNAL \Selector329~5_combout\ : std_logic;
SIGNAL \Selector329~6_combout\ : std_logic;
SIGNAL \Selector329~7_combout\ : std_logic;
SIGNAL \Selector329~8_combout\ : std_logic;
SIGNAL \Selector329~9_combout\ : std_logic;
SIGNAL \Selector329~1_combout\ : std_logic;
SIGNAL \Selector329~2_combout\ : std_logic;
SIGNAL \Selector329~10_combout\ : std_logic;
SIGNAL \Selector329~11_combout\ : std_logic;
SIGNAL \current_opcode[13]~6_combout\ : std_logic;
SIGNAL \nextState~25_combout\ : std_logic;
SIGNAL \nextState~26_combout\ : std_logic;
SIGNAL \nextState~24_combout\ : std_logic;
SIGNAL \nextState~34_combout\ : std_logic;
SIGNAL \nextState~22_combout\ : std_logic;
SIGNAL \Selector14~1_combout\ : std_logic;
SIGNAL \Selector14~2_combout\ : std_logic;
SIGNAL \Selector14~3_combout\ : std_logic;
SIGNAL \Selector14~4_combout\ : std_logic;
SIGNAL \nextState.TState_Fetch_Begin~q\ : std_logic;
SIGNAL \currentState.TState_Fetch_Begin~q\ : std_logic;
SIGNAL \Selector15~0_combout\ : std_logic;
SIGNAL \nextState.TState_Fetch_StoreFirstByte~q\ : std_logic;
SIGNAL \current_opcode[15]~0_combout\ : std_logic;
SIGNAL \Mux29~0_combout\ : std_logic;
SIGNAL \Mux29~1_combout\ : std_logic;
SIGNAL \Mux29~7_combout\ : std_logic;
SIGNAL \Mux29~8_combout\ : std_logic;
SIGNAL \Mux29~4_combout\ : std_logic;
SIGNAL \Mux29~5_combout\ : std_logic;
SIGNAL \Mux29~2_combout\ : std_logic;
SIGNAL \Mux29~3_combout\ : std_logic;
SIGNAL \Mux29~6_combout\ : std_logic;
SIGNAL \Mux29~9_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[36]~100_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[45]~69_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[53]~80_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[62]~91_combout\ : std_logic;
SIGNAL \Selector327~0_combout\ : std_logic;
SIGNAL \Selector327~8_combout\ : std_logic;
SIGNAL \Selector327~9_combout\ : std_logic;
SIGNAL \Selector327~1_combout\ : std_logic;
SIGNAL \Selector327~2_combout\ : std_logic;
SIGNAL \Selector327~5_combout\ : std_logic;
SIGNAL \Selector327~6_combout\ : std_logic;
SIGNAL \Selector327~3_combout\ : std_logic;
SIGNAL \Selector327~4_combout\ : std_logic;
SIGNAL \Selector327~7_combout\ : std_logic;
SIGNAL \Selector327~10_combout\ : std_logic;
SIGNAL \Selector327~11_combout\ : std_logic;
SIGNAL \Selector326~8_combout\ : std_logic;
SIGNAL \Selector326~9_combout\ : std_logic;
SIGNAL \Selector326~1_combout\ : std_logic;
SIGNAL \Selector326~2_combout\ : std_logic;
SIGNAL \Selector326~5_combout\ : std_logic;
SIGNAL \Selector326~6_combout\ : std_logic;
SIGNAL \Selector326~3_combout\ : std_logic;
SIGNAL \Selector326~4_combout\ : std_logic;
SIGNAL \Selector326~7_combout\ : std_logic;
SIGNAL \Selector326~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[63]~92_combout\ : std_logic;
SIGNAL \Selector326~0_combout\ : std_logic;
SIGNAL \Selector326~11_combout\ : std_logic;
SIGNAL \Equal3~1_combout\ : std_logic;
SIGNAL \draw_counter[31]~0_combout\ : std_logic;
SIGNAL \Add34~23\ : std_logic;
SIGNAL \Add34~24_combout\ : std_logic;
SIGNAL \Selector281~0_combout\ : std_logic;
SIGNAL \Add34~25\ : std_logic;
SIGNAL \Add34~26_combout\ : std_logic;
SIGNAL \Selector280~0_combout\ : std_logic;
SIGNAL \Add34~27\ : std_logic;
SIGNAL \Add34~28_combout\ : std_logic;
SIGNAL \Selector279~0_combout\ : std_logic;
SIGNAL \Add34~29\ : std_logic;
SIGNAL \Add34~30_combout\ : std_logic;
SIGNAL \Selector278~0_combout\ : std_logic;
SIGNAL \Add34~31\ : std_logic;
SIGNAL \Add34~32_combout\ : std_logic;
SIGNAL \Selector277~0_combout\ : std_logic;
SIGNAL \Add34~33\ : std_logic;
SIGNAL \Add34~34_combout\ : std_logic;
SIGNAL \Selector276~0_combout\ : std_logic;
SIGNAL \Add34~35\ : std_logic;
SIGNAL \Add34~36_combout\ : std_logic;
SIGNAL \Selector275~0_combout\ : std_logic;
SIGNAL \Add34~37\ : std_logic;
SIGNAL \Add34~38_combout\ : std_logic;
SIGNAL \Selector274~0_combout\ : std_logic;
SIGNAL \Add34~39\ : std_logic;
SIGNAL \Add34~40_combout\ : std_logic;
SIGNAL \Selector273~0_combout\ : std_logic;
SIGNAL \Add34~41\ : std_logic;
SIGNAL \Add34~42_combout\ : std_logic;
SIGNAL \Selector272~0_combout\ : std_logic;
SIGNAL \Add34~43\ : std_logic;
SIGNAL \Add34~44_combout\ : std_logic;
SIGNAL \Selector271~0_combout\ : std_logic;
SIGNAL \Add34~45\ : std_logic;
SIGNAL \Add34~46_combout\ : std_logic;
SIGNAL \Selector270~0_combout\ : std_logic;
SIGNAL \Add34~47\ : std_logic;
SIGNAL \Add34~48_combout\ : std_logic;
SIGNAL \Selector269~0_combout\ : std_logic;
SIGNAL \Add34~49\ : std_logic;
SIGNAL \Add34~50_combout\ : std_logic;
SIGNAL \Selector268~0_combout\ : std_logic;
SIGNAL \Add34~51\ : std_logic;
SIGNAL \Add34~52_combout\ : std_logic;
SIGNAL \Selector266~0_combout\ : std_logic;
SIGNAL \Add34~53\ : std_logic;
SIGNAL \Add34~54_combout\ : std_logic;
SIGNAL \LessThan13~6_combout\ : std_logic;
SIGNAL \LessThan13~5_combout\ : std_logic;
SIGNAL \Selector264~0_combout\ : std_logic;
SIGNAL \Add34~55\ : std_logic;
SIGNAL \Add34~56_combout\ : std_logic;
SIGNAL \Selector265~0_combout\ : std_logic;
SIGNAL \Add34~57\ : std_logic;
SIGNAL \Add34~58_combout\ : std_logic;
SIGNAL \Selector263~0_combout\ : std_logic;
SIGNAL \Add34~59\ : std_logic;
SIGNAL \Add34~60_combout\ : std_logic;
SIGNAL \LessThan13~7_combout\ : std_logic;
SIGNAL \Selector262~0_combout\ : std_logic;
SIGNAL \Add34~61\ : std_logic;
SIGNAL \Add34~62_combout\ : std_logic;
SIGNAL \LessThan13~8_combout\ : std_logic;
SIGNAL \LessThan13~9_combout\ : std_logic;
SIGNAL \LessThan13~10_combout\ : std_logic;
SIGNAL \LessThan13~1_combout\ : std_logic;
SIGNAL \LessThan13~2_combout\ : std_logic;
SIGNAL \LessThan13~3_combout\ : std_logic;
SIGNAL \LessThan13~0_combout\ : std_logic;
SIGNAL \LessThan13~4_combout\ : std_logic;
SIGNAL \LessThan13~11_combout\ : std_logic;
SIGNAL \Add32~1_cout\ : std_logic;
SIGNAL \Add32~3_cout\ : std_logic;
SIGNAL \Add32~5_cout\ : std_logic;
SIGNAL \Add32~7_cout\ : std_logic;
SIGNAL \Add32~9_cout\ : std_logic;
SIGNAL \Add32~11\ : std_logic;
SIGNAL \Add32~13\ : std_logic;
SIGNAL \Add32~14_combout\ : std_logic;
SIGNAL \Add32~12_combout\ : std_logic;
SIGNAL \Add32~10_combout\ : std_logic;
SIGNAL \Add32~15\ : std_logic;
SIGNAL \Add32~16_combout\ : std_logic;
SIGNAL \logic~44_combout\ : std_logic;
SIGNAL \Add32~17\ : std_logic;
SIGNAL \Add32~19\ : std_logic;
SIGNAL \Add32~21\ : std_logic;
SIGNAL \Add32~23\ : std_logic;
SIGNAL \Add32~25\ : std_logic;
SIGNAL \Add32~27\ : std_logic;
SIGNAL \Add32~28_combout\ : std_logic;
SIGNAL \Add32~29\ : std_logic;
SIGNAL \Add32~31\ : std_logic;
SIGNAL \Add32~32_combout\ : std_logic;
SIGNAL \Add32~30_combout\ : std_logic;
SIGNAL \Add32~26_combout\ : std_logic;
SIGNAL \logic~46_combout\ : std_logic;
SIGNAL \Add32~33\ : std_logic;
SIGNAL \Add32~35\ : std_logic;
SIGNAL \Add32~36_combout\ : std_logic;
SIGNAL \Add32~37\ : std_logic;
SIGNAL \Add32~39\ : std_logic;
SIGNAL \Add32~40_combout\ : std_logic;
SIGNAL \Add32~34_combout\ : std_logic;
SIGNAL \Add32~38_combout\ : std_logic;
SIGNAL \logic~47_combout\ : std_logic;
SIGNAL \Add32~24_combout\ : std_logic;
SIGNAL \Add32~18_combout\ : std_logic;
SIGNAL \Add32~22_combout\ : std_logic;
SIGNAL \Add32~20_combout\ : std_logic;
SIGNAL \logic~45_combout\ : std_logic;
SIGNAL \logic~48_combout\ : std_logic;
SIGNAL \Add32~41\ : std_logic;
SIGNAL \Add32~43\ : std_logic;
SIGNAL \Add32~45\ : std_logic;
SIGNAL \Add32~47\ : std_logic;
SIGNAL \Add32~49\ : std_logic;
SIGNAL \Add32~51\ : std_logic;
SIGNAL \Add32~53\ : std_logic;
SIGNAL \Add32~55\ : std_logic;
SIGNAL \Add32~57\ : std_logic;
SIGNAL \Add32~59\ : std_logic;
SIGNAL \Add32~61\ : std_logic;
SIGNAL \Add32~62_combout\ : std_logic;
SIGNAL \Add32~60_combout\ : std_logic;
SIGNAL \Add32~50_combout\ : std_logic;
SIGNAL \Add32~52_combout\ : std_logic;
SIGNAL \Add32~56_combout\ : std_logic;
SIGNAL \Add32~54_combout\ : std_logic;
SIGNAL \logic~50_combout\ : std_logic;
SIGNAL \Add32~58_combout\ : std_logic;
SIGNAL \Add32~48_combout\ : std_logic;
SIGNAL \Add32~46_combout\ : std_logic;
SIGNAL \Add32~42_combout\ : std_logic;
SIGNAL \Add32~44_combout\ : std_logic;
SIGNAL \logic~49_combout\ : std_logic;
SIGNAL \logic~51_combout\ : std_logic;
SIGNAL \logic~52_combout\ : std_logic;
SIGNAL \Selector19~2_combout\ : std_logic;
SIGNAL \Selector19~0_combout\ : std_logic;
SIGNAL \Selector19~1_combout\ : std_logic;
SIGNAL \Selector19~3_combout\ : std_logic;
SIGNAL \nextState.TState_Draw_ReadLine~q\ : std_logic;
SIGNAL \currentState.TState_Draw_ReadLine~q\ : std_logic;
SIGNAL \nextState_delay[7]~6_combout\ : std_logic;
SIGNAL \nextState_delay[7]~39_combout\ : std_logic;
SIGNAL \Add39~0_combout\ : std_logic;
SIGNAL \nextState_delay[0]~37_combout\ : std_logic;
SIGNAL \Add39~1\ : std_logic;
SIGNAL \Add39~2_combout\ : std_logic;
SIGNAL \nextState_delay[1]~7_combout\ : std_logic;
SIGNAL \Add39~3\ : std_logic;
SIGNAL \Add39~4_combout\ : std_logic;
SIGNAL \nextState_delay[2]~8_combout\ : std_logic;
SIGNAL \Add39~5\ : std_logic;
SIGNAL \Add39~6_combout\ : std_logic;
SIGNAL \nextState_delay[3]~9_combout\ : std_logic;
SIGNAL \Add39~7\ : std_logic;
SIGNAL \Add39~8_combout\ : std_logic;
SIGNAL \nextState_delay[4]~10_combout\ : std_logic;
SIGNAL \Add39~9\ : std_logic;
SIGNAL \Add39~10_combout\ : std_logic;
SIGNAL \nextState_delay[5]~11_combout\ : std_logic;
SIGNAL \Add39~11\ : std_logic;
SIGNAL \Add39~12_combout\ : std_logic;
SIGNAL \nextState_delay[6]~12_combout\ : std_logic;
SIGNAL \Add39~13\ : std_logic;
SIGNAL \Add39~14_combout\ : std_logic;
SIGNAL \nextState_delay[7]~13_combout\ : std_logic;
SIGNAL \Add39~15\ : std_logic;
SIGNAL \Add39~16_combout\ : std_logic;
SIGNAL \nextState_delay[8]~14_combout\ : std_logic;
SIGNAL \Add39~17\ : std_logic;
SIGNAL \Add39~18_combout\ : std_logic;
SIGNAL \nextState_delay[9]~15_combout\ : std_logic;
SIGNAL \Add39~19\ : std_logic;
SIGNAL \Add39~20_combout\ : std_logic;
SIGNAL \nextState_delay[10]~16_combout\ : std_logic;
SIGNAL \Add39~21\ : std_logic;
SIGNAL \Add39~22_combout\ : std_logic;
SIGNAL \nextState_delay[11]~17_combout\ : std_logic;
SIGNAL \Add39~23\ : std_logic;
SIGNAL \Add39~24_combout\ : std_logic;
SIGNAL \nextState_delay[12]~18_combout\ : std_logic;
SIGNAL \Add39~25\ : std_logic;
SIGNAL \Add39~26_combout\ : std_logic;
SIGNAL \nextState_delay[13]~19_combout\ : std_logic;
SIGNAL \Add39~27\ : std_logic;
SIGNAL \Add39~28_combout\ : std_logic;
SIGNAL \nextState_delay[14]~20_combout\ : std_logic;
SIGNAL \Add39~29\ : std_logic;
SIGNAL \Add39~30_combout\ : std_logic;
SIGNAL \nextState_delay[15]~21_combout\ : std_logic;
SIGNAL \Add39~31\ : std_logic;
SIGNAL \Add39~32_combout\ : std_logic;
SIGNAL \nextState_delay[16]~22_combout\ : std_logic;
SIGNAL \Add39~33\ : std_logic;
SIGNAL \Add39~34_combout\ : std_logic;
SIGNAL \nextState_delay[17]~23_combout\ : std_logic;
SIGNAL \Add39~35\ : std_logic;
SIGNAL \Add39~36_combout\ : std_logic;
SIGNAL \nextState_delay[18]~24_combout\ : std_logic;
SIGNAL \Add39~37\ : std_logic;
SIGNAL \Add39~38_combout\ : std_logic;
SIGNAL \nextState_delay[19]~25_combout\ : std_logic;
SIGNAL \Add39~39\ : std_logic;
SIGNAL \Add39~40_combout\ : std_logic;
SIGNAL \nextState_delay[20]~26_combout\ : std_logic;
SIGNAL \Equal0~5_combout\ : std_logic;
SIGNAL \Add39~41\ : std_logic;
SIGNAL \Add39~42_combout\ : std_logic;
SIGNAL \nextState_delay[21]~27_combout\ : std_logic;
SIGNAL \Add39~43\ : std_logic;
SIGNAL \Add39~44_combout\ : std_logic;
SIGNAL \nextState_delay[22]~28_combout\ : std_logic;
SIGNAL \Add39~45\ : std_logic;
SIGNAL \Add39~46_combout\ : std_logic;
SIGNAL \nextState_delay[23]~29_combout\ : std_logic;
SIGNAL \Add39~47\ : std_logic;
SIGNAL \Add39~48_combout\ : std_logic;
SIGNAL \nextState_delay[24]~30_combout\ : std_logic;
SIGNAL \Add39~49\ : std_logic;
SIGNAL \Add39~50_combout\ : std_logic;
SIGNAL \nextState_delay[25]~31_combout\ : std_logic;
SIGNAL \Add39~51\ : std_logic;
SIGNAL \Add39~52_combout\ : std_logic;
SIGNAL \nextState_delay[26]~32_combout\ : std_logic;
SIGNAL \Add39~53\ : std_logic;
SIGNAL \Add39~54_combout\ : std_logic;
SIGNAL \nextState_delay[27]~33_combout\ : std_logic;
SIGNAL \Add39~55\ : std_logic;
SIGNAL \Add39~56_combout\ : std_logic;
SIGNAL \nextState_delay[28]~34_combout\ : std_logic;
SIGNAL \Equal0~7_combout\ : std_logic;
SIGNAL \Add39~57\ : std_logic;
SIGNAL \Add39~58_combout\ : std_logic;
SIGNAL \nextState_delay[29]~35_combout\ : std_logic;
SIGNAL \Equal0~8_combout\ : std_logic;
SIGNAL \Equal0~1_combout\ : std_logic;
SIGNAL \Equal0~3_combout\ : std_logic;
SIGNAL \Equal0~2_combout\ : std_logic;
SIGNAL \Equal0~0_combout\ : std_logic;
SIGNAL \Equal0~4_combout\ : std_logic;
SIGNAL \Equal0~6_combout\ : std_logic;
SIGNAL \Equal0~9_combout\ : std_logic;
SIGNAL \Add39~59\ : std_logic;
SIGNAL \Add39~60_combout\ : std_logic;
SIGNAL \nextState_delay[30]~36_combout\ : std_logic;
SIGNAL \Add39~61\ : std_logic;
SIGNAL \Add39~62_combout\ : std_logic;
SIGNAL \nextState_delay[31]~38_combout\ : std_logic;
SIGNAL \Equal0~10_combout\ : std_logic;
SIGNAL \logic~42_combout\ : std_logic;
SIGNAL \reg_delay~10_combout\ : std_logic;
SIGNAL \regLoadSave_counter[31]~97_combout\ : std_logic;
SIGNAL \regLoadSave_counter[31]~98_combout\ : std_logic;
SIGNAL \regLoadSave_counter[0]~34\ : std_logic;
SIGNAL \regLoadSave_counter[1]~35_combout\ : std_logic;
SIGNAL \Selector333~4_combout\ : std_logic;
SIGNAL \Selector333~5_combout\ : std_logic;
SIGNAL \Selector333~2_combout\ : std_logic;
SIGNAL \Selector333~3_combout\ : std_logic;
SIGNAL \Selector333~6_combout\ : std_logic;
SIGNAL \Selector333~0_combout\ : std_logic;
SIGNAL \Selector333~1_combout\ : std_logic;
SIGNAL \Selector333~7_combout\ : std_logic;
SIGNAL \Selector333~8_combout\ : std_logic;
SIGNAL \Selector333~9_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[54]~1_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[54]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[53]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[53]~3_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[52]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[52]~5_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[51]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[51]~7_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[50]~9_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[50]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[49]~11_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[49]~10_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[33]~56_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[33]~71_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[32]~72_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[32]~57_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[31]~73_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[31]~58_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[48]~61_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[48]~60_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[30]~75_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[57]~62_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[57]~59_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[30]~59_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \Selector333~10_combout\ : std_logic;
SIGNAL \Selector333~11_combout\ : std_logic;
SIGNAL \Equal35~0_combout\ : std_logic;
SIGNAL \Equal35~1_combout\ : std_logic;
SIGNAL \nextState~33_combout\ : std_logic;
SIGNAL \Selector28~2_combout\ : std_logic;
SIGNAL \nextState.TState_BCD1~q\ : std_logic;
SIGNAL \currentState.TState_BCD1~feeder_combout\ : std_logic;
SIGNAL \currentState.TState_BCD1~q\ : std_logic;
SIGNAL \Selector29~0_combout\ : std_logic;
SIGNAL \nextState.TState_BCD2~q\ : std_logic;
SIGNAL \currentState.TState_BCD2~q\ : std_logic;
SIGNAL \Selector331~3_combout\ : std_logic;
SIGNAL \Selector331~4_combout\ : std_logic;
SIGNAL \Selector331~5_combout\ : std_logic;
SIGNAL \Selector331~6_combout\ : std_logic;
SIGNAL \Selector331~7_combout\ : std_logic;
SIGNAL \Selector331~8_combout\ : std_logic;
SIGNAL \Selector331~9_combout\ : std_logic;
SIGNAL \Selector331~1_combout\ : std_logic;
SIGNAL \Selector331~2_combout\ : std_logic;
SIGNAL \Selector331~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[58]~87_combout\ : std_logic;
SIGNAL \Selector331~0_combout\ : std_logic;
SIGNAL \Selector331~11_combout\ : std_logic;
SIGNAL \Equal37~0_combout\ : std_logic;
SIGNAL \reg_i[11]~17_combout\ : std_logic;
SIGNAL \Selector22~0_combout\ : std_logic;
SIGNAL \Selector16~0_combout\ : std_logic;
SIGNAL \Selector17~3_combout\ : std_logic;
SIGNAL \Selector17~2_combout\ : std_logic;
SIGNAL \nextState.TState_Fetch_ParseAndInitOpcode~q\ : std_logic;
SIGNAL \currentState.TState_Fetch_ParseAndInitOpcode~q\ : std_logic;
SIGNAL \Selector18~1_combout\ : std_logic;
SIGNAL \Selector18~2_combout\ : std_logic;
SIGNAL \nextState.TState_Cls~q\ : std_logic;
SIGNAL \currentState.TState_Cls~q\ : std_logic;
SIGNAL \Selector28~0_combout\ : std_logic;
SIGNAL \Selector26~0_combout\ : std_logic;
SIGNAL \Equal34~0_combout\ : std_logic;
SIGNAL \nextState~32_combout\ : std_logic;
SIGNAL \Selector26~1_combout\ : std_logic;
SIGNAL \nextState.TState_SaveReg_PrepareAddress~q\ : std_logic;
SIGNAL \currentState.TState_SaveReg_PrepareAddress~q\ : std_logic;
SIGNAL \Selector1~1_combout\ : std_logic;
SIGNAL \Selector1~2_combout\ : std_logic;
SIGNAL \ram_write~q\ : std_logic;
SIGNAL \Mux13~0_combout\ : std_logic;
SIGNAL \Mux6~0_combout\ : std_logic;
SIGNAL \e_disp4x7seg|digitSelect[1]~0_combout\ : std_logic;
SIGNAL \e_disp4x7seg|Mux6~0_combout\ : std_logic;
SIGNAL \Mux20~0_combout\ : std_logic;
SIGNAL \Mux27~0_combout\ : std_logic;
SIGNAL \e_disp4x7seg|Mux6~1_combout\ : std_logic;
SIGNAL \Mux12~0_combout\ : std_logic;
SIGNAL \Mux26~0_combout\ : std_logic;
SIGNAL \Mux19~0_combout\ : std_logic;
SIGNAL \Mux5~0_combout\ : std_logic;
SIGNAL \e_disp4x7seg|Mux5~0_combout\ : std_logic;
SIGNAL \e_disp4x7seg|Mux5~1_combout\ : std_logic;
SIGNAL \Mux25~0_combout\ : std_logic;
SIGNAL \Mux18~0_combout\ : std_logic;
SIGNAL \Mux4~0_combout\ : std_logic;
SIGNAL \Mux11~0_combout\ : std_logic;
SIGNAL \e_disp4x7seg|Mux4~0_combout\ : std_logic;
SIGNAL \e_disp4x7seg|Mux4~1_combout\ : std_logic;
SIGNAL \Mux24~0_combout\ : std_logic;
SIGNAL \Mux17~0_combout\ : std_logic;
SIGNAL \Mux3~0_combout\ : std_logic;
SIGNAL \e_disp4x7seg|Mux3~0_combout\ : std_logic;
SIGNAL \Mux10~0_combout\ : std_logic;
SIGNAL \e_disp4x7seg|Mux3~1_combout\ : std_logic;
SIGNAL \Mux16~0_combout\ : std_logic;
SIGNAL \Mux23~0_combout\ : std_logic;
SIGNAL \Mux9~0_combout\ : std_logic;
SIGNAL \Mux2~0_combout\ : std_logic;
SIGNAL \e_disp4x7seg|Mux2~0_combout\ : std_logic;
SIGNAL \e_disp4x7seg|Mux2~1_combout\ : std_logic;
SIGNAL \Mux8~0_combout\ : std_logic;
SIGNAL \Mux22~0_combout\ : std_logic;
SIGNAL \Mux1~0_combout\ : std_logic;
SIGNAL \Mux15~0_combout\ : std_logic;
SIGNAL \e_disp4x7seg|Mux1~0_combout\ : std_logic;
SIGNAL \e_disp4x7seg|Mux1~1_combout\ : std_logic;
SIGNAL \Mux21~0_combout\ : std_logic;
SIGNAL \Mux14~0_combout\ : std_logic;
SIGNAL \Mux0~0_combout\ : std_logic;
SIGNAL \Mux7~0_combout\ : std_logic;
SIGNAL \e_disp4x7seg|Mux0~0_combout\ : std_logic;
SIGNAL \e_disp4x7seg|Mux0~1_combout\ : std_logic;
SIGNAL \e_disp4x7seg|Mux11~0_combout\ : std_logic;
SIGNAL \e_disp4x7seg|Mux9~0_combout\ : std_logic;
SIGNAL \e_disp4x7seg|Mux9~1_combout\ : std_logic;
SIGNAL \e_disp4x7seg|Mux9~2_combout\ : std_logic;
SIGNAL \e_vgaController|out_vgaHSync~0_combout\ : std_logic;
SIGNAL \e_vgaController|out_vgaHSync~1_combout\ : std_logic;
SIGNAL \e_vgaController|out_vgaVSync~0_combout\ : std_logic;
SIGNAL \e_vgaController|LessThan5~0_combout\ : std_logic;
SIGNAL \e_vgaController|out_vgaVSync~1_combout\ : std_logic;
SIGNAL \e_vgaController|out_isDisplaying~0_combout\ : std_logic;
SIGNAL \display~0_combout\ : std_logic;
SIGNAL \e_vgaController|out_vgaRGB[0]~0_combout\ : std_logic;
SIGNAL \Mux61~0_combout\ : std_logic;
SIGNAL \Mux61~1_combout\ : std_logic;
SIGNAL \Mux61~7_combout\ : std_logic;
SIGNAL \Mux61~8_combout\ : std_logic;
SIGNAL \Mux61~2_combout\ : std_logic;
SIGNAL \Mux61~3_combout\ : std_logic;
SIGNAL \Mux61~4_combout\ : std_logic;
SIGNAL \Mux61~5_combout\ : std_logic;
SIGNAL \Mux61~6_combout\ : std_logic;
SIGNAL \Mux61~9_combout\ : std_logic;
SIGNAL \Mux61~38_combout\ : std_logic;
SIGNAL \Mux61~39_combout\ : std_logic;
SIGNAL \Mux61~31_combout\ : std_logic;
SIGNAL \Mux61~32_combout\ : std_logic;
SIGNAL \Mux61~35_combout\ : std_logic;
SIGNAL \Mux61~36_combout\ : std_logic;
SIGNAL \Mux61~33_combout\ : std_logic;
SIGNAL \Mux61~34_combout\ : std_logic;
SIGNAL \Mux61~37_combout\ : std_logic;
SIGNAL \Mux61~40_combout\ : std_logic;
SIGNAL \Mux61~10_combout\ : std_logic;
SIGNAL \Mux61~11_combout\ : std_logic;
SIGNAL \Mux61~17_combout\ : std_logic;
SIGNAL \Mux61~18_combout\ : std_logic;
SIGNAL \Mux61~12_combout\ : std_logic;
SIGNAL \Mux61~13_combout\ : std_logic;
SIGNAL \Mux61~14_combout\ : std_logic;
SIGNAL \Mux61~15_combout\ : std_logic;
SIGNAL \Mux61~16_combout\ : std_logic;
SIGNAL \Mux61~19_combout\ : std_logic;
SIGNAL \Mux61~20_combout\ : std_logic;
SIGNAL \Mux61~21_combout\ : std_logic;
SIGNAL \Mux61~27_combout\ : std_logic;
SIGNAL \Mux61~28_combout\ : std_logic;
SIGNAL \Mux61~22_combout\ : std_logic;
SIGNAL \Mux61~23_combout\ : std_logic;
SIGNAL \Mux61~24_combout\ : std_logic;
SIGNAL \Mux61~25_combout\ : std_logic;
SIGNAL \Mux61~26_combout\ : std_logic;
SIGNAL \Mux61~29_combout\ : std_logic;
SIGNAL \Mux61~30_combout\ : std_logic;
SIGNAL \Mux61~41_combout\ : std_logic;
SIGNAL \vga_outColor~0_combout\ : std_logic;
SIGNAL \e_vgaController|out_vgaRGB[2]~1_combout\ : std_logic;
SIGNAL nextState_delay : std_logic_vector(31 DOWNTO 0);
SIGNAL \e_vgaController|hCounter\ : std_logic_vector(9 DOWNTO 0);
SIGNAL ram_data : std_logic_vector(7 DOWNTO 0);
SIGNAL \e_vgaController|vCounter\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \e_ram|altsyncram_component|auto_generated|q_a\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \e_vram|altsyncram_component|auto_generated|q_a\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \e_vram|altsyncram_component|auto_generated|q_b\ : std_logic_vector(63 DOWNTO 0);
SIGNAL cls_counter : std_logic_vector(31 DOWNTO 0);
SIGNAL regLoadSave_counter : std_logic_vector(31 DOWNTO 0);
SIGNAL vram_a_data : std_logic_vector(63 DOWNTO 0);
SIGNAL vram_a_addr : std_logic_vector(4 DOWNTO 0);
SIGNAL reg_i : std_logic_vector(15 DOWNTO 0);
SIGNAL rnd_counter : std_logic_vector(7 DOWNTO 0);
SIGNAL reg_delay : std_logic_vector(7 DOWNTO 0);
SIGNAL stack_pointer : std_logic_vector(31 DOWNTO 0);
SIGNAL frame_counter : std_logic_vector(31 DOWNTO 0);
SIGNAL current_opcode : std_logic_vector(15 DOWNTO 0);
SIGNAL \e_disp4x7seg|digitSelect\ : std_logic_vector(1 DOWNTO 0);
SIGNAL vga_outColor : std_logic_vector(2 DOWNTO 0);
SIGNAL ram_addr : std_logic_vector(11 DOWNTO 0);
SIGNAL prev_keyPress : std_logic_vector(15 DOWNTO 0);
SIGNAL draw_counter : std_logic_vector(31 DOWNTO 0);
SIGNAL \e_disp4x7seg|e_clockDivider|counter\ : std_logic_vector(15 DOWNTO 0);
SIGNAL reg_pc : std_logic_vector(15 DOWNTO 0);
SIGNAL \ALT_INV_currentState.TState_Cls~q\ : std_logic;
SIGNAL \ALT_INV_currentState.TState_Draw_ReadLine~q\ : std_logic;
SIGNAL \ALT_INV_currentState.TState_Draw_WriteLine~q\ : std_logic;
SIGNAL \e_vgaController|ALT_INV_out_vgaVSync~1_combout\ : std_logic;
SIGNAL \e_vgaController|ALT_INV_out_vgaHSync~1_combout\ : std_logic;
SIGNAL \e_disp4x7seg|ALT_INV_Mux9~2_combout\ : std_logic;
SIGNAL \e_disp4x7seg|ALT_INV_Mux9~1_combout\ : std_logic;
SIGNAL \e_disp4x7seg|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \e_disp4x7seg|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \e_disp4x7seg|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \e_disp4x7seg|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \e_disp4x7seg|ALT_INV_Mux3~1_combout\ : std_logic;
SIGNAL \e_disp4x7seg|ALT_INV_Mux4~1_combout\ : std_logic;
SIGNAL \e_disp4x7seg|ALT_INV_Mux5~1_combout\ : std_logic;
SIGNAL \e_disp4x7seg|ALT_INV_Mux6~1_combout\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_in_clk_50mhz <= in_clk_50mhz;
ww_in_keys <= in_keys;
out_buzzer <= ww_out_buzzer;
out_leds <= ww_out_leds;
out_7seg <= ww_out_7seg;
out_7segDigitSelect <= ww_out_7segDigitSelect;
out_vgaHSync <= ww_out_vgaHSync;
out_vgaVSync <= ww_out_vgaVSync;
out_vgaRGB <= ww_out_vgaRGB;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\e_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (ram_data(1) & ram_data(0));

\e_ram|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (ram_addr(11) & ram_addr(10) & ram_addr(9) & ram_addr(8) & ram_addr(7) & ram_addr(6) & ram_addr(5) & ram_addr(4) & ram_addr(3) & ram_addr(2) & ram_addr(1) & 
ram_addr(0));

\e_ram|altsyncram_component|auto_generated|q_a\(0) <= \e_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\e_ram|altsyncram_component|auto_generated|q_a\(1) <= \e_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);

\e_ram|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ <= (ram_data(3) & ram_data(2));

\e_ram|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (ram_addr(11) & ram_addr(10) & ram_addr(9) & ram_addr(8) & ram_addr(7) & ram_addr(6) & ram_addr(5) & ram_addr(4) & ram_addr(3) & ram_addr(2) & ram_addr(1) & 
ram_addr(0));

\e_ram|altsyncram_component|auto_generated|q_a\(2) <= \e_ram|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);
\e_ram|altsyncram_component|auto_generated|q_a\(3) <= \e_ram|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(1);

\e_ram|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ <= (ram_data(5) & ram_data(4));

\e_ram|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (ram_addr(11) & ram_addr(10) & ram_addr(9) & ram_addr(8) & ram_addr(7) & ram_addr(6) & ram_addr(5) & ram_addr(4) & ram_addr(3) & ram_addr(2) & ram_addr(1) & 
ram_addr(0));

\e_ram|altsyncram_component|auto_generated|q_a\(4) <= \e_ram|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);
\e_ram|altsyncram_component|auto_generated|q_a\(5) <= \e_ram|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(1);

\e_ram|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ <= (ram_data(7) & ram_data(6));

\e_ram|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (ram_addr(11) & ram_addr(10) & ram_addr(9) & ram_addr(8) & ram_addr(7) & ram_addr(6) & ram_addr(5) & ram_addr(4) & ram_addr(3) & ram_addr(2) & ram_addr(1) & 
ram_addr(0));

\e_ram|altsyncram_component|auto_generated|q_a\(6) <= \e_ram|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);
\e_ram|altsyncram_component|auto_generated|q_a\(7) <= \e_ram|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(1);

\e_vram|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ <= (vram_a_data(47) & vram_a_data(46) & vram_a_data(45) & vram_a_data(44) & vram_a_data(43) & vram_a_data(42) & vram_a_data(41) & vram_a_data(40) & vram_a_data(39) & 
vram_a_data(38) & vram_a_data(37) & vram_a_data(36) & vram_a_data(35) & vram_a_data(34) & vram_a_data(33) & vram_a_data(32) & vram_a_data(26) & vram_a_data(22));

\e_vram|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\e_vram|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (vram_a_addr(4) & vram_a_addr(3) & vram_a_addr(2) & vram_a_addr(1) & vram_a_addr(0));

\e_vram|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ <= (\e_vgaController|out_vPos[7]~4_combout\ & \e_vgaController|out_vPos[6]~3_combout\ & \e_vgaController|out_vPos[5]~2_combout\ & \e_vgaController|out_vPos[4]~1_combout\ & 
\e_vgaController|out_vPos[3]~0_combout\);

\e_vram|altsyncram_component|auto_generated|q_a\(22) <= \e_vram|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);
\e_vram|altsyncram_component|auto_generated|q_a\(26) <= \e_vram|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(1);
\e_vram|altsyncram_component|auto_generated|q_a\(32) <= \e_vram|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(2);
\e_vram|altsyncram_component|auto_generated|q_a\(33) <= \e_vram|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(3);
\e_vram|altsyncram_component|auto_generated|q_a\(34) <= \e_vram|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(4);
\e_vram|altsyncram_component|auto_generated|q_a\(35) <= \e_vram|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(5);
\e_vram|altsyncram_component|auto_generated|q_a\(36) <= \e_vram|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(6);
\e_vram|altsyncram_component|auto_generated|q_a\(37) <= \e_vram|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(7);
\e_vram|altsyncram_component|auto_generated|q_a\(38) <= \e_vram|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(8);
\e_vram|altsyncram_component|auto_generated|q_a\(39) <= \e_vram|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(9);
\e_vram|altsyncram_component|auto_generated|q_a\(40) <= \e_vram|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(10);
\e_vram|altsyncram_component|auto_generated|q_a\(41) <= \e_vram|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(11);
\e_vram|altsyncram_component|auto_generated|q_a\(42) <= \e_vram|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(12);
\e_vram|altsyncram_component|auto_generated|q_a\(43) <= \e_vram|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(13);
\e_vram|altsyncram_component|auto_generated|q_a\(44) <= \e_vram|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(14);
\e_vram|altsyncram_component|auto_generated|q_a\(45) <= \e_vram|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(15);
\e_vram|altsyncram_component|auto_generated|q_a\(46) <= \e_vram|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(16);
\e_vram|altsyncram_component|auto_generated|q_a\(47) <= \e_vram|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(17);

\e_vram|altsyncram_component|auto_generated|q_b\(22) <= \e_vram|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(0);
\e_vram|altsyncram_component|auto_generated|q_b\(26) <= \e_vram|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(1);
\e_vram|altsyncram_component|auto_generated|q_b\(32) <= \e_vram|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(2);
\e_vram|altsyncram_component|auto_generated|q_b\(33) <= \e_vram|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(3);
\e_vram|altsyncram_component|auto_generated|q_b\(34) <= \e_vram|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(4);
\e_vram|altsyncram_component|auto_generated|q_b\(35) <= \e_vram|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(5);
\e_vram|altsyncram_component|auto_generated|q_b\(36) <= \e_vram|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(6);
\e_vram|altsyncram_component|auto_generated|q_b\(37) <= \e_vram|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(7);
\e_vram|altsyncram_component|auto_generated|q_b\(38) <= \e_vram|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(8);
\e_vram|altsyncram_component|auto_generated|q_b\(39) <= \e_vram|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(9);
\e_vram|altsyncram_component|auto_generated|q_b\(40) <= \e_vram|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(10);
\e_vram|altsyncram_component|auto_generated|q_b\(41) <= \e_vram|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(11);
\e_vram|altsyncram_component|auto_generated|q_b\(42) <= \e_vram|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(12);
\e_vram|altsyncram_component|auto_generated|q_b\(43) <= \e_vram|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(13);
\e_vram|altsyncram_component|auto_generated|q_b\(44) <= \e_vram|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(14);
\e_vram|altsyncram_component|auto_generated|q_b\(45) <= \e_vram|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(15);
\e_vram|altsyncram_component|auto_generated|q_b\(46) <= \e_vram|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(16);
\e_vram|altsyncram_component|auto_generated|q_b\(47) <= \e_vram|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(17);

\e_vram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (vram_a_data(31) & vram_a_data(30) & vram_a_data(29) & vram_a_data(28) & vram_a_data(27) & vram_a_data(25) & vram_a_data(24) & vram_a_data(23) & vram_a_data(21) & 
vram_a_data(20) & vram_a_data(19) & vram_a_data(18) & vram_a_data(17) & vram_a_data(16) & vram_a_data(11) & vram_a_data(10) & vram_a_data(9) & vram_a_data(8));

\e_vram|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\e_vram|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (vram_a_addr(4) & vram_a_addr(3) & vram_a_addr(2) & vram_a_addr(1) & vram_a_addr(0));

\e_vram|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\e_vgaController|out_vPos[7]~4_combout\ & \e_vgaController|out_vPos[6]~3_combout\ & \e_vgaController|out_vPos[5]~2_combout\ & \e_vgaController|out_vPos[4]~1_combout\ & 
\e_vgaController|out_vPos[3]~0_combout\);

\e_vram|altsyncram_component|auto_generated|q_a\(8) <= \e_vram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\e_vram|altsyncram_component|auto_generated|q_a\(9) <= \e_vram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);
\e_vram|altsyncram_component|auto_generated|q_a\(10) <= \e_vram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(2);
\e_vram|altsyncram_component|auto_generated|q_a\(11) <= \e_vram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(3);
\e_vram|altsyncram_component|auto_generated|q_a\(16) <= \e_vram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(4);
\e_vram|altsyncram_component|auto_generated|q_a\(17) <= \e_vram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(5);
\e_vram|altsyncram_component|auto_generated|q_a\(18) <= \e_vram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(6);
\e_vram|altsyncram_component|auto_generated|q_a\(19) <= \e_vram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(7);
\e_vram|altsyncram_component|auto_generated|q_a\(20) <= \e_vram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(8);
\e_vram|altsyncram_component|auto_generated|q_a\(21) <= \e_vram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(9);
\e_vram|altsyncram_component|auto_generated|q_a\(23) <= \e_vram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(10);
\e_vram|altsyncram_component|auto_generated|q_a\(24) <= \e_vram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(11);
\e_vram|altsyncram_component|auto_generated|q_a\(25) <= \e_vram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(12);
\e_vram|altsyncram_component|auto_generated|q_a\(27) <= \e_vram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(13);
\e_vram|altsyncram_component|auto_generated|q_a\(28) <= \e_vram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(14);
\e_vram|altsyncram_component|auto_generated|q_a\(29) <= \e_vram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(15);
\e_vram|altsyncram_component|auto_generated|q_a\(30) <= \e_vram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(16);
\e_vram|altsyncram_component|auto_generated|q_a\(31) <= \e_vram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(17);

\e_vram|altsyncram_component|auto_generated|q_b\(8) <= \e_vram|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);
\e_vram|altsyncram_component|auto_generated|q_b\(9) <= \e_vram|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(1);
\e_vram|altsyncram_component|auto_generated|q_b\(10) <= \e_vram|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(2);
\e_vram|altsyncram_component|auto_generated|q_b\(11) <= \e_vram|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(3);
\e_vram|altsyncram_component|auto_generated|q_b\(16) <= \e_vram|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(4);
\e_vram|altsyncram_component|auto_generated|q_b\(17) <= \e_vram|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(5);
\e_vram|altsyncram_component|auto_generated|q_b\(18) <= \e_vram|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(6);
\e_vram|altsyncram_component|auto_generated|q_b\(19) <= \e_vram|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(7);
\e_vram|altsyncram_component|auto_generated|q_b\(20) <= \e_vram|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(8);
\e_vram|altsyncram_component|auto_generated|q_b\(21) <= \e_vram|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(9);
\e_vram|altsyncram_component|auto_generated|q_b\(23) <= \e_vram|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(10);
\e_vram|altsyncram_component|auto_generated|q_b\(24) <= \e_vram|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(11);
\e_vram|altsyncram_component|auto_generated|q_b\(25) <= \e_vram|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(12);
\e_vram|altsyncram_component|auto_generated|q_b\(27) <= \e_vram|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(13);
\e_vram|altsyncram_component|auto_generated|q_b\(28) <= \e_vram|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(14);
\e_vram|altsyncram_component|auto_generated|q_b\(29) <= \e_vram|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(15);
\e_vram|altsyncram_component|auto_generated|q_b\(30) <= \e_vram|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(16);
\e_vram|altsyncram_component|auto_generated|q_b\(31) <= \e_vram|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(17);

\e_vram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (vram_a_data(61) & vram_a_data(58) & vram_a_data(57) & vram_a_data(54) & vram_a_data(53) & vram_a_data(49) & vram_a_data(15) & vram_a_data(14) & vram_a_data(13) & 
vram_a_data(12) & vram_a_data(7) & vram_a_data(6) & vram_a_data(5) & vram_a_data(4) & vram_a_data(3) & vram_a_data(2) & vram_a_data(1) & vram_a_data(0));

\e_vram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\e_vram|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (vram_a_addr(4) & vram_a_addr(3) & vram_a_addr(2) & vram_a_addr(1) & vram_a_addr(0));

\e_vram|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\e_vgaController|out_vPos[7]~4_combout\ & \e_vgaController|out_vPos[6]~3_combout\ & \e_vgaController|out_vPos[5]~2_combout\ & \e_vgaController|out_vPos[4]~1_combout\ & 
\e_vgaController|out_vPos[3]~0_combout\);

\e_vram|altsyncram_component|auto_generated|q_a\(0) <= \e_vram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\e_vram|altsyncram_component|auto_generated|q_a\(1) <= \e_vram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\e_vram|altsyncram_component|auto_generated|q_a\(2) <= \e_vram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\e_vram|altsyncram_component|auto_generated|q_a\(3) <= \e_vram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\e_vram|altsyncram_component|auto_generated|q_a\(4) <= \e_vram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\e_vram|altsyncram_component|auto_generated|q_a\(5) <= \e_vram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\e_vram|altsyncram_component|auto_generated|q_a\(6) <= \e_vram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\e_vram|altsyncram_component|auto_generated|q_a\(7) <= \e_vram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\e_vram|altsyncram_component|auto_generated|q_a\(12) <= \e_vram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\e_vram|altsyncram_component|auto_generated|q_a\(13) <= \e_vram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\e_vram|altsyncram_component|auto_generated|q_a\(14) <= \e_vram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\e_vram|altsyncram_component|auto_generated|q_a\(15) <= \e_vram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\e_vram|altsyncram_component|auto_generated|q_a\(49) <= \e_vram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\e_vram|altsyncram_component|auto_generated|q_a\(53) <= \e_vram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\e_vram|altsyncram_component|auto_generated|q_a\(54) <= \e_vram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\e_vram|altsyncram_component|auto_generated|q_a\(57) <= \e_vram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\e_vram|altsyncram_component|auto_generated|q_a\(58) <= \e_vram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\e_vram|altsyncram_component|auto_generated|q_a\(61) <= \e_vram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);

\e_vram|altsyncram_component|auto_generated|q_b\(0) <= \e_vram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\e_vram|altsyncram_component|auto_generated|q_b\(1) <= \e_vram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\e_vram|altsyncram_component|auto_generated|q_b\(2) <= \e_vram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\e_vram|altsyncram_component|auto_generated|q_b\(3) <= \e_vram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\e_vram|altsyncram_component|auto_generated|q_b\(4) <= \e_vram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\e_vram|altsyncram_component|auto_generated|q_b\(5) <= \e_vram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\e_vram|altsyncram_component|auto_generated|q_b\(6) <= \e_vram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\e_vram|altsyncram_component|auto_generated|q_b\(7) <= \e_vram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\e_vram|altsyncram_component|auto_generated|q_b\(12) <= \e_vram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\e_vram|altsyncram_component|auto_generated|q_b\(13) <= \e_vram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\e_vram|altsyncram_component|auto_generated|q_b\(14) <= \e_vram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\e_vram|altsyncram_component|auto_generated|q_b\(15) <= \e_vram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\e_vram|altsyncram_component|auto_generated|q_b\(49) <= \e_vram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\e_vram|altsyncram_component|auto_generated|q_b\(53) <= \e_vram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\e_vram|altsyncram_component|auto_generated|q_b\(54) <= \e_vram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\e_vram|altsyncram_component|auto_generated|q_b\(57) <= \e_vram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\e_vram|altsyncram_component|auto_generated|q_b\(58) <= \e_vram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\e_vram|altsyncram_component|auto_generated|q_b\(61) <= \e_vram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);

\e_vram|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & vram_a_data(63) & vram_a_data(62) & vram_a_data(60) & vram_a_data(59) & vram_a_data(56) & vram_a_data(55) & 
vram_a_data(52) & vram_a_data(51) & vram_a_data(50) & vram_a_data(48));

\e_vram|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\e_vram|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (vram_a_addr(4) & vram_a_addr(3) & vram_a_addr(2) & vram_a_addr(1) & vram_a_addr(0));

\e_vram|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ <= (\e_vgaController|out_vPos[7]~4_combout\ & \e_vgaController|out_vPos[6]~3_combout\ & \e_vgaController|out_vPos[5]~2_combout\ & \e_vgaController|out_vPos[4]~1_combout\ & 
\e_vgaController|out_vPos[3]~0_combout\);

\e_vram|altsyncram_component|auto_generated|q_a\(48) <= \e_vram|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);
\e_vram|altsyncram_component|auto_generated|q_a\(50) <= \e_vram|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(1);
\e_vram|altsyncram_component|auto_generated|q_a\(51) <= \e_vram|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(2);
\e_vram|altsyncram_component|auto_generated|q_a\(52) <= \e_vram|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(3);
\e_vram|altsyncram_component|auto_generated|q_a\(55) <= \e_vram|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(4);
\e_vram|altsyncram_component|auto_generated|q_a\(56) <= \e_vram|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(5);
\e_vram|altsyncram_component|auto_generated|q_a\(59) <= \e_vram|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(6);
\e_vram|altsyncram_component|auto_generated|q_a\(60) <= \e_vram|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(7);
\e_vram|altsyncram_component|auto_generated|q_a\(62) <= \e_vram|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(8);
\e_vram|altsyncram_component|auto_generated|q_a\(63) <= \e_vram|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(9);

\e_vram|altsyncram_component|auto_generated|q_b\(48) <= \e_vram|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(0);
\e_vram|altsyncram_component|auto_generated|q_b\(50) <= \e_vram|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(1);
\e_vram|altsyncram_component|auto_generated|q_b\(51) <= \e_vram|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(2);
\e_vram|altsyncram_component|auto_generated|q_b\(52) <= \e_vram|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(3);
\e_vram|altsyncram_component|auto_generated|q_b\(55) <= \e_vram|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(4);
\e_vram|altsyncram_component|auto_generated|q_b\(56) <= \e_vram|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(5);
\e_vram|altsyncram_component|auto_generated|q_b\(59) <= \e_vram|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(6);
\e_vram|altsyncram_component|auto_generated|q_b\(60) <= \e_vram|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(7);
\e_vram|altsyncram_component|auto_generated|q_b\(62) <= \e_vram|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(8);
\e_vram|altsyncram_component|auto_generated|q_b\(63) <= \e_vram|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(9);

\e_vgaController|e_clockDivider|clock~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \e_vgaController|e_clockDivider|clock~q\);

\e_disp4x7seg|e_clockDivider|clock~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \e_disp4x7seg|e_clockDivider|clock~q\);

\in_clk_50mhz~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \in_clk_50mhz~input_o\);
\ALT_INV_currentState.TState_Cls~q\ <= NOT \currentState.TState_Cls~q\;
\ALT_INV_currentState.TState_Draw_ReadLine~q\ <= NOT \currentState.TState_Draw_ReadLine~q\;
\ALT_INV_currentState.TState_Draw_WriteLine~q\ <= NOT \currentState.TState_Draw_WriteLine~q\;
\e_vgaController|ALT_INV_out_vgaVSync~1_combout\ <= NOT \e_vgaController|out_vgaVSync~1_combout\;
\e_vgaController|ALT_INV_out_vgaHSync~1_combout\ <= NOT \e_vgaController|out_vgaHSync~1_combout\;
\e_disp4x7seg|ALT_INV_Mux9~2_combout\ <= NOT \e_disp4x7seg|Mux9~2_combout\;
\e_disp4x7seg|ALT_INV_Mux9~1_combout\ <= NOT \e_disp4x7seg|Mux9~1_combout\;
\e_disp4x7seg|ALT_INV_Mux9~0_combout\ <= NOT \e_disp4x7seg|Mux9~0_combout\;
\e_disp4x7seg|ALT_INV_Mux0~1_combout\ <= NOT \e_disp4x7seg|Mux0~1_combout\;
\e_disp4x7seg|ALT_INV_Mux1~1_combout\ <= NOT \e_disp4x7seg|Mux1~1_combout\;
\e_disp4x7seg|ALT_INV_Mux2~1_combout\ <= NOT \e_disp4x7seg|Mux2~1_combout\;
\e_disp4x7seg|ALT_INV_Mux3~1_combout\ <= NOT \e_disp4x7seg|Mux3~1_combout\;
\e_disp4x7seg|ALT_INV_Mux4~1_combout\ <= NOT \e_disp4x7seg|Mux4~1_combout\;
\e_disp4x7seg|ALT_INV_Mux5~1_combout\ <= NOT \e_disp4x7seg|Mux5~1_combout\;
\e_disp4x7seg|ALT_INV_Mux6~1_combout\ <= NOT \e_disp4x7seg|Mux6~1_combout\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: IOOBUF_X30_Y24_N2
\out_buzzer~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \out_buzzer~output_o\);

-- Location: IOOBUF_X34_Y9_N16
\out_leds[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \in_keys[0]~input_o\,
	devoe => ww_devoe,
	o => \out_leds[0]~output_o\);

-- Location: IOOBUF_X34_Y9_N9
\out_leds[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \in_keys[1]~input_o\,
	devoe => ww_devoe,
	o => \out_leds[1]~output_o\);

-- Location: IOOBUF_X34_Y9_N2
\out_leds[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \in_keys[2]~input_o\,
	devoe => ww_devoe,
	o => \out_leds[2]~output_o\);

-- Location: IOOBUF_X34_Y10_N9
\out_leds[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \in_keys[3]~input_o\,
	devoe => ww_devoe,
	o => \out_leds[3]~output_o\);

-- Location: IOOBUF_X16_Y24_N9
\out_7seg[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \out_7seg[0]~output_o\);

-- Location: IOOBUF_X18_Y24_N16
\out_7seg[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \e_disp4x7seg|ALT_INV_Mux6~1_combout\,
	devoe => ww_devoe,
	o => \out_7seg[1]~output_o\);

-- Location: IOOBUF_X16_Y24_N2
\out_7seg[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \e_disp4x7seg|ALT_INV_Mux5~1_combout\,
	devoe => ww_devoe,
	o => \out_7seg[2]~output_o\);

-- Location: IOOBUF_X13_Y24_N16
\out_7seg[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \e_disp4x7seg|ALT_INV_Mux4~1_combout\,
	devoe => ww_devoe,
	o => \out_7seg[3]~output_o\);

-- Location: IOOBUF_X16_Y24_N23
\out_7seg[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \e_disp4x7seg|ALT_INV_Mux3~1_combout\,
	devoe => ww_devoe,
	o => \out_7seg[4]~output_o\);

-- Location: IOOBUF_X18_Y24_N23
\out_7seg[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \e_disp4x7seg|ALT_INV_Mux2~1_combout\,
	devoe => ww_devoe,
	o => \out_7seg[5]~output_o\);

-- Location: IOOBUF_X23_Y24_N16
\out_7seg[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \e_disp4x7seg|ALT_INV_Mux1~1_combout\,
	devoe => ww_devoe,
	o => \out_7seg[6]~output_o\);

-- Location: IOOBUF_X16_Y24_N16
\out_7seg[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \e_disp4x7seg|ALT_INV_Mux0~1_combout\,
	devoe => ww_devoe,
	o => \out_7seg[7]~output_o\);

-- Location: IOOBUF_X13_Y24_N23
\out_7segDigitSelect[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \e_disp4x7seg|Mux11~0_combout\,
	devoe => ww_devoe,
	o => \out_7segDigitSelect[0]~output_o\);

-- Location: IOOBUF_X11_Y24_N16
\out_7segDigitSelect[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \e_disp4x7seg|ALT_INV_Mux9~0_combout\,
	devoe => ww_devoe,
	o => \out_7segDigitSelect[1]~output_o\);

-- Location: IOOBUF_X9_Y24_N9
\out_7segDigitSelect[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \e_disp4x7seg|ALT_INV_Mux9~1_combout\,
	devoe => ww_devoe,
	o => \out_7segDigitSelect[2]~output_o\);

-- Location: IOOBUF_X7_Y24_N2
\out_7segDigitSelect[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \e_disp4x7seg|ALT_INV_Mux9~2_combout\,
	devoe => ww_devoe,
	o => \out_7segDigitSelect[3]~output_o\);

-- Location: IOOBUF_X34_Y18_N23
\out_vgaHSync~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \e_vgaController|ALT_INV_out_vgaHSync~1_combout\,
	devoe => ww_devoe,
	o => \out_vgaHSync~output_o\);

-- Location: IOOBUF_X34_Y18_N16
\out_vgaVSync~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \e_vgaController|ALT_INV_out_vgaVSync~1_combout\,
	devoe => ww_devoe,
	o => \out_vgaVSync~output_o\);

-- Location: IOOBUF_X34_Y18_N2
\out_vgaRGB[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \e_vgaController|out_vgaRGB[0]~0_combout\,
	devoe => ww_devoe,
	o => \out_vgaRGB[0]~output_o\);

-- Location: IOOBUF_X34_Y19_N16
\out_vgaRGB[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \out_vgaRGB[1]~output_o\);

-- Location: IOOBUF_X34_Y20_N9
\out_vgaRGB[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \e_vgaController|out_vgaRGB[2]~1_combout\,
	devoe => ww_devoe,
	o => \out_vgaRGB[2]~output_o\);

-- Location: IOIBUF_X34_Y12_N1
\in_keys[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_in_keys(0),
	o => \in_keys[0]~input_o\);

-- Location: IOIBUF_X34_Y12_N8
\in_keys[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_in_keys(1),
	o => \in_keys[1]~input_o\);

-- Location: IOIBUF_X34_Y12_N15
\in_keys[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_in_keys(2),
	o => \in_keys[2]~input_o\);

-- Location: IOIBUF_X34_Y12_N22
\in_keys[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_in_keys(3),
	o => \in_keys[3]~input_o\);

-- Location: IOIBUF_X0_Y11_N8
\in_clk_50mhz~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_in_clk_50mhz,
	o => \in_clk_50mhz~input_o\);

-- Location: CLKCTRL_G2
\in_clk_50mhz~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \in_clk_50mhz~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \in_clk_50mhz~inputclkctrl_outclk\);

-- Location: LCCOMB_X2_Y9_N0
\e_disp4x7seg|e_clockDivider|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_disp4x7seg|e_clockDivider|Add0~0_combout\ = \e_disp4x7seg|e_clockDivider|counter\(0) $ (VCC)
-- \e_disp4x7seg|e_clockDivider|Add0~1\ = CARRY(\e_disp4x7seg|e_clockDivider|counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \e_disp4x7seg|e_clockDivider|counter\(0),
	datad => VCC,
	combout => \e_disp4x7seg|e_clockDivider|Add0~0_combout\,
	cout => \e_disp4x7seg|e_clockDivider|Add0~1\);

-- Location: LCCOMB_X1_Y9_N0
\e_disp4x7seg|e_clockDivider|counter~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_disp4x7seg|e_clockDivider|counter~1_combout\ = (\e_disp4x7seg|e_clockDivider|Add0~0_combout\ & !\e_disp4x7seg|e_clockDivider|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \e_disp4x7seg|e_clockDivider|Add0~0_combout\,
	datad => \e_disp4x7seg|e_clockDivider|Equal0~4_combout\,
	combout => \e_disp4x7seg|e_clockDivider|counter~1_combout\);

-- Location: FF_X2_Y9_N17
\e_disp4x7seg|e_clockDivider|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \e_disp4x7seg|e_clockDivider|counter~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \e_disp4x7seg|e_clockDivider|counter\(0));

-- Location: LCCOMB_X2_Y9_N2
\e_disp4x7seg|e_clockDivider|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_disp4x7seg|e_clockDivider|Add0~2_combout\ = (\e_disp4x7seg|e_clockDivider|counter\(1) & (!\e_disp4x7seg|e_clockDivider|Add0~1\)) # (!\e_disp4x7seg|e_clockDivider|counter\(1) & ((\e_disp4x7seg|e_clockDivider|Add0~1\) # (GND)))
-- \e_disp4x7seg|e_clockDivider|Add0~3\ = CARRY((!\e_disp4x7seg|e_clockDivider|Add0~1\) # (!\e_disp4x7seg|e_clockDivider|counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \e_disp4x7seg|e_clockDivider|counter\(1),
	datad => VCC,
	cin => \e_disp4x7seg|e_clockDivider|Add0~1\,
	combout => \e_disp4x7seg|e_clockDivider|Add0~2_combout\,
	cout => \e_disp4x7seg|e_clockDivider|Add0~3\);

-- Location: FF_X2_Y9_N3
\e_disp4x7seg|e_clockDivider|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \e_disp4x7seg|e_clockDivider|Add0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \e_disp4x7seg|e_clockDivider|counter\(1));

-- Location: LCCOMB_X2_Y9_N4
\e_disp4x7seg|e_clockDivider|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_disp4x7seg|e_clockDivider|Add0~4_combout\ = (\e_disp4x7seg|e_clockDivider|counter\(2) & (\e_disp4x7seg|e_clockDivider|Add0~3\ $ (GND))) # (!\e_disp4x7seg|e_clockDivider|counter\(2) & (!\e_disp4x7seg|e_clockDivider|Add0~3\ & VCC))
-- \e_disp4x7seg|e_clockDivider|Add0~5\ = CARRY((\e_disp4x7seg|e_clockDivider|counter\(2) & !\e_disp4x7seg|e_clockDivider|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \e_disp4x7seg|e_clockDivider|counter\(2),
	datad => VCC,
	cin => \e_disp4x7seg|e_clockDivider|Add0~3\,
	combout => \e_disp4x7seg|e_clockDivider|Add0~4_combout\,
	cout => \e_disp4x7seg|e_clockDivider|Add0~5\);

-- Location: FF_X2_Y9_N5
\e_disp4x7seg|e_clockDivider|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \e_disp4x7seg|e_clockDivider|Add0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \e_disp4x7seg|e_clockDivider|counter\(2));

-- Location: LCCOMB_X2_Y9_N6
\e_disp4x7seg|e_clockDivider|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_disp4x7seg|e_clockDivider|Add0~6_combout\ = (\e_disp4x7seg|e_clockDivider|counter\(3) & (!\e_disp4x7seg|e_clockDivider|Add0~5\)) # (!\e_disp4x7seg|e_clockDivider|counter\(3) & ((\e_disp4x7seg|e_clockDivider|Add0~5\) # (GND)))
-- \e_disp4x7seg|e_clockDivider|Add0~7\ = CARRY((!\e_disp4x7seg|e_clockDivider|Add0~5\) # (!\e_disp4x7seg|e_clockDivider|counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \e_disp4x7seg|e_clockDivider|counter\(3),
	datad => VCC,
	cin => \e_disp4x7seg|e_clockDivider|Add0~5\,
	combout => \e_disp4x7seg|e_clockDivider|Add0~6_combout\,
	cout => \e_disp4x7seg|e_clockDivider|Add0~7\);

-- Location: LCCOMB_X1_Y9_N14
\e_disp4x7seg|e_clockDivider|counter~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_disp4x7seg|e_clockDivider|counter~0_combout\ = (!\e_disp4x7seg|e_clockDivider|Equal0~4_combout\ & \e_disp4x7seg|e_clockDivider|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \e_disp4x7seg|e_clockDivider|Equal0~4_combout\,
	datad => \e_disp4x7seg|e_clockDivider|Add0~6_combout\,
	combout => \e_disp4x7seg|e_clockDivider|counter~0_combout\);

-- Location: FF_X1_Y9_N15
\e_disp4x7seg|e_clockDivider|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \e_disp4x7seg|e_clockDivider|counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \e_disp4x7seg|e_clockDivider|counter\(3));

-- Location: LCCOMB_X2_Y9_N8
\e_disp4x7seg|e_clockDivider|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_disp4x7seg|e_clockDivider|Add0~8_combout\ = (\e_disp4x7seg|e_clockDivider|counter\(4) & (\e_disp4x7seg|e_clockDivider|Add0~7\ $ (GND))) # (!\e_disp4x7seg|e_clockDivider|counter\(4) & (!\e_disp4x7seg|e_clockDivider|Add0~7\ & VCC))
-- \e_disp4x7seg|e_clockDivider|Add0~9\ = CARRY((\e_disp4x7seg|e_clockDivider|counter\(4) & !\e_disp4x7seg|e_clockDivider|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \e_disp4x7seg|e_clockDivider|counter\(4),
	datad => VCC,
	cin => \e_disp4x7seg|e_clockDivider|Add0~7\,
	combout => \e_disp4x7seg|e_clockDivider|Add0~8_combout\,
	cout => \e_disp4x7seg|e_clockDivider|Add0~9\);

-- Location: FF_X2_Y9_N9
\e_disp4x7seg|e_clockDivider|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \e_disp4x7seg|e_clockDivider|Add0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \e_disp4x7seg|e_clockDivider|counter\(4));

-- Location: LCCOMB_X2_Y9_N10
\e_disp4x7seg|e_clockDivider|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_disp4x7seg|e_clockDivider|Add0~10_combout\ = (\e_disp4x7seg|e_clockDivider|counter\(5) & (!\e_disp4x7seg|e_clockDivider|Add0~9\)) # (!\e_disp4x7seg|e_clockDivider|counter\(5) & ((\e_disp4x7seg|e_clockDivider|Add0~9\) # (GND)))
-- \e_disp4x7seg|e_clockDivider|Add0~11\ = CARRY((!\e_disp4x7seg|e_clockDivider|Add0~9\) # (!\e_disp4x7seg|e_clockDivider|counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \e_disp4x7seg|e_clockDivider|counter\(5),
	datad => VCC,
	cin => \e_disp4x7seg|e_clockDivider|Add0~9\,
	combout => \e_disp4x7seg|e_clockDivider|Add0~10_combout\,
	cout => \e_disp4x7seg|e_clockDivider|Add0~11\);

-- Location: LCCOMB_X1_Y9_N16
\e_disp4x7seg|e_clockDivider|counter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_disp4x7seg|e_clockDivider|counter~2_combout\ = (!\e_disp4x7seg|e_clockDivider|Equal0~4_combout\ & \e_disp4x7seg|e_clockDivider|Add0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_disp4x7seg|e_clockDivider|Equal0~4_combout\,
	datac => \e_disp4x7seg|e_clockDivider|Add0~10_combout\,
	combout => \e_disp4x7seg|e_clockDivider|counter~2_combout\);

-- Location: FF_X1_Y9_N17
\e_disp4x7seg|e_clockDivider|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \e_disp4x7seg|e_clockDivider|counter~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \e_disp4x7seg|e_clockDivider|counter\(5));

-- Location: LCCOMB_X2_Y9_N12
\e_disp4x7seg|e_clockDivider|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_disp4x7seg|e_clockDivider|Add0~12_combout\ = (\e_disp4x7seg|e_clockDivider|counter\(6) & (\e_disp4x7seg|e_clockDivider|Add0~11\ $ (GND))) # (!\e_disp4x7seg|e_clockDivider|counter\(6) & (!\e_disp4x7seg|e_clockDivider|Add0~11\ & VCC))
-- \e_disp4x7seg|e_clockDivider|Add0~13\ = CARRY((\e_disp4x7seg|e_clockDivider|counter\(6) & !\e_disp4x7seg|e_clockDivider|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \e_disp4x7seg|e_clockDivider|counter\(6),
	datad => VCC,
	cin => \e_disp4x7seg|e_clockDivider|Add0~11\,
	combout => \e_disp4x7seg|e_clockDivider|Add0~12_combout\,
	cout => \e_disp4x7seg|e_clockDivider|Add0~13\);

-- Location: FF_X2_Y9_N13
\e_disp4x7seg|e_clockDivider|counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \e_disp4x7seg|e_clockDivider|Add0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \e_disp4x7seg|e_clockDivider|counter\(6));

-- Location: LCCOMB_X2_Y9_N14
\e_disp4x7seg|e_clockDivider|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_disp4x7seg|e_clockDivider|Add0~14_combout\ = (\e_disp4x7seg|e_clockDivider|counter\(7) & (!\e_disp4x7seg|e_clockDivider|Add0~13\)) # (!\e_disp4x7seg|e_clockDivider|counter\(7) & ((\e_disp4x7seg|e_clockDivider|Add0~13\) # (GND)))
-- \e_disp4x7seg|e_clockDivider|Add0~15\ = CARRY((!\e_disp4x7seg|e_clockDivider|Add0~13\) # (!\e_disp4x7seg|e_clockDivider|counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \e_disp4x7seg|e_clockDivider|counter\(7),
	datad => VCC,
	cin => \e_disp4x7seg|e_clockDivider|Add0~13\,
	combout => \e_disp4x7seg|e_clockDivider|Add0~14_combout\,
	cout => \e_disp4x7seg|e_clockDivider|Add0~15\);

-- Location: LCCOMB_X1_Y9_N10
\e_disp4x7seg|e_clockDivider|counter~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_disp4x7seg|e_clockDivider|counter~3_combout\ = (!\e_disp4x7seg|e_clockDivider|Equal0~4_combout\ & \e_disp4x7seg|e_clockDivider|Add0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_disp4x7seg|e_clockDivider|Equal0~4_combout\,
	datac => \e_disp4x7seg|e_clockDivider|Add0~14_combout\,
	combout => \e_disp4x7seg|e_clockDivider|counter~3_combout\);

-- Location: FF_X1_Y9_N11
\e_disp4x7seg|e_clockDivider|counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \e_disp4x7seg|e_clockDivider|counter~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \e_disp4x7seg|e_clockDivider|counter\(7));

-- Location: LCCOMB_X2_Y9_N16
\e_disp4x7seg|e_clockDivider|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_disp4x7seg|e_clockDivider|Add0~16_combout\ = (\e_disp4x7seg|e_clockDivider|counter\(8) & (\e_disp4x7seg|e_clockDivider|Add0~15\ $ (GND))) # (!\e_disp4x7seg|e_clockDivider|counter\(8) & (!\e_disp4x7seg|e_clockDivider|Add0~15\ & VCC))
-- \e_disp4x7seg|e_clockDivider|Add0~17\ = CARRY((\e_disp4x7seg|e_clockDivider|counter\(8) & !\e_disp4x7seg|e_clockDivider|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \e_disp4x7seg|e_clockDivider|counter\(8),
	datad => VCC,
	cin => \e_disp4x7seg|e_clockDivider|Add0~15\,
	combout => \e_disp4x7seg|e_clockDivider|Add0~16_combout\,
	cout => \e_disp4x7seg|e_clockDivider|Add0~17\);

-- Location: LCCOMB_X1_Y9_N12
\e_disp4x7seg|e_clockDivider|counter~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_disp4x7seg|e_clockDivider|counter~4_combout\ = (!\e_disp4x7seg|e_clockDivider|Equal0~4_combout\ & \e_disp4x7seg|e_clockDivider|Add0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \e_disp4x7seg|e_clockDivider|Equal0~4_combout\,
	datad => \e_disp4x7seg|e_clockDivider|Add0~16_combout\,
	combout => \e_disp4x7seg|e_clockDivider|counter~4_combout\);

-- Location: FF_X1_Y9_N13
\e_disp4x7seg|e_clockDivider|counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \e_disp4x7seg|e_clockDivider|counter~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \e_disp4x7seg|e_clockDivider|counter\(8));

-- Location: LCCOMB_X2_Y9_N18
\e_disp4x7seg|e_clockDivider|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_disp4x7seg|e_clockDivider|Add0~18_combout\ = (\e_disp4x7seg|e_clockDivider|counter\(9) & (!\e_disp4x7seg|e_clockDivider|Add0~17\)) # (!\e_disp4x7seg|e_clockDivider|counter\(9) & ((\e_disp4x7seg|e_clockDivider|Add0~17\) # (GND)))
-- \e_disp4x7seg|e_clockDivider|Add0~19\ = CARRY((!\e_disp4x7seg|e_clockDivider|Add0~17\) # (!\e_disp4x7seg|e_clockDivider|counter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \e_disp4x7seg|e_clockDivider|counter\(9),
	datad => VCC,
	cin => \e_disp4x7seg|e_clockDivider|Add0~17\,
	combout => \e_disp4x7seg|e_clockDivider|Add0~18_combout\,
	cout => \e_disp4x7seg|e_clockDivider|Add0~19\);

-- Location: FF_X2_Y9_N19
\e_disp4x7seg|e_clockDivider|counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \e_disp4x7seg|e_clockDivider|Add0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \e_disp4x7seg|e_clockDivider|counter\(9));

-- Location: LCCOMB_X2_Y9_N20
\e_disp4x7seg|e_clockDivider|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_disp4x7seg|e_clockDivider|Add0~20_combout\ = (\e_disp4x7seg|e_clockDivider|counter\(10) & (\e_disp4x7seg|e_clockDivider|Add0~19\ $ (GND))) # (!\e_disp4x7seg|e_clockDivider|counter\(10) & (!\e_disp4x7seg|e_clockDivider|Add0~19\ & VCC))
-- \e_disp4x7seg|e_clockDivider|Add0~21\ = CARRY((\e_disp4x7seg|e_clockDivider|counter\(10) & !\e_disp4x7seg|e_clockDivider|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \e_disp4x7seg|e_clockDivider|counter\(10),
	datad => VCC,
	cin => \e_disp4x7seg|e_clockDivider|Add0~19\,
	combout => \e_disp4x7seg|e_clockDivider|Add0~20_combout\,
	cout => \e_disp4x7seg|e_clockDivider|Add0~21\);

-- Location: FF_X2_Y9_N21
\e_disp4x7seg|e_clockDivider|counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \e_disp4x7seg|e_clockDivider|Add0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \e_disp4x7seg|e_clockDivider|counter\(10));

-- Location: LCCOMB_X2_Y9_N22
\e_disp4x7seg|e_clockDivider|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_disp4x7seg|e_clockDivider|Add0~22_combout\ = (\e_disp4x7seg|e_clockDivider|counter\(11) & (!\e_disp4x7seg|e_clockDivider|Add0~21\)) # (!\e_disp4x7seg|e_clockDivider|counter\(11) & ((\e_disp4x7seg|e_clockDivider|Add0~21\) # (GND)))
-- \e_disp4x7seg|e_clockDivider|Add0~23\ = CARRY((!\e_disp4x7seg|e_clockDivider|Add0~21\) # (!\e_disp4x7seg|e_clockDivider|counter\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \e_disp4x7seg|e_clockDivider|counter\(11),
	datad => VCC,
	cin => \e_disp4x7seg|e_clockDivider|Add0~21\,
	combout => \e_disp4x7seg|e_clockDivider|Add0~22_combout\,
	cout => \e_disp4x7seg|e_clockDivider|Add0~23\);

-- Location: FF_X2_Y9_N23
\e_disp4x7seg|e_clockDivider|counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \e_disp4x7seg|e_clockDivider|Add0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \e_disp4x7seg|e_clockDivider|counter\(11));

-- Location: LCCOMB_X2_Y9_N24
\e_disp4x7seg|e_clockDivider|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_disp4x7seg|e_clockDivider|Add0~24_combout\ = (\e_disp4x7seg|e_clockDivider|counter\(12) & (\e_disp4x7seg|e_clockDivider|Add0~23\ $ (GND))) # (!\e_disp4x7seg|e_clockDivider|counter\(12) & (!\e_disp4x7seg|e_clockDivider|Add0~23\ & VCC))
-- \e_disp4x7seg|e_clockDivider|Add0~25\ = CARRY((\e_disp4x7seg|e_clockDivider|counter\(12) & !\e_disp4x7seg|e_clockDivider|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \e_disp4x7seg|e_clockDivider|counter\(12),
	datad => VCC,
	cin => \e_disp4x7seg|e_clockDivider|Add0~23\,
	combout => \e_disp4x7seg|e_clockDivider|Add0~24_combout\,
	cout => \e_disp4x7seg|e_clockDivider|Add0~25\);

-- Location: FF_X2_Y9_N25
\e_disp4x7seg|e_clockDivider|counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \e_disp4x7seg|e_clockDivider|Add0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \e_disp4x7seg|e_clockDivider|counter\(12));

-- Location: LCCOMB_X2_Y9_N26
\e_disp4x7seg|e_clockDivider|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_disp4x7seg|e_clockDivider|Add0~26_combout\ = (\e_disp4x7seg|e_clockDivider|counter\(13) & (!\e_disp4x7seg|e_clockDivider|Add0~25\)) # (!\e_disp4x7seg|e_clockDivider|counter\(13) & ((\e_disp4x7seg|e_clockDivider|Add0~25\) # (GND)))
-- \e_disp4x7seg|e_clockDivider|Add0~27\ = CARRY((!\e_disp4x7seg|e_clockDivider|Add0~25\) # (!\e_disp4x7seg|e_clockDivider|counter\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \e_disp4x7seg|e_clockDivider|counter\(13),
	datad => VCC,
	cin => \e_disp4x7seg|e_clockDivider|Add0~25\,
	combout => \e_disp4x7seg|e_clockDivider|Add0~26_combout\,
	cout => \e_disp4x7seg|e_clockDivider|Add0~27\);

-- Location: LCCOMB_X1_Y9_N30
\e_disp4x7seg|e_clockDivider|counter~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_disp4x7seg|e_clockDivider|counter~5_combout\ = (!\e_disp4x7seg|e_clockDivider|Equal0~4_combout\ & \e_disp4x7seg|e_clockDivider|Add0~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \e_disp4x7seg|e_clockDivider|Equal0~4_combout\,
	datad => \e_disp4x7seg|e_clockDivider|Add0~26_combout\,
	combout => \e_disp4x7seg|e_clockDivider|counter~5_combout\);

-- Location: FF_X1_Y9_N31
\e_disp4x7seg|e_clockDivider|counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \e_disp4x7seg|e_clockDivider|counter~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \e_disp4x7seg|e_clockDivider|counter\(13));

-- Location: LCCOMB_X2_Y9_N28
\e_disp4x7seg|e_clockDivider|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_disp4x7seg|e_clockDivider|Add0~28_combout\ = (\e_disp4x7seg|e_clockDivider|counter\(14) & (\e_disp4x7seg|e_clockDivider|Add0~27\ $ (GND))) # (!\e_disp4x7seg|e_clockDivider|counter\(14) & (!\e_disp4x7seg|e_clockDivider|Add0~27\ & VCC))
-- \e_disp4x7seg|e_clockDivider|Add0~29\ = CARRY((\e_disp4x7seg|e_clockDivider|counter\(14) & !\e_disp4x7seg|e_clockDivider|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \e_disp4x7seg|e_clockDivider|counter\(14),
	datad => VCC,
	cin => \e_disp4x7seg|e_clockDivider|Add0~27\,
	combout => \e_disp4x7seg|e_clockDivider|Add0~28_combout\,
	cout => \e_disp4x7seg|e_clockDivider|Add0~29\);

-- Location: LCCOMB_X1_Y9_N6
\e_disp4x7seg|e_clockDivider|counter~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_disp4x7seg|e_clockDivider|counter~6_combout\ = (!\e_disp4x7seg|e_clockDivider|Equal0~4_combout\ & \e_disp4x7seg|e_clockDivider|Add0~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \e_disp4x7seg|e_clockDivider|Equal0~4_combout\,
	datad => \e_disp4x7seg|e_clockDivider|Add0~28_combout\,
	combout => \e_disp4x7seg|e_clockDivider|counter~6_combout\);

-- Location: FF_X1_Y9_N7
\e_disp4x7seg|e_clockDivider|counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \e_disp4x7seg|e_clockDivider|counter~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \e_disp4x7seg|e_clockDivider|counter\(14));

-- Location: LCCOMB_X2_Y9_N30
\e_disp4x7seg|e_clockDivider|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_disp4x7seg|e_clockDivider|Add0~30_combout\ = \e_disp4x7seg|e_clockDivider|counter\(15) $ (\e_disp4x7seg|e_clockDivider|Add0~29\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \e_disp4x7seg|e_clockDivider|counter\(15),
	cin => \e_disp4x7seg|e_clockDivider|Add0~29\,
	combout => \e_disp4x7seg|e_clockDivider|Add0~30_combout\);

-- Location: FF_X2_Y9_N31
\e_disp4x7seg|e_clockDivider|counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \e_disp4x7seg|e_clockDivider|Add0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \e_disp4x7seg|e_clockDivider|counter\(15));

-- Location: LCCOMB_X1_Y9_N26
\e_disp4x7seg|e_clockDivider|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_disp4x7seg|e_clockDivider|Equal0~3_combout\ = (\e_disp4x7seg|e_clockDivider|counter\(13) & (\e_disp4x7seg|e_clockDivider|counter\(14) & (!\e_disp4x7seg|e_clockDivider|counter\(15) & !\e_disp4x7seg|e_clockDivider|counter\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_disp4x7seg|e_clockDivider|counter\(13),
	datab => \e_disp4x7seg|e_clockDivider|counter\(14),
	datac => \e_disp4x7seg|e_clockDivider|counter\(15),
	datad => \e_disp4x7seg|e_clockDivider|counter\(12),
	combout => \e_disp4x7seg|e_clockDivider|Equal0~3_combout\);

-- Location: LCCOMB_X1_Y9_N24
\e_disp4x7seg|e_clockDivider|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_disp4x7seg|e_clockDivider|Equal0~2_combout\ = (\e_disp4x7seg|e_clockDivider|counter\(8) & (!\e_disp4x7seg|e_clockDivider|counter\(9) & (!\e_disp4x7seg|e_clockDivider|counter\(10) & !\e_disp4x7seg|e_clockDivider|counter\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_disp4x7seg|e_clockDivider|counter\(8),
	datab => \e_disp4x7seg|e_clockDivider|counter\(9),
	datac => \e_disp4x7seg|e_clockDivider|counter\(10),
	datad => \e_disp4x7seg|e_clockDivider|counter\(11),
	combout => \e_disp4x7seg|e_clockDivider|Equal0~2_combout\);

-- Location: LCCOMB_X1_Y9_N22
\e_disp4x7seg|e_clockDivider|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_disp4x7seg|e_clockDivider|Equal0~1_combout\ = (\e_disp4x7seg|e_clockDivider|counter\(7) & (!\e_disp4x7seg|e_clockDivider|counter\(4) & (!\e_disp4x7seg|e_clockDivider|counter\(6) & \e_disp4x7seg|e_clockDivider|counter\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_disp4x7seg|e_clockDivider|counter\(7),
	datab => \e_disp4x7seg|e_clockDivider|counter\(4),
	datac => \e_disp4x7seg|e_clockDivider|counter\(6),
	datad => \e_disp4x7seg|e_clockDivider|counter\(5),
	combout => \e_disp4x7seg|e_clockDivider|Equal0~1_combout\);

-- Location: LCCOMB_X1_Y9_N18
\e_disp4x7seg|e_clockDivider|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_disp4x7seg|e_clockDivider|Equal0~0_combout\ = (!\e_disp4x7seg|e_clockDivider|counter\(2) & (\e_disp4x7seg|e_clockDivider|counter\(3) & (!\e_disp4x7seg|e_clockDivider|counter\(0) & !\e_disp4x7seg|e_clockDivider|counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_disp4x7seg|e_clockDivider|counter\(2),
	datab => \e_disp4x7seg|e_clockDivider|counter\(3),
	datac => \e_disp4x7seg|e_clockDivider|counter\(0),
	datad => \e_disp4x7seg|e_clockDivider|counter\(1),
	combout => \e_disp4x7seg|e_clockDivider|Equal0~0_combout\);

-- Location: LCCOMB_X1_Y9_N20
\e_disp4x7seg|e_clockDivider|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_disp4x7seg|e_clockDivider|Equal0~4_combout\ = (\e_disp4x7seg|e_clockDivider|Equal0~3_combout\ & (\e_disp4x7seg|e_clockDivider|Equal0~2_combout\ & (\e_disp4x7seg|e_clockDivider|Equal0~1_combout\ & \e_disp4x7seg|e_clockDivider|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_disp4x7seg|e_clockDivider|Equal0~3_combout\,
	datab => \e_disp4x7seg|e_clockDivider|Equal0~2_combout\,
	datac => \e_disp4x7seg|e_clockDivider|Equal0~1_combout\,
	datad => \e_disp4x7seg|e_clockDivider|Equal0~0_combout\,
	combout => \e_disp4x7seg|e_clockDivider|Equal0~4_combout\);

-- Location: LCCOMB_X1_Y9_N2
\e_disp4x7seg|e_clockDivider|clock~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_disp4x7seg|e_clockDivider|clock~0_combout\ = \e_disp4x7seg|e_clockDivider|clock~q\ $ (\e_disp4x7seg|e_clockDivider|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_disp4x7seg|e_clockDivider|clock~q\,
	datad => \e_disp4x7seg|e_clockDivider|Equal0~4_combout\,
	combout => \e_disp4x7seg|e_clockDivider|clock~0_combout\);

-- Location: LCCOMB_X1_Y9_N28
\e_disp4x7seg|e_clockDivider|clock~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_disp4x7seg|e_clockDivider|clock~feeder_combout\ = \e_disp4x7seg|e_clockDivider|clock~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \e_disp4x7seg|e_clockDivider|clock~0_combout\,
	combout => \e_disp4x7seg|e_clockDivider|clock~feeder_combout\);

-- Location: FF_X1_Y9_N29
\e_disp4x7seg|e_clockDivider|clock\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \e_disp4x7seg|e_clockDivider|clock~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \e_disp4x7seg|e_clockDivider|clock~q\);

-- Location: CLKCTRL_G3
\e_disp4x7seg|e_clockDivider|clock~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \e_disp4x7seg|e_clockDivider|clock~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \e_disp4x7seg|e_clockDivider|clock~clkctrl_outclk\);

-- Location: LCCOMB_X11_Y16_N10
\e_disp4x7seg|digitSelect[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_disp4x7seg|digitSelect[0]~1_combout\ = !\e_disp4x7seg|digitSelect\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \e_disp4x7seg|digitSelect\(0),
	combout => \e_disp4x7seg|digitSelect[0]~1_combout\);

-- Location: FF_X11_Y16_N11
\e_disp4x7seg|digitSelect[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \e_disp4x7seg|e_clockDivider|clock~clkctrl_outclk\,
	d => \e_disp4x7seg|digitSelect[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \e_disp4x7seg|digitSelect\(0));

-- Location: LCCOMB_X30_Y13_N18
\prev_keyPress[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \prev_keyPress[2]~1_combout\ = !\in_keys[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \in_keys[2]~input_o\,
	combout => \prev_keyPress[2]~1_combout\);

-- Location: FF_X30_Y13_N19
\prev_keyPress[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \prev_keyPress[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => prev_keyPress(2));

-- Location: LCCOMB_X30_Y13_N8
\prev_keyPress[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \prev_keyPress[0]~0_combout\ = !\in_keys[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \in_keys[0]~input_o\,
	combout => \prev_keyPress[0]~0_combout\);

-- Location: FF_X30_Y13_N9
\prev_keyPress[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \prev_keyPress[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => prev_keyPress(0));

-- Location: LCCOMB_X30_Y13_N16
\nextState~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \nextState~20_combout\ = (\in_keys[2]~input_o\ & (!prev_keyPress(2) & ((!\in_keys[0]~input_o\) # (!prev_keyPress(0))))) # (!\in_keys[2]~input_o\ & (((!\in_keys[0]~input_o\) # (!prev_keyPress(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \in_keys[2]~input_o\,
	datab => prev_keyPress(2),
	datac => prev_keyPress(0),
	datad => \in_keys[0]~input_o\,
	combout => \nextState~20_combout\);

-- Location: LCCOMB_X13_Y6_N28
\prev_keyPress[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \prev_keyPress[1]~2_combout\ = !\in_keys[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \in_keys[1]~input_o\,
	combout => \prev_keyPress[1]~2_combout\);

-- Location: FF_X13_Y6_N29
\prev_keyPress[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \prev_keyPress[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => prev_keyPress(1));

-- Location: LCCOMB_X31_Y13_N28
\prev_keyPress[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \prev_keyPress[3]~3_combout\ = !\in_keys[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \in_keys[3]~input_o\,
	combout => \prev_keyPress[3]~3_combout\);

-- Location: FF_X31_Y13_N29
\prev_keyPress[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \prev_keyPress[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => prev_keyPress(3));

-- Location: LCCOMB_X31_Y13_N2
\logic~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic~43_combout\ = (prev_keyPress(3) & \in_keys[3]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => prev_keyPress(3),
	datad => \in_keys[3]~input_o\,
	combout => \logic~43_combout\);

-- Location: LCCOMB_X13_Y6_N30
\nextState~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \nextState~21_combout\ = (\nextState~20_combout\ & (!\logic~43_combout\ & ((!\in_keys[1]~input_o\) # (!prev_keyPress(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nextState~20_combout\,
	datab => prev_keyPress(1),
	datac => \in_keys[1]~input_o\,
	datad => \logic~43_combout\,
	combout => \nextState~21_combout\);

-- Location: LCCOMB_X13_Y15_N12
\ram_data[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram_data[2]~1_combout\ = (\currentState.TState_BCD2~q\) # ((\currentState.TState_SaveReg_PrepareAddress~q\ & !\currentState.TState_BCD1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_BCD2~q\,
	datac => \currentState.TState_SaveReg_PrepareAddress~q\,
	datad => \currentState.TState_BCD1~q\,
	combout => \ram_data[2]~1_combout\);

-- Location: LCCOMB_X10_Y19_N0
\regLoadSave_counter[0]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \regLoadSave_counter[0]~33_combout\ = regLoadSave_counter(0) $ (VCC)
-- \regLoadSave_counter[0]~34\ = CARRY(regLoadSave_counter(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => regLoadSave_counter(0),
	datad => VCC,
	combout => \regLoadSave_counter[0]~33_combout\,
	cout => \regLoadSave_counter[0]~34\);

-- Location: LCCOMB_X11_Y20_N12
\Selector20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector20~0_combout\ = (\currentState.TState_Draw_ReadLine~q\) # ((\nextState.TState_Draw_WriteLine~q\ & \Selector17~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \currentState.TState_Draw_ReadLine~q\,
	datac => \nextState.TState_Draw_WriteLine~q\,
	datad => \Selector17~3_combout\,
	combout => \Selector20~0_combout\);

-- Location: FF_X11_Y20_N13
\nextState.TState_Draw_WriteLine\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector20~0_combout\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nextState.TState_Draw_WriteLine~q\);

-- Location: LCCOMB_X9_Y21_N10
\nextState_delay[31]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nextState_delay[31]~4_combout\ = (\Equal0~9_combout\) # ((nextState_delay(31)) # (\logic~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Equal0~9_combout\,
	datac => nextState_delay(31),
	datad => \logic~42_combout\,
	combout => \nextState_delay[31]~4_combout\);

-- Location: FF_X10_Y20_N17
\currentState.TState_Draw_WriteLine\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \nextState.TState_Draw_WriteLine~q\,
	sload => VCC,
	ena => \nextState_delay[31]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \currentState.TState_Draw_WriteLine~q\);

-- Location: LCCOMB_X11_Y20_N24
\Selector21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector21~0_combout\ = (\currentState.TState_Draw_WriteLine~q\) # ((\nextState.TState_Draw_Increment~q\ & \Selector17~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_Draw_WriteLine~q\,
	datac => \nextState.TState_Draw_Increment~q\,
	datad => \Selector17~3_combout\,
	combout => \Selector21~0_combout\);

-- Location: FF_X11_Y20_N25
\nextState.TState_Draw_Increment\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector21~0_combout\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nextState.TState_Draw_Increment~q\);

-- Location: FF_X11_Y20_N29
\currentState.TState_Draw_Increment\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \nextState.TState_Draw_Increment~q\,
	sload => VCC,
	ena => \nextState_delay[31]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \currentState.TState_Draw_Increment~q\);

-- Location: LCCOMB_X8_Y17_N18
\Selector267~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector267~0_combout\ = (\Add34~52_combout\ & \currentState.TState_Draw_Increment~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add34~52_combout\,
	datad => \currentState.TState_Draw_Increment~q\,
	combout => \Selector267~0_combout\);

-- Location: LCCOMB_X18_Y10_N18
\current_opcode[9]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \current_opcode[9]~3_combout\ = !\e_ram|altsyncram_component|auto_generated|q_a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \e_ram|altsyncram_component|auto_generated|q_a\(1),
	combout => \current_opcode[9]~3_combout\);

-- Location: FF_X13_Y14_N3
\current_opcode[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \current_opcode[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => current_opcode(15));

-- Location: LCCOMB_X13_Y15_N0
\ram_data[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram_data[2]~4_combout\ = (\currentState.TState_SaveReg_PrepareAddress~q\ & !\currentState.TState_BCD1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \currentState.TState_SaveReg_PrepareAddress~q\,
	datad => \currentState.TState_BCD1~q\,
	combout => \ram_data[2]~4_combout\);

-- Location: LCCOMB_X30_Y13_N6
\logic~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic~53_combout\ = (prev_keyPress(2) & \in_keys[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => prev_keyPress(2),
	datad => \in_keys[2]~input_o\,
	combout => \logic~53_combout\);

-- Location: LCCOMB_X13_Y13_N16
\current_opcode[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \current_opcode[4]~4_combout\ = !\e_ram|altsyncram_component|auto_generated|q_a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \e_ram|altsyncram_component|auto_generated|q_a\(4),
	combout => \current_opcode[4]~4_combout\);

-- Location: FF_X11_Y20_N19
\currentState.TState_Fetch_StoreFirstByte\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \nextState.TState_Fetch_StoreFirstByte~q\,
	sload => VCC,
	ena => \nextState_delay[31]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \currentState.TState_Fetch_StoreFirstByte~q\);

-- Location: LCCOMB_X11_Y20_N6
\Selector16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector16~1_combout\ = (\currentState.TState_Fetch_StoreFirstByte~q\) # ((\nextState.TState_Fetch_StoreSecondByte~q\ & \Selector17~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \currentState.TState_Fetch_StoreFirstByte~q\,
	datac => \nextState.TState_Fetch_StoreSecondByte~q\,
	datad => \Selector17~3_combout\,
	combout => \Selector16~1_combout\);

-- Location: FF_X11_Y20_N7
\nextState.TState_Fetch_StoreSecondByte\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector16~1_combout\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nextState.TState_Fetch_StoreSecondByte~q\);

-- Location: FF_X11_Y20_N27
\currentState.TState_Fetch_StoreSecondByte\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \nextState.TState_Fetch_StoreSecondByte~q\,
	sload => VCC,
	ena => \nextState_delay[31]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \currentState.TState_Fetch_StoreSecondByte~q\);

-- Location: LCCOMB_X11_Y20_N10
\current_opcode[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \current_opcode[7]~1_combout\ = (!\nextState.TState_Fetch_ParseAndInitOpcode~q\ & (\currentState.TState_Fetch_StoreSecondByte~q\ & (\nextState.TState_Fetch_StoreSecondByte~q\ & !\nextState.TState_Fetch_StoreFirstByte~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nextState.TState_Fetch_ParseAndInitOpcode~q\,
	datab => \currentState.TState_Fetch_StoreSecondByte~q\,
	datac => \nextState.TState_Fetch_StoreSecondByte~q\,
	datad => \nextState.TState_Fetch_StoreFirstByte~q\,
	combout => \current_opcode[7]~1_combout\);

-- Location: LCCOMB_X10_Y13_N20
\nextState~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \nextState~29_combout\ = (current_opcode(15) & (!current_opcode(12) & (!current_opcode(13) & current_opcode(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(15),
	datab => current_opcode(12),
	datac => current_opcode(13),
	datad => current_opcode(14),
	combout => \nextState~29_combout\);

-- Location: LCCOMB_X11_Y17_N22
\nextState~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \nextState~27_combout\ = (!current_opcode(13) & (current_opcode(15) & (current_opcode(14) $ (!current_opcode(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(14),
	datab => current_opcode(13),
	datac => current_opcode(12),
	datad => current_opcode(15),
	combout => \nextState~27_combout\);

-- Location: FF_X13_Y13_N1
\current_opcode[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \current_opcode[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => current_opcode(2));

-- Location: FF_X13_Y13_N29
\current_opcode[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \current_opcode[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => current_opcode(0));

-- Location: FF_X13_Y13_N31
\current_opcode[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \current_opcode[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => current_opcode(5));

-- Location: FF_X13_Y13_N25
\current_opcode[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \current_opcode[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => current_opcode(6));

-- Location: LCCOMB_X13_Y13_N26
\Equal31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal31~1_combout\ = (!current_opcode(5) & (current_opcode(1) & !current_opcode(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(5),
	datac => current_opcode(1),
	datad => current_opcode(6),
	combout => \Equal31~1_combout\);

-- Location: LCCOMB_X13_Y13_N6
\Equal28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal28~0_combout\ = (!current_opcode(0) & (\Equal31~1_combout\ & current_opcode(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => current_opcode(0),
	datac => \Equal31~1_combout\,
	datad => current_opcode(3),
	combout => \Equal28~0_combout\);

-- Location: LCCOMB_X11_Y17_N14
\Equal28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal28~1_combout\ = (current_opcode(7) & (current_opcode(2) & (\Equal28~0_combout\ & !current_opcode(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(7),
	datab => current_opcode(2),
	datac => \Equal28~0_combout\,
	datad => current_opcode(4),
	combout => \Equal28~1_combout\);

-- Location: LCCOMB_X12_Y18_N16
\Equal14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal14~0_combout\ = (!current_opcode(2) & (!current_opcode(1) & !current_opcode(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(2),
	datac => current_opcode(1),
	datad => current_opcode(3),
	combout => \Equal14~0_combout\);

-- Location: LCCOMB_X13_Y13_N22
\Equal29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal29~0_combout\ = (!current_opcode(6) & (current_opcode(5) & current_opcode(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => current_opcode(6),
	datac => current_opcode(5),
	datad => current_opcode(0),
	combout => \Equal29~0_combout\);

-- Location: LCCOMB_X11_Y17_N24
\Equal29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal29~1_combout\ = (current_opcode(7) & (current_opcode(4) & (\Equal14~0_combout\ & \Equal29~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(7),
	datab => current_opcode(4),
	datac => \Equal14~0_combout\,
	datad => \Equal29~0_combout\,
	combout => \Equal29~1_combout\);

-- Location: LCCOMB_X11_Y17_N8
\nextState~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \nextState~28_combout\ = (\nextState~27_combout\ & (((!\Equal28~1_combout\ & !\Equal29~1_combout\)) # (!current_opcode(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nextState~27_combout\,
	datab => current_opcode(12),
	datac => \Equal28~1_combout\,
	datad => \Equal29~1_combout\,
	combout => \nextState~28_combout\);

-- Location: LCCOMB_X10_Y17_N22
\Selector23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector23~1_combout\ = (\nextState.TState_Call~q\ & ((\nextState~29_combout\ & ((\Selector22~0_combout\))) # (!\nextState~29_combout\ & (\nextState~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nextState~29_combout\,
	datab => \nextState.TState_Call~q\,
	datac => \nextState~28_combout\,
	datad => \Selector22~0_combout\,
	combout => \Selector23~1_combout\);

-- Location: LCCOMB_X10_Y15_N0
\cls_counter[0]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cls_counter[0]~32_combout\ = cls_counter(0) $ (VCC)
-- \cls_counter[0]~33\ = CARRY(cls_counter(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => cls_counter(0),
	datad => VCC,
	combout => \cls_counter[0]~32_combout\,
	cout => \cls_counter[0]~33\);

-- Location: LCCOMB_X12_Y12_N12
\Equal2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal2~3_combout\ = (current_opcode(7) & (current_opcode(9) & (!current_opcode(8) & !current_opcode(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(7),
	datab => current_opcode(9),
	datac => current_opcode(8),
	datad => current_opcode(10),
	combout => \Equal2~3_combout\);

-- Location: LCCOMB_X12_Y12_N18
\Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal2~2_combout\ = (!current_opcode(14) & (!current_opcode(15) & (current_opcode(12) & current_opcode(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(14),
	datab => current_opcode(15),
	datac => current_opcode(12),
	datad => current_opcode(13),
	combout => \Equal2~2_combout\);

-- Location: FF_X18_Y10_N27
\current_opcode[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \current_opcode[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => current_opcode(11));

-- Location: LCCOMB_X12_Y12_N28
\Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal2~1_combout\ = (current_opcode(6) & (current_opcode(4) & (!current_opcode(0) & current_opcode(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(6),
	datab => current_opcode(4),
	datac => current_opcode(0),
	datad => current_opcode(5),
	combout => \Equal2~1_combout\);

-- Location: LCCOMB_X12_Y12_N22
\Equal2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal2~4_combout\ = (\Equal2~3_combout\ & (\Equal2~2_combout\ & (!current_opcode(11) & \Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal2~3_combout\,
	datab => \Equal2~2_combout\,
	datac => current_opcode(11),
	datad => \Equal2~1_combout\,
	combout => \Equal2~4_combout\);

-- Location: LCCOMB_X12_Y18_N0
\Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal1~2_combout\ = ((current_opcode(1)) # ((current_opcode(2)) # (current_opcode(3)))) # (!\Equal2~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal2~4_combout\,
	datab => current_opcode(1),
	datac => current_opcode(2),
	datad => current_opcode(3),
	combout => \Equal1~2_combout\);

-- Location: LCCOMB_X12_Y18_N4
\cls_counter[31]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \cls_counter[31]~44_combout\ = (\logic~42_combout\ & ((\Selector28~0_combout\) # ((\currentState.TState_Fetch_ParseAndInitOpcode~q\ & !\Equal1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	datab => \Selector28~0_combout\,
	datac => \logic~42_combout\,
	datad => \Equal1~2_combout\,
	combout => \cls_counter[31]~44_combout\);

-- Location: FF_X10_Y15_N1
\cls_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \cls_counter[0]~32_combout\,
	sclr => \ALT_INV_currentState.TState_Cls~q\,
	ena => \cls_counter[31]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cls_counter(0));

-- Location: LCCOMB_X10_Y15_N2
\cls_counter[1]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cls_counter[1]~34_combout\ = (cls_counter(1) & (!\cls_counter[0]~33\)) # (!cls_counter(1) & ((\cls_counter[0]~33\) # (GND)))
-- \cls_counter[1]~35\ = CARRY((!\cls_counter[0]~33\) # (!cls_counter(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cls_counter(1),
	datad => VCC,
	cin => \cls_counter[0]~33\,
	combout => \cls_counter[1]~34_combout\,
	cout => \cls_counter[1]~35\);

-- Location: FF_X10_Y15_N3
\cls_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \cls_counter[1]~34_combout\,
	sclr => \ALT_INV_currentState.TState_Cls~q\,
	ena => \cls_counter[31]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cls_counter(1));

-- Location: LCCOMB_X10_Y15_N4
\cls_counter[2]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cls_counter[2]~36_combout\ = (cls_counter(2) & (\cls_counter[1]~35\ $ (GND))) # (!cls_counter(2) & (!\cls_counter[1]~35\ & VCC))
-- \cls_counter[2]~37\ = CARRY((cls_counter(2) & !\cls_counter[1]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cls_counter(2),
	datad => VCC,
	cin => \cls_counter[1]~35\,
	combout => \cls_counter[2]~36_combout\,
	cout => \cls_counter[2]~37\);

-- Location: FF_X10_Y15_N5
\cls_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \cls_counter[2]~36_combout\,
	sclr => \ALT_INV_currentState.TState_Cls~q\,
	ena => \cls_counter[31]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cls_counter(2));

-- Location: LCCOMB_X10_Y15_N6
\cls_counter[3]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cls_counter[3]~38_combout\ = (cls_counter(3) & (!\cls_counter[2]~37\)) # (!cls_counter(3) & ((\cls_counter[2]~37\) # (GND)))
-- \cls_counter[3]~39\ = CARRY((!\cls_counter[2]~37\) # (!cls_counter(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => cls_counter(3),
	datad => VCC,
	cin => \cls_counter[2]~37\,
	combout => \cls_counter[3]~38_combout\,
	cout => \cls_counter[3]~39\);

-- Location: FF_X10_Y15_N7
\cls_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \cls_counter[3]~38_combout\,
	sclr => \ALT_INV_currentState.TState_Cls~q\,
	ena => \cls_counter[31]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cls_counter(3));

-- Location: LCCOMB_X10_Y15_N8
\cls_counter[4]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cls_counter[4]~40_combout\ = (cls_counter(4) & (\cls_counter[3]~39\ $ (GND))) # (!cls_counter(4) & (!\cls_counter[3]~39\ & VCC))
-- \cls_counter[4]~41\ = CARRY((cls_counter(4) & !\cls_counter[3]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cls_counter(4),
	datad => VCC,
	cin => \cls_counter[3]~39\,
	combout => \cls_counter[4]~40_combout\,
	cout => \cls_counter[4]~41\);

-- Location: FF_X10_Y15_N9
\cls_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \cls_counter[4]~40_combout\,
	sclr => \ALT_INV_currentState.TState_Cls~q\,
	ena => \cls_counter[31]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cls_counter(4));

-- Location: LCCOMB_X10_Y15_N10
\cls_counter[5]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cls_counter[5]~42_combout\ = (cls_counter(5) & (!\cls_counter[4]~41\)) # (!cls_counter(5) & ((\cls_counter[4]~41\) # (GND)))
-- \cls_counter[5]~43\ = CARRY((!\cls_counter[4]~41\) # (!cls_counter(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => cls_counter(5),
	datad => VCC,
	cin => \cls_counter[4]~41\,
	combout => \cls_counter[5]~42_combout\,
	cout => \cls_counter[5]~43\);

-- Location: FF_X10_Y15_N11
\cls_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \cls_counter[5]~42_combout\,
	sclr => \ALT_INV_currentState.TState_Cls~q\,
	ena => \cls_counter[31]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cls_counter(5));

-- Location: LCCOMB_X10_Y15_N12
\cls_counter[6]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \cls_counter[6]~45_combout\ = (cls_counter(6) & (\cls_counter[5]~43\ $ (GND))) # (!cls_counter(6) & (!\cls_counter[5]~43\ & VCC))
-- \cls_counter[6]~46\ = CARRY((cls_counter(6) & !\cls_counter[5]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => cls_counter(6),
	datad => VCC,
	cin => \cls_counter[5]~43\,
	combout => \cls_counter[6]~45_combout\,
	cout => \cls_counter[6]~46\);

-- Location: FF_X10_Y15_N13
\cls_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \cls_counter[6]~45_combout\,
	sclr => \ALT_INV_currentState.TState_Cls~q\,
	ena => \cls_counter[31]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cls_counter(6));

-- Location: LCCOMB_X10_Y15_N14
\cls_counter[7]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \cls_counter[7]~47_combout\ = (cls_counter(7) & (!\cls_counter[6]~46\)) # (!cls_counter(7) & ((\cls_counter[6]~46\) # (GND)))
-- \cls_counter[7]~48\ = CARRY((!\cls_counter[6]~46\) # (!cls_counter(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cls_counter(7),
	datad => VCC,
	cin => \cls_counter[6]~46\,
	combout => \cls_counter[7]~47_combout\,
	cout => \cls_counter[7]~48\);

-- Location: FF_X10_Y15_N15
\cls_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \cls_counter[7]~47_combout\,
	sclr => \ALT_INV_currentState.TState_Cls~q\,
	ena => \cls_counter[31]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cls_counter(7));

-- Location: LCCOMB_X10_Y15_N16
\cls_counter[8]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \cls_counter[8]~49_combout\ = (cls_counter(8) & (\cls_counter[7]~48\ $ (GND))) # (!cls_counter(8) & (!\cls_counter[7]~48\ & VCC))
-- \cls_counter[8]~50\ = CARRY((cls_counter(8) & !\cls_counter[7]~48\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cls_counter(8),
	datad => VCC,
	cin => \cls_counter[7]~48\,
	combout => \cls_counter[8]~49_combout\,
	cout => \cls_counter[8]~50\);

-- Location: FF_X10_Y15_N17
\cls_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \cls_counter[8]~49_combout\,
	sclr => \ALT_INV_currentState.TState_Cls~q\,
	ena => \cls_counter[31]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cls_counter(8));

-- Location: LCCOMB_X10_Y15_N18
\cls_counter[9]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \cls_counter[9]~51_combout\ = (cls_counter(9) & (!\cls_counter[8]~50\)) # (!cls_counter(9) & ((\cls_counter[8]~50\) # (GND)))
-- \cls_counter[9]~52\ = CARRY((!\cls_counter[8]~50\) # (!cls_counter(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cls_counter(9),
	datad => VCC,
	cin => \cls_counter[8]~50\,
	combout => \cls_counter[9]~51_combout\,
	cout => \cls_counter[9]~52\);

-- Location: FF_X10_Y15_N19
\cls_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \cls_counter[9]~51_combout\,
	sclr => \ALT_INV_currentState.TState_Cls~q\,
	ena => \cls_counter[31]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cls_counter(9));

-- Location: LCCOMB_X10_Y15_N20
\cls_counter[10]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \cls_counter[10]~53_combout\ = (cls_counter(10) & (\cls_counter[9]~52\ $ (GND))) # (!cls_counter(10) & (!\cls_counter[9]~52\ & VCC))
-- \cls_counter[10]~54\ = CARRY((cls_counter(10) & !\cls_counter[9]~52\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cls_counter(10),
	datad => VCC,
	cin => \cls_counter[9]~52\,
	combout => \cls_counter[10]~53_combout\,
	cout => \cls_counter[10]~54\);

-- Location: FF_X10_Y15_N21
\cls_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \cls_counter[10]~53_combout\,
	sclr => \ALT_INV_currentState.TState_Cls~q\,
	ena => \cls_counter[31]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cls_counter(10));

-- Location: LCCOMB_X10_Y15_N22
\cls_counter[11]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \cls_counter[11]~55_combout\ = (cls_counter(11) & (!\cls_counter[10]~54\)) # (!cls_counter(11) & ((\cls_counter[10]~54\) # (GND)))
-- \cls_counter[11]~56\ = CARRY((!\cls_counter[10]~54\) # (!cls_counter(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => cls_counter(11),
	datad => VCC,
	cin => \cls_counter[10]~54\,
	combout => \cls_counter[11]~55_combout\,
	cout => \cls_counter[11]~56\);

-- Location: FF_X10_Y15_N23
\cls_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \cls_counter[11]~55_combout\,
	sclr => \ALT_INV_currentState.TState_Cls~q\,
	ena => \cls_counter[31]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cls_counter(11));

-- Location: LCCOMB_X10_Y15_N24
\cls_counter[12]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \cls_counter[12]~57_combout\ = (cls_counter(12) & (\cls_counter[11]~56\ $ (GND))) # (!cls_counter(12) & (!\cls_counter[11]~56\ & VCC))
-- \cls_counter[12]~58\ = CARRY((cls_counter(12) & !\cls_counter[11]~56\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cls_counter(12),
	datad => VCC,
	cin => \cls_counter[11]~56\,
	combout => \cls_counter[12]~57_combout\,
	cout => \cls_counter[12]~58\);

-- Location: FF_X10_Y15_N25
\cls_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \cls_counter[12]~57_combout\,
	sclr => \ALT_INV_currentState.TState_Cls~q\,
	ena => \cls_counter[31]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cls_counter(12));

-- Location: LCCOMB_X10_Y15_N26
\cls_counter[13]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \cls_counter[13]~59_combout\ = (cls_counter(13) & (!\cls_counter[12]~58\)) # (!cls_counter(13) & ((\cls_counter[12]~58\) # (GND)))
-- \cls_counter[13]~60\ = CARRY((!\cls_counter[12]~58\) # (!cls_counter(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => cls_counter(13),
	datad => VCC,
	cin => \cls_counter[12]~58\,
	combout => \cls_counter[13]~59_combout\,
	cout => \cls_counter[13]~60\);

-- Location: FF_X10_Y15_N27
\cls_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \cls_counter[13]~59_combout\,
	sclr => \ALT_INV_currentState.TState_Cls~q\,
	ena => \cls_counter[31]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cls_counter(13));

-- Location: LCCOMB_X10_Y15_N28
\cls_counter[14]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \cls_counter[14]~61_combout\ = (cls_counter(14) & (\cls_counter[13]~60\ $ (GND))) # (!cls_counter(14) & (!\cls_counter[13]~60\ & VCC))
-- \cls_counter[14]~62\ = CARRY((cls_counter(14) & !\cls_counter[13]~60\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cls_counter(14),
	datad => VCC,
	cin => \cls_counter[13]~60\,
	combout => \cls_counter[14]~61_combout\,
	cout => \cls_counter[14]~62\);

-- Location: FF_X10_Y15_N29
\cls_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \cls_counter[14]~61_combout\,
	sclr => \ALT_INV_currentState.TState_Cls~q\,
	ena => \cls_counter[31]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cls_counter(14));

-- Location: LCCOMB_X10_Y15_N30
\cls_counter[15]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \cls_counter[15]~63_combout\ = (cls_counter(15) & (!\cls_counter[14]~62\)) # (!cls_counter(15) & ((\cls_counter[14]~62\) # (GND)))
-- \cls_counter[15]~64\ = CARRY((!\cls_counter[14]~62\) # (!cls_counter(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => cls_counter(15),
	datad => VCC,
	cin => \cls_counter[14]~62\,
	combout => \cls_counter[15]~63_combout\,
	cout => \cls_counter[15]~64\);

-- Location: FF_X10_Y15_N31
\cls_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \cls_counter[15]~63_combout\,
	sclr => \ALT_INV_currentState.TState_Cls~q\,
	ena => \cls_counter[31]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cls_counter(15));

-- Location: LCCOMB_X10_Y14_N0
\cls_counter[16]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \cls_counter[16]~65_combout\ = (cls_counter(16) & (\cls_counter[15]~64\ $ (GND))) # (!cls_counter(16) & (!\cls_counter[15]~64\ & VCC))
-- \cls_counter[16]~66\ = CARRY((cls_counter(16) & !\cls_counter[15]~64\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cls_counter(16),
	datad => VCC,
	cin => \cls_counter[15]~64\,
	combout => \cls_counter[16]~65_combout\,
	cout => \cls_counter[16]~66\);

-- Location: FF_X10_Y14_N1
\cls_counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \cls_counter[16]~65_combout\,
	sclr => \ALT_INV_currentState.TState_Cls~q\,
	ena => \cls_counter[31]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cls_counter(16));

-- Location: LCCOMB_X10_Y14_N2
\cls_counter[17]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \cls_counter[17]~67_combout\ = (cls_counter(17) & (!\cls_counter[16]~66\)) # (!cls_counter(17) & ((\cls_counter[16]~66\) # (GND)))
-- \cls_counter[17]~68\ = CARRY((!\cls_counter[16]~66\) # (!cls_counter(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cls_counter(17),
	datad => VCC,
	cin => \cls_counter[16]~66\,
	combout => \cls_counter[17]~67_combout\,
	cout => \cls_counter[17]~68\);

-- Location: FF_X10_Y14_N3
\cls_counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \cls_counter[17]~67_combout\,
	sclr => \ALT_INV_currentState.TState_Cls~q\,
	ena => \cls_counter[31]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cls_counter(17));

-- Location: LCCOMB_X10_Y14_N4
\cls_counter[18]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \cls_counter[18]~69_combout\ = (cls_counter(18) & (\cls_counter[17]~68\ $ (GND))) # (!cls_counter(18) & (!\cls_counter[17]~68\ & VCC))
-- \cls_counter[18]~70\ = CARRY((cls_counter(18) & !\cls_counter[17]~68\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cls_counter(18),
	datad => VCC,
	cin => \cls_counter[17]~68\,
	combout => \cls_counter[18]~69_combout\,
	cout => \cls_counter[18]~70\);

-- Location: FF_X10_Y14_N5
\cls_counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \cls_counter[18]~69_combout\,
	sclr => \ALT_INV_currentState.TState_Cls~q\,
	ena => \cls_counter[31]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cls_counter(18));

-- Location: LCCOMB_X10_Y14_N6
\cls_counter[19]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \cls_counter[19]~71_combout\ = (cls_counter(19) & (!\cls_counter[18]~70\)) # (!cls_counter(19) & ((\cls_counter[18]~70\) # (GND)))
-- \cls_counter[19]~72\ = CARRY((!\cls_counter[18]~70\) # (!cls_counter(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => cls_counter(19),
	datad => VCC,
	cin => \cls_counter[18]~70\,
	combout => \cls_counter[19]~71_combout\,
	cout => \cls_counter[19]~72\);

-- Location: FF_X10_Y14_N7
\cls_counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \cls_counter[19]~71_combout\,
	sclr => \ALT_INV_currentState.TState_Cls~q\,
	ena => \cls_counter[31]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cls_counter(19));

-- Location: LCCOMB_X10_Y14_N8
\cls_counter[20]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \cls_counter[20]~73_combout\ = (cls_counter(20) & (\cls_counter[19]~72\ $ (GND))) # (!cls_counter(20) & (!\cls_counter[19]~72\ & VCC))
-- \cls_counter[20]~74\ = CARRY((cls_counter(20) & !\cls_counter[19]~72\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cls_counter(20),
	datad => VCC,
	cin => \cls_counter[19]~72\,
	combout => \cls_counter[20]~73_combout\,
	cout => \cls_counter[20]~74\);

-- Location: FF_X10_Y14_N9
\cls_counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \cls_counter[20]~73_combout\,
	sclr => \ALT_INV_currentState.TState_Cls~q\,
	ena => \cls_counter[31]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cls_counter(20));

-- Location: LCCOMB_X10_Y14_N10
\cls_counter[21]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \cls_counter[21]~75_combout\ = (cls_counter(21) & (!\cls_counter[20]~74\)) # (!cls_counter(21) & ((\cls_counter[20]~74\) # (GND)))
-- \cls_counter[21]~76\ = CARRY((!\cls_counter[20]~74\) # (!cls_counter(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => cls_counter(21),
	datad => VCC,
	cin => \cls_counter[20]~74\,
	combout => \cls_counter[21]~75_combout\,
	cout => \cls_counter[21]~76\);

-- Location: FF_X10_Y14_N11
\cls_counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \cls_counter[21]~75_combout\,
	sclr => \ALT_INV_currentState.TState_Cls~q\,
	ena => \cls_counter[31]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cls_counter(21));

-- Location: LCCOMB_X10_Y14_N12
\cls_counter[22]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \cls_counter[22]~77_combout\ = (cls_counter(22) & (\cls_counter[21]~76\ $ (GND))) # (!cls_counter(22) & (!\cls_counter[21]~76\ & VCC))
-- \cls_counter[22]~78\ = CARRY((cls_counter(22) & !\cls_counter[21]~76\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => cls_counter(22),
	datad => VCC,
	cin => \cls_counter[21]~76\,
	combout => \cls_counter[22]~77_combout\,
	cout => \cls_counter[22]~78\);

-- Location: FF_X10_Y14_N13
\cls_counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \cls_counter[22]~77_combout\,
	sclr => \ALT_INV_currentState.TState_Cls~q\,
	ena => \cls_counter[31]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cls_counter(22));

-- Location: LCCOMB_X10_Y14_N14
\cls_counter[23]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \cls_counter[23]~79_combout\ = (cls_counter(23) & (!\cls_counter[22]~78\)) # (!cls_counter(23) & ((\cls_counter[22]~78\) # (GND)))
-- \cls_counter[23]~80\ = CARRY((!\cls_counter[22]~78\) # (!cls_counter(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cls_counter(23),
	datad => VCC,
	cin => \cls_counter[22]~78\,
	combout => \cls_counter[23]~79_combout\,
	cout => \cls_counter[23]~80\);

-- Location: FF_X10_Y14_N15
\cls_counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \cls_counter[23]~79_combout\,
	sclr => \ALT_INV_currentState.TState_Cls~q\,
	ena => \cls_counter[31]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cls_counter(23));

-- Location: LCCOMB_X10_Y14_N16
\cls_counter[24]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \cls_counter[24]~81_combout\ = (cls_counter(24) & (\cls_counter[23]~80\ $ (GND))) # (!cls_counter(24) & (!\cls_counter[23]~80\ & VCC))
-- \cls_counter[24]~82\ = CARRY((cls_counter(24) & !\cls_counter[23]~80\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cls_counter(24),
	datad => VCC,
	cin => \cls_counter[23]~80\,
	combout => \cls_counter[24]~81_combout\,
	cout => \cls_counter[24]~82\);

-- Location: FF_X10_Y14_N17
\cls_counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \cls_counter[24]~81_combout\,
	sclr => \ALT_INV_currentState.TState_Cls~q\,
	ena => \cls_counter[31]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cls_counter(24));

-- Location: LCCOMB_X10_Y14_N18
\cls_counter[25]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \cls_counter[25]~83_combout\ = (cls_counter(25) & (!\cls_counter[24]~82\)) # (!cls_counter(25) & ((\cls_counter[24]~82\) # (GND)))
-- \cls_counter[25]~84\ = CARRY((!\cls_counter[24]~82\) # (!cls_counter(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cls_counter(25),
	datad => VCC,
	cin => \cls_counter[24]~82\,
	combout => \cls_counter[25]~83_combout\,
	cout => \cls_counter[25]~84\);

-- Location: FF_X10_Y14_N19
\cls_counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \cls_counter[25]~83_combout\,
	sclr => \ALT_INV_currentState.TState_Cls~q\,
	ena => \cls_counter[31]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cls_counter(25));

-- Location: LCCOMB_X10_Y14_N20
\cls_counter[26]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \cls_counter[26]~85_combout\ = (cls_counter(26) & (\cls_counter[25]~84\ $ (GND))) # (!cls_counter(26) & (!\cls_counter[25]~84\ & VCC))
-- \cls_counter[26]~86\ = CARRY((cls_counter(26) & !\cls_counter[25]~84\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cls_counter(26),
	datad => VCC,
	cin => \cls_counter[25]~84\,
	combout => \cls_counter[26]~85_combout\,
	cout => \cls_counter[26]~86\);

-- Location: FF_X10_Y14_N21
\cls_counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \cls_counter[26]~85_combout\,
	sclr => \ALT_INV_currentState.TState_Cls~q\,
	ena => \cls_counter[31]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cls_counter(26));

-- Location: LCCOMB_X10_Y14_N22
\cls_counter[27]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \cls_counter[27]~87_combout\ = (cls_counter(27) & (!\cls_counter[26]~86\)) # (!cls_counter(27) & ((\cls_counter[26]~86\) # (GND)))
-- \cls_counter[27]~88\ = CARRY((!\cls_counter[26]~86\) # (!cls_counter(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => cls_counter(27),
	datad => VCC,
	cin => \cls_counter[26]~86\,
	combout => \cls_counter[27]~87_combout\,
	cout => \cls_counter[27]~88\);

-- Location: FF_X10_Y14_N23
\cls_counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \cls_counter[27]~87_combout\,
	sclr => \ALT_INV_currentState.TState_Cls~q\,
	ena => \cls_counter[31]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cls_counter(27));

-- Location: LCCOMB_X10_Y14_N24
\cls_counter[28]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \cls_counter[28]~89_combout\ = (cls_counter(28) & (\cls_counter[27]~88\ $ (GND))) # (!cls_counter(28) & (!\cls_counter[27]~88\ & VCC))
-- \cls_counter[28]~90\ = CARRY((cls_counter(28) & !\cls_counter[27]~88\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cls_counter(28),
	datad => VCC,
	cin => \cls_counter[27]~88\,
	combout => \cls_counter[28]~89_combout\,
	cout => \cls_counter[28]~90\);

-- Location: FF_X10_Y14_N25
\cls_counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \cls_counter[28]~89_combout\,
	sclr => \ALT_INV_currentState.TState_Cls~q\,
	ena => \cls_counter[31]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cls_counter(28));

-- Location: LCCOMB_X10_Y14_N26
\cls_counter[29]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \cls_counter[29]~91_combout\ = (cls_counter(29) & (!\cls_counter[28]~90\)) # (!cls_counter(29) & ((\cls_counter[28]~90\) # (GND)))
-- \cls_counter[29]~92\ = CARRY((!\cls_counter[28]~90\) # (!cls_counter(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => cls_counter(29),
	datad => VCC,
	cin => \cls_counter[28]~90\,
	combout => \cls_counter[29]~91_combout\,
	cout => \cls_counter[29]~92\);

-- Location: FF_X10_Y14_N27
\cls_counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \cls_counter[29]~91_combout\,
	sclr => \ALT_INV_currentState.TState_Cls~q\,
	ena => \cls_counter[31]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cls_counter(29));

-- Location: LCCOMB_X10_Y14_N28
\cls_counter[30]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \cls_counter[30]~93_combout\ = (cls_counter(30) & (\cls_counter[29]~92\ $ (GND))) # (!cls_counter(30) & (!\cls_counter[29]~92\ & VCC))
-- \cls_counter[30]~94\ = CARRY((cls_counter(30) & !\cls_counter[29]~92\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cls_counter(30),
	datad => VCC,
	cin => \cls_counter[29]~92\,
	combout => \cls_counter[30]~93_combout\,
	cout => \cls_counter[30]~94\);

-- Location: FF_X10_Y14_N29
\cls_counter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \cls_counter[30]~93_combout\,
	sclr => \ALT_INV_currentState.TState_Cls~q\,
	ena => \cls_counter[31]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cls_counter(30));

-- Location: LCCOMB_X11_Y14_N24
\LessThan5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan5~6_combout\ = (cls_counter(27)) # ((cls_counter(28)) # ((cls_counter(26)) # (cls_counter(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => cls_counter(27),
	datab => cls_counter(28),
	datac => cls_counter(26),
	datad => cls_counter(25),
	combout => \LessThan5~6_combout\);

-- Location: LCCOMB_X11_Y14_N10
\LessThan5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan5~7_combout\ = (cls_counter(30)) # ((cls_counter(29)) # (\LessThan5~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => cls_counter(30),
	datac => cls_counter(29),
	datad => \LessThan5~6_combout\,
	combout => \LessThan5~7_combout\);

-- Location: LCCOMB_X11_Y14_N18
\LessThan5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan5~5_combout\ = (cls_counter(23)) # ((cls_counter(21)) # ((cls_counter(24)) # (cls_counter(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => cls_counter(23),
	datab => cls_counter(21),
	datac => cls_counter(24),
	datad => cls_counter(22),
	combout => \LessThan5~5_combout\);

-- Location: LCCOMB_X11_Y15_N12
\LessThan5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan5~1_combout\ = (cls_counter(9)) # ((cls_counter(11)) # ((cls_counter(12)) # (cls_counter(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => cls_counter(9),
	datab => cls_counter(11),
	datac => cls_counter(12),
	datad => cls_counter(10),
	combout => \LessThan5~1_combout\);

-- Location: LCCOMB_X11_Y14_N0
\LessThan5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan5~3_combout\ = (cls_counter(20)) # ((cls_counter(19)) # ((cls_counter(18)) # (cls_counter(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => cls_counter(20),
	datab => cls_counter(19),
	datac => cls_counter(18),
	datad => cls_counter(17),
	combout => \LessThan5~3_combout\);

-- Location: LCCOMB_X11_Y15_N22
\LessThan5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan5~0_combout\ = (cls_counter(6)) # ((cls_counter(5)) # ((cls_counter(8)) # (cls_counter(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => cls_counter(6),
	datab => cls_counter(5),
	datac => cls_counter(8),
	datad => cls_counter(7),
	combout => \LessThan5~0_combout\);

-- Location: LCCOMB_X11_Y15_N18
\LessThan5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan5~2_combout\ = (cls_counter(16)) # ((cls_counter(15)) # ((cls_counter(13)) # (cls_counter(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => cls_counter(16),
	datab => cls_counter(15),
	datac => cls_counter(13),
	datad => cls_counter(14),
	combout => \LessThan5~2_combout\);

-- Location: LCCOMB_X11_Y15_N16
\LessThan5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan5~4_combout\ = (\LessThan5~1_combout\) # ((\LessThan5~3_combout\) # ((\LessThan5~0_combout\) # (\LessThan5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan5~1_combout\,
	datab => \LessThan5~3_combout\,
	datac => \LessThan5~0_combout\,
	datad => \LessThan5~2_combout\,
	combout => \LessThan5~4_combout\);

-- Location: LCCOMB_X10_Y14_N30
\cls_counter[31]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \cls_counter[31]~95_combout\ = cls_counter(31) $ (\cls_counter[30]~94\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => cls_counter(31),
	cin => \cls_counter[30]~94\,
	combout => \cls_counter[31]~95_combout\);

-- Location: FF_X10_Y14_N31
\cls_counter[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \cls_counter[31]~95_combout\,
	sclr => \ALT_INV_currentState.TState_Cls~q\,
	ena => \cls_counter[31]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cls_counter(31));

-- Location: LCCOMB_X11_Y14_N4
\LessThan5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan5~8_combout\ = (!cls_counter(31) & ((\LessThan5~7_combout\) # ((\LessThan5~5_combout\) # (\LessThan5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan5~7_combout\,
	datab => \LessThan5~5_combout\,
	datac => \LessThan5~4_combout\,
	datad => cls_counter(31),
	combout => \LessThan5~8_combout\);

-- Location: LCCOMB_X10_Y17_N16
\Selector23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector23~0_combout\ = (!\LessThan5~8_combout\ & (\currentState.TState_Cls~q\ & \nextState.TState_Call~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan5~8_combout\,
	datab => \currentState.TState_Cls~q\,
	datad => \nextState.TState_Call~q\,
	combout => \Selector23~0_combout\);

-- Location: LCCOMB_X12_Y18_N22
\Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal2~0_combout\ = (current_opcode(2) & (current_opcode(1) & current_opcode(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(2),
	datac => current_opcode(1),
	datad => current_opcode(3),
	combout => \Equal2~0_combout\);

-- Location: LCCOMB_X12_Y18_N8
\Selector14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector14~0_combout\ = (\currentState.TState_Fetch_ParseAndInitOpcode~q\ & (((!\Equal14~0_combout\ & !\Equal2~0_combout\)) # (!\Equal2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal2~4_combout\,
	datab => \Equal14~0_combout\,
	datac => \Equal2~0_combout\,
	datad => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	combout => \Selector14~0_combout\);

-- Location: LCCOMB_X11_Y17_N28
\Selector23~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector23~2_combout\ = (!current_opcode(14) & (!current_opcode(13) & (current_opcode(12) & !current_opcode(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(14),
	datab => current_opcode(13),
	datac => current_opcode(12),
	datad => current_opcode(15),
	combout => \Selector23~2_combout\);

-- Location: LCCOMB_X10_Y17_N0
\Selector23~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector23~3_combout\ = (\Selector23~0_combout\) # ((\Selector14~0_combout\ & ((\Selector23~1_combout\) # (\Selector23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector23~1_combout\,
	datab => \Selector23~0_combout\,
	datac => \Selector14~0_combout\,
	datad => \Selector23~2_combout\,
	combout => \Selector23~3_combout\);

-- Location: FF_X10_Y17_N1
\nextState.TState_Call\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector23~3_combout\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nextState.TState_Call~q\);

-- Location: LCCOMB_X10_Y17_N24
\Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector18~0_combout\ = (\nextState~28_combout\) # ((\Selector22~0_combout\ & \nextState~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector22~0_combout\,
	datab => \nextState~28_combout\,
	datac => \nextState~29_combout\,
	combout => \Selector18~0_combout\);

-- Location: LCCOMB_X12_Y18_N10
\Equal2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal2~5_combout\ = (\Equal2~4_combout\ & (current_opcode(1) & (current_opcode(2) & current_opcode(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal2~4_combout\,
	datab => current_opcode(1),
	datac => current_opcode(2),
	datad => current_opcode(3),
	combout => \Equal2~5_combout\);

-- Location: LCCOMB_X12_Y18_N12
\Selector22~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector22~2_combout\ = (\Equal2~5_combout\) # ((\nextState.TState_Return~q\ & \Selector18~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nextState.TState_Return~q\,
	datac => \Selector18~0_combout\,
	datad => \Equal2~5_combout\,
	combout => \Selector22~2_combout\);

-- Location: LCCOMB_X12_Y18_N18
\Selector22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector22~1_combout\ = (\currentState.TState_Fetch_ParseAndInitOpcode~q\ & ((!\Equal2~4_combout\) # (!\Equal14~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Equal14~0_combout\,
	datac => \Equal2~4_combout\,
	datad => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	combout => \Selector22~1_combout\);

-- Location: LCCOMB_X12_Y18_N30
\Selector22~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector22~3_combout\ = (\Selector22~2_combout\ & ((\Selector22~1_combout\) # ((\Selector28~0_combout\ & \nextState.TState_Return~q\)))) # (!\Selector22~2_combout\ & (\Selector28~0_combout\ & (\nextState.TState_Return~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector22~2_combout\,
	datab => \Selector28~0_combout\,
	datac => \nextState.TState_Return~q\,
	datad => \Selector22~1_combout\,
	combout => \Selector22~3_combout\);

-- Location: FF_X12_Y18_N31
\nextState.TState_Return\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector22~3_combout\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nextState.TState_Return~q\);

-- Location: LCCOMB_X11_Y18_N2
\reg_i[10]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_i[10]~12_combout\ = (!\nextState.TState_Draw_Increment~q\ & (!\nextState.TState_LoadReg_PrepareAddress~q\ & (!\nextState.TState_Call~q\ & !\nextState.TState_Return~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nextState.TState_Draw_Increment~q\,
	datab => \nextState.TState_LoadReg_PrepareAddress~q\,
	datac => \nextState.TState_Call~q\,
	datad => \nextState.TState_Return~q\,
	combout => \reg_i[10]~12_combout\);

-- Location: LCCOMB_X11_Y19_N12
\Selector27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector27~0_combout\ = (\currentState.TState_SaveReg_PrepareAddress~q\) # ((\Selector17~3_combout\ & \nextState.TState_SaveReg_Store~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_SaveReg_PrepareAddress~q\,
	datab => \Selector17~3_combout\,
	datac => \nextState.TState_SaveReg_Store~q\,
	combout => \Selector27~0_combout\);

-- Location: FF_X11_Y19_N13
\nextState.TState_SaveReg_Store\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector27~0_combout\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nextState.TState_SaveReg_Store~q\);

-- Location: LCCOMB_X11_Y19_N16
\reg_i[10]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_i[10]~13_combout\ = (!\nextState.TState_SaveReg_Store~q\ & (!\nextState.TState_SaveReg_PrepareAddress~q\ & (!\nextState.TState_BCD1~q\ & !\nextState.TState_LoadReg_Store~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nextState.TState_SaveReg_Store~q\,
	datab => \nextState.TState_SaveReg_PrepareAddress~q\,
	datac => \nextState.TState_BCD1~q\,
	datad => \nextState.TState_LoadReg_Store~q\,
	combout => \reg_i[10]~13_combout\);

-- Location: LCCOMB_X11_Y19_N8
\reg_i[10]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_i[10]~11_combout\ = (\nextState.TState_Fetch_Begin~q\ & (!\nextState.TState_Cls~q\ & (!\nextState.TState_Draw_WriteLine~q\ & !\nextState.TState_Draw_ReadLine~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nextState.TState_Fetch_Begin~q\,
	datab => \nextState.TState_Cls~q\,
	datac => \nextState.TState_Draw_WriteLine~q\,
	datad => \nextState.TState_Draw_ReadLine~q\,
	combout => \reg_i[10]~11_combout\);

-- Location: LCCOMB_X11_Y19_N4
\reg_i[10]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_i[10]~14_combout\ = (\reg_i[10]~12_combout\ & (\reg_i[10]~13_combout\ & (!\nextState.TState_BCD2~q\ & \reg_i[10]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_i[10]~12_combout\,
	datab => \reg_i[10]~13_combout\,
	datac => \nextState.TState_BCD2~q\,
	datad => \reg_i[10]~11_combout\,
	combout => \reg_i[10]~14_combout\);

-- Location: LCCOMB_X11_Y20_N16
\current_opcode[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \current_opcode[7]~2_combout\ = (\current_opcode[7]~1_combout\ & (\reg_i[10]~14_combout\ & \Equal0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_opcode[7]~1_combout\,
	datac => \reg_i[10]~14_combout\,
	datad => \Equal0~10_combout\,
	combout => \current_opcode[7]~2_combout\);

-- Location: FF_X13_Y13_N17
\current_opcode[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \current_opcode[4]~4_combout\,
	ena => \current_opcode[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => current_opcode(4));

-- Location: LCCOMB_X13_Y13_N14
\Equal31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal31~0_combout\ = (current_opcode(0) & (!current_opcode(3) & current_opcode(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => current_opcode(0),
	datac => current_opcode(3),
	datad => current_opcode(2),
	combout => \Equal31~0_combout\);

-- Location: LCCOMB_X13_Y13_N12
\Equal33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal33~0_combout\ = (!current_opcode(1) & (\Equal31~0_combout\ & !current_opcode(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => current_opcode(1),
	datac => \Equal31~0_combout\,
	datad => current_opcode(7),
	combout => \Equal33~0_combout\);

-- Location: LCCOMB_X12_Y15_N8
\Equal33~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal33~1_combout\ = (current_opcode(4) & (\Equal33~0_combout\ & (current_opcode(6) & current_opcode(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(4),
	datab => \Equal33~0_combout\,
	datac => current_opcode(6),
	datad => current_opcode(5),
	combout => \Equal33~1_combout\);

-- Location: LCCOMB_X11_Y17_N2
\nextState~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \nextState~30_combout\ = (!current_opcode(12) & current_opcode(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => current_opcode(12),
	datac => current_opcode(14),
	combout => \nextState~30_combout\);

-- Location: LCCOMB_X11_Y18_N12
\nextState~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \nextState~31_combout\ = (\Selector16~0_combout\ & ((\nextState.TState_LoadReg_PrepareAddress~q\) # ((\Equal33~1_combout\ & \nextState~30_combout\)))) # (!\Selector16~0_combout\ & (((\Equal33~1_combout\ & \nextState~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector16~0_combout\,
	datab => \nextState.TState_LoadReg_PrepareAddress~q\,
	datac => \Equal33~1_combout\,
	datad => \nextState~30_combout\,
	combout => \nextState~31_combout\);

-- Location: LCCOMB_X11_Y18_N24
\Selector28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector28~1_combout\ = (!current_opcode(13) & (current_opcode(15) & \currentState.TState_Fetch_ParseAndInitOpcode~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(13),
	datab => current_opcode(15),
	datac => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	combout => \Selector28~1_combout\);

-- Location: LCCOMB_X10_Y19_N2
\regLoadSave_counter[1]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \regLoadSave_counter[1]~35_combout\ = (regLoadSave_counter(1) & (!\regLoadSave_counter[0]~34\)) # (!regLoadSave_counter(1) & ((\regLoadSave_counter[0]~34\) # (GND)))
-- \regLoadSave_counter[1]~36\ = CARRY((!\regLoadSave_counter[0]~34\) # (!regLoadSave_counter(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => regLoadSave_counter(1),
	datad => VCC,
	cin => \regLoadSave_counter[0]~34\,
	combout => \regLoadSave_counter[1]~35_combout\,
	cout => \regLoadSave_counter[1]~36\);

-- Location: LCCOMB_X10_Y19_N4
\regLoadSave_counter[2]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \regLoadSave_counter[2]~37_combout\ = (regLoadSave_counter(2) & (\regLoadSave_counter[1]~36\ $ (GND))) # (!regLoadSave_counter(2) & (!\regLoadSave_counter[1]~36\ & VCC))
-- \regLoadSave_counter[2]~38\ = CARRY((regLoadSave_counter(2) & !\regLoadSave_counter[1]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => regLoadSave_counter(2),
	datad => VCC,
	cin => \regLoadSave_counter[1]~36\,
	combout => \regLoadSave_counter[2]~37_combout\,
	cout => \regLoadSave_counter[2]~38\);

-- Location: FF_X10_Y19_N5
\regLoadSave_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regLoadSave_counter[2]~37_combout\,
	sclr => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	ena => \regLoadSave_counter[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => regLoadSave_counter(2));

-- Location: LCCOMB_X10_Y19_N6
\regLoadSave_counter[3]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \regLoadSave_counter[3]~39_combout\ = (regLoadSave_counter(3) & (!\regLoadSave_counter[2]~38\)) # (!regLoadSave_counter(3) & ((\regLoadSave_counter[2]~38\) # (GND)))
-- \regLoadSave_counter[3]~40\ = CARRY((!\regLoadSave_counter[2]~38\) # (!regLoadSave_counter(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(3),
	datad => VCC,
	cin => \regLoadSave_counter[2]~38\,
	combout => \regLoadSave_counter[3]~39_combout\,
	cout => \regLoadSave_counter[3]~40\);

-- Location: FF_X10_Y19_N7
\regLoadSave_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regLoadSave_counter[3]~39_combout\,
	sclr => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	ena => \regLoadSave_counter[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => regLoadSave_counter(3));

-- Location: LCCOMB_X10_Y19_N8
\regLoadSave_counter[4]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \regLoadSave_counter[4]~41_combout\ = (regLoadSave_counter(4) & (\regLoadSave_counter[3]~40\ $ (GND))) # (!regLoadSave_counter(4) & (!\regLoadSave_counter[3]~40\ & VCC))
-- \regLoadSave_counter[4]~42\ = CARRY((regLoadSave_counter(4) & !\regLoadSave_counter[3]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => regLoadSave_counter(4),
	datad => VCC,
	cin => \regLoadSave_counter[3]~40\,
	combout => \regLoadSave_counter[4]~41_combout\,
	cout => \regLoadSave_counter[4]~42\);

-- Location: FF_X10_Y19_N9
\regLoadSave_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regLoadSave_counter[4]~41_combout\,
	sclr => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	ena => \regLoadSave_counter[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => regLoadSave_counter(4));

-- Location: LCCOMB_X10_Y19_N10
\regLoadSave_counter[5]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \regLoadSave_counter[5]~43_combout\ = (regLoadSave_counter(5) & (!\regLoadSave_counter[4]~42\)) # (!regLoadSave_counter(5) & ((\regLoadSave_counter[4]~42\) # (GND)))
-- \regLoadSave_counter[5]~44\ = CARRY((!\regLoadSave_counter[4]~42\) # (!regLoadSave_counter(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(5),
	datad => VCC,
	cin => \regLoadSave_counter[4]~42\,
	combout => \regLoadSave_counter[5]~43_combout\,
	cout => \regLoadSave_counter[5]~44\);

-- Location: FF_X10_Y19_N11
\regLoadSave_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regLoadSave_counter[5]~43_combout\,
	sclr => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	ena => \regLoadSave_counter[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => regLoadSave_counter(5));

-- Location: LCCOMB_X10_Y19_N12
\regLoadSave_counter[6]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \regLoadSave_counter[6]~45_combout\ = (regLoadSave_counter(6) & (\regLoadSave_counter[5]~44\ $ (GND))) # (!regLoadSave_counter(6) & (!\regLoadSave_counter[5]~44\ & VCC))
-- \regLoadSave_counter[6]~46\ = CARRY((regLoadSave_counter(6) & !\regLoadSave_counter[5]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(6),
	datad => VCC,
	cin => \regLoadSave_counter[5]~44\,
	combout => \regLoadSave_counter[6]~45_combout\,
	cout => \regLoadSave_counter[6]~46\);

-- Location: FF_X10_Y19_N13
\regLoadSave_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regLoadSave_counter[6]~45_combout\,
	sclr => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	ena => \regLoadSave_counter[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => regLoadSave_counter(6));

-- Location: LCCOMB_X10_Y19_N14
\regLoadSave_counter[7]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \regLoadSave_counter[7]~47_combout\ = (regLoadSave_counter(7) & (!\regLoadSave_counter[6]~46\)) # (!regLoadSave_counter(7) & ((\regLoadSave_counter[6]~46\) # (GND)))
-- \regLoadSave_counter[7]~48\ = CARRY((!\regLoadSave_counter[6]~46\) # (!regLoadSave_counter(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => regLoadSave_counter(7),
	datad => VCC,
	cin => \regLoadSave_counter[6]~46\,
	combout => \regLoadSave_counter[7]~47_combout\,
	cout => \regLoadSave_counter[7]~48\);

-- Location: FF_X10_Y19_N15
\regLoadSave_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regLoadSave_counter[7]~47_combout\,
	sclr => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	ena => \regLoadSave_counter[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => regLoadSave_counter(7));

-- Location: LCCOMB_X10_Y19_N16
\regLoadSave_counter[8]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \regLoadSave_counter[8]~49_combout\ = (regLoadSave_counter(8) & (\regLoadSave_counter[7]~48\ $ (GND))) # (!regLoadSave_counter(8) & (!\regLoadSave_counter[7]~48\ & VCC))
-- \regLoadSave_counter[8]~50\ = CARRY((regLoadSave_counter(8) & !\regLoadSave_counter[7]~48\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => regLoadSave_counter(8),
	datad => VCC,
	cin => \regLoadSave_counter[7]~48\,
	combout => \regLoadSave_counter[8]~49_combout\,
	cout => \regLoadSave_counter[8]~50\);

-- Location: FF_X10_Y19_N17
\regLoadSave_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regLoadSave_counter[8]~49_combout\,
	sclr => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	ena => \regLoadSave_counter[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => regLoadSave_counter(8));

-- Location: LCCOMB_X10_Y19_N18
\regLoadSave_counter[9]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \regLoadSave_counter[9]~51_combout\ = (regLoadSave_counter(9) & (!\regLoadSave_counter[8]~50\)) # (!regLoadSave_counter(9) & ((\regLoadSave_counter[8]~50\) # (GND)))
-- \regLoadSave_counter[9]~52\ = CARRY((!\regLoadSave_counter[8]~50\) # (!regLoadSave_counter(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => regLoadSave_counter(9),
	datad => VCC,
	cin => \regLoadSave_counter[8]~50\,
	combout => \regLoadSave_counter[9]~51_combout\,
	cout => \regLoadSave_counter[9]~52\);

-- Location: FF_X10_Y19_N19
\regLoadSave_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regLoadSave_counter[9]~51_combout\,
	sclr => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	ena => \regLoadSave_counter[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => regLoadSave_counter(9));

-- Location: LCCOMB_X10_Y19_N20
\regLoadSave_counter[10]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \regLoadSave_counter[10]~53_combout\ = (regLoadSave_counter(10) & (\regLoadSave_counter[9]~52\ $ (GND))) # (!regLoadSave_counter(10) & (!\regLoadSave_counter[9]~52\ & VCC))
-- \regLoadSave_counter[10]~54\ = CARRY((regLoadSave_counter(10) & !\regLoadSave_counter[9]~52\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => regLoadSave_counter(10),
	datad => VCC,
	cin => \regLoadSave_counter[9]~52\,
	combout => \regLoadSave_counter[10]~53_combout\,
	cout => \regLoadSave_counter[10]~54\);

-- Location: FF_X10_Y19_N21
\regLoadSave_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regLoadSave_counter[10]~53_combout\,
	sclr => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	ena => \regLoadSave_counter[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => regLoadSave_counter(10));

-- Location: LCCOMB_X10_Y19_N22
\regLoadSave_counter[11]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \regLoadSave_counter[11]~55_combout\ = (regLoadSave_counter(11) & (!\regLoadSave_counter[10]~54\)) # (!regLoadSave_counter(11) & ((\regLoadSave_counter[10]~54\) # (GND)))
-- \regLoadSave_counter[11]~56\ = CARRY((!\regLoadSave_counter[10]~54\) # (!regLoadSave_counter(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(11),
	datad => VCC,
	cin => \regLoadSave_counter[10]~54\,
	combout => \regLoadSave_counter[11]~55_combout\,
	cout => \regLoadSave_counter[11]~56\);

-- Location: FF_X10_Y19_N23
\regLoadSave_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regLoadSave_counter[11]~55_combout\,
	sclr => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	ena => \regLoadSave_counter[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => regLoadSave_counter(11));

-- Location: LCCOMB_X10_Y19_N24
\regLoadSave_counter[12]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \regLoadSave_counter[12]~57_combout\ = (regLoadSave_counter(12) & (\regLoadSave_counter[11]~56\ $ (GND))) # (!regLoadSave_counter(12) & (!\regLoadSave_counter[11]~56\ & VCC))
-- \regLoadSave_counter[12]~58\ = CARRY((regLoadSave_counter(12) & !\regLoadSave_counter[11]~56\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => regLoadSave_counter(12),
	datad => VCC,
	cin => \regLoadSave_counter[11]~56\,
	combout => \regLoadSave_counter[12]~57_combout\,
	cout => \regLoadSave_counter[12]~58\);

-- Location: FF_X10_Y19_N25
\regLoadSave_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regLoadSave_counter[12]~57_combout\,
	sclr => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	ena => \regLoadSave_counter[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => regLoadSave_counter(12));

-- Location: LCCOMB_X10_Y19_N26
\regLoadSave_counter[13]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \regLoadSave_counter[13]~59_combout\ = (regLoadSave_counter(13) & (!\regLoadSave_counter[12]~58\)) # (!regLoadSave_counter(13) & ((\regLoadSave_counter[12]~58\) # (GND)))
-- \regLoadSave_counter[13]~60\ = CARRY((!\regLoadSave_counter[12]~58\) # (!regLoadSave_counter(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(13),
	datad => VCC,
	cin => \regLoadSave_counter[12]~58\,
	combout => \regLoadSave_counter[13]~59_combout\,
	cout => \regLoadSave_counter[13]~60\);

-- Location: FF_X10_Y19_N27
\regLoadSave_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regLoadSave_counter[13]~59_combout\,
	sclr => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	ena => \regLoadSave_counter[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => regLoadSave_counter(13));

-- Location: LCCOMB_X10_Y19_N28
\regLoadSave_counter[14]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \regLoadSave_counter[14]~61_combout\ = (regLoadSave_counter(14) & (\regLoadSave_counter[13]~60\ $ (GND))) # (!regLoadSave_counter(14) & (!\regLoadSave_counter[13]~60\ & VCC))
-- \regLoadSave_counter[14]~62\ = CARRY((regLoadSave_counter(14) & !\regLoadSave_counter[13]~60\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => regLoadSave_counter(14),
	datad => VCC,
	cin => \regLoadSave_counter[13]~60\,
	combout => \regLoadSave_counter[14]~61_combout\,
	cout => \regLoadSave_counter[14]~62\);

-- Location: FF_X10_Y19_N29
\regLoadSave_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regLoadSave_counter[14]~61_combout\,
	sclr => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	ena => \regLoadSave_counter[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => regLoadSave_counter(14));

-- Location: LCCOMB_X10_Y19_N30
\regLoadSave_counter[15]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \regLoadSave_counter[15]~63_combout\ = (regLoadSave_counter(15) & (!\regLoadSave_counter[14]~62\)) # (!regLoadSave_counter(15) & ((\regLoadSave_counter[14]~62\) # (GND)))
-- \regLoadSave_counter[15]~64\ = CARRY((!\regLoadSave_counter[14]~62\) # (!regLoadSave_counter(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(15),
	datad => VCC,
	cin => \regLoadSave_counter[14]~62\,
	combout => \regLoadSave_counter[15]~63_combout\,
	cout => \regLoadSave_counter[15]~64\);

-- Location: FF_X10_Y19_N31
\regLoadSave_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regLoadSave_counter[15]~63_combout\,
	sclr => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	ena => \regLoadSave_counter[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => regLoadSave_counter(15));

-- Location: LCCOMB_X10_Y18_N0
\regLoadSave_counter[16]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \regLoadSave_counter[16]~65_combout\ = (regLoadSave_counter(16) & (\regLoadSave_counter[15]~64\ $ (GND))) # (!regLoadSave_counter(16) & (!\regLoadSave_counter[15]~64\ & VCC))
-- \regLoadSave_counter[16]~66\ = CARRY((regLoadSave_counter(16) & !\regLoadSave_counter[15]~64\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => regLoadSave_counter(16),
	datad => VCC,
	cin => \regLoadSave_counter[15]~64\,
	combout => \regLoadSave_counter[16]~65_combout\,
	cout => \regLoadSave_counter[16]~66\);

-- Location: FF_X10_Y18_N1
\regLoadSave_counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regLoadSave_counter[16]~65_combout\,
	sclr => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	ena => \regLoadSave_counter[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => regLoadSave_counter(16));

-- Location: LCCOMB_X10_Y18_N2
\regLoadSave_counter[17]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \regLoadSave_counter[17]~67_combout\ = (regLoadSave_counter(17) & (!\regLoadSave_counter[16]~66\)) # (!regLoadSave_counter(17) & ((\regLoadSave_counter[16]~66\) # (GND)))
-- \regLoadSave_counter[17]~68\ = CARRY((!\regLoadSave_counter[16]~66\) # (!regLoadSave_counter(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => regLoadSave_counter(17),
	datad => VCC,
	cin => \regLoadSave_counter[16]~66\,
	combout => \regLoadSave_counter[17]~67_combout\,
	cout => \regLoadSave_counter[17]~68\);

-- Location: FF_X10_Y18_N3
\regLoadSave_counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regLoadSave_counter[17]~67_combout\,
	sclr => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	ena => \regLoadSave_counter[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => regLoadSave_counter(17));

-- Location: LCCOMB_X10_Y18_N4
\regLoadSave_counter[18]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \regLoadSave_counter[18]~69_combout\ = (regLoadSave_counter(18) & (\regLoadSave_counter[17]~68\ $ (GND))) # (!regLoadSave_counter(18) & (!\regLoadSave_counter[17]~68\ & VCC))
-- \regLoadSave_counter[18]~70\ = CARRY((regLoadSave_counter(18) & !\regLoadSave_counter[17]~68\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => regLoadSave_counter(18),
	datad => VCC,
	cin => \regLoadSave_counter[17]~68\,
	combout => \regLoadSave_counter[18]~69_combout\,
	cout => \regLoadSave_counter[18]~70\);

-- Location: FF_X10_Y18_N5
\regLoadSave_counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regLoadSave_counter[18]~69_combout\,
	sclr => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	ena => \regLoadSave_counter[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => regLoadSave_counter(18));

-- Location: LCCOMB_X10_Y18_N6
\regLoadSave_counter[19]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \regLoadSave_counter[19]~71_combout\ = (regLoadSave_counter(19) & (!\regLoadSave_counter[18]~70\)) # (!regLoadSave_counter(19) & ((\regLoadSave_counter[18]~70\) # (GND)))
-- \regLoadSave_counter[19]~72\ = CARRY((!\regLoadSave_counter[18]~70\) # (!regLoadSave_counter(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(19),
	datad => VCC,
	cin => \regLoadSave_counter[18]~70\,
	combout => \regLoadSave_counter[19]~71_combout\,
	cout => \regLoadSave_counter[19]~72\);

-- Location: FF_X10_Y18_N7
\regLoadSave_counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regLoadSave_counter[19]~71_combout\,
	sclr => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	ena => \regLoadSave_counter[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => regLoadSave_counter(19));

-- Location: LCCOMB_X10_Y18_N8
\regLoadSave_counter[20]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \regLoadSave_counter[20]~73_combout\ = (regLoadSave_counter(20) & (\regLoadSave_counter[19]~72\ $ (GND))) # (!regLoadSave_counter(20) & (!\regLoadSave_counter[19]~72\ & VCC))
-- \regLoadSave_counter[20]~74\ = CARRY((regLoadSave_counter(20) & !\regLoadSave_counter[19]~72\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => regLoadSave_counter(20),
	datad => VCC,
	cin => \regLoadSave_counter[19]~72\,
	combout => \regLoadSave_counter[20]~73_combout\,
	cout => \regLoadSave_counter[20]~74\);

-- Location: FF_X10_Y18_N9
\regLoadSave_counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regLoadSave_counter[20]~73_combout\,
	sclr => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	ena => \regLoadSave_counter[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => regLoadSave_counter(20));

-- Location: LCCOMB_X10_Y18_N10
\regLoadSave_counter[21]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \regLoadSave_counter[21]~75_combout\ = (regLoadSave_counter(21) & (!\regLoadSave_counter[20]~74\)) # (!regLoadSave_counter(21) & ((\regLoadSave_counter[20]~74\) # (GND)))
-- \regLoadSave_counter[21]~76\ = CARRY((!\regLoadSave_counter[20]~74\) # (!regLoadSave_counter(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(21),
	datad => VCC,
	cin => \regLoadSave_counter[20]~74\,
	combout => \regLoadSave_counter[21]~75_combout\,
	cout => \regLoadSave_counter[21]~76\);

-- Location: FF_X10_Y18_N11
\regLoadSave_counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regLoadSave_counter[21]~75_combout\,
	sclr => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	ena => \regLoadSave_counter[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => regLoadSave_counter(21));

-- Location: LCCOMB_X10_Y18_N12
\regLoadSave_counter[22]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \regLoadSave_counter[22]~77_combout\ = (regLoadSave_counter(22) & (\regLoadSave_counter[21]~76\ $ (GND))) # (!regLoadSave_counter(22) & (!\regLoadSave_counter[21]~76\ & VCC))
-- \regLoadSave_counter[22]~78\ = CARRY((regLoadSave_counter(22) & !\regLoadSave_counter[21]~76\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(22),
	datad => VCC,
	cin => \regLoadSave_counter[21]~76\,
	combout => \regLoadSave_counter[22]~77_combout\,
	cout => \regLoadSave_counter[22]~78\);

-- Location: FF_X10_Y18_N13
\regLoadSave_counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regLoadSave_counter[22]~77_combout\,
	sclr => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	ena => \regLoadSave_counter[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => regLoadSave_counter(22));

-- Location: LCCOMB_X10_Y18_N14
\regLoadSave_counter[23]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \regLoadSave_counter[23]~79_combout\ = (regLoadSave_counter(23) & (!\regLoadSave_counter[22]~78\)) # (!regLoadSave_counter(23) & ((\regLoadSave_counter[22]~78\) # (GND)))
-- \regLoadSave_counter[23]~80\ = CARRY((!\regLoadSave_counter[22]~78\) # (!regLoadSave_counter(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => regLoadSave_counter(23),
	datad => VCC,
	cin => \regLoadSave_counter[22]~78\,
	combout => \regLoadSave_counter[23]~79_combout\,
	cout => \regLoadSave_counter[23]~80\);

-- Location: FF_X10_Y18_N15
\regLoadSave_counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regLoadSave_counter[23]~79_combout\,
	sclr => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	ena => \regLoadSave_counter[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => regLoadSave_counter(23));

-- Location: LCCOMB_X10_Y18_N16
\regLoadSave_counter[24]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \regLoadSave_counter[24]~81_combout\ = (regLoadSave_counter(24) & (\regLoadSave_counter[23]~80\ $ (GND))) # (!regLoadSave_counter(24) & (!\regLoadSave_counter[23]~80\ & VCC))
-- \regLoadSave_counter[24]~82\ = CARRY((regLoadSave_counter(24) & !\regLoadSave_counter[23]~80\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => regLoadSave_counter(24),
	datad => VCC,
	cin => \regLoadSave_counter[23]~80\,
	combout => \regLoadSave_counter[24]~81_combout\,
	cout => \regLoadSave_counter[24]~82\);

-- Location: FF_X10_Y18_N17
\regLoadSave_counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regLoadSave_counter[24]~81_combout\,
	sclr => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	ena => \regLoadSave_counter[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => regLoadSave_counter(24));

-- Location: LCCOMB_X10_Y18_N18
\regLoadSave_counter[25]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \regLoadSave_counter[25]~83_combout\ = (regLoadSave_counter(25) & (!\regLoadSave_counter[24]~82\)) # (!regLoadSave_counter(25) & ((\regLoadSave_counter[24]~82\) # (GND)))
-- \regLoadSave_counter[25]~84\ = CARRY((!\regLoadSave_counter[24]~82\) # (!regLoadSave_counter(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => regLoadSave_counter(25),
	datad => VCC,
	cin => \regLoadSave_counter[24]~82\,
	combout => \regLoadSave_counter[25]~83_combout\,
	cout => \regLoadSave_counter[25]~84\);

-- Location: FF_X10_Y18_N19
\regLoadSave_counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regLoadSave_counter[25]~83_combout\,
	sclr => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	ena => \regLoadSave_counter[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => regLoadSave_counter(25));

-- Location: LCCOMB_X10_Y18_N20
\regLoadSave_counter[26]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \regLoadSave_counter[26]~85_combout\ = (regLoadSave_counter(26) & (\regLoadSave_counter[25]~84\ $ (GND))) # (!regLoadSave_counter(26) & (!\regLoadSave_counter[25]~84\ & VCC))
-- \regLoadSave_counter[26]~86\ = CARRY((regLoadSave_counter(26) & !\regLoadSave_counter[25]~84\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => regLoadSave_counter(26),
	datad => VCC,
	cin => \regLoadSave_counter[25]~84\,
	combout => \regLoadSave_counter[26]~85_combout\,
	cout => \regLoadSave_counter[26]~86\);

-- Location: FF_X10_Y18_N21
\regLoadSave_counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regLoadSave_counter[26]~85_combout\,
	sclr => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	ena => \regLoadSave_counter[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => regLoadSave_counter(26));

-- Location: LCCOMB_X10_Y18_N22
\regLoadSave_counter[27]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \regLoadSave_counter[27]~87_combout\ = (regLoadSave_counter(27) & (!\regLoadSave_counter[26]~86\)) # (!regLoadSave_counter(27) & ((\regLoadSave_counter[26]~86\) # (GND)))
-- \regLoadSave_counter[27]~88\ = CARRY((!\regLoadSave_counter[26]~86\) # (!regLoadSave_counter(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(27),
	datad => VCC,
	cin => \regLoadSave_counter[26]~86\,
	combout => \regLoadSave_counter[27]~87_combout\,
	cout => \regLoadSave_counter[27]~88\);

-- Location: FF_X10_Y18_N23
\regLoadSave_counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regLoadSave_counter[27]~87_combout\,
	sclr => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	ena => \regLoadSave_counter[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => regLoadSave_counter(27));

-- Location: LCCOMB_X9_Y18_N10
\LessThan15~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan15~9_combout\ = (!regLoadSave_counter(27) & (!regLoadSave_counter(25) & (!regLoadSave_counter(26) & !regLoadSave_counter(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(27),
	datab => regLoadSave_counter(25),
	datac => regLoadSave_counter(26),
	datad => regLoadSave_counter(24),
	combout => \LessThan15~9_combout\);

-- Location: LCCOMB_X9_Y18_N28
\LessThan15~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan15~8_combout\ = (!regLoadSave_counter(20) & (!regLoadSave_counter(23) & (!regLoadSave_counter(22) & !regLoadSave_counter(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(20),
	datab => regLoadSave_counter(23),
	datac => regLoadSave_counter(22),
	datad => regLoadSave_counter(21),
	combout => \LessThan15~8_combout\);

-- Location: LCCOMB_X10_Y18_N24
\regLoadSave_counter[28]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \regLoadSave_counter[28]~89_combout\ = (regLoadSave_counter(28) & (\regLoadSave_counter[27]~88\ $ (GND))) # (!regLoadSave_counter(28) & (!\regLoadSave_counter[27]~88\ & VCC))
-- \regLoadSave_counter[28]~90\ = CARRY((regLoadSave_counter(28) & !\regLoadSave_counter[27]~88\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => regLoadSave_counter(28),
	datad => VCC,
	cin => \regLoadSave_counter[27]~88\,
	combout => \regLoadSave_counter[28]~89_combout\,
	cout => \regLoadSave_counter[28]~90\);

-- Location: FF_X10_Y18_N25
\regLoadSave_counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regLoadSave_counter[28]~89_combout\,
	sclr => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	ena => \regLoadSave_counter[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => regLoadSave_counter(28));

-- Location: LCCOMB_X10_Y18_N26
\regLoadSave_counter[29]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \regLoadSave_counter[29]~91_combout\ = (regLoadSave_counter(29) & (!\regLoadSave_counter[28]~90\)) # (!regLoadSave_counter(29) & ((\regLoadSave_counter[28]~90\) # (GND)))
-- \regLoadSave_counter[29]~92\ = CARRY((!\regLoadSave_counter[28]~90\) # (!regLoadSave_counter(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(29),
	datad => VCC,
	cin => \regLoadSave_counter[28]~90\,
	combout => \regLoadSave_counter[29]~91_combout\,
	cout => \regLoadSave_counter[29]~92\);

-- Location: FF_X10_Y18_N27
\regLoadSave_counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regLoadSave_counter[29]~91_combout\,
	sclr => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	ena => \regLoadSave_counter[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => regLoadSave_counter(29));

-- Location: LCCOMB_X10_Y18_N28
\regLoadSave_counter[30]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \regLoadSave_counter[30]~93_combout\ = (regLoadSave_counter(30) & (\regLoadSave_counter[29]~92\ $ (GND))) # (!regLoadSave_counter(30) & (!\regLoadSave_counter[29]~92\ & VCC))
-- \regLoadSave_counter[30]~94\ = CARRY((regLoadSave_counter(30) & !\regLoadSave_counter[29]~92\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => regLoadSave_counter(30),
	datad => VCC,
	cin => \regLoadSave_counter[29]~92\,
	combout => \regLoadSave_counter[30]~93_combout\,
	cout => \regLoadSave_counter[30]~94\);

-- Location: FF_X10_Y18_N29
\regLoadSave_counter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regLoadSave_counter[30]~93_combout\,
	sclr => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	ena => \regLoadSave_counter[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => regLoadSave_counter(30));

-- Location: LCCOMB_X9_Y18_N4
\LessThan15~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan15~10_combout\ = (!regLoadSave_counter(30) & (!regLoadSave_counter(29) & !regLoadSave_counter(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => regLoadSave_counter(30),
	datac => regLoadSave_counter(29),
	datad => regLoadSave_counter(28),
	combout => \LessThan15~10_combout\);

-- Location: LCCOMB_X9_Y19_N28
\LessThan15~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan15~5_combout\ = (!regLoadSave_counter(13) & (!regLoadSave_counter(14) & (!regLoadSave_counter(15) & !regLoadSave_counter(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(13),
	datab => regLoadSave_counter(14),
	datac => regLoadSave_counter(15),
	datad => regLoadSave_counter(12),
	combout => \LessThan15~5_combout\);

-- Location: LCCOMB_X9_Y19_N24
\LessThan15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan15~3_combout\ = (!regLoadSave_counter(5) & (!regLoadSave_counter(6) & (!regLoadSave_counter(7) & !regLoadSave_counter(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(5),
	datab => regLoadSave_counter(6),
	datac => regLoadSave_counter(7),
	datad => regLoadSave_counter(4),
	combout => \LessThan15~3_combout\);

-- Location: LCCOMB_X9_Y19_N30
\LessThan15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan15~4_combout\ = (!regLoadSave_counter(9) & (!regLoadSave_counter(8) & (!regLoadSave_counter(10) & !regLoadSave_counter(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(9),
	datab => regLoadSave_counter(8),
	datac => regLoadSave_counter(10),
	datad => regLoadSave_counter(11),
	combout => \LessThan15~4_combout\);

-- Location: LCCOMB_X9_Y18_N12
\LessThan15~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan15~6_combout\ = (!regLoadSave_counter(18) & (!regLoadSave_counter(17) & (!regLoadSave_counter(16) & !regLoadSave_counter(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(18),
	datab => regLoadSave_counter(17),
	datac => regLoadSave_counter(16),
	datad => regLoadSave_counter(19),
	combout => \LessThan15~6_combout\);

-- Location: LCCOMB_X9_Y18_N18
\LessThan15~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan15~7_combout\ = (\LessThan15~5_combout\ & (\LessThan15~3_combout\ & (\LessThan15~4_combout\ & \LessThan15~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan15~5_combout\,
	datab => \LessThan15~3_combout\,
	datac => \LessThan15~4_combout\,
	datad => \LessThan15~6_combout\,
	combout => \LessThan15~7_combout\);

-- Location: LCCOMB_X9_Y18_N14
\LessThan15~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan15~11_combout\ = (\LessThan15~9_combout\ & (\LessThan15~8_combout\ & (\LessThan15~10_combout\ & \LessThan15~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan15~9_combout\,
	datab => \LessThan15~8_combout\,
	datac => \LessThan15~10_combout\,
	datad => \LessThan15~7_combout\,
	combout => \LessThan15~11_combout\);

-- Location: LCCOMB_X14_Y12_N12
\LessThan15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan15~0_combout\ = (current_opcode(9) & (current_opcode(8) & (!regLoadSave_counter(0) & !regLoadSave_counter(1)))) # (!current_opcode(9) & (((current_opcode(8) & !regLoadSave_counter(0))) # (!regLoadSave_counter(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(9),
	datab => current_opcode(8),
	datac => regLoadSave_counter(0),
	datad => regLoadSave_counter(1),
	combout => \LessThan15~0_combout\);

-- Location: LCCOMB_X14_Y12_N6
\LessThan15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan15~1_combout\ = (\LessThan15~0_combout\ & ((current_opcode(10)) # (!regLoadSave_counter(2)))) # (!\LessThan15~0_combout\ & (!regLoadSave_counter(2) & current_opcode(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan15~0_combout\,
	datac => regLoadSave_counter(2),
	datad => current_opcode(10),
	combout => \LessThan15~1_combout\);

-- Location: LCCOMB_X11_Y12_N0
\LessThan15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan15~2_combout\ = (current_opcode(11) & ((\LessThan15~1_combout\) # (!regLoadSave_counter(3)))) # (!current_opcode(11) & (!regLoadSave_counter(3) & \LessThan15~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(11),
	datac => regLoadSave_counter(3),
	datad => \LessThan15~1_combout\,
	combout => \LessThan15~2_combout\);

-- Location: LCCOMB_X10_Y18_N30
\regLoadSave_counter[31]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \regLoadSave_counter[31]~95_combout\ = regLoadSave_counter(31) $ (\regLoadSave_counter[30]~94\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(31),
	cin => \regLoadSave_counter[30]~94\,
	combout => \regLoadSave_counter[31]~95_combout\);

-- Location: FF_X10_Y18_N31
\regLoadSave_counter[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regLoadSave_counter[31]~95_combout\,
	sclr => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	ena => \regLoadSave_counter[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => regLoadSave_counter(31));

-- Location: LCCOMB_X11_Y18_N16
\LessThan15~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan15~12_combout\ = (regLoadSave_counter(31)) # ((\LessThan15~11_combout\ & \LessThan15~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LessThan15~11_combout\,
	datac => \LessThan15~2_combout\,
	datad => regLoadSave_counter(31),
	combout => \LessThan15~12_combout\);

-- Location: LCCOMB_X11_Y18_N22
\Selector24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector24~0_combout\ = (\Selector28~0_combout\ & ((\nextState.TState_LoadReg_PrepareAddress~q\) # ((\LessThan15~12_combout\ & \currentState.TState_LoadReg_Store~q\)))) # (!\Selector28~0_combout\ & (\LessThan15~12_combout\ & 
-- (\currentState.TState_LoadReg_Store~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector28~0_combout\,
	datab => \LessThan15~12_combout\,
	datac => \currentState.TState_LoadReg_Store~q\,
	datad => \nextState.TState_LoadReg_PrepareAddress~q\,
	combout => \Selector24~0_combout\);

-- Location: LCCOMB_X11_Y18_N28
\Selector24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector24~1_combout\ = (\Selector24~0_combout\) # ((\nextState~31_combout\ & \Selector28~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nextState~31_combout\,
	datab => \Selector28~1_combout\,
	datac => \Selector24~0_combout\,
	combout => \Selector24~1_combout\);

-- Location: FF_X11_Y18_N29
\nextState.TState_LoadReg_PrepareAddress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector24~1_combout\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nextState.TState_LoadReg_PrepareAddress~q\);

-- Location: FF_X11_Y19_N29
\currentState.TState_LoadReg_PrepareAddress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \nextState.TState_LoadReg_PrepareAddress~q\,
	sload => VCC,
	ena => \nextState_delay[31]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \currentState.TState_LoadReg_PrepareAddress~q\);

-- Location: LCCOMB_X11_Y19_N18
\Selector25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector25~0_combout\ = (\currentState.TState_LoadReg_PrepareAddress~q\) # ((\Selector17~3_combout\ & \nextState.TState_LoadReg_Store~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Selector17~3_combout\,
	datac => \nextState.TState_LoadReg_Store~q\,
	datad => \currentState.TState_LoadReg_PrepareAddress~q\,
	combout => \Selector25~0_combout\);

-- Location: FF_X11_Y19_N19
\nextState.TState_LoadReg_Store\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector25~0_combout\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nextState.TState_LoadReg_Store~q\);

-- Location: FF_X11_Y19_N21
\currentState.TState_LoadReg_Store\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \nextState.TState_LoadReg_Store~q\,
	sload => VCC,
	ena => \nextState_delay[31]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \currentState.TState_LoadReg_Store~q\);

-- Location: LCCOMB_X11_Y15_N2
\Equal3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal3~2_combout\ = (current_opcode(15) & (!current_opcode(14) & (current_opcode(12) & current_opcode(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(15),
	datab => current_opcode(14),
	datac => current_opcode(12),
	datad => current_opcode(13),
	combout => \Equal3~2_combout\);

-- Location: LCCOMB_X12_Y8_N8
\regs_generic[14][0]~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[14][0]~284_combout\ = (!\Decoder0~3_combout\ & (current_opcode(3) & (!\currentState.TState_LoadReg_Store~q\ & \Equal3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~3_combout\,
	datab => current_opcode(3),
	datac => \currentState.TState_LoadReg_Store~q\,
	datad => \Equal3~2_combout\,
	combout => \regs_generic[14][0]~284_combout\);

-- Location: LCCOMB_X11_Y15_N24
\regs_generic~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~38_combout\ = (current_opcode(14) & !current_opcode(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => current_opcode(14),
	datad => current_opcode(13),
	combout => \regs_generic~38_combout\);

-- Location: LCCOMB_X10_Y12_N14
\regs_generic~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~57_combout\ = (current_opcode(3) & (\regs_generic~38_combout\ & ((!current_opcode(15))))) # (!current_opcode(3) & ((\Equal3~2_combout\) # ((\regs_generic~38_combout\ & !current_opcode(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(3),
	datab => \regs_generic~38_combout\,
	datac => \Equal3~2_combout\,
	datad => current_opcode(15),
	combout => \regs_generic~57_combout\);

-- Location: LCCOMB_X6_Y11_N20
\Equal21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal21~0_combout\ = (current_opcode(1) & (current_opcode(2) & (!current_opcode(0) & current_opcode(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(1),
	datab => current_opcode(2),
	datac => current_opcode(0),
	datad => current_opcode(3),
	combout => \Equal21~0_combout\);

-- Location: LCCOMB_X11_Y15_N28
\Equal3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal3~3_combout\ = (current_opcode(15) & (current_opcode(14) & (current_opcode(12) & current_opcode(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(15),
	datab => current_opcode(14),
	datac => current_opcode(12),
	datad => current_opcode(13),
	combout => \Equal3~3_combout\);

-- Location: LCCOMB_X13_Y13_N20
\Equal31~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal31~2_combout\ = (!current_opcode(7) & (\Equal31~0_combout\ & (\Equal31~1_combout\ & current_opcode(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(7),
	datab => \Equal31~0_combout\,
	datac => \Equal31~1_combout\,
	datad => current_opcode(4),
	combout => \Equal31~2_combout\);

-- Location: LCCOMB_X12_Y14_N14
\regs_generic~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~55_combout\ = (\Equal3~3_combout\) # ((\Equal3~0_combout\ & \Equal31~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Equal3~0_combout\,
	datac => \Equal3~3_combout\,
	datad => \Equal31~2_combout\,
	combout => \regs_generic~55_combout\);

-- Location: LCCOMB_X13_Y13_N0
\Equal38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal38~0_combout\ = (\Equal28~0_combout\ & (current_opcode(4) & (!current_opcode(2) & !current_opcode(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal28~0_combout\,
	datab => current_opcode(4),
	datac => current_opcode(2),
	datad => current_opcode(7),
	combout => \Equal38~0_combout\);

-- Location: LCCOMB_X12_Y14_N24
\regs_generic~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~54_combout\ = (!\Equal31~2_combout\ & (\Equal3~0_combout\ & (!\Equal3~3_combout\ & \Equal38~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal31~2_combout\,
	datab => \Equal3~0_combout\,
	datac => \Equal3~3_combout\,
	datad => \Equal38~0_combout\,
	combout => \regs_generic~54_combout\);

-- Location: LCCOMB_X13_Y14_N4
\Equal3~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal3~13_combout\ = (!current_opcode(12) & (!current_opcode(14) & (current_opcode(15) & current_opcode(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(12),
	datab => current_opcode(14),
	datac => current_opcode(15),
	datad => current_opcode(13),
	combout => \Equal3~13_combout\);

-- Location: LCCOMB_X11_Y15_N20
\Equal3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal3~12_combout\ = (current_opcode(15) & (!current_opcode(14) & (current_opcode(12) & !current_opcode(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(15),
	datab => current_opcode(14),
	datac => current_opcode(12),
	datad => current_opcode(13),
	combout => \Equal3~12_combout\);

-- Location: LCCOMB_X13_Y14_N26
\regs_generic~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~53_combout\ = (!\Equal3~13_combout\ & !\Equal3~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Equal3~13_combout\,
	datac => \Equal3~12_combout\,
	combout => \regs_generic~53_combout\);

-- Location: LCCOMB_X12_Y8_N24
\regs_generic~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~72_combout\ = (\regs_generic~53_combout\ & ((\regs_generic~54_combout\) # ((\regs_generic~55_combout\ & \Decoder0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~55_combout\,
	datab => \regs_generic~54_combout\,
	datac => \regs_generic~53_combout\,
	datad => \Decoder0~3_combout\,
	combout => \regs_generic~72_combout\);

-- Location: LCCOMB_X12_Y8_N26
\regs_generic~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~281_combout\ = (!\regs_generic~57_combout\ & ((\Equal3~2_combout\ & (\Equal21~0_combout\)) # (!\Equal3~2_combout\ & ((\regs_generic~72_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~2_combout\,
	datab => \regs_generic~57_combout\,
	datac => \Equal21~0_combout\,
	datad => \regs_generic~72_combout\,
	combout => \regs_generic~281_combout\);

-- Location: LCCOMB_X12_Y17_N22
\Equal3~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal3~11_combout\ = (!current_opcode(13) & (!current_opcode(15) & (!current_opcode(14) & !current_opcode(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(13),
	datab => current_opcode(15),
	datac => current_opcode(14),
	datad => current_opcode(12),
	combout => \Equal3~11_combout\);

-- Location: LCCOMB_X12_Y17_N20
\Equal3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal3~10_combout\ = (!current_opcode(13) & (!current_opcode(15) & (!current_opcode(14) & current_opcode(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(13),
	datab => current_opcode(15),
	datac => current_opcode(14),
	datad => current_opcode(12),
	combout => \Equal3~10_combout\);

-- Location: LCCOMB_X12_Y18_N6
\reg_pc[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_pc[2]~4_combout\ = (!\Equal3~10_combout\ & ((!\Equal2~4_combout\) # (!\Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal2~0_combout\,
	datac => \Equal2~4_combout\,
	datad => \Equal3~10_combout\,
	combout => \reg_pc[2]~4_combout\);

-- Location: LCCOMB_X13_Y14_N28
\Equal3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal3~8_combout\ = (current_opcode(12) & (current_opcode(14) & (!current_opcode(15) & current_opcode(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(12),
	datab => current_opcode(14),
	datac => current_opcode(15),
	datad => current_opcode(13),
	combout => \Equal3~8_combout\);

-- Location: LCCOMB_X13_Y14_N14
\Equal3~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal3~9_combout\ = (!current_opcode(12) & (current_opcode(14) & (!current_opcode(15) & current_opcode(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(12),
	datab => current_opcode(14),
	datac => current_opcode(15),
	datad => current_opcode(13),
	combout => \Equal3~9_combout\);

-- Location: LCCOMB_X13_Y14_N12
\Equal3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal3~6_combout\ = (current_opcode(12) & (!current_opcode(14) & (!current_opcode(15) & current_opcode(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(12),
	datab => current_opcode(14),
	datac => current_opcode(15),
	datad => current_opcode(13),
	combout => \Equal3~6_combout\);

-- Location: LCCOMB_X13_Y14_N22
\Equal3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal3~7_combout\ = (!current_opcode(12) & (!current_opcode(14) & (!current_opcode(15) & current_opcode(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(12),
	datab => current_opcode(14),
	datac => current_opcode(15),
	datad => current_opcode(13),
	combout => \Equal3~7_combout\);

-- Location: LCCOMB_X13_Y18_N28
\regs_generic~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~49_combout\ = (!\Equal3~8_combout\ & (!\Equal3~9_combout\ & (!\Equal3~6_combout\ & !\Equal3~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~8_combout\,
	datab => \Equal3~9_combout\,
	datac => \Equal3~6_combout\,
	datad => \Equal3~7_combout\,
	combout => \regs_generic~49_combout\);

-- Location: LCCOMB_X13_Y18_N2
\regs_generic~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~50_combout\ = (\Equal1~2_combout\ & (!\Equal3~11_combout\ & (\reg_pc[2]~4_combout\ & \regs_generic~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal1~2_combout\,
	datab => \Equal3~11_combout\,
	datac => \reg_pc[2]~4_combout\,
	datad => \regs_generic~49_combout\,
	combout => \regs_generic~50_combout\);

-- Location: LCCOMB_X16_Y10_N8
\regs_generic[5][0]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[5][0]~189_combout\ = (\currentState.TState_Fetch_ParseAndInitOpcode~q\ & (!\currentState.TState_LoadReg_Store~q\ & \regs_generic~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	datac => \currentState.TState_LoadReg_Store~q\,
	datad => \regs_generic~50_combout\,
	combout => \regs_generic[5][0]~189_combout\);

-- Location: LCCOMB_X12_Y8_N4
\regs_generic[14][0]~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[14][0]~282_combout\ = (\regs_generic[5][0]~189_combout\ & ((\regs_generic~281_combout\) # ((\regs_generic~57_combout\ & \Decoder0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~281_combout\,
	datab => \regs_generic[5][0]~189_combout\,
	datac => \regs_generic~57_combout\,
	datad => \Decoder0~3_combout\,
	combout => \regs_generic[14][0]~282_combout\);

-- Location: LCCOMB_X14_Y12_N22
\Decoder9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder9~3_combout\ = (regLoadSave_counter(3) & (!regLoadSave_counter(0) & (regLoadSave_counter(2) & regLoadSave_counter(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(3),
	datab => regLoadSave_counter(0),
	datac => regLoadSave_counter(2),
	datad => regLoadSave_counter(1),
	combout => \Decoder9~3_combout\);

-- Location: LCCOMB_X12_Y8_N30
\regs_generic[14][0]~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[14][0]~283_combout\ = (\logic~42_combout\ & ((\regs_generic[14][0]~282_combout\) # ((\currentState.TState_LoadReg_Store~q\ & \Decoder9~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic~42_combout\,
	datab => \currentState.TState_LoadReg_Store~q\,
	datac => \regs_generic[14][0]~282_combout\,
	datad => \Decoder9~3_combout\,
	combout => \regs_generic[14][0]~283_combout\);

-- Location: LCCOMB_X13_Y6_N22
\regs_generic~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~180_combout\ = (\logic~43_combout\) # ((!\logic~53_combout\ & (prev_keyPress(1) & \in_keys[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic~53_combout\,
	datab => prev_keyPress(1),
	datac => \in_keys[1]~input_o\,
	datad => \logic~43_combout\,
	combout => \regs_generic~180_combout\);

-- Location: LCCOMB_X13_Y8_N22
\regs_generic~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~279_combout\ = (\Decoder0~3_combout\ & ((\regs_generic~180_combout\) # ((\nextState~20_combout\ & \regs_generic[14][0]~q\)))) # (!\Decoder0~3_combout\ & (((\regs_generic[14][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~3_combout\,
	datab => \nextState~20_combout\,
	datac => \regs_generic~180_combout\,
	datad => \regs_generic[14][0]~q\,
	combout => \regs_generic~279_combout\);

-- Location: LCCOMB_X13_Y7_N16
\reg_delay[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_delay[0]~11_combout\ = reg_delay(0) $ (VCC)
-- \reg_delay[0]~12\ = CARRY(reg_delay(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => reg_delay(0),
	datad => VCC,
	combout => \reg_delay[0]~11_combout\,
	cout => \reg_delay[0]~12\);

-- Location: LCCOMB_X12_Y14_N2
\Equal32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal32~0_combout\ = (!current_opcode(6) & (!current_opcode(4) & (!current_opcode(5) & \Equal33~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(6),
	datab => current_opcode(4),
	datac => current_opcode(5),
	datad => \Equal33~0_combout\,
	combout => \Equal32~0_combout\);

-- Location: LCCOMB_X12_Y14_N26
\reg_delay~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_delay~30_combout\ = (\currentState.TState_Fetch_ParseAndInitOpcode~q\ & (\Equal32~0_combout\ & (\Equal3~0_combout\ & \logic~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	datab => \Equal32~0_combout\,
	datac => \Equal3~0_combout\,
	datad => \logic~42_combout\,
	combout => \reg_delay~30_combout\);

-- Location: LCCOMB_X13_Y7_N18
\reg_delay[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_delay[1]~13_combout\ = (reg_delay(1) & (\reg_delay[0]~12\ & VCC)) # (!reg_delay(1) & (!\reg_delay[0]~12\))
-- \reg_delay[1]~14\ = CARRY((!reg_delay(1) & !\reg_delay[0]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => reg_delay(1),
	datad => VCC,
	cin => \reg_delay[0]~12\,
	combout => \reg_delay[1]~13_combout\,
	cout => \reg_delay[1]~14\);

-- Location: FF_X13_Y7_N19
\reg_delay[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \reg_delay[1]~13_combout\,
	asdata => \Mux35~9_combout\,
	sload => \reg_delay~30_combout\,
	ena => \reg_delay[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => reg_delay(1));

-- Location: LCCOMB_X13_Y7_N20
\reg_delay[2]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_delay[2]~15_combout\ = (reg_delay(2) & ((GND) # (!\reg_delay[1]~14\))) # (!reg_delay(2) & (\reg_delay[1]~14\ $ (GND)))
-- \reg_delay[2]~16\ = CARRY((reg_delay(2)) # (!\reg_delay[1]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => reg_delay(2),
	datad => VCC,
	cin => \reg_delay[1]~14\,
	combout => \reg_delay[2]~15_combout\,
	cout => \reg_delay[2]~16\);

-- Location: LCCOMB_X11_Y15_N6
\Equal3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal3~5_combout\ = (!current_opcode(15) & (current_opcode(14) & (!current_opcode(12) & !current_opcode(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(15),
	datab => current_opcode(14),
	datac => current_opcode(12),
	datad => current_opcode(13),
	combout => \Equal3~5_combout\);

-- Location: LCCOMB_X10_Y11_N10
\Add6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add6~0_combout\ = (\Mux36~9_combout\ & (current_opcode(0) $ (VCC))) # (!\Mux36~9_combout\ & (current_opcode(0) & VCC))
-- \Add6~1\ = CARRY((\Mux36~9_combout\ & current_opcode(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datab => current_opcode(0),
	datad => VCC,
	combout => \Add6~0_combout\,
	cout => \Add6~1\);

-- Location: LCCOMB_X10_Y11_N12
\Add6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add6~2_combout\ = (current_opcode(1) & ((\Mux35~9_combout\ & (\Add6~1\ & VCC)) # (!\Mux35~9_combout\ & (!\Add6~1\)))) # (!current_opcode(1) & ((\Mux35~9_combout\ & (!\Add6~1\)) # (!\Mux35~9_combout\ & ((\Add6~1\) # (GND)))))
-- \Add6~3\ = CARRY((current_opcode(1) & (!\Mux35~9_combout\ & !\Add6~1\)) # (!current_opcode(1) & ((!\Add6~1\) # (!\Mux35~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(1),
	datab => \Mux35~9_combout\,
	datad => VCC,
	cin => \Add6~1\,
	combout => \Add6~2_combout\,
	cout => \Add6~3\);

-- Location: LCCOMB_X10_Y11_N14
\Add6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add6~4_combout\ = ((\Mux34~9_combout\ $ (current_opcode(2) $ (!\Add6~3\)))) # (GND)
-- \Add6~5\ = CARRY((\Mux34~9_combout\ & ((current_opcode(2)) # (!\Add6~3\))) # (!\Mux34~9_combout\ & (current_opcode(2) & !\Add6~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datab => current_opcode(2),
	datad => VCC,
	cin => \Add6~3\,
	combout => \Add6~4_combout\,
	cout => \Add6~5\);

-- Location: LCCOMB_X11_Y12_N22
\rnd_counter[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_counter[0]~21_combout\ = !rnd_counter(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => rnd_counter(0),
	combout => \rnd_counter[0]~21_combout\);

-- Location: FF_X11_Y12_N23
\rnd_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \rnd_counter[0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rnd_counter(0));

-- Location: LCCOMB_X12_Y11_N6
\rnd_counter[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_counter[1]~7_combout\ = (rnd_counter(1) & (rnd_counter(0) $ (VCC))) # (!rnd_counter(1) & (rnd_counter(0) & VCC))
-- \rnd_counter[1]~8\ = CARRY((rnd_counter(1) & rnd_counter(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rnd_counter(1),
	datab => rnd_counter(0),
	datad => VCC,
	combout => \rnd_counter[1]~7_combout\,
	cout => \rnd_counter[1]~8\);

-- Location: FF_X12_Y11_N7
\rnd_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \rnd_counter[1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rnd_counter(1));

-- Location: LCCOMB_X12_Y11_N8
\rnd_counter[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_counter[2]~9_combout\ = (rnd_counter(2) & (!\rnd_counter[1]~8\)) # (!rnd_counter(2) & ((\rnd_counter[1]~8\) # (GND)))
-- \rnd_counter[2]~10\ = CARRY((!\rnd_counter[1]~8\) # (!rnd_counter(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => rnd_counter(2),
	datad => VCC,
	cin => \rnd_counter[1]~8\,
	combout => \rnd_counter[2]~9_combout\,
	cout => \rnd_counter[2]~10\);

-- Location: FF_X12_Y11_N9
\rnd_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \rnd_counter[2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rnd_counter(2));

-- Location: LCCOMB_X13_Y14_N6
\Equal3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal3~4_combout\ = (current_opcode(12) & (current_opcode(14) & (!current_opcode(15) & !current_opcode(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(12),
	datab => current_opcode(14),
	datac => current_opcode(15),
	datad => current_opcode(13),
	combout => \Equal3~4_combout\);

-- Location: LCCOMB_X12_Y11_N24
\Selector259~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector259~6_combout\ = (current_opcode(2) & ((\Equal3~4_combout\) # ((\Equal3~3_combout\ & rnd_counter(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(2),
	datab => \Equal3~3_combout\,
	datac => rnd_counter(2),
	datad => \Equal3~4_combout\,
	combout => \Selector259~6_combout\);

-- Location: LCCOMB_X18_Y12_N22
\regs_generic[12][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[12][2]~feeder_combout\ = \Selector259~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector259~5_combout\,
	combout => \regs_generic[12][2]~feeder_combout\);

-- Location: LCCOMB_X12_Y12_N10
\regs_generic~445\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~445_combout\ = (current_opcode(14) & ((current_opcode(15)) # ((current_opcode(13))))) # (!current_opcode(14) & (((!current_opcode(13)) # (!current_opcode(12))) # (!current_opcode(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(14),
	datab => current_opcode(15),
	datac => current_opcode(12),
	datad => current_opcode(13),
	combout => \regs_generic~445_combout\);

-- Location: LCCOMB_X16_Y10_N18
\regs_generic[5][0]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[5][0]~51_combout\ = (\currentState.TState_Fetch_ParseAndInitOpcode~q\ & \regs_generic~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	datad => \regs_generic~50_combout\,
	combout => \regs_generic[5][0]~51_combout\);

-- Location: LCCOMB_X11_Y11_N16
\regs_generic~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~47_combout\ = (!\Equal3~5_combout\ & (!\Equal3~2_combout\ & !\Equal3~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~5_combout\,
	datac => \Equal3~2_combout\,
	datad => \Equal3~4_combout\,
	combout => \regs_generic~47_combout\);

-- Location: LCCOMB_X12_Y10_N24
\regs_generic[12][6]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[12][6]~48_combout\ = (!\Equal3~3_combout\ & (\regs_generic~47_combout\ & !\Equal31~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Equal3~3_combout\,
	datac => \regs_generic~47_combout\,
	datad => \Equal31~2_combout\,
	combout => \regs_generic[12][6]~48_combout\);

-- Location: LCCOMB_X12_Y12_N20
\Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder0~0_combout\ = (current_opcode(11) & (current_opcode(9) & (!current_opcode(8) & current_opcode(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(11),
	datab => current_opcode(9),
	datac => current_opcode(8),
	datad => current_opcode(10),
	combout => \Decoder0~0_combout\);

-- Location: LCCOMB_X11_Y12_N18
\regs_generic[12][6]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[12][6]~52_combout\ = ((\regs_generic[12][6]~48_combout\ & ((\nextState~21_combout\) # (!\Decoder0~0_combout\)))) # (!\regs_generic[5][0]~51_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[5][0]~51_combout\,
	datab => \regs_generic[12][6]~48_combout\,
	datac => \Decoder0~0_combout\,
	datad => \nextState~21_combout\,
	combout => \regs_generic[12][6]~52_combout\);

-- Location: LCCOMB_X11_Y12_N8
\regs_generic~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~58_combout\ = (\Decoder0~0_combout\ & ((\regs_generic~57_combout\) # ((\Equal21~0_combout\ & \Equal3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal21~0_combout\,
	datab => \Equal3~2_combout\,
	datac => \Decoder0~0_combout\,
	datad => \regs_generic~57_combout\,
	combout => \regs_generic~58_combout\);

-- Location: LCCOMB_X10_Y12_N24
\regs_generic~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~56_combout\ = (\regs_generic~53_combout\ & ((\regs_generic~54_combout\) # ((\regs_generic~55_combout\ & \Decoder0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~55_combout\,
	datab => \Decoder0~0_combout\,
	datac => \regs_generic~53_combout\,
	datad => \regs_generic~54_combout\,
	combout => \regs_generic~56_combout\);

-- Location: LCCOMB_X11_Y12_N6
\regs_generic[12][6]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[12][6]~59_combout\ = (\regs_generic[12][6]~52_combout\) # ((!\regs_generic~58_combout\ & ((!\regs_generic~56_combout\) # (!\regs_generic~445_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~445_combout\,
	datab => \regs_generic[12][6]~52_combout\,
	datac => \regs_generic~58_combout\,
	datad => \regs_generic~56_combout\,
	combout => \regs_generic[12][6]~59_combout\);

-- Location: LCCOMB_X14_Y12_N24
\Decoder9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder9~0_combout\ = (regLoadSave_counter(3) & (!regLoadSave_counter(0) & (regLoadSave_counter(2) & !regLoadSave_counter(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(3),
	datab => regLoadSave_counter(0),
	datac => regLoadSave_counter(2),
	datad => regLoadSave_counter(1),
	combout => \Decoder9~0_combout\);

-- Location: LCCOMB_X18_Y12_N20
\regs_generic[12][4]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[12][4]~60_combout\ = (\logic~42_combout\ & (((\currentState.TState_LoadReg_Store~q\ & \Decoder9~0_combout\)) # (!\regs_generic[12][6]~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic~42_combout\,
	datab => \regs_generic[12][6]~59_combout\,
	datac => \currentState.TState_LoadReg_Store~q\,
	datad => \Decoder9~0_combout\,
	combout => \regs_generic[12][4]~60_combout\);

-- Location: FF_X18_Y12_N23
\regs_generic[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[12][2]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(2),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[12][4]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[12][2]~q\);

-- Location: LCCOMB_X17_Y14_N6
\regs_generic[13][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[13][2]~feeder_combout\ = \Selector259~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector259~5_combout\,
	combout => \regs_generic[13][2]~feeder_combout\);

-- Location: LCCOMB_X17_Y10_N0
\Decoder0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder0~12_combout\ = (current_opcode(10) & (current_opcode(8) & (current_opcode(11) & current_opcode(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(10),
	datab => current_opcode(8),
	datac => current_opcode(11),
	datad => current_opcode(9),
	combout => \Decoder0~12_combout\);

-- Location: LCCOMB_X9_Y10_N18
\regs_generic~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~117_combout\ = (\regs_generic~53_combout\ & ((\regs_generic~54_combout\) # ((\regs_generic~55_combout\ & \Decoder0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~55_combout\,
	datab => \regs_generic~54_combout\,
	datac => \Decoder0~12_combout\,
	datad => \regs_generic~53_combout\,
	combout => \regs_generic~117_combout\);

-- Location: LCCOMB_X9_Y10_N8
\regs_generic[13][5]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[13][5]~116_combout\ = ((\regs_generic[12][6]~48_combout\ & ((\nextState~21_combout\) # (!\Decoder0~12_combout\)))) # (!\regs_generic[5][0]~51_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[5][0]~51_combout\,
	datab => \regs_generic[12][6]~48_combout\,
	datac => \Decoder0~12_combout\,
	datad => \nextState~21_combout\,
	combout => \regs_generic[13][5]~116_combout\);

-- Location: LCCOMB_X9_Y10_N20
\regs_generic~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~118_combout\ = (\Decoder0~12_combout\ & ((\regs_generic~57_combout\) # ((\Equal21~0_combout\ & \Equal3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~57_combout\,
	datab => \Decoder0~12_combout\,
	datac => \Equal21~0_combout\,
	datad => \Equal3~2_combout\,
	combout => \regs_generic~118_combout\);

-- Location: LCCOMB_X9_Y10_N10
\regs_generic[13][5]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[13][5]~119_combout\ = (\regs_generic[13][5]~116_combout\) # ((!\regs_generic~118_combout\ & ((!\regs_generic~117_combout\) # (!\regs_generic~445_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~445_combout\,
	datab => \regs_generic~117_combout\,
	datac => \regs_generic[13][5]~116_combout\,
	datad => \regs_generic~118_combout\,
	combout => \regs_generic[13][5]~119_combout\);

-- Location: LCCOMB_X14_Y11_N30
\Decoder9~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder9~12_combout\ = (regLoadSave_counter(0) & (regLoadSave_counter(2) & (regLoadSave_counter(3) & !regLoadSave_counter(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(0),
	datab => regLoadSave_counter(2),
	datac => regLoadSave_counter(3),
	datad => regLoadSave_counter(1),
	combout => \Decoder9~12_combout\);

-- Location: LCCOMB_X14_Y10_N14
\regs_generic[13][4]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[13][4]~120_combout\ = (\logic~42_combout\ & (((\Decoder9~12_combout\ & \currentState.TState_LoadReg_Store~q\)) # (!\regs_generic[13][5]~119_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[13][5]~119_combout\,
	datab => \logic~42_combout\,
	datac => \Decoder9~12_combout\,
	datad => \currentState.TState_LoadReg_Store~q\,
	combout => \regs_generic[13][4]~120_combout\);

-- Location: FF_X17_Y14_N7
\regs_generic[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[13][2]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(2),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[13][4]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[13][2]~q\);

-- Location: LCCOMB_X17_Y14_N28
\Mux42~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux42~7_combout\ = (current_opcode(4) & (\regs_generic[12][2]~q\ & (!current_opcode(5)))) # (!current_opcode(4) & (((current_opcode(5)) # (\regs_generic[13][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(4),
	datab => \regs_generic[12][2]~q\,
	datac => current_opcode(5),
	datad => \regs_generic[13][2]~q\,
	combout => \Mux42~7_combout\);

-- Location: LCCOMB_X14_Y13_N24
\regs_generic[14][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[14][2]~feeder_combout\ = \Selector259~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector259~5_combout\,
	combout => \regs_generic[14][2]~feeder_combout\);

-- Location: LCCOMB_X12_Y8_N6
\regs_generic~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~73_combout\ = (\Decoder0~3_combout\ & ((\regs_generic~57_combout\) # ((\Equal3~2_combout\ & \Equal21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~2_combout\,
	datab => \regs_generic~57_combout\,
	datac => \Equal21~0_combout\,
	datad => \Decoder0~3_combout\,
	combout => \regs_generic~73_combout\);

-- Location: LCCOMB_X12_Y8_N18
\regs_generic[14][5]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[14][5]~71_combout\ = ((\regs_generic[12][6]~48_combout\ & ((\nextState~21_combout\) # (!\Decoder0~3_combout\)))) # (!\regs_generic[5][0]~51_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nextState~21_combout\,
	datab => \regs_generic[5][0]~51_combout\,
	datac => \regs_generic[12][6]~48_combout\,
	datad => \Decoder0~3_combout\,
	combout => \regs_generic[14][5]~71_combout\);

-- Location: LCCOMB_X12_Y8_N20
\regs_generic[14][5]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[14][5]~74_combout\ = (\regs_generic[14][5]~71_combout\) # ((!\regs_generic~73_combout\ & ((!\regs_generic~72_combout\) # (!\regs_generic~445_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~73_combout\,
	datab => \regs_generic[14][5]~71_combout\,
	datac => \regs_generic~445_combout\,
	datad => \regs_generic~72_combout\,
	combout => \regs_generic[14][5]~74_combout\);

-- Location: LCCOMB_X12_Y8_N22
\regs_generic[14][4]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[14][4]~75_combout\ = (\logic~42_combout\ & (((\currentState.TState_LoadReg_Store~q\ & \Decoder9~3_combout\)) # (!\regs_generic[14][5]~74_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic~42_combout\,
	datab => \regs_generic[14][5]~74_combout\,
	datac => \currentState.TState_LoadReg_Store~q\,
	datad => \Decoder9~3_combout\,
	combout => \regs_generic[14][4]~75_combout\);

-- Location: FF_X14_Y13_N25
\regs_generic[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[14][2]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(2),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[14][4]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[14][2]~q\);

-- Location: LCCOMB_X10_Y13_N6
\regs_generic[15][5]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[15][5]~131_combout\ = (current_opcode(14) & ((current_opcode(15)) # (!current_opcode(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(15),
	datac => current_opcode(12),
	datad => current_opcode(14),
	combout => \regs_generic[15][5]~131_combout\);

-- Location: LCCOMB_X13_Y14_N24
\regs_generic[15][5]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[15][5]~132_combout\ = (current_opcode(15)) # (!current_opcode(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => current_opcode(15),
	datad => current_opcode(14),
	combout => \regs_generic[15][5]~132_combout\);

-- Location: LCCOMB_X13_Y11_N0
\Selector139~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector139~0_combout\ = (\regs_generic[15][5]~132_combout\ & ((\Mux42~9_combout\) # ((\regs_generic[15][5]~131_combout\)))) # (!\regs_generic[15][5]~132_combout\ & (((!\regs_generic[15][5]~131_combout\ & current_opcode(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[15][5]~132_combout\,
	datab => \Mux42~9_combout\,
	datac => \regs_generic[15][5]~131_combout\,
	datad => current_opcode(2),
	combout => \Selector139~0_combout\);

-- Location: LCCOMB_X13_Y11_N12
\RESULT~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RESULT~3_combout\ = (current_opcode(2) & rnd_counter(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(2),
	datad => rnd_counter(2),
	combout => \RESULT~3_combout\);

-- Location: LCCOMB_X13_Y11_N22
\Selector139~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector139~1_combout\ = (\regs_generic[15][5]~131_combout\ & ((\Selector139~0_combout\ & ((\RESULT~3_combout\))) # (!\Selector139~0_combout\ & (\Add6~4_combout\)))) # (!\regs_generic[15][5]~131_combout\ & (\Selector139~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[15][5]~131_combout\,
	datab => \Selector139~0_combout\,
	datac => \Add6~4_combout\,
	datad => \RESULT~3_combout\,
	combout => \Selector139~1_combout\);

-- Location: LCCOMB_X13_Y14_N18
\regs_generic[15][5]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[15][5]~133_combout\ = (current_opcode(15) & ((!current_opcode(13)))) # (!current_opcode(15) & ((current_opcode(13)) # (!current_opcode(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => current_opcode(14),
	datac => current_opcode(15),
	datad => current_opcode(13),
	combout => \regs_generic[15][5]~133_combout\);

-- Location: LCCOMB_X13_Y11_N28
\Selector139~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector139~2_combout\ = (\regs_generic[15][5]~133_combout\ & (((\Equal31~2_combout\ & reg_delay(2))))) # (!\regs_generic[15][5]~133_combout\ & (\Selector139~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector139~1_combout\,
	datab => \regs_generic[15][5]~133_combout\,
	datac => \Equal31~2_combout\,
	datad => reg_delay(2),
	combout => \Selector139~2_combout\);

-- Location: LCCOMB_X12_Y13_N6
\Decoder0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder0~15_combout\ = (!current_opcode(9) & (current_opcode(10) & (current_opcode(8) & current_opcode(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(9),
	datab => current_opcode(10),
	datac => current_opcode(8),
	datad => current_opcode(11),
	combout => \Decoder0~15_combout\);

-- Location: LCCOMB_X14_Y13_N6
\regs_generic[15][5]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[15][5]~134_combout\ = (!\Equal31~2_combout\ & (((!\logic~53_combout\ & !\logic~43_combout\)) # (!\Decoder0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic~53_combout\,
	datab => \logic~43_combout\,
	datac => \Decoder0~15_combout\,
	datad => \Equal31~2_combout\,
	combout => \regs_generic[15][5]~134_combout\);

-- Location: LCCOMB_X13_Y13_N18
\regs_generic~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~135_combout\ = (!current_opcode(3) & (!current_opcode(0) & (!current_opcode(2) & !current_opcode(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(3),
	datab => current_opcode(0),
	datac => current_opcode(2),
	datad => current_opcode(1),
	combout => \regs_generic~135_combout\);

-- Location: LCCOMB_X16_Y14_N16
\regs_generic[15][5]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[15][5]~136_combout\ = (current_opcode(15) & ((current_opcode(14) & (current_opcode(12))) # (!current_opcode(14) & ((\regs_generic~135_combout\))))) # (!current_opcode(15) & (current_opcode(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(15),
	datab => current_opcode(14),
	datac => current_opcode(12),
	datad => \regs_generic~135_combout\,
	combout => \regs_generic[15][5]~136_combout\);

-- Location: LCCOMB_X16_Y14_N22
\regs_generic[15][5]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[15][5]~137_combout\ = (current_opcode(15) & (current_opcode(13) $ (\regs_generic[15][5]~136_combout\))) # (!current_opcode(15) & (current_opcode(13) & \regs_generic[15][5]~136_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(15),
	datac => current_opcode(13),
	datad => \regs_generic[15][5]~136_combout\,
	combout => \regs_generic[15][5]~137_combout\);

-- Location: LCCOMB_X16_Y14_N8
\regs_generic[15][5]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[15][5]~138_combout\ = ((\regs_generic[15][5]~134_combout\ & ((\regs_generic[15][5]~137_combout\) # (!\regs_generic[15][5]~136_combout\))) # (!\regs_generic[15][5]~134_combout\ & (\regs_generic[15][5]~137_combout\ & 
-- !\regs_generic[15][5]~136_combout\))) # (!\currentState.TState_Fetch_ParseAndInitOpcode~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[15][5]~134_combout\,
	datab => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	datac => \regs_generic[15][5]~137_combout\,
	datad => \regs_generic[15][5]~136_combout\,
	combout => \regs_generic[15][5]~138_combout\);

-- Location: LCCOMB_X18_Y10_N24
\Selector139~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector139~3_combout\ = (\Selector139~2_combout\ & (((\e_ram|altsyncram_component|auto_generated|q_a\(2) & \currentState.TState_LoadReg_Store~q\)) # (!\regs_generic[15][5]~138_combout\))) # (!\Selector139~2_combout\ & 
-- (\e_ram|altsyncram_component|auto_generated|q_a\(2) & ((\currentState.TState_LoadReg_Store~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector139~2_combout\,
	datab => \e_ram|altsyncram_component|auto_generated|q_a\(2),
	datac => \regs_generic[15][5]~138_combout\,
	datad => \currentState.TState_LoadReg_Store~q\,
	combout => \Selector139~3_combout\);

-- Location: LCCOMB_X18_Y14_N18
\Decoder9~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder9~15_combout\ = (regLoadSave_counter(2) & (regLoadSave_counter(3) & (regLoadSave_counter(0) & regLoadSave_counter(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(2),
	datab => regLoadSave_counter(3),
	datac => regLoadSave_counter(0),
	datad => regLoadSave_counter(1),
	combout => \Decoder9~15_combout\);

-- Location: LCCOMB_X16_Y14_N20
\regs_generic[15][5]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[15][5]~161_combout\ = (current_opcode(15) & (!current_opcode(12) & ((!current_opcode(14))))) # (!current_opcode(15) & ((current_opcode(13)) # ((!current_opcode(12) & !current_opcode(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(15),
	datab => current_opcode(12),
	datac => current_opcode(13),
	datad => current_opcode(14),
	combout => \regs_generic[15][5]~161_combout\);

-- Location: LCCOMB_X16_Y14_N4
\regs_generic[15][5]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[15][5]~159_combout\ = ((current_opcode(12) & (current_opcode(13) & current_opcode(14)))) # (!current_opcode(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(15),
	datab => current_opcode(12),
	datac => current_opcode(13),
	datad => current_opcode(14),
	combout => \regs_generic[15][5]~159_combout\);

-- Location: LCCOMB_X16_Y14_N18
\regs_generic[15][5]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[15][5]~160_combout\ = (!\Decoder0~15_combout\ & ((\regs_generic[15][5]~159_combout\) # ((\regs_generic~135_combout\ & !current_opcode(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~135_combout\,
	datab => current_opcode(14),
	datac => \regs_generic[15][5]~159_combout\,
	datad => \Decoder0~15_combout\,
	combout => \regs_generic[15][5]~160_combout\);

-- Location: LCCOMB_X16_Y14_N10
\regs_generic[15][5]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[15][5]~162_combout\ = ((\regs_generic[15][5]~161_combout\) # ((\regs_generic[15][5]~160_combout\) # (!\currentState.TState_Fetch_ParseAndInitOpcode~q\))) # (!\regs_generic~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~50_combout\,
	datab => \regs_generic[15][5]~161_combout\,
	datac => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	datad => \regs_generic[15][5]~160_combout\,
	combout => \regs_generic[15][5]~162_combout\);

-- Location: LCCOMB_X12_Y14_N28
\regs_generic~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~163_combout\ = (\Equal3~0_combout\ & ((\Equal31~2_combout\ & ((\Decoder0~15_combout\))) # (!\Equal31~2_combout\ & (\Equal38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal31~2_combout\,
	datab => \Equal38~0_combout\,
	datac => \Equal3~0_combout\,
	datad => \Decoder0~15_combout\,
	combout => \regs_generic~163_combout\);

-- Location: LCCOMB_X13_Y14_N20
\regs_generic[15][5]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[15][5]~152_combout\ = (current_opcode(15) & current_opcode(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => current_opcode(15),
	datad => current_opcode(13),
	combout => \regs_generic[15][5]~152_combout\);

-- Location: LCCOMB_X19_Y13_N18
\regs_generic[15][5]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[15][5]~151_combout\ = (\in_keys[1]~input_o\ & (\Decoder0~15_combout\ & prev_keyPress(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \in_keys[1]~input_o\,
	datac => \Decoder0~15_combout\,
	datad => prev_keyPress(1),
	combout => \regs_generic[15][5]~151_combout\);

-- Location: LCCOMB_X19_Y13_N24
\regs_generic[15][5]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[15][5]~153_combout\ = (\regs_generic[15][5]~152_combout\ & (current_opcode(1) & (\Equal31~0_combout\))) # (!\regs_generic[15][5]~152_combout\ & (((\regs_generic[15][5]~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[15][5]~152_combout\,
	datab => current_opcode(1),
	datac => \Equal31~0_combout\,
	datad => \regs_generic[15][5]~151_combout\,
	combout => \regs_generic[15][5]~153_combout\);

-- Location: LCCOMB_X30_Y13_N24
\regs_generic[15][5]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[15][5]~154_combout\ = (prev_keyPress(0) & (\Decoder0~15_combout\ & \in_keys[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => prev_keyPress(0),
	datac => \Decoder0~15_combout\,
	datad => \in_keys[0]~input_o\,
	combout => \regs_generic[15][5]~154_combout\);

-- Location: LCCOMB_X19_Y13_N22
\regs_generic[15][5]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[15][5]~155_combout\ = (!\currentState.TState_Draw_WriteLine~q\ & ((\regs_generic[15][5]~152_combout\ & ((\Equal21~0_combout\))) # (!\regs_generic[15][5]~152_combout\ & (\regs_generic[15][5]~154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_Draw_WriteLine~q\,
	datab => \regs_generic[15][5]~154_combout\,
	datac => \regs_generic[15][5]~152_combout\,
	datad => \Equal21~0_combout\,
	combout => \regs_generic[15][5]~155_combout\);

-- Location: LCCOMB_X10_Y20_N18
\WideOr3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \WideOr3~3_combout\ = (!\currentState.TState_Draw_WriteLine~q\ & !\currentState.TState_Cls~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \currentState.TState_Draw_WriteLine~q\,
	datad => \currentState.TState_Cls~q\,
	combout => \WideOr3~3_combout\);

-- Location: LCCOMB_X10_Y20_N12
\Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector0~0_combout\ = ((!\currentState.TState_Draw_Increment~q\ & (\vram_a_write~q\ & \currentState.TState_Fetch_Begin~q\))) # (!\WideOr3~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_Draw_Increment~q\,
	datab => \WideOr3~3_combout\,
	datac => \vram_a_write~q\,
	datad => \currentState.TState_Fetch_Begin~q\,
	combout => \Selector0~0_combout\);

-- Location: FF_X10_Y20_N13
vram_a_write : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector0~0_combout\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vram_a_write~q\);

-- Location: LCCOMB_X6_Y11_N30
\regs_generic~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~41_combout\ = ((current_opcode(3)) # (current_opcode(1) $ (!current_opcode(0)))) # (!current_opcode(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(1),
	datab => current_opcode(2),
	datac => current_opcode(0),
	datad => current_opcode(3),
	combout => \regs_generic~41_combout\);

-- Location: LCCOMB_X7_Y11_N4
\regs_generic~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~170_combout\ = (\Equal31~0_combout\ & (((!\regs_generic~41_combout\)))) # (!\Equal31~0_combout\ & ((\regs_generic~41_combout\ & ((\Mux42~9_combout\))) # (!\regs_generic~41_combout\ & (\Mux40~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal31~0_combout\,
	datab => \Mux40~9_combout\,
	datac => \Mux42~9_combout\,
	datad => \regs_generic~41_combout\,
	combout => \regs_generic~170_combout\);

-- Location: LCCOMB_X17_Y10_N30
\regs_generic[3][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[3][3]~feeder_combout\ = \Selector258~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector258~7_combout\,
	combout => \regs_generic[3][3]~feeder_combout\);

-- Location: LCCOMB_X17_Y10_N10
\Decoder0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder0~5_combout\ = (!current_opcode(11) & (current_opcode(8) & (!current_opcode(10) & !current_opcode(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(11),
	datab => current_opcode(8),
	datac => current_opcode(10),
	datad => current_opcode(9),
	combout => \Decoder0~5_combout\);

-- Location: LCCOMB_X8_Y7_N6
\regs_generic~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~82_combout\ = (\regs_generic~53_combout\ & ((\regs_generic~54_combout\) # ((\regs_generic~55_combout\ & \Decoder0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~55_combout\,
	datab => \regs_generic~54_combout\,
	datac => \Decoder0~5_combout\,
	datad => \regs_generic~53_combout\,
	combout => \regs_generic~82_combout\);

-- Location: LCCOMB_X8_Y7_N28
\regs_generic~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~83_combout\ = (\Decoder0~5_combout\ & ((\regs_generic~57_combout\) # ((\Equal3~2_combout\ & \Equal21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~2_combout\,
	datab => \regs_generic~57_combout\,
	datac => \Decoder0~5_combout\,
	datad => \Equal21~0_combout\,
	combout => \regs_generic~83_combout\);

-- Location: LCCOMB_X8_Y7_N0
\regs_generic[3][1]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[3][1]~81_combout\ = ((\regs_generic[12][6]~48_combout\ & ((\nextState~21_combout\) # (!\Decoder0~5_combout\)))) # (!\regs_generic[5][0]~51_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[5][0]~51_combout\,
	datab => \regs_generic[12][6]~48_combout\,
	datac => \Decoder0~5_combout\,
	datad => \nextState~21_combout\,
	combout => \regs_generic[3][1]~81_combout\);

-- Location: LCCOMB_X8_Y7_N14
\regs_generic[3][1]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[3][1]~84_combout\ = (\regs_generic[3][1]~81_combout\) # ((!\regs_generic~83_combout\ & ((!\regs_generic~445_combout\) # (!\regs_generic~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~82_combout\,
	datab => \regs_generic~83_combout\,
	datac => \regs_generic[3][1]~81_combout\,
	datad => \regs_generic~445_combout\,
	combout => \regs_generic[3][1]~84_combout\);

-- Location: LCCOMB_X11_Y7_N20
\Decoder9~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder9~5_combout\ = (regLoadSave_counter(1) & (!regLoadSave_counter(2) & (regLoadSave_counter(0) & !regLoadSave_counter(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(1),
	datab => regLoadSave_counter(2),
	datac => regLoadSave_counter(0),
	datad => regLoadSave_counter(3),
	combout => \Decoder9~5_combout\);

-- Location: LCCOMB_X9_Y7_N20
\regs_generic[3][4]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[3][4]~85_combout\ = (\logic~42_combout\ & (((\Decoder9~5_combout\ & \currentState.TState_LoadReg_Store~q\)) # (!\regs_generic[3][1]~84_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic~42_combout\,
	datab => \regs_generic[3][1]~84_combout\,
	datac => \Decoder9~5_combout\,
	datad => \currentState.TState_LoadReg_Store~q\,
	combout => \regs_generic[3][4]~85_combout\);

-- Location: FF_X17_Y10_N31
\regs_generic[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[3][3]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(3),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[3][4]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[3][3]~q\);

-- Location: LCCOMB_X16_Y13_N4
\regs_generic[6][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[6][3]~feeder_combout\ = \Selector258~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector258~7_combout\,
	combout => \regs_generic[6][3]~feeder_combout\);

-- Location: LCCOMB_X12_Y13_N8
\Decoder0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder0~11_combout\ = (!current_opcode(9) & (current_opcode(10) & (!current_opcode(8) & !current_opcode(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(9),
	datab => current_opcode(10),
	datac => current_opcode(8),
	datad => current_opcode(11),
	combout => \Decoder0~11_combout\);

-- Location: LCCOMB_X12_Y7_N10
\regs_generic[6][1]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[6][1]~111_combout\ = ((\regs_generic[12][6]~48_combout\ & ((\nextState~21_combout\) # (!\Decoder0~11_combout\)))) # (!\regs_generic[5][0]~51_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[5][0]~51_combout\,
	datab => \regs_generic[12][6]~48_combout\,
	datac => \Decoder0~11_combout\,
	datad => \nextState~21_combout\,
	combout => \regs_generic[6][1]~111_combout\);

-- Location: LCCOMB_X8_Y7_N26
\regs_generic~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~113_combout\ = (\Decoder0~11_combout\ & ((\regs_generic~57_combout\) # ((\Equal3~2_combout\ & \Equal21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~11_combout\,
	datab => \regs_generic~57_combout\,
	datac => \Equal3~2_combout\,
	datad => \Equal21~0_combout\,
	combout => \regs_generic~113_combout\);

-- Location: LCCOMB_X8_Y7_N24
\regs_generic~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~112_combout\ = (\regs_generic~53_combout\ & ((\regs_generic~54_combout\) # ((\regs_generic~55_combout\ & \Decoder0~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~55_combout\,
	datab => \regs_generic~54_combout\,
	datac => \Decoder0~11_combout\,
	datad => \regs_generic~53_combout\,
	combout => \regs_generic~112_combout\);

-- Location: LCCOMB_X8_Y7_N8
\regs_generic[6][1]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[6][1]~114_combout\ = (\regs_generic[6][1]~111_combout\) # ((!\regs_generic~113_combout\ & ((!\regs_generic~112_combout\) # (!\regs_generic~445_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[6][1]~111_combout\,
	datab => \regs_generic~445_combout\,
	datac => \regs_generic~113_combout\,
	datad => \regs_generic~112_combout\,
	combout => \regs_generic[6][1]~114_combout\);

-- Location: LCCOMB_X14_Y12_N16
\Decoder9~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder9~11_combout\ = (!regLoadSave_counter(3) & (!regLoadSave_counter(0) & (regLoadSave_counter(2) & regLoadSave_counter(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(3),
	datab => regLoadSave_counter(0),
	datac => regLoadSave_counter(2),
	datad => regLoadSave_counter(1),
	combout => \Decoder9~11_combout\);

-- Location: LCCOMB_X9_Y10_N22
\regs_generic[6][4]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[6][4]~115_combout\ = (\logic~42_combout\ & (((\currentState.TState_LoadReg_Store~q\ & \Decoder9~11_combout\)) # (!\regs_generic[6][1]~114_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[6][1]~114_combout\,
	datab => \logic~42_combout\,
	datac => \currentState.TState_LoadReg_Store~q\,
	datad => \Decoder9~11_combout\,
	combout => \regs_generic[6][4]~115_combout\);

-- Location: FF_X16_Y13_N5
\regs_generic[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[6][3]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(3),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[6][4]~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[6][3]~q\);

-- Location: LCCOMB_X17_Y9_N8
\regs_generic[2][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[2][3]~feeder_combout\ = \Selector258~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector258~7_combout\,
	combout => \regs_generic[2][3]~feeder_combout\);

-- Location: LCCOMB_X16_Y9_N30
\Decoder0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder0~9_combout\ = (!current_opcode(8) & (!current_opcode(9) & (!current_opcode(11) & !current_opcode(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(8),
	datab => current_opcode(9),
	datac => current_opcode(11),
	datad => current_opcode(10),
	combout => \Decoder0~9_combout\);

-- Location: LCCOMB_X11_Y8_N12
\regs_generic~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~103_combout\ = (\Decoder0~9_combout\ & ((\regs_generic~57_combout\) # ((\Equal21~0_combout\ & \Equal3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~57_combout\,
	datab => \Equal21~0_combout\,
	datac => \Equal3~2_combout\,
	datad => \Decoder0~9_combout\,
	combout => \regs_generic~103_combout\);

-- Location: LCCOMB_X10_Y8_N6
\regs_generic~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~102_combout\ = (\regs_generic~53_combout\ & ((\regs_generic~54_combout\) # ((\regs_generic~55_combout\ & \Decoder0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~53_combout\,
	datab => \regs_generic~54_combout\,
	datac => \regs_generic~55_combout\,
	datad => \Decoder0~9_combout\,
	combout => \regs_generic~102_combout\);

-- Location: LCCOMB_X12_Y8_N12
\regs_generic[2][6]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[2][6]~101_combout\ = ((\regs_generic[12][6]~48_combout\ & ((\nextState~21_combout\) # (!\Decoder0~9_combout\)))) # (!\regs_generic[5][0]~51_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nextState~21_combout\,
	datab => \regs_generic[5][0]~51_combout\,
	datac => \regs_generic[12][6]~48_combout\,
	datad => \Decoder0~9_combout\,
	combout => \regs_generic[2][6]~101_combout\);

-- Location: LCCOMB_X11_Y8_N6
\regs_generic[2][6]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[2][6]~104_combout\ = (\regs_generic[2][6]~101_combout\) # ((!\regs_generic~103_combout\ & ((!\regs_generic~445_combout\) # (!\regs_generic~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~103_combout\,
	datab => \regs_generic~102_combout\,
	datac => \regs_generic[2][6]~101_combout\,
	datad => \regs_generic~445_combout\,
	combout => \regs_generic[2][6]~104_combout\);

-- Location: LCCOMB_X11_Y8_N10
\Decoder9~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder9~9_combout\ = (!regLoadSave_counter(3) & (!regLoadSave_counter(0) & (!regLoadSave_counter(2) & regLoadSave_counter(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(3),
	datab => regLoadSave_counter(0),
	datac => regLoadSave_counter(2),
	datad => regLoadSave_counter(1),
	combout => \Decoder9~9_combout\);

-- Location: LCCOMB_X11_Y8_N16
\regs_generic[2][4]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[2][4]~105_combout\ = (\logic~42_combout\ & (((\currentState.TState_LoadReg_Store~q\ & \Decoder9~9_combout\)) # (!\regs_generic[2][6]~104_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[2][6]~104_combout\,
	datab => \logic~42_combout\,
	datac => \currentState.TState_LoadReg_Store~q\,
	datad => \Decoder9~9_combout\,
	combout => \regs_generic[2][4]~105_combout\);

-- Location: FF_X17_Y9_N9
\regs_generic[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[2][3]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(3),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[2][4]~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[2][3]~q\);

-- Location: LCCOMB_X18_Y14_N8
\Mux41~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux41~2_combout\ = (current_opcode(4) & ((current_opcode(6) & (\regs_generic[6][3]~q\)) # (!current_opcode(6) & ((\regs_generic[2][3]~q\))))) # (!current_opcode(4) & (((current_opcode(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[6][3]~q\,
	datab => current_opcode(4),
	datac => \regs_generic[2][3]~q\,
	datad => current_opcode(6),
	combout => \Mux41~2_combout\);

-- Location: LCCOMB_X13_Y10_N20
\regs_generic[7][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[7][3]~feeder_combout\ = \Selector258~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector258~7_combout\,
	combout => \regs_generic[7][3]~feeder_combout\);

-- Location: LCCOMB_X14_Y12_N30
\Decoder9~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder9~7_combout\ = (!regLoadSave_counter(3) & (regLoadSave_counter(0) & (regLoadSave_counter(2) & regLoadSave_counter(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(3),
	datab => regLoadSave_counter(0),
	datac => regLoadSave_counter(2),
	datad => regLoadSave_counter(1),
	combout => \Decoder9~7_combout\);

-- Location: LCCOMB_X13_Y8_N28
\Decoder0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder0~7_combout\ = (!current_opcode(9) & (!current_opcode(11) & (current_opcode(10) & current_opcode(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(9),
	datab => current_opcode(11),
	datac => current_opcode(10),
	datad => current_opcode(8),
	combout => \Decoder0~7_combout\);

-- Location: LCCOMB_X8_Y7_N12
\regs_generic~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~93_combout\ = (\Decoder0~7_combout\ & ((\regs_generic~57_combout\) # ((\Equal3~2_combout\ & \Equal21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~57_combout\,
	datab => \Decoder0~7_combout\,
	datac => \Equal3~2_combout\,
	datad => \Equal21~0_combout\,
	combout => \regs_generic~93_combout\);

-- Location: LCCOMB_X8_Y7_N2
\regs_generic~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~92_combout\ = (\regs_generic~53_combout\ & ((\regs_generic~54_combout\) # ((\regs_generic~55_combout\ & \Decoder0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~55_combout\,
	datab => \regs_generic~53_combout\,
	datac => \Decoder0~7_combout\,
	datad => \regs_generic~54_combout\,
	combout => \regs_generic~92_combout\);

-- Location: LCCOMB_X8_Y7_N4
\regs_generic[7][4]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[7][4]~91_combout\ = ((\regs_generic[12][6]~48_combout\ & ((\nextState~21_combout\) # (!\Decoder0~7_combout\)))) # (!\regs_generic[5][0]~51_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[5][0]~51_combout\,
	datab => \regs_generic[12][6]~48_combout\,
	datac => \Decoder0~7_combout\,
	datad => \nextState~21_combout\,
	combout => \regs_generic[7][4]~91_combout\);

-- Location: LCCOMB_X8_Y7_N30
\regs_generic[7][4]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[7][4]~94_combout\ = (\regs_generic[7][4]~91_combout\) # ((!\regs_generic~93_combout\ & ((!\regs_generic~445_combout\) # (!\regs_generic~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~93_combout\,
	datab => \regs_generic~92_combout\,
	datac => \regs_generic[7][4]~91_combout\,
	datad => \regs_generic~445_combout\,
	combout => \regs_generic[7][4]~94_combout\);

-- Location: LCCOMB_X14_Y10_N20
\regs_generic[7][4]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[7][4]~95_combout\ = (\logic~42_combout\ & (((\Decoder9~7_combout\ & \currentState.TState_LoadReg_Store~q\)) # (!\regs_generic[7][4]~94_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder9~7_combout\,
	datab => \logic~42_combout\,
	datac => \regs_generic[7][4]~94_combout\,
	datad => \currentState.TState_LoadReg_Store~q\,
	combout => \regs_generic[7][4]~95_combout\);

-- Location: FF_X13_Y10_N21
\regs_generic[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[7][3]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(3),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[7][4]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[7][3]~q\);

-- Location: LCCOMB_X18_Y14_N14
\Mux41~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux41~3_combout\ = (\Mux41~2_combout\ & (((\regs_generic[7][3]~q\) # (current_opcode(4))))) # (!\Mux41~2_combout\ & (\regs_generic[3][3]~q\ & ((!current_opcode(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[3][3]~q\,
	datab => \Mux41~2_combout\,
	datac => \regs_generic[7][3]~q\,
	datad => current_opcode(4),
	combout => \Mux41~3_combout\);

-- Location: LCCOMB_X14_Y10_N16
\regs_generic[5][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[5][3]~feeder_combout\ = \Selector258~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector258~7_combout\,
	combout => \regs_generic[5][3]~feeder_combout\);

-- Location: LCCOMB_X11_Y9_N6
\Decoder0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder0~4_combout\ = (current_opcode(8) & (current_opcode(10) & (current_opcode(9) & !current_opcode(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(8),
	datab => current_opcode(10),
	datac => current_opcode(9),
	datad => current_opcode(11),
	combout => \Decoder0~4_combout\);

-- Location: LCCOMB_X11_Y10_N22
\regs_generic~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~78_combout\ = (\Decoder0~4_combout\ & ((\regs_generic~57_combout\) # ((\Equal3~2_combout\ & \Equal21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~2_combout\,
	datab => \regs_generic~57_combout\,
	datac => \Decoder0~4_combout\,
	datad => \Equal21~0_combout\,
	combout => \regs_generic~78_combout\);

-- Location: LCCOMB_X11_Y9_N0
\regs_generic[5][3]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[5][3]~76_combout\ = ((\regs_generic[12][6]~48_combout\ & ((\nextState~21_combout\) # (!\Decoder0~4_combout\)))) # (!\regs_generic[5][0]~51_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~4_combout\,
	datab => \regs_generic[5][0]~51_combout\,
	datac => \regs_generic[12][6]~48_combout\,
	datad => \nextState~21_combout\,
	combout => \regs_generic[5][3]~76_combout\);

-- Location: LCCOMB_X11_Y10_N4
\regs_generic~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~77_combout\ = (\regs_generic~53_combout\ & ((\regs_generic~54_combout\) # ((\regs_generic~55_combout\ & \Decoder0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~54_combout\,
	datab => \regs_generic~55_combout\,
	datac => \Decoder0~4_combout\,
	datad => \regs_generic~53_combout\,
	combout => \regs_generic~77_combout\);

-- Location: LCCOMB_X11_Y10_N0
\regs_generic[5][3]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[5][3]~79_combout\ = (\regs_generic[5][3]~76_combout\) # ((!\regs_generic~78_combout\ & ((!\regs_generic~445_combout\) # (!\regs_generic~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~78_combout\,
	datab => \regs_generic[5][3]~76_combout\,
	datac => \regs_generic~77_combout\,
	datad => \regs_generic~445_combout\,
	combout => \regs_generic[5][3]~79_combout\);

-- Location: LCCOMB_X14_Y7_N20
\Decoder9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder9~4_combout\ = (regLoadSave_counter(2) & (!regLoadSave_counter(3) & (regLoadSave_counter(0) & !regLoadSave_counter(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(2),
	datab => regLoadSave_counter(3),
	datac => regLoadSave_counter(0),
	datad => regLoadSave_counter(1),
	combout => \Decoder9~4_combout\);

-- Location: LCCOMB_X14_Y10_N6
\regs_generic[5][4]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[5][4]~80_combout\ = (\logic~42_combout\ & (((\currentState.TState_LoadReg_Store~q\ & \Decoder9~4_combout\)) # (!\regs_generic[5][3]~79_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_LoadReg_Store~q\,
	datab => \logic~42_combout\,
	datac => \regs_generic[5][3]~79_combout\,
	datad => \Decoder9~4_combout\,
	combout => \regs_generic[5][4]~80_combout\);

-- Location: FF_X14_Y10_N17
\regs_generic[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[5][3]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(3),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[5][4]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[5][3]~q\);

-- Location: LCCOMB_X16_Y13_N14
\regs_generic[4][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[4][3]~feeder_combout\ = \Selector258~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector258~7_combout\,
	combout => \regs_generic[4][3]~feeder_combout\);

-- Location: LCCOMB_X16_Y9_N8
\Decoder0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder0~8_combout\ = (!current_opcode(8) & (current_opcode(9) & (!current_opcode(11) & current_opcode(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(8),
	datab => current_opcode(9),
	datac => current_opcode(11),
	datad => current_opcode(10),
	combout => \Decoder0~8_combout\);

-- Location: LCCOMB_X12_Y7_N6
\regs_generic~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~97_combout\ = (\regs_generic~53_combout\ & ((\regs_generic~54_combout\) # ((\regs_generic~55_combout\ & \Decoder0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~55_combout\,
	datab => \regs_generic~53_combout\,
	datac => \Decoder0~8_combout\,
	datad => \regs_generic~54_combout\,
	combout => \regs_generic~97_combout\);

-- Location: LCCOMB_X12_Y7_N28
\regs_generic[4][1]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[4][1]~96_combout\ = ((\regs_generic[12][6]~48_combout\ & ((\nextState~21_combout\) # (!\Decoder0~8_combout\)))) # (!\regs_generic[5][0]~51_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[5][0]~51_combout\,
	datab => \nextState~21_combout\,
	datac => \Decoder0~8_combout\,
	datad => \regs_generic[12][6]~48_combout\,
	combout => \regs_generic[4][1]~96_combout\);

-- Location: LCCOMB_X12_Y7_N20
\regs_generic~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~98_combout\ = (\Decoder0~8_combout\ & ((\regs_generic~57_combout\) # ((\Equal3~2_combout\ & \Equal21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~2_combout\,
	datab => \regs_generic~57_combout\,
	datac => \Decoder0~8_combout\,
	datad => \Equal21~0_combout\,
	combout => \regs_generic~98_combout\);

-- Location: LCCOMB_X12_Y7_N26
\regs_generic[4][1]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[4][1]~99_combout\ = (\regs_generic[4][1]~96_combout\) # ((!\regs_generic~98_combout\ & ((!\regs_generic~445_combout\) # (!\regs_generic~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~97_combout\,
	datab => \regs_generic[4][1]~96_combout\,
	datac => \regs_generic~445_combout\,
	datad => \regs_generic~98_combout\,
	combout => \regs_generic[4][1]~99_combout\);

-- Location: LCCOMB_X14_Y7_N2
\Decoder9~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder9~8_combout\ = (regLoadSave_counter(2) & (!regLoadSave_counter(3) & (!regLoadSave_counter(0) & !regLoadSave_counter(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(2),
	datab => regLoadSave_counter(3),
	datac => regLoadSave_counter(0),
	datad => regLoadSave_counter(1),
	combout => \Decoder9~8_combout\);

-- Location: LCCOMB_X12_Y7_N16
\regs_generic[4][4]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[4][4]~100_combout\ = (\logic~42_combout\ & (((\currentState.TState_LoadReg_Store~q\ & \Decoder9~8_combout\)) # (!\regs_generic[4][1]~99_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[4][1]~99_combout\,
	datab => \currentState.TState_LoadReg_Store~q\,
	datac => \logic~42_combout\,
	datad => \Decoder9~8_combout\,
	combout => \regs_generic[4][4]~100_combout\);

-- Location: FF_X16_Y13_N15
\regs_generic[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[4][3]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(3),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[4][4]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[4][3]~q\);

-- Location: LCCOMB_X17_Y10_N24
\regs_generic[0][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[0][3]~feeder_combout\ = \Selector258~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector258~7_combout\,
	combout => \regs_generic[0][3]~feeder_combout\);

-- Location: LCCOMB_X11_Y8_N22
\Decoder9~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder9~10_combout\ = (!regLoadSave_counter(2) & (!regLoadSave_counter(0) & (!regLoadSave_counter(3) & !regLoadSave_counter(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(2),
	datab => regLoadSave_counter(0),
	datac => regLoadSave_counter(3),
	datad => regLoadSave_counter(1),
	combout => \Decoder9~10_combout\);

-- Location: LCCOMB_X12_Y13_N4
\Decoder0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder0~10_combout\ = (current_opcode(9) & (!current_opcode(10) & (!current_opcode(8) & !current_opcode(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(9),
	datab => current_opcode(10),
	datac => current_opcode(8),
	datad => current_opcode(11),
	combout => \Decoder0~10_combout\);

-- Location: LCCOMB_X11_Y9_N18
\regs_generic[0][3]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[0][3]~106_combout\ = ((\regs_generic[12][6]~48_combout\ & ((\nextState~21_combout\) # (!\Decoder0~10_combout\)))) # (!\regs_generic[5][0]~51_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[5][0]~51_combout\,
	datab => \Decoder0~10_combout\,
	datac => \regs_generic[12][6]~48_combout\,
	datad => \nextState~21_combout\,
	combout => \regs_generic[0][3]~106_combout\);

-- Location: LCCOMB_X12_Y13_N10
\regs_generic~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~107_combout\ = (\regs_generic~53_combout\ & ((\regs_generic~54_combout\) # ((\regs_generic~55_combout\ & \Decoder0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~55_combout\,
	datab => \Decoder0~10_combout\,
	datac => \regs_generic~54_combout\,
	datad => \regs_generic~53_combout\,
	combout => \regs_generic~107_combout\);

-- Location: LCCOMB_X11_Y9_N16
\regs_generic~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~108_combout\ = (\Decoder0~10_combout\ & ((\regs_generic~57_combout\) # ((\Equal3~2_combout\ & \Equal21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~2_combout\,
	datab => \Decoder0~10_combout\,
	datac => \Equal21~0_combout\,
	datad => \regs_generic~57_combout\,
	combout => \regs_generic~108_combout\);

-- Location: LCCOMB_X11_Y9_N2
\regs_generic[0][3]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[0][3]~109_combout\ = (\regs_generic[0][3]~106_combout\) # ((!\regs_generic~108_combout\ & ((!\regs_generic~107_combout\) # (!\regs_generic~445_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~445_combout\,
	datab => \regs_generic[0][3]~106_combout\,
	datac => \regs_generic~107_combout\,
	datad => \regs_generic~108_combout\,
	combout => \regs_generic[0][3]~109_combout\);

-- Location: LCCOMB_X11_Y9_N4
\regs_generic[0][4]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[0][4]~110_combout\ = (\logic~42_combout\ & (((\Decoder9~10_combout\ & \currentState.TState_LoadReg_Store~q\)) # (!\regs_generic[0][3]~109_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder9~10_combout\,
	datab => \logic~42_combout\,
	datac => \currentState.TState_LoadReg_Store~q\,
	datad => \regs_generic[0][3]~109_combout\,
	combout => \regs_generic[0][4]~110_combout\);

-- Location: FF_X17_Y10_N25
\regs_generic[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[0][3]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(3),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[0][4]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[0][3]~q\);

-- Location: LCCOMB_X18_Y14_N4
\Mux41~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux41~4_combout\ = (current_opcode(6) & (((\regs_generic[4][3]~q\)) # (!current_opcode(4)))) # (!current_opcode(6) & (current_opcode(4) & ((\regs_generic[0][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(6),
	datab => current_opcode(4),
	datac => \regs_generic[4][3]~q\,
	datad => \regs_generic[0][3]~q\,
	combout => \Mux41~4_combout\);

-- Location: LCCOMB_X16_Y10_N16
\regs_generic[1][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[1][3]~feeder_combout\ = \Selector258~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Selector258~7_combout\,
	combout => \regs_generic[1][3]~feeder_combout\);

-- Location: LCCOMB_X14_Y12_N20
\Decoder0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder0~6_combout\ = (current_opcode(9) & (!current_opcode(10) & (current_opcode(8) & !current_opcode(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(9),
	datab => current_opcode(10),
	datac => current_opcode(8),
	datad => current_opcode(11),
	combout => \Decoder0~6_combout\);

-- Location: LCCOMB_X9_Y8_N12
\regs_generic~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~88_combout\ = (\Decoder0~6_combout\ & ((\regs_generic~57_combout\) # ((\Equal3~2_combout\ & \Equal21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~57_combout\,
	datab => \Equal3~2_combout\,
	datac => \Decoder0~6_combout\,
	datad => \Equal21~0_combout\,
	combout => \regs_generic~88_combout\);

-- Location: LCCOMB_X10_Y7_N4
\regs_generic~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~87_combout\ = (\regs_generic~53_combout\ & ((\regs_generic~54_combout\) # ((\regs_generic~55_combout\ & \Decoder0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~55_combout\,
	datab => \regs_generic~54_combout\,
	datac => \regs_generic~53_combout\,
	datad => \Decoder0~6_combout\,
	combout => \regs_generic~87_combout\);

-- Location: LCCOMB_X9_Y8_N6
\regs_generic[1][5]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[1][5]~86_combout\ = ((\regs_generic[12][6]~48_combout\ & ((\nextState~21_combout\) # (!\Decoder0~6_combout\)))) # (!\regs_generic[5][0]~51_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~6_combout\,
	datab => \nextState~21_combout\,
	datac => \regs_generic[12][6]~48_combout\,
	datad => \regs_generic[5][0]~51_combout\,
	combout => \regs_generic[1][5]~86_combout\);

-- Location: LCCOMB_X9_Y8_N18
\regs_generic[1][5]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[1][5]~89_combout\ = (\regs_generic[1][5]~86_combout\) # ((!\regs_generic~88_combout\ & ((!\regs_generic~445_combout\) # (!\regs_generic~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~88_combout\,
	datab => \regs_generic~87_combout\,
	datac => \regs_generic~445_combout\,
	datad => \regs_generic[1][5]~86_combout\,
	combout => \regs_generic[1][5]~89_combout\);

-- Location: LCCOMB_X14_Y11_N14
\Decoder9~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder9~6_combout\ = (regLoadSave_counter(0) & (!regLoadSave_counter(2) & (!regLoadSave_counter(3) & !regLoadSave_counter(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(0),
	datab => regLoadSave_counter(2),
	datac => regLoadSave_counter(3),
	datad => regLoadSave_counter(1),
	combout => \Decoder9~6_combout\);

-- Location: LCCOMB_X14_Y11_N4
\regs_generic[1][4]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[1][4]~90_combout\ = (\logic~42_combout\ & (((\Decoder9~6_combout\ & \currentState.TState_LoadReg_Store~q\)) # (!\regs_generic[1][5]~89_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[1][5]~89_combout\,
	datab => \logic~42_combout\,
	datac => \Decoder9~6_combout\,
	datad => \currentState.TState_LoadReg_Store~q\,
	combout => \regs_generic[1][4]~90_combout\);

-- Location: FF_X16_Y10_N17
\regs_generic[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[1][3]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(3),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[1][4]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[1][3]~q\);

-- Location: LCCOMB_X18_Y14_N10
\Mux41~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux41~5_combout\ = (\Mux41~4_combout\ & ((\regs_generic[5][3]~q\) # ((current_opcode(4))))) # (!\Mux41~4_combout\ & (((\regs_generic[1][3]~q\ & !current_opcode(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[5][3]~q\,
	datab => \Mux41~4_combout\,
	datac => \regs_generic[1][3]~q\,
	datad => current_opcode(4),
	combout => \Mux41~5_combout\);

-- Location: LCCOMB_X18_Y14_N20
\Mux41~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux41~6_combout\ = (current_opcode(7) & (((current_opcode(5))))) # (!current_opcode(7) & ((current_opcode(5) & (\Mux41~3_combout\)) # (!current_opcode(5) & ((\Mux41~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(7),
	datab => \Mux41~3_combout\,
	datac => current_opcode(5),
	datad => \Mux41~5_combout\,
	combout => \Mux41~6_combout\);

-- Location: LCCOMB_X17_Y9_N14
\regs_generic[10][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[10][3]~feeder_combout\ = \Selector258~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector258~7_combout\,
	combout => \regs_generic[10][3]~feeder_combout\);

-- Location: LCCOMB_X16_Y9_N20
\Decoder0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder0~1_combout\ = (!current_opcode(8) & (!current_opcode(9) & (current_opcode(11) & !current_opcode(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(8),
	datab => current_opcode(9),
	datac => current_opcode(11),
	datad => current_opcode(10),
	combout => \Decoder0~1_combout\);

-- Location: LCCOMB_X10_Y7_N26
\regs_generic~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~62_combout\ = (\regs_generic~53_combout\ & ((\regs_generic~54_combout\) # ((\regs_generic~55_combout\ & \Decoder0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~55_combout\,
	datab => \regs_generic~54_combout\,
	datac => \regs_generic~53_combout\,
	datad => \Decoder0~1_combout\,
	combout => \regs_generic~62_combout\);

-- Location: LCCOMB_X12_Y7_N2
\regs_generic[10][6]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[10][6]~61_combout\ = ((\regs_generic[12][6]~48_combout\ & ((\nextState~21_combout\) # (!\Decoder0~1_combout\)))) # (!\regs_generic[5][0]~51_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~1_combout\,
	datab => \regs_generic[12][6]~48_combout\,
	datac => \regs_generic[5][0]~51_combout\,
	datad => \nextState~21_combout\,
	combout => \regs_generic[10][6]~61_combout\);

-- Location: LCCOMB_X10_Y7_N20
\regs_generic~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~63_combout\ = (\Decoder0~1_combout\ & ((\regs_generic~57_combout\) # ((\Equal3~2_combout\ & \Equal21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~57_combout\,
	datab => \Equal3~2_combout\,
	datac => \Equal21~0_combout\,
	datad => \Decoder0~1_combout\,
	combout => \regs_generic~63_combout\);

-- Location: LCCOMB_X10_Y7_N22
\regs_generic[10][6]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[10][6]~64_combout\ = (\regs_generic[10][6]~61_combout\) # ((!\regs_generic~63_combout\ & ((!\regs_generic~445_combout\) # (!\regs_generic~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~62_combout\,
	datab => \regs_generic~445_combout\,
	datac => \regs_generic[10][6]~61_combout\,
	datad => \regs_generic~63_combout\,
	combout => \regs_generic[10][6]~64_combout\);

-- Location: LCCOMB_X11_Y8_N18
\Decoder9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder9~1_combout\ = (!regLoadSave_counter(2) & (!regLoadSave_counter(0) & (regLoadSave_counter(3) & regLoadSave_counter(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(2),
	datab => regLoadSave_counter(0),
	datac => regLoadSave_counter(3),
	datad => regLoadSave_counter(1),
	combout => \Decoder9~1_combout\);

-- Location: LCCOMB_X11_Y8_N0
\regs_generic[10][4]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[10][4]~65_combout\ = (\logic~42_combout\ & (((\currentState.TState_LoadReg_Store~q\ & \Decoder9~1_combout\)) # (!\regs_generic[10][6]~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_LoadReg_Store~q\,
	datab => \regs_generic[10][6]~64_combout\,
	datac => \logic~42_combout\,
	datad => \Decoder9~1_combout\,
	combout => \regs_generic[10][4]~65_combout\);

-- Location: FF_X17_Y9_N15
\regs_generic[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[10][3]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(3),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[10][4]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[10][3]~q\);

-- Location: LCCOMB_X17_Y11_N22
\Mux41~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux41~7_combout\ = (current_opcode(4) & (\regs_generic[10][3]~q\ & ((!current_opcode(6))))) # (!current_opcode(4) & (((\regs_generic[11][3]~q\) # (current_opcode(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(4),
	datab => \regs_generic[10][3]~q\,
	datac => \regs_generic[11][3]~q\,
	datad => current_opcode(6),
	combout => \Mux41~7_combout\);

-- Location: LCCOMB_X17_Y11_N8
\regs_generic[14][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[14][3]~feeder_combout\ = \Selector258~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector258~7_combout\,
	combout => \regs_generic[14][3]~feeder_combout\);

-- Location: FF_X17_Y11_N9
\regs_generic[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[14][3]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(3),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[14][4]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[14][3]~q\);

-- Location: LCCOMB_X12_Y11_N10
\rnd_counter[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_counter[3]~11_combout\ = (rnd_counter(3) & (\rnd_counter[2]~10\ $ (GND))) # (!rnd_counter(3) & (!\rnd_counter[2]~10\ & VCC))
-- \rnd_counter[3]~12\ = CARRY((rnd_counter(3) & !\rnd_counter[2]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => rnd_counter(3),
	datad => VCC,
	cin => \rnd_counter[2]~10\,
	combout => \rnd_counter[3]~11_combout\,
	cout => \rnd_counter[3]~12\);

-- Location: FF_X12_Y11_N11
\rnd_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \rnd_counter[3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rnd_counter(3));

-- Location: LCCOMB_X13_Y11_N2
\RESULT~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RESULT~2_combout\ = (current_opcode(3) & rnd_counter(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => current_opcode(3),
	datad => rnd_counter(3),
	combout => \RESULT~2_combout\);

-- Location: LCCOMB_X10_Y11_N16
\Add6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add6~6_combout\ = (\Mux33~9_combout\ & ((current_opcode(3) & (\Add6~5\ & VCC)) # (!current_opcode(3) & (!\Add6~5\)))) # (!\Mux33~9_combout\ & ((current_opcode(3) & (!\Add6~5\)) # (!current_opcode(3) & ((\Add6~5\) # (GND)))))
-- \Add6~7\ = CARRY((\Mux33~9_combout\ & (!current_opcode(3) & !\Add6~5\)) # (!\Mux33~9_combout\ & ((!\Add6~5\) # (!current_opcode(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => current_opcode(3),
	datad => VCC,
	cin => \Add6~5\,
	combout => \Add6~6_combout\,
	cout => \Add6~7\);

-- Location: LCCOMB_X13_Y11_N14
\Selector138~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector138~0_combout\ = (\regs_generic[15][5]~131_combout\ & ((\Add6~6_combout\) # ((\regs_generic[15][5]~132_combout\)))) # (!\regs_generic[15][5]~131_combout\ & (((!\regs_generic[15][5]~132_combout\ & current_opcode(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[15][5]~131_combout\,
	datab => \Add6~6_combout\,
	datac => \regs_generic[15][5]~132_combout\,
	datad => current_opcode(3),
	combout => \Selector138~0_combout\);

-- Location: LCCOMB_X13_Y11_N8
\Selector138~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector138~1_combout\ = (\regs_generic[15][5]~132_combout\ & ((\Selector138~0_combout\ & (\RESULT~2_combout\)) # (!\Selector138~0_combout\ & ((\Mux41~9_combout\))))) # (!\regs_generic[15][5]~132_combout\ & (((\Selector138~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[15][5]~132_combout\,
	datab => \RESULT~2_combout\,
	datac => \Selector138~0_combout\,
	datad => \Mux41~9_combout\,
	combout => \Selector138~1_combout\);

-- Location: LCCOMB_X13_Y11_N26
\Selector138~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector138~2_combout\ = (\regs_generic[15][5]~133_combout\ & (((reg_delay(3) & \Equal31~2_combout\)))) # (!\regs_generic[15][5]~133_combout\ & (\Selector138~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector138~1_combout\,
	datab => reg_delay(3),
	datac => \Equal31~2_combout\,
	datad => \regs_generic[15][5]~133_combout\,
	combout => \Selector138~2_combout\);

-- Location: LCCOMB_X17_Y11_N12
\Selector138~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector138~3_combout\ = (\e_ram|altsyncram_component|auto_generated|q_a\(3) & ((\currentState.TState_LoadReg_Store~q\) # ((!\regs_generic[15][5]~138_combout\ & \Selector138~2_combout\)))) # (!\e_ram|altsyncram_component|auto_generated|q_a\(3) & 
-- (!\regs_generic[15][5]~138_combout\ & ((\Selector138~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_ram|altsyncram_component|auto_generated|q_a\(3),
	datab => \regs_generic[15][5]~138_combout\,
	datac => \currentState.TState_LoadReg_Store~q\,
	datad => \Selector138~2_combout\,
	combout => \Selector138~3_combout\);

-- Location: FF_X17_Y11_N13
\regs_generic[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector138~3_combout\,
	ena => \regs_generic[15][4]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[15][3]~q\);

-- Location: LCCOMB_X17_Y11_N14
\Mux41~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux41~8_combout\ = (\Mux41~7_combout\ & (((\regs_generic[15][3]~q\) # (!current_opcode(6))))) # (!\Mux41~7_combout\ & (\regs_generic[14][3]~q\ & ((current_opcode(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux41~7_combout\,
	datab => \regs_generic[14][3]~q\,
	datac => \regs_generic[15][3]~q\,
	datad => current_opcode(6),
	combout => \Mux41~8_combout\);

-- Location: LCCOMB_X17_Y12_N20
\regs_generic[8][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[8][3]~feeder_combout\ = \Selector258~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector258~7_combout\,
	combout => \regs_generic[8][3]~feeder_combout\);

-- Location: LCCOMB_X12_Y13_N18
\Decoder0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder0~2_combout\ = (current_opcode(9) & (!current_opcode(10) & (!current_opcode(8) & current_opcode(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(9),
	datab => current_opcode(10),
	datac => current_opcode(8),
	datad => current_opcode(11),
	combout => \Decoder0~2_combout\);

-- Location: LCCOMB_X9_Y8_N22
\regs_generic~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~68_combout\ = (\Decoder0~2_combout\ & ((\regs_generic~57_combout\) # ((\Equal3~2_combout\ & \Equal21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~57_combout\,
	datab => \Equal3~2_combout\,
	datac => \Decoder0~2_combout\,
	datad => \Equal21~0_combout\,
	combout => \regs_generic~68_combout\);

-- Location: LCCOMB_X9_Y8_N28
\regs_generic[8][5]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[8][5]~66_combout\ = ((\regs_generic[12][6]~48_combout\ & ((\nextState~21_combout\) # (!\Decoder0~2_combout\)))) # (!\regs_generic[5][0]~51_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~2_combout\,
	datab => \nextState~21_combout\,
	datac => \regs_generic[12][6]~48_combout\,
	datad => \regs_generic[5][0]~51_combout\,
	combout => \regs_generic[8][5]~66_combout\);

-- Location: LCCOMB_X10_Y12_N16
\regs_generic~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~67_combout\ = (\regs_generic~53_combout\ & ((\regs_generic~54_combout\) # ((\regs_generic~55_combout\ & \Decoder0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~55_combout\,
	datab => \regs_generic~53_combout\,
	datac => \Decoder0~2_combout\,
	datad => \regs_generic~54_combout\,
	combout => \regs_generic~67_combout\);

-- Location: LCCOMB_X9_Y8_N24
\regs_generic[8][5]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[8][5]~69_combout\ = (\regs_generic[8][5]~66_combout\) # ((!\regs_generic~68_combout\ & ((!\regs_generic~67_combout\) # (!\regs_generic~445_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~68_combout\,
	datab => \regs_generic[8][5]~66_combout\,
	datac => \regs_generic~445_combout\,
	datad => \regs_generic~67_combout\,
	combout => \regs_generic[8][5]~69_combout\);

-- Location: LCCOMB_X14_Y12_N2
\Decoder9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder9~2_combout\ = (regLoadSave_counter(3) & (!regLoadSave_counter(0) & (!regLoadSave_counter(2) & !regLoadSave_counter(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(3),
	datab => regLoadSave_counter(0),
	datac => regLoadSave_counter(2),
	datad => regLoadSave_counter(1),
	combout => \Decoder9~2_combout\);

-- Location: LCCOMB_X14_Y12_N28
\regs_generic[8][4]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[8][4]~70_combout\ = (\logic~42_combout\ & (((\currentState.TState_LoadReg_Store~q\ & \Decoder9~2_combout\)) # (!\regs_generic[8][5]~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_LoadReg_Store~q\,
	datab => \regs_generic[8][5]~69_combout\,
	datac => \logic~42_combout\,
	datad => \Decoder9~2_combout\,
	combout => \regs_generic[8][4]~70_combout\);

-- Location: FF_X17_Y12_N21
\regs_generic[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[8][3]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(3),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[8][4]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[8][3]~q\);

-- Location: LCCOMB_X18_Y12_N16
\regs_generic[12][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[12][3]~feeder_combout\ = \Selector258~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector258~7_combout\,
	combout => \regs_generic[12][3]~feeder_combout\);

-- Location: FF_X18_Y12_N17
\regs_generic[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[12][3]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(3),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[12][4]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[12][3]~q\);

-- Location: LCCOMB_X17_Y11_N2
\Mux41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux41~0_combout\ = (current_opcode(6) & (((\regs_generic[12][3]~q\) # (!current_opcode(4))))) # (!current_opcode(6) & (\regs_generic[8][3]~q\ & (current_opcode(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[8][3]~q\,
	datab => current_opcode(6),
	datac => current_opcode(4),
	datad => \regs_generic[12][3]~q\,
	combout => \Mux41~0_combout\);

-- Location: LCCOMB_X14_Y10_N10
\regs_generic[13][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[13][3]~feeder_combout\ = \Selector258~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector258~7_combout\,
	combout => \regs_generic[13][3]~feeder_combout\);

-- Location: FF_X14_Y10_N11
\regs_generic[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[13][3]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(3),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[13][4]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[13][3]~q\);

-- Location: LCCOMB_X17_Y12_N26
\regs_generic[9][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[9][3]~feeder_combout\ = \Selector258~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector258~7_combout\,
	combout => \regs_generic[9][3]~feeder_combout\);

-- Location: LCCOMB_X12_Y13_N28
\Decoder0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder0~14_combout\ = (current_opcode(9) & (!current_opcode(10) & (current_opcode(8) & current_opcode(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(9),
	datab => current_opcode(10),
	datac => current_opcode(8),
	datad => current_opcode(11),
	combout => \Decoder0~14_combout\);

-- Location: LCCOMB_X9_Y8_N30
\regs_generic~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~128_combout\ = (\Decoder0~14_combout\ & ((\regs_generic~57_combout\) # ((\Equal3~2_combout\ & \Equal21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~57_combout\,
	datab => \Equal3~2_combout\,
	datac => \Decoder0~14_combout\,
	datad => \Equal21~0_combout\,
	combout => \regs_generic~128_combout\);

-- Location: LCCOMB_X9_Y8_N4
\regs_generic[9][1]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[9][1]~126_combout\ = ((\regs_generic[12][6]~48_combout\ & ((\nextState~21_combout\) # (!\Decoder0~14_combout\)))) # (!\regs_generic[5][0]~51_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[12][6]~48_combout\,
	datab => \Decoder0~14_combout\,
	datac => \nextState~21_combout\,
	datad => \regs_generic[5][0]~51_combout\,
	combout => \regs_generic[9][1]~126_combout\);

-- Location: LCCOMB_X10_Y8_N24
\regs_generic~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~127_combout\ = (\regs_generic~53_combout\ & ((\regs_generic~54_combout\) # ((\regs_generic~55_combout\ & \Decoder0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~55_combout\,
	datab => \regs_generic~54_combout\,
	datac => \Decoder0~14_combout\,
	datad => \regs_generic~53_combout\,
	combout => \regs_generic~127_combout\);

-- Location: LCCOMB_X9_Y8_N0
\regs_generic[9][1]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[9][1]~129_combout\ = (\regs_generic[9][1]~126_combout\) # ((!\regs_generic~128_combout\ & ((!\regs_generic~127_combout\) # (!\regs_generic~445_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~128_combout\,
	datab => \regs_generic[9][1]~126_combout\,
	datac => \regs_generic~445_combout\,
	datad => \regs_generic~127_combout\,
	combout => \regs_generic[9][1]~129_combout\);

-- Location: LCCOMB_X14_Y12_N10
\Decoder9~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder9~14_combout\ = (regLoadSave_counter(3) & (regLoadSave_counter(0) & (!regLoadSave_counter(2) & !regLoadSave_counter(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(3),
	datab => regLoadSave_counter(0),
	datac => regLoadSave_counter(2),
	datad => regLoadSave_counter(1),
	combout => \Decoder9~14_combout\);

-- Location: LCCOMB_X17_Y12_N30
\regs_generic[9][4]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[9][4]~130_combout\ = (\logic~42_combout\ & (((\currentState.TState_LoadReg_Store~q\ & \Decoder9~14_combout\)) # (!\regs_generic[9][1]~129_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[9][1]~129_combout\,
	datab => \logic~42_combout\,
	datac => \currentState.TState_LoadReg_Store~q\,
	datad => \Decoder9~14_combout\,
	combout => \regs_generic[9][4]~130_combout\);

-- Location: FF_X17_Y12_N27
\regs_generic[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[9][3]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(3),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[9][4]~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[9][3]~q\);

-- Location: LCCOMB_X17_Y11_N20
\Mux41~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux41~1_combout\ = (current_opcode(4) & (\Mux41~0_combout\)) # (!current_opcode(4) & ((\Mux41~0_combout\ & (\regs_generic[13][3]~q\)) # (!\Mux41~0_combout\ & ((\regs_generic[9][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(4),
	datab => \Mux41~0_combout\,
	datac => \regs_generic[13][3]~q\,
	datad => \regs_generic[9][3]~q\,
	combout => \Mux41~1_combout\);

-- Location: LCCOMB_X17_Y11_N28
\Mux41~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux41~9_combout\ = (current_opcode(7) & ((\Mux41~6_combout\ & (\Mux41~8_combout\)) # (!\Mux41~6_combout\ & ((\Mux41~1_combout\))))) # (!current_opcode(7) & (\Mux41~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(7),
	datab => \Mux41~6_combout\,
	datac => \Mux41~8_combout\,
	datad => \Mux41~1_combout\,
	combout => \Mux41~9_combout\);

-- Location: LCCOMB_X11_Y11_N8
\RESULT~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RESULT~4_combout\ = (current_opcode(1) & rnd_counter(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => current_opcode(1),
	datad => rnd_counter(1),
	combout => \RESULT~4_combout\);

-- Location: LCCOMB_X11_Y11_N2
\Selector140~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector140~0_combout\ = (\regs_generic[15][5]~131_combout\ & (((\regs_generic[15][5]~132_combout\) # (\Add6~2_combout\)))) # (!\regs_generic[15][5]~131_combout\ & (current_opcode(1) & (!\regs_generic[15][5]~132_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[15][5]~131_combout\,
	datab => current_opcode(1),
	datac => \regs_generic[15][5]~132_combout\,
	datad => \Add6~2_combout\,
	combout => \Selector140~0_combout\);

-- Location: LCCOMB_X11_Y11_N24
\Selector140~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector140~1_combout\ = (\regs_generic[15][5]~132_combout\ & ((\Selector140~0_combout\ & ((\RESULT~4_combout\))) # (!\Selector140~0_combout\ & (\Mux43~9_combout\)))) # (!\regs_generic[15][5]~132_combout\ & (((\Selector140~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[15][5]~132_combout\,
	datab => \Mux43~9_combout\,
	datac => \RESULT~4_combout\,
	datad => \Selector140~0_combout\,
	combout => \Selector140~1_combout\);

-- Location: LCCOMB_X13_Y11_N6
\Selector140~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector140~2_combout\ = (\regs_generic[15][5]~133_combout\ & (((reg_delay(1)) # (!\Equal31~2_combout\)))) # (!\regs_generic[15][5]~133_combout\ & (\Selector140~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector140~1_combout\,
	datab => reg_delay(1),
	datac => \Equal31~2_combout\,
	datad => \regs_generic[15][5]~133_combout\,
	combout => \Selector140~2_combout\);

-- Location: LCCOMB_X18_Y11_N12
\Selector140~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector140~3_combout\ = (\currentState.TState_LoadReg_Store~q\ & ((\e_ram|altsyncram_component|auto_generated|q_a\(1)) # ((!\regs_generic[15][5]~138_combout\ & \Selector140~2_combout\)))) # (!\currentState.TState_LoadReg_Store~q\ & 
-- (((!\regs_generic[15][5]~138_combout\ & \Selector140~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_LoadReg_Store~q\,
	datab => \e_ram|altsyncram_component|auto_generated|q_a\(1),
	datac => \regs_generic[15][5]~138_combout\,
	datad => \Selector140~2_combout\,
	combout => \Selector140~3_combout\);

-- Location: FF_X18_Y11_N13
\regs_generic[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector140~3_combout\,
	ena => \regs_generic[15][4]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[15][1]~q\);

-- Location: LCCOMB_X13_Y13_N24
\regs_generic~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~39_combout\ = (current_opcode(3)) # ((current_opcode(2)) # (!current_opcode(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(3),
	datab => current_opcode(2),
	datad => current_opcode(1),
	combout => \regs_generic~39_combout\);

-- Location: LCCOMB_X11_Y8_N28
\regs_generic~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~246_combout\ = (!\regs_generic~57_combout\ & ((\Equal3~2_combout\ & ((\Equal21~0_combout\))) # (!\Equal3~2_combout\ & (\regs_generic~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~57_combout\,
	datab => \Equal3~2_combout\,
	datac => \regs_generic~102_combout\,
	datad => \Equal21~0_combout\,
	combout => \regs_generic~246_combout\);

-- Location: LCCOMB_X11_Y8_N14
\regs_generic[2][0]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[2][0]~247_combout\ = (\regs_generic[5][0]~189_combout\ & ((\regs_generic~246_combout\) # ((\Decoder0~9_combout\ & \regs_generic~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~9_combout\,
	datab => \regs_generic~246_combout\,
	datac => \regs_generic[5][0]~189_combout\,
	datad => \regs_generic~57_combout\,
	combout => \regs_generic[2][0]~247_combout\);

-- Location: LCCOMB_X11_Y8_N4
\regs_generic[2][0]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[2][0]~248_combout\ = (\logic~42_combout\ & ((\regs_generic[2][0]~247_combout\) # ((\currentState.TState_LoadReg_Store~q\ & \Decoder9~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic~42_combout\,
	datab => \regs_generic[2][0]~247_combout\,
	datac => \currentState.TState_LoadReg_Store~q\,
	datad => \Decoder9~9_combout\,
	combout => \regs_generic[2][0]~248_combout\);

-- Location: LCCOMB_X14_Y7_N26
\regs_generic[2][0]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[2][0]~249_combout\ = (!\Decoder0~9_combout\ & (\Equal3~2_combout\ & (current_opcode(3) & !\currentState.TState_LoadReg_Store~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~9_combout\,
	datab => \Equal3~2_combout\,
	datac => current_opcode(3),
	datad => \currentState.TState_LoadReg_Store~q\,
	combout => \regs_generic[2][0]~249_combout\);

-- Location: LCCOMB_X8_Y10_N16
\Add7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add7~0_combout\ = (\Mux44~9_combout\ & (\Mux36~9_combout\ $ (VCC))) # (!\Mux44~9_combout\ & (\Mux36~9_combout\ & VCC))
-- \Add7~1\ = CARRY((\Mux44~9_combout\ & \Mux36~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux44~9_combout\,
	datab => \Mux36~9_combout\,
	datad => VCC,
	combout => \Add7~0_combout\,
	cout => \Add7~1\);

-- Location: LCCOMB_X8_Y18_N8
\regs_generic~446\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~446_combout\ = (current_opcode(1) & ((current_opcode(0) & (\Add7~0_combout\)) # (!current_opcode(0) & ((\Mux44~9_combout\))))) # (!current_opcode(1) & (((\Mux44~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(1),
	datab => \Add7~0_combout\,
	datac => \Mux44~9_combout\,
	datad => current_opcode(0),
	combout => \regs_generic~446_combout\);

-- Location: LCCOMB_X8_Y18_N22
\regs_generic~447\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~447_combout\ = (current_opcode(1) & (\regs_generic~446_combout\ & ((\Mux36~9_combout\) # (current_opcode(0))))) # (!current_opcode(1) & ((\regs_generic~446_combout\) # ((\Mux36~9_combout\ & current_opcode(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(1),
	datab => \Mux36~9_combout\,
	datac => \regs_generic~446_combout\,
	datad => current_opcode(0),
	combout => \regs_generic~447_combout\);

-- Location: LCCOMB_X11_Y15_N30
\regs_generic~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~184_combout\ = (\Equal3~2_combout\ & !current_opcode(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Equal3~2_combout\,
	datac => current_opcode(3),
	combout => \regs_generic~184_combout\);

-- Location: LCCOMB_X7_Y10_N8
\Add9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add9~0_combout\ = (\Mux36~9_combout\ & ((GND) # (!\Mux44~9_combout\))) # (!\Mux36~9_combout\ & (\Mux44~9_combout\ $ (GND)))
-- \Add9~1\ = CARRY((\Mux36~9_combout\) # (!\Mux44~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datab => \Mux44~9_combout\,
	datad => VCC,
	combout => \Add9~0_combout\,
	cout => \Add9~1\);

-- Location: LCCOMB_X8_Y18_N18
\regs_generic~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~185_combout\ = (current_opcode(1) & (((\Mux43~9_combout\) # (current_opcode(0))))) # (!current_opcode(1) & (\Add7~0_combout\ & ((!current_opcode(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(1),
	datab => \Add7~0_combout\,
	datac => \Mux43~9_combout\,
	datad => current_opcode(0),
	combout => \regs_generic~185_combout\);

-- Location: LCCOMB_X6_Y10_N14
\Add10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add10~0_combout\ = (\Mux44~9_combout\ & ((GND) # (!\Mux36~9_combout\))) # (!\Mux44~9_combout\ & (\Mux36~9_combout\ $ (GND)))
-- \Add10~1\ = CARRY((\Mux44~9_combout\) # (!\Mux36~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux44~9_combout\,
	datab => \Mux36~9_combout\,
	datad => VCC,
	combout => \Add10~0_combout\,
	cout => \Add10~1\);

-- Location: LCCOMB_X8_Y18_N16
\regs_generic~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~186_combout\ = (\regs_generic~185_combout\ & (((\Add10~0_combout\) # (!current_opcode(0))))) # (!\regs_generic~185_combout\ & (\Add9~0_combout\ & ((current_opcode(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add9~0_combout\,
	datab => \regs_generic~185_combout\,
	datac => \Add10~0_combout\,
	datad => current_opcode(0),
	combout => \regs_generic~186_combout\);

-- Location: LCCOMB_X8_Y18_N2
\regs_generic[5][0]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[5][0]~187_combout\ = (\regs_generic~184_combout\ & ((current_opcode(2) & ((\regs_generic~186_combout\))) # (!current_opcode(2) & (\regs_generic~447_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~447_combout\,
	datab => current_opcode(2),
	datac => \regs_generic~184_combout\,
	datad => \regs_generic~186_combout\,
	combout => \regs_generic[5][0]~187_combout\);

-- Location: LCCOMB_X11_Y12_N16
\regs_generic[5][0]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[5][0]~183_combout\ = ((!\Equal3~4_combout\ & ((!rnd_counter(0)) # (!\Equal3~3_combout\)))) # (!current_opcode(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~3_combout\,
	datab => current_opcode(0),
	datac => rnd_counter(0),
	datad => \Equal3~4_combout\,
	combout => \regs_generic[5][0]~183_combout\);

-- Location: LCCOMB_X11_Y14_N6
\regs_generic[5][0]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[5][0]~188_combout\ = (!\regs_generic[5][0]~187_combout\ & (\regs_generic[5][0]~183_combout\ & ((!\Equal3~5_combout\) # (!\Add6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add6~0_combout\,
	datab => \regs_generic[5][0]~187_combout\,
	datac => \regs_generic[5][0]~183_combout\,
	datad => \Equal3~5_combout\,
	combout => \regs_generic[5][0]~188_combout\);

-- Location: LCCOMB_X16_Y7_N22
\regs_generic~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~244_combout\ = (\Decoder0~9_combout\ & ((\regs_generic~180_combout\) # ((\nextState~20_combout\ & \regs_generic[2][0]~q\)))) # (!\Decoder0~9_combout\ & (((\regs_generic[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~9_combout\,
	datab => \nextState~20_combout\,
	datac => \regs_generic~180_combout\,
	datad => \regs_generic[2][0]~q\,
	combout => \regs_generic~244_combout\);

-- Location: LCCOMB_X11_Y11_N14
\regs_generic~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~46_combout\ = (!\Equal3~5_combout\ & (!\Equal3~2_combout\ & (!\Equal3~3_combout\ & !\Equal3~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~5_combout\,
	datab => \Equal3~2_combout\,
	datac => \Equal3~3_combout\,
	datad => \Equal3~4_combout\,
	combout => \regs_generic~46_combout\);

-- Location: LCCOMB_X16_Y7_N24
\regs_generic[2][0]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[2][0]~245_combout\ = (\regs_generic~46_combout\ & ((\Equal31~2_combout\ & (reg_delay(0))) # (!\Equal31~2_combout\ & ((\regs_generic~244_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal31~2_combout\,
	datab => reg_delay(0),
	datac => \regs_generic~244_combout\,
	datad => \regs_generic~46_combout\,
	combout => \regs_generic[2][0]~245_combout\);

-- Location: LCCOMB_X16_Y7_N16
\regs_generic[2][0]~437\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[2][0]~437_combout\ = (\currentState.TState_LoadReg_Store~q\ & (\e_ram|altsyncram_component|auto_generated|q_a\(0))) # (!\currentState.TState_LoadReg_Store~q\ & (((\regs_generic[2][0]~245_combout\) # (!\regs_generic[5][0]~188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_ram|altsyncram_component|auto_generated|q_a\(0),
	datab => \currentState.TState_LoadReg_Store~q\,
	datac => \regs_generic[5][0]~188_combout\,
	datad => \regs_generic[2][0]~245_combout\,
	combout => \regs_generic[2][0]~437_combout\);

-- Location: LCCOMB_X18_Y8_N18
\regs_generic[2][0]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[2][0]~250_combout\ = (\regs_generic[2][0]~248_combout\ & ((\regs_generic[2][0]~437_combout\) # ((\regs_generic[2][0]~249_combout\ & \regs_generic[2][0]~q\)))) # (!\regs_generic[2][0]~248_combout\ & (((\regs_generic[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[2][0]~248_combout\,
	datab => \regs_generic[2][0]~249_combout\,
	datac => \regs_generic[2][0]~q\,
	datad => \regs_generic[2][0]~437_combout\,
	combout => \regs_generic[2][0]~250_combout\);

-- Location: FF_X18_Y8_N19
\regs_generic[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[2][0]~250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[2][0]~q\);

-- Location: LCCOMB_X16_Y9_N28
\regs_generic[3][0]~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[3][0]~270_combout\ = (!\currentState.TState_LoadReg_Store~q\ & (current_opcode(3) & (!\Decoder0~5_combout\ & \Equal3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_LoadReg_Store~q\,
	datab => current_opcode(3),
	datac => \Decoder0~5_combout\,
	datad => \Equal3~2_combout\,
	combout => \regs_generic[3][0]~270_combout\);

-- Location: LCCOMB_X16_Y8_N6
\regs_generic~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~265_combout\ = (\Decoder0~5_combout\ & ((\regs_generic~180_combout\) # ((\regs_generic[3][0]~q\ & \nextState~20_combout\)))) # (!\Decoder0~5_combout\ & (\regs_generic[3][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[3][0]~q\,
	datab => \Decoder0~5_combout\,
	datac => \regs_generic~180_combout\,
	datad => \nextState~20_combout\,
	combout => \regs_generic~265_combout\);

-- Location: LCCOMB_X16_Y8_N12
\regs_generic[3][0]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[3][0]~266_combout\ = (\regs_generic~46_combout\ & ((\Equal31~2_combout\ & (reg_delay(0))) # (!\Equal31~2_combout\ & ((\regs_generic~265_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~46_combout\,
	datab => \Equal31~2_combout\,
	datac => reg_delay(0),
	datad => \regs_generic~265_combout\,
	combout => \regs_generic[3][0]~266_combout\);

-- Location: LCCOMB_X16_Y8_N18
\regs_generic[3][0]~440\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[3][0]~440_combout\ = (\currentState.TState_LoadReg_Store~q\ & (((\e_ram|altsyncram_component|auto_generated|q_a\(0))))) # (!\currentState.TState_LoadReg_Store~q\ & ((\regs_generic[3][0]~266_combout\) # ((!\regs_generic[5][0]~188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[3][0]~266_combout\,
	datab => \e_ram|altsyncram_component|auto_generated|q_a\(0),
	datac => \regs_generic[5][0]~188_combout\,
	datad => \currentState.TState_LoadReg_Store~q\,
	combout => \regs_generic[3][0]~440_combout\);

-- Location: LCCOMB_X8_Y7_N20
\regs_generic~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~267_combout\ = (!\regs_generic~57_combout\ & ((\Equal3~2_combout\ & (\Equal21~0_combout\)) # (!\Equal3~2_combout\ & ((\regs_generic~82_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal21~0_combout\,
	datab => \regs_generic~57_combout\,
	datac => \Equal3~2_combout\,
	datad => \regs_generic~82_combout\,
	combout => \regs_generic~267_combout\);

-- Location: LCCOMB_X8_Y7_N22
\regs_generic[3][0]~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[3][0]~268_combout\ = (\regs_generic[5][0]~189_combout\ & ((\regs_generic~267_combout\) # ((\regs_generic~57_combout\ & \Decoder0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~57_combout\,
	datab => \regs_generic[5][0]~189_combout\,
	datac => \Decoder0~5_combout\,
	datad => \regs_generic~267_combout\,
	combout => \regs_generic[3][0]~268_combout\);

-- Location: LCCOMB_X9_Y7_N30
\regs_generic[3][0]~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[3][0]~269_combout\ = (\logic~42_combout\ & ((\regs_generic[3][0]~268_combout\) # ((\Decoder9~5_combout\ & \currentState.TState_LoadReg_Store~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic~42_combout\,
	datab => \regs_generic[3][0]~268_combout\,
	datac => \Decoder9~5_combout\,
	datad => \currentState.TState_LoadReg_Store~q\,
	combout => \regs_generic[3][0]~269_combout\);

-- Location: LCCOMB_X17_Y8_N14
\regs_generic[3][0]~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[3][0]~271_combout\ = (\regs_generic[3][0]~269_combout\ & ((\regs_generic[3][0]~440_combout\) # ((\regs_generic[3][0]~270_combout\ & \regs_generic[3][0]~q\)))) # (!\regs_generic[3][0]~269_combout\ & (((\regs_generic[3][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[3][0]~270_combout\,
	datab => \regs_generic[3][0]~440_combout\,
	datac => \regs_generic[3][0]~q\,
	datad => \regs_generic[3][0]~269_combout\,
	combout => \regs_generic[3][0]~271_combout\);

-- Location: FF_X17_Y8_N15
\regs_generic[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[3][0]~271_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[3][0]~q\);

-- Location: LCCOMB_X16_Y8_N0
\regs_generic[1][0]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[1][0]~256_combout\ = (current_opcode(3) & (!\currentState.TState_LoadReg_Store~q\ & (\Equal3~2_combout\ & !\Decoder0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(3),
	datab => \currentState.TState_LoadReg_Store~q\,
	datac => \Equal3~2_combout\,
	datad => \Decoder0~6_combout\,
	combout => \regs_generic[1][0]~256_combout\);

-- Location: LCCOMB_X16_Y8_N24
\regs_generic~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~251_combout\ = (\Decoder0~6_combout\ & ((\regs_generic~180_combout\) # ((\regs_generic[1][0]~q\ & \nextState~20_combout\)))) # (!\Decoder0~6_combout\ & (\regs_generic[1][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[1][0]~q\,
	datab => \Decoder0~6_combout\,
	datac => \regs_generic~180_combout\,
	datad => \nextState~20_combout\,
	combout => \regs_generic~251_combout\);

-- Location: LCCOMB_X16_Y8_N30
\regs_generic[1][0]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[1][0]~252_combout\ = (\regs_generic~46_combout\ & ((\Equal31~2_combout\ & (reg_delay(0))) # (!\Equal31~2_combout\ & ((\regs_generic~251_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~46_combout\,
	datab => \Equal31~2_combout\,
	datac => reg_delay(0),
	datad => \regs_generic~251_combout\,
	combout => \regs_generic[1][0]~252_combout\);

-- Location: LCCOMB_X16_Y8_N4
\regs_generic[1][0]~438\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[1][0]~438_combout\ = (\currentState.TState_LoadReg_Store~q\ & (((\e_ram|altsyncram_component|auto_generated|q_a\(0))))) # (!\currentState.TState_LoadReg_Store~q\ & ((\regs_generic[1][0]~252_combout\) # ((!\regs_generic[5][0]~188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[1][0]~252_combout\,
	datab => \e_ram|altsyncram_component|auto_generated|q_a\(0),
	datac => \regs_generic[5][0]~188_combout\,
	datad => \currentState.TState_LoadReg_Store~q\,
	combout => \regs_generic[1][0]~438_combout\);

-- Location: LCCOMB_X9_Y8_N14
\regs_generic~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~253_combout\ = (!\regs_generic~57_combout\ & ((\Equal3~2_combout\ & ((\Equal21~0_combout\))) # (!\Equal3~2_combout\ & (\regs_generic~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~57_combout\,
	datab => \Equal3~2_combout\,
	datac => \regs_generic~87_combout\,
	datad => \Equal21~0_combout\,
	combout => \regs_generic~253_combout\);

-- Location: LCCOMB_X9_Y8_N16
\regs_generic[1][0]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[1][0]~254_combout\ = (\regs_generic[5][0]~189_combout\ & ((\regs_generic~253_combout\) # ((\Decoder0~6_combout\ & \regs_generic~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~6_combout\,
	datab => \regs_generic~253_combout\,
	datac => \regs_generic~57_combout\,
	datad => \regs_generic[5][0]~189_combout\,
	combout => \regs_generic[1][0]~254_combout\);

-- Location: LCCOMB_X17_Y8_N22
\regs_generic[1][0]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[1][0]~255_combout\ = (\logic~42_combout\ & ((\regs_generic[1][0]~254_combout\) # ((\currentState.TState_LoadReg_Store~q\ & \Decoder9~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[1][0]~254_combout\,
	datab => \logic~42_combout\,
	datac => \currentState.TState_LoadReg_Store~q\,
	datad => \Decoder9~6_combout\,
	combout => \regs_generic[1][0]~255_combout\);

-- Location: LCCOMB_X17_Y8_N30
\regs_generic[1][0]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[1][0]~257_combout\ = (\regs_generic[1][0]~255_combout\ & ((\regs_generic[1][0]~438_combout\) # ((\regs_generic[1][0]~256_combout\ & \regs_generic[1][0]~q\)))) # (!\regs_generic[1][0]~255_combout\ & (((\regs_generic[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[1][0]~256_combout\,
	datab => \regs_generic[1][0]~438_combout\,
	datac => \regs_generic[1][0]~q\,
	datad => \regs_generic[1][0]~255_combout\,
	combout => \regs_generic[1][0]~257_combout\);

-- Location: FF_X17_Y8_N31
\regs_generic[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[1][0]~257_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[1][0]~q\);

-- Location: LCCOMB_X14_Y7_N24
\regs_generic[0][0]~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[0][0]~263_combout\ = (current_opcode(3) & (\Equal3~2_combout\ & (!\Decoder0~10_combout\ & !\currentState.TState_LoadReg_Store~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(3),
	datab => \Equal3~2_combout\,
	datac => \Decoder0~10_combout\,
	datad => \currentState.TState_LoadReg_Store~q\,
	combout => \regs_generic[0][0]~263_combout\);

-- Location: LCCOMB_X11_Y9_N14
\regs_generic~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~260_combout\ = (!\regs_generic~57_combout\ & ((\Equal3~2_combout\ & ((\Equal21~0_combout\))) # (!\Equal3~2_combout\ & (\regs_generic~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~2_combout\,
	datab => \regs_generic~107_combout\,
	datac => \Equal21~0_combout\,
	datad => \regs_generic~57_combout\,
	combout => \regs_generic~260_combout\);

-- Location: LCCOMB_X11_Y9_N24
\regs_generic[0][0]~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[0][0]~261_combout\ = (\regs_generic[5][0]~189_combout\ & ((\regs_generic~260_combout\) # ((\Decoder0~10_combout\ & \regs_generic~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~260_combout\,
	datab => \regs_generic[5][0]~189_combout\,
	datac => \Decoder0~10_combout\,
	datad => \regs_generic~57_combout\,
	combout => \regs_generic[0][0]~261_combout\);

-- Location: LCCOMB_X11_Y9_N30
\regs_generic[0][0]~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[0][0]~262_combout\ = (\logic~42_combout\ & ((\regs_generic[0][0]~261_combout\) # ((\Decoder9~10_combout\ & \currentState.TState_LoadReg_Store~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder9~10_combout\,
	datab => \logic~42_combout\,
	datac => \currentState.TState_LoadReg_Store~q\,
	datad => \regs_generic[0][0]~261_combout\,
	combout => \regs_generic[0][0]~262_combout\);

-- Location: LCCOMB_X16_Y7_N14
\regs_generic~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~258_combout\ = (\Decoder0~10_combout\ & ((\regs_generic~180_combout\) # ((\nextState~20_combout\ & \regs_generic[0][0]~q\)))) # (!\Decoder0~10_combout\ & (((\regs_generic[0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~10_combout\,
	datab => \nextState~20_combout\,
	datac => \regs_generic~180_combout\,
	datad => \regs_generic[0][0]~q\,
	combout => \regs_generic~258_combout\);

-- Location: LCCOMB_X16_Y7_N28
\regs_generic[0][0]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[0][0]~259_combout\ = (\regs_generic~46_combout\ & ((\Equal31~2_combout\ & (reg_delay(0))) # (!\Equal31~2_combout\ & ((\regs_generic~258_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal31~2_combout\,
	datab => reg_delay(0),
	datac => \regs_generic~258_combout\,
	datad => \regs_generic~46_combout\,
	combout => \regs_generic[0][0]~259_combout\);

-- Location: LCCOMB_X16_Y7_N2
\regs_generic[0][0]~439\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[0][0]~439_combout\ = (\currentState.TState_LoadReg_Store~q\ & (\e_ram|altsyncram_component|auto_generated|q_a\(0))) # (!\currentState.TState_LoadReg_Store~q\ & (((\regs_generic[0][0]~259_combout\) # (!\regs_generic[5][0]~188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_ram|altsyncram_component|auto_generated|q_a\(0),
	datab => \currentState.TState_LoadReg_Store~q\,
	datac => \regs_generic[5][0]~188_combout\,
	datad => \regs_generic[0][0]~259_combout\,
	combout => \regs_generic[0][0]~439_combout\);

-- Location: LCCOMB_X16_Y7_N10
\regs_generic[0][0]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[0][0]~264_combout\ = (\regs_generic[0][0]~262_combout\ & ((\regs_generic[0][0]~439_combout\) # ((\regs_generic[0][0]~263_combout\ & \regs_generic[0][0]~q\)))) # (!\regs_generic[0][0]~262_combout\ & (((\regs_generic[0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[0][0]~263_combout\,
	datab => \regs_generic[0][0]~q\,
	datac => \regs_generic[0][0]~262_combout\,
	datad => \regs_generic[0][0]~439_combout\,
	combout => \regs_generic[0][0]~264_combout\);

-- Location: FF_X18_Y8_N1
\regs_generic[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \regs_generic[0][0]~264_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[0][0]~q\);

-- Location: LCCOMB_X17_Y8_N0
\Mux44~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux44~4_combout\ = (current_opcode(4) & (((\regs_generic[0][0]~q\ & !current_opcode(5))))) # (!current_opcode(4) & ((\regs_generic[1][0]~q\) # ((current_opcode(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[1][0]~q\,
	datab => \regs_generic[0][0]~q\,
	datac => current_opcode(4),
	datad => current_opcode(5),
	combout => \Mux44~4_combout\);

-- Location: LCCOMB_X17_Y8_N8
\Mux44~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux44~5_combout\ = (current_opcode(5) & ((\Mux44~4_combout\ & ((\regs_generic[3][0]~q\))) # (!\Mux44~4_combout\ & (\regs_generic[2][0]~q\)))) # (!current_opcode(5) & (((\Mux44~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(5),
	datab => \regs_generic[2][0]~q\,
	datac => \regs_generic[3][0]~q\,
	datad => \Mux44~4_combout\,
	combout => \Mux44~5_combout\);

-- Location: LCCOMB_X16_Y7_N26
\regs_generic~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~230_combout\ = (\Decoder0~2_combout\ & ((\regs_generic~180_combout\) # ((\nextState~20_combout\ & \regs_generic[8][0]~q\)))) # (!\Decoder0~2_combout\ & (((\regs_generic[8][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~2_combout\,
	datab => \regs_generic~180_combout\,
	datac => \nextState~20_combout\,
	datad => \regs_generic[8][0]~q\,
	combout => \regs_generic~230_combout\);

-- Location: LCCOMB_X16_Y7_N12
\regs_generic[8][0]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[8][0]~231_combout\ = (\regs_generic~46_combout\ & ((\Equal31~2_combout\ & (reg_delay(0))) # (!\Equal31~2_combout\ & ((\regs_generic~230_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal31~2_combout\,
	datab => reg_delay(0),
	datac => \regs_generic~230_combout\,
	datad => \regs_generic~46_combout\,
	combout => \regs_generic[8][0]~231_combout\);

-- Location: LCCOMB_X16_Y7_N18
\regs_generic[8][0]~435\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[8][0]~435_combout\ = (\currentState.TState_LoadReg_Store~q\ & (\e_ram|altsyncram_component|auto_generated|q_a\(0))) # (!\currentState.TState_LoadReg_Store~q\ & (((\regs_generic[8][0]~231_combout\) # (!\regs_generic[5][0]~188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_ram|altsyncram_component|auto_generated|q_a\(0),
	datab => \currentState.TState_LoadReg_Store~q\,
	datac => \regs_generic[5][0]~188_combout\,
	datad => \regs_generic[8][0]~231_combout\,
	combout => \regs_generic[8][0]~435_combout\);

-- Location: LCCOMB_X16_Y8_N22
\regs_generic[8][0]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[8][0]~235_combout\ = (!\Decoder0~2_combout\ & (current_opcode(3) & (\Equal3~2_combout\ & !\currentState.TState_LoadReg_Store~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~2_combout\,
	datab => current_opcode(3),
	datac => \Equal3~2_combout\,
	datad => \currentState.TState_LoadReg_Store~q\,
	combout => \regs_generic[8][0]~235_combout\);

-- Location: LCCOMB_X10_Y12_N2
\regs_generic~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~232_combout\ = (!\regs_generic~57_combout\ & ((\Equal3~2_combout\ & (\Equal21~0_combout\)) # (!\Equal3~2_combout\ & ((\regs_generic~67_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal21~0_combout\,
	datab => \regs_generic~57_combout\,
	datac => \Equal3~2_combout\,
	datad => \regs_generic~67_combout\,
	combout => \regs_generic~232_combout\);

-- Location: LCCOMB_X10_Y12_N8
\regs_generic[8][0]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[8][0]~233_combout\ = (\regs_generic[5][0]~189_combout\ & ((\regs_generic~232_combout\) # ((\regs_generic~57_combout\ & \Decoder0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[5][0]~189_combout\,
	datab => \regs_generic~57_combout\,
	datac => \Decoder0~2_combout\,
	datad => \regs_generic~232_combout\,
	combout => \regs_generic[8][0]~233_combout\);

-- Location: LCCOMB_X10_Y12_N10
\regs_generic[8][0]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[8][0]~234_combout\ = (\logic~42_combout\ & ((\regs_generic[8][0]~233_combout\) # ((\currentState.TState_LoadReg_Store~q\ & \Decoder9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_LoadReg_Store~q\,
	datab => \logic~42_combout\,
	datac => \regs_generic[8][0]~233_combout\,
	datad => \Decoder9~2_combout\,
	combout => \regs_generic[8][0]~234_combout\);

-- Location: LCCOMB_X17_Y8_N4
\regs_generic[8][0]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[8][0]~236_combout\ = (\regs_generic[8][0]~234_combout\ & ((\regs_generic[8][0]~435_combout\) # ((\regs_generic[8][0]~235_combout\ & \regs_generic[8][0]~q\)))) # (!\regs_generic[8][0]~234_combout\ & (((\regs_generic[8][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[8][0]~435_combout\,
	datab => \regs_generic[8][0]~235_combout\,
	datac => \regs_generic[8][0]~234_combout\,
	datad => \regs_generic[8][0]~q\,
	combout => \regs_generic[8][0]~236_combout\);

-- Location: FF_X18_Y8_N17
\regs_generic[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \regs_generic[8][0]~236_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[8][0]~q\);

-- Location: LCCOMB_X14_Y8_N24
\regs_generic[9][0]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[9][0]~228_combout\ = (current_opcode(3) & (!\currentState.TState_LoadReg_Store~q\ & (!\Decoder0~14_combout\ & \Equal3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(3),
	datab => \currentState.TState_LoadReg_Store~q\,
	datac => \Decoder0~14_combout\,
	datad => \Equal3~2_combout\,
	combout => \regs_generic[9][0]~228_combout\);

-- Location: LCCOMB_X9_Y8_N26
\regs_generic~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~225_combout\ = (!\regs_generic~57_combout\ & ((\Equal3~2_combout\ & (\Equal21~0_combout\)) # (!\Equal3~2_combout\ & ((\regs_generic~127_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal21~0_combout\,
	datab => \regs_generic~127_combout\,
	datac => \regs_generic~57_combout\,
	datad => \Equal3~2_combout\,
	combout => \regs_generic~225_combout\);

-- Location: LCCOMB_X9_Y8_N8
\regs_generic[9][0]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[9][0]~226_combout\ = (\regs_generic[5][0]~189_combout\ & ((\regs_generic~225_combout\) # ((\Decoder0~14_combout\ & \regs_generic~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~225_combout\,
	datab => \Decoder0~14_combout\,
	datac => \regs_generic~57_combout\,
	datad => \regs_generic[5][0]~189_combout\,
	combout => \regs_generic[9][0]~226_combout\);

-- Location: LCCOMB_X17_Y12_N4
\regs_generic[9][0]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[9][0]~227_combout\ = (\logic~42_combout\ & ((\regs_generic[9][0]~226_combout\) # ((\currentState.TState_LoadReg_Store~q\ & \Decoder9~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_LoadReg_Store~q\,
	datab => \logic~42_combout\,
	datac => \regs_generic[9][0]~226_combout\,
	datad => \Decoder9~14_combout\,
	combout => \regs_generic[9][0]~227_combout\);

-- Location: LCCOMB_X14_Y8_N22
\regs_generic~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~223_combout\ = (\Decoder0~14_combout\ & ((\regs_generic~180_combout\) # ((\regs_generic[9][0]~q\ & \nextState~20_combout\)))) # (!\Decoder0~14_combout\ & (\regs_generic[9][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[9][0]~q\,
	datab => \Decoder0~14_combout\,
	datac => \regs_generic~180_combout\,
	datad => \nextState~20_combout\,
	combout => \regs_generic~223_combout\);

-- Location: LCCOMB_X16_Y8_N20
\regs_generic[9][0]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[9][0]~224_combout\ = (\regs_generic~46_combout\ & ((\Equal31~2_combout\ & (reg_delay(0))) # (!\Equal31~2_combout\ & ((\regs_generic~223_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~46_combout\,
	datab => \Equal31~2_combout\,
	datac => reg_delay(0),
	datad => \regs_generic~223_combout\,
	combout => \regs_generic[9][0]~224_combout\);

-- Location: LCCOMB_X16_Y8_N28
\regs_generic[9][0]~434\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[9][0]~434_combout\ = (\currentState.TState_LoadReg_Store~q\ & (((\e_ram|altsyncram_component|auto_generated|q_a\(0))))) # (!\currentState.TState_LoadReg_Store~q\ & ((\regs_generic[9][0]~224_combout\) # ((!\regs_generic[5][0]~188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_LoadReg_Store~q\,
	datab => \regs_generic[9][0]~224_combout\,
	datac => \regs_generic[5][0]~188_combout\,
	datad => \e_ram|altsyncram_component|auto_generated|q_a\(0),
	combout => \regs_generic[9][0]~434_combout\);

-- Location: LCCOMB_X17_Y8_N26
\regs_generic[9][0]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[9][0]~229_combout\ = (\regs_generic[9][0]~227_combout\ & ((\regs_generic[9][0]~434_combout\) # ((\regs_generic[9][0]~228_combout\ & \regs_generic[9][0]~q\)))) # (!\regs_generic[9][0]~227_combout\ & (((\regs_generic[9][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[9][0]~228_combout\,
	datab => \regs_generic[9][0]~227_combout\,
	datac => \regs_generic[9][0]~q\,
	datad => \regs_generic[9][0]~434_combout\,
	combout => \regs_generic[9][0]~229_combout\);

-- Location: FF_X17_Y8_N27
\regs_generic[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[9][0]~229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[9][0]~q\);

-- Location: LCCOMB_X17_Y8_N28
\Mux44~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux44~2_combout\ = (current_opcode(5) & (((!current_opcode(4))))) # (!current_opcode(5) & ((current_opcode(4) & (\regs_generic[8][0]~q\)) # (!current_opcode(4) & ((\regs_generic[9][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(5),
	datab => \regs_generic[8][0]~q\,
	datac => current_opcode(4),
	datad => \regs_generic[9][0]~q\,
	combout => \Mux44~2_combout\);

-- Location: LCCOMB_X12_Y13_N26
\Decoder0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder0~13_combout\ = (!current_opcode(9) & (!current_opcode(10) & (current_opcode(8) & current_opcode(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(9),
	datab => current_opcode(10),
	datac => current_opcode(8),
	datad => current_opcode(11),
	combout => \Decoder0~13_combout\);

-- Location: LCCOMB_X13_Y8_N4
\regs_generic[11][0]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[11][0]~242_combout\ = (!\Decoder0~13_combout\ & (\Equal3~2_combout\ & (current_opcode(3) & !\currentState.TState_LoadReg_Store~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~13_combout\,
	datab => \Equal3~2_combout\,
	datac => current_opcode(3),
	datad => \currentState.TState_LoadReg_Store~q\,
	combout => \regs_generic[11][0]~242_combout\);

-- Location: LCCOMB_X14_Y11_N8
\Decoder9~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder9~13_combout\ = (regLoadSave_counter(0) & (!regLoadSave_counter(2) & (regLoadSave_counter(3) & regLoadSave_counter(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(0),
	datab => regLoadSave_counter(2),
	datac => regLoadSave_counter(3),
	datad => regLoadSave_counter(1),
	combout => \Decoder9~13_combout\);

-- Location: LCCOMB_X11_Y10_N2
\regs_generic~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~122_combout\ = (\regs_generic~53_combout\ & ((\regs_generic~54_combout\) # ((\regs_generic~55_combout\ & \Decoder0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~54_combout\,
	datab => \regs_generic~55_combout\,
	datac => \regs_generic~53_combout\,
	datad => \Decoder0~13_combout\,
	combout => \regs_generic~122_combout\);

-- Location: LCCOMB_X11_Y12_N20
\regs_generic~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~239_combout\ = (!\regs_generic~57_combout\ & ((\Equal3~2_combout\ & (\Equal21~0_combout\)) # (!\Equal3~2_combout\ & ((\regs_generic~122_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~57_combout\,
	datab => \Equal3~2_combout\,
	datac => \Equal21~0_combout\,
	datad => \regs_generic~122_combout\,
	combout => \regs_generic~239_combout\);

-- Location: LCCOMB_X11_Y12_N2
\regs_generic[11][0]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[11][0]~240_combout\ = (\regs_generic[5][0]~189_combout\ & ((\regs_generic~239_combout\) # ((\regs_generic~57_combout\ & \Decoder0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[5][0]~189_combout\,
	datab => \regs_generic~239_combout\,
	datac => \regs_generic~57_combout\,
	datad => \Decoder0~13_combout\,
	combout => \regs_generic[11][0]~240_combout\);

-- Location: LCCOMB_X14_Y12_N14
\regs_generic[11][0]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[11][0]~241_combout\ = (\logic~42_combout\ & ((\regs_generic[11][0]~240_combout\) # ((\currentState.TState_LoadReg_Store~q\ & \Decoder9~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_LoadReg_Store~q\,
	datab => \Decoder9~13_combout\,
	datac => \logic~42_combout\,
	datad => \regs_generic[11][0]~240_combout\,
	combout => \regs_generic[11][0]~241_combout\);

-- Location: LCCOMB_X13_Y8_N6
\regs_generic~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~237_combout\ = (\Decoder0~13_combout\ & ((\regs_generic~180_combout\) # ((\nextState~20_combout\ & \regs_generic[11][0]~q\)))) # (!\Decoder0~13_combout\ & (((\regs_generic[11][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~13_combout\,
	datab => \regs_generic~180_combout\,
	datac => \nextState~20_combout\,
	datad => \regs_generic[11][0]~q\,
	combout => \regs_generic~237_combout\);

-- Location: LCCOMB_X14_Y8_N18
\regs_generic[11][0]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[11][0]~238_combout\ = (\regs_generic~46_combout\ & ((\Equal31~2_combout\ & (reg_delay(0))) # (!\Equal31~2_combout\ & ((\regs_generic~237_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => reg_delay(0),
	datab => \regs_generic~46_combout\,
	datac => \regs_generic~237_combout\,
	datad => \Equal31~2_combout\,
	combout => \regs_generic[11][0]~238_combout\);

-- Location: LCCOMB_X16_Y8_N14
\regs_generic[11][0]~436\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[11][0]~436_combout\ = (\currentState.TState_LoadReg_Store~q\ & (((\e_ram|altsyncram_component|auto_generated|q_a\(0))))) # (!\currentState.TState_LoadReg_Store~q\ & ((\regs_generic[11][0]~238_combout\) # 
-- ((!\regs_generic[5][0]~188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[11][0]~238_combout\,
	datab => \currentState.TState_LoadReg_Store~q\,
	datac => \regs_generic[5][0]~188_combout\,
	datad => \e_ram|altsyncram_component|auto_generated|q_a\(0),
	combout => \regs_generic[11][0]~436_combout\);

-- Location: LCCOMB_X17_Y8_N18
\regs_generic[11][0]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[11][0]~243_combout\ = (\regs_generic[11][0]~241_combout\ & ((\regs_generic[11][0]~436_combout\) # ((\regs_generic[11][0]~242_combout\ & \regs_generic[11][0]~q\)))) # (!\regs_generic[11][0]~241_combout\ & (((\regs_generic[11][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[11][0]~242_combout\,
	datab => \regs_generic[11][0]~241_combout\,
	datac => \regs_generic[11][0]~q\,
	datad => \regs_generic[11][0]~436_combout\,
	combout => \regs_generic[11][0]~243_combout\);

-- Location: FF_X17_Y8_N19
\regs_generic[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[11][0]~243_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[11][0]~q\);

-- Location: LCCOMB_X16_Y8_N2
\regs_generic[10][0]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[10][0]~221_combout\ = (current_opcode(3) & (\Equal3~2_combout\ & (!\Decoder0~1_combout\ & !\currentState.TState_LoadReg_Store~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(3),
	datab => \Equal3~2_combout\,
	datac => \Decoder0~1_combout\,
	datad => \currentState.TState_LoadReg_Store~q\,
	combout => \regs_generic[10][0]~221_combout\);

-- Location: LCCOMB_X10_Y7_N6
\regs_generic~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~218_combout\ = (!\regs_generic~57_combout\ & ((\Equal3~2_combout\ & (\Equal21~0_combout\)) # (!\Equal3~2_combout\ & ((\regs_generic~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~57_combout\,
	datab => \Equal21~0_combout\,
	datac => \regs_generic~62_combout\,
	datad => \Equal3~2_combout\,
	combout => \regs_generic~218_combout\);

-- Location: LCCOMB_X10_Y7_N0
\regs_generic[10][0]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[10][0]~219_combout\ = (\regs_generic[5][0]~189_combout\ & ((\regs_generic~218_combout\) # ((\regs_generic~57_combout\ & \Decoder0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~218_combout\,
	datab => \regs_generic[5][0]~189_combout\,
	datac => \regs_generic~57_combout\,
	datad => \Decoder0~1_combout\,
	combout => \regs_generic[10][0]~219_combout\);

-- Location: LCCOMB_X10_Y8_N2
\regs_generic[10][0]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[10][0]~220_combout\ = (\logic~42_combout\ & ((\regs_generic[10][0]~219_combout\) # ((\Decoder9~1_combout\ & \currentState.TState_LoadReg_Store~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder9~1_combout\,
	datab => \logic~42_combout\,
	datac => \currentState.TState_LoadReg_Store~q\,
	datad => \regs_generic[10][0]~219_combout\,
	combout => \regs_generic[10][0]~220_combout\);

-- Location: LCCOMB_X14_Y8_N30
\regs_generic~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~216_combout\ = (\Decoder0~1_combout\ & ((\regs_generic~180_combout\) # ((\regs_generic[10][0]~q\ & \nextState~20_combout\)))) # (!\Decoder0~1_combout\ & (\regs_generic[10][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[10][0]~q\,
	datab => \Decoder0~1_combout\,
	datac => \regs_generic~180_combout\,
	datad => \nextState~20_combout\,
	combout => \regs_generic~216_combout\);

-- Location: LCCOMB_X14_Y8_N20
\regs_generic[10][0]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[10][0]~217_combout\ = (\regs_generic~46_combout\ & ((\Equal31~2_combout\ & (reg_delay(0))) # (!\Equal31~2_combout\ & ((\regs_generic~216_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => reg_delay(0),
	datab => \regs_generic~46_combout\,
	datac => \regs_generic~216_combout\,
	datad => \Equal31~2_combout\,
	combout => \regs_generic[10][0]~217_combout\);

-- Location: LCCOMB_X14_Y8_N26
\regs_generic[10][0]~433\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[10][0]~433_combout\ = (\currentState.TState_LoadReg_Store~q\ & (((\e_ram|altsyncram_component|auto_generated|q_a\(0))))) # (!\currentState.TState_LoadReg_Store~q\ & (((\regs_generic[10][0]~217_combout\)) # 
-- (!\regs_generic[5][0]~188_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[5][0]~188_combout\,
	datab => \e_ram|altsyncram_component|auto_generated|q_a\(0),
	datac => \currentState.TState_LoadReg_Store~q\,
	datad => \regs_generic[10][0]~217_combout\,
	combout => \regs_generic[10][0]~433_combout\);

-- Location: LCCOMB_X17_Y8_N12
\regs_generic[10][0]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[10][0]~222_combout\ = (\regs_generic[10][0]~220_combout\ & ((\regs_generic[10][0]~433_combout\) # ((\regs_generic[10][0]~221_combout\ & \regs_generic[10][0]~q\)))) # (!\regs_generic[10][0]~220_combout\ & (((\regs_generic[10][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[10][0]~221_combout\,
	datab => \regs_generic[10][0]~220_combout\,
	datac => \regs_generic[10][0]~q\,
	datad => \regs_generic[10][0]~433_combout\,
	combout => \regs_generic[10][0]~222_combout\);

-- Location: FF_X17_Y8_N13
\regs_generic[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[10][0]~222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[10][0]~q\);

-- Location: LCCOMB_X17_Y8_N16
\Mux44~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux44~3_combout\ = (current_opcode(5) & ((\Mux44~2_combout\ & (\regs_generic[11][0]~q\)) # (!\Mux44~2_combout\ & ((\regs_generic[10][0]~q\))))) # (!current_opcode(5) & (\Mux44~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(5),
	datab => \Mux44~2_combout\,
	datac => \regs_generic[11][0]~q\,
	datad => \regs_generic[10][0]~q\,
	combout => \Mux44~3_combout\);

-- Location: LCCOMB_X12_Y8_N0
\Mux44~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux44~6_combout\ = (current_opcode(7) & ((current_opcode(6)) # ((\Mux44~3_combout\)))) # (!current_opcode(7) & (!current_opcode(6) & (\Mux44~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(7),
	datab => current_opcode(6),
	datac => \Mux44~5_combout\,
	datad => \Mux44~3_combout\,
	combout => \Mux44~6_combout\);

-- Location: LCCOMB_X10_Y13_N22
\regs_generic~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~298_combout\ = (\Decoder0~15_combout\ & ((current_opcode(12) & ((current_opcode(0)))) # (!current_opcode(12) & (\Add6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add6~0_combout\,
	datab => current_opcode(12),
	datac => \Decoder0~15_combout\,
	datad => current_opcode(0),
	combout => \regs_generic~298_combout\);

-- Location: LCCOMB_X14_Y13_N28
\regs_generic~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~295_combout\ = (\Equal31~2_combout\ & (reg_delay(0))) # (!\Equal31~2_combout\ & (((\logic~43_combout\ & \Decoder0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => reg_delay(0),
	datab => \logic~43_combout\,
	datac => \Decoder0~15_combout\,
	datad => \Equal31~2_combout\,
	combout => \regs_generic~295_combout\);

-- Location: LCCOMB_X19_Y13_N28
\regs_generic~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~293_combout\ = (\regs_generic[15][5]~154_combout\ & (\regs_generic[15][5]~151_combout\ & (\regs_generic~163_combout\))) # (!\regs_generic[15][5]~154_combout\ & ((\regs_generic[15][0]~q\) # ((\regs_generic[15][5]~151_combout\ & 
-- \regs_generic~163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[15][5]~154_combout\,
	datab => \regs_generic[15][5]~151_combout\,
	datac => \regs_generic~163_combout\,
	datad => \regs_generic[15][0]~q\,
	combout => \regs_generic~293_combout\);

-- Location: LCCOMB_X14_Y13_N18
\regs_generic~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~294_combout\ = (\regs_generic~293_combout\ & (!\Equal31~2_combout\ & ((!\Decoder0~15_combout\) # (!\logic~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic~53_combout\,
	datab => \regs_generic~293_combout\,
	datac => \Decoder0~15_combout\,
	datad => \Equal31~2_combout\,
	combout => \regs_generic~294_combout\);

-- Location: LCCOMB_X14_Y13_N22
\regs_generic~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~296_combout\ = (\regs_generic~294_combout\) # ((\regs_generic~163_combout\ & (\regs_generic~295_combout\)) # (!\regs_generic~163_combout\ & ((\regs_generic[15][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~163_combout\,
	datab => \regs_generic~295_combout\,
	datac => \regs_generic[15][0]~q\,
	datad => \regs_generic~294_combout\,
	combout => \regs_generic~296_combout\);

-- Location: LCCOMB_X10_Y13_N28
\regs_generic~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~297_combout\ = (!\Decoder0~15_combout\ & \regs_generic[15][0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~15_combout\,
	datad => \regs_generic[15][0]~q\,
	combout => \regs_generic~297_combout\);

-- Location: LCCOMB_X10_Y13_N4
\regs_generic~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~299_combout\ = (current_opcode(13) & (((\regs_generic~296_combout\)))) # (!current_opcode(13) & ((\regs_generic~298_combout\) # ((\regs_generic~297_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~298_combout\,
	datab => \regs_generic~296_combout\,
	datac => current_opcode(13),
	datad => \regs_generic~297_combout\,
	combout => \regs_generic~299_combout\);

-- Location: LCCOMB_X10_Y13_N18
\regs_generic~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~310_combout\ = (\Decoder0~15_combout\ & (current_opcode(0) & (rnd_counter(0)))) # (!\Decoder0~15_combout\ & (((\regs_generic[15][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(0),
	datab => rnd_counter(0),
	datac => \Decoder0~15_combout\,
	datad => \regs_generic[15][0]~q\,
	combout => \regs_generic~310_combout\);

-- Location: LCCOMB_X10_Y13_N8
\regs_generic~311\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~311_combout\ = (current_opcode(13) & (((current_opcode(12) & \regs_generic~310_combout\)))) # (!current_opcode(13) & (\regs_generic~296_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(13),
	datab => \regs_generic~296_combout\,
	datac => current_opcode(12),
	datad => \regs_generic~310_combout\,
	combout => \regs_generic~311_combout\);

-- Location: LCCOMB_X12_Y10_N22
\regs_generic[7][7]~344\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[7][7]~344_combout\ = ((!\Equal3~3_combout\ & !\Equal31~2_combout\)) # (!\regs_generic~47_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Equal3~3_combout\,
	datac => \regs_generic~47_combout\,
	datad => \Equal31~2_combout\,
	combout => \regs_generic[7][7]~344_combout\);

-- Location: LCCOMB_X6_Y11_N6
\regs_generic[3][7]~325\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[3][7]~325_combout\ = (current_opcode(3) & (((current_opcode(0)) # (!current_opcode(2))) # (!current_opcode(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(1),
	datab => current_opcode(2),
	datac => current_opcode(0),
	datad => current_opcode(3),
	combout => \regs_generic[3][7]~325_combout\);

-- Location: LCCOMB_X10_Y12_N22
\regs_generic[8][7]~370\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[8][7]~370_combout\ = (\regs_generic[7][7]~344_combout\ & (((\Equal3~2_combout\ & \regs_generic[3][7]~325_combout\)) # (!\Decoder0~2_combout\))) # (!\regs_generic[7][7]~344_combout\ & (\Equal3~2_combout\ & 
-- ((\regs_generic[3][7]~325_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[7][7]~344_combout\,
	datab => \Equal3~2_combout\,
	datac => \Decoder0~2_combout\,
	datad => \regs_generic[3][7]~325_combout\,
	combout => \regs_generic[8][7]~370_combout\);

-- Location: LCCOMB_X12_Y10_N12
\regs_generic[2][7]~346\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[2][7]~346_combout\ = (\nextState~21_combout\ & (!\Equal3~3_combout\ & !\Equal31~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nextState~21_combout\,
	datac => \Equal3~3_combout\,
	datad => \Equal31~2_combout\,
	combout => \regs_generic[2][7]~346_combout\);

-- Location: LCCOMB_X10_Y12_N0
\regs_generic[8][7]~371\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[8][7]~371_combout\ = (\regs_generic[8][7]~370_combout\) # ((\regs_generic~47_combout\ & ((\regs_generic[2][7]~346_combout\) # (!\regs_generic~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[8][7]~370_combout\,
	datab => \regs_generic[2][7]~346_combout\,
	datac => \regs_generic~47_combout\,
	datad => \regs_generic~67_combout\,
	combout => \regs_generic[8][7]~371_combout\);

-- Location: LCCOMB_X13_Y7_N24
\reg_delay[4]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_delay[4]~19_combout\ = (reg_delay(4) & ((GND) # (!\reg_delay[3]~18\))) # (!reg_delay(4) & (\reg_delay[3]~18\ $ (GND)))
-- \reg_delay[4]~20\ = CARRY((reg_delay(4)) # (!\reg_delay[3]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => reg_delay(4),
	datad => VCC,
	cin => \reg_delay[3]~18\,
	combout => \reg_delay[4]~19_combout\,
	cout => \reg_delay[4]~20\);

-- Location: LCCOMB_X13_Y7_N26
\reg_delay[5]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_delay[5]~24_combout\ = (reg_delay(5) & (\reg_delay[4]~20\ & VCC)) # (!reg_delay(5) & (!\reg_delay[4]~20\))
-- \reg_delay[5]~25\ = CARRY((!reg_delay(5) & !\reg_delay[4]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => reg_delay(5),
	datad => VCC,
	cin => \reg_delay[4]~20\,
	combout => \reg_delay[5]~24_combout\,
	cout => \reg_delay[5]~25\);

-- Location: FF_X13_Y7_N27
\reg_delay[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \reg_delay[5]~24_combout\,
	asdata => \Mux31~9_combout\,
	sload => \reg_delay~30_combout\,
	ena => \reg_delay[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => reg_delay(5));

-- Location: LCCOMB_X10_Y11_N18
\Add6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add6~8_combout\ = ((\Mux32~9_combout\ $ (current_opcode(4) $ (\Add6~7\)))) # (GND)
-- \Add6~9\ = CARRY((\Mux32~9_combout\ & ((!\Add6~7\) # (!current_opcode(4)))) # (!\Mux32~9_combout\ & (!current_opcode(4) & !\Add6~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~9_combout\,
	datab => current_opcode(4),
	datad => VCC,
	cin => \Add6~7\,
	combout => \Add6~8_combout\,
	cout => \Add6~9\);

-- Location: LCCOMB_X10_Y11_N20
\Add6~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add6~10_combout\ = (\Mux31~9_combout\ & ((current_opcode(5) & (\Add6~9\ & VCC)) # (!current_opcode(5) & (!\Add6~9\)))) # (!\Mux31~9_combout\ & ((current_opcode(5) & (!\Add6~9\)) # (!current_opcode(5) & ((\Add6~9\) # (GND)))))
-- \Add6~11\ = CARRY((\Mux31~9_combout\ & (!current_opcode(5) & !\Add6~9\)) # (!\Mux31~9_combout\ & ((!\Add6~9\) # (!current_opcode(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~9_combout\,
	datab => current_opcode(5),
	datad => VCC,
	cin => \Add6~9\,
	combout => \Add6~10_combout\,
	cout => \Add6~11\);

-- Location: LCCOMB_X17_Y7_N10
\regs_generic[10][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[10][5]~feeder_combout\ = \Selector256~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector256~7_combout\,
	combout => \regs_generic[10][5]~feeder_combout\);

-- Location: FF_X17_Y7_N11
\regs_generic[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[10][5]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(5),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[10][4]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[10][5]~q\);

-- Location: LCCOMB_X16_Y13_N16
\regs_generic[6][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[6][5]~feeder_combout\ = \Selector256~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector256~7_combout\,
	combout => \regs_generic[6][5]~feeder_combout\);

-- Location: FF_X16_Y13_N17
\regs_generic[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[6][5]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(5),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[6][4]~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[6][5]~q\);

-- Location: LCCOMB_X17_Y9_N28
\regs_generic[2][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[2][5]~feeder_combout\ = \Selector256~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector256~7_combout\,
	combout => \regs_generic[2][5]~feeder_combout\);

-- Location: FF_X17_Y9_N29
\regs_generic[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[2][5]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(5),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[2][4]~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[2][5]~q\);

-- Location: LCCOMB_X17_Y7_N22
\Mux39~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux39~0_combout\ = (current_opcode(7) & (((current_opcode(6))))) # (!current_opcode(7) & ((current_opcode(6) & (\regs_generic[6][5]~q\)) # (!current_opcode(6) & ((\regs_generic[2][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[6][5]~q\,
	datab => current_opcode(7),
	datac => \regs_generic[2][5]~q\,
	datad => current_opcode(6),
	combout => \Mux39~0_combout\);

-- Location: LCCOMB_X17_Y7_N8
\regs_generic[14][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[14][5]~feeder_combout\ = \Selector256~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector256~7_combout\,
	combout => \regs_generic[14][5]~feeder_combout\);

-- Location: FF_X17_Y7_N9
\regs_generic[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[14][5]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(5),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[14][4]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[14][5]~q\);

-- Location: LCCOMB_X17_Y7_N12
\Mux39~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux39~1_combout\ = (current_opcode(7) & ((\Mux39~0_combout\ & ((\regs_generic[14][5]~q\))) # (!\Mux39~0_combout\ & (\regs_generic[10][5]~q\)))) # (!current_opcode(7) & (((\Mux39~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[10][5]~q\,
	datab => current_opcode(7),
	datac => \Mux39~0_combout\,
	datad => \regs_generic[14][5]~q\,
	combout => \Mux39~1_combout\);

-- Location: LCCOMB_X16_Y10_N26
\regs_generic[11][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[11][5]~feeder_combout\ = \Selector256~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Selector256~7_combout\,
	combout => \regs_generic[11][5]~feeder_combout\);

-- Location: LCCOMB_X11_Y12_N14
\regs_generic~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~123_combout\ = (\Decoder0~13_combout\ & ((\regs_generic~57_combout\) # ((\Equal3~2_combout\ & \Equal21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~57_combout\,
	datab => \Equal3~2_combout\,
	datac => \Equal21~0_combout\,
	datad => \Decoder0~13_combout\,
	combout => \regs_generic~123_combout\);

-- Location: LCCOMB_X11_Y12_N28
\regs_generic[11][6]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[11][6]~121_combout\ = ((\regs_generic[12][6]~48_combout\ & ((\nextState~21_combout\) # (!\Decoder0~13_combout\)))) # (!\regs_generic[5][0]~51_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nextState~21_combout\,
	datab => \regs_generic[12][6]~48_combout\,
	datac => \regs_generic[5][0]~51_combout\,
	datad => \Decoder0~13_combout\,
	combout => \regs_generic[11][6]~121_combout\);

-- Location: LCCOMB_X11_Y12_N12
\regs_generic[11][6]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[11][6]~124_combout\ = (\regs_generic[11][6]~121_combout\) # ((!\regs_generic~123_combout\ & ((!\regs_generic~122_combout\) # (!\regs_generic~445_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~445_combout\,
	datab => \regs_generic~122_combout\,
	datac => \regs_generic~123_combout\,
	datad => \regs_generic[11][6]~121_combout\,
	combout => \regs_generic[11][6]~124_combout\);

-- Location: LCCOMB_X14_Y11_N22
\regs_generic[11][4]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[11][4]~125_combout\ = (\logic~42_combout\ & (((\currentState.TState_LoadReg_Store~q\ & \Decoder9~13_combout\)) # (!\regs_generic[11][6]~124_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_LoadReg_Store~q\,
	datab => \logic~42_combout\,
	datac => \Decoder9~13_combout\,
	datad => \regs_generic[11][6]~124_combout\,
	combout => \regs_generic[11][4]~125_combout\);

-- Location: FF_X16_Y10_N27
\regs_generic[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[11][5]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(5),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[11][4]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[11][5]~q\);

-- Location: LCCOMB_X17_Y10_N16
\regs_generic[3][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[3][5]~feeder_combout\ = \Selector256~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector256~7_combout\,
	combout => \regs_generic[3][5]~feeder_combout\);

-- Location: FF_X17_Y10_N17
\regs_generic[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[3][5]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(5),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[3][4]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[3][5]~q\);

-- Location: LCCOMB_X13_Y10_N16
\Mux39~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux39~7_combout\ = (current_opcode(6) & ((\regs_generic[7][5]~q\) # ((current_opcode(7))))) # (!current_opcode(6) & (((!current_opcode(7) & \regs_generic[3][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[7][5]~q\,
	datab => current_opcode(6),
	datac => current_opcode(7),
	datad => \regs_generic[3][5]~q\,
	combout => \Mux39~7_combout\);

-- Location: LCCOMB_X12_Y11_N12
\rnd_counter[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_counter[4]~13_combout\ = (rnd_counter(4) & (!\rnd_counter[3]~12\)) # (!rnd_counter(4) & ((\rnd_counter[3]~12\) # (GND)))
-- \rnd_counter[4]~14\ = CARRY((!\rnd_counter[3]~12\) # (!rnd_counter(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => rnd_counter(4),
	datad => VCC,
	cin => \rnd_counter[3]~12\,
	combout => \rnd_counter[4]~13_combout\,
	cout => \rnd_counter[4]~14\);

-- Location: FF_X12_Y11_N13
\rnd_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \rnd_counter[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rnd_counter(4));

-- Location: LCCOMB_X12_Y11_N14
\rnd_counter[5]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_counter[5]~15_combout\ = (rnd_counter(5) & (\rnd_counter[4]~14\ $ (GND))) # (!rnd_counter(5) & (!\rnd_counter[4]~14\ & VCC))
-- \rnd_counter[5]~16\ = CARRY((rnd_counter(5) & !\rnd_counter[4]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => rnd_counter(5),
	datad => VCC,
	cin => \rnd_counter[4]~14\,
	combout => \rnd_counter[5]~15_combout\,
	cout => \rnd_counter[5]~16\);

-- Location: FF_X12_Y11_N15
\rnd_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \rnd_counter[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rnd_counter(5));

-- Location: LCCOMB_X12_Y11_N20
\RESULT~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \RESULT~8_combout\ = (rnd_counter(5) & current_opcode(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => rnd_counter(5),
	datad => current_opcode(5),
	combout => \RESULT~8_combout\);

-- Location: LCCOMB_X12_Y11_N2
\Selector136~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector136~0_combout\ = (\regs_generic[15][5]~131_combout\ & (\regs_generic[15][5]~132_combout\)) # (!\regs_generic[15][5]~131_combout\ & ((\regs_generic[15][5]~132_combout\ & (\Mux39~9_combout\)) # (!\regs_generic[15][5]~132_combout\ & 
-- ((current_opcode(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[15][5]~131_combout\,
	datab => \regs_generic[15][5]~132_combout\,
	datac => \Mux39~9_combout\,
	datad => current_opcode(5),
	combout => \Selector136~0_combout\);

-- Location: LCCOMB_X12_Y11_N28
\Selector136~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector136~1_combout\ = (\regs_generic[15][5]~131_combout\ & ((\Selector136~0_combout\ & (\RESULT~8_combout\)) # (!\Selector136~0_combout\ & ((\Add6~10_combout\))))) # (!\regs_generic[15][5]~131_combout\ & (((\Selector136~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[15][5]~131_combout\,
	datab => \RESULT~8_combout\,
	datac => \Add6~10_combout\,
	datad => \Selector136~0_combout\,
	combout => \Selector136~1_combout\);

-- Location: LCCOMB_X13_Y11_N18
\Selector136~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector136~2_combout\ = (\regs_generic[15][5]~133_combout\ & (reg_delay(5) & (\Equal31~2_combout\))) # (!\regs_generic[15][5]~133_combout\ & (((\Selector136~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => reg_delay(5),
	datab => \regs_generic[15][5]~133_combout\,
	datac => \Equal31~2_combout\,
	datad => \Selector136~1_combout\,
	combout => \Selector136~2_combout\);

-- Location: LCCOMB_X19_Y11_N30
\Selector136~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector136~3_combout\ = (\currentState.TState_LoadReg_Store~q\ & ((\e_ram|altsyncram_component|auto_generated|q_a\(5)) # ((!\regs_generic[15][5]~138_combout\ & \Selector136~2_combout\)))) # (!\currentState.TState_LoadReg_Store~q\ & 
-- (((!\regs_generic[15][5]~138_combout\ & \Selector136~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_LoadReg_Store~q\,
	datab => \e_ram|altsyncram_component|auto_generated|q_a\(5),
	datac => \regs_generic[15][5]~138_combout\,
	datad => \Selector136~2_combout\,
	combout => \Selector136~3_combout\);

-- Location: FF_X19_Y11_N31
\regs_generic[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector136~3_combout\,
	ena => \regs_generic[15][4]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[15][5]~q\);

-- Location: LCCOMB_X17_Y7_N4
\Mux39~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux39~8_combout\ = (\Mux39~7_combout\ & (((\regs_generic[15][5]~q\) # (!current_opcode(7))))) # (!\Mux39~7_combout\ & (\regs_generic[11][5]~q\ & ((current_opcode(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[11][5]~q\,
	datab => \Mux39~7_combout\,
	datac => \regs_generic[15][5]~q\,
	datad => current_opcode(7),
	combout => \Mux39~8_combout\);

-- Location: LCCOMB_X16_Y13_N26
\regs_generic[4][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[4][5]~feeder_combout\ = \Selector256~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector256~7_combout\,
	combout => \regs_generic[4][5]~feeder_combout\);

-- Location: FF_X16_Y13_N27
\regs_generic[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[4][5]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(5),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[4][4]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[4][5]~q\);

-- Location: LCCOMB_X14_Y11_N0
\regs_generic[0][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[0][5]~feeder_combout\ = \Selector256~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector256~7_combout\,
	combout => \regs_generic[0][5]~feeder_combout\);

-- Location: FF_X14_Y11_N1
\regs_generic[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[0][5]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(5),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[0][4]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[0][5]~q\);

-- Location: LCCOMB_X17_Y7_N30
\Mux39~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux39~4_combout\ = (current_opcode(7) & (((current_opcode(6))))) # (!current_opcode(7) & ((current_opcode(6) & (\regs_generic[4][5]~q\)) # (!current_opcode(6) & ((\regs_generic[0][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[4][5]~q\,
	datab => current_opcode(7),
	datac => \regs_generic[0][5]~q\,
	datad => current_opcode(6),
	combout => \Mux39~4_combout\);

-- Location: LCCOMB_X18_Y12_N24
\regs_generic[12][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[12][5]~feeder_combout\ = \Selector256~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector256~7_combout\,
	combout => \regs_generic[12][5]~feeder_combout\);

-- Location: FF_X18_Y12_N25
\regs_generic[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[12][5]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(5),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[12][4]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[12][5]~q\);

-- Location: LCCOMB_X17_Y12_N12
\regs_generic[8][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[8][5]~feeder_combout\ = \Selector256~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Selector256~7_combout\,
	combout => \regs_generic[8][5]~feeder_combout\);

-- Location: FF_X17_Y12_N13
\regs_generic[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[8][5]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(5),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[8][4]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[8][5]~q\);

-- Location: LCCOMB_X17_Y7_N16
\Mux39~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux39~5_combout\ = (\Mux39~4_combout\ & (((\regs_generic[12][5]~q\)) # (!current_opcode(7)))) # (!\Mux39~4_combout\ & (current_opcode(7) & ((\regs_generic[8][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux39~4_combout\,
	datab => current_opcode(7),
	datac => \regs_generic[12][5]~q\,
	datad => \regs_generic[8][5]~q\,
	combout => \Mux39~5_combout\);

-- Location: LCCOMB_X14_Y10_N30
\regs_generic[13][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[13][5]~feeder_combout\ = \Selector256~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector256~7_combout\,
	combout => \regs_generic[13][5]~feeder_combout\);

-- Location: FF_X14_Y10_N31
\regs_generic[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[13][5]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(5),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[13][4]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[13][5]~q\);

-- Location: LCCOMB_X16_Y10_N0
\regs_generic[1][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[1][5]~feeder_combout\ = \Selector256~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Selector256~7_combout\,
	combout => \regs_generic[1][5]~feeder_combout\);

-- Location: FF_X16_Y10_N1
\regs_generic[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[1][5]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(5),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[1][4]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[1][5]~q\);

-- Location: LCCOMB_X14_Y10_N24
\regs_generic[5][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[5][5]~feeder_combout\ = \Selector256~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector256~7_combout\,
	combout => \regs_generic[5][5]~feeder_combout\);

-- Location: FF_X14_Y10_N25
\regs_generic[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[5][5]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(5),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[5][4]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[5][5]~q\);

-- Location: LCCOMB_X17_Y7_N18
\Mux39~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux39~2_combout\ = (current_opcode(7) & (((current_opcode(6))))) # (!current_opcode(7) & ((current_opcode(6) & ((\regs_generic[5][5]~q\))) # (!current_opcode(6) & (\regs_generic[1][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[1][5]~q\,
	datab => current_opcode(7),
	datac => \regs_generic[5][5]~q\,
	datad => current_opcode(6),
	combout => \Mux39~2_combout\);

-- Location: LCCOMB_X17_Y12_N18
\regs_generic[9][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[9][5]~feeder_combout\ = \Selector256~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Selector256~7_combout\,
	combout => \regs_generic[9][5]~feeder_combout\);

-- Location: FF_X17_Y12_N19
\regs_generic[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[9][5]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(5),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[9][4]~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[9][5]~q\);

-- Location: LCCOMB_X17_Y7_N28
\Mux39~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux39~3_combout\ = (\Mux39~2_combout\ & ((\regs_generic[13][5]~q\) # ((!current_opcode(7))))) # (!\Mux39~2_combout\ & (((\regs_generic[9][5]~q\ & current_opcode(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[13][5]~q\,
	datab => \Mux39~2_combout\,
	datac => \regs_generic[9][5]~q\,
	datad => current_opcode(7),
	combout => \Mux39~3_combout\);

-- Location: LCCOMB_X17_Y7_N14
\Mux39~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux39~6_combout\ = (current_opcode(4) & (\Mux39~5_combout\ & (!current_opcode(5)))) # (!current_opcode(4) & (((current_opcode(5)) # (\Mux39~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(4),
	datab => \Mux39~5_combout\,
	datac => current_opcode(5),
	datad => \Mux39~3_combout\,
	combout => \Mux39~6_combout\);

-- Location: LCCOMB_X17_Y7_N2
\Mux39~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux39~9_combout\ = (current_opcode(5) & ((\Mux39~6_combout\ & ((\Mux39~8_combout\))) # (!\Mux39~6_combout\ & (\Mux39~1_combout\)))) # (!current_opcode(5) & (((\Mux39~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux39~1_combout\,
	datab => \Mux39~8_combout\,
	datac => current_opcode(5),
	datad => \Mux39~6_combout\,
	combout => \Mux39~9_combout\);

-- Location: LCCOMB_X7_Y10_N10
\Add9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add9~2_combout\ = (\Mux35~9_combout\ & ((\Mux43~9_combout\ & (!\Add9~1\)) # (!\Mux43~9_combout\ & (\Add9~1\ & VCC)))) # (!\Mux35~9_combout\ & ((\Mux43~9_combout\ & ((\Add9~1\) # (GND))) # (!\Mux43~9_combout\ & (!\Add9~1\))))
-- \Add9~3\ = CARRY((\Mux35~9_combout\ & (\Mux43~9_combout\ & !\Add9~1\)) # (!\Mux35~9_combout\ & ((\Mux43~9_combout\) # (!\Add9~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux35~9_combout\,
	datab => \Mux43~9_combout\,
	datad => VCC,
	cin => \Add9~1\,
	combout => \Add9~2_combout\,
	cout => \Add9~3\);

-- Location: LCCOMB_X7_Y10_N12
\Add9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add9~4_combout\ = ((\Mux34~9_combout\ $ (\Mux42~9_combout\ $ (\Add9~3\)))) # (GND)
-- \Add9~5\ = CARRY((\Mux34~9_combout\ & ((!\Add9~3\) # (!\Mux42~9_combout\))) # (!\Mux34~9_combout\ & (!\Mux42~9_combout\ & !\Add9~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datab => \Mux42~9_combout\,
	datad => VCC,
	cin => \Add9~3\,
	combout => \Add9~4_combout\,
	cout => \Add9~5\);

-- Location: LCCOMB_X7_Y10_N14
\Add9~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add9~6_combout\ = (\Mux33~9_combout\ & ((\Mux41~9_combout\ & (!\Add9~5\)) # (!\Mux41~9_combout\ & (\Add9~5\ & VCC)))) # (!\Mux33~9_combout\ & ((\Mux41~9_combout\ & ((\Add9~5\) # (GND))) # (!\Mux41~9_combout\ & (!\Add9~5\))))
-- \Add9~7\ = CARRY((\Mux33~9_combout\ & (\Mux41~9_combout\ & !\Add9~5\)) # (!\Mux33~9_combout\ & ((\Mux41~9_combout\) # (!\Add9~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux41~9_combout\,
	datad => VCC,
	cin => \Add9~5\,
	combout => \Add9~6_combout\,
	cout => \Add9~7\);

-- Location: LCCOMB_X7_Y10_N16
\Add9~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add9~8_combout\ = ((\Mux32~9_combout\ $ (\Mux40~9_combout\ $ (\Add9~7\)))) # (GND)
-- \Add9~9\ = CARRY((\Mux32~9_combout\ & ((!\Add9~7\) # (!\Mux40~9_combout\))) # (!\Mux32~9_combout\ & (!\Mux40~9_combout\ & !\Add9~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~9_combout\,
	datab => \Mux40~9_combout\,
	datad => VCC,
	cin => \Add9~7\,
	combout => \Add9~8_combout\,
	cout => \Add9~9\);

-- Location: LCCOMB_X7_Y10_N18
\Add9~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add9~10_combout\ = (\Mux31~9_combout\ & ((\Mux39~9_combout\ & (!\Add9~9\)) # (!\Mux39~9_combout\ & (\Add9~9\ & VCC)))) # (!\Mux31~9_combout\ & ((\Mux39~9_combout\ & ((\Add9~9\) # (GND))) # (!\Mux39~9_combout\ & (!\Add9~9\))))
-- \Add9~11\ = CARRY((\Mux31~9_combout\ & (\Mux39~9_combout\ & !\Add9~9\)) # (!\Mux31~9_combout\ & ((\Mux39~9_combout\) # (!\Add9~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~9_combout\,
	datab => \Mux39~9_combout\,
	datad => VCC,
	cin => \Add9~9\,
	combout => \Add9~10_combout\,
	cout => \Add9~11\);

-- Location: LCCOMB_X6_Y10_N20
\Add10~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add10~6_combout\ = (\Mux41~9_combout\ & ((\Mux33~9_combout\ & (!\Add10~5\)) # (!\Mux33~9_combout\ & (\Add10~5\ & VCC)))) # (!\Mux41~9_combout\ & ((\Mux33~9_combout\ & ((\Add10~5\) # (GND))) # (!\Mux33~9_combout\ & (!\Add10~5\))))
-- \Add10~7\ = CARRY((\Mux41~9_combout\ & (\Mux33~9_combout\ & !\Add10~5\)) # (!\Mux41~9_combout\ & ((\Mux33~9_combout\) # (!\Add10~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux41~9_combout\,
	datab => \Mux33~9_combout\,
	datad => VCC,
	cin => \Add10~5\,
	combout => \Add10~6_combout\,
	cout => \Add10~7\);

-- Location: LCCOMB_X6_Y10_N22
\Add10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add10~8_combout\ = ((\Mux32~9_combout\ $ (\Mux40~9_combout\ $ (\Add10~7\)))) # (GND)
-- \Add10~9\ = CARRY((\Mux32~9_combout\ & (\Mux40~9_combout\ & !\Add10~7\)) # (!\Mux32~9_combout\ & ((\Mux40~9_combout\) # (!\Add10~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~9_combout\,
	datab => \Mux40~9_combout\,
	datad => VCC,
	cin => \Add10~7\,
	combout => \Add10~8_combout\,
	cout => \Add10~9\);

-- Location: LCCOMB_X6_Y10_N24
\Add10~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add10~10_combout\ = (\Mux39~9_combout\ & ((\Mux31~9_combout\ & (!\Add10~9\)) # (!\Mux31~9_combout\ & (\Add10~9\ & VCC)))) # (!\Mux39~9_combout\ & ((\Mux31~9_combout\ & ((\Add10~9\) # (GND))) # (!\Mux31~9_combout\ & (!\Add10~9\))))
-- \Add10~11\ = CARRY((\Mux39~9_combout\ & (\Mux31~9_combout\ & !\Add10~9\)) # (!\Mux39~9_combout\ & ((\Mux31~9_combout\) # (!\Add10~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux39~9_combout\,
	datab => \Mux31~9_combout\,
	datad => VCC,
	cin => \Add10~9\,
	combout => \Add10~10_combout\,
	cout => \Add10~11\);

-- Location: LCCOMB_X13_Y7_N28
\reg_delay[6]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_delay[6]~26_combout\ = (reg_delay(6) & ((GND) # (!\reg_delay[5]~25\))) # (!reg_delay(6) & (\reg_delay[5]~25\ $ (GND)))
-- \reg_delay[6]~27\ = CARRY((reg_delay(6)) # (!\reg_delay[5]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => reg_delay(6),
	datad => VCC,
	cin => \reg_delay[5]~25\,
	combout => \reg_delay[6]~26_combout\,
	cout => \reg_delay[6]~27\);

-- Location: FF_X13_Y7_N29
\reg_delay[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \reg_delay[6]~26_combout\,
	asdata => \Mux30~9_combout\,
	sload => \reg_delay~30_combout\,
	ena => \reg_delay[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => reg_delay(6));

-- Location: LCCOMB_X6_Y11_N28
\regs_generic~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~40_combout\ = (!current_opcode(0) & (!current_opcode(3) & (current_opcode(1) $ (current_opcode(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(1),
	datab => current_opcode(2),
	datac => current_opcode(0),
	datad => current_opcode(3),
	combout => \regs_generic~40_combout\);

-- Location: LCCOMB_X7_Y10_N20
\Add9~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add9~12_combout\ = ((\Mux38~9_combout\ $ (\Mux30~9_combout\ $ (\Add9~11\)))) # (GND)
-- \Add9~13\ = CARRY((\Mux38~9_combout\ & (\Mux30~9_combout\ & !\Add9~11\)) # (!\Mux38~9_combout\ & ((\Mux30~9_combout\) # (!\Add9~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux38~9_combout\,
	datab => \Mux30~9_combout\,
	datad => VCC,
	cin => \Add9~11\,
	combout => \Add9~12_combout\,
	cout => \Add9~13\);

-- Location: LCCOMB_X6_Y10_N26
\Add10~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add10~12_combout\ = ((\Mux30~9_combout\ $ (\Mux38~9_combout\ $ (\Add10~11\)))) # (GND)
-- \Add10~13\ = CARRY((\Mux30~9_combout\ & (\Mux38~9_combout\ & !\Add10~11\)) # (!\Mux30~9_combout\ & ((\Mux38~9_combout\) # (!\Add10~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux30~9_combout\,
	datab => \Mux38~9_combout\,
	datad => VCC,
	cin => \Add10~11\,
	combout => \Add10~12_combout\,
	cout => \Add10~13\);

-- Location: LCCOMB_X6_Y10_N0
\regs_generic~422\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~422_combout\ = (\Equal31~0_combout\ & ((\Add10~12_combout\) # ((!\regs_generic~41_combout\)))) # (!\Equal31~0_combout\ & (((\regs_generic~41_combout\ & \Mux39~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal31~0_combout\,
	datab => \Add10~12_combout\,
	datac => \regs_generic~41_combout\,
	datad => \Mux39~9_combout\,
	combout => \regs_generic~422_combout\);

-- Location: LCCOMB_X7_Y10_N26
\regs_generic~423\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~423_combout\ = (\regs_generic~41_combout\ & (((\regs_generic~422_combout\)))) # (!\regs_generic~41_combout\ & ((\regs_generic~422_combout\ & (\Add9~12_combout\)) # (!\regs_generic~422_combout\ & ((\Mux37~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~41_combout\,
	datab => \Add9~12_combout\,
	datac => \regs_generic~422_combout\,
	datad => \Mux37~9_combout\,
	combout => \regs_generic~423_combout\);

-- Location: LCCOMB_X8_Y10_N18
\Add7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add7~2_combout\ = (\Mux35~9_combout\ & ((\Mux43~9_combout\ & (\Add7~1\ & VCC)) # (!\Mux43~9_combout\ & (!\Add7~1\)))) # (!\Mux35~9_combout\ & ((\Mux43~9_combout\ & (!\Add7~1\)) # (!\Mux43~9_combout\ & ((\Add7~1\) # (GND)))))
-- \Add7~3\ = CARRY((\Mux35~9_combout\ & (!\Mux43~9_combout\ & !\Add7~1\)) # (!\Mux35~9_combout\ & ((!\Add7~1\) # (!\Mux43~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux35~9_combout\,
	datab => \Mux43~9_combout\,
	datad => VCC,
	cin => \Add7~1\,
	combout => \Add7~2_combout\,
	cout => \Add7~3\);

-- Location: LCCOMB_X8_Y10_N20
\Add7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add7~4_combout\ = ((\Mux42~9_combout\ $ (\Mux34~9_combout\ $ (!\Add7~3\)))) # (GND)
-- \Add7~5\ = CARRY((\Mux42~9_combout\ & ((\Mux34~9_combout\) # (!\Add7~3\))) # (!\Mux42~9_combout\ & (\Mux34~9_combout\ & !\Add7~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux42~9_combout\,
	datab => \Mux34~9_combout\,
	datad => VCC,
	cin => \Add7~3\,
	combout => \Add7~4_combout\,
	cout => \Add7~5\);

-- Location: LCCOMB_X8_Y10_N22
\Add7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add7~6_combout\ = (\Mux33~9_combout\ & ((\Mux41~9_combout\ & (\Add7~5\ & VCC)) # (!\Mux41~9_combout\ & (!\Add7~5\)))) # (!\Mux33~9_combout\ & ((\Mux41~9_combout\ & (!\Add7~5\)) # (!\Mux41~9_combout\ & ((\Add7~5\) # (GND)))))
-- \Add7~7\ = CARRY((\Mux33~9_combout\ & (!\Mux41~9_combout\ & !\Add7~5\)) # (!\Mux33~9_combout\ & ((!\Add7~5\) # (!\Mux41~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux41~9_combout\,
	datad => VCC,
	cin => \Add7~5\,
	combout => \Add7~6_combout\,
	cout => \Add7~7\);

-- Location: LCCOMB_X8_Y10_N24
\Add7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add7~8_combout\ = ((\Mux32~9_combout\ $ (\Mux40~9_combout\ $ (!\Add7~7\)))) # (GND)
-- \Add7~9\ = CARRY((\Mux32~9_combout\ & ((\Mux40~9_combout\) # (!\Add7~7\))) # (!\Mux32~9_combout\ & (\Mux40~9_combout\ & !\Add7~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~9_combout\,
	datab => \Mux40~9_combout\,
	datad => VCC,
	cin => \Add7~7\,
	combout => \Add7~8_combout\,
	cout => \Add7~9\);

-- Location: LCCOMB_X8_Y10_N26
\Add7~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add7~10_combout\ = (\Mux39~9_combout\ & ((\Mux31~9_combout\ & (\Add7~9\ & VCC)) # (!\Mux31~9_combout\ & (!\Add7~9\)))) # (!\Mux39~9_combout\ & ((\Mux31~9_combout\ & (!\Add7~9\)) # (!\Mux31~9_combout\ & ((\Add7~9\) # (GND)))))
-- \Add7~11\ = CARRY((\Mux39~9_combout\ & (!\Mux31~9_combout\ & !\Add7~9\)) # (!\Mux39~9_combout\ & ((!\Add7~9\) # (!\Mux31~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux39~9_combout\,
	datab => \Mux31~9_combout\,
	datad => VCC,
	cin => \Add7~9\,
	combout => \Add7~10_combout\,
	cout => \Add7~11\);

-- Location: LCCOMB_X8_Y10_N28
\Add7~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add7~12_combout\ = ((\Mux30~9_combout\ $ (\Mux38~9_combout\ $ (!\Add7~11\)))) # (GND)
-- \Add7~13\ = CARRY((\Mux30~9_combout\ & ((\Mux38~9_combout\) # (!\Add7~11\))) # (!\Mux30~9_combout\ & (\Mux38~9_combout\ & !\Add7~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux30~9_combout\,
	datab => \Mux38~9_combout\,
	datad => VCC,
	cin => \Add7~11\,
	combout => \Add7~12_combout\,
	cout => \Add7~13\);

-- Location: LCCOMB_X8_Y10_N0
\regs_generic~424\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~424_combout\ = (\regs_generic~39_combout\ & ((\regs_generic~40_combout\ & ((\Add7~12_combout\))) # (!\regs_generic~40_combout\ & (\regs_generic~423_combout\)))) # (!\regs_generic~39_combout\ & (\regs_generic~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~39_combout\,
	datab => \regs_generic~40_combout\,
	datac => \regs_generic~423_combout\,
	datad => \Add7~12_combout\,
	combout => \regs_generic~424_combout\);

-- Location: LCCOMB_X8_Y11_N10
\regs_generic~425\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~425_combout\ = (\regs_generic~39_combout\ & (((\regs_generic~424_combout\)))) # (!\regs_generic~39_combout\ & ((\Mux38~9_combout\ & (\Mux30~9_combout\ $ (!\regs_generic~424_combout\))) # (!\Mux38~9_combout\ & (\Mux30~9_combout\ & 
-- !\regs_generic~424_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~39_combout\,
	datab => \Mux38~9_combout\,
	datac => \Mux30~9_combout\,
	datad => \regs_generic~424_combout\,
	combout => \regs_generic~425_combout\);

-- Location: LCCOMB_X8_Y11_N28
\Selector255~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector255~2_combout\ = (\Equal14~0_combout\ & (((\Mux30~9_combout\ & current_opcode(0))))) # (!\Equal14~0_combout\ & (\regs_generic~425_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~425_combout\,
	datab => \Mux30~9_combout\,
	datac => current_opcode(0),
	datad => \Equal14~0_combout\,
	combout => \Selector255~2_combout\);

-- Location: LCCOMB_X8_Y11_N26
\Selector255~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector255~3_combout\ = (\Equal3~2_combout\ & ((\Selector255~2_combout\) # ((\Mux38~9_combout\ & \Equal14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~2_combout\,
	datab => \Mux38~9_combout\,
	datac => \Equal14~0_combout\,
	datad => \Selector255~2_combout\,
	combout => \Selector255~3_combout\);

-- Location: LCCOMB_X12_Y11_N16
\rnd_counter[6]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_counter[6]~17_combout\ = (rnd_counter(6) & (!\rnd_counter[5]~16\)) # (!rnd_counter(6) & ((\rnd_counter[5]~16\) # (GND)))
-- \rnd_counter[6]~18\ = CARRY((!\rnd_counter[5]~16\) # (!rnd_counter(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => rnd_counter(6),
	datad => VCC,
	cin => \rnd_counter[5]~16\,
	combout => \rnd_counter[6]~17_combout\,
	cout => \rnd_counter[6]~18\);

-- Location: FF_X12_Y11_N17
\rnd_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \rnd_counter[6]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rnd_counter(6));

-- Location: LCCOMB_X9_Y11_N0
\Selector255~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector255~6_combout\ = (current_opcode(6) & ((\Equal3~4_combout\) # ((rnd_counter(6) & \Equal3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rnd_counter(6),
	datab => \Equal3~4_combout\,
	datac => \Equal3~3_combout\,
	datad => current_opcode(6),
	combout => \Selector255~6_combout\);

-- Location: LCCOMB_X10_Y11_N22
\Add6~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add6~12_combout\ = ((current_opcode(6) $ (\Mux30~9_combout\ $ (!\Add6~11\)))) # (GND)
-- \Add6~13\ = CARRY((current_opcode(6) & ((\Mux30~9_combout\) # (!\Add6~11\))) # (!current_opcode(6) & (\Mux30~9_combout\ & !\Add6~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(6),
	datab => \Mux30~9_combout\,
	datad => VCC,
	cin => \Add6~11\,
	combout => \Add6~12_combout\,
	cout => \Add6~13\);

-- Location: LCCOMB_X9_Y11_N16
\Selector255~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector255~4_combout\ = (\Selector255~3_combout\) # ((\Selector255~6_combout\) # ((\Equal3~5_combout\ & \Add6~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector255~3_combout\,
	datab => \Selector255~6_combout\,
	datac => \Equal3~5_combout\,
	datad => \Add6~12_combout\,
	combout => \Selector255~4_combout\);

-- Location: LCCOMB_X9_Y11_N22
\Selector255~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector255~5_combout\ = (\Selector255~4_combout\) # ((reg_delay(6) & (\Equal31~2_combout\ & \regs_generic~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => reg_delay(6),
	datab => \Equal31~2_combout\,
	datac => \regs_generic~46_combout\,
	datad => \Selector255~4_combout\,
	combout => \Selector255~5_combout\);

-- Location: LCCOMB_X13_Y10_N26
\regs_generic[3][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[3][6]~feeder_combout\ = \Selector255~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector255~5_combout\,
	combout => \regs_generic[3][6]~feeder_combout\);

-- Location: FF_X13_Y10_N27
\regs_generic[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[3][6]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(6),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[3][4]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[3][6]~q\);

-- Location: LCCOMB_X14_Y11_N2
\regs_generic[0][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[0][6]~feeder_combout\ = \Selector255~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector255~5_combout\,
	combout => \regs_generic[0][6]~feeder_combout\);

-- Location: FF_X14_Y11_N3
\regs_generic[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[0][6]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(6),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[0][4]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[0][6]~q\);

-- Location: LCCOMB_X14_Y11_N28
\regs_generic[1][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[1][6]~feeder_combout\ = \Selector255~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector255~5_combout\,
	combout => \regs_generic[1][6]~feeder_combout\);

-- Location: FF_X14_Y11_N29
\regs_generic[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[1][6]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(6),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[1][4]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[1][6]~q\);

-- Location: LCCOMB_X16_Y11_N22
\Mux38~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux38~4_combout\ = (current_opcode(4) & (!current_opcode(5) & (\regs_generic[0][6]~q\))) # (!current_opcode(4) & ((current_opcode(5)) # ((\regs_generic[1][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(4),
	datab => current_opcode(5),
	datac => \regs_generic[0][6]~q\,
	datad => \regs_generic[1][6]~q\,
	combout => \Mux38~4_combout\);

-- Location: LCCOMB_X16_Y11_N28
\regs_generic[2][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[2][6]~feeder_combout\ = \Selector255~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector255~5_combout\,
	combout => \regs_generic[2][6]~feeder_combout\);

-- Location: FF_X16_Y11_N29
\regs_generic[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[2][6]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(6),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[2][4]~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[2][6]~q\);

-- Location: LCCOMB_X16_Y11_N0
\Mux38~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux38~5_combout\ = (current_opcode(5) & ((\Mux38~4_combout\ & (\regs_generic[3][6]~q\)) # (!\Mux38~4_combout\ & ((\regs_generic[2][6]~q\))))) # (!current_opcode(5) & (((\Mux38~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[3][6]~q\,
	datab => current_opcode(5),
	datac => \Mux38~4_combout\,
	datad => \regs_generic[2][6]~q\,
	combout => \Mux38~5_combout\);

-- Location: LCCOMB_X16_Y13_N10
\regs_generic[4][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[4][6]~feeder_combout\ = \Selector255~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Selector255~5_combout\,
	combout => \regs_generic[4][6]~feeder_combout\);

-- Location: FF_X16_Y13_N11
\regs_generic[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[4][6]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(6),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[4][4]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[4][6]~q\);

-- Location: LCCOMB_X14_Y10_N8
\regs_generic[5][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[5][6]~feeder_combout\ = \Selector255~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector255~5_combout\,
	combout => \regs_generic[5][6]~feeder_combout\);

-- Location: FF_X14_Y10_N9
\regs_generic[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[5][6]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(6),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[5][4]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[5][6]~q\);

-- Location: LCCOMB_X16_Y11_N26
\Mux38~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux38~2_combout\ = (current_opcode(5) & (((!current_opcode(4))))) # (!current_opcode(5) & ((current_opcode(4) & (\regs_generic[4][6]~q\)) # (!current_opcode(4) & ((\regs_generic[5][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[4][6]~q\,
	datab => current_opcode(5),
	datac => \regs_generic[5][6]~q\,
	datad => current_opcode(4),
	combout => \Mux38~2_combout\);

-- Location: LCCOMB_X13_Y10_N0
\regs_generic[7][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[7][6]~feeder_combout\ = \Selector255~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector255~5_combout\,
	combout => \regs_generic[7][6]~feeder_combout\);

-- Location: FF_X13_Y10_N1
\regs_generic[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[7][6]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(6),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[7][4]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[7][6]~q\);

-- Location: LCCOMB_X16_Y13_N20
\regs_generic[6][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[6][6]~feeder_combout\ = \Selector255~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Selector255~5_combout\,
	combout => \regs_generic[6][6]~feeder_combout\);

-- Location: FF_X16_Y13_N21
\regs_generic[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[6][6]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(6),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[6][4]~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[6][6]~q\);

-- Location: LCCOMB_X16_Y11_N20
\Mux38~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux38~3_combout\ = (\Mux38~2_combout\ & ((\regs_generic[7][6]~q\) # ((!current_opcode(5))))) # (!\Mux38~2_combout\ & (((current_opcode(5) & \regs_generic[6][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux38~2_combout\,
	datab => \regs_generic[7][6]~q\,
	datac => current_opcode(5),
	datad => \regs_generic[6][6]~q\,
	combout => \Mux38~3_combout\);

-- Location: LCCOMB_X12_Y11_N4
\Mux38~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux38~6_combout\ = (current_opcode(7) & (((current_opcode(6))))) # (!current_opcode(7) & ((current_opcode(6) & ((\Mux38~3_combout\))) # (!current_opcode(6) & (\Mux38~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(7),
	datab => \Mux38~5_combout\,
	datac => current_opcode(6),
	datad => \Mux38~3_combout\,
	combout => \Mux38~6_combout\);

-- Location: LCCOMB_X9_Y11_N12
\Selector135~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector135~0_combout\ = (\regs_generic[15][5]~131_combout\ & (((\regs_generic[15][5]~132_combout\) # (\Add6~12_combout\)))) # (!\regs_generic[15][5]~131_combout\ & (current_opcode(6) & (!\regs_generic[15][5]~132_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(6),
	datab => \regs_generic[15][5]~131_combout\,
	datac => \regs_generic[15][5]~132_combout\,
	datad => \Add6~12_combout\,
	combout => \Selector135~0_combout\);

-- Location: LCCOMB_X9_Y11_N18
\RESULT~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \RESULT~6_combout\ = (rnd_counter(6) & current_opcode(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => rnd_counter(6),
	datad => current_opcode(6),
	combout => \RESULT~6_combout\);

-- Location: LCCOMB_X9_Y11_N6
\Selector135~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector135~1_combout\ = (\Selector135~0_combout\ & (((\RESULT~6_combout\) # (!\regs_generic[15][5]~132_combout\)))) # (!\Selector135~0_combout\ & (\Mux38~9_combout\ & (\regs_generic[15][5]~132_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector135~0_combout\,
	datab => \Mux38~9_combout\,
	datac => \regs_generic[15][5]~132_combout\,
	datad => \RESULT~6_combout\,
	combout => \Selector135~1_combout\);

-- Location: LCCOMB_X9_Y11_N24
\Selector135~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector135~2_combout\ = (\regs_generic[15][5]~133_combout\ & (reg_delay(6) & (\Equal31~2_combout\))) # (!\regs_generic[15][5]~133_combout\ & (((\Selector135~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => reg_delay(6),
	datab => \Equal31~2_combout\,
	datac => \regs_generic[15][5]~133_combout\,
	datad => \Selector135~1_combout\,
	combout => \Selector135~2_combout\);

-- Location: LCCOMB_X22_Y11_N8
\Selector135~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector135~3_combout\ = (\currentState.TState_LoadReg_Store~q\ & ((\e_ram|altsyncram_component|auto_generated|q_a\(6)) # ((\Selector135~2_combout\ & !\regs_generic[15][5]~138_combout\)))) # (!\currentState.TState_LoadReg_Store~q\ & 
-- (((\Selector135~2_combout\ & !\regs_generic[15][5]~138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_LoadReg_Store~q\,
	datab => \e_ram|altsyncram_component|auto_generated|q_a\(6),
	datac => \Selector135~2_combout\,
	datad => \regs_generic[15][5]~138_combout\,
	combout => \Selector135~3_combout\);

-- Location: FF_X22_Y11_N9
\regs_generic[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector135~3_combout\,
	ena => \regs_generic[15][4]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[15][6]~q\);

-- Location: LCCOMB_X18_Y12_N26
\regs_generic[14][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[14][6]~feeder_combout\ = \Selector255~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector255~5_combout\,
	combout => \regs_generic[14][6]~feeder_combout\);

-- Location: FF_X18_Y12_N27
\regs_generic[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[14][6]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(6),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[14][4]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[14][6]~q\);

-- Location: LCCOMB_X18_Y12_N12
\regs_generic[12][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[12][6]~feeder_combout\ = \Selector255~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector255~5_combout\,
	combout => \regs_generic[12][6]~feeder_combout\);

-- Location: FF_X18_Y12_N13
\regs_generic[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[12][6]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(6),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[12][4]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[12][6]~q\);

-- Location: LCCOMB_X16_Y11_N10
\Mux38~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux38~7_combout\ = (current_opcode(4) & ((current_opcode(5) & (\regs_generic[14][6]~q\)) # (!current_opcode(5) & ((\regs_generic[12][6]~q\))))) # (!current_opcode(4) & (current_opcode(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(4),
	datab => current_opcode(5),
	datac => \regs_generic[14][6]~q\,
	datad => \regs_generic[12][6]~q\,
	combout => \Mux38~7_combout\);

-- Location: LCCOMB_X14_Y10_N2
\regs_generic[13][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[13][6]~feeder_combout\ = \Selector255~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector255~5_combout\,
	combout => \regs_generic[13][6]~feeder_combout\);

-- Location: FF_X14_Y10_N3
\regs_generic[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[13][6]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(6),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[13][4]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[13][6]~q\);

-- Location: LCCOMB_X19_Y11_N0
\Mux38~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux38~8_combout\ = (current_opcode(4) & (((\Mux38~7_combout\)))) # (!current_opcode(4) & ((\Mux38~7_combout\ & (\regs_generic[15][6]~q\)) # (!\Mux38~7_combout\ & ((\regs_generic[13][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[15][6]~q\,
	datab => current_opcode(4),
	datac => \Mux38~7_combout\,
	datad => \regs_generic[13][6]~q\,
	combout => \Mux38~8_combout\);

-- Location: LCCOMB_X17_Y12_N16
\regs_generic[8][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[8][6]~feeder_combout\ = \Selector255~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector255~5_combout\,
	combout => \regs_generic[8][6]~feeder_combout\);

-- Location: FF_X17_Y12_N17
\regs_generic[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[8][6]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(6),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[8][4]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[8][6]~q\);

-- Location: LCCOMB_X17_Y12_N10
\regs_generic[9][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[9][6]~feeder_combout\ = \Selector255~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector255~5_combout\,
	combout => \regs_generic[9][6]~feeder_combout\);

-- Location: FF_X17_Y12_N11
\regs_generic[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[9][6]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(6),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[9][4]~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[9][6]~q\);

-- Location: LCCOMB_X19_Y11_N20
\Mux38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux38~0_combout\ = (current_opcode(5) & (((!current_opcode(4))))) # (!current_opcode(5) & ((current_opcode(4) & (\regs_generic[8][6]~q\)) # (!current_opcode(4) & ((\regs_generic[9][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[8][6]~q\,
	datab => \regs_generic[9][6]~q\,
	datac => current_opcode(5),
	datad => current_opcode(4),
	combout => \Mux38~0_combout\);

-- Location: LCCOMB_X16_Y11_N2
\regs_generic[10][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[10][6]~feeder_combout\ = \Selector255~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector255~5_combout\,
	combout => \regs_generic[10][6]~feeder_combout\);

-- Location: FF_X16_Y11_N3
\regs_generic[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[10][6]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(6),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[10][4]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[10][6]~q\);

-- Location: LCCOMB_X19_Y11_N28
\regs_generic[11][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[11][6]~feeder_combout\ = \Selector255~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Selector255~5_combout\,
	combout => \regs_generic[11][6]~feeder_combout\);

-- Location: FF_X19_Y11_N29
\regs_generic[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[11][6]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(6),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[11][4]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[11][6]~q\);

-- Location: LCCOMB_X19_Y11_N10
\Mux38~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux38~1_combout\ = (current_opcode(5) & ((\Mux38~0_combout\ & ((\regs_generic[11][6]~q\))) # (!\Mux38~0_combout\ & (\regs_generic[10][6]~q\)))) # (!current_opcode(5) & (\Mux38~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(5),
	datab => \Mux38~0_combout\,
	datac => \regs_generic[10][6]~q\,
	datad => \regs_generic[11][6]~q\,
	combout => \Mux38~1_combout\);

-- Location: LCCOMB_X11_Y11_N30
\Mux38~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux38~9_combout\ = (\Mux38~6_combout\ & ((\Mux38~8_combout\) # ((!current_opcode(7))))) # (!\Mux38~6_combout\ & (((current_opcode(7) & \Mux38~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux38~6_combout\,
	datab => \Mux38~8_combout\,
	datac => current_opcode(7),
	datad => \Mux38~1_combout\,
	combout => \Mux38~9_combout\);

-- Location: LCCOMB_X6_Y10_N10
\regs_generic~426\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~426_combout\ = (\Equal31~0_combout\ & (((!\regs_generic~41_combout\)))) # (!\Equal31~0_combout\ & ((\regs_generic~41_combout\ & ((\Mux40~9_combout\))) # (!\regs_generic~41_combout\ & (\Mux38~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal31~0_combout\,
	datab => \Mux38~9_combout\,
	datac => \Mux40~9_combout\,
	datad => \regs_generic~41_combout\,
	combout => \regs_generic~426_combout\);

-- Location: LCCOMB_X6_Y10_N8
\regs_generic~427\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~427_combout\ = (\Equal31~0_combout\ & ((\regs_generic~426_combout\ & (\Add9~10_combout\)) # (!\regs_generic~426_combout\ & ((\Add10~10_combout\))))) # (!\Equal31~0_combout\ & (((\regs_generic~426_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal31~0_combout\,
	datab => \Add9~10_combout\,
	datac => \Add10~10_combout\,
	datad => \regs_generic~426_combout\,
	combout => \regs_generic~427_combout\);

-- Location: LCCOMB_X6_Y9_N0
\RESULT~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \RESULT~7_combout\ = \Mux39~9_combout\ $ (\Mux31~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux39~9_combout\,
	datad => \Mux31~9_combout\,
	combout => \RESULT~7_combout\);

-- Location: LCCOMB_X7_Y10_N0
\Selector256~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector256~3_combout\ = (\regs_generic~40_combout\ & (((\regs_generic~39_combout\)))) # (!\regs_generic~40_combout\ & ((\regs_generic~39_combout\ & (\regs_generic~427_combout\)) # (!\regs_generic~39_combout\ & ((\RESULT~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~427_combout\,
	datab => \regs_generic~40_combout\,
	datac => \RESULT~7_combout\,
	datad => \regs_generic~39_combout\,
	combout => \Selector256~3_combout\);

-- Location: LCCOMB_X8_Y11_N0
\Selector256~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector256~2_combout\ = (\Mux31~9_combout\ & ((\Mux39~9_combout\) # ((current_opcode(0) & \Equal14~0_combout\)))) # (!\Mux31~9_combout\ & (((\Equal14~0_combout\ & \Mux39~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~9_combout\,
	datab => current_opcode(0),
	datac => \Equal14~0_combout\,
	datad => \Mux39~9_combout\,
	combout => \Selector256~2_combout\);

-- Location: LCCOMB_X8_Y11_N6
\Selector256~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector256~4_combout\ = (\Selector256~3_combout\ & (((\Add7~10_combout\)) # (!\regs_generic~40_combout\))) # (!\Selector256~3_combout\ & (\regs_generic~40_combout\ & ((\Selector256~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector256~3_combout\,
	datab => \regs_generic~40_combout\,
	datac => \Add7~10_combout\,
	datad => \Selector256~2_combout\,
	combout => \Selector256~4_combout\);

-- Location: LCCOMB_X8_Y11_N16
\Selector256~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector256~5_combout\ = (\Equal3~2_combout\ & ((\Equal14~0_combout\ & ((\Selector256~2_combout\))) # (!\Equal14~0_combout\ & (\Selector256~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector256~4_combout\,
	datab => \Equal14~0_combout\,
	datac => \Equal3~2_combout\,
	datad => \Selector256~2_combout\,
	combout => \Selector256~5_combout\);

-- Location: LCCOMB_X12_Y11_N26
\Selector256~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector256~8_combout\ = (current_opcode(5) & ((\Equal3~4_combout\) # ((\Equal3~3_combout\ & rnd_counter(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~4_combout\,
	datab => \Equal3~3_combout\,
	datac => rnd_counter(5),
	datad => current_opcode(5),
	combout => \Selector256~8_combout\);

-- Location: LCCOMB_X11_Y11_N10
\Selector256~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector256~6_combout\ = (\Selector256~5_combout\) # ((\Selector256~8_combout\) # ((\Equal3~5_combout\ & \Add6~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~5_combout\,
	datab => \Add6~10_combout\,
	datac => \Selector256~5_combout\,
	datad => \Selector256~8_combout\,
	combout => \Selector256~6_combout\);

-- Location: LCCOMB_X13_Y11_N20
\Selector256~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector256~7_combout\ = (\Selector256~6_combout\) # ((reg_delay(5) & (\Equal31~2_combout\ & \regs_generic~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => reg_delay(5),
	datab => \Equal31~2_combout\,
	datac => \regs_generic~46_combout\,
	datad => \Selector256~6_combout\,
	combout => \Selector256~7_combout\);

-- Location: LCCOMB_X13_Y10_N14
\regs_generic[7][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[7][5]~feeder_combout\ = \Selector256~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector256~7_combout\,
	combout => \regs_generic[7][5]~feeder_combout\);

-- Location: FF_X13_Y10_N15
\regs_generic[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[7][5]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(5),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[7][4]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[7][5]~q\);

-- Location: LCCOMB_X18_Y10_N4
\Mux31~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux31~2_combout\ = (current_opcode(8) & ((\regs_generic[3][5]~q\) # ((current_opcode(10))))) # (!current_opcode(8) & (((!current_opcode(10) & \regs_generic[2][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[3][5]~q\,
	datab => current_opcode(8),
	datac => current_opcode(10),
	datad => \regs_generic[2][5]~q\,
	combout => \Mux31~2_combout\);

-- Location: LCCOMB_X18_Y10_N8
\Mux31~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux31~3_combout\ = (current_opcode(10) & ((\Mux31~2_combout\ & (\regs_generic[7][5]~q\)) # (!\Mux31~2_combout\ & ((\regs_generic[6][5]~q\))))) # (!current_opcode(10) & (((\Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(10),
	datab => \regs_generic[7][5]~q\,
	datac => \Mux31~2_combout\,
	datad => \regs_generic[6][5]~q\,
	combout => \Mux31~3_combout\);

-- Location: LCCOMB_X18_Y10_N2
\Mux31~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux31~4_combout\ = (current_opcode(10) & (current_opcode(8))) # (!current_opcode(10) & ((current_opcode(8) & (\regs_generic[1][5]~q\)) # (!current_opcode(8) & ((\regs_generic[0][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(10),
	datab => current_opcode(8),
	datac => \regs_generic[1][5]~q\,
	datad => \regs_generic[0][5]~q\,
	combout => \Mux31~4_combout\);

-- Location: LCCOMB_X18_Y10_N0
\Mux31~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux31~5_combout\ = (current_opcode(10) & ((\Mux31~4_combout\ & (\regs_generic[5][5]~q\)) # (!\Mux31~4_combout\ & ((\regs_generic[4][5]~q\))))) # (!current_opcode(10) & (((\Mux31~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(10),
	datab => \regs_generic[5][5]~q\,
	datac => \regs_generic[4][5]~q\,
	datad => \Mux31~4_combout\,
	combout => \Mux31~5_combout\);

-- Location: LCCOMB_X18_Y10_N14
\Mux31~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux31~6_combout\ = (current_opcode(11) & (!current_opcode(9))) # (!current_opcode(11) & ((current_opcode(9) & ((\Mux31~5_combout\))) # (!current_opcode(9) & (\Mux31~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(11),
	datab => current_opcode(9),
	datac => \Mux31~3_combout\,
	datad => \Mux31~5_combout\,
	combout => \Mux31~6_combout\);

-- Location: LCCOMB_X18_Y12_N6
\Mux31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux31~0_combout\ = (current_opcode(10) & (((\regs_generic[12][5]~q\) # (current_opcode(8))))) # (!current_opcode(10) & (\regs_generic[8][5]~q\ & ((!current_opcode(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[8][5]~q\,
	datab => \regs_generic[12][5]~q\,
	datac => current_opcode(10),
	datad => current_opcode(8),
	combout => \Mux31~0_combout\);

-- Location: LCCOMB_X18_Y10_N30
\Mux31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux31~1_combout\ = (current_opcode(8) & ((\Mux31~0_combout\ & (\regs_generic[13][5]~q\)) # (!\Mux31~0_combout\ & ((\regs_generic[9][5]~q\))))) # (!current_opcode(8) & (((\Mux31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[13][5]~q\,
	datab => current_opcode(8),
	datac => \regs_generic[9][5]~q\,
	datad => \Mux31~0_combout\,
	combout => \Mux31~1_combout\);

-- Location: LCCOMB_X17_Y7_N0
\Mux31~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux31~7_combout\ = (current_opcode(10) & (((\regs_generic[14][5]~q\) # (current_opcode(8))))) # (!current_opcode(10) & (\regs_generic[10][5]~q\ & ((!current_opcode(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[10][5]~q\,
	datab => \regs_generic[14][5]~q\,
	datac => current_opcode(10),
	datad => current_opcode(8),
	combout => \Mux31~7_combout\);

-- Location: LCCOMB_X18_Y10_N16
\Mux31~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux31~8_combout\ = (current_opcode(8) & ((\Mux31~7_combout\ & ((\regs_generic[15][5]~q\))) # (!\Mux31~7_combout\ & (\regs_generic[11][5]~q\)))) # (!current_opcode(8) & (((\Mux31~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[11][5]~q\,
	datab => current_opcode(8),
	datac => \regs_generic[15][5]~q\,
	datad => \Mux31~7_combout\,
	combout => \Mux31~8_combout\);

-- Location: LCCOMB_X18_Y10_N10
\Mux31~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux31~9_combout\ = (current_opcode(11) & ((\Mux31~6_combout\ & ((\Mux31~8_combout\))) # (!\Mux31~6_combout\ & (\Mux31~1_combout\)))) # (!current_opcode(11) & (\Mux31~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(11),
	datab => \Mux31~6_combout\,
	datac => \Mux31~1_combout\,
	datad => \Mux31~8_combout\,
	combout => \Mux31~9_combout\);

-- Location: LCCOMB_X10_Y11_N24
\Add6~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add6~14_combout\ = \Mux29~9_combout\ $ (\Add6~13\ $ (current_opcode(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux29~9_combout\,
	datad => current_opcode(7),
	cin => \Add6~13\,
	combout => \Add6~14_combout\);

-- Location: LCCOMB_X9_Y11_N30
\regs_generic[6][7]~315\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[6][7]~315_combout\ = (\Equal3~4_combout\ & (!current_opcode(7) & ((!\Add6~14_combout\) # (!\Equal3~5_combout\)))) # (!\Equal3~4_combout\ & (((!\Add6~14_combout\) # (!\Equal3~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~4_combout\,
	datab => current_opcode(7),
	datac => \Equal3~5_combout\,
	datad => \Add6~14_combout\,
	combout => \regs_generic[6][7]~315_combout\);

-- Location: LCCOMB_X7_Y10_N22
\Add9~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add9~14_combout\ = \Mux29~9_combout\ $ (\Add9~13\ $ (!\Mux37~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mux29~9_combout\,
	datad => \Mux37~9_combout\,
	cin => \Add9~13\,
	combout => \Add9~14_combout\);

-- Location: LCCOMB_X6_Y11_N16
\regs_generic[6][7]~318\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[6][7]~318_combout\ = (\Mux29~9_combout\ & (current_opcode(0) $ (\Mux37~9_combout\))) # (!\Mux29~9_combout\ & (current_opcode(0) & \Mux37~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux29~9_combout\,
	datac => current_opcode(0),
	datad => \Mux37~9_combout\,
	combout => \regs_generic[6][7]~318_combout\);

-- Location: LCCOMB_X6_Y11_N10
\regs_generic[6][7]~319\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[6][7]~319_combout\ = (!current_opcode(3) & (!current_opcode(2) & \regs_generic[6][7]~318_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(3),
	datab => current_opcode(2),
	datad => \regs_generic[6][7]~318_combout\,
	combout => \regs_generic[6][7]~319_combout\);

-- Location: LCCOMB_X6_Y11_N12
\regs_generic[6][7]~320\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[6][7]~320_combout\ = (current_opcode(1) & (((\regs_generic[6][7]~319_combout\)))) # (!current_opcode(1) & (\Equal31~0_combout\ & (\Add9~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(1),
	datab => \Equal31~0_combout\,
	datac => \Add9~14_combout\,
	datad => \regs_generic[6][7]~319_combout\,
	combout => \regs_generic[6][7]~320_combout\);

-- Location: LCCOMB_X6_Y11_N2
\regs_generic~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~303_combout\ = (!current_opcode(1) & (current_opcode(2) & (!current_opcode(0) & !current_opcode(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(1),
	datab => current_opcode(2),
	datac => current_opcode(0),
	datad => current_opcode(3),
	combout => \regs_generic~303_combout\);

-- Location: LCCOMB_X8_Y10_N30
\Add7~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add7~14_combout\ = \Mux29~9_combout\ $ (\Add7~13\ $ (\Mux37~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mux29~9_combout\,
	datad => \Mux37~9_combout\,
	cin => \Add7~13\,
	combout => \Add7~14_combout\);

-- Location: LCCOMB_X6_Y11_N26
\regs_generic[6][7]~321\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[6][7]~321_combout\ = (\regs_generic[6][7]~320_combout\) # ((\regs_generic~303_combout\ & \Add7~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[6][7]~320_combout\,
	datab => \regs_generic~303_combout\,
	datad => \Add7~14_combout\,
	combout => \regs_generic[6][7]~321_combout\);

-- Location: LCCOMB_X6_Y11_N4
\regs_generic~322\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~322_combout\ = (current_opcode(1) & (current_opcode(2) & (current_opcode(0) $ (current_opcode(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(1),
	datab => current_opcode(2),
	datac => current_opcode(0),
	datad => current_opcode(3),
	combout => \regs_generic~322_combout\);

-- Location: LCCOMB_X6_Y11_N22
\regs_generic[6][7]~317\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[6][7]~317_combout\ = (\Equal14~0_combout\ & ((\Mux37~9_combout\) # ((\Mux29~9_combout\ & current_opcode(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux29~9_combout\,
	datab => \Mux37~9_combout\,
	datac => current_opcode(0),
	datad => \Equal14~0_combout\,
	combout => \regs_generic[6][7]~317_combout\);

-- Location: LCCOMB_X6_Y10_N28
\Add10~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add10~14_combout\ = \Mux29~9_combout\ $ (\Add10~13\ $ (!\Mux37~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux29~9_combout\,
	datad => \Mux37~9_combout\,
	cin => \Add10~13\,
	combout => \Add10~14_combout\);

-- Location: LCCOMB_X6_Y11_N18
\regs_generic~323\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~323_combout\ = (\Equal31~0_combout\ & ((current_opcode(1) & ((\Add10~14_combout\))) # (!current_opcode(1) & (\Mux38~9_combout\)))) # (!\Equal31~0_combout\ & (\Mux38~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux38~9_combout\,
	datab => \Equal31~0_combout\,
	datac => current_opcode(1),
	datad => \Add10~14_combout\,
	combout => \regs_generic~323_combout\);

-- Location: LCCOMB_X6_Y11_N8
\regs_generic[6][7]~324\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[6][7]~324_combout\ = (\regs_generic[6][7]~321_combout\) # ((\regs_generic[6][7]~317_combout\) # ((\regs_generic~322_combout\ & \regs_generic~323_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[6][7]~321_combout\,
	datab => \regs_generic~322_combout\,
	datac => \regs_generic[6][7]~317_combout\,
	datad => \regs_generic~323_combout\,
	combout => \regs_generic[6][7]~324_combout\);

-- Location: LCCOMB_X9_Y7_N14
\regs_generic[7][7]~342\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[7][7]~342_combout\ = ((\Equal3~2_combout\ & \regs_generic[6][7]~324_combout\)) # (!\regs_generic[6][7]~315_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[6][7]~315_combout\,
	datab => \Equal3~2_combout\,
	datad => \regs_generic[6][7]~324_combout\,
	combout => \regs_generic[7][7]~342_combout\);

-- Location: LCCOMB_X13_Y7_N30
\reg_delay[7]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_delay[7]~28_combout\ = reg_delay(7) $ (!\reg_delay[6]~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => reg_delay(7),
	cin => \reg_delay[6]~27\,
	combout => \reg_delay[7]~28_combout\);

-- Location: FF_X13_Y7_N31
\reg_delay[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \reg_delay[7]~28_combout\,
	asdata => \Mux29~9_combout\,
	sload => \reg_delay~30_combout\,
	ena => \reg_delay[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => reg_delay(7));

-- Location: LCCOMB_X12_Y11_N18
\rnd_counter[7]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_counter[7]~19_combout\ = rnd_counter(7) $ (!\rnd_counter[6]~18\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => rnd_counter(7),
	cin => \rnd_counter[6]~18\,
	combout => \rnd_counter[7]~19_combout\);

-- Location: FF_X12_Y11_N19
\rnd_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \rnd_counter[7]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rnd_counter(7));

-- Location: LCCOMB_X9_Y11_N20
\RESULT~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \RESULT~5_combout\ = (current_opcode(7) & rnd_counter(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => current_opcode(7),
	datad => rnd_counter(7),
	combout => \RESULT~5_combout\);

-- Location: LCCOMB_X9_Y11_N10
\regs_generic[6][7]~328\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[6][7]~328_combout\ = (\Equal3~3_combout\ & (((\RESULT~5_combout\)))) # (!\Equal3~3_combout\ & (\Equal31~2_combout\ & (reg_delay(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~3_combout\,
	datab => \Equal31~2_combout\,
	datac => reg_delay(7),
	datad => \RESULT~5_combout\,
	combout => \regs_generic[6][7]~328_combout\);

-- Location: LCCOMB_X9_Y11_N14
\regs_generic[2][7]~444\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[2][7]~444_combout\ = (!\Equal3~2_combout\ & (!\Equal3~4_combout\ & (!\Equal3~5_combout\ & \regs_generic[6][7]~328_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~2_combout\,
	datab => \Equal3~4_combout\,
	datac => \Equal3~5_combout\,
	datad => \regs_generic[6][7]~328_combout\,
	combout => \regs_generic[2][7]~444_combout\);

-- Location: LCCOMB_X10_Y12_N20
\regs_generic[8][7]~369\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[8][7]~369_combout\ = (\regs_generic[7][7]~342_combout\ & ((\Decoder0~2_combout\) # ((\regs_generic~67_combout\ & \regs_generic[2][7]~444_combout\)))) # (!\regs_generic[7][7]~342_combout\ & (\regs_generic~67_combout\ & 
-- ((\regs_generic[2][7]~444_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[7][7]~342_combout\,
	datab => \regs_generic~67_combout\,
	datac => \Decoder0~2_combout\,
	datad => \regs_generic[2][7]~444_combout\,
	combout => \regs_generic[8][7]~369_combout\);

-- Location: LCCOMB_X10_Y12_N26
\regs_generic[8][7]~372\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[8][7]~372_combout\ = (!\currentState.TState_LoadReg_Store~q\ & ((\regs_generic[8][7]~369_combout\) # ((\regs_generic[8][7]~371_combout\ & \regs_generic[8][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[8][7]~371_combout\,
	datab => \regs_generic[8][7]~369_combout\,
	datac => \currentState.TState_LoadReg_Store~q\,
	datad => \regs_generic[8][7]~q\,
	combout => \regs_generic[8][7]~372_combout\);

-- Location: LCCOMB_X11_Y10_N8
\Selector134~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector134~2_combout\ = (\currentState.TState_LoadReg_Store~q\ & \e_ram|altsyncram_component|auto_generated|q_a\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \currentState.TState_LoadReg_Store~q\,
	datad => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	combout => \Selector134~2_combout\);

-- Location: LCCOMB_X10_Y12_N6
\regs_generic[8][7]~368\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[8][7]~368_combout\ = (\logic~42_combout\ & ((\regs_generic[5][0]~189_combout\) # ((\currentState.TState_LoadReg_Store~q\ & \Decoder9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[5][0]~189_combout\,
	datab => \logic~42_combout\,
	datac => \currentState.TState_LoadReg_Store~q\,
	datad => \Decoder9~2_combout\,
	combout => \regs_generic[8][7]~368_combout\);

-- Location: LCCOMB_X10_Y12_N18
\regs_generic[8][7]~373\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[8][7]~373_combout\ = (\regs_generic[8][7]~368_combout\ & ((\regs_generic[8][7]~372_combout\) # ((\Selector134~2_combout\)))) # (!\regs_generic[8][7]~368_combout\ & (((\regs_generic[8][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[8][7]~372_combout\,
	datab => \Selector134~2_combout\,
	datac => \regs_generic[8][7]~q\,
	datad => \regs_generic[8][7]~368_combout\,
	combout => \regs_generic[8][7]~373_combout\);

-- Location: FF_X10_Y12_N19
\regs_generic[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[8][7]~373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[8][7]~q\);

-- Location: LCCOMB_X10_Y12_N28
\regs_generic[12][7]~358\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[12][7]~358_combout\ = (\regs_generic[3][7]~325_combout\ & ((\Equal3~2_combout\) # ((\regs_generic[7][7]~344_combout\ & !\Decoder0~0_combout\)))) # (!\regs_generic[3][7]~325_combout\ & (((\regs_generic[7][7]~344_combout\ & 
-- !\Decoder0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[3][7]~325_combout\,
	datab => \Equal3~2_combout\,
	datac => \regs_generic[7][7]~344_combout\,
	datad => \Decoder0~0_combout\,
	combout => \regs_generic[12][7]~358_combout\);

-- Location: LCCOMB_X10_Y12_N30
\regs_generic[12][7]~359\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[12][7]~359_combout\ = (\regs_generic[12][7]~358_combout\) # ((\regs_generic~47_combout\ & ((\regs_generic[2][7]~346_combout\) # (!\regs_generic~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~56_combout\,
	datab => \regs_generic~47_combout\,
	datac => \regs_generic[2][7]~346_combout\,
	datad => \regs_generic[12][7]~358_combout\,
	combout => \regs_generic[12][7]~359_combout\);

-- Location: LCCOMB_X11_Y12_N24
\regs_generic[12][7]~357\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[12][7]~357_combout\ = (\Decoder0~0_combout\ & ((\regs_generic[7][7]~342_combout\) # ((\regs_generic~56_combout\ & \regs_generic[2][7]~444_combout\)))) # (!\Decoder0~0_combout\ & (\regs_generic~56_combout\ & 
-- (\regs_generic[2][7]~444_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~0_combout\,
	datab => \regs_generic~56_combout\,
	datac => \regs_generic[2][7]~444_combout\,
	datad => \regs_generic[7][7]~342_combout\,
	combout => \regs_generic[12][7]~357_combout\);

-- Location: LCCOMB_X10_Y12_N12
\regs_generic[12][7]~360\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[12][7]~360_combout\ = (!\currentState.TState_LoadReg_Store~q\ & ((\regs_generic[12][7]~357_combout\) # ((\regs_generic[12][7]~359_combout\ & \regs_generic[12][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[12][7]~359_combout\,
	datab => \regs_generic[12][7]~q\,
	datac => \currentState.TState_LoadReg_Store~q\,
	datad => \regs_generic[12][7]~357_combout\,
	combout => \regs_generic[12][7]~360_combout\);

-- Location: LCCOMB_X14_Y12_N18
\regs_generic[12][7]~356\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[12][7]~356_combout\ = (\logic~42_combout\ & ((\regs_generic[5][0]~189_combout\) # ((\currentState.TState_LoadReg_Store~q\ & \Decoder9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_LoadReg_Store~q\,
	datab => \Decoder9~0_combout\,
	datac => \logic~42_combout\,
	datad => \regs_generic[5][0]~189_combout\,
	combout => \regs_generic[12][7]~356_combout\);

-- Location: LCCOMB_X10_Y12_N4
\regs_generic[12][7]~361\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[12][7]~361_combout\ = (\regs_generic[12][7]~356_combout\ & ((\regs_generic[12][7]~360_combout\) # ((\Selector134~2_combout\)))) # (!\regs_generic[12][7]~356_combout\ & (((\regs_generic[12][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[12][7]~360_combout\,
	datab => \Selector134~2_combout\,
	datac => \regs_generic[12][7]~q\,
	datad => \regs_generic[12][7]~356_combout\,
	combout => \regs_generic[12][7]~361_combout\);

-- Location: FF_X10_Y12_N5
\regs_generic[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[12][7]~361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[12][7]~q\);

-- Location: LCCOMB_X10_Y10_N12
\Mux37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux37~0_combout\ = (current_opcode(6) & (((\regs_generic[12][7]~q\)) # (!current_opcode(4)))) # (!current_opcode(6) & (current_opcode(4) & (\regs_generic[8][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(6),
	datab => current_opcode(4),
	datac => \regs_generic[8][7]~q\,
	datad => \regs_generic[12][7]~q\,
	combout => \Mux37~0_combout\);

-- Location: LCCOMB_X14_Y12_N8
\regs_generic[9][7]~362\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[9][7]~362_combout\ = (\logic~42_combout\ & ((\regs_generic[5][0]~189_combout\) # ((\currentState.TState_LoadReg_Store~q\ & \Decoder9~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_LoadReg_Store~q\,
	datab => \Decoder9~14_combout\,
	datac => \logic~42_combout\,
	datad => \regs_generic[5][0]~189_combout\,
	combout => \regs_generic[9][7]~362_combout\);

-- Location: LCCOMB_X10_Y8_N26
\regs_generic[9][7]~364\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[9][7]~364_combout\ = (\regs_generic[7][7]~344_combout\ & (((\regs_generic[3][7]~325_combout\ & \Equal3~2_combout\)) # (!\Decoder0~14_combout\))) # (!\regs_generic[7][7]~344_combout\ & (\regs_generic[3][7]~325_combout\ & 
-- ((\Equal3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[7][7]~344_combout\,
	datab => \regs_generic[3][7]~325_combout\,
	datac => \Decoder0~14_combout\,
	datad => \Equal3~2_combout\,
	combout => \regs_generic[9][7]~364_combout\);

-- Location: LCCOMB_X10_Y8_N12
\regs_generic[9][7]~365\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[9][7]~365_combout\ = (\regs_generic[9][7]~364_combout\) # ((\regs_generic~47_combout\ & ((\regs_generic[2][7]~346_combout\) # (!\regs_generic~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[9][7]~364_combout\,
	datab => \regs_generic[2][7]~346_combout\,
	datac => \regs_generic~47_combout\,
	datad => \regs_generic~127_combout\,
	combout => \regs_generic[9][7]~365_combout\);

-- Location: LCCOMB_X10_Y8_N16
\regs_generic[9][7]~363\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[9][7]~363_combout\ = (\regs_generic[7][7]~342_combout\ & ((\Decoder0~14_combout\) # ((\regs_generic[2][7]~444_combout\ & \regs_generic~127_combout\)))) # (!\regs_generic[7][7]~342_combout\ & (((\regs_generic[2][7]~444_combout\ & 
-- \regs_generic~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[7][7]~342_combout\,
	datab => \Decoder0~14_combout\,
	datac => \regs_generic[2][7]~444_combout\,
	datad => \regs_generic~127_combout\,
	combout => \regs_generic[9][7]~363_combout\);

-- Location: LCCOMB_X10_Y8_N10
\regs_generic[9][7]~366\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[9][7]~366_combout\ = (!\currentState.TState_LoadReg_Store~q\ & ((\regs_generic[9][7]~363_combout\) # ((\regs_generic[9][7]~365_combout\ & \regs_generic[9][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[9][7]~365_combout\,
	datab => \regs_generic[9][7]~363_combout\,
	datac => \currentState.TState_LoadReg_Store~q\,
	datad => \regs_generic[9][7]~q\,
	combout => \regs_generic[9][7]~366_combout\);

-- Location: LCCOMB_X10_Y8_N0
\regs_generic[9][7]~367\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[9][7]~367_combout\ = (\regs_generic[9][7]~362_combout\ & ((\Selector134~2_combout\) # ((\regs_generic[9][7]~366_combout\)))) # (!\regs_generic[9][7]~362_combout\ & (((\regs_generic[9][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector134~2_combout\,
	datab => \regs_generic[9][7]~362_combout\,
	datac => \regs_generic[9][7]~q\,
	datad => \regs_generic[9][7]~366_combout\,
	combout => \regs_generic[9][7]~367_combout\);

-- Location: FF_X10_Y8_N1
\regs_generic[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[9][7]~367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[9][7]~q\);

-- Location: LCCOMB_X9_Y10_N4
\regs_generic[13][7]~376\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[13][7]~376_combout\ = (\regs_generic[7][7]~344_combout\ & (((\Equal3~2_combout\ & \regs_generic[3][7]~325_combout\)) # (!\Decoder0~12_combout\))) # (!\regs_generic[7][7]~344_combout\ & (\Equal3~2_combout\ & 
-- ((\regs_generic[3][7]~325_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[7][7]~344_combout\,
	datab => \Equal3~2_combout\,
	datac => \Decoder0~12_combout\,
	datad => \regs_generic[3][7]~325_combout\,
	combout => \regs_generic[13][7]~376_combout\);

-- Location: LCCOMB_X9_Y10_N6
\regs_generic[13][7]~377\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[13][7]~377_combout\ = (\regs_generic[13][7]~376_combout\) # ((\regs_generic~47_combout\ & ((\regs_generic[2][7]~346_combout\) # (!\regs_generic~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~47_combout\,
	datab => \regs_generic[2][7]~346_combout\,
	datac => \regs_generic[13][7]~376_combout\,
	datad => \regs_generic~117_combout\,
	combout => \regs_generic[13][7]~377_combout\);

-- Location: LCCOMB_X9_Y10_N26
\regs_generic[13][7]~375\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[13][7]~375_combout\ = (\regs_generic[2][7]~444_combout\ & ((\regs_generic~117_combout\) # ((\regs_generic[7][7]~342_combout\ & \Decoder0~12_combout\)))) # (!\regs_generic[2][7]~444_combout\ & (\regs_generic[7][7]~342_combout\ & 
-- (\Decoder0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[2][7]~444_combout\,
	datab => \regs_generic[7][7]~342_combout\,
	datac => \Decoder0~12_combout\,
	datad => \regs_generic~117_combout\,
	combout => \regs_generic[13][7]~375_combout\);

-- Location: LCCOMB_X9_Y10_N12
\regs_generic[13][7]~378\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[13][7]~378_combout\ = (!\currentState.TState_LoadReg_Store~q\ & ((\regs_generic[13][7]~375_combout\) # ((\regs_generic[13][7]~377_combout\ & \regs_generic[13][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[13][7]~377_combout\,
	datab => \currentState.TState_LoadReg_Store~q\,
	datac => \regs_generic[13][7]~375_combout\,
	datad => \regs_generic[13][7]~q\,
	combout => \regs_generic[13][7]~378_combout\);

-- Location: LCCOMB_X9_Y10_N28
\regs_generic[13][7]~374\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[13][7]~374_combout\ = (\logic~42_combout\ & ((\regs_generic[5][0]~189_combout\) # ((\currentState.TState_LoadReg_Store~q\ & \Decoder9~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[5][0]~189_combout\,
	datab => \currentState.TState_LoadReg_Store~q\,
	datac => \Decoder9~12_combout\,
	datad => \logic~42_combout\,
	combout => \regs_generic[13][7]~374_combout\);

-- Location: LCCOMB_X9_Y10_N24
\regs_generic[13][7]~379\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[13][7]~379_combout\ = (\regs_generic[13][7]~374_combout\ & ((\regs_generic[13][7]~378_combout\) # ((\Selector134~2_combout\)))) # (!\regs_generic[13][7]~374_combout\ & (((\regs_generic[13][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[13][7]~378_combout\,
	datab => \Selector134~2_combout\,
	datac => \regs_generic[13][7]~q\,
	datad => \regs_generic[13][7]~374_combout\,
	combout => \regs_generic[13][7]~379_combout\);

-- Location: FF_X9_Y10_N25
\regs_generic[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[13][7]~379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[13][7]~q\);

-- Location: LCCOMB_X10_Y10_N10
\Mux37~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux37~1_combout\ = (\Mux37~0_combout\ & (((current_opcode(4)) # (\regs_generic[13][7]~q\)))) # (!\Mux37~0_combout\ & (\regs_generic[9][7]~q\ & (!current_opcode(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux37~0_combout\,
	datab => \regs_generic[9][7]~q\,
	datac => current_opcode(4),
	datad => \regs_generic[13][7]~q\,
	combout => \Mux37~1_combout\);

-- Location: LCCOMB_X11_Y10_N26
\regs_generic[11][7]~412\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[11][7]~412_combout\ = (\regs_generic[7][7]~344_combout\ & (((\regs_generic[3][7]~325_combout\ & \Equal3~2_combout\)) # (!\Decoder0~13_combout\))) # (!\regs_generic[7][7]~344_combout\ & (\regs_generic[3][7]~325_combout\ & 
-- (\Equal3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[7][7]~344_combout\,
	datab => \regs_generic[3][7]~325_combout\,
	datac => \Equal3~2_combout\,
	datad => \Decoder0~13_combout\,
	combout => \regs_generic[11][7]~412_combout\);

-- Location: LCCOMB_X11_Y10_N24
\regs_generic[11][7]~413\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[11][7]~413_combout\ = (\regs_generic[11][7]~412_combout\) # ((\regs_generic~47_combout\ & ((\regs_generic[2][7]~346_combout\) # (!\regs_generic~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[11][7]~412_combout\,
	datab => \regs_generic~47_combout\,
	datac => \regs_generic[2][7]~346_combout\,
	datad => \regs_generic~122_combout\,
	combout => \regs_generic[11][7]~413_combout\);

-- Location: LCCOMB_X11_Y12_N10
\regs_generic[11][7]~411\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[11][7]~411_combout\ = (\regs_generic[7][7]~342_combout\ & ((\Decoder0~13_combout\) # ((\regs_generic~122_combout\ & \regs_generic[2][7]~444_combout\)))) # (!\regs_generic[7][7]~342_combout\ & (\regs_generic~122_combout\ & 
-- (\regs_generic[2][7]~444_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[7][7]~342_combout\,
	datab => \regs_generic~122_combout\,
	datac => \regs_generic[2][7]~444_combout\,
	datad => \Decoder0~13_combout\,
	combout => \regs_generic[11][7]~411_combout\);

-- Location: LCCOMB_X11_Y10_N10
\regs_generic[11][7]~414\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[11][7]~414_combout\ = (!\currentState.TState_LoadReg_Store~q\ & ((\regs_generic[11][7]~411_combout\) # ((\regs_generic[11][7]~q\ & \regs_generic[11][7]~413_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[11][7]~q\,
	datab => \regs_generic[11][7]~413_combout\,
	datac => \currentState.TState_LoadReg_Store~q\,
	datad => \regs_generic[11][7]~411_combout\,
	combout => \regs_generic[11][7]~414_combout\);

-- Location: LCCOMB_X14_Y12_N26
\regs_generic[11][7]~410\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[11][7]~410_combout\ = (\logic~42_combout\ & ((\regs_generic[5][0]~189_combout\) # ((\currentState.TState_LoadReg_Store~q\ & \Decoder9~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_LoadReg_Store~q\,
	datab => \Decoder9~13_combout\,
	datac => \logic~42_combout\,
	datad => \regs_generic[5][0]~189_combout\,
	combout => \regs_generic[11][7]~410_combout\);

-- Location: LCCOMB_X11_Y10_N6
\regs_generic[11][7]~415\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[11][7]~415_combout\ = (\regs_generic[11][7]~410_combout\ & ((\regs_generic[11][7]~414_combout\) # ((\Selector134~2_combout\)))) # (!\regs_generic[11][7]~410_combout\ & (((\regs_generic[11][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[11][7]~414_combout\,
	datab => \Selector134~2_combout\,
	datac => \regs_generic[11][7]~q\,
	datad => \regs_generic[11][7]~410_combout\,
	combout => \regs_generic[11][7]~415_combout\);

-- Location: FF_X11_Y10_N7
\regs_generic[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[11][7]~415_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[11][7]~q\);

-- Location: LCCOMB_X9_Y11_N8
\Selector134~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector134~3_combout\ = (\regs_generic[15][5]~132_combout\ & ((\regs_generic[15][5]~131_combout\) # ((\Mux37~9_combout\)))) # (!\regs_generic[15][5]~132_combout\ & (!\regs_generic[15][5]~131_combout\ & ((current_opcode(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[15][5]~132_combout\,
	datab => \regs_generic[15][5]~131_combout\,
	datac => \Mux37~9_combout\,
	datad => current_opcode(7),
	combout => \Selector134~3_combout\);

-- Location: LCCOMB_X9_Y11_N2
\Selector134~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector134~4_combout\ = (\regs_generic[15][5]~131_combout\ & ((\Selector134~3_combout\ & (\RESULT~5_combout\)) # (!\Selector134~3_combout\ & ((\Add6~14_combout\))))) # (!\regs_generic[15][5]~131_combout\ & (((\Selector134~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[15][5]~131_combout\,
	datab => \RESULT~5_combout\,
	datac => \Selector134~3_combout\,
	datad => \Add6~14_combout\,
	combout => \Selector134~4_combout\);

-- Location: LCCOMB_X9_Y11_N4
\Selector134~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector134~5_combout\ = (\regs_generic[15][5]~133_combout\ & (reg_delay(7) & (\Equal31~2_combout\))) # (!\regs_generic[15][5]~133_combout\ & (((\Selector134~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => reg_delay(7),
	datab => \Equal31~2_combout\,
	datac => \regs_generic[15][5]~133_combout\,
	datad => \Selector134~4_combout\,
	combout => \Selector134~5_combout\);

-- Location: LCCOMB_X19_Y11_N26
\Selector134~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector134~6_combout\ = (\e_ram|altsyncram_component|auto_generated|q_a\(7) & ((\currentState.TState_LoadReg_Store~q\) # ((\Selector134~5_combout\ & !\regs_generic[15][5]~138_combout\)))) # (!\e_ram|altsyncram_component|auto_generated|q_a\(7) & 
-- (\Selector134~5_combout\ & (!\regs_generic[15][5]~138_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datab => \Selector134~5_combout\,
	datac => \regs_generic[15][5]~138_combout\,
	datad => \currentState.TState_LoadReg_Store~q\,
	combout => \Selector134~6_combout\);

-- Location: FF_X19_Y11_N27
\regs_generic[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector134~6_combout\,
	ena => \regs_generic[15][4]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[15][7]~q\);

-- Location: LCCOMB_X10_Y7_N18
\regs_generic[10][7]~417\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[10][7]~417_combout\ = (\regs_generic[7][7]~342_combout\ & ((\Decoder0~1_combout\) # ((\regs_generic[2][7]~444_combout\ & \regs_generic~62_combout\)))) # (!\regs_generic[7][7]~342_combout\ & (\regs_generic[2][7]~444_combout\ & 
-- (\regs_generic~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[7][7]~342_combout\,
	datab => \regs_generic[2][7]~444_combout\,
	datac => \regs_generic~62_combout\,
	datad => \Decoder0~1_combout\,
	combout => \regs_generic[10][7]~417_combout\);

-- Location: LCCOMB_X10_Y7_N8
\regs_generic[10][7]~418\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[10][7]~418_combout\ = (\regs_generic[3][7]~325_combout\ & ((\Equal3~2_combout\) # ((\regs_generic[7][7]~344_combout\ & !\Decoder0~1_combout\)))) # (!\regs_generic[3][7]~325_combout\ & (((\regs_generic[7][7]~344_combout\ & 
-- !\Decoder0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[3][7]~325_combout\,
	datab => \Equal3~2_combout\,
	datac => \regs_generic[7][7]~344_combout\,
	datad => \Decoder0~1_combout\,
	combout => \regs_generic[10][7]~418_combout\);

-- Location: LCCOMB_X10_Y7_N2
\regs_generic[10][7]~419\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[10][7]~419_combout\ = (\regs_generic[10][7]~418_combout\) # ((\regs_generic~47_combout\ & ((\regs_generic[2][7]~346_combout\) # (!\regs_generic~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~62_combout\,
	datab => \regs_generic[2][7]~346_combout\,
	datac => \regs_generic[10][7]~418_combout\,
	datad => \regs_generic~47_combout\,
	combout => \regs_generic[10][7]~419_combout\);

-- Location: LCCOMB_X10_Y10_N26
\regs_generic[10][7]~420\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[10][7]~420_combout\ = (!\currentState.TState_LoadReg_Store~q\ & ((\regs_generic[10][7]~417_combout\) # ((\regs_generic[10][7]~q\ & \regs_generic[10][7]~419_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[10][7]~417_combout\,
	datab => \currentState.TState_LoadReg_Store~q\,
	datac => \regs_generic[10][7]~q\,
	datad => \regs_generic[10][7]~419_combout\,
	combout => \regs_generic[10][7]~420_combout\);

-- Location: LCCOMB_X11_Y8_N26
\regs_generic[10][7]~416\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[10][7]~416_combout\ = (\logic~42_combout\ & ((\regs_generic[5][0]~189_combout\) # ((\currentState.TState_LoadReg_Store~q\ & \Decoder9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic~42_combout\,
	datab => \regs_generic[5][0]~189_combout\,
	datac => \currentState.TState_LoadReg_Store~q\,
	datad => \Decoder9~1_combout\,
	combout => \regs_generic[10][7]~416_combout\);

-- Location: LCCOMB_X10_Y10_N22
\regs_generic[10][7]~421\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[10][7]~421_combout\ = (\regs_generic[10][7]~416_combout\ & ((\regs_generic[10][7]~420_combout\) # ((\Selector134~2_combout\)))) # (!\regs_generic[10][7]~416_combout\ & (((\regs_generic[10][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[10][7]~420_combout\,
	datab => \Selector134~2_combout\,
	datac => \regs_generic[10][7]~q\,
	datad => \regs_generic[10][7]~416_combout\,
	combout => \regs_generic[10][7]~421_combout\);

-- Location: FF_X10_Y10_N23
\regs_generic[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[10][7]~421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[10][7]~q\);

-- Location: LCCOMB_X12_Y8_N28
\regs_generic[14][7]~406\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[14][7]~406_combout\ = (\Equal3~2_combout\ & ((\regs_generic[3][7]~325_combout\) # ((\regs_generic[7][7]~344_combout\ & !\Decoder0~3_combout\)))) # (!\Equal3~2_combout\ & (((\regs_generic[7][7]~344_combout\ & !\Decoder0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~2_combout\,
	datab => \regs_generic[3][7]~325_combout\,
	datac => \regs_generic[7][7]~344_combout\,
	datad => \Decoder0~3_combout\,
	combout => \regs_generic[14][7]~406_combout\);

-- Location: LCCOMB_X12_Y8_N2
\regs_generic[14][7]~407\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[14][7]~407_combout\ = (\regs_generic[14][7]~406_combout\) # ((\regs_generic~47_combout\ & ((\regs_generic[2][7]~346_combout\) # (!\regs_generic~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[2][7]~346_combout\,
	datab => \regs_generic~72_combout\,
	datac => \regs_generic~47_combout\,
	datad => \regs_generic[14][7]~406_combout\,
	combout => \regs_generic[14][7]~407_combout\);

-- Location: LCCOMB_X12_Y8_N10
\regs_generic[14][7]~405\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[14][7]~405_combout\ = (\regs_generic[7][7]~342_combout\ & ((\Decoder0~3_combout\) # ((\regs_generic~72_combout\ & \regs_generic[2][7]~444_combout\)))) # (!\regs_generic[7][7]~342_combout\ & (\regs_generic~72_combout\ & 
-- (\regs_generic[2][7]~444_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[7][7]~342_combout\,
	datab => \regs_generic~72_combout\,
	datac => \regs_generic[2][7]~444_combout\,
	datad => \Decoder0~3_combout\,
	combout => \regs_generic[14][7]~405_combout\);

-- Location: LCCOMB_X11_Y8_N8
\regs_generic[14][7]~408\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[14][7]~408_combout\ = (!\currentState.TState_LoadReg_Store~q\ & ((\regs_generic[14][7]~405_combout\) # ((\regs_generic[14][7]~407_combout\ & \regs_generic[14][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[14][7]~407_combout\,
	datab => \regs_generic[14][7]~405_combout\,
	datac => \currentState.TState_LoadReg_Store~q\,
	datad => \regs_generic[14][7]~q\,
	combout => \regs_generic[14][7]~408_combout\);

-- Location: LCCOMB_X9_Y10_N30
\regs_generic[14][7]~404\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[14][7]~404_combout\ = (\logic~42_combout\ & ((\regs_generic[5][0]~189_combout\) # ((\currentState.TState_LoadReg_Store~q\ & \Decoder9~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[5][0]~189_combout\,
	datab => \logic~42_combout\,
	datac => \currentState.TState_LoadReg_Store~q\,
	datad => \Decoder9~3_combout\,
	combout => \regs_generic[14][7]~404_combout\);

-- Location: LCCOMB_X10_Y10_N16
\regs_generic[14][7]~409\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[14][7]~409_combout\ = (\regs_generic[14][7]~404_combout\ & ((\regs_generic[14][7]~408_combout\) # ((\Selector134~2_combout\)))) # (!\regs_generic[14][7]~404_combout\ & (((\regs_generic[14][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[14][7]~408_combout\,
	datab => \Selector134~2_combout\,
	datac => \regs_generic[14][7]~q\,
	datad => \regs_generic[14][7]~404_combout\,
	combout => \regs_generic[14][7]~409_combout\);

-- Location: FF_X10_Y10_N17
\regs_generic[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[14][7]~409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[14][7]~q\);

-- Location: LCCOMB_X10_Y10_N18
\Mux37~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux37~7_combout\ = (current_opcode(4) & ((current_opcode(6) & ((\regs_generic[14][7]~q\))) # (!current_opcode(6) & (\regs_generic[10][7]~q\)))) # (!current_opcode(4) & (((current_opcode(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[10][7]~q\,
	datab => current_opcode(4),
	datac => current_opcode(6),
	datad => \regs_generic[14][7]~q\,
	combout => \Mux37~7_combout\);

-- Location: LCCOMB_X10_Y10_N24
\Mux37~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux37~8_combout\ = (current_opcode(4) & (((\Mux37~7_combout\)))) # (!current_opcode(4) & ((\Mux37~7_combout\ & ((\regs_generic[15][7]~q\))) # (!\Mux37~7_combout\ & (\regs_generic[11][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[11][7]~q\,
	datab => \regs_generic[15][7]~q\,
	datac => current_opcode(4),
	datad => \Mux37~7_combout\,
	combout => \Mux37~8_combout\);

-- Location: LCCOMB_X9_Y7_N12
\regs_generic[3][7]~326\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[3][7]~326_combout\ = (\Decoder0~5_combout\ & ((\regs_generic[6][7]~324_combout\) # ((\regs_generic[3][7]~325_combout\ & \regs_generic[3][7]~q\)))) # (!\Decoder0~5_combout\ & (((\regs_generic[3][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[6][7]~324_combout\,
	datab => \regs_generic[3][7]~325_combout\,
	datac => \Decoder0~5_combout\,
	datad => \regs_generic[3][7]~q\,
	combout => \regs_generic[3][7]~326_combout\);

-- Location: LCCOMB_X9_Y11_N28
\regs_generic[3][7]~314\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[3][7]~314_combout\ = (!\Equal3~4_combout\ & !\Equal3~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Equal3~4_combout\,
	datac => \Equal3~5_combout\,
	combout => \regs_generic[3][7]~314_combout\);

-- Location: LCCOMB_X9_Y7_N18
\regs_generic[3][7]~316\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[3][7]~316_combout\ = (\Decoder0~5_combout\ & (!\regs_generic[6][7]~315_combout\)) # (!\Decoder0~5_combout\ & (((!\regs_generic[3][7]~314_combout\ & \regs_generic[3][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[6][7]~315_combout\,
	datab => \regs_generic[3][7]~314_combout\,
	datac => \Decoder0~5_combout\,
	datad => \regs_generic[3][7]~q\,
	combout => \regs_generic[3][7]~316_combout\);

-- Location: LCCOMB_X9_Y7_N26
\regs_generic[3][7]~327\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[3][7]~327_combout\ = (\regs_generic[3][7]~316_combout\) # ((\regs_generic[3][7]~326_combout\ & \Equal3~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[3][7]~326_combout\,
	datab => \Equal3~2_combout\,
	datad => \regs_generic[3][7]~316_combout\,
	combout => \regs_generic[3][7]~327_combout\);

-- Location: LCCOMB_X8_Y7_N16
\regs_generic[3][7]~329\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[3][7]~329_combout\ = (!\Equal3~3_combout\ & (!\Equal31~2_combout\ & ((\nextState~21_combout\) # (!\Decoder0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~3_combout\,
	datab => \Decoder0~5_combout\,
	datac => \Equal31~2_combout\,
	datad => \nextState~21_combout\,
	combout => \regs_generic[3][7]~329_combout\);

-- Location: LCCOMB_X9_Y7_N4
\regs_generic[3][7]~330\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[3][7]~330_combout\ = (\regs_generic~82_combout\ & ((\regs_generic[6][7]~328_combout\) # ((\regs_generic[3][7]~329_combout\ & \regs_generic[3][7]~q\)))) # (!\regs_generic~82_combout\ & (((\regs_generic[3][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[3][7]~329_combout\,
	datab => \regs_generic[6][7]~328_combout\,
	datac => \regs_generic~82_combout\,
	datad => \regs_generic[3][7]~q\,
	combout => \regs_generic[3][7]~330_combout\);

-- Location: LCCOMB_X9_Y7_N2
\regs_generic[3][7]~331\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[3][7]~331_combout\ = (!\currentState.TState_LoadReg_Store~q\ & ((\regs_generic[3][7]~327_combout\) # ((\regs_generic[3][7]~330_combout\ & \regs_generic~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[3][7]~327_combout\,
	datab => \regs_generic[3][7]~330_combout\,
	datac => \regs_generic~47_combout\,
	datad => \currentState.TState_LoadReg_Store~q\,
	combout => \regs_generic[3][7]~331_combout\);

-- Location: LCCOMB_X9_Y7_N0
\regs_generic[3][7]~313\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[3][7]~313_combout\ = (\logic~42_combout\ & ((\regs_generic[5][0]~189_combout\) # ((\Decoder9~5_combout\ & \currentState.TState_LoadReg_Store~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic~42_combout\,
	datab => \regs_generic[5][0]~189_combout\,
	datac => \Decoder9~5_combout\,
	datad => \currentState.TState_LoadReg_Store~q\,
	combout => \regs_generic[3][7]~313_combout\);

-- Location: LCCOMB_X9_Y7_N24
\regs_generic[3][7]~332\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[3][7]~332_combout\ = (\regs_generic[3][7]~313_combout\ & ((\Selector134~2_combout\) # ((\regs_generic[3][7]~331_combout\)))) # (!\regs_generic[3][7]~313_combout\ & (((\regs_generic[3][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector134~2_combout\,
	datab => \regs_generic[3][7]~331_combout\,
	datac => \regs_generic[3][7]~q\,
	datad => \regs_generic[3][7]~313_combout\,
	combout => \regs_generic[3][7]~332_combout\);

-- Location: FF_X9_Y7_N25
\regs_generic[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[3][7]~332_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[3][7]~q\);

-- Location: LCCOMB_X9_Y7_N22
\regs_generic[6][7]~335\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[6][7]~335_combout\ = (\Decoder0~11_combout\ & ((\regs_generic[6][7]~324_combout\) # ((\regs_generic[6][7]~q\ & \regs_generic[3][7]~325_combout\)))) # (!\Decoder0~11_combout\ & (\regs_generic[6][7]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[6][7]~q\,
	datab => \Decoder0~11_combout\,
	datac => \regs_generic[3][7]~325_combout\,
	datad => \regs_generic[6][7]~324_combout\,
	combout => \regs_generic[6][7]~335_combout\);

-- Location: LCCOMB_X9_Y7_N16
\regs_generic[6][7]~334\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[6][7]~334_combout\ = (\Decoder0~11_combout\ & (((!\regs_generic[6][7]~315_combout\)))) # (!\Decoder0~11_combout\ & (\regs_generic[6][7]~q\ & ((!\regs_generic[3][7]~314_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[6][7]~q\,
	datab => \Decoder0~11_combout\,
	datac => \regs_generic[6][7]~315_combout\,
	datad => \regs_generic[3][7]~314_combout\,
	combout => \regs_generic[6][7]~334_combout\);

-- Location: LCCOMB_X9_Y7_N8
\regs_generic[6][7]~336\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[6][7]~336_combout\ = (\regs_generic[6][7]~334_combout\) # ((\Equal3~2_combout\ & \regs_generic[6][7]~335_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Equal3~2_combout\,
	datac => \regs_generic[6][7]~335_combout\,
	datad => \regs_generic[6][7]~334_combout\,
	combout => \regs_generic[6][7]~336_combout\);

-- Location: LCCOMB_X8_Y7_N10
\regs_generic[6][7]~337\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[6][7]~337_combout\ = (!\Equal31~2_combout\ & (!\Equal3~3_combout\ & ((\nextState~21_combout\) # (!\Decoder0~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~11_combout\,
	datab => \Equal31~2_combout\,
	datac => \Equal3~3_combout\,
	datad => \nextState~21_combout\,
	combout => \regs_generic[6][7]~337_combout\);

-- Location: LCCOMB_X9_Y7_N6
\regs_generic[6][7]~338\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[6][7]~338_combout\ = (\regs_generic~112_combout\ & ((\regs_generic[6][7]~328_combout\) # ((\regs_generic[6][7]~q\ & \regs_generic[6][7]~337_combout\)))) # (!\regs_generic~112_combout\ & (\regs_generic[6][7]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[6][7]~q\,
	datab => \regs_generic~112_combout\,
	datac => \regs_generic[6][7]~328_combout\,
	datad => \regs_generic[6][7]~337_combout\,
	combout => \regs_generic[6][7]~338_combout\);

-- Location: LCCOMB_X9_Y7_N28
\regs_generic[6][7]~339\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[6][7]~339_combout\ = (!\currentState.TState_LoadReg_Store~q\ & ((\regs_generic[6][7]~336_combout\) # ((\regs_generic~47_combout\ & \regs_generic[6][7]~338_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_LoadReg_Store~q\,
	datab => \regs_generic~47_combout\,
	datac => \regs_generic[6][7]~336_combout\,
	datad => \regs_generic[6][7]~338_combout\,
	combout => \regs_generic[6][7]~339_combout\);

-- Location: LCCOMB_X9_Y10_N14
\regs_generic[6][7]~333\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[6][7]~333_combout\ = (\logic~42_combout\ & ((\regs_generic[5][0]~189_combout\) # ((\currentState.TState_LoadReg_Store~q\ & \Decoder9~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[5][0]~189_combout\,
	datab => \currentState.TState_LoadReg_Store~q\,
	datac => \logic~42_combout\,
	datad => \Decoder9~11_combout\,
	combout => \regs_generic[6][7]~333_combout\);

-- Location: LCCOMB_X9_Y7_N10
\regs_generic[6][7]~340\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[6][7]~340_combout\ = (\regs_generic[6][7]~333_combout\ & ((\Selector134~2_combout\) # ((\regs_generic[6][7]~339_combout\)))) # (!\regs_generic[6][7]~333_combout\ & (((\regs_generic[6][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector134~2_combout\,
	datab => \regs_generic[6][7]~339_combout\,
	datac => \regs_generic[6][7]~q\,
	datad => \regs_generic[6][7]~333_combout\,
	combout => \regs_generic[6][7]~340_combout\);

-- Location: FF_X9_Y7_N11
\regs_generic[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[6][7]~340_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[6][7]~q\);

-- Location: LCCOMB_X10_Y8_N28
\regs_generic[2][7]~343\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[2][7]~343_combout\ = (\regs_generic~102_combout\ & ((\regs_generic[2][7]~444_combout\) # ((\Decoder0~9_combout\ & \regs_generic[7][7]~342_combout\)))) # (!\regs_generic~102_combout\ & (((\Decoder0~9_combout\ & 
-- \regs_generic[7][7]~342_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~102_combout\,
	datab => \regs_generic[2][7]~444_combout\,
	datac => \Decoder0~9_combout\,
	datad => \regs_generic[7][7]~342_combout\,
	combout => \regs_generic[2][7]~343_combout\);

-- Location: LCCOMB_X11_Y9_N20
\regs_generic[2][7]~345\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[2][7]~345_combout\ = (\regs_generic[3][7]~325_combout\ & ((\Equal3~2_combout\) # ((\regs_generic[7][7]~344_combout\ & !\Decoder0~9_combout\)))) # (!\regs_generic[3][7]~325_combout\ & (\regs_generic[7][7]~344_combout\ & 
-- ((!\Decoder0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[3][7]~325_combout\,
	datab => \regs_generic[7][7]~344_combout\,
	datac => \Equal3~2_combout\,
	datad => \Decoder0~9_combout\,
	combout => \regs_generic[2][7]~345_combout\);

-- Location: LCCOMB_X10_Y8_N22
\regs_generic[2][7]~347\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[2][7]~347_combout\ = (\regs_generic[2][7]~345_combout\) # ((\regs_generic~47_combout\ & ((\regs_generic[2][7]~346_combout\) # (!\regs_generic~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~102_combout\,
	datab => \regs_generic[2][7]~346_combout\,
	datac => \regs_generic~47_combout\,
	datad => \regs_generic[2][7]~345_combout\,
	combout => \regs_generic[2][7]~347_combout\);

-- Location: LCCOMB_X10_Y8_N20
\regs_generic[2][7]~348\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[2][7]~348_combout\ = (!\currentState.TState_LoadReg_Store~q\ & ((\regs_generic[2][7]~343_combout\) # ((\regs_generic[2][7]~q\ & \regs_generic[2][7]~347_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_LoadReg_Store~q\,
	datab => \regs_generic[2][7]~343_combout\,
	datac => \regs_generic[2][7]~q\,
	datad => \regs_generic[2][7]~347_combout\,
	combout => \regs_generic[2][7]~348_combout\);

-- Location: LCCOMB_X11_Y8_N2
\regs_generic[2][7]~341\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[2][7]~341_combout\ = (\logic~42_combout\ & ((\regs_generic[5][0]~189_combout\) # ((\currentState.TState_LoadReg_Store~q\ & \Decoder9~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic~42_combout\,
	datab => \regs_generic[5][0]~189_combout\,
	datac => \currentState.TState_LoadReg_Store~q\,
	datad => \Decoder9~9_combout\,
	combout => \regs_generic[2][7]~341_combout\);

-- Location: LCCOMB_X10_Y8_N4
\regs_generic[2][7]~349\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[2][7]~349_combout\ = (\regs_generic[2][7]~341_combout\ & ((\Selector134~2_combout\) # ((\regs_generic[2][7]~348_combout\)))) # (!\regs_generic[2][7]~341_combout\ & (((\regs_generic[2][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector134~2_combout\,
	datab => \regs_generic[2][7]~348_combout\,
	datac => \regs_generic[2][7]~q\,
	datad => \regs_generic[2][7]~341_combout\,
	combout => \regs_generic[2][7]~349_combout\);

-- Location: FF_X10_Y8_N5
\regs_generic[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[2][7]~349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[2][7]~q\);

-- Location: LCCOMB_X11_Y7_N10
\Mux37~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux37~2_combout\ = (current_opcode(4) & ((current_opcode(6) & (\regs_generic[6][7]~q\)) # (!current_opcode(6) & ((\regs_generic[2][7]~q\))))) # (!current_opcode(4) & (((current_opcode(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(4),
	datab => \regs_generic[6][7]~q\,
	datac => current_opcode(6),
	datad => \regs_generic[2][7]~q\,
	combout => \Mux37~2_combout\);

-- Location: LCCOMB_X9_Y8_N10
\regs_generic[7][7]~350\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[7][7]~350_combout\ = (\logic~42_combout\ & ((\regs_generic[5][0]~189_combout\) # ((\currentState.TState_LoadReg_Store~q\ & \Decoder9~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_LoadReg_Store~q\,
	datab => \Decoder9~7_combout\,
	datac => \logic~42_combout\,
	datad => \regs_generic[5][0]~189_combout\,
	combout => \regs_generic[7][7]~350_combout\);

-- Location: LCCOMB_X10_Y7_N10
\regs_generic[7][7]~352\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[7][7]~352_combout\ = (\regs_generic[7][7]~344_combout\ & (((\Equal3~2_combout\ & \regs_generic[3][7]~325_combout\)) # (!\Decoder0~7_combout\))) # (!\regs_generic[7][7]~344_combout\ & (\Equal3~2_combout\ & 
-- ((\regs_generic[3][7]~325_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[7][7]~344_combout\,
	datab => \Equal3~2_combout\,
	datac => \Decoder0~7_combout\,
	datad => \regs_generic[3][7]~325_combout\,
	combout => \regs_generic[7][7]~352_combout\);

-- Location: LCCOMB_X10_Y8_N8
\regs_generic[7][7]~353\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[7][7]~353_combout\ = (\regs_generic[7][7]~352_combout\) # ((\regs_generic~47_combout\ & ((\regs_generic[2][7]~346_combout\) # (!\regs_generic~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~47_combout\,
	datab => \regs_generic[2][7]~346_combout\,
	datac => \regs_generic[7][7]~352_combout\,
	datad => \regs_generic~92_combout\,
	combout => \regs_generic[7][7]~353_combout\);

-- Location: LCCOMB_X10_Y8_N18
\regs_generic[7][7]~351\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[7][7]~351_combout\ = (\regs_generic[7][7]~342_combout\ & ((\Decoder0~7_combout\) # ((\regs_generic[2][7]~444_combout\ & \regs_generic~92_combout\)))) # (!\regs_generic[7][7]~342_combout\ & (\regs_generic[2][7]~444_combout\ & 
-- ((\regs_generic~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[7][7]~342_combout\,
	datab => \regs_generic[2][7]~444_combout\,
	datac => \Decoder0~7_combout\,
	datad => \regs_generic~92_combout\,
	combout => \regs_generic[7][7]~351_combout\);

-- Location: LCCOMB_X10_Y8_N14
\regs_generic[7][7]~354\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[7][7]~354_combout\ = (!\currentState.TState_LoadReg_Store~q\ & ((\regs_generic[7][7]~351_combout\) # ((\regs_generic[7][7]~q\ & \regs_generic[7][7]~353_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[7][7]~q\,
	datab => \regs_generic[7][7]~353_combout\,
	datac => \currentState.TState_LoadReg_Store~q\,
	datad => \regs_generic[7][7]~351_combout\,
	combout => \regs_generic[7][7]~354_combout\);

-- Location: LCCOMB_X10_Y8_N30
\regs_generic[7][7]~355\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[7][7]~355_combout\ = (\regs_generic[7][7]~350_combout\ & ((\regs_generic[7][7]~354_combout\) # ((\Selector134~2_combout\)))) # (!\regs_generic[7][7]~350_combout\ & (((\regs_generic[7][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[7][7]~350_combout\,
	datab => \regs_generic[7][7]~354_combout\,
	datac => \regs_generic[7][7]~q\,
	datad => \Selector134~2_combout\,
	combout => \regs_generic[7][7]~355_combout\);

-- Location: FF_X10_Y8_N31
\regs_generic[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[7][7]~355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[7][7]~q\);

-- Location: LCCOMB_X11_Y7_N0
\Mux37~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux37~3_combout\ = (current_opcode(4) & (((\Mux37~2_combout\)))) # (!current_opcode(4) & ((\Mux37~2_combout\ & ((\regs_generic[7][7]~q\))) # (!\Mux37~2_combout\ & (\regs_generic[3][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(4),
	datab => \regs_generic[3][7]~q\,
	datac => \Mux37~2_combout\,
	datad => \regs_generic[7][7]~q\,
	combout => \Mux37~3_combout\);

-- Location: LCCOMB_X10_Y7_N28
\regs_generic[1][7]~382\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[1][7]~382_combout\ = (\regs_generic[3][7]~325_combout\ & ((\Equal3~2_combout\) # ((\regs_generic[7][7]~344_combout\ & !\Decoder0~6_combout\)))) # (!\regs_generic[3][7]~325_combout\ & (((\regs_generic[7][7]~344_combout\ & 
-- !\Decoder0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[3][7]~325_combout\,
	datab => \Equal3~2_combout\,
	datac => \regs_generic[7][7]~344_combout\,
	datad => \Decoder0~6_combout\,
	combout => \regs_generic[1][7]~382_combout\);

-- Location: LCCOMB_X10_Y7_N30
\regs_generic[1][7]~383\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[1][7]~383_combout\ = (\regs_generic[1][7]~382_combout\) # ((\regs_generic~47_combout\ & ((\regs_generic[2][7]~346_combout\) # (!\regs_generic~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~47_combout\,
	datab => \regs_generic[2][7]~346_combout\,
	datac => \regs_generic~87_combout\,
	datad => \regs_generic[1][7]~382_combout\,
	combout => \regs_generic[1][7]~383_combout\);

-- Location: LCCOMB_X10_Y7_N14
\regs_generic[1][7]~381\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[1][7]~381_combout\ = (\regs_generic[7][7]~342_combout\ & ((\Decoder0~6_combout\) # ((\regs_generic[2][7]~444_combout\ & \regs_generic~87_combout\)))) # (!\regs_generic[7][7]~342_combout\ & (\regs_generic[2][7]~444_combout\ & 
-- (\regs_generic~87_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[7][7]~342_combout\,
	datab => \regs_generic[2][7]~444_combout\,
	datac => \regs_generic~87_combout\,
	datad => \Decoder0~6_combout\,
	combout => \regs_generic[1][7]~381_combout\);

-- Location: LCCOMB_X10_Y7_N12
\regs_generic[1][7]~384\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[1][7]~384_combout\ = (!\currentState.TState_LoadReg_Store~q\ & ((\regs_generic[1][7]~381_combout\) # ((\regs_generic[1][7]~383_combout\ & \regs_generic[1][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[1][7]~383_combout\,
	datab => \regs_generic[1][7]~381_combout\,
	datac => \currentState.TState_LoadReg_Store~q\,
	datad => \regs_generic[1][7]~q\,
	combout => \regs_generic[1][7]~384_combout\);

-- Location: LCCOMB_X10_Y7_N16
\regs_generic[1][7]~380\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[1][7]~380_combout\ = (\logic~42_combout\ & ((\regs_generic[5][0]~189_combout\) # ((\currentState.TState_LoadReg_Store~q\ & \Decoder9~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic~42_combout\,
	datab => \currentState.TState_LoadReg_Store~q\,
	datac => \regs_generic[5][0]~189_combout\,
	datad => \Decoder9~6_combout\,
	combout => \regs_generic[1][7]~380_combout\);

-- Location: LCCOMB_X10_Y7_N24
\regs_generic[1][7]~385\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[1][7]~385_combout\ = (\regs_generic[1][7]~380_combout\ & ((\regs_generic[1][7]~384_combout\) # ((\Selector134~2_combout\)))) # (!\regs_generic[1][7]~380_combout\ & (((\regs_generic[1][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[1][7]~384_combout\,
	datab => \Selector134~2_combout\,
	datac => \regs_generic[1][7]~q\,
	datad => \regs_generic[1][7]~380_combout\,
	combout => \regs_generic[1][7]~385_combout\);

-- Location: FF_X10_Y7_N25
\regs_generic[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[1][7]~385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[1][7]~q\);

-- Location: LCCOMB_X11_Y9_N22
\regs_generic[0][7]~392\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[0][7]~392_combout\ = (\logic~42_combout\ & ((\regs_generic[5][0]~189_combout\) # ((\Decoder9~10_combout\ & \currentState.TState_LoadReg_Store~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder9~10_combout\,
	datab => \logic~42_combout\,
	datac => \currentState.TState_LoadReg_Store~q\,
	datad => \regs_generic[5][0]~189_combout\,
	combout => \regs_generic[0][7]~392_combout\);

-- Location: LCCOMB_X11_Y9_N26
\regs_generic[0][7]~394\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[0][7]~394_combout\ = (\Equal3~2_combout\ & ((\regs_generic[3][7]~325_combout\) # ((\regs_generic[7][7]~344_combout\ & !\Decoder0~10_combout\)))) # (!\Equal3~2_combout\ & (\regs_generic[7][7]~344_combout\ & (!\Decoder0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~2_combout\,
	datab => \regs_generic[7][7]~344_combout\,
	datac => \Decoder0~10_combout\,
	datad => \regs_generic[3][7]~325_combout\,
	combout => \regs_generic[0][7]~394_combout\);

-- Location: LCCOMB_X11_Y9_N28
\regs_generic[0][7]~395\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[0][7]~395_combout\ = (\regs_generic[0][7]~394_combout\) # ((\regs_generic~47_combout\ & ((\regs_generic[2][7]~346_combout\) # (!\regs_generic~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~47_combout\,
	datab => \regs_generic~107_combout\,
	datac => \regs_generic[0][7]~394_combout\,
	datad => \regs_generic[2][7]~346_combout\,
	combout => \regs_generic[0][7]~395_combout\);

-- Location: LCCOMB_X11_Y9_N12
\regs_generic[0][7]~393\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[0][7]~393_combout\ = (\regs_generic[7][7]~342_combout\ & ((\Decoder0~10_combout\) # ((\regs_generic~107_combout\ & \regs_generic[2][7]~444_combout\)))) # (!\regs_generic[7][7]~342_combout\ & (((\regs_generic~107_combout\ & 
-- \regs_generic[2][7]~444_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[7][7]~342_combout\,
	datab => \Decoder0~10_combout\,
	datac => \regs_generic~107_combout\,
	datad => \regs_generic[2][7]~444_combout\,
	combout => \regs_generic[0][7]~393_combout\);

-- Location: LCCOMB_X11_Y9_N10
\regs_generic[0][7]~396\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[0][7]~396_combout\ = (!\currentState.TState_LoadReg_Store~q\ & ((\regs_generic[0][7]~393_combout\) # ((\regs_generic[0][7]~395_combout\ & \regs_generic[0][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_LoadReg_Store~q\,
	datab => \regs_generic[0][7]~395_combout\,
	datac => \regs_generic[0][7]~q\,
	datad => \regs_generic[0][7]~393_combout\,
	combout => \regs_generic[0][7]~396_combout\);

-- Location: LCCOMB_X11_Y9_N8
\regs_generic[0][7]~397\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[0][7]~397_combout\ = (\regs_generic[0][7]~392_combout\ & ((\Selector134~2_combout\) # ((\regs_generic[0][7]~396_combout\)))) # (!\regs_generic[0][7]~392_combout\ & (((\regs_generic[0][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[0][7]~392_combout\,
	datab => \Selector134~2_combout\,
	datac => \regs_generic[0][7]~q\,
	datad => \regs_generic[0][7]~396_combout\,
	combout => \regs_generic[0][7]~397_combout\);

-- Location: FF_X11_Y9_N9
\regs_generic[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[0][7]~397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[0][7]~q\);

-- Location: LCCOMB_X12_Y7_N22
\regs_generic[4][7]~386\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[4][7]~386_combout\ = (\logic~42_combout\ & ((\regs_generic[5][0]~189_combout\) # ((\currentState.TState_LoadReg_Store~q\ & \Decoder9~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic~42_combout\,
	datab => \currentState.TState_LoadReg_Store~q\,
	datac => \regs_generic[5][0]~189_combout\,
	datad => \Decoder9~8_combout\,
	combout => \regs_generic[4][7]~386_combout\);

-- Location: LCCOMB_X12_Y7_N4
\regs_generic[4][7]~387\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[4][7]~387_combout\ = (\regs_generic~97_combout\ & ((\regs_generic[2][7]~444_combout\) # ((\Decoder0~8_combout\ & \regs_generic[7][7]~342_combout\)))) # (!\regs_generic~97_combout\ & (((\Decoder0~8_combout\ & 
-- \regs_generic[7][7]~342_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~97_combout\,
	datab => \regs_generic[2][7]~444_combout\,
	datac => \Decoder0~8_combout\,
	datad => \regs_generic[7][7]~342_combout\,
	combout => \regs_generic[4][7]~387_combout\);

-- Location: LCCOMB_X12_Y7_N14
\regs_generic[4][7]~388\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[4][7]~388_combout\ = (\Equal3~2_combout\ & ((\regs_generic[3][7]~325_combout\) # ((!\Decoder0~8_combout\ & \regs_generic[7][7]~344_combout\)))) # (!\Equal3~2_combout\ & (((!\Decoder0~8_combout\ & \regs_generic[7][7]~344_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~2_combout\,
	datab => \regs_generic[3][7]~325_combout\,
	datac => \Decoder0~8_combout\,
	datad => \regs_generic[7][7]~344_combout\,
	combout => \regs_generic[4][7]~388_combout\);

-- Location: LCCOMB_X12_Y7_N8
\regs_generic[4][7]~389\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[4][7]~389_combout\ = (\regs_generic[4][7]~388_combout\) # ((\regs_generic~47_combout\ & ((\regs_generic[2][7]~346_combout\) # (!\regs_generic~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~97_combout\,
	datab => \regs_generic[4][7]~388_combout\,
	datac => \regs_generic[2][7]~346_combout\,
	datad => \regs_generic~47_combout\,
	combout => \regs_generic[4][7]~389_combout\);

-- Location: LCCOMB_X12_Y7_N18
\regs_generic[4][7]~390\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[4][7]~390_combout\ = (!\currentState.TState_LoadReg_Store~q\ & ((\regs_generic[4][7]~387_combout\) # ((\regs_generic[4][7]~389_combout\ & \regs_generic[4][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[4][7]~387_combout\,
	datab => \currentState.TState_LoadReg_Store~q\,
	datac => \regs_generic[4][7]~389_combout\,
	datad => \regs_generic[4][7]~q\,
	combout => \regs_generic[4][7]~390_combout\);

-- Location: LCCOMB_X12_Y7_N24
\regs_generic[4][7]~391\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[4][7]~391_combout\ = (\regs_generic[4][7]~386_combout\ & ((\regs_generic[4][7]~390_combout\) # ((\Selector134~2_combout\)))) # (!\regs_generic[4][7]~386_combout\ & (((\regs_generic[4][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[4][7]~386_combout\,
	datab => \regs_generic[4][7]~390_combout\,
	datac => \regs_generic[4][7]~q\,
	datad => \Selector134~2_combout\,
	combout => \regs_generic[4][7]~391_combout\);

-- Location: FF_X12_Y7_N25
\regs_generic[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[4][7]~391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[4][7]~q\);

-- Location: LCCOMB_X11_Y7_N22
\Mux37~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux37~4_combout\ = (current_opcode(4) & ((current_opcode(6) & ((\regs_generic[4][7]~q\))) # (!current_opcode(6) & (\regs_generic[0][7]~q\)))) # (!current_opcode(4) & (((current_opcode(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(4),
	datab => \regs_generic[0][7]~q\,
	datac => current_opcode(6),
	datad => \regs_generic[4][7]~q\,
	combout => \Mux37~4_combout\);

-- Location: LCCOMB_X11_Y10_N28
\regs_generic[5][7]~400\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[5][7]~400_combout\ = (\Equal3~2_combout\ & ((\regs_generic[3][7]~325_combout\) # ((!\Decoder0~4_combout\ & \regs_generic[7][7]~344_combout\)))) # (!\Equal3~2_combout\ & (((!\Decoder0~4_combout\ & \regs_generic[7][7]~344_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~2_combout\,
	datab => \regs_generic[3][7]~325_combout\,
	datac => \Decoder0~4_combout\,
	datad => \regs_generic[7][7]~344_combout\,
	combout => \regs_generic[5][7]~400_combout\);

-- Location: LCCOMB_X11_Y10_N30
\regs_generic[5][7]~401\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[5][7]~401_combout\ = (\regs_generic[5][7]~400_combout\) # ((\regs_generic~47_combout\ & ((\regs_generic[2][7]~346_combout\) # (!\regs_generic~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~47_combout\,
	datab => \regs_generic~77_combout\,
	datac => \regs_generic[2][7]~346_combout\,
	datad => \regs_generic[5][7]~400_combout\,
	combout => \regs_generic[5][7]~401_combout\);

-- Location: LCCOMB_X11_Y10_N18
\regs_generic[5][7]~399\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[5][7]~399_combout\ = (\regs_generic[7][7]~342_combout\ & ((\Decoder0~4_combout\) # ((\regs_generic~77_combout\ & \regs_generic[2][7]~444_combout\)))) # (!\regs_generic[7][7]~342_combout\ & (\regs_generic~77_combout\ & 
-- ((\regs_generic[2][7]~444_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[7][7]~342_combout\,
	datab => \regs_generic~77_combout\,
	datac => \Decoder0~4_combout\,
	datad => \regs_generic[2][7]~444_combout\,
	combout => \regs_generic[5][7]~399_combout\);

-- Location: LCCOMB_X11_Y10_N12
\regs_generic[5][7]~402\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[5][7]~402_combout\ = (!\currentState.TState_LoadReg_Store~q\ & ((\regs_generic[5][7]~399_combout\) # ((\regs_generic[5][7]~401_combout\ & \regs_generic[5][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[5][7]~401_combout\,
	datab => \regs_generic[5][7]~399_combout\,
	datac => \currentState.TState_LoadReg_Store~q\,
	datad => \regs_generic[5][7]~q\,
	combout => \regs_generic[5][7]~402_combout\);

-- Location: LCCOMB_X14_Y10_N4
\regs_generic[5][7]~398\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[5][7]~398_combout\ = (\logic~42_combout\ & ((\regs_generic[5][0]~189_combout\) # ((\Decoder9~4_combout\ & \currentState.TState_LoadReg_Store~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[5][0]~189_combout\,
	datab => \Decoder9~4_combout\,
	datac => \currentState.TState_LoadReg_Store~q\,
	datad => \logic~42_combout\,
	combout => \regs_generic[5][7]~398_combout\);

-- Location: LCCOMB_X11_Y10_N16
\regs_generic[5][7]~403\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[5][7]~403_combout\ = (\regs_generic[5][7]~398_combout\ & ((\regs_generic[5][7]~402_combout\) # ((\Selector134~2_combout\)))) # (!\regs_generic[5][7]~398_combout\ & (((\regs_generic[5][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[5][7]~402_combout\,
	datab => \Selector134~2_combout\,
	datac => \regs_generic[5][7]~q\,
	datad => \regs_generic[5][7]~398_combout\,
	combout => \regs_generic[5][7]~403_combout\);

-- Location: FF_X11_Y10_N17
\regs_generic[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[5][7]~403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[5][7]~q\);

-- Location: LCCOMB_X11_Y7_N16
\Mux37~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux37~5_combout\ = (current_opcode(4) & (((\Mux37~4_combout\)))) # (!current_opcode(4) & ((\Mux37~4_combout\ & ((\regs_generic[5][7]~q\))) # (!\Mux37~4_combout\ & (\regs_generic[1][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(4),
	datab => \regs_generic[1][7]~q\,
	datac => \Mux37~4_combout\,
	datad => \regs_generic[5][7]~q\,
	combout => \Mux37~5_combout\);

-- Location: LCCOMB_X10_Y10_N28
\Mux37~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux37~6_combout\ = (current_opcode(7) & (current_opcode(5))) # (!current_opcode(7) & ((current_opcode(5) & (\Mux37~3_combout\)) # (!current_opcode(5) & ((\Mux37~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(7),
	datab => current_opcode(5),
	datac => \Mux37~3_combout\,
	datad => \Mux37~5_combout\,
	combout => \Mux37~6_combout\);

-- Location: LCCOMB_X10_Y10_N30
\Mux37~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux37~9_combout\ = (current_opcode(7) & ((\Mux37~6_combout\ & ((\Mux37~8_combout\))) # (!\Mux37~6_combout\ & (\Mux37~1_combout\)))) # (!current_opcode(7) & (((\Mux37~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux37~1_combout\,
	datab => \Mux37~8_combout\,
	datac => current_opcode(7),
	datad => \Mux37~6_combout\,
	combout => \Mux37~9_combout\);

-- Location: LCCOMB_X11_Y13_N16
\LessThan4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan4~1_cout\ = CARRY((!\Mux44~9_combout\ & \Mux36~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux44~9_combout\,
	datab => \Mux36~9_combout\,
	datad => VCC,
	cout => \LessThan4~1_cout\);

-- Location: LCCOMB_X11_Y13_N18
\LessThan4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan4~3_cout\ = CARRY((\Mux35~9_combout\ & (\Mux43~9_combout\ & !\LessThan4~1_cout\)) # (!\Mux35~9_combout\ & ((\Mux43~9_combout\) # (!\LessThan4~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux35~9_combout\,
	datab => \Mux43~9_combout\,
	datad => VCC,
	cin => \LessThan4~1_cout\,
	cout => \LessThan4~3_cout\);

-- Location: LCCOMB_X11_Y13_N20
\LessThan4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan4~5_cout\ = CARRY((\Mux34~9_combout\ & ((!\LessThan4~3_cout\) # (!\Mux42~9_combout\))) # (!\Mux34~9_combout\ & (!\Mux42~9_combout\ & !\LessThan4~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datab => \Mux42~9_combout\,
	datad => VCC,
	cin => \LessThan4~3_cout\,
	cout => \LessThan4~5_cout\);

-- Location: LCCOMB_X11_Y13_N22
\LessThan4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan4~7_cout\ = CARRY((\Mux33~9_combout\ & (\Mux41~9_combout\ & !\LessThan4~5_cout\)) # (!\Mux33~9_combout\ & ((\Mux41~9_combout\) # (!\LessThan4~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux41~9_combout\,
	datad => VCC,
	cin => \LessThan4~5_cout\,
	cout => \LessThan4~7_cout\);

-- Location: LCCOMB_X11_Y13_N24
\LessThan4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan4~9_cout\ = CARRY((\Mux32~9_combout\ & ((!\LessThan4~7_cout\) # (!\Mux40~9_combout\))) # (!\Mux32~9_combout\ & (!\Mux40~9_combout\ & !\LessThan4~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~9_combout\,
	datab => \Mux40~9_combout\,
	datad => VCC,
	cin => \LessThan4~7_cout\,
	cout => \LessThan4~9_cout\);

-- Location: LCCOMB_X11_Y13_N26
\LessThan4~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan4~11_cout\ = CARRY((\Mux31~9_combout\ & (\Mux39~9_combout\ & !\LessThan4~9_cout\)) # (!\Mux31~9_combout\ & ((\Mux39~9_combout\) # (!\LessThan4~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~9_combout\,
	datab => \Mux39~9_combout\,
	datad => VCC,
	cin => \LessThan4~9_cout\,
	cout => \LessThan4~11_cout\);

-- Location: LCCOMB_X11_Y13_N28
\LessThan4~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan4~13_cout\ = CARRY((\Mux30~9_combout\ & ((!\LessThan4~11_cout\) # (!\Mux38~9_combout\))) # (!\Mux30~9_combout\ & (!\Mux38~9_combout\ & !\LessThan4~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux30~9_combout\,
	datab => \Mux38~9_combout\,
	datad => VCC,
	cin => \LessThan4~11_cout\,
	cout => \LessThan4~13_cout\);

-- Location: LCCOMB_X11_Y13_N30
\LessThan4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan4~14_combout\ = (\Mux29~9_combout\ & ((\LessThan4~13_cout\) # (!\Mux37~9_combout\))) # (!\Mux29~9_combout\ & (\LessThan4~13_cout\ & !\Mux37~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux29~9_combout\,
	datad => \Mux37~9_combout\,
	cin => \LessThan4~13_cout\,
	combout => \LessThan4~14_combout\);

-- Location: LCCOMB_X11_Y13_N0
\LessThan3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan3~1_cout\ = CARRY((\Mux44~9_combout\ & !\Mux36~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux44~9_combout\,
	datab => \Mux36~9_combout\,
	datad => VCC,
	cout => \LessThan3~1_cout\);

-- Location: LCCOMB_X11_Y13_N2
\LessThan3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan3~3_cout\ = CARRY((\Mux35~9_combout\ & ((!\LessThan3~1_cout\) # (!\Mux43~9_combout\))) # (!\Mux35~9_combout\ & (!\Mux43~9_combout\ & !\LessThan3~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux35~9_combout\,
	datab => \Mux43~9_combout\,
	datad => VCC,
	cin => \LessThan3~1_cout\,
	cout => \LessThan3~3_cout\);

-- Location: LCCOMB_X11_Y13_N4
\LessThan3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan3~5_cout\ = CARRY((\Mux34~9_combout\ & (\Mux42~9_combout\ & !\LessThan3~3_cout\)) # (!\Mux34~9_combout\ & ((\Mux42~9_combout\) # (!\LessThan3~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datab => \Mux42~9_combout\,
	datad => VCC,
	cin => \LessThan3~3_cout\,
	cout => \LessThan3~5_cout\);

-- Location: LCCOMB_X11_Y13_N6
\LessThan3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan3~7_cout\ = CARRY((\Mux33~9_combout\ & ((!\LessThan3~5_cout\) # (!\Mux41~9_combout\))) # (!\Mux33~9_combout\ & (!\Mux41~9_combout\ & !\LessThan3~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux41~9_combout\,
	datad => VCC,
	cin => \LessThan3~5_cout\,
	cout => \LessThan3~7_cout\);

-- Location: LCCOMB_X11_Y13_N8
\LessThan3~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan3~9_cout\ = CARRY((\Mux32~9_combout\ & (\Mux40~9_combout\ & !\LessThan3~7_cout\)) # (!\Mux32~9_combout\ & ((\Mux40~9_combout\) # (!\LessThan3~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~9_combout\,
	datab => \Mux40~9_combout\,
	datad => VCC,
	cin => \LessThan3~7_cout\,
	cout => \LessThan3~9_cout\);

-- Location: LCCOMB_X11_Y13_N10
\LessThan3~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan3~11_cout\ = CARRY((\Mux31~9_combout\ & ((!\LessThan3~9_cout\) # (!\Mux39~9_combout\))) # (!\Mux31~9_combout\ & (!\Mux39~9_combout\ & !\LessThan3~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~9_combout\,
	datab => \Mux39~9_combout\,
	datad => VCC,
	cin => \LessThan3~9_cout\,
	cout => \LessThan3~11_cout\);

-- Location: LCCOMB_X11_Y13_N12
\LessThan3~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan3~13_cout\ = CARRY((\Mux30~9_combout\ & (\Mux38~9_combout\ & !\LessThan3~11_cout\)) # (!\Mux30~9_combout\ & ((\Mux38~9_combout\) # (!\LessThan3~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux30~9_combout\,
	datab => \Mux38~9_combout\,
	datad => VCC,
	cin => \LessThan3~11_cout\,
	cout => \LessThan3~13_cout\);

-- Location: LCCOMB_X11_Y13_N14
\LessThan3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan3~14_combout\ = (\Mux29~9_combout\ & (\LessThan3~13_cout\ & \Mux37~9_combout\)) # (!\Mux29~9_combout\ & ((\LessThan3~13_cout\) # (\Mux37~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux29~9_combout\,
	datad => \Mux37~9_combout\,
	cin => \LessThan3~13_cout\,
	combout => \LessThan3~14_combout\);

-- Location: LCCOMB_X10_Y13_N10
\regs_generic~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~302_combout\ = (\Equal31~0_combout\ & ((current_opcode(1) & (!\LessThan4~14_combout\)) # (!current_opcode(1) & ((!\LessThan3~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan4~14_combout\,
	datab => \Equal31~0_combout\,
	datac => \LessThan3~14_combout\,
	datad => current_opcode(1),
	combout => \regs_generic~302_combout\);

-- Location: LCCOMB_X10_Y13_N2
\regs_generic~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~300_combout\ = (current_opcode(3) & ((current_opcode(0)) # ((!current_opcode(2)) # (!current_opcode(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(0),
	datab => current_opcode(1),
	datac => current_opcode(2),
	datad => current_opcode(3),
	combout => \regs_generic~300_combout\);

-- Location: LCCOMB_X10_Y13_N0
\regs_generic~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~301_combout\ = (\regs_generic[15][0]~q\ & ((\regs_generic~300_combout\) # ((\regs_generic~135_combout\ & !\Decoder0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~135_combout\,
	datab => \regs_generic~300_combout\,
	datac => \Decoder0~15_combout\,
	datad => \regs_generic[15][0]~q\,
	combout => \regs_generic~301_combout\);

-- Location: LCCOMB_X6_Y9_N12
\Add8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add8~1_cout\ = CARRY((\Mux44~9_combout\ & \Mux36~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux44~9_combout\,
	datab => \Mux36~9_combout\,
	datad => VCC,
	cout => \Add8~1_cout\);

-- Location: LCCOMB_X6_Y9_N14
\Add8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add8~3_cout\ = CARRY((\Mux35~9_combout\ & (!\Mux43~9_combout\ & !\Add8~1_cout\)) # (!\Mux35~9_combout\ & ((!\Add8~1_cout\) # (!\Mux43~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux35~9_combout\,
	datab => \Mux43~9_combout\,
	datad => VCC,
	cin => \Add8~1_cout\,
	cout => \Add8~3_cout\);

-- Location: LCCOMB_X6_Y9_N16
\Add8~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add8~5_cout\ = CARRY((\Mux34~9_combout\ & ((\Mux42~9_combout\) # (!\Add8~3_cout\))) # (!\Mux34~9_combout\ & (\Mux42~9_combout\ & !\Add8~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datab => \Mux42~9_combout\,
	datad => VCC,
	cin => \Add8~3_cout\,
	cout => \Add8~5_cout\);

-- Location: LCCOMB_X6_Y9_N18
\Add8~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add8~7_cout\ = CARRY((\Mux41~9_combout\ & (!\Mux33~9_combout\ & !\Add8~5_cout\)) # (!\Mux41~9_combout\ & ((!\Add8~5_cout\) # (!\Mux33~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux41~9_combout\,
	datab => \Mux33~9_combout\,
	datad => VCC,
	cin => \Add8~5_cout\,
	cout => \Add8~7_cout\);

-- Location: LCCOMB_X6_Y9_N20
\Add8~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add8~9_cout\ = CARRY((\Mux32~9_combout\ & ((\Mux40~9_combout\) # (!\Add8~7_cout\))) # (!\Mux32~9_combout\ & (\Mux40~9_combout\ & !\Add8~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~9_combout\,
	datab => \Mux40~9_combout\,
	datad => VCC,
	cin => \Add8~7_cout\,
	cout => \Add8~9_cout\);

-- Location: LCCOMB_X6_Y9_N22
\Add8~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add8~11_cout\ = CARRY((\Mux31~9_combout\ & (!\Mux39~9_combout\ & !\Add8~9_cout\)) # (!\Mux31~9_combout\ & ((!\Add8~9_cout\) # (!\Mux39~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~9_combout\,
	datab => \Mux39~9_combout\,
	datad => VCC,
	cin => \Add8~9_cout\,
	cout => \Add8~11_cout\);

-- Location: LCCOMB_X6_Y9_N24
\Add8~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add8~13_cout\ = CARRY((\Mux30~9_combout\ & ((\Mux38~9_combout\) # (!\Add8~11_cout\))) # (!\Mux30~9_combout\ & (\Mux38~9_combout\ & !\Add8~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux30~9_combout\,
	datab => \Mux38~9_combout\,
	datad => VCC,
	cin => \Add8~11_cout\,
	cout => \Add8~13_cout\);

-- Location: LCCOMB_X6_Y9_N26
\Add8~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add8~15_cout\ = CARRY((\Mux37~9_combout\ & (!\Mux29~9_combout\ & !\Add8~13_cout\)) # (!\Mux37~9_combout\ & ((!\Add8~13_cout\) # (!\Mux29~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux37~9_combout\,
	datab => \Mux29~9_combout\,
	datad => VCC,
	cin => \Add8~13_cout\,
	cout => \Add8~15_cout\);

-- Location: LCCOMB_X6_Y9_N28
\Add8~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add8~16_combout\ = !\Add8~15_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add8~15_cout\,
	combout => \Add8~16_combout\);

-- Location: LCCOMB_X6_Y11_N24
\regs_generic~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~304_combout\ = (\Mux29~9_combout\ & ((\Equal21~0_combout\) # ((\regs_generic~303_combout\ & \Add8~16_combout\)))) # (!\Mux29~9_combout\ & (\regs_generic~303_combout\ & (\Add8~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux29~9_combout\,
	datab => \regs_generic~303_combout\,
	datac => \Add8~16_combout\,
	datad => \Equal21~0_combout\,
	combout => \regs_generic~304_combout\);

-- Location: LCCOMB_X10_Y13_N24
\regs_generic~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~305_combout\ = (\regs_generic~304_combout\) # ((\Mux44~9_combout\ & (\Decoder0~15_combout\ & \regs_generic~135_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux44~9_combout\,
	datab => \regs_generic~304_combout\,
	datac => \Decoder0~15_combout\,
	datad => \regs_generic~135_combout\,
	combout => \regs_generic~305_combout\);

-- Location: LCCOMB_X10_Y13_N14
\regs_generic~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~306_combout\ = (current_opcode(13) & ((\regs_generic~302_combout\) # ((\regs_generic~301_combout\) # (\regs_generic~305_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~302_combout\,
	datab => \regs_generic~301_combout\,
	datac => current_opcode(13),
	datad => \regs_generic~305_combout\,
	combout => \regs_generic~306_combout\);

-- Location: LCCOMB_X10_Y13_N12
\regs_generic~307\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~307_combout\ = (current_opcode(13) & (\regs_generic~306_combout\ & (current_opcode(12)))) # (!current_opcode(13) & (!current_opcode(12) & ((\regs_generic~306_combout\) # (\regs_generic~296_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(13),
	datab => \regs_generic~306_combout\,
	datac => current_opcode(12),
	datad => \regs_generic~296_combout\,
	combout => \regs_generic~307_combout\);

-- Location: LCCOMB_X10_Y13_N26
\regs_generic~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~308_combout\ = (\regs_generic~307_combout\) # ((\regs_generic[15][0]~q\ & (current_opcode(13) $ (current_opcode(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(13),
	datab => \regs_generic[15][0]~q\,
	datac => current_opcode(12),
	datad => \regs_generic~307_combout\,
	combout => \regs_generic~308_combout\);

-- Location: LCCOMB_X10_Y13_N16
\regs_generic~309\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~309_combout\ = (current_opcode(14) & (((current_opcode(15))))) # (!current_opcode(14) & ((current_opcode(15) & ((\regs_generic~308_combout\))) # (!current_opcode(15) & (\regs_generic~296_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(14),
	datab => \regs_generic~296_combout\,
	datac => \regs_generic~308_combout\,
	datad => current_opcode(15),
	combout => \regs_generic~309_combout\);

-- Location: LCCOMB_X10_Y13_N30
\regs_generic~312\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~312_combout\ = (current_opcode(14) & ((\regs_generic~309_combout\ & ((\regs_generic~311_combout\))) # (!\regs_generic~309_combout\ & (\regs_generic~299_combout\)))) # (!current_opcode(14) & (((\regs_generic~309_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(14),
	datab => \regs_generic~299_combout\,
	datac => \regs_generic~311_combout\,
	datad => \regs_generic~309_combout\,
	combout => \regs_generic~312_combout\);

-- Location: LCCOMB_X16_Y10_N2
\Selector141~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector141~0_combout\ = (\currentState.TState_LoadReg_Store~q\ & ((!\Decoder9~15_combout\))) # (!\currentState.TState_LoadReg_Store~q\ & (!\currentState.TState_Fetch_ParseAndInitOpcode~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \currentState.TState_LoadReg_Store~q\,
	datac => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	datad => \Decoder9~15_combout\,
	combout => \Selector141~0_combout\);

-- Location: LCCOMB_X16_Y10_N28
\Selector141~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector141~1_combout\ = (\regs_generic[15][0]~q\ & ((\Selector141~0_combout\) # ((!\regs_generic~50_combout\ & \currentState.TState_Fetch_ParseAndInitOpcode~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~50_combout\,
	datab => \regs_generic[15][0]~q\,
	datac => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	datad => \Selector141~0_combout\,
	combout => \Selector141~1_combout\);

-- Location: LCCOMB_X22_Y11_N0
\Selector141~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector141~2_combout\ = (\currentState.TState_LoadReg_Store~q\ & (\e_ram|altsyncram_component|auto_generated|q_a\(0) & \Decoder9~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_LoadReg_Store~q\,
	datab => \e_ram|altsyncram_component|auto_generated|q_a\(0),
	datad => \Decoder9~15_combout\,
	combout => \Selector141~2_combout\);

-- Location: LCCOMB_X19_Y12_N0
\Add25~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add25~2_combout\ = \Mux31~9_combout\ $ (((\Mux33~9_combout\ & (\Mux32~9_combout\ & \Mux34~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux32~9_combout\,
	datac => \Mux34~9_combout\,
	datad => \Mux31~9_combout\,
	combout => \Add25~2_combout\);

-- Location: LCCOMB_X28_Y14_N18
\Add25~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add25~1_combout\ = \Mux33~9_combout\ $ (\Mux34~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux33~9_combout\,
	datac => \Mux34~9_combout\,
	combout => \Add25~1_combout\);

-- Location: LCCOMB_X28_Y14_N28
\Add25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add25~0_combout\ = \Mux32~9_combout\ $ (((\Mux33~9_combout\ & \Mux34~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux33~9_combout\,
	datac => \Mux34~9_combout\,
	datad => \Mux32~9_combout\,
	combout => \Add25~0_combout\);

-- Location: LCCOMB_X18_Y7_N12
\Decoder1~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~116_combout\ = (\Mux36~9_combout\ & (!\Mux35~9_combout\ & (!\Mux34~9_combout\ & !\Mux33~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datab => \Mux35~9_combout\,
	datac => \Mux34~9_combout\,
	datad => \Mux33~9_combout\,
	combout => \Decoder1~116_combout\);

-- Location: LCCOMB_X26_Y14_N10
\Decoder1~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~156_combout\ = (!\Mux31~9_combout\ & (!\Mux32~9_combout\ & \Decoder1~116_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~9_combout\,
	datac => \Mux32~9_combout\,
	datad => \Decoder1~116_combout\,
	combout => \Decoder1~156_combout\);

-- Location: LCCOMB_X19_Y6_N2
\Decoder1~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~127_combout\ = (\Mux35~9_combout\ & (\Mux33~9_combout\ & (\Mux36~9_combout\ & \Mux34~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux35~9_combout\,
	datab => \Mux33~9_combout\,
	datac => \Mux36~9_combout\,
	datad => \Mux34~9_combout\,
	combout => \Decoder1~127_combout\);

-- Location: LCCOMB_X22_Y6_N2
\Decoder1~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~133_combout\ = (\Mux32~9_combout\ & (\Decoder1~127_combout\ & !\Mux31~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~9_combout\,
	datac => \Decoder1~127_combout\,
	datad => \Mux31~9_combout\,
	combout => \Decoder1~133_combout\);

-- Location: LCCOMB_X19_Y10_N8
\Decoder1~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~128_combout\ = (!\Mux32~9_combout\ & \Mux31~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~9_combout\,
	datac => \Mux31~9_combout\,
	combout => \Decoder1~128_combout\);

-- Location: LCCOMB_X7_Y18_N0
\Add34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add34~0_combout\ = draw_counter(0) $ (VCC)
-- \Add34~1\ = CARRY(draw_counter(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => draw_counter(0),
	datad => VCC,
	combout => \Add34~0_combout\,
	cout => \Add34~1\);

-- Location: LCCOMB_X8_Y18_N14
\Selector293~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector293~0_combout\ = (\currentState.TState_Draw_Increment~q\ & \Add34~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \currentState.TState_Draw_Increment~q\,
	datac => \Add34~0_combout\,
	combout => \Selector293~0_combout\);

-- Location: FF_X8_Y18_N15
\draw_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector293~0_combout\,
	ena => \draw_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => draw_counter(0));

-- Location: LCCOMB_X7_Y11_N18
\vram_a_addr[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_addr[0]~5_combout\ = (\Mux44~9_combout\ & (draw_counter(0) $ (VCC))) # (!\Mux44~9_combout\ & (draw_counter(0) & VCC))
-- \vram_a_addr[0]~6\ = CARRY((\Mux44~9_combout\ & draw_counter(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux44~9_combout\,
	datab => draw_counter(0),
	datad => VCC,
	combout => \vram_a_addr[0]~5_combout\,
	cout => \vram_a_addr[0]~6\);

-- Location: LCCOMB_X7_Y11_N30
\vram_a_addr[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_addr[0]~7_combout\ = (\logic~42_combout\ & ((\currentState.TState_Cls~q\) # (\currentState.TState_Draw_ReadLine~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic~42_combout\,
	datab => \currentState.TState_Cls~q\,
	datad => \currentState.TState_Draw_ReadLine~q\,
	combout => \vram_a_addr[0]~7_combout\);

-- Location: FF_X7_Y11_N19
\vram_a_addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_addr[0]~5_combout\,
	asdata => cls_counter(0),
	sload => \ALT_INV_currentState.TState_Draw_ReadLine~q\,
	ena => \vram_a_addr[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_addr(0));

-- Location: LCCOMB_X7_Y18_N2
\Add34~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add34~2_combout\ = (draw_counter(1) & (!\Add34~1\)) # (!draw_counter(1) & ((\Add34~1\) # (GND)))
-- \Add34~3\ = CARRY((!\Add34~1\) # (!draw_counter(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => draw_counter(1),
	datad => VCC,
	cin => \Add34~1\,
	combout => \Add34~2_combout\,
	cout => \Add34~3\);

-- Location: LCCOMB_X8_Y18_N30
\Selector292~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector292~0_combout\ = (\Add34~2_combout\ & \currentState.TState_Draw_Increment~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add34~2_combout\,
	datac => \currentState.TState_Draw_Increment~q\,
	combout => \Selector292~0_combout\);

-- Location: FF_X7_Y18_N5
\draw_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Selector292~0_combout\,
	sload => VCC,
	ena => \draw_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => draw_counter(1));

-- Location: LCCOMB_X7_Y11_N20
\vram_a_addr[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_addr[1]~8_combout\ = (\Mux43~9_combout\ & ((draw_counter(1) & (\vram_a_addr[0]~6\ & VCC)) # (!draw_counter(1) & (!\vram_a_addr[0]~6\)))) # (!\Mux43~9_combout\ & ((draw_counter(1) & (!\vram_a_addr[0]~6\)) # (!draw_counter(1) & ((\vram_a_addr[0]~6\) 
-- # (GND)))))
-- \vram_a_addr[1]~9\ = CARRY((\Mux43~9_combout\ & (!draw_counter(1) & !\vram_a_addr[0]~6\)) # (!\Mux43~9_combout\ & ((!\vram_a_addr[0]~6\) # (!draw_counter(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux43~9_combout\,
	datab => draw_counter(1),
	datad => VCC,
	cin => \vram_a_addr[0]~6\,
	combout => \vram_a_addr[1]~8_combout\,
	cout => \vram_a_addr[1]~9\);

-- Location: FF_X7_Y11_N21
\vram_a_addr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_addr[1]~8_combout\,
	asdata => cls_counter(1),
	sload => \ALT_INV_currentState.TState_Draw_ReadLine~q\,
	ena => \vram_a_addr[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_addr(1));

-- Location: LCCOMB_X7_Y18_N4
\Add34~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add34~4_combout\ = (draw_counter(2) & (\Add34~3\ $ (GND))) # (!draw_counter(2) & (!\Add34~3\ & VCC))
-- \Add34~5\ = CARRY((draw_counter(2) & !\Add34~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => draw_counter(2),
	datad => VCC,
	cin => \Add34~3\,
	combout => \Add34~4_combout\,
	cout => \Add34~5\);

-- Location: LCCOMB_X8_Y18_N20
\Selector291~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector291~0_combout\ = (\currentState.TState_Draw_Increment~q\ & \Add34~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \currentState.TState_Draw_Increment~q\,
	datac => \Add34~4_combout\,
	combout => \Selector291~0_combout\);

-- Location: FF_X7_Y18_N3
\draw_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Selector291~0_combout\,
	sload => VCC,
	ena => \draw_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => draw_counter(2));

-- Location: LCCOMB_X7_Y11_N22
\vram_a_addr[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_addr[2]~10_combout\ = ((\Mux42~9_combout\ $ (draw_counter(2) $ (!\vram_a_addr[1]~9\)))) # (GND)
-- \vram_a_addr[2]~11\ = CARRY((\Mux42~9_combout\ & ((draw_counter(2)) # (!\vram_a_addr[1]~9\))) # (!\Mux42~9_combout\ & (draw_counter(2) & !\vram_a_addr[1]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux42~9_combout\,
	datab => draw_counter(2),
	datad => VCC,
	cin => \vram_a_addr[1]~9\,
	combout => \vram_a_addr[2]~10_combout\,
	cout => \vram_a_addr[2]~11\);

-- Location: FF_X7_Y11_N23
\vram_a_addr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_addr[2]~10_combout\,
	asdata => cls_counter(2),
	sload => \ALT_INV_currentState.TState_Draw_ReadLine~q\,
	ena => \vram_a_addr[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_addr(2));

-- Location: LCCOMB_X7_Y18_N6
\Add34~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add34~6_combout\ = (draw_counter(3) & (!\Add34~5\)) # (!draw_counter(3) & ((\Add34~5\) # (GND)))
-- \Add34~7\ = CARRY((!\Add34~5\) # (!draw_counter(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => draw_counter(3),
	datad => VCC,
	cin => \Add34~5\,
	combout => \Add34~6_combout\,
	cout => \Add34~7\);

-- Location: LCCOMB_X8_Y17_N14
\Selector290~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector290~0_combout\ = (\Add34~6_combout\ & \currentState.TState_Draw_Increment~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add34~6_combout\,
	datad => \currentState.TState_Draw_Increment~q\,
	combout => \Selector290~0_combout\);

-- Location: FF_X7_Y17_N21
\draw_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Selector290~0_combout\,
	sload => VCC,
	ena => \draw_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => draw_counter(3));

-- Location: LCCOMB_X7_Y11_N24
\vram_a_addr[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_addr[3]~12_combout\ = (\Mux41~9_combout\ & ((draw_counter(3) & (\vram_a_addr[2]~11\ & VCC)) # (!draw_counter(3) & (!\vram_a_addr[2]~11\)))) # (!\Mux41~9_combout\ & ((draw_counter(3) & (!\vram_a_addr[2]~11\)) # (!draw_counter(3) & 
-- ((\vram_a_addr[2]~11\) # (GND)))))
-- \vram_a_addr[3]~13\ = CARRY((\Mux41~9_combout\ & (!draw_counter(3) & !\vram_a_addr[2]~11\)) # (!\Mux41~9_combout\ & ((!\vram_a_addr[2]~11\) # (!draw_counter(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux41~9_combout\,
	datab => draw_counter(3),
	datad => VCC,
	cin => \vram_a_addr[2]~11\,
	combout => \vram_a_addr[3]~12_combout\,
	cout => \vram_a_addr[3]~13\);

-- Location: FF_X7_Y11_N25
\vram_a_addr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_addr[3]~12_combout\,
	asdata => cls_counter(3),
	sload => \ALT_INV_currentState.TState_Draw_ReadLine~q\,
	ena => \vram_a_addr[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_addr(3));

-- Location: LCCOMB_X7_Y18_N8
\Add34~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add34~8_combout\ = (draw_counter(4) & (\Add34~7\ $ (GND))) # (!draw_counter(4) & (!\Add34~7\ & VCC))
-- \Add34~9\ = CARRY((draw_counter(4) & !\Add34~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => draw_counter(4),
	datad => VCC,
	cin => \Add34~7\,
	combout => \Add34~8_combout\,
	cout => \Add34~9\);

-- Location: LCCOMB_X8_Y19_N6
\Selector289~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector289~0_combout\ = (\Add34~8_combout\ & \currentState.TState_Draw_Increment~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add34~8_combout\,
	datad => \currentState.TState_Draw_Increment~q\,
	combout => \Selector289~0_combout\);

-- Location: FF_X8_Y19_N7
\draw_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector289~0_combout\,
	ena => \draw_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => draw_counter(4));

-- Location: LCCOMB_X7_Y11_N26
\vram_a_addr[4]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_addr[4]~14_combout\ = \Mux40~9_combout\ $ (\vram_a_addr[3]~13\ $ (!draw_counter(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mux40~9_combout\,
	datad => draw_counter(4),
	cin => \vram_a_addr[3]~13\,
	combout => \vram_a_addr[4]~14_combout\);

-- Location: FF_X7_Y11_N27
\vram_a_addr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_addr[4]~14_combout\,
	asdata => cls_counter(4),
	sload => \ALT_INV_currentState.TState_Draw_ReadLine~q\,
	ena => \vram_a_addr[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_addr(4));

-- Location: LCCOMB_X29_Y8_N24
\~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X33_Y12_N18
\e_vgaController|e_clockDivider|clock~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_vgaController|e_clockDivider|clock~0_combout\ = !\e_vgaController|e_clockDivider|clock~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \e_vgaController|e_clockDivider|clock~q\,
	combout => \e_vgaController|e_clockDivider|clock~0_combout\);

-- Location: LCCOMB_X33_Y12_N2
\e_vgaController|e_clockDivider|clock~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_vgaController|e_clockDivider|clock~feeder_combout\ = \e_vgaController|e_clockDivider|clock~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \e_vgaController|e_clockDivider|clock~0_combout\,
	combout => \e_vgaController|e_clockDivider|clock~feeder_combout\);

-- Location: FF_X33_Y12_N3
\e_vgaController|e_clockDivider|clock\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \e_vgaController|e_clockDivider|clock~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \e_vgaController|e_clockDivider|clock~q\);

-- Location: CLKCTRL_G7
\e_vgaController|e_clockDivider|clock~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \e_vgaController|e_clockDivider|clock~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \e_vgaController|e_clockDivider|clock~clkctrl_outclk\);

-- Location: LCCOMB_X30_Y12_N10
\e_vgaController|vCounter[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_vgaController|vCounter[0]~10_combout\ = \e_vgaController|vCounter\(0) $ (VCC)
-- \e_vgaController|vCounter[0]~11\ = CARRY(\e_vgaController|vCounter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vgaController|vCounter\(0),
	datad => VCC,
	combout => \e_vgaController|vCounter[0]~10_combout\,
	cout => \e_vgaController|vCounter[0]~11\);

-- Location: LCCOMB_X30_Y12_N0
\e_vgaController|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_vgaController|LessThan2~0_combout\ = ((!\e_vgaController|vCounter\(2) & ((!\e_vgaController|vCounter\(0)) # (!\e_vgaController|vCounter\(1))))) # (!\e_vgaController|vCounter\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vgaController|vCounter\(1),
	datab => \e_vgaController|vCounter\(3),
	datac => \e_vgaController|vCounter\(2),
	datad => \e_vgaController|vCounter\(0),
	combout => \e_vgaController|LessThan2~0_combout\);

-- Location: LCCOMB_X30_Y12_N6
\e_vgaController|LessThan9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_vgaController|LessThan9~0_combout\ = (!\e_vgaController|vCounter\(8) & (!\e_vgaController|vCounter\(5) & (!\e_vgaController|vCounter\(6) & !\e_vgaController|vCounter\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vgaController|vCounter\(8),
	datab => \e_vgaController|vCounter\(5),
	datac => \e_vgaController|vCounter\(6),
	datad => \e_vgaController|vCounter\(7),
	combout => \e_vgaController|LessThan9~0_combout\);

-- Location: LCCOMB_X31_Y12_N6
\e_vgaController|LessThan9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_vgaController|LessThan9~1_combout\ = (\e_vgaController|vCounter\(9) & (((\e_vgaController|vCounter\(4)) # (!\e_vgaController|LessThan9~0_combout\)) # (!\e_vgaController|LessThan2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vgaController|LessThan2~0_combout\,
	datab => \e_vgaController|vCounter\(4),
	datac => \e_vgaController|LessThan9~0_combout\,
	datad => \e_vgaController|vCounter\(9),
	combout => \e_vgaController|LessThan9~1_combout\);

-- Location: LCCOMB_X30_Y10_N8
\e_vgaController|hCounter[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_vgaController|hCounter[0]~10_combout\ = \e_vgaController|hCounter\(0) $ (VCC)
-- \e_vgaController|hCounter[0]~11\ = CARRY(\e_vgaController|hCounter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vgaController|hCounter\(0),
	datad => VCC,
	combout => \e_vgaController|hCounter[0]~10_combout\,
	cout => \e_vgaController|hCounter[0]~11\);

-- Location: FF_X30_Y10_N9
\e_vgaController|hCounter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \e_vgaController|e_clockDivider|clock~clkctrl_outclk\,
	d => \e_vgaController|hCounter[0]~10_combout\,
	sclr => \e_vgaController|LessThan8~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \e_vgaController|hCounter\(0));

-- Location: LCCOMB_X30_Y10_N10
\e_vgaController|hCounter[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_vgaController|hCounter[1]~12_combout\ = (\e_vgaController|hCounter\(1) & (!\e_vgaController|hCounter[0]~11\)) # (!\e_vgaController|hCounter\(1) & ((\e_vgaController|hCounter[0]~11\) # (GND)))
-- \e_vgaController|hCounter[1]~13\ = CARRY((!\e_vgaController|hCounter[0]~11\) # (!\e_vgaController|hCounter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \e_vgaController|hCounter\(1),
	datad => VCC,
	cin => \e_vgaController|hCounter[0]~11\,
	combout => \e_vgaController|hCounter[1]~12_combout\,
	cout => \e_vgaController|hCounter[1]~13\);

-- Location: FF_X30_Y10_N11
\e_vgaController|hCounter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \e_vgaController|e_clockDivider|clock~clkctrl_outclk\,
	d => \e_vgaController|hCounter[1]~12_combout\,
	sclr => \e_vgaController|LessThan8~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \e_vgaController|hCounter\(1));

-- Location: LCCOMB_X30_Y10_N12
\e_vgaController|hCounter[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_vgaController|hCounter[2]~14_combout\ = (\e_vgaController|hCounter\(2) & (\e_vgaController|hCounter[1]~13\ $ (GND))) # (!\e_vgaController|hCounter\(2) & (!\e_vgaController|hCounter[1]~13\ & VCC))
-- \e_vgaController|hCounter[2]~15\ = CARRY((\e_vgaController|hCounter\(2) & !\e_vgaController|hCounter[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \e_vgaController|hCounter\(2),
	datad => VCC,
	cin => \e_vgaController|hCounter[1]~13\,
	combout => \e_vgaController|hCounter[2]~14_combout\,
	cout => \e_vgaController|hCounter[2]~15\);

-- Location: FF_X30_Y10_N13
\e_vgaController|hCounter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \e_vgaController|e_clockDivider|clock~clkctrl_outclk\,
	d => \e_vgaController|hCounter[2]~14_combout\,
	sclr => \e_vgaController|LessThan8~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \e_vgaController|hCounter\(2));

-- Location: LCCOMB_X30_Y10_N14
\e_vgaController|hCounter[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_vgaController|hCounter[3]~16_combout\ = (\e_vgaController|hCounter\(3) & (!\e_vgaController|hCounter[2]~15\)) # (!\e_vgaController|hCounter\(3) & ((\e_vgaController|hCounter[2]~15\) # (GND)))
-- \e_vgaController|hCounter[3]~17\ = CARRY((!\e_vgaController|hCounter[2]~15\) # (!\e_vgaController|hCounter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \e_vgaController|hCounter\(3),
	datad => VCC,
	cin => \e_vgaController|hCounter[2]~15\,
	combout => \e_vgaController|hCounter[3]~16_combout\,
	cout => \e_vgaController|hCounter[3]~17\);

-- Location: FF_X30_Y10_N15
\e_vgaController|hCounter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \e_vgaController|e_clockDivider|clock~clkctrl_outclk\,
	d => \e_vgaController|hCounter[3]~16_combout\,
	sclr => \e_vgaController|LessThan8~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \e_vgaController|hCounter\(3));

-- Location: LCCOMB_X30_Y10_N16
\e_vgaController|hCounter[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_vgaController|hCounter[4]~18_combout\ = (\e_vgaController|hCounter\(4) & (\e_vgaController|hCounter[3]~17\ $ (GND))) # (!\e_vgaController|hCounter\(4) & (!\e_vgaController|hCounter[3]~17\ & VCC))
-- \e_vgaController|hCounter[4]~19\ = CARRY((\e_vgaController|hCounter\(4) & !\e_vgaController|hCounter[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \e_vgaController|hCounter\(4),
	datad => VCC,
	cin => \e_vgaController|hCounter[3]~17\,
	combout => \e_vgaController|hCounter[4]~18_combout\,
	cout => \e_vgaController|hCounter[4]~19\);

-- Location: FF_X30_Y10_N17
\e_vgaController|hCounter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \e_vgaController|e_clockDivider|clock~clkctrl_outclk\,
	d => \e_vgaController|hCounter[4]~18_combout\,
	sclr => \e_vgaController|LessThan8~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \e_vgaController|hCounter\(4));

-- Location: LCCOMB_X30_Y10_N18
\e_vgaController|hCounter[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_vgaController|hCounter[5]~20_combout\ = (\e_vgaController|hCounter\(5) & (!\e_vgaController|hCounter[4]~19\)) # (!\e_vgaController|hCounter\(5) & ((\e_vgaController|hCounter[4]~19\) # (GND)))
-- \e_vgaController|hCounter[5]~21\ = CARRY((!\e_vgaController|hCounter[4]~19\) # (!\e_vgaController|hCounter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \e_vgaController|hCounter\(5),
	datad => VCC,
	cin => \e_vgaController|hCounter[4]~19\,
	combout => \e_vgaController|hCounter[5]~20_combout\,
	cout => \e_vgaController|hCounter[5]~21\);

-- Location: FF_X30_Y10_N19
\e_vgaController|hCounter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \e_vgaController|e_clockDivider|clock~clkctrl_outclk\,
	d => \e_vgaController|hCounter[5]~20_combout\,
	sclr => \e_vgaController|LessThan8~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \e_vgaController|hCounter\(5));

-- Location: LCCOMB_X30_Y10_N20
\e_vgaController|hCounter[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_vgaController|hCounter[6]~22_combout\ = (\e_vgaController|hCounter\(6) & (\e_vgaController|hCounter[5]~21\ $ (GND))) # (!\e_vgaController|hCounter\(6) & (!\e_vgaController|hCounter[5]~21\ & VCC))
-- \e_vgaController|hCounter[6]~23\ = CARRY((\e_vgaController|hCounter\(6) & !\e_vgaController|hCounter[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \e_vgaController|hCounter\(6),
	datad => VCC,
	cin => \e_vgaController|hCounter[5]~21\,
	combout => \e_vgaController|hCounter[6]~22_combout\,
	cout => \e_vgaController|hCounter[6]~23\);

-- Location: FF_X30_Y10_N21
\e_vgaController|hCounter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \e_vgaController|e_clockDivider|clock~clkctrl_outclk\,
	d => \e_vgaController|hCounter[6]~22_combout\,
	sclr => \e_vgaController|LessThan8~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \e_vgaController|hCounter\(6));

-- Location: LCCOMB_X30_Y10_N22
\e_vgaController|hCounter[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_vgaController|hCounter[7]~24_combout\ = (\e_vgaController|hCounter\(7) & (!\e_vgaController|hCounter[6]~23\)) # (!\e_vgaController|hCounter\(7) & ((\e_vgaController|hCounter[6]~23\) # (GND)))
-- \e_vgaController|hCounter[7]~25\ = CARRY((!\e_vgaController|hCounter[6]~23\) # (!\e_vgaController|hCounter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \e_vgaController|hCounter\(7),
	datad => VCC,
	cin => \e_vgaController|hCounter[6]~23\,
	combout => \e_vgaController|hCounter[7]~24_combout\,
	cout => \e_vgaController|hCounter[7]~25\);

-- Location: FF_X30_Y10_N23
\e_vgaController|hCounter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \e_vgaController|e_clockDivider|clock~clkctrl_outclk\,
	d => \e_vgaController|hCounter[7]~24_combout\,
	sclr => \e_vgaController|LessThan8~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \e_vgaController|hCounter\(7));

-- Location: LCCOMB_X30_Y10_N24
\e_vgaController|hCounter[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_vgaController|hCounter[8]~26_combout\ = (\e_vgaController|hCounter\(8) & (\e_vgaController|hCounter[7]~25\ $ (GND))) # (!\e_vgaController|hCounter\(8) & (!\e_vgaController|hCounter[7]~25\ & VCC))
-- \e_vgaController|hCounter[8]~27\ = CARRY((\e_vgaController|hCounter\(8) & !\e_vgaController|hCounter[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \e_vgaController|hCounter\(8),
	datad => VCC,
	cin => \e_vgaController|hCounter[7]~25\,
	combout => \e_vgaController|hCounter[8]~26_combout\,
	cout => \e_vgaController|hCounter[8]~27\);

-- Location: FF_X30_Y10_N25
\e_vgaController|hCounter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \e_vgaController|e_clockDivider|clock~clkctrl_outclk\,
	d => \e_vgaController|hCounter[8]~26_combout\,
	sclr => \e_vgaController|LessThan8~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \e_vgaController|hCounter\(8));

-- Location: LCCOMB_X30_Y10_N26
\e_vgaController|hCounter[9]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_vgaController|hCounter[9]~28_combout\ = \e_vgaController|hCounter\(9) $ (\e_vgaController|hCounter[8]~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \e_vgaController|hCounter\(9),
	cin => \e_vgaController|hCounter[8]~27\,
	combout => \e_vgaController|hCounter[9]~28_combout\);

-- Location: FF_X30_Y10_N27
\e_vgaController|hCounter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \e_vgaController|e_clockDivider|clock~clkctrl_outclk\,
	d => \e_vgaController|hCounter[9]~28_combout\,
	sclr => \e_vgaController|LessThan8~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \e_vgaController|hCounter\(9));

-- Location: LCCOMB_X30_Y10_N6
\e_vgaController|LessThan8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_vgaController|LessThan8~0_combout\ = (((!\e_vgaController|hCounter\(2)) # (!\e_vgaController|hCounter\(0))) # (!\e_vgaController|hCounter\(4))) # (!\e_vgaController|hCounter\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vgaController|hCounter\(1),
	datab => \e_vgaController|hCounter\(4),
	datac => \e_vgaController|hCounter\(0),
	datad => \e_vgaController|hCounter\(2),
	combout => \e_vgaController|LessThan8~0_combout\);

-- Location: LCCOMB_X30_Y10_N28
\e_vgaController|LessThan8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_vgaController|LessThan8~1_combout\ = (\e_vgaController|hCounter\(7)) # ((\e_vgaController|hCounter\(5)) # ((\e_vgaController|hCounter\(3) & !\e_vgaController|LessThan8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vgaController|hCounter\(7),
	datab => \e_vgaController|hCounter\(5),
	datac => \e_vgaController|hCounter\(3),
	datad => \e_vgaController|LessThan8~0_combout\,
	combout => \e_vgaController|LessThan8~1_combout\);

-- Location: LCCOMB_X30_Y10_N2
\e_vgaController|LessThan8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_vgaController|LessThan8~2_combout\ = (\e_vgaController|hCounter\(9) & (\e_vgaController|hCounter\(8) & ((\e_vgaController|hCounter\(6)) # (\e_vgaController|LessThan8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vgaController|hCounter\(9),
	datab => \e_vgaController|hCounter\(8),
	datac => \e_vgaController|hCounter\(6),
	datad => \e_vgaController|LessThan8~1_combout\,
	combout => \e_vgaController|LessThan8~2_combout\);

-- Location: FF_X30_Y12_N11
\e_vgaController|vCounter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \e_vgaController|e_clockDivider|clock~clkctrl_outclk\,
	d => \e_vgaController|vCounter[0]~10_combout\,
	sclr => \e_vgaController|LessThan9~1_combout\,
	ena => \e_vgaController|LessThan8~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \e_vgaController|vCounter\(0));

-- Location: LCCOMB_X30_Y12_N12
\e_vgaController|vCounter[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_vgaController|vCounter[1]~12_combout\ = (\e_vgaController|vCounter\(1) & (!\e_vgaController|vCounter[0]~11\)) # (!\e_vgaController|vCounter\(1) & ((\e_vgaController|vCounter[0]~11\) # (GND)))
-- \e_vgaController|vCounter[1]~13\ = CARRY((!\e_vgaController|vCounter[0]~11\) # (!\e_vgaController|vCounter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \e_vgaController|vCounter\(1),
	datad => VCC,
	cin => \e_vgaController|vCounter[0]~11\,
	combout => \e_vgaController|vCounter[1]~12_combout\,
	cout => \e_vgaController|vCounter[1]~13\);

-- Location: FF_X30_Y12_N13
\e_vgaController|vCounter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \e_vgaController|e_clockDivider|clock~clkctrl_outclk\,
	d => \e_vgaController|vCounter[1]~12_combout\,
	sclr => \e_vgaController|LessThan9~1_combout\,
	ena => \e_vgaController|LessThan8~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \e_vgaController|vCounter\(1));

-- Location: LCCOMB_X30_Y12_N14
\e_vgaController|vCounter[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_vgaController|vCounter[2]~14_combout\ = (\e_vgaController|vCounter\(2) & (\e_vgaController|vCounter[1]~13\ $ (GND))) # (!\e_vgaController|vCounter\(2) & (!\e_vgaController|vCounter[1]~13\ & VCC))
-- \e_vgaController|vCounter[2]~15\ = CARRY((\e_vgaController|vCounter\(2) & !\e_vgaController|vCounter[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \e_vgaController|vCounter\(2),
	datad => VCC,
	cin => \e_vgaController|vCounter[1]~13\,
	combout => \e_vgaController|vCounter[2]~14_combout\,
	cout => \e_vgaController|vCounter[2]~15\);

-- Location: FF_X30_Y12_N15
\e_vgaController|vCounter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \e_vgaController|e_clockDivider|clock~clkctrl_outclk\,
	d => \e_vgaController|vCounter[2]~14_combout\,
	sclr => \e_vgaController|LessThan9~1_combout\,
	ena => \e_vgaController|LessThan8~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \e_vgaController|vCounter\(2));

-- Location: LCCOMB_X30_Y12_N16
\e_vgaController|vCounter[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_vgaController|vCounter[3]~16_combout\ = (\e_vgaController|vCounter\(3) & (!\e_vgaController|vCounter[2]~15\)) # (!\e_vgaController|vCounter\(3) & ((\e_vgaController|vCounter[2]~15\) # (GND)))
-- \e_vgaController|vCounter[3]~17\ = CARRY((!\e_vgaController|vCounter[2]~15\) # (!\e_vgaController|vCounter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \e_vgaController|vCounter\(3),
	datad => VCC,
	cin => \e_vgaController|vCounter[2]~15\,
	combout => \e_vgaController|vCounter[3]~16_combout\,
	cout => \e_vgaController|vCounter[3]~17\);

-- Location: FF_X30_Y12_N17
\e_vgaController|vCounter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \e_vgaController|e_clockDivider|clock~clkctrl_outclk\,
	d => \e_vgaController|vCounter[3]~16_combout\,
	sclr => \e_vgaController|LessThan9~1_combout\,
	ena => \e_vgaController|LessThan8~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \e_vgaController|vCounter\(3));

-- Location: LCCOMB_X30_Y12_N18
\e_vgaController|vCounter[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_vgaController|vCounter[4]~18_combout\ = (\e_vgaController|vCounter\(4) & (\e_vgaController|vCounter[3]~17\ $ (GND))) # (!\e_vgaController|vCounter\(4) & (!\e_vgaController|vCounter[3]~17\ & VCC))
-- \e_vgaController|vCounter[4]~19\ = CARRY((\e_vgaController|vCounter\(4) & !\e_vgaController|vCounter[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \e_vgaController|vCounter\(4),
	datad => VCC,
	cin => \e_vgaController|vCounter[3]~17\,
	combout => \e_vgaController|vCounter[4]~18_combout\,
	cout => \e_vgaController|vCounter[4]~19\);

-- Location: FF_X30_Y12_N19
\e_vgaController|vCounter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \e_vgaController|e_clockDivider|clock~clkctrl_outclk\,
	d => \e_vgaController|vCounter[4]~18_combout\,
	sclr => \e_vgaController|LessThan9~1_combout\,
	ena => \e_vgaController|LessThan8~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \e_vgaController|vCounter\(4));

-- Location: LCCOMB_X30_Y12_N20
\e_vgaController|vCounter[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_vgaController|vCounter[5]~20_combout\ = (\e_vgaController|vCounter\(5) & (!\e_vgaController|vCounter[4]~19\)) # (!\e_vgaController|vCounter\(5) & ((\e_vgaController|vCounter[4]~19\) # (GND)))
-- \e_vgaController|vCounter[5]~21\ = CARRY((!\e_vgaController|vCounter[4]~19\) # (!\e_vgaController|vCounter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \e_vgaController|vCounter\(5),
	datad => VCC,
	cin => \e_vgaController|vCounter[4]~19\,
	combout => \e_vgaController|vCounter[5]~20_combout\,
	cout => \e_vgaController|vCounter[5]~21\);

-- Location: FF_X30_Y12_N21
\e_vgaController|vCounter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \e_vgaController|e_clockDivider|clock~clkctrl_outclk\,
	d => \e_vgaController|vCounter[5]~20_combout\,
	sclr => \e_vgaController|LessThan9~1_combout\,
	ena => \e_vgaController|LessThan8~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \e_vgaController|vCounter\(5));

-- Location: LCCOMB_X30_Y12_N22
\e_vgaController|vCounter[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_vgaController|vCounter[6]~22_combout\ = (\e_vgaController|vCounter\(6) & (\e_vgaController|vCounter[5]~21\ $ (GND))) # (!\e_vgaController|vCounter\(6) & (!\e_vgaController|vCounter[5]~21\ & VCC))
-- \e_vgaController|vCounter[6]~23\ = CARRY((\e_vgaController|vCounter\(6) & !\e_vgaController|vCounter[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \e_vgaController|vCounter\(6),
	datad => VCC,
	cin => \e_vgaController|vCounter[5]~21\,
	combout => \e_vgaController|vCounter[6]~22_combout\,
	cout => \e_vgaController|vCounter[6]~23\);

-- Location: FF_X30_Y12_N23
\e_vgaController|vCounter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \e_vgaController|e_clockDivider|clock~clkctrl_outclk\,
	d => \e_vgaController|vCounter[6]~22_combout\,
	sclr => \e_vgaController|LessThan9~1_combout\,
	ena => \e_vgaController|LessThan8~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \e_vgaController|vCounter\(6));

-- Location: LCCOMB_X30_Y12_N24
\e_vgaController|vCounter[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_vgaController|vCounter[7]~24_combout\ = (\e_vgaController|vCounter\(7) & (!\e_vgaController|vCounter[6]~23\)) # (!\e_vgaController|vCounter\(7) & ((\e_vgaController|vCounter[6]~23\) # (GND)))
-- \e_vgaController|vCounter[7]~25\ = CARRY((!\e_vgaController|vCounter[6]~23\) # (!\e_vgaController|vCounter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \e_vgaController|vCounter\(7),
	datad => VCC,
	cin => \e_vgaController|vCounter[6]~23\,
	combout => \e_vgaController|vCounter[7]~24_combout\,
	cout => \e_vgaController|vCounter[7]~25\);

-- Location: FF_X30_Y12_N25
\e_vgaController|vCounter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \e_vgaController|e_clockDivider|clock~clkctrl_outclk\,
	d => \e_vgaController|vCounter[7]~24_combout\,
	sclr => \e_vgaController|LessThan9~1_combout\,
	ena => \e_vgaController|LessThan8~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \e_vgaController|vCounter\(7));

-- Location: LCCOMB_X30_Y12_N26
\e_vgaController|vCounter[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_vgaController|vCounter[8]~26_combout\ = (\e_vgaController|vCounter\(8) & (\e_vgaController|vCounter[7]~25\ $ (GND))) # (!\e_vgaController|vCounter\(8) & (!\e_vgaController|vCounter[7]~25\ & VCC))
-- \e_vgaController|vCounter[8]~27\ = CARRY((\e_vgaController|vCounter\(8) & !\e_vgaController|vCounter[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \e_vgaController|vCounter\(8),
	datad => VCC,
	cin => \e_vgaController|vCounter[7]~25\,
	combout => \e_vgaController|vCounter[8]~26_combout\,
	cout => \e_vgaController|vCounter[8]~27\);

-- Location: FF_X30_Y12_N27
\e_vgaController|vCounter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \e_vgaController|e_clockDivider|clock~clkctrl_outclk\,
	d => \e_vgaController|vCounter[8]~26_combout\,
	sclr => \e_vgaController|LessThan9~1_combout\,
	ena => \e_vgaController|LessThan8~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \e_vgaController|vCounter\(8));

-- Location: LCCOMB_X30_Y12_N28
\e_vgaController|vCounter[9]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_vgaController|vCounter[9]~28_combout\ = \e_vgaController|vCounter\(9) $ (\e_vgaController|vCounter[8]~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \e_vgaController|vCounter\(9),
	cin => \e_vgaController|vCounter[8]~27\,
	combout => \e_vgaController|vCounter[9]~28_combout\);

-- Location: FF_X30_Y12_N29
\e_vgaController|vCounter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \e_vgaController|e_clockDivider|clock~clkctrl_outclk\,
	d => \e_vgaController|vCounter[9]~28_combout\,
	sclr => \e_vgaController|LessThan9~1_combout\,
	ena => \e_vgaController|LessThan8~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \e_vgaController|vCounter\(9));

-- Location: LCCOMB_X30_Y12_N8
\e_vgaController|LessThan7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_vgaController|LessThan7~0_combout\ = (!\e_vgaController|vCounter\(4) & ((!\e_vgaController|vCounter\(2)) # (!\e_vgaController|vCounter\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \e_vgaController|vCounter\(3),
	datac => \e_vgaController|vCounter\(2),
	datad => \e_vgaController|vCounter\(4),
	combout => \e_vgaController|LessThan7~0_combout\);

-- Location: LCCOMB_X30_Y12_N2
\e_vgaController|out_vPos[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_vgaController|out_vPos[3]~0_combout\ = (\e_vgaController|vCounter\(3)) # ((\e_vgaController|vCounter\(9) & ((!\e_vgaController|LessThan9~0_combout\) # (!\e_vgaController|LessThan7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vgaController|vCounter\(9),
	datab => \e_vgaController|LessThan7~0_combout\,
	datac => \e_vgaController|vCounter\(3),
	datad => \e_vgaController|LessThan9~0_combout\,
	combout => \e_vgaController|out_vPos[3]~0_combout\);

-- Location: LCCOMB_X31_Y12_N24
\e_vgaController|out_vPos[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_vgaController|out_vPos[4]~1_combout\ = (\e_vgaController|vCounter\(4)) # ((\e_vgaController|vCounter\(9) & ((!\e_vgaController|LessThan7~0_combout\) # (!\e_vgaController|LessThan9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vgaController|vCounter\(9),
	datab => \e_vgaController|vCounter\(4),
	datac => \e_vgaController|LessThan9~0_combout\,
	datad => \e_vgaController|LessThan7~0_combout\,
	combout => \e_vgaController|out_vPos[4]~1_combout\);

-- Location: LCCOMB_X30_Y12_N4
\e_vgaController|out_vPos[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_vgaController|out_vPos[5]~2_combout\ = (\e_vgaController|vCounter\(5)) # ((\e_vgaController|vCounter\(9) & ((!\e_vgaController|LessThan9~0_combout\) # (!\e_vgaController|LessThan7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vgaController|vCounter\(5),
	datab => \e_vgaController|LessThan7~0_combout\,
	datac => \e_vgaController|vCounter\(9),
	datad => \e_vgaController|LessThan9~0_combout\,
	combout => \e_vgaController|out_vPos[5]~2_combout\);

-- Location: LCCOMB_X30_Y12_N30
\e_vgaController|out_vPos[6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_vgaController|out_vPos[6]~3_combout\ = (\e_vgaController|vCounter\(6)) # ((\e_vgaController|vCounter\(9) & ((!\e_vgaController|LessThan9~0_combout\) # (!\e_vgaController|LessThan7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vgaController|vCounter\(6),
	datab => \e_vgaController|LessThan7~0_combout\,
	datac => \e_vgaController|vCounter\(9),
	datad => \e_vgaController|LessThan9~0_combout\,
	combout => \e_vgaController|out_vPos[6]~3_combout\);

-- Location: LCCOMB_X31_Y12_N10
\e_vgaController|out_vPos[7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_vgaController|out_vPos[7]~4_combout\ = (\e_vgaController|vCounter\(7)) # ((\e_vgaController|vCounter\(9) & ((!\e_vgaController|LessThan7~0_combout\) # (!\e_vgaController|LessThan9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vgaController|vCounter\(9),
	datab => \e_vgaController|vCounter\(7),
	datac => \e_vgaController|LessThan9~0_combout\,
	datad => \e_vgaController|LessThan7~0_combout\,
	combout => \e_vgaController|out_vPos[7]~4_combout\);

-- Location: LCCOMB_X22_Y9_N20
\Decoder1~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~112_combout\ = (\Mux36~9_combout\ & (!\Mux33~9_combout\ & (!\Mux35~9_combout\ & \Mux34~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datab => \Mux33~9_combout\,
	datac => \Mux35~9_combout\,
	datad => \Mux34~9_combout\,
	combout => \Decoder1~112_combout\);

-- Location: LCCOMB_X23_Y5_N28
\Decoder1~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~167_combout\ = (\Decoder1~112_combout\ & (\Mux32~9_combout\ & !\Mux31~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~112_combout\,
	datac => \Mux32~9_combout\,
	datad => \Mux31~9_combout\,
	combout => \Decoder1~167_combout\);

-- Location: LCCOMB_X19_Y6_N24
\Decoder1~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~110_combout\ = (\Mux32~9_combout\ & !\Mux31~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux32~9_combout\,
	datad => \Mux31~9_combout\,
	combout => \Decoder1~110_combout\);

-- Location: LCCOMB_X22_Y9_N30
\Decoder1~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~118_combout\ = (\Mux36~9_combout\ & (\Mux33~9_combout\ & (!\Mux35~9_combout\ & \Mux34~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datab => \Mux33~9_combout\,
	datac => \Mux35~9_combout\,
	datad => \Mux34~9_combout\,
	combout => \Decoder1~118_combout\);

-- Location: LCCOMB_X21_Y7_N0
\Decoder1~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~120_combout\ = (\Mux33~9_combout\ & (!\Mux36~9_combout\ & (!\Mux35~9_combout\ & \Mux34~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux36~9_combout\,
	datac => \Mux35~9_combout\,
	datad => \Mux34~9_combout\,
	combout => \Decoder1~120_combout\);

-- Location: LCCOMB_X29_Y8_N18
\Mux46~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~240_combout\ = (\Decoder1~110_combout\ & ((\Mux36~9_combout\ & (\Decoder1~118_combout\)) # (!\Mux36~9_combout\ & ((\Decoder1~120_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~110_combout\,
	datab => \Decoder1~118_combout\,
	datac => \Mux36~9_combout\,
	datad => \Decoder1~120_combout\,
	combout => \Mux46~240_combout\);

-- Location: LCCOMB_X19_Y10_N18
\Decoder1~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~129_combout\ = (\Mux31~9_combout\ & \Mux32~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux31~9_combout\,
	datac => \Mux32~9_combout\,
	combout => \Decoder1~129_combout\);

-- Location: LCCOMB_X21_Y7_N18
\Decoder1~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~121_combout\ = (\Mux33~9_combout\ & (\Mux36~9_combout\ & (\Mux35~9_combout\ & !\Mux34~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux36~9_combout\,
	datac => \Mux35~9_combout\,
	datad => \Mux34~9_combout\,
	combout => \Decoder1~121_combout\);

-- Location: LCCOMB_X22_Y7_N18
\Mux46~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~77_combout\ = (\Decoder1~129_combout\ & ((\Mux36~9_combout\ & (\Decoder1~120_combout\)) # (!\Mux36~9_combout\ & ((\Decoder1~121_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~120_combout\,
	datab => \Decoder1~129_combout\,
	datac => \Mux36~9_combout\,
	datad => \Decoder1~121_combout\,
	combout => \Mux46~77_combout\);

-- Location: LCCOMB_X19_Y6_N0
\Decoder1~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~114_combout\ = (!\Mux35~9_combout\ & (\Mux33~9_combout\ & (\Mux36~9_combout\ & !\Mux34~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux35~9_combout\,
	datab => \Mux33~9_combout\,
	datac => \Mux36~9_combout\,
	datad => \Mux34~9_combout\,
	combout => \Decoder1~114_combout\);

-- Location: LCCOMB_X22_Y10_N0
\Decoder1~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~151_combout\ = (!\Mux32~9_combout\ & (\Decoder1~114_combout\ & \Mux31~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~9_combout\,
	datac => \Decoder1~114_combout\,
	datad => \Mux31~9_combout\,
	combout => \Decoder1~151_combout\);

-- Location: LCCOMB_X18_Y6_N0
\Decoder1~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~113_combout\ = (\Mux33~9_combout\ & (!\Mux36~9_combout\ & (\Mux35~9_combout\ & !\Mux34~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux36~9_combout\,
	datac => \Mux35~9_combout\,
	datad => \Mux34~9_combout\,
	combout => \Decoder1~113_combout\);

-- Location: LCCOMB_X25_Y11_N10
\Decoder1~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~145_combout\ = (!\Mux32~9_combout\ & (\Mux31~9_combout\ & \Decoder1~113_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~9_combout\,
	datac => \Mux31~9_combout\,
	datad => \Decoder1~113_combout\,
	combout => \Decoder1~145_combout\);

-- Location: LCCOMB_X22_Y10_N14
\Decoder1~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~142_combout\ = (\Mux31~9_combout\ & (!\Mux32~9_combout\ & \Decoder1~121_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~9_combout\,
	datac => \Mux32~9_combout\,
	datad => \Decoder1~121_combout\,
	combout => \Decoder1~142_combout\);

-- Location: LCCOMB_X25_Y15_N12
\Decoder5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder5~4_combout\ = (!\Mux35~9_combout\ & !\Mux36~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux35~9_combout\,
	datad => \Mux36~9_combout\,
	combout => \Decoder5~4_combout\);

-- Location: LCCOMB_X23_Y16_N24
\Decoder5~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder5~13_combout\ = (\Mux34~9_combout\ & (!\Mux32~9_combout\ & (\Mux31~9_combout\ & \Mux33~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datab => \Mux32~9_combout\,
	datac => \Mux31~9_combout\,
	datad => \Mux33~9_combout\,
	combout => \Decoder5~13_combout\);

-- Location: LCCOMB_X28_Y8_N14
\Decoder1~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~150_combout\ = (\Mux31~9_combout\ & (\Decoder1~118_combout\ & !\Mux32~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux31~9_combout\,
	datac => \Decoder1~118_combout\,
	datad => \Mux32~9_combout\,
	combout => \Decoder1~150_combout\);

-- Location: LCCOMB_X22_Y9_N0
\Decoder1~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~117_combout\ = (!\Mux36~9_combout\ & (\Mux33~9_combout\ & (\Mux35~9_combout\ & \Mux34~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datab => \Mux33~9_combout\,
	datac => \Mux35~9_combout\,
	datad => \Mux34~9_combout\,
	combout => \Decoder1~117_combout\);

-- Location: LCCOMB_X29_Y8_N22
\Decoder1~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~148_combout\ = (\Mux31~9_combout\ & (!\Mux32~9_combout\ & \Decoder1~117_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~9_combout\,
	datac => \Mux32~9_combout\,
	datad => \Decoder1~117_combout\,
	combout => \Decoder1~148_combout\);

-- Location: LCCOMB_X22_Y7_N0
\Decoder1~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~141_combout\ = (!\Mux32~9_combout\ & (\Decoder1~120_combout\ & \Mux31~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux32~9_combout\,
	datac => \Decoder1~120_combout\,
	datad => \Mux31~9_combout\,
	combout => \Decoder1~141_combout\);

-- Location: LCCOMB_X29_Y8_N12
\Decoder5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder5~10_combout\ = (\Mux35~9_combout\ & !\Mux36~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux35~9_combout\,
	datac => \Mux36~9_combout\,
	combout => \Decoder5~10_combout\);

-- Location: LCCOMB_X19_Y6_N22
\Decoder1~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~134_combout\ = (\Mux31~9_combout\ & (!\Mux32~9_combout\ & \Decoder1~127_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~9_combout\,
	datac => \Mux32~9_combout\,
	datad => \Decoder1~127_combout\,
	combout => \Decoder1~134_combout\);

-- Location: LCCOMB_X28_Y7_N24
\Decoder1~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~152_combout\ = (\Mux32~9_combout\ & (\Mux31~9_combout\ & \Decoder1~116_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~9_combout\,
	datac => \Mux31~9_combout\,
	datad => \Decoder1~116_combout\,
	combout => \Decoder1~152_combout\);

-- Location: LCCOMB_X18_Y7_N30
\Decoder1~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~115_combout\ = (!\Mux33~9_combout\ & (!\Mux34~9_combout\ & (!\Mux36~9_combout\ & \Mux35~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux34~9_combout\,
	datac => \Mux36~9_combout\,
	datad => \Mux35~9_combout\,
	combout => \Decoder1~115_combout\);

-- Location: LCCOMB_X22_Y6_N10
\Decoder1~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~155_combout\ = (\Mux32~9_combout\ & (\Mux31~9_combout\ & \Decoder1~115_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~9_combout\,
	datac => \Mux31~9_combout\,
	datad => \Decoder1~115_combout\,
	combout => \Decoder1~155_combout\);

-- Location: LCCOMB_X25_Y10_N28
\Mux48~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~1_combout\ = (\Mux33~9_combout\) # (!\Mux32~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux32~9_combout\,
	datad => \Mux33~9_combout\,
	combout => \Mux48~1_combout\);

-- Location: LCCOMB_X26_Y10_N6
\Mux48~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~2_combout\ = (\Mux34~9_combout\ & ((\Mux35~9_combout\) # (\Mux36~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datab => \Mux35~9_combout\,
	datad => \Mux36~9_combout\,
	combout => \Mux48~2_combout\);

-- Location: LCCOMB_X25_Y15_N8
\Selector402~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector402~0_combout\ = (!\currentState.TState_Cls~q\ & vram_a_data(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \currentState.TState_Cls~q\,
	datad => vram_a_data(0),
	combout => \Selector402~0_combout\);

-- Location: FF_X24_Y9_N27
\vram_a_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[0]~42_combout\,
	asdata => \Selector402~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(0));

-- Location: LCCOMB_X22_Y6_N0
\Decoder1~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~126_combout\ = (!\Mux36~9_combout\ & (!\Mux33~9_combout\ & (!\Mux35~9_combout\ & !\Mux34~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datab => \Mux33~9_combout\,
	datac => \Mux35~9_combout\,
	datad => \Mux34~9_combout\,
	combout => \Decoder1~126_combout\);

-- Location: LCCOMB_X22_Y6_N20
\Decoder1~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~135_combout\ = (!\Mux31~9_combout\ & (!\Mux32~9_combout\ & \Decoder1~126_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~9_combout\,
	datac => \Mux32~9_combout\,
	datad => \Decoder1~126_combout\,
	combout => \Decoder1~135_combout\);

-- Location: LCCOMB_X24_Y13_N12
\vram_a_data[3]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[3]~43_combout\ = (\Decoder1~135_combout\ & ((\temp_line~181_combout\))) # (!\Decoder1~135_combout\ & (\temp_line~175_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~135_combout\,
	datab => \temp_line~175_combout\,
	datad => \temp_line~181_combout\,
	combout => \vram_a_data[3]~43_combout\);

-- Location: LCCOMB_X29_Y11_N22
\Selector399~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector399~0_combout\ = (!\currentState.TState_Cls~q\ & vram_a_data(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \currentState.TState_Cls~q\,
	datad => vram_a_data(3),
	combout => \Selector399~0_combout\);

-- Location: FF_X24_Y13_N13
\vram_a_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[3]~43_combout\,
	asdata => \Selector399~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(3));

-- Location: LCCOMB_X26_Y10_N20
\Mux46~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~152_combout\ = (\Decoder1~129_combout\ & ((\Mux36~9_combout\ & (\Decoder1~118_combout\)) # (!\Mux36~9_combout\ & ((\Decoder1~120_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~118_combout\,
	datab => \Decoder1~129_combout\,
	datac => \Decoder1~120_combout\,
	datad => \Mux36~9_combout\,
	combout => \Mux46~152_combout\);

-- Location: LCCOMB_X19_Y14_N4
\Decoder5~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder5~15_combout\ = (!\Mux33~9_combout\ & (\Mux31~9_combout\ & (\Mux32~9_combout\ & !\Mux34~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux31~9_combout\,
	datac => \Mux32~9_combout\,
	datad => \Mux34~9_combout\,
	combout => \Decoder5~15_combout\);

-- Location: LCCOMB_X21_Y7_N12
\Decoder1~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~124_combout\ = (!\Mux33~9_combout\ & (!\Mux36~9_combout\ & (!\Mux35~9_combout\ & \Mux34~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux36~9_combout\,
	datac => \Mux35~9_combout\,
	datad => \Mux34~9_combout\,
	combout => \Decoder1~124_combout\);

-- Location: LCCOMB_X22_Y7_N10
\Decoder1~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~153_combout\ = (\Mux31~9_combout\ & (\Mux32~9_combout\ & \Decoder1~124_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~9_combout\,
	datab => \Mux32~9_combout\,
	datad => \Decoder1~124_combout\,
	combout => \Decoder1~153_combout\);

-- Location: LCCOMB_X22_Y6_N18
\Decoder1~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~130_combout\ = (\Mux31~9_combout\ & (\Mux32~9_combout\ & \Decoder1~126_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~9_combout\,
	datac => \Mux32~9_combout\,
	datad => \Decoder1~126_combout\,
	combout => \Decoder1~130_combout\);

-- Location: LCCOMB_X19_Y10_N24
\Decoder5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder5~1_combout\ = (\Mux36~9_combout\ & \Mux35~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datac => \Mux35~9_combout\,
	combout => \Decoder5~1_combout\);

-- Location: LCCOMB_X28_Y7_N26
\Decoder1~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~139_combout\ = (\Mux32~9_combout\ & (\Mux31~9_combout\ & \Decoder1~112_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~9_combout\,
	datac => \Mux31~9_combout\,
	datad => \Decoder1~112_combout\,
	combout => \Decoder1~139_combout\);

-- Location: LCCOMB_X25_Y10_N24
\Decoder1~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~111_combout\ = (!\Mux33~9_combout\ & (!\Mux36~9_combout\ & (\Mux34~9_combout\ & \Mux35~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux36~9_combout\,
	datac => \Mux34~9_combout\,
	datad => \Mux35~9_combout\,
	combout => \Decoder1~111_combout\);

-- Location: LCCOMB_X25_Y10_N4
\Decoder1~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~138_combout\ = (\Mux31~9_combout\ & (\Mux32~9_combout\ & \Decoder1~111_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~9_combout\,
	datab => \Mux32~9_combout\,
	datad => \Decoder1~111_combout\,
	combout => \Decoder1~138_combout\);

-- Location: LCCOMB_X21_Y7_N6
\Decoder1~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~125_combout\ = (!\Mux33~9_combout\ & (\Mux36~9_combout\ & (\Mux35~9_combout\ & !\Mux34~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux36~9_combout\,
	datac => \Mux35~9_combout\,
	datad => \Mux34~9_combout\,
	combout => \Decoder1~125_combout\);

-- Location: LCCOMB_X28_Y7_N14
\Decoder1~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~154_combout\ = (\Mux32~9_combout\ & (\Mux31~9_combout\ & \Decoder1~125_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~9_combout\,
	datac => \Mux31~9_combout\,
	datad => \Decoder1~125_combout\,
	combout => \Decoder1~154_combout\);

-- Location: LCCOMB_X21_Y12_N24
\Decoder5~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder5~16_combout\ = (!\Mux33~9_combout\ & (\Mux31~9_combout\ & (\Mux32~9_combout\ & \Mux34~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux31~9_combout\,
	datac => \Mux32~9_combout\,
	datad => \Mux34~9_combout\,
	combout => \Decoder5~16_combout\);

-- Location: LCCOMB_X19_Y7_N0
\Decoder1~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~123_combout\ = (\Mux36~9_combout\ & (\Mux35~9_combout\ & (\Mux34~9_combout\ & !\Mux33~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datab => \Mux35~9_combout\,
	datac => \Mux34~9_combout\,
	datad => \Mux33~9_combout\,
	combout => \Decoder1~123_combout\);

-- Location: LCCOMB_X23_Y10_N24
\Decoder1~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~137_combout\ = (\Mux31~9_combout\ & (\Mux32~9_combout\ & \Decoder1~123_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~9_combout\,
	datac => \Mux32~9_combout\,
	datad => \Decoder1~123_combout\,
	combout => \Decoder1~137_combout\);

-- Location: LCCOMB_X19_Y7_N10
\Decoder1~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~122_combout\ = (!\Mux36~9_combout\ & (!\Mux35~9_combout\ & (!\Mux34~9_combout\ & \Mux33~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datab => \Mux35~9_combout\,
	datac => \Mux34~9_combout\,
	datad => \Mux33~9_combout\,
	combout => \Decoder1~122_combout\);

-- Location: LCCOMB_X23_Y10_N18
\Decoder1~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~136_combout\ = (\Mux31~9_combout\ & (\Mux32~9_combout\ & \Decoder1~122_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~9_combout\,
	datac => \Mux32~9_combout\,
	datad => \Decoder1~122_combout\,
	combout => \Decoder1~136_combout\);

-- Location: LCCOMB_X21_Y10_N6
\Decoder5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder5~0_combout\ = (\Mux33~9_combout\ & (!\Mux34~9_combout\ & (\Mux32~9_combout\ & \Mux31~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux34~9_combout\,
	datac => \Mux32~9_combout\,
	datad => \Mux31~9_combout\,
	combout => \Decoder5~0_combout\);

-- Location: LCCOMB_X24_Y9_N0
\temp_line~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~1_combout\ = \e_ram|altsyncram_component|auto_generated|q_a\(7) $ (\Mux45~41_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datad => \Mux45~41_combout\,
	combout => \temp_line~1_combout\);

-- Location: LCCOMB_X24_Y8_N12
\temp_line~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~52_combout\ = (\Decoder1~120_combout\ & ((\Decoder1~129_combout\ & ((\temp_line~1_combout\))) # (!\Decoder1~129_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(60))))) # (!\Decoder1~120_combout\ & 
-- (\e_vram|altsyncram_component|auto_generated|q_a\(60)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~120_combout\,
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(60),
	datac => \Decoder1~129_combout\,
	datad => \temp_line~1_combout\,
	combout => \temp_line~52_combout\);

-- Location: LCCOMB_X24_Y8_N30
\temp_line~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~53_combout\ = (\Decoder1~121_combout\ & ((\Decoder1~129_combout\ & ((\temp_line~0_combout\))) # (!\Decoder1~129_combout\ & (\temp_line~52_combout\)))) # (!\Decoder1~121_combout\ & (\temp_line~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~52_combout\,
	datab => \Decoder1~121_combout\,
	datac => \Decoder1~129_combout\,
	datad => \temp_line~0_combout\,
	combout => \temp_line~53_combout\);

-- Location: LCCOMB_X24_Y8_N10
\temp_line~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~151_combout\ = (\Decoder1~129_combout\ & ((\Decoder1~113_combout\ & ((\temp_line~127_combout\))) # (!\Decoder1~113_combout\ & (\temp_line~53_combout\)))) # (!\Decoder1~129_combout\ & (\temp_line~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~53_combout\,
	datab => \Decoder1~129_combout\,
	datac => \temp_line~127_combout\,
	datad => \Decoder1~113_combout\,
	combout => \temp_line~151_combout\);

-- Location: LCCOMB_X22_Y10_N2
\temp_line~357\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~357_combout\ = (\Decoder1~129_combout\ & ((\Decoder1~114_combout\ & (\temp_line~181_combout\)) # (!\Decoder1~114_combout\ & ((\temp_line~151_combout\))))) # (!\Decoder1~129_combout\ & (((\temp_line~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~129_combout\,
	datab => \temp_line~181_combout\,
	datac => \Decoder1~114_combout\,
	datad => \temp_line~151_combout\,
	combout => \temp_line~357_combout\);

-- Location: LCCOMB_X23_Y13_N20
\temp_line~358\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~358_combout\ = (\Decoder5~0_combout\ & ((\Decoder5~4_combout\ & ((\temp_line~182_combout\))) # (!\Decoder5~4_combout\ & (\temp_line~357_combout\)))) # (!\Decoder5~0_combout\ & (((\temp_line~357_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder5~0_combout\,
	datab => \Decoder5~4_combout\,
	datac => \temp_line~357_combout\,
	datad => \temp_line~182_combout\,
	combout => \temp_line~358_combout\);

-- Location: LCCOMB_X23_Y13_N6
\temp_line~359\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~359_combout\ = (\Decoder1~137_combout\ & (\temp_line~186_combout\)) # (!\Decoder1~137_combout\ & ((\temp_line~358_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~137_combout\,
	datac => \temp_line~186_combout\,
	datad => \temp_line~358_combout\,
	combout => \temp_line~359_combout\);

-- Location: LCCOMB_X21_Y6_N10
\Mux52~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~0_combout\ = (\Mux31~9_combout\ & (((!\Mux33~9_combout\ & \Mux34~9_combout\)) # (!\Mux32~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~9_combout\,
	datab => \Mux33~9_combout\,
	datac => \Mux32~9_combout\,
	datad => \Mux34~9_combout\,
	combout => \Mux52~0_combout\);

-- Location: LCCOMB_X30_Y13_N30
\Decoder5~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder5~11_combout\ = (!\Mux35~9_combout\ & \Mux36~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux35~9_combout\,
	datad => \Mux36~9_combout\,
	combout => \Decoder5~11_combout\);

-- Location: LCCOMB_X19_Y12_N26
\Decoder5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder5~2_combout\ = (!\Mux33~9_combout\ & (!\Mux32~9_combout\ & (!\Mux34~9_combout\ & !\Mux31~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux32~9_combout\,
	datac => \Mux34~9_combout\,
	datad => \Mux31~9_combout\,
	combout => \Decoder5~2_combout\);

-- Location: LCCOMB_X23_Y5_N12
\Decoder1~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~178_combout\ = (!\Mux32~9_combout\ & (!\Mux31~9_combout\ & \Decoder1~115_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~9_combout\,
	datac => \Mux31~9_combout\,
	datad => \Decoder1~115_combout\,
	combout => \Decoder1~178_combout\);

-- Location: LCCOMB_X21_Y7_N22
\Decoder1~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~175_combout\ = (\Decoder1~125_combout\ & (!\Mux32~9_combout\ & !\Mux31~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~125_combout\,
	datac => \Mux32~9_combout\,
	datad => \Mux31~9_combout\,
	combout => \Decoder1~175_combout\);

-- Location: LCCOMB_X26_Y5_N22
\Decoder1~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~174_combout\ = (!\Mux32~9_combout\ & (!\Mux31~9_combout\ & \Decoder1~124_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~9_combout\,
	datac => \Mux31~9_combout\,
	datad => \Decoder1~124_combout\,
	combout => \Decoder1~174_combout\);

-- Location: LCCOMB_X26_Y5_N16
\Decoder1~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~180_combout\ = (!\Mux32~9_combout\ & (!\Mux31~9_combout\ & \Decoder1~112_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~9_combout\,
	datac => \Mux31~9_combout\,
	datad => \Decoder1~112_combout\,
	combout => \Decoder1~180_combout\);

-- Location: LCCOMB_X25_Y10_N30
\Decoder1~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~176_combout\ = (!\Mux31~9_combout\ & (!\Mux32~9_combout\ & \Decoder1~111_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~9_combout\,
	datab => \Mux32~9_combout\,
	datad => \Decoder1~111_combout\,
	combout => \Decoder1~176_combout\);

-- Location: LCCOMB_X21_Y6_N0
\Decoder1~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~171_combout\ = (!\Mux31~9_combout\ & (!\Mux32~9_combout\ & \Decoder1~123_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~9_combout\,
	datab => \Mux32~9_combout\,
	datad => \Decoder1~123_combout\,
	combout => \Decoder1~171_combout\);

-- Location: LCCOMB_X28_Y10_N26
\Decoder5~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder5~17_combout\ = (!\Mux34~9_combout\ & (\Mux33~9_combout\ & (!\Mux32~9_combout\ & !\Mux31~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datab => \Mux33~9_combout\,
	datac => \Mux32~9_combout\,
	datad => \Mux31~9_combout\,
	combout => \Decoder5~17_combout\);

-- Location: LCCOMB_X21_Y6_N30
\Decoder1~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~181_combout\ = (!\Mux32~9_combout\ & (\Decoder1~114_combout\ & !\Mux31~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux32~9_combout\,
	datac => \Decoder1~114_combout\,
	datad => \Mux31~9_combout\,
	combout => \Decoder1~181_combout\);

-- Location: LCCOMB_X23_Y5_N26
\Decoder1~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~177_combout\ = (!\Mux32~9_combout\ & (!\Mux31~9_combout\ & \Decoder1~113_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~9_combout\,
	datac => \Mux31~9_combout\,
	datad => \Decoder1~113_combout\,
	combout => \Decoder1~177_combout\);

-- Location: LCCOMB_X21_Y10_N30
\Decoder1~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~173_combout\ = (!\Mux31~9_combout\ & (!\Mux32~9_combout\ & \Decoder1~121_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~9_combout\,
	datac => \Mux32~9_combout\,
	datad => \Decoder1~121_combout\,
	combout => \Decoder1~173_combout\);

-- Location: LCCOMB_X22_Y5_N28
\Decoder1~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~172_combout\ = (!\Mux31~9_combout\ & (\Decoder1~120_combout\ & !\Mux32~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux31~9_combout\,
	datac => \Decoder1~120_combout\,
	datad => \Mux32~9_combout\,
	combout => \Decoder1~172_combout\);

-- Location: LCCOMB_X21_Y10_N4
\Decoder1~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~170_combout\ = (!\Mux32~9_combout\ & (\Decoder1~122_combout\ & !\Mux31~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~9_combout\,
	datac => \Decoder1~122_combout\,
	datad => \Mux31~9_combout\,
	combout => \Decoder1~170_combout\);

-- Location: LCCOMB_X21_Y10_N18
\Decoder1~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~182_combout\ = (!\Mux32~9_combout\ & (\Decoder1~118_combout\ & !\Mux31~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~9_combout\,
	datac => \Decoder1~118_combout\,
	datad => \Mux31~9_combout\,
	combout => \Decoder1~182_combout\);

-- Location: LCCOMB_X21_Y10_N8
\Decoder1~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~179_combout\ = (!\Mux31~9_combout\ & (!\Mux32~9_combout\ & \Decoder1~117_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~9_combout\,
	datac => \Mux32~9_combout\,
	datad => \Decoder1~117_combout\,
	combout => \Decoder1~179_combout\);

-- Location: LCCOMB_X23_Y13_N4
\temp_line~423\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~423_combout\ = (\Decoder1~137_combout\ & ((\temp_line~369_combout\))) # (!\Decoder1~137_combout\ & (\temp_line~368_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~137_combout\,
	datac => \temp_line~368_combout\,
	datad => \temp_line~369_combout\,
	combout => \temp_line~423_combout\);

-- Location: LCCOMB_X23_Y6_N18
\Decoder1~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~160_combout\ = (!\Mux31~9_combout\ & (\Decoder1~123_combout\ & \Mux32~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux31~9_combout\,
	datac => \Decoder1~123_combout\,
	datad => \Mux32~9_combout\,
	combout => \Decoder1~160_combout\);

-- Location: LCCOMB_X23_Y6_N28
\Decoder1~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~159_combout\ = (!\Mux31~9_combout\ & (\Decoder1~122_combout\ & \Mux32~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux31~9_combout\,
	datac => \Decoder1~122_combout\,
	datad => \Mux32~9_combout\,
	combout => \Decoder1~159_combout\);

-- Location: LCCOMB_X23_Y6_N22
\Decoder1~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~164_combout\ = (!\Mux31~9_combout\ & (\Decoder1~113_combout\ & \Mux32~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux31~9_combout\,
	datac => \Decoder1~113_combout\,
	datad => \Mux32~9_combout\,
	combout => \Decoder1~164_combout\);

-- Location: LCCOMB_X23_Y10_N2
\Decoder1~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~158_combout\ = (!\Mux31~9_combout\ & (\Mux32~9_combout\ & \Decoder1~121_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~9_combout\,
	datac => \Mux32~9_combout\,
	datad => \Decoder1~121_combout\,
	combout => \Decoder1~158_combout\);

-- Location: LCCOMB_X25_Y16_N12
\Decoder5~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder5~19_combout\ = (!\Mux33~9_combout\ & (\Mux34~9_combout\ & (!\Mux31~9_combout\ & !\Mux32~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux34~9_combout\,
	datac => \Mux31~9_combout\,
	datad => \Mux32~9_combout\,
	combout => \Decoder5~19_combout\);

-- Location: LCCOMB_X8_Y11_N4
\Decoder5~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder5~18_combout\ = (!\Mux31~9_combout\ & (\Mux33~9_combout\ & (\Mux34~9_combout\ & !\Mux32~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~9_combout\,
	datab => \Mux33~9_combout\,
	datac => \Mux34~9_combout\,
	datad => \Mux32~9_combout\,
	combout => \Decoder5~18_combout\);

-- Location: LCCOMB_X19_Y6_N16
\Decoder1~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~132_combout\ = (!\Mux31~9_combout\ & (!\Mux32~9_combout\ & \Decoder1~127_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~9_combout\,
	datac => \Mux32~9_combout\,
	datad => \Decoder1~127_combout\,
	combout => \Decoder1~132_combout\);

-- Location: LCCOMB_X22_Y6_N4
\Decoder1~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~131_combout\ = (!\Mux31~9_combout\ & (\Mux32~9_combout\ & \Decoder1~126_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~9_combout\,
	datac => \Mux32~9_combout\,
	datad => \Decoder1~126_combout\,
	combout => \Decoder1~131_combout\);

-- Location: LCCOMB_X23_Y6_N16
\Decoder1~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~162_combout\ = (\Mux32~9_combout\ & (!\Mux31~9_combout\ & \Decoder1~125_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux32~9_combout\,
	datac => \Mux31~9_combout\,
	datad => \Decoder1~125_combout\,
	combout => \Decoder1~162_combout\);

-- Location: LCCOMB_X23_Y6_N24
\Decoder1~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~165_combout\ = (\Mux32~9_combout\ & (!\Mux31~9_combout\ & \Decoder1~115_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux32~9_combout\,
	datac => \Mux31~9_combout\,
	datad => \Decoder1~115_combout\,
	combout => \Decoder1~165_combout\);

-- Location: LCCOMB_X26_Y5_N24
\Decoder1~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~161_combout\ = (\Mux32~9_combout\ & (!\Mux31~9_combout\ & \Decoder1~124_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~9_combout\,
	datac => \Mux31~9_combout\,
	datad => \Decoder1~124_combout\,
	combout => \Decoder1~161_combout\);

-- Location: LCCOMB_X30_Y13_N20
\Decoder5~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder5~9_combout\ = (!\Mux31~9_combout\ & (!\Mux34~9_combout\ & (!\Mux33~9_combout\ & \Mux32~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~9_combout\,
	datab => \Mux34~9_combout\,
	datac => \Mux33~9_combout\,
	datad => \Mux32~9_combout\,
	combout => \Decoder5~9_combout\);

-- Location: LCCOMB_X25_Y10_N20
\Decoder1~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~163_combout\ = (!\Mux31~9_combout\ & (\Mux32~9_combout\ & \Decoder1~111_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~9_combout\,
	datab => \Mux32~9_combout\,
	datad => \Decoder1~111_combout\,
	combout => \Decoder1~163_combout\);

-- Location: LCCOMB_X19_Y12_N12
\Decoder5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder5~7_combout\ = (!\Mux33~9_combout\ & (\Mux32~9_combout\ & (\Mux34~9_combout\ & !\Mux31~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux32~9_combout\,
	datac => \Mux34~9_combout\,
	datad => \Mux31~9_combout\,
	combout => \Decoder5~7_combout\);

-- Location: LCCOMB_X25_Y16_N8
\Decoder5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder5~5_combout\ = (\Mux33~9_combout\ & (!\Mux34~9_combout\ & (!\Mux31~9_combout\ & \Mux32~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux34~9_combout\,
	datac => \Mux31~9_combout\,
	datad => \Mux32~9_combout\,
	combout => \Decoder5~5_combout\);

-- Location: LCCOMB_X22_Y12_N4
\vram_a_data[29]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[29]~23_combout\ = (\Decoder1~163_combout\ & ((\temp_line~427_combout\))) # (!\Decoder1~163_combout\ & (\temp_line~370_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~370_combout\,
	datab => \Decoder1~163_combout\,
	datad => \temp_line~427_combout\,
	combout => \vram_a_data[29]~23_combout\);

-- Location: LCCOMB_X22_Y12_N22
\Selector373~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector373~0_combout\ = (vram_a_data(29) & !\currentState.TState_Cls~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => vram_a_data(29),
	datad => \currentState.TState_Cls~q\,
	combout => \Selector373~0_combout\);

-- Location: FF_X22_Y12_N5
\vram_a_data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[29]~23_combout\,
	asdata => \Selector373~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(29));

-- Location: LCCOMB_X23_Y6_N30
\Decoder1~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~168_combout\ = (\Mux32~9_combout\ & (!\Mux31~9_combout\ & \Decoder1~114_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux32~9_combout\,
	datac => \Mux31~9_combout\,
	datad => \Decoder1~114_combout\,
	combout => \Decoder1~168_combout\);

-- Location: LCCOMB_X22_Y10_N6
\Decoder1~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~157_combout\ = (\Mux32~9_combout\ & (\Decoder1~120_combout\ & !\Mux31~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~9_combout\,
	datac => \Decoder1~120_combout\,
	datad => \Mux31~9_combout\,
	combout => \Decoder1~157_combout\);

-- Location: LCCOMB_X23_Y10_N20
\Decoder1~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~166_combout\ = (!\Mux31~9_combout\ & (\Mux32~9_combout\ & \Decoder1~117_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~9_combout\,
	datac => \Mux32~9_combout\,
	datad => \Decoder1~117_combout\,
	combout => \Decoder1~166_combout\);

-- Location: LCCOMB_X23_Y10_N10
\Decoder1~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~169_combout\ = (!\Mux31~9_combout\ & (\Mux32~9_combout\ & \Decoder1~118_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~9_combout\,
	datac => \Mux32~9_combout\,
	datad => \Decoder1~118_combout\,
	combout => \Decoder1~169_combout\);

-- Location: M9K_X27_Y8_N0
\e_vram|altsyncram_component|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Vram:e_vram|altsyncram:altsyncram_component|altsyncram_j4p3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "old_data",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 64,
	port_b_read_during_write_mode => "old_data",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \vram_a_write~q\,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \in_clk_50mhz~inputclkctrl_outclk\,
	portadatain => \e_vram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portbdatain => \e_vram|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAIN_bus\,
	portaaddr => \e_vram|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \e_vram|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \e_vram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\,
	portbdataout => \e_vram|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X24_Y6_N14
\temp_line~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~77_combout\ = (!\Decoder1~166_combout\ & ((\Decoder1~133_combout\ & ((\temp_line~1_combout\))) # (!\Decoder1~133_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(31),
	datab => \temp_line~1_combout\,
	datac => \Decoder1~166_combout\,
	datad => \Decoder1~133_combout\,
	combout => \temp_line~77_combout\);

-- Location: LCCOMB_X24_Y6_N4
\temp_line~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~78_combout\ = (\temp_line~77_combout\) # ((\Decoder1~166_combout\ & \temp_line~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~166_combout\,
	datab => \temp_line~77_combout\,
	datad => \temp_line~0_combout\,
	combout => \temp_line~78_combout\);

-- Location: LCCOMB_X24_Y6_N8
\temp_line~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~162_combout\ = (\Decoder1~169_combout\ & ((\temp_line~127_combout\))) # (!\Decoder1~169_combout\ & (\temp_line~78_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~169_combout\,
	datab => \temp_line~78_combout\,
	datac => \temp_line~127_combout\,
	combout => \temp_line~162_combout\);

-- Location: LCCOMB_X23_Y10_N14
\temp_line~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~201_combout\ = (\Decoder1~157_combout\ & ((\temp_line~181_combout\))) # (!\Decoder1~157_combout\ & (\temp_line~162_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~157_combout\,
	datac => \temp_line~162_combout\,
	datad => \temp_line~181_combout\,
	combout => \temp_line~201_combout\);

-- Location: LCCOMB_X24_Y10_N10
\temp_line~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~202_combout\ = (\Decoder5~5_combout\ & ((\Decoder5~1_combout\ & ((\temp_line~182_combout\))) # (!\Decoder5~1_combout\ & (\temp_line~201_combout\)))) # (!\Decoder5~5_combout\ & (\temp_line~201_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~201_combout\,
	datab => \Decoder5~5_combout\,
	datac => \Decoder5~1_combout\,
	datad => \temp_line~182_combout\,
	combout => \temp_line~202_combout\);

-- Location: LCCOMB_X24_Y10_N24
\temp_line~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~203_combout\ = (\Decoder1~164_combout\ & (\temp_line~186_combout\)) # (!\Decoder1~164_combout\ & ((\temp_line~202_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~164_combout\,
	datac => \temp_line~186_combout\,
	datad => \temp_line~202_combout\,
	combout => \temp_line~203_combout\);

-- Location: LCCOMB_X21_Y11_N0
\temp_line~378\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~378_combout\ = (\Decoder1~168_combout\ & ((\temp_line~369_combout\))) # (!\Decoder1~168_combout\ & (\temp_line~203_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~203_combout\,
	datab => \Decoder1~168_combout\,
	datad => \temp_line~369_combout\,
	combout => \temp_line~378_combout\);

-- Location: LCCOMB_X21_Y12_N20
\vram_a_data[31]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[31]~31_combout\ = (\Decoder1~159_combout\ & ((\temp_line~427_combout\))) # (!\Decoder1~159_combout\ & (\temp_line~378_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~159_combout\,
	datab => \temp_line~378_combout\,
	datad => \temp_line~427_combout\,
	combout => \vram_a_data[31]~31_combout\);

-- Location: LCCOMB_X21_Y12_N14
\Selector371~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector371~0_combout\ = (!\currentState.TState_Cls~q\ & vram_a_data(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \currentState.TState_Cls~q\,
	datad => vram_a_data(31),
	combout => \Selector371~0_combout\);

-- Location: FF_X21_Y12_N21
\vram_a_data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[31]~31_combout\,
	asdata => \Selector371~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(31));

-- Location: LCCOMB_X24_Y5_N22
\temp_line~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~85_combout\ = (!\Decoder1~169_combout\ & ((\Decoder1~166_combout\ & ((\temp_line~1_combout\))) # (!\Decoder1~166_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~166_combout\,
	datab => \Decoder1~169_combout\,
	datac => \e_vram|altsyncram_component|auto_generated|q_a\(30),
	datad => \temp_line~1_combout\,
	combout => \temp_line~85_combout\);

-- Location: LCCOMB_X24_Y5_N8
\temp_line~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~86_combout\ = (\temp_line~85_combout\) # ((\Decoder1~169_combout\ & \temp_line~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~85_combout\,
	datab => \Decoder1~169_combout\,
	datad => \temp_line~0_combout\,
	combout => \temp_line~86_combout\);

-- Location: LCCOMB_X24_Y5_N16
\temp_line~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~163_combout\ = (\Decoder1~157_combout\ & (\temp_line~127_combout\)) # (!\Decoder1~157_combout\ & ((\temp_line~86_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~157_combout\,
	datac => \temp_line~127_combout\,
	datad => \temp_line~86_combout\,
	combout => \temp_line~163_combout\);

-- Location: LCCOMB_X21_Y9_N18
\temp_line~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~214_combout\ = (\Decoder1~158_combout\ & ((\temp_line~181_combout\))) # (!\Decoder1~158_combout\ & (\temp_line~163_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \temp_line~163_combout\,
	datac => \Decoder1~158_combout\,
	datad => \temp_line~181_combout\,
	combout => \temp_line~214_combout\);

-- Location: LCCOMB_X22_Y12_N18
\temp_line~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~215_combout\ = (\Decoder5~10_combout\ & ((\Decoder5~5_combout\ & (\temp_line~182_combout\)) # (!\Decoder5~5_combout\ & ((\temp_line~214_combout\))))) # (!\Decoder5~10_combout\ & (((\temp_line~214_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder5~10_combout\,
	datab => \Decoder5~5_combout\,
	datac => \temp_line~182_combout\,
	datad => \temp_line~214_combout\,
	combout => \temp_line~215_combout\);

-- Location: LCCOMB_X22_Y12_N16
\temp_line~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~216_combout\ = (\Decoder1~168_combout\ & (\temp_line~186_combout\)) # (!\Decoder1~168_combout\ & ((\temp_line~215_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~168_combout\,
	datac => \temp_line~186_combout\,
	datad => \temp_line~215_combout\,
	combout => \temp_line~216_combout\);

-- Location: LCCOMB_X21_Y11_N10
\temp_line~382\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~382_combout\ = (\Decoder1~159_combout\ & ((\temp_line~369_combout\))) # (!\Decoder1~159_combout\ & (\temp_line~216_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~216_combout\,
	datac => \Decoder1~159_combout\,
	datad => \temp_line~369_combout\,
	combout => \temp_line~382_combout\);

-- Location: LCCOMB_X21_Y12_N6
\vram_a_data[30]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[30]~19_combout\ = (\Decoder1~160_combout\ & ((\temp_line~427_combout\))) # (!\Decoder1~160_combout\ & (\temp_line~382_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~160_combout\,
	datab => \temp_line~382_combout\,
	datad => \temp_line~427_combout\,
	combout => \vram_a_data[30]~19_combout\);

-- Location: LCCOMB_X21_Y12_N28
\Selector372~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector372~0_combout\ = (!\currentState.TState_Cls~q\ & vram_a_data(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \currentState.TState_Cls~q\,
	datad => vram_a_data(30),
	combout => \Selector372~0_combout\);

-- Location: FF_X21_Y12_N7
\vram_a_data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[30]~19_combout\,
	asdata => \Selector372~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(30));

-- Location: LCCOMB_X25_Y6_N8
\temp_line~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~63_combout\ = (!\Decoder1~158_combout\ & ((\Decoder1~157_combout\ & ((\temp_line~1_combout\))) # (!\Decoder1~157_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(28),
	datab => \Decoder1~158_combout\,
	datac => \Decoder1~157_combout\,
	datad => \temp_line~1_combout\,
	combout => \temp_line~63_combout\);

-- Location: LCCOMB_X25_Y6_N26
\temp_line~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~64_combout\ = (\temp_line~63_combout\) # ((\Decoder1~158_combout\ & \temp_line~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~158_combout\,
	datac => \temp_line~63_combout\,
	datad => \temp_line~0_combout\,
	combout => \temp_line~64_combout\);

-- Location: LCCOMB_X23_Y6_N20
\temp_line~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~187_combout\ = (\Decoder1~164_combout\ & ((\temp_line~127_combout\))) # (!\Decoder1~164_combout\ & (\temp_line~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~164_combout\,
	datac => \temp_line~64_combout\,
	datad => \temp_line~127_combout\,
	combout => \temp_line~187_combout\);

-- Location: LCCOMB_X23_Y6_N14
\temp_line~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~188_combout\ = (\Decoder1~168_combout\ & ((\temp_line~181_combout\))) # (!\Decoder1~168_combout\ & (\temp_line~187_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \temp_line~187_combout\,
	datac => \Decoder1~168_combout\,
	datad => \temp_line~181_combout\,
	combout => \temp_line~188_combout\);

-- Location: LCCOMB_X24_Y14_N0
\temp_line~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~189_combout\ = (\Decoder5~4_combout\ & ((\Decoder5~5_combout\ & (\temp_line~182_combout\)) # (!\Decoder5~5_combout\ & ((\temp_line~188_combout\))))) # (!\Decoder5~4_combout\ & (((\temp_line~188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder5~4_combout\,
	datab => \Decoder5~5_combout\,
	datac => \temp_line~182_combout\,
	datad => \temp_line~188_combout\,
	combout => \temp_line~189_combout\);

-- Location: LCCOMB_X24_Y14_N26
\temp_line~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~190_combout\ = (\Decoder1~160_combout\ & (\temp_line~186_combout\)) # (!\Decoder1~160_combout\ & ((\temp_line~189_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~160_combout\,
	datac => \temp_line~186_combout\,
	datad => \temp_line~189_combout\,
	combout => \temp_line~190_combout\);

-- Location: LCCOMB_X21_Y11_N4
\temp_line~375\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~375_combout\ = (\Decoder1~163_combout\ & ((\temp_line~369_combout\))) # (!\Decoder1~163_combout\ & (\temp_line~190_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~163_combout\,
	datac => \temp_line~190_combout\,
	datad => \temp_line~369_combout\,
	combout => \temp_line~375_combout\);

-- Location: LCCOMB_X21_Y11_N20
\vram_a_data[28]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[28]~27_combout\ = (\Decoder1~167_combout\ & ((\temp_line~427_combout\))) # (!\Decoder1~167_combout\ & (\temp_line~375_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~167_combout\,
	datab => \temp_line~375_combout\,
	datad => \temp_line~427_combout\,
	combout => \vram_a_data[28]~27_combout\);

-- Location: LCCOMB_X21_Y10_N10
\Selector374~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector374~0_combout\ = (!\currentState.TState_Cls~q\ & vram_a_data(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \currentState.TState_Cls~q\,
	datad => vram_a_data(28),
	combout => \Selector374~0_combout\);

-- Location: FF_X21_Y11_N21
\vram_a_data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[28]~27_combout\,
	asdata => \Selector374~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(28));

-- Location: LCCOMB_X24_Y6_N20
\temp_line~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~73_combout\ = (!\Decoder1~164_combout\ & ((\Decoder1~158_combout\ & ((\temp_line~1_combout\))) # (!\Decoder1~158_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(27),
	datab => \Decoder1~164_combout\,
	datac => \temp_line~1_combout\,
	datad => \Decoder1~158_combout\,
	combout => \temp_line~73_combout\);

-- Location: LCCOMB_X24_Y6_N30
\temp_line~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~74_combout\ = (\temp_line~73_combout\) # ((\Decoder1~164_combout\ & \temp_line~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~164_combout\,
	datac => \temp_line~73_combout\,
	datad => \temp_line~0_combout\,
	combout => \temp_line~74_combout\);

-- Location: LCCOMB_X23_Y6_N4
\temp_line~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~204_combout\ = (\Decoder1~168_combout\ & (\temp_line~127_combout\)) # (!\Decoder1~168_combout\ & ((\temp_line~74_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~127_combout\,
	datac => \temp_line~74_combout\,
	datad => \Decoder1~168_combout\,
	combout => \temp_line~204_combout\);

-- Location: LCCOMB_X23_Y6_N26
\temp_line~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~205_combout\ = (\Decoder1~159_combout\ & ((\temp_line~181_combout\))) # (!\Decoder1~159_combout\ & (\temp_line~204_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~159_combout\,
	datac => \temp_line~204_combout\,
	datad => \temp_line~181_combout\,
	combout => \temp_line~205_combout\);

-- Location: LCCOMB_X24_Y10_N2
\temp_line~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~206_combout\ = (\Decoder5~1_combout\ & ((\Decoder5~7_combout\ & ((\temp_line~182_combout\))) # (!\Decoder5~7_combout\ & (\temp_line~205_combout\)))) # (!\Decoder5~1_combout\ & (((\temp_line~205_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder5~1_combout\,
	datab => \Decoder5~7_combout\,
	datac => \temp_line~205_combout\,
	datad => \temp_line~182_combout\,
	combout => \temp_line~206_combout\);

-- Location: LCCOMB_X24_Y10_N0
\temp_line~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~207_combout\ = (\Decoder1~163_combout\ & (\temp_line~186_combout\)) # (!\Decoder1~163_combout\ & ((\temp_line~206_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~163_combout\,
	datac => \temp_line~186_combout\,
	datad => \temp_line~206_combout\,
	combout => \temp_line~207_combout\);

-- Location: LCCOMB_X21_Y11_N22
\temp_line~379\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~379_combout\ = (\Decoder1~167_combout\ & ((\temp_line~369_combout\))) # (!\Decoder1~167_combout\ & (\temp_line~207_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \temp_line~207_combout\,
	datac => \Decoder1~167_combout\,
	datad => \temp_line~369_combout\,
	combout => \temp_line~379_combout\);

-- Location: LCCOMB_X21_Y12_N12
\vram_a_data[27]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[27]~28_combout\ = (\Decoder1~161_combout\ & ((\temp_line~427_combout\))) # (!\Decoder1~161_combout\ & (\temp_line~379_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~161_combout\,
	datab => \temp_line~379_combout\,
	datad => \temp_line~427_combout\,
	combout => \vram_a_data[27]~28_combout\);

-- Location: LCCOMB_X21_Y12_N26
\Selector375~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector375~0_combout\ = (!\currentState.TState_Cls~q\ & vram_a_data(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \currentState.TState_Cls~q\,
	datad => vram_a_data(27),
	combout => \Selector375~0_combout\);

-- Location: FF_X21_Y12_N13
\vram_a_data[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[27]~28_combout\,
	asdata => \Selector375~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(27));

-- Location: LCCOMB_X26_Y6_N12
\temp_line~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~89_combout\ = (\Decoder1~168_combout\ & ((\e_ram|altsyncram_component|auto_generated|q_a\(7) $ (\Mux45~41_combout\)))) # (!\Decoder1~168_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(25),
	datab => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datac => \Decoder1~168_combout\,
	datad => \Mux45~41_combout\,
	combout => \temp_line~89_combout\);

-- Location: LCCOMB_X26_Y6_N2
\temp_line~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~90_combout\ = (\Decoder1~159_combout\ & ((\temp_line~0_combout\))) # (!\Decoder1~159_combout\ & (\temp_line~89_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~89_combout\,
	datac => \Decoder1~159_combout\,
	datad => \temp_line~0_combout\,
	combout => \temp_line~90_combout\);

-- Location: LCCOMB_X26_Y6_N18
\temp_line~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~156_combout\ = (\Decoder1~160_combout\ & ((\temp_line~127_combout\))) # (!\Decoder1~160_combout\ & (\temp_line~90_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \temp_line~90_combout\,
	datac => \Decoder1~160_combout\,
	datad => \temp_line~127_combout\,
	combout => \temp_line~156_combout\);

-- Location: LCCOMB_X26_Y11_N16
\temp_line~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~232_combout\ = (\Decoder1~163_combout\ & ((\temp_line~181_combout\))) # (!\Decoder1~163_combout\ & (\temp_line~156_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~163_combout\,
	datac => \temp_line~156_combout\,
	datad => \temp_line~181_combout\,
	combout => \temp_line~232_combout\);

-- Location: LCCOMB_X26_Y11_N2
\temp_line~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~233_combout\ = (\Decoder5~11_combout\ & ((\Decoder5~7_combout\ & ((\temp_line~182_combout\))) # (!\Decoder5~7_combout\ & (\temp_line~232_combout\)))) # (!\Decoder5~11_combout\ & (\temp_line~232_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder5~11_combout\,
	datab => \temp_line~232_combout\,
	datac => \Decoder5~7_combout\,
	datad => \temp_line~182_combout\,
	combout => \temp_line~233_combout\);

-- Location: LCCOMB_X26_Y11_N24
\temp_line~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~234_combout\ = (\Decoder1~161_combout\ & (\temp_line~186_combout\)) # (!\Decoder1~161_combout\ & ((\temp_line~233_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~161_combout\,
	datac => \temp_line~186_combout\,
	datad => \temp_line~233_combout\,
	combout => \temp_line~234_combout\);

-- Location: LCCOMB_X28_Y11_N0
\temp_line~372\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~372_combout\ = (\Decoder1~162_combout\ & ((\temp_line~369_combout\))) # (!\Decoder1~162_combout\ & (\temp_line~234_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \temp_line~234_combout\,
	datac => \Decoder1~162_combout\,
	datad => \temp_line~369_combout\,
	combout => \temp_line~372_combout\);

-- Location: LCCOMB_X22_Y15_N24
\vram_a_data[25]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[25]~20_combout\ = (\Decoder1~165_combout\ & ((\temp_line~427_combout\))) # (!\Decoder1~165_combout\ & (\temp_line~372_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~372_combout\,
	datab => \Decoder1~165_combout\,
	datad => \temp_line~427_combout\,
	combout => \vram_a_data[25]~20_combout\);

-- Location: LCCOMB_X22_Y15_N22
\Selector377~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector377~0_combout\ = (!\currentState.TState_Cls~q\ & vram_a_data(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \currentState.TState_Cls~q\,
	datad => vram_a_data(25),
	combout => \Selector377~0_combout\);

-- Location: FF_X22_Y15_N25
\vram_a_data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[25]~20_combout\,
	asdata => \Selector377~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(25));

-- Location: LCCOMB_X25_Y6_N28
\temp_line~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~65_combout\ = (!\Decoder1~160_combout\ & ((\Decoder1~159_combout\ & ((\temp_line~1_combout\))) # (!\Decoder1~159_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~160_combout\,
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(24),
	datac => \Decoder1~159_combout\,
	datad => \temp_line~1_combout\,
	combout => \temp_line~65_combout\);

-- Location: LCCOMB_X25_Y6_N18
\temp_line~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~66_combout\ = (\temp_line~65_combout\) # ((\Decoder1~160_combout\ & \temp_line~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~160_combout\,
	datab => \temp_line~65_combout\,
	datad => \temp_line~0_combout\,
	combout => \temp_line~66_combout\);

-- Location: LCCOMB_X25_Y6_N0
\temp_line~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~159_combout\ = (\Decoder1~163_combout\ & ((\temp_line~127_combout\))) # (!\Decoder1~163_combout\ & (\temp_line~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~163_combout\,
	datac => \temp_line~66_combout\,
	datad => \temp_line~127_combout\,
	combout => \temp_line~159_combout\);

-- Location: LCCOMB_X24_Y14_N10
\temp_line~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~194_combout\ = (\Decoder1~167_combout\ & (\temp_line~181_combout\)) # (!\Decoder1~167_combout\ & ((\temp_line~159_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~167_combout\,
	datac => \temp_line~181_combout\,
	datad => \temp_line~159_combout\,
	combout => \temp_line~194_combout\);

-- Location: LCCOMB_X24_Y14_N24
\temp_line~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~195_combout\ = (\Decoder5~4_combout\ & ((\Decoder5~7_combout\ & (\temp_line~182_combout\)) # (!\Decoder5~7_combout\ & ((\temp_line~194_combout\))))) # (!\Decoder5~4_combout\ & (((\temp_line~194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder5~4_combout\,
	datab => \Decoder5~7_combout\,
	datac => \temp_line~182_combout\,
	datad => \temp_line~194_combout\,
	combout => \temp_line~195_combout\);

-- Location: LCCOMB_X24_Y14_N22
\temp_line~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~196_combout\ = (\Decoder1~162_combout\ & (\temp_line~186_combout\)) # (!\Decoder1~162_combout\ & ((\temp_line~195_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~162_combout\,
	datac => \temp_line~186_combout\,
	datad => \temp_line~195_combout\,
	combout => \temp_line~196_combout\);

-- Location: LCCOMB_X24_Y14_N6
\temp_line~376\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~376_combout\ = (\Decoder1~165_combout\ & ((\temp_line~369_combout\))) # (!\Decoder1~165_combout\ & (\temp_line~196_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~165_combout\,
	datac => \temp_line~196_combout\,
	datad => \temp_line~369_combout\,
	combout => \temp_line~376_combout\);

-- Location: LCCOMB_X26_Y14_N20
\vram_a_data[24]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[24]~25_combout\ = (\Decoder1~183_combout\ & ((\temp_line~427_combout\))) # (!\Decoder1~183_combout\ & (\temp_line~376_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~376_combout\,
	datab => \Decoder1~183_combout\,
	datad => \temp_line~427_combout\,
	combout => \vram_a_data[24]~25_combout\);

-- Location: LCCOMB_X26_Y14_N14
\Selector378~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector378~0_combout\ = (!\currentState.TState_Cls~q\ & vram_a_data(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \currentState.TState_Cls~q\,
	datad => vram_a_data(24),
	combout => \Selector378~0_combout\);

-- Location: FF_X26_Y14_N21
\vram_a_data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[24]~25_combout\,
	asdata => \Selector378~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(24));

-- Location: LCCOMB_X24_Y6_N28
\temp_line~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~71_combout\ = (!\Decoder1~163_combout\ & ((\Decoder1~160_combout\ & ((\temp_line~1_combout\))) # (!\Decoder1~160_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(23),
	datab => \temp_line~1_combout\,
	datac => \Decoder1~163_combout\,
	datad => \Decoder1~160_combout\,
	combout => \temp_line~71_combout\);

-- Location: LCCOMB_X24_Y6_N2
\temp_line~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~72_combout\ = (\temp_line~71_combout\) # ((\Decoder1~163_combout\ & \temp_line~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~163_combout\,
	datab => \temp_line~71_combout\,
	datad => \temp_line~0_combout\,
	combout => \temp_line~72_combout\);

-- Location: LCCOMB_X24_Y6_N0
\temp_line~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~161_combout\ = (\Decoder1~167_combout\ & ((\temp_line~127_combout\))) # (!\Decoder1~167_combout\ & (\temp_line~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~167_combout\,
	datab => \temp_line~72_combout\,
	datac => \temp_line~127_combout\,
	combout => \temp_line~161_combout\);

-- Location: LCCOMB_X24_Y10_N30
\temp_line~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~208_combout\ = (\Decoder1~161_combout\ & ((\temp_line~181_combout\))) # (!\Decoder1~161_combout\ & (\temp_line~161_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~161_combout\,
	datac => \Decoder1~161_combout\,
	datad => \temp_line~181_combout\,
	combout => \temp_line~208_combout\);

-- Location: LCCOMB_X24_Y10_N16
\temp_line~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~209_combout\ = (\Decoder5~1_combout\ & ((\Decoder5~9_combout\ & ((\temp_line~182_combout\))) # (!\Decoder5~9_combout\ & (\temp_line~208_combout\)))) # (!\Decoder5~1_combout\ & (((\temp_line~208_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder5~1_combout\,
	datab => \Decoder5~9_combout\,
	datac => \temp_line~208_combout\,
	datad => \temp_line~182_combout\,
	combout => \temp_line~209_combout\);

-- Location: LCCOMB_X24_Y10_N14
\temp_line~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~210_combout\ = (\Decoder1~165_combout\ & (\temp_line~186_combout\)) # (!\Decoder1~165_combout\ & ((\temp_line~209_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~165_combout\,
	datac => \temp_line~186_combout\,
	datad => \temp_line~209_combout\,
	combout => \temp_line~210_combout\);

-- Location: LCCOMB_X21_Y11_N24
\temp_line~380\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~380_combout\ = (\Decoder1~183_combout\ & ((\temp_line~369_combout\))) # (!\Decoder1~183_combout\ & (\temp_line~210_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~183_combout\,
	datac => \temp_line~210_combout\,
	datad => \temp_line~369_combout\,
	combout => \temp_line~380_combout\);

-- Location: LCCOMB_X21_Y12_N2
\vram_a_data[23]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[23]~29_combout\ = (\Decoder1~131_combout\ & ((\temp_line~427_combout\))) # (!\Decoder1~131_combout\ & (\temp_line~380_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~380_combout\,
	datab => \Decoder1~131_combout\,
	datad => \temp_line~427_combout\,
	combout => \vram_a_data[23]~29_combout\);

-- Location: LCCOMB_X21_Y12_N4
\Selector379~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector379~0_combout\ = (!\currentState.TState_Cls~q\ & vram_a_data(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \currentState.TState_Cls~q\,
	datad => vram_a_data(23),
	combout => \Selector379~0_combout\);

-- Location: FF_X21_Y12_N3
\vram_a_data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[23]~29_combout\,
	asdata => \Selector379~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(23));

-- Location: LCCOMB_X26_Y6_N24
\temp_line~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~91_combout\ = (\Decoder1~167_combout\ & ((\e_ram|altsyncram_component|auto_generated|q_a\(7) $ (\Mux45~41_combout\)))) # (!\Decoder1~167_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(21),
	datab => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datac => \Decoder1~167_combout\,
	datad => \Mux45~41_combout\,
	combout => \temp_line~91_combout\);

-- Location: LCCOMB_X26_Y6_N30
\temp_line~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~92_combout\ = (\Decoder1~161_combout\ & ((\temp_line~0_combout\))) # (!\Decoder1~161_combout\ & (\temp_line~91_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~161_combout\,
	datac => \temp_line~91_combout\,
	datad => \temp_line~0_combout\,
	combout => \temp_line~92_combout\);

-- Location: LCCOMB_X26_Y6_N8
\temp_line~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~157_combout\ = (\Decoder1~162_combout\ & ((\temp_line~127_combout\))) # (!\Decoder1~162_combout\ & (\temp_line~92_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~162_combout\,
	datac => \temp_line~92_combout\,
	datad => \temp_line~127_combout\,
	combout => \temp_line~157_combout\);

-- Location: LCCOMB_X23_Y6_N0
\temp_line~354\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~354_combout\ = (\Decoder1~165_combout\ & ((\temp_line~181_combout\))) # (!\Decoder1~165_combout\ & (\temp_line~157_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~165_combout\,
	datac => \temp_line~157_combout\,
	datad => \temp_line~181_combout\,
	combout => \temp_line~354_combout\);

-- Location: LCCOMB_X22_Y13_N6
\temp_line~355\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~355_combout\ = (\Decoder5~9_combout\ & ((\Decoder5~11_combout\ & ((\temp_line~182_combout\))) # (!\Decoder5~11_combout\ & (\temp_line~354_combout\)))) # (!\Decoder5~9_combout\ & (\temp_line~354_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~354_combout\,
	datab => \Decoder5~9_combout\,
	datac => \temp_line~182_combout\,
	datad => \Decoder5~11_combout\,
	combout => \temp_line~355_combout\);

-- Location: LCCOMB_X22_Y13_N28
\temp_line~356\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~356_combout\ = (\Decoder1~131_combout\ & (\temp_line~186_combout\)) # (!\Decoder1~131_combout\ & ((\temp_line~355_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~131_combout\,
	datac => \temp_line~186_combout\,
	datad => \temp_line~355_combout\,
	combout => \temp_line~356_combout\);

-- Location: LCCOMB_X22_Y13_N4
\temp_line~410\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~410_combout\ = (\Decoder1~132_combout\ & ((\temp_line~369_combout\))) # (!\Decoder1~132_combout\ & (\temp_line~356_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~132_combout\,
	datab => \temp_line~356_combout\,
	datac => \temp_line~369_combout\,
	combout => \temp_line~410_combout\);

-- Location: LCCOMB_X21_Y10_N2
\vram_a_data[21]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[21]~21_combout\ = (\Decoder1~179_combout\ & ((\temp_line~427_combout\))) # (!\Decoder1~179_combout\ & (\temp_line~410_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~179_combout\,
	datab => \temp_line~410_combout\,
	datad => \temp_line~427_combout\,
	combout => \vram_a_data[21]~21_combout\);

-- Location: LCCOMB_X21_Y10_N26
\Selector381~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector381~0_combout\ = (!\currentState.TState_Cls~q\ & vram_a_data(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \currentState.TState_Cls~q\,
	datad => vram_a_data(21),
	combout => \Selector381~0_combout\);

-- Location: FF_X21_Y10_N3
\vram_a_data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[21]~21_combout\,
	asdata => \Selector381~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(21));

-- Location: LCCOMB_X25_Y6_N12
\temp_line~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~67_combout\ = (!\Decoder1~162_combout\ & ((\Decoder1~161_combout\ & ((\temp_line~1_combout\))) # (!\Decoder1~161_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~162_combout\,
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(20),
	datac => \Decoder1~161_combout\,
	datad => \temp_line~1_combout\,
	combout => \temp_line~67_combout\);

-- Location: LCCOMB_X25_Y6_N6
\temp_line~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~68_combout\ = (\temp_line~67_combout\) # ((\Decoder1~162_combout\ & \temp_line~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~67_combout\,
	datac => \Decoder1~162_combout\,
	datad => \temp_line~0_combout\,
	combout => \temp_line~68_combout\);

-- Location: LCCOMB_X24_Y10_N6
\temp_line~316\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~316_combout\ = (\Decoder1~165_combout\ & ((\temp_line~127_combout\))) # (!\Decoder1~165_combout\ & (\temp_line~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~68_combout\,
	datab => \Decoder1~165_combout\,
	datad => \temp_line~127_combout\,
	combout => \temp_line~316_combout\);

-- Location: LCCOMB_X24_Y12_N6
\temp_line~317\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~317_combout\ = (\Decoder1~183_combout\ & ((\temp_line~181_combout\))) # (!\Decoder1~183_combout\ & (\temp_line~316_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \temp_line~316_combout\,
	datac => \Decoder1~183_combout\,
	datad => \temp_line~181_combout\,
	combout => \temp_line~317_combout\);

-- Location: LCCOMB_X24_Y12_N20
\temp_line~318\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~318_combout\ = (\Decoder5~9_combout\ & ((\Decoder5~4_combout\ & ((\temp_line~182_combout\))) # (!\Decoder5~4_combout\ & (\temp_line~317_combout\)))) # (!\Decoder5~9_combout\ & (\temp_line~317_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~317_combout\,
	datab => \Decoder5~9_combout\,
	datac => \Decoder5~4_combout\,
	datad => \temp_line~182_combout\,
	combout => \temp_line~318_combout\);

-- Location: LCCOMB_X24_Y12_N10
\temp_line~319\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~319_combout\ = (\Decoder1~132_combout\ & (\temp_line~186_combout\)) # (!\Decoder1~132_combout\ & ((\temp_line~318_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~132_combout\,
	datac => \temp_line~186_combout\,
	datad => \temp_line~318_combout\,
	combout => \temp_line~319_combout\);

-- Location: LCCOMB_X24_Y11_N18
\temp_line~414\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~414_combout\ = (\Decoder1~179_combout\ & ((\temp_line~369_combout\))) # (!\Decoder1~179_combout\ & (\temp_line~319_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~179_combout\,
	datac => \temp_line~319_combout\,
	datad => \temp_line~369_combout\,
	combout => \temp_line~414_combout\);

-- Location: LCCOMB_X23_Y10_N6
\vram_a_data[20]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[20]~24_combout\ = (\Decoder1~182_combout\ & ((\temp_line~427_combout\))) # (!\Decoder1~182_combout\ & (\temp_line~414_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~182_combout\,
	datab => \temp_line~414_combout\,
	datad => \temp_line~427_combout\,
	combout => \vram_a_data[20]~24_combout\);

-- Location: LCCOMB_X23_Y10_N22
\Selector382~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector382~0_combout\ = (!\currentState.TState_Cls~q\ & vram_a_data(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \currentState.TState_Cls~q\,
	datad => vram_a_data(20),
	combout => \Selector382~0_combout\);

-- Location: FF_X23_Y10_N7
\vram_a_data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[20]~24_combout\,
	asdata => \Selector382~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(20));

-- Location: LCCOMB_X24_Y6_N12
\temp_line~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~75_combout\ = (!\Decoder1~165_combout\ & ((\Decoder1~162_combout\ & (\temp_line~1_combout\)) # (!\Decoder1~162_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~162_combout\,
	datab => \Decoder1~165_combout\,
	datac => \temp_line~1_combout\,
	datad => \e_vram|altsyncram_component|auto_generated|q_a\(19),
	combout => \temp_line~75_combout\);

-- Location: LCCOMB_X24_Y6_N10
\temp_line~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~76_combout\ = (\temp_line~75_combout\) # ((\Decoder1~165_combout\ & \temp_line~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~75_combout\,
	datab => \Decoder1~165_combout\,
	datad => \temp_line~0_combout\,
	combout => \temp_line~76_combout\);

-- Location: LCCOMB_X25_Y14_N8
\temp_line~329\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~329_combout\ = (\Decoder1~183_combout\ & (\temp_line~127_combout\)) # (!\Decoder1~183_combout\ & ((\temp_line~76_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \temp_line~127_combout\,
	datac => \temp_line~76_combout\,
	datad => \Decoder1~183_combout\,
	combout => \temp_line~329_combout\);

-- Location: LCCOMB_X25_Y14_N14
\temp_line~330\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~330_combout\ = (\Decoder1~131_combout\ & ((\temp_line~181_combout\))) # (!\Decoder1~131_combout\ & (\temp_line~329_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~131_combout\,
	datac => \temp_line~329_combout\,
	datad => \temp_line~181_combout\,
	combout => \temp_line~330_combout\);

-- Location: LCCOMB_X25_Y14_N28
\temp_line~331\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~331_combout\ = (\Decoder5~1_combout\ & ((\Decoder5~18_combout\ & ((\temp_line~182_combout\))) # (!\Decoder5~18_combout\ & (\temp_line~330_combout\)))) # (!\Decoder5~1_combout\ & (((\temp_line~330_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder5~1_combout\,
	datab => \Decoder5~18_combout\,
	datac => \temp_line~330_combout\,
	datad => \temp_line~182_combout\,
	combout => \temp_line~331_combout\);

-- Location: LCCOMB_X25_Y14_N6
\temp_line~332\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~332_combout\ = (\Decoder1~179_combout\ & (\temp_line~186_combout\)) # (!\Decoder1~179_combout\ & ((\temp_line~331_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~179_combout\,
	datac => \temp_line~186_combout\,
	datad => \temp_line~331_combout\,
	combout => \temp_line~332_combout\);

-- Location: LCCOMB_X24_Y11_N2
\temp_line~418\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~418_combout\ = (\Decoder1~182_combout\ & ((\temp_line~369_combout\))) # (!\Decoder1~182_combout\ & (\temp_line~332_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~332_combout\,
	datab => \Decoder1~182_combout\,
	datad => \temp_line~369_combout\,
	combout => \temp_line~418_combout\);

-- Location: LCCOMB_X21_Y15_N2
\vram_a_data[19]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[19]~30_combout\ = (\Decoder1~172_combout\ & ((\temp_line~427_combout\))) # (!\Decoder1~172_combout\ & (\temp_line~418_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~172_combout\,
	datab => \temp_line~418_combout\,
	datad => \temp_line~427_combout\,
	combout => \vram_a_data[19]~30_combout\);

-- Location: LCCOMB_X21_Y15_N8
\Selector383~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector383~0_combout\ = (!\currentState.TState_Cls~q\ & vram_a_data(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \currentState.TState_Cls~q\,
	datad => vram_a_data(19),
	combout => \Selector383~0_combout\);

-- Location: FF_X21_Y15_N3
\vram_a_data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[19]~30_combout\,
	asdata => \Selector383~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(19));

-- Location: LCCOMB_X24_Y5_N12
\temp_line~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~83_combout\ = (\Decoder1~165_combout\ & ((\e_ram|altsyncram_component|auto_generated|q_a\(7) $ (\Mux45~41_combout\)))) # (!\Decoder1~165_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(18),
	datab => \Decoder1~165_combout\,
	datac => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datad => \Mux45~41_combout\,
	combout => \temp_line~83_combout\);

-- Location: LCCOMB_X24_Y5_N10
\temp_line~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~84_combout\ = (\Decoder1~116_combout\ & ((\Decoder1~110_combout\ & ((\temp_line~0_combout\))) # (!\Decoder1~110_combout\ & (\temp_line~83_combout\)))) # (!\Decoder1~116_combout\ & (\temp_line~83_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~83_combout\,
	datab => \Decoder1~116_combout\,
	datac => \Decoder1~110_combout\,
	datad => \temp_line~0_combout\,
	combout => \temp_line~84_combout\);

-- Location: LCCOMB_X25_Y7_N4
\temp_line~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~180_combout\ = (\Decoder1~131_combout\ & ((\temp_line~127_combout\))) # (!\Decoder1~131_combout\ & (\temp_line~84_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~84_combout\,
	datac => \Decoder1~131_combout\,
	datad => \temp_line~127_combout\,
	combout => \temp_line~180_combout\);

-- Location: LCCOMB_X23_Y12_N10
\temp_line~342\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~342_combout\ = (\Decoder1~132_combout\ & (\temp_line~181_combout\)) # (!\Decoder1~132_combout\ & ((\temp_line~180_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~132_combout\,
	datac => \temp_line~181_combout\,
	datad => \temp_line~180_combout\,
	combout => \temp_line~342_combout\);

-- Location: LCCOMB_X23_Y12_N0
\temp_line~343\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~343_combout\ = (\Decoder5~10_combout\ & ((\Decoder5~18_combout\ & ((\temp_line~182_combout\))) # (!\Decoder5~18_combout\ & (\temp_line~342_combout\)))) # (!\Decoder5~10_combout\ & (\temp_line~342_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~342_combout\,
	datab => \Decoder5~10_combout\,
	datac => \temp_line~182_combout\,
	datad => \Decoder5~18_combout\,
	combout => \temp_line~343_combout\);

-- Location: LCCOMB_X23_Y12_N14
\temp_line~344\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~344_combout\ = (\Decoder1~182_combout\ & (\temp_line~186_combout\)) # (!\Decoder1~182_combout\ & ((\temp_line~343_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~182_combout\,
	datac => \temp_line~186_combout\,
	datad => \temp_line~343_combout\,
	combout => \temp_line~344_combout\);

-- Location: LCCOMB_X23_Y12_N22
\temp_line~420\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~420_combout\ = (\Decoder1~172_combout\ & ((\temp_line~369_combout\))) # (!\Decoder1~172_combout\ & (\temp_line~344_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~172_combout\,
	datac => \temp_line~344_combout\,
	datad => \temp_line~369_combout\,
	combout => \temp_line~420_combout\);

-- Location: LCCOMB_X21_Y12_N16
\vram_a_data[18]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[18]~18_combout\ = (\Decoder1~173_combout\ & ((\temp_line~427_combout\))) # (!\Decoder1~173_combout\ & (\temp_line~420_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~173_combout\,
	datab => \temp_line~420_combout\,
	datad => \temp_line~427_combout\,
	combout => \vram_a_data[18]~18_combout\);

-- Location: LCCOMB_X21_Y12_N30
\Selector384~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector384~0_combout\ = (!\currentState.TState_Cls~q\ & vram_a_data(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \currentState.TState_Cls~q\,
	datad => vram_a_data(18),
	combout => \Selector384~0_combout\);

-- Location: FF_X21_Y12_N17
\vram_a_data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[18]~18_combout\,
	asdata => \Selector384~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(18));

-- Location: LCCOMB_X25_Y5_N28
\temp_line~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~125_combout\ = (!\Decoder1~131_combout\ & ((\Decoder1~183_combout\ & ((\temp_line~1_combout\))) # (!\Decoder1~183_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~183_combout\,
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(17),
	datac => \Decoder1~131_combout\,
	datad => \temp_line~1_combout\,
	combout => \temp_line~125_combout\);

-- Location: LCCOMB_X25_Y5_N6
\temp_line~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~126_combout\ = (\temp_line~125_combout\) # ((\Decoder1~131_combout\ & \temp_line~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \temp_line~125_combout\,
	datac => \Decoder1~131_combout\,
	datad => \temp_line~0_combout\,
	combout => \temp_line~126_combout\);

-- Location: LCCOMB_X25_Y5_N22
\temp_line~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~170_combout\ = (\Decoder1~132_combout\ & (\temp_line~127_combout\)) # (!\Decoder1~132_combout\ & ((\temp_line~126_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~132_combout\,
	datac => \temp_line~127_combout\,
	datad => \temp_line~126_combout\,
	combout => \temp_line~170_combout\);

-- Location: LCCOMB_X25_Y5_N14
\temp_line~348\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~348_combout\ = (\Decoder1~179_combout\ & ((\temp_line~181_combout\))) # (!\Decoder1~179_combout\ & (\temp_line~170_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~170_combout\,
	datab => \Decoder1~179_combout\,
	datac => \temp_line~181_combout\,
	combout => \temp_line~348_combout\);

-- Location: LCCOMB_X22_Y13_N12
\temp_line~349\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~349_combout\ = (\Decoder5~18_combout\ & ((\Decoder5~11_combout\ & (\temp_line~182_combout\)) # (!\Decoder5~11_combout\ & ((\temp_line~348_combout\))))) # (!\Decoder5~18_combout\ & (((\temp_line~348_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder5~18_combout\,
	datab => \Decoder5~11_combout\,
	datac => \temp_line~182_combout\,
	datad => \temp_line~348_combout\,
	combout => \temp_line~349_combout\);

-- Location: LCCOMB_X22_Y13_N10
\temp_line~350\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~350_combout\ = (\Decoder1~172_combout\ & (\temp_line~186_combout\)) # (!\Decoder1~172_combout\ & ((\temp_line~349_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~172_combout\,
	datac => \temp_line~186_combout\,
	datad => \temp_line~349_combout\,
	combout => \temp_line~350_combout\);

-- Location: LCCOMB_X22_Y13_N22
\temp_line~408\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~408_combout\ = (\Decoder1~173_combout\ & ((\temp_line~369_combout\))) # (!\Decoder1~173_combout\ & (\temp_line~350_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~350_combout\,
	datac => \temp_line~369_combout\,
	datad => \Decoder1~173_combout\,
	combout => \temp_line~408_combout\);

-- Location: LCCOMB_X22_Y10_N22
\vram_a_data[17]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[17]~22_combout\ = (\Decoder1~177_combout\ & ((\temp_line~427_combout\))) # (!\Decoder1~177_combout\ & (\temp_line~408_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~408_combout\,
	datab => \Decoder1~177_combout\,
	datad => \temp_line~427_combout\,
	combout => \vram_a_data[17]~22_combout\);

-- Location: LCCOMB_X21_Y10_N16
\Selector385~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector385~0_combout\ = (!\currentState.TState_Cls~q\ & vram_a_data(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \currentState.TState_Cls~q\,
	datad => vram_a_data(17),
	combout => \Selector385~0_combout\);

-- Location: FF_X22_Y10_N23
\vram_a_data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[17]~22_combout\,
	asdata => \Selector385~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(17));

-- Location: LCCOMB_X21_Y8_N22
\temp_line~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~101_combout\ = (\Decoder1~131_combout\ & (\e_ram|altsyncram_component|auto_generated|q_a\(7) $ (((\Mux45~41_combout\))))) # (!\Decoder1~131_combout\ & (((\e_vram|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(16),
	datac => \Decoder1~131_combout\,
	datad => \Mux45~41_combout\,
	combout => \temp_line~101_combout\);

-- Location: LCCOMB_X21_Y8_N8
\temp_line~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~102_combout\ = (\Decoder1~132_combout\ & ((\temp_line~0_combout\))) # (!\Decoder1~132_combout\ & (\temp_line~101_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~132_combout\,
	datac => \temp_line~101_combout\,
	datad => \temp_line~0_combout\,
	combout => \temp_line~102_combout\);

-- Location: LCCOMB_X21_Y8_N16
\temp_line~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~172_combout\ = (\Decoder1~179_combout\ & (\temp_line~127_combout\)) # (!\Decoder1~179_combout\ & ((\temp_line~102_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~179_combout\,
	datac => \temp_line~127_combout\,
	datad => \temp_line~102_combout\,
	combout => \temp_line~172_combout\);

-- Location: LCCOMB_X24_Y12_N8
\temp_line~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~310_combout\ = (\Decoder1~182_combout\ & ((\temp_line~181_combout\))) # (!\Decoder1~182_combout\ & (\temp_line~172_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~182_combout\,
	datac => \temp_line~172_combout\,
	datad => \temp_line~181_combout\,
	combout => \temp_line~310_combout\);

-- Location: LCCOMB_X24_Y12_N2
\temp_line~311\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~311_combout\ = (\Decoder5~18_combout\ & ((\Decoder5~4_combout\ & ((\temp_line~182_combout\))) # (!\Decoder5~4_combout\ & (\temp_line~310_combout\)))) # (!\Decoder5~18_combout\ & (((\temp_line~310_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder5~18_combout\,
	datab => \Decoder5~4_combout\,
	datac => \temp_line~310_combout\,
	datad => \temp_line~182_combout\,
	combout => \temp_line~311_combout\);

-- Location: LCCOMB_X24_Y12_N16
\temp_line~312\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~312_combout\ = (\Decoder1~173_combout\ & (\temp_line~186_combout\)) # (!\Decoder1~173_combout\ & ((\temp_line~311_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~173_combout\,
	datac => \temp_line~186_combout\,
	datad => \temp_line~311_combout\,
	combout => \temp_line~312_combout\);

-- Location: LCCOMB_X24_Y11_N22
\temp_line~411\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~411_combout\ = (\Decoder1~177_combout\ & ((\temp_line~369_combout\))) # (!\Decoder1~177_combout\ & (\temp_line~312_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~312_combout\,
	datab => \Decoder1~177_combout\,
	datad => \temp_line~369_combout\,
	combout => \temp_line~411_combout\);

-- Location: LCCOMB_X23_Y5_N24
\vram_a_data[16]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[16]~26_combout\ = (\Decoder1~181_combout\ & ((\temp_line~427_combout\))) # (!\Decoder1~181_combout\ & (\temp_line~411_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~181_combout\,
	datab => \temp_line~411_combout\,
	datad => \temp_line~427_combout\,
	combout => \vram_a_data[16]~26_combout\);

-- Location: LCCOMB_X23_Y5_N16
\Selector386~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector386~0_combout\ = (!\currentState.TState_Cls~q\ & vram_a_data(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_Cls~q\,
	datad => vram_a_data(16),
	combout => \Selector386~0_combout\);

-- Location: FF_X23_Y5_N25
\vram_a_data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[16]~26_combout\,
	asdata => \Selector386~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(16));

-- Location: LCCOMB_X24_Y9_N22
\temp_line~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~105_combout\ = (!\Decoder1~177_combout\ & ((\Decoder1~173_combout\ & ((\temp_line~1_combout\))) # (!\Decoder1~173_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(11),
	datab => \temp_line~1_combout\,
	datac => \Decoder1~177_combout\,
	datad => \Decoder1~173_combout\,
	combout => \temp_line~105_combout\);

-- Location: LCCOMB_X24_Y9_N8
\temp_line~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~106_combout\ = (\temp_line~105_combout\) # ((\Decoder1~177_combout\ & \temp_line~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~177_combout\,
	datac => \temp_line~105_combout\,
	datad => \temp_line~0_combout\,
	combout => \temp_line~106_combout\);

-- Location: LCCOMB_X24_Y9_N6
\temp_line~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~174_combout\ = (\Decoder1~181_combout\ & ((\temp_line~127_combout\))) # (!\Decoder1~181_combout\ & (\temp_line~106_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~181_combout\,
	datab => \temp_line~106_combout\,
	datac => \temp_line~127_combout\,
	combout => \temp_line~174_combout\);

-- Location: LCCOMB_X24_Y12_N30
\temp_line~323\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~323_combout\ = (\Decoder1~170_combout\ & ((\temp_line~181_combout\))) # (!\Decoder1~170_combout\ & (\temp_line~174_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~174_combout\,
	datac => \Decoder1~170_combout\,
	datad => \temp_line~181_combout\,
	combout => \temp_line~323_combout\);

-- Location: LCCOMB_X24_Y12_N28
\temp_line~324\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~324_combout\ = (\Decoder5~19_combout\ & ((\Decoder5~1_combout\ & ((\temp_line~182_combout\))) # (!\Decoder5~1_combout\ & (\temp_line~323_combout\)))) # (!\Decoder5~19_combout\ & (((\temp_line~323_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder5~19_combout\,
	datab => \Decoder5~1_combout\,
	datac => \temp_line~323_combout\,
	datad => \temp_line~182_combout\,
	combout => \temp_line~324_combout\);

-- Location: LCCOMB_X24_Y12_N18
\temp_line~325\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~325_combout\ = (\Decoder1~176_combout\ & (\temp_line~186_combout\)) # (!\Decoder1~176_combout\ & ((\temp_line~324_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~176_combout\,
	datac => \temp_line~186_combout\,
	datad => \temp_line~324_combout\,
	combout => \temp_line~325_combout\);

-- Location: LCCOMB_X24_Y11_N12
\temp_line~416\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~416_combout\ = (\Decoder1~180_combout\ & ((\temp_line~369_combout\))) # (!\Decoder1~180_combout\ & (\temp_line~325_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~180_combout\,
	datab => \temp_line~325_combout\,
	datad => \temp_line~369_combout\,
	combout => \temp_line~416_combout\);

-- Location: LCCOMB_X21_Y15_N20
\vram_a_data[11]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[11]~35_combout\ = (\Decoder1~174_combout\ & ((\temp_line~427_combout\))) # (!\Decoder1~174_combout\ & (\temp_line~416_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~416_combout\,
	datab => \Decoder1~174_combout\,
	datad => \temp_line~427_combout\,
	combout => \vram_a_data[11]~35_combout\);

-- Location: LCCOMB_X21_Y15_N14
\Selector391~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector391~0_combout\ = (!\currentState.TState_Cls~q\ & vram_a_data(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \currentState.TState_Cls~q\,
	datad => vram_a_data(11),
	combout => \Selector391~0_combout\);

-- Location: FF_X21_Y15_N21
\vram_a_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[11]~35_combout\,
	asdata => \Selector391~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(11));

-- Location: LCCOMB_X25_Y7_N8
\temp_line~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~113_combout\ = (\Decoder1~177_combout\ & ((\e_ram|altsyncram_component|auto_generated|q_a\(7) $ (\Mux45~41_combout\)))) # (!\Decoder1~177_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(10),
	datab => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datac => \Mux45~41_combout\,
	datad => \Decoder1~177_combout\,
	combout => \temp_line~113_combout\);

-- Location: LCCOMB_X25_Y7_N10
\temp_line~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~114_combout\ = (\Decoder1~181_combout\ & ((\temp_line~0_combout\))) # (!\Decoder1~181_combout\ & (\temp_line~113_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~181_combout\,
	datac => \temp_line~113_combout\,
	datad => \temp_line~0_combout\,
	combout => \temp_line~114_combout\);

-- Location: LCCOMB_X25_Y7_N14
\temp_line~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~178_combout\ = (\Decoder1~170_combout\ & ((\temp_line~127_combout\))) # (!\Decoder1~170_combout\ & (\temp_line~114_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~114_combout\,
	datab => \Decoder1~170_combout\,
	datad => \temp_line~127_combout\,
	combout => \temp_line~178_combout\);

-- Location: LCCOMB_X23_Y12_N24
\temp_line~336\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~336_combout\ = (\Decoder1~171_combout\ & ((\temp_line~181_combout\))) # (!\Decoder1~171_combout\ & (\temp_line~178_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \temp_line~178_combout\,
	datac => \temp_line~181_combout\,
	datad => \Decoder1~171_combout\,
	combout => \temp_line~336_combout\);

-- Location: LCCOMB_X23_Y12_N2
\temp_line~337\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~337_combout\ = (\Decoder5~19_combout\ & ((\Decoder5~10_combout\ & (\temp_line~182_combout\)) # (!\Decoder5~10_combout\ & ((\temp_line~336_combout\))))) # (!\Decoder5~19_combout\ & (((\temp_line~336_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder5~19_combout\,
	datab => \Decoder5~10_combout\,
	datac => \temp_line~182_combout\,
	datad => \temp_line~336_combout\,
	combout => \temp_line~337_combout\);

-- Location: LCCOMB_X23_Y12_N20
\temp_line~338\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~338_combout\ = (\Decoder1~180_combout\ & (\temp_line~186_combout\)) # (!\Decoder1~180_combout\ & ((\temp_line~337_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~180_combout\,
	datac => \temp_line~186_combout\,
	datad => \temp_line~337_combout\,
	combout => \temp_line~338_combout\);

-- Location: LCCOMB_X23_Y12_N28
\temp_line~421\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~421_combout\ = (\Decoder1~174_combout\ & ((\temp_line~369_combout\))) # (!\Decoder1~174_combout\ & (\temp_line~338_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \temp_line~338_combout\,
	datac => \Decoder1~174_combout\,
	datad => \temp_line~369_combout\,
	combout => \temp_line~421_combout\);

-- Location: LCCOMB_X22_Y15_N18
\vram_a_data[10]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[10]~32_combout\ = (\Decoder1~175_combout\ & ((\temp_line~427_combout\))) # (!\Decoder1~175_combout\ & (\temp_line~421_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~421_combout\,
	datab => \Decoder1~175_combout\,
	datad => \temp_line~427_combout\,
	combout => \vram_a_data[10]~32_combout\);

-- Location: LCCOMB_X22_Y15_N20
\Selector392~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector392~0_combout\ = (!\currentState.TState_Cls~q\ & vram_a_data(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \currentState.TState_Cls~q\,
	datad => vram_a_data(10),
	combout => \Selector392~0_combout\);

-- Location: FF_X22_Y15_N19
\vram_a_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[10]~32_combout\,
	asdata => \Selector392~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(10));

-- Location: LCCOMB_X25_Y5_N8
\temp_line~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~121_combout\ = (!\Decoder1~170_combout\ & ((\Decoder1~181_combout\ & ((\temp_line~1_combout\))) # (!\Decoder1~181_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~170_combout\,
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(9),
	datac => \Decoder1~181_combout\,
	datad => \temp_line~1_combout\,
	combout => \temp_line~121_combout\);

-- Location: LCCOMB_X25_Y5_N18
\temp_line~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~122_combout\ = (\temp_line~121_combout\) # ((\Decoder1~170_combout\ & \temp_line~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~170_combout\,
	datac => \temp_line~121_combout\,
	datad => \temp_line~0_combout\,
	combout => \temp_line~122_combout\);

-- Location: LCCOMB_X25_Y5_N12
\temp_line~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~168_combout\ = (\Decoder1~171_combout\ & ((\temp_line~127_combout\))) # (!\Decoder1~171_combout\ & (\temp_line~122_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~171_combout\,
	datab => \temp_line~122_combout\,
	datac => \temp_line~127_combout\,
	combout => \temp_line~168_combout\);

-- Location: LCCOMB_X21_Y13_N24
\temp_line~351\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~351_combout\ = (\Decoder1~176_combout\ & (\temp_line~181_combout\)) # (!\Decoder1~176_combout\ & ((\temp_line~168_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~176_combout\,
	datac => \temp_line~181_combout\,
	datad => \temp_line~168_combout\,
	combout => \temp_line~351_combout\);

-- Location: LCCOMB_X22_Y13_N16
\temp_line~352\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~352_combout\ = (\Decoder5~19_combout\ & ((\Decoder5~11_combout\ & (\temp_line~182_combout\)) # (!\Decoder5~11_combout\ & ((\temp_line~351_combout\))))) # (!\Decoder5~19_combout\ & (((\temp_line~351_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder5~19_combout\,
	datab => \Decoder5~11_combout\,
	datac => \temp_line~182_combout\,
	datad => \temp_line~351_combout\,
	combout => \temp_line~352_combout\);

-- Location: LCCOMB_X22_Y13_N30
\temp_line~353\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~353_combout\ = (\Decoder1~174_combout\ & (\temp_line~186_combout\)) # (!\Decoder1~174_combout\ & ((\temp_line~352_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~174_combout\,
	datac => \temp_line~186_combout\,
	datad => \temp_line~352_combout\,
	combout => \temp_line~353_combout\);

-- Location: LCCOMB_X22_Y13_N20
\temp_line~409\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~409_combout\ = (\Decoder1~175_combout\ & (\temp_line~369_combout\)) # (!\Decoder1~175_combout\ & ((\temp_line~353_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~175_combout\,
	datac => \temp_line~369_combout\,
	datad => \temp_line~353_combout\,
	combout => \temp_line~409_combout\);

-- Location: LCCOMB_X23_Y5_N2
\vram_a_data[9]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[9]~33_combout\ = (\Decoder1~178_combout\ & ((\temp_line~427_combout\))) # (!\Decoder1~178_combout\ & (\temp_line~409_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~178_combout\,
	datab => \temp_line~409_combout\,
	datad => \temp_line~427_combout\,
	combout => \vram_a_data[9]~33_combout\);

-- Location: LCCOMB_X23_Y5_N14
\Selector393~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector393~0_combout\ = (!\currentState.TState_Cls~q\ & vram_a_data(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_Cls~q\,
	datad => vram_a_data(9),
	combout => \Selector393~0_combout\);

-- Location: FF_X23_Y5_N3
\vram_a_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[9]~33_combout\,
	asdata => \Selector393~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(9));

-- Location: LCCOMB_X21_Y8_N12
\temp_line~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~95_combout\ = (!\Decoder1~171_combout\ & ((\Decoder1~170_combout\ & ((\temp_line~1_combout\))) # (!\Decoder1~170_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(8),
	datab => \Decoder1~171_combout\,
	datac => \Decoder1~170_combout\,
	datad => \temp_line~1_combout\,
	combout => \temp_line~95_combout\);

-- Location: LCCOMB_X21_Y8_N26
\temp_line~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~96_combout\ = (\temp_line~95_combout\) # ((\Decoder1~171_combout\ & \temp_line~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~171_combout\,
	datac => \temp_line~0_combout\,
	datad => \temp_line~95_combout\,
	combout => \temp_line~96_combout\);

-- Location: LCCOMB_X21_Y8_N4
\temp_line~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~171_combout\ = (\Decoder1~176_combout\ & ((\temp_line~127_combout\))) # (!\Decoder1~176_combout\ & (\temp_line~96_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~96_combout\,
	datab => \Decoder1~176_combout\,
	datac => \temp_line~127_combout\,
	combout => \temp_line~171_combout\);

-- Location: LCCOMB_X24_Y12_N14
\temp_line~313\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~313_combout\ = (\Decoder1~180_combout\ & ((\temp_line~181_combout\))) # (!\Decoder1~180_combout\ & (\temp_line~171_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~180_combout\,
	datab => \temp_line~171_combout\,
	datad => \temp_line~181_combout\,
	combout => \temp_line~313_combout\);

-- Location: LCCOMB_X24_Y12_N0
\temp_line~314\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~314_combout\ = (\Decoder5~19_combout\ & ((\Decoder5~4_combout\ & ((\temp_line~182_combout\))) # (!\Decoder5~4_combout\ & (\temp_line~313_combout\)))) # (!\Decoder5~19_combout\ & (((\temp_line~313_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder5~19_combout\,
	datab => \Decoder5~4_combout\,
	datac => \temp_line~313_combout\,
	datad => \temp_line~182_combout\,
	combout => \temp_line~314_combout\);

-- Location: LCCOMB_X24_Y12_N22
\temp_line~315\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~315_combout\ = (\Decoder1~175_combout\ & (\temp_line~186_combout\)) # (!\Decoder1~175_combout\ & ((\temp_line~314_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~175_combout\,
	datac => \temp_line~186_combout\,
	datad => \temp_line~314_combout\,
	combout => \temp_line~315_combout\);

-- Location: LCCOMB_X24_Y11_N6
\temp_line~413\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~413_combout\ = (\Decoder1~178_combout\ & ((\temp_line~369_combout\))) # (!\Decoder1~178_combout\ & (\temp_line~315_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~178_combout\,
	datac => \temp_line~315_combout\,
	datad => \temp_line~369_combout\,
	combout => \temp_line~413_combout\);

-- Location: LCCOMB_X26_Y14_N22
\vram_a_data[8]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[8]~34_combout\ = (\Decoder1~156_combout\ & ((\temp_line~427_combout\))) # (!\Decoder1~156_combout\ & (\temp_line~413_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~156_combout\,
	datab => \temp_line~413_combout\,
	datad => \temp_line~427_combout\,
	combout => \vram_a_data[8]~34_combout\);

-- Location: LCCOMB_X26_Y14_N4
\Selector394~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector394~0_combout\ = (vram_a_data(8) & !\currentState.TState_Cls~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => vram_a_data(8),
	datac => \currentState.TState_Cls~q\,
	combout => \Selector394~0_combout\);

-- Location: FF_X26_Y14_N23
\vram_a_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[8]~34_combout\,
	asdata => \Selector394~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(8));

-- Location: LCCOMB_X26_Y6_N20
\temp_line~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~87_combout\ = (\Decoder1~169_combout\ & ((\e_ram|altsyncram_component|auto_generated|q_a\(7) $ (\Mux45~41_combout\)))) # (!\Decoder1~169_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(29),
	datab => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datac => \Decoder1~169_combout\,
	datad => \Mux45~41_combout\,
	combout => \temp_line~87_combout\);

-- Location: LCCOMB_X26_Y6_N22
\temp_line~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~88_combout\ = (\Decoder1~157_combout\ & ((\temp_line~0_combout\))) # (!\Decoder1~157_combout\ & (\temp_line~87_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \temp_line~87_combout\,
	datac => \Decoder1~157_combout\,
	datad => \temp_line~0_combout\,
	combout => \temp_line~88_combout\);

-- Location: LCCOMB_X26_Y6_N16
\temp_line~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~155_combout\ = (\Decoder1~158_combout\ & ((\temp_line~127_combout\))) # (!\Decoder1~158_combout\ & (\temp_line~88_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~158_combout\,
	datac => \temp_line~88_combout\,
	datad => \temp_line~127_combout\,
	combout => \temp_line~155_combout\);

-- Location: LCCOMB_X29_Y11_N20
\temp_line~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~226_combout\ = (\Decoder1~164_combout\ & ((\temp_line~181_combout\))) # (!\Decoder1~164_combout\ & (\temp_line~155_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~164_combout\,
	datac => \temp_line~155_combout\,
	datad => \temp_line~181_combout\,
	combout => \temp_line~226_combout\);

-- Location: LCCOMB_X28_Y11_N2
\temp_line~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~227_combout\ = (\Decoder5~11_combout\ & ((\Decoder5~5_combout\ & ((\temp_line~182_combout\))) # (!\Decoder5~5_combout\ & (\temp_line~226_combout\)))) # (!\Decoder5~11_combout\ & (\temp_line~226_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~226_combout\,
	datab => \Decoder5~11_combout\,
	datac => \Decoder5~5_combout\,
	datad => \temp_line~182_combout\,
	combout => \temp_line~227_combout\);

-- Location: LCCOMB_X28_Y11_N4
\temp_line~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~228_combout\ = (\Decoder1~159_combout\ & (\temp_line~186_combout\)) # (!\Decoder1~159_combout\ & ((\temp_line~227_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~159_combout\,
	datac => \temp_line~186_combout\,
	datad => \temp_line~227_combout\,
	combout => \temp_line~228_combout\);

-- Location: LCCOMB_X28_Y11_N24
\temp_line~370\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~370_combout\ = (\Decoder1~160_combout\ & ((\temp_line~369_combout\))) # (!\Decoder1~160_combout\ & (\temp_line~228_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~160_combout\,
	datac => \temp_line~228_combout\,
	datad => \temp_line~369_combout\,
	combout => \temp_line~370_combout\);

-- Location: LCCOMB_X21_Y10_N12
\Decoder5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder5~8_combout\ = (!\Mux33~9_combout\ & (!\Mux34~9_combout\ & (!\Mux32~9_combout\ & \Mux31~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux34~9_combout\,
	datac => \Mux32~9_combout\,
	datad => \Mux31~9_combout\,
	combout => \Decoder5~8_combout\);

-- Location: LCCOMB_X21_Y6_N26
\Decoder1~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~147_combout\ = (!\Mux32~9_combout\ & (\Decoder1~115_combout\ & \Mux31~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux32~9_combout\,
	datac => \Decoder1~115_combout\,
	datad => \Mux31~9_combout\,
	combout => \Decoder1~147_combout\);

-- Location: LCCOMB_X23_Y5_N22
\Decoder1~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~143_combout\ = (!\Mux32~9_combout\ & (\Mux31~9_combout\ & \Decoder1~124_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~9_combout\,
	datac => \Mux31~9_combout\,
	datad => \Decoder1~124_combout\,
	combout => \Decoder1~143_combout\);

-- Location: LCCOMB_X25_Y16_N30
\Decoder5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder5~6_combout\ = (\Mux33~9_combout\ & (\Mux34~9_combout\ & (!\Mux31~9_combout\ & \Mux32~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux34~9_combout\,
	datac => \Mux31~9_combout\,
	datad => \Mux32~9_combout\,
	combout => \Decoder5~6_combout\);

-- Location: LCCOMB_X25_Y6_N4
\temp_line~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~160_combout\ = (\Decoder1~166_combout\ & ((\temp_line~127_combout\))) # (!\Decoder1~166_combout\ & (\temp_line~70_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~166_combout\,
	datab => \temp_line~70_combout\,
	datad => \temp_line~127_combout\,
	combout => \temp_line~160_combout\);

-- Location: LCCOMB_X24_Y14_N8
\temp_line~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~191_combout\ = (\Decoder1~169_combout\ & (\temp_line~181_combout\)) # (!\Decoder1~169_combout\ & ((\temp_line~160_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~169_combout\,
	datac => \temp_line~181_combout\,
	datad => \temp_line~160_combout\,
	combout => \temp_line~191_combout\);

-- Location: LCCOMB_X24_Y14_N18
\temp_line~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~192_combout\ = (\Decoder5~6_combout\ & ((\Decoder5~4_combout\ & ((\temp_line~182_combout\))) # (!\Decoder5~4_combout\ & (\temp_line~191_combout\)))) # (!\Decoder5~6_combout\ & (\temp_line~191_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder5~6_combout\,
	datab => \temp_line~191_combout\,
	datac => \temp_line~182_combout\,
	datad => \Decoder5~4_combout\,
	combout => \temp_line~192_combout\);

-- Location: LCCOMB_X24_Y14_N28
\temp_line~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~193_combout\ = (\Decoder1~158_combout\ & (\temp_line~186_combout\)) # (!\Decoder1~158_combout\ & ((\temp_line~192_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~158_combout\,
	datac => \temp_line~186_combout\,
	datad => \temp_line~192_combout\,
	combout => \temp_line~193_combout\);

-- Location: LCCOMB_X21_Y11_N26
\temp_line~374\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~374_combout\ = (\Decoder1~164_combout\ & ((\temp_line~369_combout\))) # (!\Decoder1~164_combout\ & (\temp_line~193_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \temp_line~193_combout\,
	datac => \Decoder1~164_combout\,
	datad => \temp_line~369_combout\,
	combout => \temp_line~374_combout\);

-- Location: LCCOMB_X21_Y12_N0
\vram_a_data[32]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[32]~10_combout\ = (\Decoder1~168_combout\ & ((\temp_line~427_combout\))) # (!\Decoder1~168_combout\ & (\temp_line~374_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~168_combout\,
	datab => \temp_line~374_combout\,
	datad => \temp_line~427_combout\,
	combout => \vram_a_data[32]~10_combout\);

-- Location: LCCOMB_X21_Y12_N22
\Selector370~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector370~0_combout\ = (!\currentState.TState_Cls~q\ & vram_a_data(32))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \currentState.TState_Cls~q\,
	datad => vram_a_data(32),
	combout => \Selector370~0_combout\);

-- Location: FF_X21_Y12_N1
\vram_a_data[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[32]~10_combout\,
	asdata => \Selector370~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(32));

-- Location: LCCOMB_X21_Y6_N20
\Decoder1~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~144_combout\ = (\Mux31~9_combout\ & (!\Mux32~9_combout\ & \Decoder1~125_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~9_combout\,
	datab => \Mux32~9_combout\,
	datad => \Decoder1~125_combout\,
	combout => \Decoder1~144_combout\);

-- Location: LCCOMB_X22_Y15_N12
\vram_a_data[37]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[37]~1_combout\ = (\Decoder1~166_combout\ & ((\temp_line~427_combout\))) # (!\Decoder1~166_combout\ & (\temp_line~373_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~166_combout\,
	datab => \temp_line~373_combout\,
	datad => \temp_line~427_combout\,
	combout => \vram_a_data[37]~1_combout\);

-- Location: LCCOMB_X22_Y15_N14
\Selector365~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector365~0_combout\ = (!\currentState.TState_Cls~q\ & vram_a_data(37))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \currentState.TState_Cls~q\,
	datad => vram_a_data(37),
	combout => \Selector365~0_combout\);

-- Location: FF_X22_Y15_N13
\vram_a_data[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[37]~1_combout\,
	asdata => \Selector365~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(37));

-- Location: LCCOMB_X23_Y6_N2
\Decoder1~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~149_combout\ = (!\Mux32~9_combout\ & (\Mux31~9_combout\ & \Decoder1~112_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux32~9_combout\,
	datac => \Mux31~9_combout\,
	datad => \Decoder1~112_combout\,
	combout => \Decoder1~149_combout\);

-- Location: LCCOMB_X25_Y10_N10
\Decoder1~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~146_combout\ = (\Mux31~9_combout\ & (!\Mux32~9_combout\ & \Decoder1~111_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~9_combout\,
	datab => \Mux32~9_combout\,
	datad => \Decoder1~111_combout\,
	combout => \Decoder1~146_combout\);

-- Location: LCCOMB_X26_Y8_N8
\temp_line~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~26_combout\ = (!\Decoder1~149_combout\ & ((\Decoder1~146_combout\ & (\temp_line~1_combout\)) # (!\Decoder1~146_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(38))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~1_combout\,
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(38),
	datac => \Decoder1~149_combout\,
	datad => \Decoder1~146_combout\,
	combout => \temp_line~26_combout\);

-- Location: LCCOMB_X26_Y8_N10
\temp_line~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~27_combout\ = (\temp_line~26_combout\) # ((\Decoder1~149_combout\ & \temp_line~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~149_combout\,
	datac => \temp_line~26_combout\,
	datad => \temp_line~0_combout\,
	combout => \temp_line~27_combout\);

-- Location: LCCOMB_X26_Y8_N28
\temp_line~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~140_combout\ = (\Decoder1~143_combout\ & (\temp_line~127_combout\)) # (!\Decoder1~143_combout\ & ((\temp_line~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~143_combout\,
	datac => \temp_line~127_combout\,
	datad => \temp_line~27_combout\,
	combout => \temp_line~140_combout\);

-- Location: LCCOMB_X22_Y6_N28
\temp_line~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~269_combout\ = (\Decoder1~144_combout\ & (\temp_line~181_combout\)) # (!\Decoder1~144_combout\ & ((\temp_line~140_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~144_combout\,
	datac => \temp_line~181_combout\,
	datad => \temp_line~140_combout\,
	combout => \temp_line~269_combout\);

-- Location: LCCOMB_X22_Y14_N24
\temp_line~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~270_combout\ = (\Decoder5~8_combout\ & ((\Decoder5~10_combout\ & ((\temp_line~182_combout\))) # (!\Decoder5~10_combout\ & (\temp_line~269_combout\)))) # (!\Decoder5~8_combout\ & (((\temp_line~269_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder5~8_combout\,
	datab => \Decoder5~10_combout\,
	datac => \temp_line~269_combout\,
	datad => \temp_line~182_combout\,
	combout => \temp_line~270_combout\);

-- Location: LCCOMB_X22_Y14_N10
\temp_line~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~271_combout\ = (\Decoder1~128_combout\ & ((\Decoder1~116_combout\ & (\temp_line~186_combout\)) # (!\Decoder1~116_combout\ & ((\temp_line~270_combout\))))) # (!\Decoder1~128_combout\ & (((\temp_line~270_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~128_combout\,
	datab => \Decoder1~116_combout\,
	datac => \temp_line~186_combout\,
	datad => \temp_line~270_combout\,
	combout => \temp_line~271_combout\);

-- Location: LCCOMB_X21_Y14_N24
\temp_line~385\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~385_combout\ = (\Decoder1~126_combout\ & ((\Decoder1~128_combout\ & ((\temp_line~369_combout\))) # (!\Decoder1~128_combout\ & (\temp_line~271_combout\)))) # (!\Decoder1~126_combout\ & (((\temp_line~271_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~126_combout\,
	datab => \Decoder1~128_combout\,
	datac => \temp_line~271_combout\,
	datad => \temp_line~369_combout\,
	combout => \temp_line~385_combout\);

-- Location: LCCOMB_X21_Y14_N20
\vram_a_data[38]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[38]~0_combout\ = (\Decoder1~133_combout\ & ((\temp_line~427_combout\))) # (!\Decoder1~133_combout\ & (\temp_line~385_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~133_combout\,
	datab => \temp_line~385_combout\,
	datad => \temp_line~427_combout\,
	combout => \vram_a_data[38]~0_combout\);

-- Location: LCCOMB_X21_Y14_N22
\Selector364~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector364~0_combout\ = (!\currentState.TState_Cls~q\ & vram_a_data(38))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \currentState.TState_Cls~q\,
	datad => vram_a_data(38),
	combout => \Selector364~0_combout\);

-- Location: FF_X21_Y14_N21
\vram_a_data[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[38]~0_combout\,
	asdata => \Selector364~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(38));

-- Location: LCCOMB_X26_Y14_N12
\Decoder1~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~184_combout\ = (\Mux31~9_combout\ & (!\Mux32~9_combout\ & \Decoder1~126_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~9_combout\,
	datac => \Mux32~9_combout\,
	datad => \Decoder1~126_combout\,
	combout => \Decoder1~184_combout\);

-- Location: LCCOMB_X21_Y12_N10
\Decoder5~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder5~14_combout\ = (!\Mux33~9_combout\ & (\Mux31~9_combout\ & (!\Mux32~9_combout\ & \Mux34~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux31~9_combout\,
	datac => \Mux32~9_combout\,
	datad => \Mux34~9_combout\,
	combout => \Decoder5~14_combout\);

-- Location: LCCOMB_X22_Y10_N20
\Decoder1~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~140_combout\ = (\Mux31~9_combout\ & (!\Mux32~9_combout\ & \Decoder1~122_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~9_combout\,
	datac => \Mux32~9_combout\,
	datad => \Decoder1~122_combout\,
	combout => \Decoder1~140_combout\);

-- Location: LCCOMB_X30_Y13_N0
\Decoder5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder5~12_combout\ = (\Mux31~9_combout\ & (!\Mux34~9_combout\ & (\Mux33~9_combout\ & !\Mux32~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~9_combout\,
	datab => \Mux34~9_combout\,
	datac => \Mux33~9_combout\,
	datad => \Mux32~9_combout\,
	combout => \Decoder5~12_combout\);

-- Location: M9K_X27_Y10_N0
\e_vram|altsyncram_component|auto_generated|ram_block1a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Vram:e_vram|altsyncram:altsyncram_component|altsyncram_j4p3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "old_data",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 22,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 64,
	port_b_read_during_write_mode => "old_data",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \vram_a_write~q\,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \in_clk_50mhz~inputclkctrl_outclk\,
	portadatain => \e_vram|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portbdatain => \e_vram|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAIN_bus\,
	portaaddr => \e_vram|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \e_vram|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \e_vram|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\,
	portbdataout => \e_vram|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X26_Y5_N14
\temp_line~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~24_combout\ = (!\Decoder1~148_combout\ & ((\Decoder1~134_combout\ & ((\temp_line~1_combout\))) # (!\Decoder1~134_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(47)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(47),
	datab => \Decoder1~134_combout\,
	datac => \temp_line~1_combout\,
	datad => \Decoder1~148_combout\,
	combout => \temp_line~24_combout\);

-- Location: LCCOMB_X26_Y5_N12
\temp_line~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~25_combout\ = (\temp_line~24_combout\) # ((\Decoder1~148_combout\ & \temp_line~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~148_combout\,
	datac => \temp_line~24_combout\,
	datad => \temp_line~0_combout\,
	combout => \temp_line~25_combout\);

-- Location: LCCOMB_X26_Y5_N6
\temp_line~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~137_combout\ = (\Decoder1~150_combout\ & ((\temp_line~127_combout\))) # (!\Decoder1~150_combout\ & (\temp_line~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~25_combout\,
	datab => \Decoder1~150_combout\,
	datad => \temp_line~127_combout\,
	combout => \temp_line~137_combout\);

-- Location: LCCOMB_X25_Y14_N30
\temp_line~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~251_combout\ = (\Decoder1~141_combout\ & (\temp_line~181_combout\)) # (!\Decoder1~141_combout\ & ((\temp_line~137_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~181_combout\,
	datac => \Decoder1~141_combout\,
	datad => \temp_line~137_combout\,
	combout => \temp_line~251_combout\);

-- Location: LCCOMB_X25_Y14_N20
\temp_line~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~252_combout\ = (\Decoder5~12_combout\ & ((\Decoder5~1_combout\ & ((\temp_line~182_combout\))) # (!\Decoder5~1_combout\ & (\temp_line~251_combout\)))) # (!\Decoder5~12_combout\ & (((\temp_line~251_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder5~12_combout\,
	datab => \Decoder5~1_combout\,
	datac => \temp_line~251_combout\,
	datad => \temp_line~182_combout\,
	combout => \temp_line~252_combout\);

-- Location: LCCOMB_X25_Y14_N10
\temp_line~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~253_combout\ = (\Decoder1~145_combout\ & (\temp_line~186_combout\)) # (!\Decoder1~145_combout\ & ((\temp_line~252_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~145_combout\,
	datac => \temp_line~186_combout\,
	datad => \temp_line~252_combout\,
	combout => \temp_line~253_combout\);

-- Location: LCCOMB_X23_Y14_N30
\temp_line~399\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~399_combout\ = (\Decoder1~151_combout\ & ((\temp_line~369_combout\))) # (!\Decoder1~151_combout\ & (\temp_line~253_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~151_combout\,
	datac => \temp_line~253_combout\,
	datad => \temp_line~369_combout\,
	combout => \temp_line~399_combout\);

-- Location: LCCOMB_X22_Y10_N28
\vram_a_data[47]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[47]~15_combout\ = (\Decoder1~140_combout\ & ((\temp_line~427_combout\))) # (!\Decoder1~140_combout\ & (\temp_line~399_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~399_combout\,
	datab => \Decoder1~140_combout\,
	datad => \temp_line~427_combout\,
	combout => \vram_a_data[47]~15_combout\);

-- Location: LCCOMB_X22_Y10_N4
\Selector355~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector355~0_combout\ = (!\currentState.TState_Cls~q\ & vram_a_data(47))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \currentState.TState_Cls~q\,
	datad => vram_a_data(47),
	combout => \Selector355~0_combout\);

-- Location: FF_X22_Y10_N29
\vram_a_data[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[47]~15_combout\,
	asdata => \Selector355~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(47));

-- Location: LCCOMB_X26_Y8_N22
\temp_line~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~32_combout\ = (!\Decoder1~150_combout\ & ((\Decoder1~148_combout\ & ((\temp_line~1_combout\))) # (!\Decoder1~148_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(46)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~148_combout\,
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(46),
	datac => \temp_line~1_combout\,
	datad => \Decoder1~150_combout\,
	combout => \temp_line~32_combout\);

-- Location: LCCOMB_X26_Y8_N4
\temp_line~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~33_combout\ = (\temp_line~32_combout\) # ((\Decoder1~150_combout\ & \temp_line~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~150_combout\,
	datac => \temp_line~32_combout\,
	datad => \temp_line~0_combout\,
	combout => \temp_line~33_combout\);

-- Location: LCCOMB_X26_Y8_N2
\temp_line~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~139_combout\ = (\Decoder1~141_combout\ & (\temp_line~127_combout\)) # (!\Decoder1~141_combout\ & ((\temp_line~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~141_combout\,
	datac => \temp_line~127_combout\,
	datad => \temp_line~33_combout\,
	combout => \temp_line~139_combout\);

-- Location: LCCOMB_X22_Y10_N18
\temp_line~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~263_combout\ = (\Decoder1~142_combout\ & (\temp_line~181_combout\)) # (!\Decoder1~142_combout\ & ((\temp_line~139_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~142_combout\,
	datac => \temp_line~181_combout\,
	datad => \temp_line~139_combout\,
	combout => \temp_line~263_combout\);

-- Location: LCCOMB_X22_Y14_N16
\temp_line~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~264_combout\ = (\Decoder5~12_combout\ & ((\Decoder5~10_combout\ & ((\temp_line~182_combout\))) # (!\Decoder5~10_combout\ & (\temp_line~263_combout\)))) # (!\Decoder5~12_combout\ & (((\temp_line~263_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder5~12_combout\,
	datab => \Decoder5~10_combout\,
	datac => \temp_line~263_combout\,
	datad => \temp_line~182_combout\,
	combout => \temp_line~264_combout\);

-- Location: LCCOMB_X22_Y14_N22
\temp_line~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~265_combout\ = (\Decoder1~151_combout\ & (\temp_line~186_combout\)) # (!\Decoder1~151_combout\ & ((\temp_line~264_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~151_combout\,
	datac => \temp_line~186_combout\,
	datad => \temp_line~264_combout\,
	combout => \temp_line~265_combout\);

-- Location: LCCOMB_X22_Y14_N8
\temp_line~403\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~403_combout\ = (\Decoder1~140_combout\ & ((\temp_line~369_combout\))) # (!\Decoder1~140_combout\ & (\temp_line~265_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~140_combout\,
	datac => \temp_line~265_combout\,
	datad => \temp_line~369_combout\,
	combout => \temp_line~403_combout\);

-- Location: LCCOMB_X26_Y14_N0
\Decoder1~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~186_combout\ = (!\Mux32~9_combout\ & (\Decoder1~123_combout\ & \Mux31~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~9_combout\,
	datac => \Decoder1~123_combout\,
	datad => \Mux31~9_combout\,
	combout => \Decoder1~186_combout\);

-- Location: LCCOMB_X26_Y14_N2
\vram_a_data[46]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[46]~12_combout\ = (\Decoder1~186_combout\ & ((\temp_line~427_combout\))) # (!\Decoder1~186_combout\ & (\temp_line~403_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~403_combout\,
	datab => \Decoder1~186_combout\,
	datad => \temp_line~427_combout\,
	combout => \vram_a_data[46]~12_combout\);

-- Location: LCCOMB_X26_Y14_N8
\Selector356~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector356~0_combout\ = (!\currentState.TState_Cls~q\ & vram_a_data(46))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \currentState.TState_Cls~q\,
	datad => vram_a_data(46),
	combout => \Selector356~0_combout\);

-- Location: FF_X26_Y14_N3
\vram_a_data[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[46]~12_combout\,
	asdata => \Selector356~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(46));

-- Location: LCCOMB_X23_Y8_N20
\temp_line~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~36_combout\ = (!\Decoder1~141_combout\ & ((\Decoder1~150_combout\ & ((\temp_line~1_combout\))) # (!\Decoder1~150_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(45)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~141_combout\,
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(45),
	datac => \Decoder1~150_combout\,
	datad => \temp_line~1_combout\,
	combout => \temp_line~36_combout\);

-- Location: LCCOMB_X23_Y8_N2
\temp_line~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~37_combout\ = (\temp_line~36_combout\) # ((\Decoder1~141_combout\ & \temp_line~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~141_combout\,
	datab => \temp_line~36_combout\,
	datad => \temp_line~0_combout\,
	combout => \temp_line~37_combout\);

-- Location: LCCOMB_X23_Y8_N30
\temp_line~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~129_combout\ = (\Decoder1~142_combout\ & ((\temp_line~127_combout\))) # (!\Decoder1~142_combout\ & (\temp_line~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~142_combout\,
	datab => \temp_line~37_combout\,
	datac => \temp_line~127_combout\,
	combout => \temp_line~129_combout\);

-- Location: LCCOMB_X26_Y11_N30
\temp_line~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~275_combout\ = (\Decoder1~145_combout\ & ((\temp_line~181_combout\))) # (!\Decoder1~145_combout\ & (\temp_line~129_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~145_combout\,
	datac => \temp_line~129_combout\,
	datad => \temp_line~181_combout\,
	combout => \temp_line~275_combout\);

-- Location: LCCOMB_X26_Y11_N0
\temp_line~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~276_combout\ = (\Decoder5~12_combout\ & ((\Decoder5~11_combout\ & ((\temp_line~182_combout\))) # (!\Decoder5~11_combout\ & (\temp_line~275_combout\)))) # (!\Decoder5~12_combout\ & (((\temp_line~275_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder5~12_combout\,
	datab => \Decoder5~11_combout\,
	datac => \temp_line~275_combout\,
	datad => \temp_line~182_combout\,
	combout => \temp_line~276_combout\);

-- Location: LCCOMB_X26_Y11_N14
\temp_line~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~277_combout\ = (\Decoder1~140_combout\ & (\temp_line~186_combout\)) # (!\Decoder1~140_combout\ & ((\temp_line~276_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~140_combout\,
	datac => \temp_line~186_combout\,
	datad => \temp_line~276_combout\,
	combout => \temp_line~277_combout\);

-- Location: LCCOMB_X25_Y11_N2
\temp_line~391\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~391_combout\ = (\Decoder1~123_combout\ & ((\Decoder1~128_combout\ & ((\temp_line~369_combout\))) # (!\Decoder1~128_combout\ & (\temp_line~277_combout\)))) # (!\Decoder1~123_combout\ & (((\temp_line~277_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~123_combout\,
	datab => \Decoder1~128_combout\,
	datac => \temp_line~277_combout\,
	datad => \temp_line~369_combout\,
	combout => \temp_line~391_combout\);

-- Location: LCCOMB_X21_Y15_N24
\vram_a_data[45]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[45]~13_combout\ = (\Decoder1~146_combout\ & ((\temp_line~427_combout\))) # (!\Decoder1~146_combout\ & (\temp_line~391_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~146_combout\,
	datab => \temp_line~391_combout\,
	datad => \temp_line~427_combout\,
	combout => \vram_a_data[45]~13_combout\);

-- Location: LCCOMB_X21_Y15_N22
\Selector357~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector357~0_combout\ = (!\currentState.TState_Cls~q\ & vram_a_data(45))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \currentState.TState_Cls~q\,
	datad => vram_a_data(45),
	combout => \Selector357~0_combout\);

-- Location: FF_X21_Y15_N25
\vram_a_data[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[45]~13_combout\,
	asdata => \Selector357~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(45));

-- Location: LCCOMB_X22_Y8_N12
\temp_line~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~12_combout\ = (!\Decoder1~142_combout\ & ((\Decoder1~141_combout\ & ((\temp_line~1_combout\))) # (!\Decoder1~141_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(44)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(44),
	datab => \Decoder1~141_combout\,
	datac => \temp_line~1_combout\,
	datad => \Decoder1~142_combout\,
	combout => \temp_line~12_combout\);

-- Location: LCCOMB_X22_Y8_N2
\temp_line~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~13_combout\ = (\temp_line~12_combout\) # ((\Decoder1~142_combout\ & \temp_line~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~12_combout\,
	datab => \Decoder1~142_combout\,
	datad => \temp_line~0_combout\,
	combout => \temp_line~13_combout\);

-- Location: LCCOMB_X22_Y8_N4
\temp_line~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~132_combout\ = (\Decoder1~145_combout\ & ((\temp_line~127_combout\))) # (!\Decoder1~145_combout\ & (\temp_line~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \temp_line~13_combout\,
	datac => \Decoder1~145_combout\,
	datad => \temp_line~127_combout\,
	combout => \temp_line~132_combout\);

-- Location: LCCOMB_X22_Y10_N16
\temp_line~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~238_combout\ = (\Decoder1~151_combout\ & ((\temp_line~181_combout\))) # (!\Decoder1~151_combout\ & (\temp_line~132_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~132_combout\,
	datab => \Decoder1~151_combout\,
	datac => \temp_line~181_combout\,
	combout => \temp_line~238_combout\);

-- Location: LCCOMB_X25_Y14_N12
\temp_line~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~239_combout\ = (\Decoder5~12_combout\ & ((\Decoder5~4_combout\ & ((\temp_line~182_combout\))) # (!\Decoder5~4_combout\ & (\temp_line~238_combout\)))) # (!\Decoder5~12_combout\ & (\temp_line~238_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder5~12_combout\,
	datab => \temp_line~238_combout\,
	datac => \Decoder5~4_combout\,
	datad => \temp_line~182_combout\,
	combout => \temp_line~239_combout\);

-- Location: LCCOMB_X25_Y14_N26
\temp_line~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~240_combout\ = (\Decoder1~123_combout\ & ((\Decoder1~128_combout\ & (\temp_line~186_combout\)) # (!\Decoder1~128_combout\ & ((\temp_line~239_combout\))))) # (!\Decoder1~123_combout\ & (((\temp_line~239_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~123_combout\,
	datab => \Decoder1~128_combout\,
	datac => \temp_line~186_combout\,
	datad => \temp_line~239_combout\,
	combout => \temp_line~240_combout\);

-- Location: LCCOMB_X23_Y14_N4
\temp_line~396\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~396_combout\ = (\Decoder1~146_combout\ & ((\temp_line~369_combout\))) # (!\Decoder1~146_combout\ & (\temp_line~240_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~146_combout\,
	datac => \temp_line~240_combout\,
	datad => \temp_line~369_combout\,
	combout => \temp_line~396_combout\);

-- Location: LCCOMB_X22_Y15_N2
\vram_a_data[44]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[44]~14_combout\ = (\Decoder1~149_combout\ & ((\temp_line~427_combout\))) # (!\Decoder1~149_combout\ & (\temp_line~396_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~396_combout\,
	datab => \Decoder1~149_combout\,
	datad => \temp_line~427_combout\,
	combout => \vram_a_data[44]~14_combout\);

-- Location: LCCOMB_X22_Y15_N8
\Selector358~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector358~0_combout\ = (!\currentState.TState_Cls~q\ & vram_a_data(44))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \currentState.TState_Cls~q\,
	datad => vram_a_data(44),
	combout => \Selector358~0_combout\);

-- Location: FF_X22_Y15_N3
\vram_a_data[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[44]~14_combout\,
	asdata => \Selector358~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(44));

-- Location: LCCOMB_X25_Y11_N4
\temp_line~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~18_combout\ = (!\Decoder1~145_combout\ & ((\Decoder1~142_combout\ & ((\temp_line~1_combout\))) # (!\Decoder1~142_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(43)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~145_combout\,
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(43),
	datac => \Decoder1~142_combout\,
	datad => \temp_line~1_combout\,
	combout => \temp_line~18_combout\);

-- Location: LCCOMB_X25_Y11_N6
\temp_line~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~19_combout\ = (\temp_line~18_combout\) # ((\Decoder1~145_combout\ & \temp_line~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~145_combout\,
	datac => \temp_line~18_combout\,
	datad => \temp_line~0_combout\,
	combout => \temp_line~19_combout\);

-- Location: LCCOMB_X25_Y11_N8
\temp_line~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~134_combout\ = (\Decoder1~151_combout\ & ((\temp_line~127_combout\))) # (!\Decoder1~151_combout\ & (\temp_line~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~19_combout\,
	datac => \Decoder1~151_combout\,
	datad => \temp_line~127_combout\,
	combout => \temp_line~134_combout\);

-- Location: LCCOMB_X25_Y11_N30
\temp_line~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~254_combout\ = (\Decoder1~140_combout\ & ((\temp_line~181_combout\))) # (!\Decoder1~140_combout\ & (\temp_line~134_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~140_combout\,
	datac => \temp_line~134_combout\,
	datad => \temp_line~181_combout\,
	combout => \temp_line~254_combout\);

-- Location: LCCOMB_X25_Y11_N24
\temp_line~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~255_combout\ = (\Decoder5~1_combout\ & ((\Decoder5~14_combout\ & ((\temp_line~182_combout\))) # (!\Decoder5~14_combout\ & (\temp_line~254_combout\)))) # (!\Decoder5~1_combout\ & (((\temp_line~254_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder5~1_combout\,
	datab => \Decoder5~14_combout\,
	datac => \temp_line~254_combout\,
	datad => \temp_line~182_combout\,
	combout => \temp_line~255_combout\);

-- Location: LCCOMB_X25_Y11_N14
\temp_line~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~256_combout\ = (\Decoder1~146_combout\ & (\temp_line~186_combout\)) # (!\Decoder1~146_combout\ & ((\temp_line~255_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~146_combout\,
	datac => \temp_line~186_combout\,
	datad => \temp_line~255_combout\,
	combout => \temp_line~256_combout\);

-- Location: LCCOMB_X23_Y14_N28
\temp_line~400\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~400_combout\ = (\Decoder1~149_combout\ & ((\temp_line~369_combout\))) # (!\Decoder1~149_combout\ & (\temp_line~256_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~256_combout\,
	datac => \Decoder1~149_combout\,
	datad => \temp_line~369_combout\,
	combout => \temp_line~400_combout\);

-- Location: LCCOMB_X21_Y14_N16
\vram_a_data[43]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[43]~7_combout\ = (\Decoder1~143_combout\ & ((\temp_line~427_combout\))) # (!\Decoder1~143_combout\ & (\temp_line~400_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~400_combout\,
	datab => \Decoder1~143_combout\,
	datad => \temp_line~427_combout\,
	combout => \vram_a_data[43]~7_combout\);

-- Location: LCCOMB_X21_Y14_N30
\Selector359~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector359~0_combout\ = (vram_a_data(43) & !\currentState.TState_Cls~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => vram_a_data(43),
	datac => \currentState.TState_Cls~q\,
	combout => \Selector359~0_combout\);

-- Location: FF_X21_Y14_N17
\vram_a_data[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[43]~7_combout\,
	asdata => \Selector359~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(43));

-- Location: LCCOMB_X26_Y8_N24
\temp_line~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~28_combout\ = (\Decoder1~145_combout\ & (\e_ram|altsyncram_component|auto_generated|q_a\(7) $ (((\Mux45~41_combout\))))) # (!\Decoder1~145_combout\ & (((\e_vram|altsyncram_component|auto_generated|q_a\(42)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(42),
	datac => \Mux45~41_combout\,
	datad => \Decoder1~145_combout\,
	combout => \temp_line~28_combout\);

-- Location: LCCOMB_X26_Y8_N26
\temp_line~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~29_combout\ = (\Decoder1~114_combout\ & ((\Decoder1~128_combout\ & ((\temp_line~0_combout\))) # (!\Decoder1~128_combout\ & (\temp_line~28_combout\)))) # (!\Decoder1~114_combout\ & (\temp_line~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~114_combout\,
	datab => \temp_line~28_combout\,
	datac => \Decoder1~128_combout\,
	datad => \temp_line~0_combout\,
	combout => \temp_line~29_combout\);

-- Location: LCCOMB_X26_Y8_N16
\temp_line~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~138_combout\ = (\Decoder1~140_combout\ & ((\temp_line~127_combout\))) # (!\Decoder1~140_combout\ & (\temp_line~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~29_combout\,
	datac => \temp_line~127_combout\,
	datad => \Decoder1~140_combout\,
	combout => \temp_line~138_combout\);

-- Location: LCCOMB_X26_Y14_N24
\temp_line~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~266_combout\ = (\Decoder1~123_combout\ & ((\Decoder1~128_combout\ & (\temp_line~181_combout\)) # (!\Decoder1~128_combout\ & ((\temp_line~138_combout\))))) # (!\Decoder1~123_combout\ & (((\temp_line~138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~123_combout\,
	datab => \Decoder1~128_combout\,
	datac => \temp_line~181_combout\,
	datad => \temp_line~138_combout\,
	combout => \temp_line~266_combout\);

-- Location: LCCOMB_X22_Y14_N20
\temp_line~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~267_combout\ = (\Decoder5~14_combout\ & ((\Decoder5~10_combout\ & ((\temp_line~182_combout\))) # (!\Decoder5~10_combout\ & (\temp_line~266_combout\)))) # (!\Decoder5~14_combout\ & (((\temp_line~266_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder5~14_combout\,
	datab => \Decoder5~10_combout\,
	datac => \temp_line~266_combout\,
	datad => \temp_line~182_combout\,
	combout => \temp_line~267_combout\);

-- Location: LCCOMB_X22_Y14_N6
\temp_line~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~268_combout\ = (\Decoder1~149_combout\ & (\temp_line~186_combout\)) # (!\Decoder1~149_combout\ & ((\temp_line~267_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~149_combout\,
	datac => \temp_line~186_combout\,
	datad => \temp_line~267_combout\,
	combout => \temp_line~268_combout\);

-- Location: LCCOMB_X22_Y14_N28
\temp_line~405\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~405_combout\ = (\Decoder1~143_combout\ & ((\temp_line~369_combout\))) # (!\Decoder1~143_combout\ & (\temp_line~268_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~268_combout\,
	datab => \Decoder1~143_combout\,
	datad => \temp_line~369_combout\,
	combout => \temp_line~405_combout\);

-- Location: LCCOMB_X21_Y14_N2
\vram_a_data[42]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[42]~5_combout\ = (\Decoder1~144_combout\ & ((\temp_line~427_combout\))) # (!\Decoder1~144_combout\ & (\temp_line~405_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~144_combout\,
	datab => \temp_line~405_combout\,
	datad => \temp_line~427_combout\,
	combout => \vram_a_data[42]~5_combout\);

-- Location: LCCOMB_X21_Y14_N28
\Selector360~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector360~0_combout\ = (!\currentState.TState_Cls~q\ & vram_a_data(42))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \currentState.TState_Cls~q\,
	datad => vram_a_data(42),
	combout => \Selector360~0_combout\);

-- Location: FF_X21_Y14_N3
\vram_a_data[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[42]~5_combout\,
	asdata => \Selector360~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(42));

-- Location: LCCOMB_X23_Y8_N12
\temp_line~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~34_combout\ = (!\Decoder1~140_combout\ & ((\Decoder1~151_combout\ & ((\temp_line~1_combout\))) # (!\Decoder1~151_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(41)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(41),
	datab => \Decoder1~140_combout\,
	datac => \Decoder1~151_combout\,
	datad => \temp_line~1_combout\,
	combout => \temp_line~34_combout\);

-- Location: LCCOMB_X23_Y8_N22
\temp_line~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~35_combout\ = (\temp_line~34_combout\) # ((\Decoder1~140_combout\ & \temp_line~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~34_combout\,
	datab => \Decoder1~140_combout\,
	datad => \temp_line~0_combout\,
	combout => \temp_line~35_combout\);

-- Location: LCCOMB_X23_Y8_N4
\temp_line~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~128_combout\ = (\Decoder1~128_combout\ & ((\Decoder1~123_combout\ & (\temp_line~127_combout\)) # (!\Decoder1~123_combout\ & ((\temp_line~35_combout\))))) # (!\Decoder1~128_combout\ & (((\temp_line~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~128_combout\,
	datab => \Decoder1~123_combout\,
	datac => \temp_line~127_combout\,
	datad => \temp_line~35_combout\,
	combout => \temp_line~128_combout\);

-- Location: LCCOMB_X26_Y11_N8
\temp_line~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~281_combout\ = (\Decoder1~146_combout\ & ((\temp_line~181_combout\))) # (!\Decoder1~146_combout\ & (\temp_line~128_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~146_combout\,
	datab => \temp_line~128_combout\,
	datad => \temp_line~181_combout\,
	combout => \temp_line~281_combout\);

-- Location: LCCOMB_X26_Y11_N10
\temp_line~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~282_combout\ = (\Decoder5~14_combout\ & ((\Decoder5~11_combout\ & ((\temp_line~182_combout\))) # (!\Decoder5~11_combout\ & (\temp_line~281_combout\)))) # (!\Decoder5~14_combout\ & (((\temp_line~281_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder5~14_combout\,
	datab => \Decoder5~11_combout\,
	datac => \temp_line~281_combout\,
	datad => \temp_line~182_combout\,
	combout => \temp_line~282_combout\);

-- Location: LCCOMB_X26_Y11_N4
\temp_line~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~283_combout\ = (\Decoder1~143_combout\ & (\temp_line~186_combout\)) # (!\Decoder1~143_combout\ & ((\temp_line~282_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~143_combout\,
	datac => \temp_line~186_combout\,
	datad => \temp_line~282_combout\,
	combout => \temp_line~283_combout\);

-- Location: LCCOMB_X25_Y11_N26
\temp_line~393\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~393_combout\ = (\Decoder1~144_combout\ & ((\temp_line~369_combout\))) # (!\Decoder1~144_combout\ & (\temp_line~283_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~144_combout\,
	datac => \temp_line~283_combout\,
	datad => \temp_line~369_combout\,
	combout => \temp_line~393_combout\);

-- Location: LCCOMB_X21_Y14_N12
\vram_a_data[41]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[41]~4_combout\ = (\Decoder1~147_combout\ & ((\temp_line~427_combout\))) # (!\Decoder1~147_combout\ & (\temp_line~393_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~147_combout\,
	datab => \temp_line~393_combout\,
	datad => \temp_line~427_combout\,
	combout => \vram_a_data[41]~4_combout\);

-- Location: LCCOMB_X21_Y14_N26
\Selector361~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector361~0_combout\ = (!\currentState.TState_Cls~q\ & vram_a_data(41))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \currentState.TState_Cls~q\,
	datad => vram_a_data(41),
	combout => \Selector361~0_combout\);

-- Location: FF_X21_Y14_N13
\vram_a_data[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[41]~4_combout\,
	asdata => \Selector361~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(41));

-- Location: LCCOMB_X22_Y8_N20
\temp_line~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~10_combout\ = (\Decoder1~140_combout\ & (\e_ram|altsyncram_component|auto_generated|q_a\(7) $ (((\Mux45~41_combout\))))) # (!\Decoder1~140_combout\ & (((\e_vram|altsyncram_component|auto_generated|q_a\(40)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(40),
	datac => \Mux45~41_combout\,
	datad => \Decoder1~140_combout\,
	combout => \temp_line~10_combout\);

-- Location: LCCOMB_X22_Y8_N14
\temp_line~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~11_combout\ = (\Decoder1~128_combout\ & ((\Decoder1~123_combout\ & ((\temp_line~0_combout\))) # (!\Decoder1~123_combout\ & (\temp_line~10_combout\)))) # (!\Decoder1~128_combout\ & (\temp_line~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~128_combout\,
	datab => \temp_line~10_combout\,
	datac => \Decoder1~123_combout\,
	datad => \temp_line~0_combout\,
	combout => \temp_line~11_combout\);

-- Location: LCCOMB_X23_Y6_N8
\temp_line~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~244_combout\ = (\Decoder1~146_combout\ & (\temp_line~127_combout\)) # (!\Decoder1~146_combout\ & ((\temp_line~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~127_combout\,
	datab => \Decoder1~146_combout\,
	datac => \temp_line~11_combout\,
	combout => \temp_line~244_combout\);

-- Location: LCCOMB_X23_Y6_N6
\temp_line~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~245_combout\ = (\Decoder1~149_combout\ & ((\temp_line~181_combout\))) # (!\Decoder1~149_combout\ & (\temp_line~244_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~149_combout\,
	datac => \temp_line~244_combout\,
	datad => \temp_line~181_combout\,
	combout => \temp_line~245_combout\);

-- Location: LCCOMB_X25_Y14_N0
\temp_line~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~246_combout\ = (\Decoder5~4_combout\ & ((\Decoder5~14_combout\ & ((\temp_line~182_combout\))) # (!\Decoder5~14_combout\ & (\temp_line~245_combout\)))) # (!\Decoder5~4_combout\ & (((\temp_line~245_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder5~4_combout\,
	datab => \Decoder5~14_combout\,
	datac => \temp_line~245_combout\,
	datad => \temp_line~182_combout\,
	combout => \temp_line~246_combout\);

-- Location: LCCOMB_X25_Y14_N22
\temp_line~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~247_combout\ = (\Decoder1~144_combout\ & (\temp_line~186_combout\)) # (!\Decoder1~144_combout\ & ((\temp_line~246_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~144_combout\,
	datac => \temp_line~186_combout\,
	datad => \temp_line~246_combout\,
	combout => \temp_line~247_combout\);

-- Location: LCCOMB_X23_Y14_N18
\temp_line~397\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~397_combout\ = (\Decoder1~147_combout\ & ((\temp_line~369_combout\))) # (!\Decoder1~147_combout\ & (\temp_line~247_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~147_combout\,
	datac => \temp_line~247_combout\,
	datad => \temp_line~369_combout\,
	combout => \temp_line~397_combout\);

-- Location: LCCOMB_X26_Y14_N18
\Decoder1~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~185_combout\ = (\Mux31~9_combout\ & (!\Mux32~9_combout\ & \Decoder1~116_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~9_combout\,
	datac => \Mux32~9_combout\,
	datad => \Decoder1~116_combout\,
	combout => \Decoder1~185_combout\);

-- Location: LCCOMB_X26_Y14_N28
\vram_a_data[40]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[40]~6_combout\ = (\Decoder1~185_combout\ & ((\temp_line~427_combout\))) # (!\Decoder1~185_combout\ & (\temp_line~397_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~397_combout\,
	datab => \Decoder1~185_combout\,
	datad => \temp_line~427_combout\,
	combout => \vram_a_data[40]~6_combout\);

-- Location: LCCOMB_X26_Y14_N26
\Selector362~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector362~0_combout\ = (!\currentState.TState_Cls~q\ & vram_a_data(40))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \currentState.TState_Cls~q\,
	datad => vram_a_data(40),
	combout => \Selector362~0_combout\);

-- Location: FF_X26_Y14_N29
\vram_a_data[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[40]~6_combout\,
	asdata => \Selector362~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(40));

-- Location: LCCOMB_X25_Y10_N8
\temp_line~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~20_combout\ = (\Decoder1~128_combout\ & ((\Decoder1~123_combout\ & ((\temp_line~1_combout\))) # (!\Decoder1~123_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(39))))) # (!\Decoder1~128_combout\ & 
-- (\e_vram|altsyncram_component|auto_generated|q_a\(39)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(39),
	datab => \Decoder1~128_combout\,
	datac => \Decoder1~123_combout\,
	datad => \temp_line~1_combout\,
	combout => \temp_line~20_combout\);

-- Location: LCCOMB_X25_Y10_N14
\temp_line~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~21_combout\ = (\Decoder1~146_combout\ & ((\temp_line~0_combout\))) # (!\Decoder1~146_combout\ & (\temp_line~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~146_combout\,
	datac => \temp_line~20_combout\,
	datad => \temp_line~0_combout\,
	combout => \temp_line~21_combout\);

-- Location: LCCOMB_X24_Y10_N4
\temp_line~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~135_combout\ = (\Decoder1~149_combout\ & ((\temp_line~127_combout\))) # (!\Decoder1~149_combout\ & (\temp_line~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~149_combout\,
	datac => \temp_line~21_combout\,
	datad => \temp_line~127_combout\,
	combout => \temp_line~135_combout\);

-- Location: LCCOMB_X24_Y14_N2
\temp_line~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~257_combout\ = (\Decoder1~143_combout\ & ((\temp_line~181_combout\))) # (!\Decoder1~143_combout\ & (\temp_line~135_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \temp_line~135_combout\,
	datac => \temp_line~181_combout\,
	datad => \Decoder1~143_combout\,
	combout => \temp_line~257_combout\);

-- Location: LCCOMB_X24_Y14_N4
\temp_line~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~258_combout\ = (\Decoder5~8_combout\ & ((\Decoder5~1_combout\ & (\temp_line~182_combout\)) # (!\Decoder5~1_combout\ & ((\temp_line~257_combout\))))) # (!\Decoder5~8_combout\ & (((\temp_line~257_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder5~8_combout\,
	datab => \Decoder5~1_combout\,
	datac => \temp_line~182_combout\,
	datad => \temp_line~257_combout\,
	combout => \temp_line~258_combout\);

-- Location: LCCOMB_X23_Y14_N12
\temp_line~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~259_combout\ = (\Decoder1~147_combout\ & (\temp_line~186_combout\)) # (!\Decoder1~147_combout\ & ((\temp_line~258_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~147_combout\,
	datac => \temp_line~186_combout\,
	datad => \temp_line~258_combout\,
	combout => \temp_line~259_combout\);

-- Location: LCCOMB_X23_Y14_N10
\temp_line~401\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~401_combout\ = (\Decoder1~128_combout\ & ((\Decoder1~116_combout\ & ((\temp_line~369_combout\))) # (!\Decoder1~116_combout\ & (\temp_line~259_combout\)))) # (!\Decoder1~128_combout\ & (((\temp_line~259_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~128_combout\,
	datab => \Decoder1~116_combout\,
	datac => \temp_line~259_combout\,
	datad => \temp_line~369_combout\,
	combout => \temp_line~401_combout\);

-- Location: LCCOMB_X21_Y14_N10
\vram_a_data[39]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[39]~3_combout\ = (\Decoder1~184_combout\ & ((\temp_line~427_combout\))) # (!\Decoder1~184_combout\ & (\temp_line~401_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~184_combout\,
	datab => \temp_line~401_combout\,
	datad => \temp_line~427_combout\,
	combout => \vram_a_data[39]~3_combout\);

-- Location: LCCOMB_X21_Y14_N8
\Selector363~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector363~0_combout\ = (!\currentState.TState_Cls~q\ & vram_a_data(39))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \currentState.TState_Cls~q\,
	datad => vram_a_data(39),
	combout => \Selector363~0_combout\);

-- Location: FF_X21_Y14_N11
\vram_a_data[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[39]~3_combout\,
	asdata => \Selector363~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(39));

-- Location: LCCOMB_X22_Y8_N24
\temp_line~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~14_combout\ = (\Decoder1~143_combout\ & (\e_ram|altsyncram_component|auto_generated|q_a\(7) $ (((\Mux45~41_combout\))))) # (!\Decoder1~143_combout\ & (((\e_vram|altsyncram_component|auto_generated|q_a\(36)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(36),
	datac => \Mux45~41_combout\,
	datad => \Decoder1~143_combout\,
	combout => \temp_line~14_combout\);

-- Location: LCCOMB_X22_Y8_N30
\temp_line~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~15_combout\ = (\Decoder1~144_combout\ & ((\temp_line~0_combout\))) # (!\Decoder1~144_combout\ & (\temp_line~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \temp_line~14_combout\,
	datac => \Decoder1~144_combout\,
	datad => \temp_line~0_combout\,
	combout => \temp_line~15_combout\);

-- Location: LCCOMB_X28_Y10_N20
\temp_line~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~197_combout\ = (\Decoder1~147_combout\ & ((\temp_line~127_combout\))) # (!\Decoder1~147_combout\ & (\temp_line~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~147_combout\,
	datac => \temp_line~15_combout\,
	datad => \temp_line~127_combout\,
	combout => \temp_line~197_combout\);

-- Location: LCCOMB_X24_Y14_N14
\temp_line~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~198_combout\ = (\Decoder1~128_combout\ & ((\Decoder1~116_combout\ & (\temp_line~181_combout\)) # (!\Decoder1~116_combout\ & ((\temp_line~197_combout\))))) # (!\Decoder1~128_combout\ & (((\temp_line~197_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~128_combout\,
	datab => \Decoder1~116_combout\,
	datac => \temp_line~181_combout\,
	datad => \temp_line~197_combout\,
	combout => \temp_line~198_combout\);

-- Location: LCCOMB_X24_Y14_N16
\temp_line~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~199_combout\ = (\Decoder5~4_combout\ & ((\Decoder5~8_combout\ & ((\temp_line~182_combout\))) # (!\Decoder5~8_combout\ & (\temp_line~198_combout\)))) # (!\Decoder5~4_combout\ & (\temp_line~198_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder5~4_combout\,
	datab => \temp_line~198_combout\,
	datac => \temp_line~182_combout\,
	datad => \Decoder5~8_combout\,
	combout => \temp_line~199_combout\);

-- Location: LCCOMB_X24_Y14_N30
\temp_line~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~200_combout\ = (\Decoder1~133_combout\ & (\temp_line~186_combout\)) # (!\Decoder1~133_combout\ & ((\temp_line~199_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~133_combout\,
	datac => \temp_line~186_combout\,
	datad => \temp_line~199_combout\,
	combout => \temp_line~200_combout\);

-- Location: LCCOMB_X21_Y11_N28
\temp_line~377\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~377_combout\ = (\Decoder1~166_combout\ & ((\temp_line~369_combout\))) # (!\Decoder1~166_combout\ & (\temp_line~200_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~166_combout\,
	datac => \temp_line~200_combout\,
	datad => \temp_line~369_combout\,
	combout => \temp_line~377_combout\);

-- Location: LCCOMB_X21_Y10_N0
\vram_a_data[36]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[36]~2_combout\ = (\Decoder1~169_combout\ & ((\temp_line~427_combout\))) # (!\Decoder1~169_combout\ & (\temp_line~377_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~377_combout\,
	datab => \Decoder1~169_combout\,
	datad => \temp_line~427_combout\,
	combout => \vram_a_data[36]~2_combout\);

-- Location: LCCOMB_X21_Y10_N14
\Selector366~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector366~0_combout\ = (!\currentState.TState_Cls~q\ & vram_a_data(36))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \currentState.TState_Cls~q\,
	datad => vram_a_data(36),
	combout => \Selector366~0_combout\);

-- Location: FF_X21_Y10_N1
\vram_a_data[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[36]~2_combout\,
	asdata => \Selector366~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(36));

-- Location: LCCOMB_X21_Y6_N22
\temp_line~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~22_combout\ = (!\Decoder1~147_combout\ & ((\Decoder1~144_combout\ & ((\temp_line~1_combout\))) # (!\Decoder1~144_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(35)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~147_combout\,
	datab => \Decoder1~144_combout\,
	datac => \e_vram|altsyncram_component|auto_generated|q_a\(35),
	datad => \temp_line~1_combout\,
	combout => \temp_line~22_combout\);

-- Location: LCCOMB_X25_Y8_N4
\temp_line~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~23_combout\ = (\temp_line~22_combout\) # ((\Decoder1~147_combout\ & \temp_line~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~147_combout\,
	datac => \temp_line~22_combout\,
	datad => \temp_line~0_combout\,
	combout => \temp_line~23_combout\);

-- Location: LCCOMB_X24_Y10_N18
\temp_line~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~136_combout\ = (\Decoder1~128_combout\ & ((\Decoder1~116_combout\ & ((\temp_line~127_combout\))) # (!\Decoder1~116_combout\ & (\temp_line~23_combout\)))) # (!\Decoder1~128_combout\ & (\temp_line~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~128_combout\,
	datab => \temp_line~23_combout\,
	datac => \Decoder1~116_combout\,
	datad => \temp_line~127_combout\,
	combout => \temp_line~136_combout\);

-- Location: LCCOMB_X24_Y10_N26
\temp_line~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~211_combout\ = (\Decoder1~128_combout\ & ((\Decoder1~126_combout\ & (\temp_line~181_combout\)) # (!\Decoder1~126_combout\ & ((\temp_line~136_combout\))))) # (!\Decoder1~128_combout\ & (((\temp_line~136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~128_combout\,
	datab => \Decoder1~126_combout\,
	datac => \temp_line~181_combout\,
	datad => \temp_line~136_combout\,
	combout => \temp_line~211_combout\);

-- Location: LCCOMB_X24_Y10_N20
\temp_line~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~212_combout\ = (\Decoder5~6_combout\ & ((\Decoder5~1_combout\ & ((\temp_line~182_combout\))) # (!\Decoder5~1_combout\ & (\temp_line~211_combout\)))) # (!\Decoder5~6_combout\ & (((\temp_line~211_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder5~6_combout\,
	datab => \Decoder5~1_combout\,
	datac => \temp_line~211_combout\,
	datad => \temp_line~182_combout\,
	combout => \temp_line~212_combout\);

-- Location: LCCOMB_X24_Y10_N22
\temp_line~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~213_combout\ = (\Decoder1~166_combout\ & (\temp_line~186_combout\)) # (!\Decoder1~166_combout\ & ((\temp_line~212_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~166_combout\,
	datac => \temp_line~186_combout\,
	datad => \temp_line~212_combout\,
	combout => \temp_line~213_combout\);

-- Location: LCCOMB_X21_Y11_N12
\temp_line~381\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~381_combout\ = (\Decoder1~169_combout\ & ((\temp_line~369_combout\))) # (!\Decoder1~169_combout\ & (\temp_line~213_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~169_combout\,
	datac => \temp_line~213_combout\,
	datad => \temp_line~369_combout\,
	combout => \temp_line~381_combout\);

-- Location: LCCOMB_X21_Y12_N18
\vram_a_data[35]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[35]~11_combout\ = (\Decoder1~157_combout\ & ((\temp_line~427_combout\))) # (!\Decoder1~157_combout\ & (\temp_line~381_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~381_combout\,
	datab => \Decoder1~157_combout\,
	datad => \temp_line~427_combout\,
	combout => \vram_a_data[35]~11_combout\);

-- Location: LCCOMB_X21_Y12_N8
\Selector367~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector367~0_combout\ = (!\currentState.TState_Cls~q\ & vram_a_data(35))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \currentState.TState_Cls~q\,
	datad => vram_a_data(35),
	combout => \Selector367~0_combout\);

-- Location: FF_X21_Y12_N19
\vram_a_data[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[35]~11_combout\,
	asdata => \Selector367~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(35));

-- Location: LCCOMB_X26_Y8_N20
\temp_line~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~30_combout\ = (\Decoder1~147_combout\ & (\e_ram|altsyncram_component|auto_generated|q_a\(7) $ (((\Mux45~41_combout\))))) # (!\Decoder1~147_combout\ & (((\e_vram|altsyncram_component|auto_generated|q_a\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(34),
	datac => \Mux45~41_combout\,
	datad => \Decoder1~147_combout\,
	combout => \temp_line~30_combout\);

-- Location: LCCOMB_X26_Y8_N18
\temp_line~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~31_combout\ = (\Decoder1~128_combout\ & ((\Decoder1~116_combout\ & ((\temp_line~0_combout\))) # (!\Decoder1~116_combout\ & (\temp_line~30_combout\)))) # (!\Decoder1~128_combout\ & (\temp_line~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~128_combout\,
	datab => \temp_line~30_combout\,
	datac => \Decoder1~116_combout\,
	datad => \temp_line~0_combout\,
	combout => \temp_line~31_combout\);

-- Location: LCCOMB_X26_Y8_N6
\temp_line~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~166_combout\ = (\Decoder1~128_combout\ & ((\Decoder1~126_combout\ & (\temp_line~127_combout\)) # (!\Decoder1~126_combout\ & ((\temp_line~31_combout\))))) # (!\Decoder1~128_combout\ & (((\temp_line~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~128_combout\,
	datab => \Decoder1~126_combout\,
	datac => \temp_line~127_combout\,
	datad => \temp_line~31_combout\,
	combout => \temp_line~166_combout\);

-- Location: LCCOMB_X22_Y12_N20
\temp_line~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~223_combout\ = (\Decoder1~133_combout\ & (\temp_line~181_combout\)) # (!\Decoder1~133_combout\ & ((\temp_line~166_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~133_combout\,
	datac => \temp_line~181_combout\,
	datad => \temp_line~166_combout\,
	combout => \temp_line~223_combout\);

-- Location: LCCOMB_X22_Y12_N10
\temp_line~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~224_combout\ = (\Decoder5~10_combout\ & ((\Decoder5~6_combout\ & (\temp_line~182_combout\)) # (!\Decoder5~6_combout\ & ((\temp_line~223_combout\))))) # (!\Decoder5~10_combout\ & (((\temp_line~223_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder5~10_combout\,
	datab => \Decoder5~6_combout\,
	datac => \temp_line~182_combout\,
	datad => \temp_line~223_combout\,
	combout => \temp_line~224_combout\);

-- Location: LCCOMB_X22_Y12_N8
\temp_line~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~225_combout\ = (\Decoder1~169_combout\ & (\temp_line~186_combout\)) # (!\Decoder1~169_combout\ & ((\temp_line~224_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~169_combout\,
	datac => \temp_line~186_combout\,
	datad => \temp_line~224_combout\,
	combout => \temp_line~225_combout\);

-- Location: LCCOMB_X22_Y12_N28
\temp_line~383\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~383_combout\ = (\Decoder1~157_combout\ & ((\temp_line~369_combout\))) # (!\Decoder1~157_combout\ & (\temp_line~225_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~157_combout\,
	datac => \temp_line~225_combout\,
	datad => \temp_line~369_combout\,
	combout => \temp_line~383_combout\);

-- Location: LCCOMB_X22_Y12_N24
\vram_a_data[34]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[34]~9_combout\ = (\Decoder1~158_combout\ & ((\temp_line~427_combout\))) # (!\Decoder1~158_combout\ & (\temp_line~383_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~158_combout\,
	datab => \temp_line~383_combout\,
	datad => \temp_line~427_combout\,
	combout => \vram_a_data[34]~9_combout\);

-- Location: LCCOMB_X19_Y12_N6
\Selector368~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector368~0_combout\ = (vram_a_data(34) & !\currentState.TState_Cls~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => vram_a_data(34),
	datad => \currentState.TState_Cls~q\,
	combout => \Selector368~0_combout\);

-- Location: FF_X22_Y12_N25
\vram_a_data[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[34]~9_combout\,
	asdata => \Selector368~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(34));

-- Location: LCCOMB_X26_Y6_N26
\temp_line~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~93_combout\ = (\Decoder1~128_combout\ & ((\Decoder1~116_combout\ & ((\temp_line~1_combout\))) # (!\Decoder1~116_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(33))))) # (!\Decoder1~128_combout\ & 
-- (\e_vram|altsyncram_component|auto_generated|q_a\(33)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~128_combout\,
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(33),
	datac => \temp_line~1_combout\,
	datad => \Decoder1~116_combout\,
	combout => \temp_line~93_combout\);

-- Location: LCCOMB_X26_Y6_N0
\temp_line~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~94_combout\ = (\Decoder1~126_combout\ & ((\Decoder1~128_combout\ & ((\temp_line~0_combout\))) # (!\Decoder1~128_combout\ & (\temp_line~93_combout\)))) # (!\Decoder1~126_combout\ & (\temp_line~93_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~126_combout\,
	datab => \temp_line~93_combout\,
	datac => \Decoder1~128_combout\,
	datad => \temp_line~0_combout\,
	combout => \temp_line~94_combout\);

-- Location: LCCOMB_X26_Y6_N4
\temp_line~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~158_combout\ = (\Decoder1~133_combout\ & ((\temp_line~127_combout\))) # (!\Decoder1~133_combout\ & (\temp_line~94_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~133_combout\,
	datab => \temp_line~94_combout\,
	datad => \temp_line~127_combout\,
	combout => \temp_line~158_combout\);

-- Location: LCCOMB_X28_Y11_N26
\temp_line~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~229_combout\ = (\Decoder1~166_combout\ & ((\temp_line~181_combout\))) # (!\Decoder1~166_combout\ & (\temp_line~158_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~166_combout\,
	datac => \temp_line~158_combout\,
	datad => \temp_line~181_combout\,
	combout => \temp_line~229_combout\);

-- Location: LCCOMB_X28_Y11_N12
\temp_line~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~230_combout\ = (\Decoder5~6_combout\ & ((\Decoder5~11_combout\ & ((\temp_line~182_combout\))) # (!\Decoder5~11_combout\ & (\temp_line~229_combout\)))) # (!\Decoder5~6_combout\ & (((\temp_line~229_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder5~6_combout\,
	datab => \Decoder5~11_combout\,
	datac => \temp_line~229_combout\,
	datad => \temp_line~182_combout\,
	combout => \temp_line~230_combout\);

-- Location: LCCOMB_X28_Y11_N14
\temp_line~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~231_combout\ = (\Decoder1~157_combout\ & (\temp_line~186_combout\)) # (!\Decoder1~157_combout\ & ((\temp_line~230_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~157_combout\,
	datac => \temp_line~186_combout\,
	datad => \temp_line~230_combout\,
	combout => \temp_line~231_combout\);

-- Location: LCCOMB_X28_Y11_N30
\temp_line~371\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~371_combout\ = (\Decoder1~158_combout\ & ((\temp_line~369_combout\))) # (!\Decoder1~158_combout\ & (\temp_line~231_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~158_combout\,
	datac => \temp_line~231_combout\,
	datad => \temp_line~369_combout\,
	combout => \temp_line~371_combout\);

-- Location: LCCOMB_X28_Y11_N28
\vram_a_data[33]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[33]~8_combout\ = (\Decoder1~164_combout\ & ((\temp_line~427_combout\))) # (!\Decoder1~164_combout\ & (\temp_line~371_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~371_combout\,
	datab => \Decoder1~164_combout\,
	datad => \temp_line~427_combout\,
	combout => \vram_a_data[33]~8_combout\);

-- Location: LCCOMB_X29_Y11_N0
\Selector369~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector369~0_combout\ = (!\currentState.TState_Cls~q\ & vram_a_data(33))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \currentState.TState_Cls~q\,
	datad => vram_a_data(33),
	combout => \Selector369~0_combout\);

-- Location: FF_X28_Y11_N29
\vram_a_data[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[33]~8_combout\,
	asdata => \Selector369~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(33));

-- Location: LCCOMB_X23_Y8_N0
\temp_line~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~38_combout\ = (!\Decoder1~143_combout\ & ((\Decoder1~149_combout\ & ((\temp_line~1_combout\))) # (!\Decoder1~149_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(37)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(37),
	datab => \Decoder1~143_combout\,
	datac => \Decoder1~149_combout\,
	datad => \temp_line~1_combout\,
	combout => \temp_line~38_combout\);

-- Location: LCCOMB_X23_Y8_N14
\temp_line~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~39_combout\ = (\temp_line~38_combout\) # ((\Decoder1~143_combout\ & \temp_line~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~143_combout\,
	datac => \temp_line~0_combout\,
	datad => \temp_line~38_combout\,
	combout => \temp_line~39_combout\);

-- Location: LCCOMB_X23_Y8_N24
\temp_line~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~130_combout\ = (\Decoder1~144_combout\ & ((\temp_line~127_combout\))) # (!\Decoder1~144_combout\ & (\temp_line~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \temp_line~39_combout\,
	datac => \temp_line~127_combout\,
	datad => \Decoder1~144_combout\,
	combout => \temp_line~130_combout\);

-- Location: LCCOMB_X29_Y11_N14
\temp_line~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~235_combout\ = (\Decoder1~147_combout\ & ((\temp_line~181_combout\))) # (!\Decoder1~147_combout\ & (\temp_line~130_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~147_combout\,
	datac => \temp_line~130_combout\,
	datad => \temp_line~181_combout\,
	combout => \temp_line~235_combout\);

-- Location: LCCOMB_X28_Y11_N10
\temp_line~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~236_combout\ = (\Decoder5~8_combout\ & ((\Decoder5~11_combout\ & ((\temp_line~182_combout\))) # (!\Decoder5~11_combout\ & (\temp_line~235_combout\)))) # (!\Decoder5~8_combout\ & (((\temp_line~235_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder5~8_combout\,
	datab => \Decoder5~11_combout\,
	datac => \temp_line~235_combout\,
	datad => \temp_line~182_combout\,
	combout => \temp_line~236_combout\);

-- Location: LCCOMB_X28_Y11_N16
\temp_line~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~237_combout\ = (\Decoder1~126_combout\ & ((\Decoder1~128_combout\ & (\temp_line~186_combout\)) # (!\Decoder1~128_combout\ & ((\temp_line~236_combout\))))) # (!\Decoder1~126_combout\ & (((\temp_line~236_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~126_combout\,
	datab => \Decoder1~128_combout\,
	datac => \temp_line~186_combout\,
	datad => \temp_line~236_combout\,
	combout => \temp_line~237_combout\);

-- Location: LCCOMB_X28_Y11_N8
\temp_line~373\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~373_combout\ = (\Decoder1~133_combout\ & ((\temp_line~369_combout\))) # (!\Decoder1~133_combout\ & (\temp_line~237_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~133_combout\,
	datab => \temp_line~237_combout\,
	datad => \temp_line~369_combout\,
	combout => \temp_line~373_combout\);

-- Location: LCCOMB_X28_Y11_N18
\Mux52~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~5_combout\ = (\Mux33~9_combout\ & ((\Mux34~9_combout\) # ((\temp_line~371_combout\)))) # (!\Mux33~9_combout\ & (!\Mux34~9_combout\ & ((\temp_line~372_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux34~9_combout\,
	datac => \temp_line~371_combout\,
	datad => \temp_line~372_combout\,
	combout => \Mux52~5_combout\);

-- Location: LCCOMB_X28_Y11_N6
\Mux52~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~6_combout\ = (\Mux34~9_combout\ & ((\Mux52~5_combout\ & ((\temp_line~373_combout\))) # (!\Mux52~5_combout\ & (\temp_line~370_combout\)))) # (!\Mux34~9_combout\ & (((\Mux52~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datab => \temp_line~370_combout\,
	datac => \temp_line~373_combout\,
	datad => \Mux52~5_combout\,
	combout => \Mux52~6_combout\);

-- Location: LCCOMB_X22_Y12_N12
\Mux52~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~12_combout\ = (\Mux34~9_combout\ & (\Mux33~9_combout\)) # (!\Mux34~9_combout\ & ((\Mux33~9_combout\ & ((\temp_line~383_combout\))) # (!\Mux33~9_combout\ & (\temp_line~384_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datab => \Mux33~9_combout\,
	datac => \temp_line~384_combout\,
	datad => \temp_line~383_combout\,
	combout => \Mux52~12_combout\);

-- Location: LCCOMB_X21_Y11_N8
\Mux52~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~13_combout\ = (\Mux34~9_combout\ & ((\Mux52~12_combout\ & ((\temp_line~385_combout\))) # (!\Mux52~12_combout\ & (\temp_line~382_combout\)))) # (!\Mux34~9_combout\ & (((\Mux52~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~382_combout\,
	datab => \Mux34~9_combout\,
	datac => \temp_line~385_combout\,
	datad => \Mux52~12_combout\,
	combout => \Mux52~13_combout\);

-- Location: LCCOMB_X21_Y11_N30
\Mux52~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~9_combout\ = (\Mux34~9_combout\ & ((\Mux33~9_combout\) # ((\temp_line~379_combout\)))) # (!\Mux34~9_combout\ & (!\Mux33~9_combout\ & ((\temp_line~380_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datab => \Mux33~9_combout\,
	datac => \temp_line~379_combout\,
	datad => \temp_line~380_combout\,
	combout => \Mux52~9_combout\);

-- Location: LCCOMB_X21_Y11_N14
\Mux52~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~10_combout\ = (\Mux33~9_combout\ & ((\Mux52~9_combout\ & ((\temp_line~381_combout\))) # (!\Mux52~9_combout\ & (\temp_line~378_combout\)))) # (!\Mux33~9_combout\ & (((\Mux52~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \temp_line~378_combout\,
	datac => \Mux52~9_combout\,
	datad => \temp_line~381_combout\,
	combout => \Mux52~10_combout\);

-- Location: LCCOMB_X21_Y11_N18
\Mux52~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~7_combout\ = (\Mux34~9_combout\ & ((\Mux33~9_combout\) # ((\temp_line~375_combout\)))) # (!\Mux34~9_combout\ & (!\Mux33~9_combout\ & (\temp_line~376_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datab => \Mux33~9_combout\,
	datac => \temp_line~376_combout\,
	datad => \temp_line~375_combout\,
	combout => \Mux52~7_combout\);

-- Location: LCCOMB_X21_Y11_N2
\Mux52~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~8_combout\ = (\Mux33~9_combout\ & ((\Mux52~7_combout\ & (\temp_line~377_combout\)) # (!\Mux52~7_combout\ & ((\temp_line~374_combout\))))) # (!\Mux33~9_combout\ & (((\Mux52~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \temp_line~377_combout\,
	datac => \temp_line~374_combout\,
	datad => \Mux52~7_combout\,
	combout => \Mux52~8_combout\);

-- Location: LCCOMB_X21_Y11_N16
\Mux52~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~11_combout\ = (\Mux35~9_combout\ & (\Mux36~9_combout\)) # (!\Mux35~9_combout\ & ((\Mux36~9_combout\ & ((\Mux52~8_combout\))) # (!\Mux36~9_combout\ & (\Mux52~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux35~9_combout\,
	datab => \Mux36~9_combout\,
	datac => \Mux52~10_combout\,
	datad => \Mux52~8_combout\,
	combout => \Mux52~11_combout\);

-- Location: LCCOMB_X21_Y11_N6
\Mux52~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~14_combout\ = (\Mux35~9_combout\ & ((\Mux52~11_combout\ & ((\Mux52~13_combout\))) # (!\Mux52~11_combout\ & (\Mux52~6_combout\)))) # (!\Mux35~9_combout\ & (((\Mux52~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux35~9_combout\,
	datab => \Mux52~6_combout\,
	datac => \Mux52~13_combout\,
	datad => \Mux52~11_combout\,
	combout => \Mux52~14_combout\);

-- Location: LCCOMB_X23_Y13_N30
\Mux52~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~42_combout\ = (\Mux36~9_combout\ & ((\Mux35~9_combout\) # ((\temp_line~424_combout\)))) # (!\Mux36~9_combout\ & (!\Mux35~9_combout\ & ((\temp_line~425_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datab => \Mux35~9_combout\,
	datac => \temp_line~424_combout\,
	datad => \temp_line~425_combout\,
	combout => \Mux52~42_combout\);

-- Location: LCCOMB_X24_Y8_N28
\temp_line~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~60_combout\ = (\Decoder1~129_combout\ & ((\Decoder1~117_combout\ & ((\temp_line~1_combout\))) # (!\Decoder1~117_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(62))))) # (!\Decoder1~129_combout\ & 
-- (\e_vram|altsyncram_component|auto_generated|q_a\(62)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(62),
	datab => \Decoder1~129_combout\,
	datac => \Decoder1~117_combout\,
	datad => \temp_line~1_combout\,
	combout => \temp_line~60_combout\);

-- Location: LCCOMB_X24_Y8_N26
\temp_line~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~61_combout\ = (\Decoder1~129_combout\ & ((\Decoder1~118_combout\ & ((\temp_line~0_combout\))) # (!\Decoder1~118_combout\ & (\temp_line~60_combout\)))) # (!\Decoder1~129_combout\ & (\temp_line~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~129_combout\,
	datab => \temp_line~60_combout\,
	datac => \Decoder1~118_combout\,
	datad => \temp_line~0_combout\,
	combout => \temp_line~61_combout\);

-- Location: LCCOMB_X24_Y8_N4
\temp_line~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~153_combout\ = (\Decoder1~120_combout\ & ((\Decoder1~129_combout\ & (\temp_line~127_combout\)) # (!\Decoder1~129_combout\ & ((\temp_line~61_combout\))))) # (!\Decoder1~120_combout\ & (((\temp_line~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~120_combout\,
	datab => \Decoder1~129_combout\,
	datac => \temp_line~127_combout\,
	datad => \temp_line~61_combout\,
	combout => \temp_line~153_combout\);

-- Location: LCCOMB_X22_Y10_N8
\temp_line~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~301_combout\ = (\Decoder1~121_combout\ & ((\Decoder1~129_combout\ & ((\temp_line~181_combout\))) # (!\Decoder1~129_combout\ & (\temp_line~153_combout\)))) # (!\Decoder1~121_combout\ & (\temp_line~153_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~153_combout\,
	datab => \Decoder1~121_combout\,
	datac => \Decoder1~129_combout\,
	datad => \temp_line~181_combout\,
	combout => \temp_line~301_combout\);

-- Location: LCCOMB_X22_Y10_N10
\temp_line~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~302_combout\ = (\Decoder5~10_combout\ & ((\Decoder5~0_combout\ & ((\temp_line~182_combout\))) # (!\Decoder5~0_combout\ & (\temp_line~301_combout\)))) # (!\Decoder5~10_combout\ & (((\temp_line~301_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder5~10_combout\,
	datab => \Decoder5~0_combout\,
	datac => \temp_line~301_combout\,
	datad => \temp_line~182_combout\,
	combout => \temp_line~302_combout\);

-- Location: LCCOMB_X22_Y10_N24
\temp_line~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~303_combout\ = (\Decoder1~129_combout\ & ((\Decoder1~114_combout\ & (\temp_line~186_combout\)) # (!\Decoder1~114_combout\ & ((\temp_line~302_combout\))))) # (!\Decoder1~129_combout\ & (((\temp_line~302_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~129_combout\,
	datab => \Decoder1~114_combout\,
	datac => \temp_line~186_combout\,
	datad => \temp_line~302_combout\,
	combout => \temp_line~303_combout\);

-- Location: LCCOMB_X23_Y13_N28
\temp_line~426\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~426_combout\ = (\Decoder1~136_combout\ & ((\temp_line~369_combout\))) # (!\Decoder1~136_combout\ & (\temp_line~303_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~136_combout\,
	datac => \temp_line~303_combout\,
	datad => \temp_line~369_combout\,
	combout => \temp_line~426_combout\);

-- Location: LCCOMB_X23_Y13_N22
\Mux52~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~43_combout\ = (\Mux35~9_combout\ & ((\Mux52~42_combout\ & ((\temp_line~426_combout\))) # (!\Mux52~42_combout\ & (\temp_line~423_combout\)))) # (!\Mux35~9_combout\ & (((\Mux52~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux35~9_combout\,
	datab => \temp_line~423_combout\,
	datac => \Mux52~42_combout\,
	datad => \temp_line~426_combout\,
	combout => \Mux52~43_combout\);

-- Location: LCCOMB_X30_Y13_N28
\Mux52~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~2_combout\ = ((\Mux34~9_combout\) # (\Mux35~9_combout\)) # (!\Mux33~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux34~9_combout\,
	datac => \Mux35~9_combout\,
	combout => \Mux52~2_combout\);

-- Location: LCCOMB_X30_Y13_N26
\Mux52~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~1_combout\ = (\Mux33~9_combout\ & ((\Mux36~9_combout\) # ((\Mux35~9_combout\) # (\Mux34~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux36~9_combout\,
	datac => \Mux35~9_combout\,
	datad => \Mux34~9_combout\,
	combout => \Mux52~1_combout\);

-- Location: LCCOMB_X21_Y13_N16
\vram_a_data[62]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[62]~55_combout\ = (\Decoder1~137_combout\ & ((\temp_line~427_combout\))) # (!\Decoder1~137_combout\ & (\temp_line~426_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~426_combout\,
	datab => \Decoder1~137_combout\,
	datad => \temp_line~427_combout\,
	combout => \vram_a_data[62]~55_combout\);

-- Location: LCCOMB_X21_Y13_N30
\Selector340~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector340~0_combout\ = (!\currentState.TState_Cls~q\ & vram_a_data(62))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \currentState.TState_Cls~q\,
	datad => vram_a_data(62),
	combout => \Selector340~0_combout\);

-- Location: FF_X21_Y13_N17
\vram_a_data[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[62]~55_combout\,
	asdata => \Selector340~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(62));

-- Location: LCCOMB_X22_Y15_N28
\vram_a_data[63]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[63]~63_combout\ = (\Decoder1~136_combout\ & ((\temp_line~427_combout\))) # (!\Decoder1~136_combout\ & (\temp_line~390_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~136_combout\,
	datab => \temp_line~390_combout\,
	datad => \temp_line~427_combout\,
	combout => \vram_a_data[63]~63_combout\);

-- Location: LCCOMB_X25_Y15_N18
\Selector339~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector339~0_combout\ = (!\currentState.TState_Cls~q\ & vram_a_data(63))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_Cls~q\,
	datac => vram_a_data(63),
	combout => \Selector339~0_combout\);

-- Location: FF_X22_Y15_N29
\vram_a_data[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[63]~63_combout\,
	asdata => \Selector339~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(63));

-- Location: M9K_X27_Y12_N0
\e_vram|altsyncram_component|auto_generated|ram_block1a48\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Vram:e_vram|altsyncram:altsyncram_component|altsyncram_j4p3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 48,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "old_data",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 48,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 64,
	port_b_read_during_write_mode => "old_data",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \vram_a_write~q\,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \in_clk_50mhz~inputclkctrl_outclk\,
	portadatain => \e_vram|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portbdatain => \e_vram|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAIN_bus\,
	portaaddr => \e_vram|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\,
	portbaddr => \e_vram|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \e_vram|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\,
	portbdataout => \e_vram|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X26_Y10_N26
\temp_line~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~50_combout\ = (\Decoder1~129_combout\ & ((\Decoder1~127_combout\ & ((\temp_line~1_combout\))) # (!\Decoder1~127_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(63))))) # (!\Decoder1~129_combout\ & 
-- (\e_vram|altsyncram_component|auto_generated|q_a\(63)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(63),
	datab => \temp_line~1_combout\,
	datac => \Decoder1~129_combout\,
	datad => \Decoder1~127_combout\,
	combout => \temp_line~50_combout\);

-- Location: LCCOMB_X26_Y10_N16
\temp_line~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~51_combout\ = (\Decoder1~129_combout\ & ((\Decoder1~117_combout\ & ((\temp_line~0_combout\))) # (!\Decoder1~117_combout\ & (\temp_line~50_combout\)))) # (!\Decoder1~129_combout\ & (\temp_line~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~50_combout\,
	datab => \Decoder1~129_combout\,
	datac => \temp_line~0_combout\,
	datad => \Decoder1~117_combout\,
	combout => \temp_line~51_combout\);

-- Location: LCCOMB_X26_Y10_N28
\temp_line~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~154_combout\ = (\Decoder1~118_combout\ & ((\Decoder1~129_combout\ & (\temp_line~127_combout\)) # (!\Decoder1~129_combout\ & ((\temp_line~51_combout\))))) # (!\Decoder1~118_combout\ & (((\temp_line~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~118_combout\,
	datab => \Decoder1~129_combout\,
	datac => \temp_line~127_combout\,
	datad => \temp_line~51_combout\,
	combout => \temp_line~154_combout\);

-- Location: LCCOMB_X26_Y10_N12
\temp_line~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~183_combout\ = (\Decoder1~120_combout\ & ((\Decoder1~129_combout\ & ((\temp_line~181_combout\))) # (!\Decoder1~129_combout\ & (\temp_line~154_combout\)))) # (!\Decoder1~120_combout\ & (\temp_line~154_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~120_combout\,
	datab => \temp_line~154_combout\,
	datac => \Decoder1~129_combout\,
	datad => \temp_line~181_combout\,
	combout => \temp_line~183_combout\);

-- Location: LCCOMB_X23_Y15_N2
\temp_line~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~287_combout\ = (\Decoder5~0_combout\ & ((\Decoder5~1_combout\ & ((\temp_line~182_combout\))) # (!\Decoder5~1_combout\ & (\temp_line~183_combout\)))) # (!\Decoder5~0_combout\ & (\temp_line~183_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder5~0_combout\,
	datab => \temp_line~183_combout\,
	datac => \Decoder5~1_combout\,
	datad => \temp_line~182_combout\,
	combout => \temp_line~287_combout\);

-- Location: LCCOMB_X23_Y15_N24
\temp_line~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~288_combout\ = (\Decoder1~129_combout\ & ((\Decoder1~113_combout\ & (\temp_line~186_combout\)) # (!\Decoder1~113_combout\ & ((\temp_line~287_combout\))))) # (!\Decoder1~129_combout\ & (((\temp_line~287_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~129_combout\,
	datab => \Decoder1~113_combout\,
	datac => \temp_line~186_combout\,
	datad => \temp_line~287_combout\,
	combout => \temp_line~288_combout\);

-- Location: LCCOMB_X23_Y15_N0
\temp_line~390\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~390_combout\ = (\Decoder1~129_combout\ & ((\Decoder1~114_combout\ & ((\temp_line~369_combout\))) # (!\Decoder1~114_combout\ & (\temp_line~288_combout\)))) # (!\Decoder1~129_combout\ & (\temp_line~288_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~129_combout\,
	datab => \temp_line~288_combout\,
	datac => \Decoder1~114_combout\,
	datad => \temp_line~369_combout\,
	combout => \temp_line~390_combout\);

-- Location: LCCOMB_X23_Y15_N26
\Mux52~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~17_combout\ = (\Mux52~2_combout\ & (((\Mux52~1_combout\)))) # (!\Mux52~2_combout\ & ((\Mux52~1_combout\ & (\vram_a_data[0]~42_combout\)) # (!\Mux52~1_combout\ & ((\temp_line~390_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vram_a_data[0]~42_combout\,
	datab => \Mux52~2_combout\,
	datac => \Mux52~1_combout\,
	datad => \temp_line~390_combout\,
	combout => \Mux52~17_combout\);

-- Location: LCCOMB_X30_Y13_N4
\Mux52~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~4_combout\ = (\Mux34~9_combout\ & \Mux35~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux34~9_combout\,
	datac => \Mux35~9_combout\,
	combout => \Mux52~4_combout\);

-- Location: LCCOMB_X30_Y13_N14
\Mux52~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~3_combout\ = (\Mux34~9_combout\ & ((\Mux36~9_combout\) # (!\Mux35~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux35~9_combout\,
	datab => \Mux34~9_combout\,
	datac => \Mux36~9_combout\,
	combout => \Mux52~3_combout\);

-- Location: LCCOMB_X25_Y7_N2
\Mux46~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~133_combout\ = (\Mux36~9_combout\ & ((\vram_a_data[2]~41_combout\))) # (!\Mux36~9_combout\ & (\vram_a_data[1]~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datac => \vram_a_data[1]~40_combout\,
	datad => \vram_a_data[2]~41_combout\,
	combout => \Mux46~133_combout\);

-- Location: M9K_X27_Y9_N0
\e_vram|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Vram:e_vram|altsyncram:altsyncram_component|altsyncram_j4p3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "old_data",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 64,
	port_b_read_during_write_mode => "old_data",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \vram_a_write~q\,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \in_clk_50mhz~inputclkctrl_outclk\,
	portadatain => \e_vram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portbdatain => \e_vram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\,
	portaaddr => \e_vram|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \e_vram|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \e_vram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\,
	portbdataout => \e_vram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X21_Y8_N20
\temp_line~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~99_combout\ = (\Decoder1~174_combout\ & (\e_ram|altsyncram_component|auto_generated|q_a\(7) $ (((\Mux45~41_combout\))))) # (!\Decoder1~174_combout\ & (((\e_vram|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(4),
	datac => \Decoder1~174_combout\,
	datad => \Mux45~41_combout\,
	combout => \temp_line~99_combout\);

-- Location: LCCOMB_X21_Y8_N30
\temp_line~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~100_combout\ = (\Decoder1~175_combout\ & ((\temp_line~0_combout\))) # (!\Decoder1~175_combout\ & (\temp_line~99_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~175_combout\,
	datab => \temp_line~99_combout\,
	datad => \temp_line~0_combout\,
	combout => \temp_line~100_combout\);

-- Location: LCCOMB_X24_Y13_N28
\temp_line~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~184_combout\ = (\Decoder1~178_combout\ & (\temp_line~127_combout\)) # (!\Decoder1~178_combout\ & ((\temp_line~100_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~178_combout\,
	datac => \temp_line~127_combout\,
	datad => \temp_line~100_combout\,
	combout => \temp_line~184_combout\);

-- Location: LCCOMB_X24_Y13_N2
\temp_line~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~185_combout\ = (\Decoder1~156_combout\ & ((\temp_line~181_combout\))) # (!\Decoder1~156_combout\ & (\temp_line~184_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~156_combout\,
	datab => \temp_line~184_combout\,
	datac => \temp_line~181_combout\,
	combout => \temp_line~185_combout\);

-- Location: LCCOMB_X24_Y13_N22
\Mux46~383\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~383_combout\ = (\Mux36~9_combout\ & (\temp_line~185_combout\)) # (!\Mux36~9_combout\ & ((\vram_a_data[3]~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datab => \temp_line~185_combout\,
	datad => \vram_a_data[3]~43_combout\,
	combout => \Mux46~383_combout\);

-- Location: LCCOMB_X30_Y13_N10
\Mux52~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~18_combout\ = (\Mux52~4_combout\ & (\Mux52~3_combout\)) # (!\Mux52~4_combout\ & ((\Mux52~3_combout\ & ((\Mux46~383_combout\))) # (!\Mux52~3_combout\ & (\Mux46~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux52~4_combout\,
	datab => \Mux52~3_combout\,
	datac => \Mux46~133_combout\,
	datad => \Mux46~383_combout\,
	combout => \Mux52~18_combout\);

-- Location: LCCOMB_X23_Y15_N4
\Mux52~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~19_combout\ = (\Mux52~4_combout\ & ((\Mux52~18_combout\ & ((\vram_a_data[6]~37_combout\))) # (!\Mux52~18_combout\ & (\vram_a_data[5]~36_combout\)))) # (!\Mux52~4_combout\ & (((\Mux52~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux52~4_combout\,
	datab => \vram_a_data[5]~36_combout\,
	datac => \Mux52~18_combout\,
	datad => \vram_a_data[6]~37_combout\,
	combout => \Mux52~19_combout\);

-- Location: LCCOMB_X24_Y15_N14
\Mux52~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~15_combout\ = (\Mux35~9_combout\ & (\Mux36~9_combout\)) # (!\Mux35~9_combout\ & ((\Mux36~9_combout\ & ((\temp_line~387_combout\))) # (!\Mux36~9_combout\ & (\temp_line~388_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux35~9_combout\,
	datab => \Mux36~9_combout\,
	datac => \temp_line~388_combout\,
	datad => \temp_line~387_combout\,
	combout => \Mux52~15_combout\);

-- Location: LCCOMB_X23_Y15_N6
\Mux52~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~16_combout\ = (\Mux35~9_combout\ & ((\Mux52~15_combout\ & ((\temp_line~389_combout\))) # (!\Mux52~15_combout\ & (\temp_line~386_combout\)))) # (!\Mux35~9_combout\ & (((\Mux52~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~386_combout\,
	datab => \Mux35~9_combout\,
	datac => \Mux52~15_combout\,
	datad => \temp_line~389_combout\,
	combout => \Mux52~16_combout\);

-- Location: LCCOMB_X23_Y15_N18
\Mux52~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~20_combout\ = (\Mux52~17_combout\ & (((\Mux52~19_combout\)) # (!\Mux52~2_combout\))) # (!\Mux52~17_combout\ & (\Mux52~2_combout\ & ((\Mux52~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux52~17_combout\,
	datab => \Mux52~2_combout\,
	datac => \Mux52~19_combout\,
	datad => \Mux52~16_combout\,
	combout => \Mux52~20_combout\);

-- Location: LCCOMB_X24_Y11_N24
\Mux52~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~33_combout\ = (\Mux33~9_combout\ & (\Mux34~9_combout\)) # (!\Mux33~9_combout\ & ((\Mux34~9_combout\ & (\temp_line~412_combout\)) # (!\Mux34~9_combout\ & ((\temp_line~413_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux34~9_combout\,
	datac => \temp_line~412_combout\,
	datad => \temp_line~413_combout\,
	combout => \Mux52~33_combout\);

-- Location: LCCOMB_X24_Y11_N8
\Mux52~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~34_combout\ = (\Mux33~9_combout\ & ((\Mux52~33_combout\ & (\temp_line~414_combout\)) # (!\Mux52~33_combout\ & ((\temp_line~411_combout\))))) # (!\Mux33~9_combout\ & (((\Mux52~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \temp_line~414_combout\,
	datac => \temp_line~411_combout\,
	datad => \Mux52~33_combout\,
	combout => \Mux52~34_combout\);

-- Location: LCCOMB_X24_Y11_N16
\Mux52~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~35_combout\ = (\Mux33~9_combout\ & (\Mux34~9_combout\)) # (!\Mux33~9_combout\ & ((\Mux34~9_combout\ & ((\temp_line~416_combout\))) # (!\Mux34~9_combout\ & (\temp_line~417_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux34~9_combout\,
	datac => \temp_line~417_combout\,
	datad => \temp_line~416_combout\,
	combout => \Mux52~35_combout\);

-- Location: LCCOMB_X24_Y11_N0
\Mux52~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~36_combout\ = (\Mux33~9_combout\ & ((\Mux52~35_combout\ & (\temp_line~418_combout\)) # (!\Mux52~35_combout\ & ((\temp_line~415_combout\))))) # (!\Mux33~9_combout\ & (((\Mux52~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \temp_line~418_combout\,
	datac => \temp_line~415_combout\,
	datad => \Mux52~35_combout\,
	combout => \Mux52~36_combout\);

-- Location: LCCOMB_X24_Y11_N10
\Mux52~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~37_combout\ = (\Mux36~9_combout\ & ((\Mux35~9_combout\) # ((\Mux52~34_combout\)))) # (!\Mux36~9_combout\ & (!\Mux35~9_combout\ & ((\Mux52~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datab => \Mux35~9_combout\,
	datac => \Mux52~34_combout\,
	datad => \Mux52~36_combout\,
	combout => \Mux52~37_combout\);

-- Location: LCCOMB_X22_Y13_N2
\Mux52~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~31_combout\ = (\Mux34~9_combout\ & (\Mux33~9_combout\)) # (!\Mux34~9_combout\ & ((\Mux33~9_combout\ & (\temp_line~408_combout\)) # (!\Mux33~9_combout\ & ((\temp_line~409_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datab => \Mux33~9_combout\,
	datac => \temp_line~408_combout\,
	datad => \temp_line~409_combout\,
	combout => \Mux52~31_combout\);

-- Location: LCCOMB_X22_Y13_N18
\Mux52~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~32_combout\ = (\Mux34~9_combout\ & ((\Mux52~31_combout\ & (\temp_line~410_combout\)) # (!\Mux52~31_combout\ & ((\temp_line~407_combout\))))) # (!\Mux34~9_combout\ & (((\Mux52~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datab => \temp_line~410_combout\,
	datac => \temp_line~407_combout\,
	datad => \Mux52~31_combout\,
	combout => \Mux52~32_combout\);

-- Location: LCCOMB_X23_Y12_N6
\Mux52~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~38_combout\ = (\Mux34~9_combout\ & (\Mux33~9_combout\)) # (!\Mux34~9_combout\ & ((\Mux33~9_combout\ & (\temp_line~420_combout\)) # (!\Mux33~9_combout\ & ((\temp_line~421_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datab => \Mux33~9_combout\,
	datac => \temp_line~420_combout\,
	datad => \temp_line~421_combout\,
	combout => \Mux52~38_combout\);

-- Location: LCCOMB_X23_Y12_N26
\Mux52~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~39_combout\ = (\Mux34~9_combout\ & ((\Mux52~38_combout\ & ((\temp_line~422_combout\))) # (!\Mux52~38_combout\ & (\temp_line~419_combout\)))) # (!\Mux34~9_combout\ & (((\Mux52~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datab => \temp_line~419_combout\,
	datac => \temp_line~422_combout\,
	datad => \Mux52~38_combout\,
	combout => \Mux52~39_combout\);

-- Location: LCCOMB_X22_Y11_N4
\Mux52~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~40_combout\ = (\Mux35~9_combout\ & ((\Mux52~37_combout\ & ((\Mux52~39_combout\))) # (!\Mux52~37_combout\ & (\Mux52~32_combout\)))) # (!\Mux35~9_combout\ & (\Mux52~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux35~9_combout\,
	datab => \Mux52~37_combout\,
	datac => \Mux52~32_combout\,
	datad => \Mux52~39_combout\,
	combout => \Mux52~40_combout\);

-- Location: LCCOMB_X25_Y11_N16
\Mux52~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~21_combout\ = (\Mux34~9_combout\ & (\Mux33~9_combout\)) # (!\Mux34~9_combout\ & ((\Mux33~9_combout\ & ((\temp_line~392_combout\))) # (!\Mux33~9_combout\ & (\temp_line~393_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datab => \Mux33~9_combout\,
	datac => \temp_line~393_combout\,
	datad => \temp_line~392_combout\,
	combout => \Mux52~21_combout\);

-- Location: LCCOMB_X25_Y11_N28
\Mux52~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~22_combout\ = (\Mux34~9_combout\ & ((\Mux52~21_combout\ & ((\temp_line~394_combout\))) # (!\Mux52~21_combout\ & (\temp_line~391_combout\)))) # (!\Mux34~9_combout\ & (((\Mux52~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datab => \temp_line~391_combout\,
	datac => \temp_line~394_combout\,
	datad => \Mux52~21_combout\,
	combout => \Mux52~22_combout\);

-- Location: LCCOMB_X22_Y14_N26
\Mux52~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~28_combout\ = (\Mux33~9_combout\ & ((\Mux34~9_combout\) # ((\temp_line~404_combout\)))) # (!\Mux33~9_combout\ & (!\Mux34~9_combout\ & ((\temp_line~405_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux34~9_combout\,
	datac => \temp_line~404_combout\,
	datad => \temp_line~405_combout\,
	combout => \Mux52~28_combout\);

-- Location: LCCOMB_X22_Y14_N2
\Mux52~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~29_combout\ = (\Mux34~9_combout\ & ((\Mux52~28_combout\ & ((\temp_line~406_combout\))) # (!\Mux52~28_combout\ & (\temp_line~403_combout\)))) # (!\Mux34~9_combout\ & (((\Mux52~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datab => \temp_line~403_combout\,
	datac => \Mux52~28_combout\,
	datad => \temp_line~406_combout\,
	combout => \Mux52~29_combout\);

-- Location: LCCOMB_X23_Y14_N24
\Mux52~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~23_combout\ = (\Mux33~9_combout\ & (\Mux34~9_combout\)) # (!\Mux33~9_combout\ & ((\Mux34~9_combout\ & (\temp_line~396_combout\)) # (!\Mux34~9_combout\ & ((\temp_line~397_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux34~9_combout\,
	datac => \temp_line~396_combout\,
	datad => \temp_line~397_combout\,
	combout => \Mux52~23_combout\);

-- Location: LCCOMB_X23_Y14_N8
\Mux52~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~24_combout\ = (\Mux33~9_combout\ & ((\Mux52~23_combout\ & (\temp_line~398_combout\)) # (!\Mux52~23_combout\ & ((\temp_line~395_combout\))))) # (!\Mux33~9_combout\ & (((\Mux52~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~398_combout\,
	datab => \Mux33~9_combout\,
	datac => \temp_line~395_combout\,
	datad => \Mux52~23_combout\,
	combout => \Mux52~24_combout\);

-- Location: LCCOMB_X23_Y14_N16
\Mux52~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~25_combout\ = (\Mux34~9_combout\ & ((\temp_line~400_combout\) # ((\Mux33~9_combout\)))) # (!\Mux34~9_combout\ & (((!\Mux33~9_combout\ & \temp_line~401_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datab => \temp_line~400_combout\,
	datac => \Mux33~9_combout\,
	datad => \temp_line~401_combout\,
	combout => \Mux52~25_combout\);

-- Location: LCCOMB_X23_Y14_N20
\Mux52~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~26_combout\ = (\Mux33~9_combout\ & ((\Mux52~25_combout\ & (\temp_line~402_combout\)) # (!\Mux52~25_combout\ & ((\temp_line~399_combout\))))) # (!\Mux33~9_combout\ & (((\Mux52~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~402_combout\,
	datab => \Mux33~9_combout\,
	datac => \temp_line~399_combout\,
	datad => \Mux52~25_combout\,
	combout => \Mux52~26_combout\);

-- Location: LCCOMB_X23_Y14_N26
\Mux52~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~27_combout\ = (\Mux35~9_combout\ & (\Mux36~9_combout\)) # (!\Mux35~9_combout\ & ((\Mux36~9_combout\ & (\Mux52~24_combout\)) # (!\Mux36~9_combout\ & ((\Mux52~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux35~9_combout\,
	datab => \Mux36~9_combout\,
	datac => \Mux52~24_combout\,
	datad => \Mux52~26_combout\,
	combout => \Mux52~27_combout\);

-- Location: LCCOMB_X22_Y11_N6
\Mux52~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~30_combout\ = (\Mux35~9_combout\ & ((\Mux52~27_combout\ & ((\Mux52~29_combout\))) # (!\Mux52~27_combout\ & (\Mux52~22_combout\)))) # (!\Mux35~9_combout\ & (((\Mux52~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux52~22_combout\,
	datab => \Mux35~9_combout\,
	datac => \Mux52~29_combout\,
	datad => \Mux52~27_combout\,
	combout => \Mux52~30_combout\);

-- Location: LCCOMB_X22_Y11_N2
\Mux52~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~41_combout\ = (\Mux52~0_combout\ & ((\Decoder1~129_combout\) # ((\Mux52~30_combout\)))) # (!\Mux52~0_combout\ & (!\Decoder1~129_combout\ & (\Mux52~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux52~0_combout\,
	datab => \Decoder1~129_combout\,
	datac => \Mux52~40_combout\,
	datad => \Mux52~30_combout\,
	combout => \Mux52~41_combout\);

-- Location: LCCOMB_X22_Y11_N16
\Mux52~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~44_combout\ = (\Decoder1~129_combout\ & ((\Mux52~41_combout\ & (\Mux52~43_combout\)) # (!\Mux52~41_combout\ & ((\Mux52~20_combout\))))) # (!\Decoder1~129_combout\ & (((\Mux52~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux52~43_combout\,
	datab => \Decoder1~129_combout\,
	datac => \Mux52~20_combout\,
	datad => \Mux52~41_combout\,
	combout => \Mux52~44_combout\);

-- Location: LCCOMB_X22_Y11_N26
\temp_line~427\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~427_combout\ = \e_ram|altsyncram_component|auto_generated|q_a\(0) $ (((\Decoder1~110_combout\ & (\Mux52~14_combout\)) # (!\Decoder1~110_combout\ & ((\Mux52~44_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~110_combout\,
	datab => \e_ram|altsyncram_component|auto_generated|q_a\(0),
	datac => \Mux52~14_combout\,
	datad => \Mux52~44_combout\,
	combout => \temp_line~427_combout\);

-- Location: LCCOMB_X21_Y13_N12
\vram_a_data[61]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[61]~51_combout\ = (\Decoder1~138_combout\ & ((\temp_line~427_combout\))) # (!\Decoder1~138_combout\ & (\temp_line~423_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~423_combout\,
	datab => \Decoder1~138_combout\,
	datad => \temp_line~427_combout\,
	combout => \vram_a_data[61]~51_combout\);

-- Location: LCCOMB_X21_Y13_N26
\Selector341~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector341~0_combout\ = (!\currentState.TState_Cls~q\ & vram_a_data(61))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \currentState.TState_Cls~q\,
	datad => vram_a_data(61),
	combout => \Selector341~0_combout\);

-- Location: FF_X21_Y13_N13
\vram_a_data[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[61]~51_combout\,
	asdata => \Selector341~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(61));

-- Location: LCCOMB_X24_Y7_N4
\temp_line~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~56_combout\ = (\Decoder1~113_combout\ & ((\Decoder1~129_combout\ & ((\temp_line~1_combout\))) # (!\Decoder1~129_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(58))))) # (!\Decoder1~113_combout\ & 
-- (\e_vram|altsyncram_component|auto_generated|q_a\(58)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(58),
	datab => \Decoder1~113_combout\,
	datac => \temp_line~1_combout\,
	datad => \Decoder1~129_combout\,
	combout => \temp_line~56_combout\);

-- Location: LCCOMB_X24_Y7_N10
\temp_line~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~57_combout\ = (\Decoder1~114_combout\ & ((\Decoder1~129_combout\ & ((\temp_line~0_combout\))) # (!\Decoder1~129_combout\ & (\temp_line~56_combout\)))) # (!\Decoder1~114_combout\ & (((\temp_line~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~114_combout\,
	datab => \Decoder1~129_combout\,
	datac => \temp_line~56_combout\,
	datad => \temp_line~0_combout\,
	combout => \temp_line~57_combout\);

-- Location: LCCOMB_X24_Y7_N16
\temp_line~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~145_combout\ = (\Decoder1~136_combout\ & ((\temp_line~127_combout\))) # (!\Decoder1~136_combout\ & (\temp_line~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~57_combout\,
	datac => \Decoder1~136_combout\,
	datad => \temp_line~127_combout\,
	combout => \temp_line~145_combout\);

-- Location: LCCOMB_X23_Y10_N16
\temp_line~363\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~363_combout\ = (\Decoder1~137_combout\ & ((\temp_line~181_combout\))) # (!\Decoder1~137_combout\ & (\temp_line~145_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~145_combout\,
	datab => \Decoder1~137_combout\,
	datad => \temp_line~181_combout\,
	combout => \temp_line~363_combout\);

-- Location: LCCOMB_X23_Y13_N24
\temp_line~364\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~364_combout\ = (\Decoder5~16_combout\ & ((\Decoder5~10_combout\ & ((\temp_line~182_combout\))) # (!\Decoder5~10_combout\ & (\temp_line~363_combout\)))) # (!\Decoder5~16_combout\ & (((\temp_line~363_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder5~16_combout\,
	datab => \Decoder5~10_combout\,
	datac => \temp_line~363_combout\,
	datad => \temp_line~182_combout\,
	combout => \temp_line~364_combout\);

-- Location: LCCOMB_X23_Y13_N26
\temp_line~365\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~365_combout\ = (\Decoder1~139_combout\ & (\temp_line~186_combout\)) # (!\Decoder1~139_combout\ & ((\temp_line~364_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~139_combout\,
	datac => \temp_line~186_combout\,
	datad => \temp_line~364_combout\,
	combout => \temp_line~365_combout\);

-- Location: LCCOMB_X23_Y15_N16
\temp_line~389\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~389_combout\ = (\Decoder1~153_combout\ & ((\temp_line~369_combout\))) # (!\Decoder1~153_combout\ & (\temp_line~365_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~365_combout\,
	datab => \Decoder1~153_combout\,
	datad => \temp_line~369_combout\,
	combout => \temp_line~389_combout\);

-- Location: LCCOMB_X23_Y15_N14
\vram_a_data[58]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[58]~52_combout\ = (\Decoder1~154_combout\ & ((\temp_line~427_combout\))) # (!\Decoder1~154_combout\ & (\temp_line~389_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~154_combout\,
	datab => \temp_line~389_combout\,
	datad => \temp_line~427_combout\,
	combout => \vram_a_data[58]~52_combout\);

-- Location: LCCOMB_X25_Y15_N24
\Selector344~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector344~0_combout\ = (vram_a_data(58) & !\currentState.TState_Cls~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => vram_a_data(58),
	datac => \currentState.TState_Cls~q\,
	combout => \Selector344~0_combout\);

-- Location: FF_X23_Y15_N15
\vram_a_data[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[58]~52_combout\,
	asdata => \Selector344~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(58));

-- Location: LCCOMB_X24_Y7_N18
\temp_line~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~8_combout\ = (\Decoder1~114_combout\ & ((\Decoder1~129_combout\ & ((\temp_line~1_combout\))) # (!\Decoder1~129_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(57))))) # (!\Decoder1~114_combout\ & 
-- (\e_vram|altsyncram_component|auto_generated|q_a\(57)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~114_combout\,
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(57),
	datac => \temp_line~1_combout\,
	datad => \Decoder1~129_combout\,
	combout => \temp_line~8_combout\);

-- Location: LCCOMB_X24_Y7_N28
\temp_line~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~9_combout\ = (\Decoder1~136_combout\ & ((\temp_line~0_combout\))) # (!\Decoder1~136_combout\ & (\temp_line~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \temp_line~8_combout\,
	datac => \Decoder1~136_combout\,
	datad => \temp_line~0_combout\,
	combout => \temp_line~9_combout\);

-- Location: LCCOMB_X24_Y7_N8
\temp_line~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~142_combout\ = (\Decoder1~137_combout\ & ((\temp_line~127_combout\))) # (!\Decoder1~137_combout\ & (\temp_line~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~137_combout\,
	datac => \temp_line~9_combout\,
	datad => \temp_line~127_combout\,
	combout => \temp_line~142_combout\);

-- Location: LCCOMB_X24_Y15_N22
\temp_line~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~298_combout\ = (\Decoder1~138_combout\ & (\temp_line~181_combout\)) # (!\Decoder1~138_combout\ & ((\temp_line~142_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \temp_line~181_combout\,
	datac => \temp_line~142_combout\,
	datad => \Decoder1~138_combout\,
	combout => \temp_line~298_combout\);

-- Location: LCCOMB_X24_Y15_N28
\temp_line~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~299_combout\ = (\Decoder5~11_combout\ & ((\Decoder5~16_combout\ & (\temp_line~182_combout\)) # (!\Decoder5~16_combout\ & ((\temp_line~298_combout\))))) # (!\Decoder5~11_combout\ & (((\temp_line~298_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder5~11_combout\,
	datab => \Decoder5~16_combout\,
	datac => \temp_line~182_combout\,
	datad => \temp_line~298_combout\,
	combout => \temp_line~299_combout\);

-- Location: LCCOMB_X24_Y15_N26
\temp_line~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~300_combout\ = (\Decoder1~153_combout\ & (\temp_line~186_combout\)) # (!\Decoder1~153_combout\ & ((\temp_line~299_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~153_combout\,
	datac => \temp_line~186_combout\,
	datad => \temp_line~299_combout\,
	combout => \temp_line~300_combout\);

-- Location: LCCOMB_X23_Y15_N22
\temp_line~386\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~386_combout\ = (\Decoder1~154_combout\ & ((\temp_line~369_combout\))) # (!\Decoder1~154_combout\ & (\temp_line~300_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~154_combout\,
	datab => \temp_line~300_combout\,
	datad => \temp_line~369_combout\,
	combout => \temp_line~386_combout\);

-- Location: LCCOMB_X22_Y15_N16
\vram_a_data[57]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[57]~49_combout\ = (\Decoder1~155_combout\ & ((\temp_line~427_combout\))) # (!\Decoder1~155_combout\ & (\temp_line~386_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~155_combout\,
	datab => \temp_line~386_combout\,
	datad => \temp_line~427_combout\,
	combout => \vram_a_data[57]~49_combout\);

-- Location: LCCOMB_X22_Y15_N6
\Selector345~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector345~0_combout\ = (!\currentState.TState_Cls~q\ & vram_a_data(57))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \currentState.TState_Cls~q\,
	datad => vram_a_data(57),
	combout => \Selector345~0_combout\);

-- Location: FF_X22_Y15_N17
\vram_a_data[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[57]~49_combout\,
	asdata => \Selector345~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(57));

-- Location: LCCOMB_X28_Y7_N30
\temp_line~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~6_combout\ = (!\Decoder1~139_combout\ & ((\Decoder1~138_combout\ & ((\temp_line~1_combout\))) # (!\Decoder1~138_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(54)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~138_combout\,
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(54),
	datac => \Decoder1~139_combout\,
	datad => \temp_line~1_combout\,
	combout => \temp_line~6_combout\);

-- Location: LCCOMB_X24_Y7_N6
\temp_line~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~7_combout\ = (\temp_line~6_combout\) # ((\Decoder1~139_combout\ & \temp_line~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~139_combout\,
	datac => \temp_line~6_combout\,
	datad => \temp_line~0_combout\,
	combout => \temp_line~7_combout\);

-- Location: LCCOMB_X26_Y7_N8
\temp_line~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~149_combout\ = (\Decoder1~153_combout\ & ((\temp_line~127_combout\))) # (!\Decoder1~153_combout\ & (\temp_line~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~153_combout\,
	datab => \temp_line~7_combout\,
	datac => \temp_line~127_combout\,
	combout => \temp_line~149_combout\);

-- Location: LCCOMB_X24_Y15_N10
\temp_line~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~295_combout\ = (\Decoder1~154_combout\ & ((\temp_line~181_combout\))) # (!\Decoder1~154_combout\ & (\temp_line~149_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~154_combout\,
	datab => \temp_line~149_combout\,
	datac => \temp_line~181_combout\,
	combout => \temp_line~295_combout\);

-- Location: LCCOMB_X24_Y15_N16
\temp_line~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~296_combout\ = (\Decoder5~10_combout\ & ((\Decoder5~15_combout\ & ((\temp_line~182_combout\))) # (!\Decoder5~15_combout\ & (\temp_line~295_combout\)))) # (!\Decoder5~10_combout\ & (\temp_line~295_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~295_combout\,
	datab => \Decoder5~10_combout\,
	datac => \temp_line~182_combout\,
	datad => \Decoder5~15_combout\,
	combout => \temp_line~296_combout\);

-- Location: LCCOMB_X24_Y15_N18
\temp_line~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~297_combout\ = (\Decoder1~152_combout\ & (\temp_line~186_combout\)) # (!\Decoder1~152_combout\ & ((\temp_line~296_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~152_combout\,
	datac => \temp_line~186_combout\,
	datad => \temp_line~296_combout\,
	combout => \temp_line~297_combout\);

-- Location: LCCOMB_X22_Y14_N0
\temp_line~406\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~406_combout\ = (\Decoder1~130_combout\ & ((\temp_line~369_combout\))) # (!\Decoder1~130_combout\ & (\temp_line~297_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \temp_line~297_combout\,
	datac => \Decoder1~130_combout\,
	datad => \temp_line~369_combout\,
	combout => \temp_line~406_combout\);

-- Location: LCCOMB_X21_Y13_N10
\vram_a_data[54]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[54]~53_combout\ = (\Decoder1~134_combout\ & ((\temp_line~427_combout\))) # (!\Decoder1~134_combout\ & (\temp_line~406_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~406_combout\,
	datab => \Decoder1~134_combout\,
	datad => \temp_line~427_combout\,
	combout => \vram_a_data[54]~53_combout\);

-- Location: LCCOMB_X21_Y13_N4
\Selector348~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector348~0_combout\ = (!\currentState.TState_Cls~q\ & vram_a_data(54))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \currentState.TState_Cls~q\,
	datad => vram_a_data(54),
	combout => \Selector348~0_combout\);

-- Location: FF_X21_Y13_N11
\vram_a_data[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[54]~53_combout\,
	asdata => \Selector348~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(54));

-- Location: LCCOMB_X26_Y7_N18
\temp_line~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~48_combout\ = (!\Decoder1~153_combout\ & ((\Decoder1~139_combout\ & ((\temp_line~1_combout\))) # (!\Decoder1~139_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(53)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~153_combout\,
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(53),
	datac => \Decoder1~139_combout\,
	datad => \temp_line~1_combout\,
	combout => \temp_line~48_combout\);

-- Location: LCCOMB_X26_Y7_N0
\temp_line~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~49_combout\ = (\temp_line~48_combout\) # ((\Decoder1~153_combout\ & \temp_line~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~153_combout\,
	datab => \temp_line~48_combout\,
	datad => \temp_line~0_combout\,
	combout => \temp_line~49_combout\);

-- Location: LCCOMB_X26_Y7_N24
\temp_line~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~146_combout\ = (\Decoder1~154_combout\ & ((\temp_line~127_combout\))) # (!\Decoder1~154_combout\ & (\temp_line~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~154_combout\,
	datab => \temp_line~49_combout\,
	datac => \temp_line~127_combout\,
	combout => \temp_line~146_combout\);

-- Location: LCCOMB_X26_Y11_N20
\temp_line~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~284_combout\ = (\Decoder1~155_combout\ & ((\temp_line~181_combout\))) # (!\Decoder1~155_combout\ & (\temp_line~146_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~155_combout\,
	datab => \temp_line~146_combout\,
	datad => \temp_line~181_combout\,
	combout => \temp_line~284_combout\);

-- Location: LCCOMB_X26_Y11_N6
\temp_line~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~285_combout\ = (\Decoder5~15_combout\ & ((\Decoder5~11_combout\ & ((\temp_line~182_combout\))) # (!\Decoder5~11_combout\ & (\temp_line~284_combout\)))) # (!\Decoder5~15_combout\ & (\temp_line~284_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder5~15_combout\,
	datab => \temp_line~284_combout\,
	datac => \Decoder5~11_combout\,
	datad => \temp_line~182_combout\,
	combout => \temp_line~285_combout\);

-- Location: LCCOMB_X26_Y11_N12
\temp_line~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~286_combout\ = (\Decoder1~130_combout\ & (\temp_line~186_combout\)) # (!\Decoder1~130_combout\ & ((\temp_line~285_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~130_combout\,
	datac => \temp_line~186_combout\,
	datad => \temp_line~285_combout\,
	combout => \temp_line~286_combout\);

-- Location: LCCOMB_X25_Y11_N22
\temp_line~394\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~394_combout\ = (\Decoder1~134_combout\ & ((\temp_line~369_combout\))) # (!\Decoder1~134_combout\ & (\temp_line~286_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~134_combout\,
	datac => \temp_line~286_combout\,
	datad => \temp_line~369_combout\,
	combout => \temp_line~394_combout\);

-- Location: LCCOMB_X25_Y11_N12
\vram_a_data[53]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[53]~48_combout\ = (\Decoder1~148_combout\ & ((\temp_line~427_combout\))) # (!\Decoder1~148_combout\ & (\temp_line~394_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~394_combout\,
	datab => \Decoder1~148_combout\,
	datad => \temp_line~427_combout\,
	combout => \vram_a_data[53]~48_combout\);

-- Location: LCCOMB_X21_Y10_N22
\Selector349~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector349~0_combout\ = (vram_a_data(53) & !\currentState.TState_Cls~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => vram_a_data(53),
	datac => \currentState.TState_Cls~q\,
	combout => \Selector349~0_combout\);

-- Location: FF_X25_Y11_N13
\vram_a_data[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[53]~48_combout\,
	asdata => \Selector349~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(53));

-- Location: LCCOMB_X23_Y8_N10
\temp_line~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~40_combout\ = (\Decoder1~152_combout\ & ((\e_ram|altsyncram_component|auto_generated|q_a\(7) $ (\Mux45~41_combout\)))) # (!\Decoder1~152_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(49)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(49),
	datab => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datac => \Decoder1~152_combout\,
	datad => \Mux45~41_combout\,
	combout => \temp_line~40_combout\);

-- Location: LCCOMB_X23_Y8_N8
\temp_line~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~41_combout\ = (\Decoder1~130_combout\ & ((\temp_line~0_combout\))) # (!\Decoder1~130_combout\ & (\temp_line~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~40_combout\,
	datab => \Decoder1~130_combout\,
	datac => \temp_line~0_combout\,
	combout => \temp_line~41_combout\);

-- Location: LCCOMB_X23_Y8_N16
\temp_line~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~131_combout\ = (\Decoder1~134_combout\ & ((\temp_line~127_combout\))) # (!\Decoder1~134_combout\ & (\temp_line~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~134_combout\,
	datab => \temp_line~41_combout\,
	datac => \temp_line~127_combout\,
	combout => \temp_line~131_combout\);

-- Location: LCCOMB_X23_Y15_N30
\temp_line~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~278_combout\ = (\Decoder1~148_combout\ & (\temp_line~181_combout\)) # (!\Decoder1~148_combout\ & ((\temp_line~131_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~148_combout\,
	datac => \temp_line~181_combout\,
	datad => \temp_line~131_combout\,
	combout => \temp_line~278_combout\);

-- Location: LCCOMB_X23_Y15_N28
\temp_line~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~279_combout\ = (\Decoder5~13_combout\ & ((\Decoder5~11_combout\ & ((\temp_line~182_combout\))) # (!\Decoder5~11_combout\ & (\temp_line~278_combout\)))) # (!\Decoder5~13_combout\ & (((\temp_line~278_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder5~13_combout\,
	datab => \Decoder5~11_combout\,
	datac => \temp_line~278_combout\,
	datad => \temp_line~182_combout\,
	combout => \temp_line~279_combout\);

-- Location: LCCOMB_X25_Y11_N20
\temp_line~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~280_combout\ = (\Decoder1~141_combout\ & (\temp_line~186_combout\)) # (!\Decoder1~141_combout\ & ((\temp_line~279_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~141_combout\,
	datac => \temp_line~186_combout\,
	datad => \temp_line~279_combout\,
	combout => \temp_line~280_combout\);

-- Location: LCCOMB_X25_Y11_N0
\temp_line~392\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~392_combout\ = (\Decoder1~142_combout\ & ((\temp_line~369_combout\))) # (!\Decoder1~142_combout\ & (\temp_line~280_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \temp_line~280_combout\,
	datac => \Decoder1~142_combout\,
	datad => \temp_line~369_combout\,
	combout => \temp_line~392_combout\);

-- Location: LCCOMB_X25_Y11_N18
\vram_a_data[49]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[49]~50_combout\ = (\Decoder1~145_combout\ & ((\temp_line~427_combout\))) # (!\Decoder1~145_combout\ & (\temp_line~392_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~145_combout\,
	datab => \temp_line~392_combout\,
	datad => \temp_line~427_combout\,
	combout => \vram_a_data[49]~50_combout\);

-- Location: LCCOMB_X25_Y15_N2
\Selector353~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector353~0_combout\ = (!\currentState.TState_Cls~q\ & vram_a_data(49))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \currentState.TState_Cls~q\,
	datad => vram_a_data(49),
	combout => \Selector353~0_combout\);

-- Location: FF_X25_Y11_N19
\vram_a_data[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[49]~50_combout\,
	asdata => \Selector353~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(49));

-- Location: LCCOMB_X24_Y9_N16
\temp_line~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~109_combout\ = (!\Decoder1~179_combout\ & ((\Decoder1~132_combout\ & ((\temp_line~1_combout\))) # (!\Decoder1~132_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(15),
	datab => \Decoder1~132_combout\,
	datac => \Decoder1~179_combout\,
	datad => \temp_line~1_combout\,
	combout => \temp_line~109_combout\);

-- Location: LCCOMB_X24_Y9_N30
\temp_line~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~110_combout\ = (\temp_line~109_combout\) # ((\Decoder1~179_combout\ & \temp_line~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~179_combout\,
	datab => \temp_line~109_combout\,
	datad => \temp_line~0_combout\,
	combout => \temp_line~110_combout\);

-- Location: LCCOMB_X25_Y10_N12
\temp_line~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~176_combout\ = (\Decoder1~182_combout\ & ((\temp_line~127_combout\))) # (!\Decoder1~182_combout\ & (\temp_line~110_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~182_combout\,
	datac => \temp_line~110_combout\,
	datad => \temp_line~127_combout\,
	combout => \temp_line~176_combout\);

-- Location: LCCOMB_X25_Y10_N16
\temp_line~320\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~320_combout\ = (\Decoder1~172_combout\ & ((\temp_line~181_combout\))) # (!\Decoder1~172_combout\ & (\temp_line~176_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~176_combout\,
	datab => \Decoder1~172_combout\,
	datad => \temp_line~181_combout\,
	combout => \temp_line~320_combout\);

-- Location: LCCOMB_X25_Y10_N26
\temp_line~321\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~321_combout\ = (\Decoder5~1_combout\ & ((\Decoder5~17_combout\ & ((\temp_line~182_combout\))) # (!\Decoder5~17_combout\ & (\temp_line~320_combout\)))) # (!\Decoder5~1_combout\ & (((\temp_line~320_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder5~1_combout\,
	datab => \Decoder5~17_combout\,
	datac => \temp_line~320_combout\,
	datad => \temp_line~182_combout\,
	combout => \temp_line~321_combout\);

-- Location: LCCOMB_X25_Y10_N0
\temp_line~322\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~322_combout\ = (\Decoder1~177_combout\ & ((\temp_line~186_combout\))) # (!\Decoder1~177_combout\ & (\temp_line~321_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~177_combout\,
	datac => \temp_line~321_combout\,
	datad => \temp_line~186_combout\,
	combout => \temp_line~322_combout\);

-- Location: LCCOMB_X24_Y11_N26
\temp_line~415\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~415_combout\ = (\Decoder1~181_combout\ & ((\temp_line~369_combout\))) # (!\Decoder1~181_combout\ & (\temp_line~322_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~181_combout\,
	datac => \temp_line~322_combout\,
	datad => \temp_line~369_combout\,
	combout => \temp_line~415_combout\);

-- Location: LCCOMB_X21_Y13_N2
\vram_a_data[15]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[15]~47_combout\ = (\Decoder1~170_combout\ & ((\temp_line~427_combout\))) # (!\Decoder1~170_combout\ & (\temp_line~415_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~415_combout\,
	datab => \Decoder1~170_combout\,
	datad => \temp_line~427_combout\,
	combout => \vram_a_data[15]~47_combout\);

-- Location: LCCOMB_X21_Y13_N8
\Selector387~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector387~0_combout\ = (!\currentState.TState_Cls~q\ & vram_a_data(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \currentState.TState_Cls~q\,
	datad => vram_a_data(15),
	combout => \Selector387~0_combout\);

-- Location: FF_X21_Y13_N3
\vram_a_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[15]~47_combout\,
	asdata => \Selector387~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(15));

-- Location: LCCOMB_X21_Y10_N28
\temp_line~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~117_combout\ = (!\Decoder1~182_combout\ & ((\Decoder1~179_combout\ & ((\temp_line~1_combout\))) # (!\Decoder1~179_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(14),
	datab => \Decoder1~182_combout\,
	datac => \Decoder1~179_combout\,
	datad => \temp_line~1_combout\,
	combout => \temp_line~117_combout\);

-- Location: LCCOMB_X25_Y7_N18
\temp_line~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~118_combout\ = (\temp_line~117_combout\) # ((\Decoder1~182_combout\ & \temp_line~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~182_combout\,
	datac => \temp_line~117_combout\,
	datad => \temp_line~0_combout\,
	combout => \temp_line~118_combout\);

-- Location: LCCOMB_X25_Y7_N20
\temp_line~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~177_combout\ = (\Decoder1~172_combout\ & ((\temp_line~127_combout\))) # (!\Decoder1~172_combout\ & (\temp_line~118_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \temp_line~118_combout\,
	datac => \Decoder1~172_combout\,
	datad => \temp_line~127_combout\,
	combout => \temp_line~177_combout\);

-- Location: LCCOMB_X23_Y12_N18
\temp_line~333\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~333_combout\ = (\Decoder1~173_combout\ & (\temp_line~181_combout\)) # (!\Decoder1~173_combout\ & ((\temp_line~177_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~173_combout\,
	datac => \temp_line~181_combout\,
	datad => \temp_line~177_combout\,
	combout => \temp_line~333_combout\);

-- Location: LCCOMB_X23_Y12_N12
\temp_line~334\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~334_combout\ = (\Decoder5~17_combout\ & ((\Decoder5~10_combout\ & (\temp_line~182_combout\)) # (!\Decoder5~10_combout\ & ((\temp_line~333_combout\))))) # (!\Decoder5~17_combout\ & (((\temp_line~333_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder5~17_combout\,
	datab => \Decoder5~10_combout\,
	datac => \temp_line~182_combout\,
	datad => \temp_line~333_combout\,
	combout => \temp_line~334_combout\);

-- Location: LCCOMB_X23_Y12_N30
\temp_line~335\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~335_combout\ = (\Decoder1~181_combout\ & (\temp_line~186_combout\)) # (!\Decoder1~181_combout\ & ((\temp_line~334_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~181_combout\,
	datac => \temp_line~186_combout\,
	datad => \temp_line~334_combout\,
	combout => \temp_line~335_combout\);

-- Location: LCCOMB_X23_Y12_N8
\temp_line~419\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~419_combout\ = (\Decoder1~170_combout\ & ((\temp_line~369_combout\))) # (!\Decoder1~170_combout\ & (\temp_line~335_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~170_combout\,
	datac => \temp_line~335_combout\,
	datad => \temp_line~369_combout\,
	combout => \temp_line~419_combout\);

-- Location: LCCOMB_X23_Y5_N0
\vram_a_data[14]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[14]~45_combout\ = (\Decoder1~171_combout\ & ((\temp_line~427_combout\))) # (!\Decoder1~171_combout\ & (\temp_line~419_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~171_combout\,
	datab => \temp_line~419_combout\,
	datad => \temp_line~427_combout\,
	combout => \vram_a_data[14]~45_combout\);

-- Location: LCCOMB_X23_Y5_N4
\Selector388~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector388~0_combout\ = (!\currentState.TState_Cls~q\ & vram_a_data(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_Cls~q\,
	datad => vram_a_data(14),
	combout => \Selector388~0_combout\);

-- Location: FF_X23_Y5_N1
\vram_a_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[14]~45_combout\,
	asdata => \Selector388~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(14));

-- Location: LCCOMB_X25_Y5_N20
\temp_line~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~119_combout\ = (!\Decoder1~172_combout\ & ((\Decoder1~182_combout\ & ((\temp_line~1_combout\))) # (!\Decoder1~182_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(13),
	datab => \Decoder1~182_combout\,
	datac => \Decoder1~172_combout\,
	datad => \temp_line~1_combout\,
	combout => \temp_line~119_combout\);

-- Location: LCCOMB_X25_Y5_N30
\temp_line~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~120_combout\ = (\temp_line~119_combout\) # ((\Decoder1~172_combout\ & \temp_line~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~172_combout\,
	datab => \temp_line~119_combout\,
	datad => \temp_line~0_combout\,
	combout => \temp_line~120_combout\);

-- Location: LCCOMB_X25_Y5_N2
\temp_line~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~167_combout\ = (\Decoder1~173_combout\ & (\temp_line~127_combout\)) # (!\Decoder1~173_combout\ & ((\temp_line~120_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~173_combout\,
	datac => \temp_line~127_combout\,
	datad => \temp_line~120_combout\,
	combout => \temp_line~167_combout\);

-- Location: LCCOMB_X21_Y13_N22
\temp_line~345\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~345_combout\ = (\Decoder1~177_combout\ & (\temp_line~181_combout\)) # (!\Decoder1~177_combout\ & ((\temp_line~167_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~177_combout\,
	datac => \temp_line~181_combout\,
	datad => \temp_line~167_combout\,
	combout => \temp_line~345_combout\);

-- Location: LCCOMB_X22_Y13_N24
\temp_line~346\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~346_combout\ = (\Decoder5~17_combout\ & ((\Decoder5~11_combout\ & (\temp_line~182_combout\)) # (!\Decoder5~11_combout\ & ((\temp_line~345_combout\))))) # (!\Decoder5~17_combout\ & (((\temp_line~345_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder5~17_combout\,
	datab => \Decoder5~11_combout\,
	datac => \temp_line~182_combout\,
	datad => \temp_line~345_combout\,
	combout => \temp_line~346_combout\);

-- Location: LCCOMB_X22_Y13_N26
\temp_line~347\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~347_combout\ = (\Decoder1~170_combout\ & (\temp_line~186_combout\)) # (!\Decoder1~170_combout\ & ((\temp_line~346_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~170_combout\,
	datac => \temp_line~186_combout\,
	datad => \temp_line~346_combout\,
	combout => \temp_line~347_combout\);

-- Location: LCCOMB_X22_Y13_N8
\temp_line~407\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~407_combout\ = (\Decoder1~171_combout\ & (\temp_line~369_combout\)) # (!\Decoder1~171_combout\ & ((\temp_line~347_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~171_combout\,
	datac => \temp_line~369_combout\,
	datad => \temp_line~347_combout\,
	combout => \temp_line~407_combout\);

-- Location: LCCOMB_X21_Y13_N20
\vram_a_data[13]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[13]~44_combout\ = (\Decoder1~176_combout\ & ((\temp_line~427_combout\))) # (!\Decoder1~176_combout\ & (\temp_line~407_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~176_combout\,
	datab => \temp_line~407_combout\,
	datad => \temp_line~427_combout\,
	combout => \vram_a_data[13]~44_combout\);

-- Location: LCCOMB_X21_Y13_N14
\Selector389~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector389~0_combout\ = (!\currentState.TState_Cls~q\ & vram_a_data(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \currentState.TState_Cls~q\,
	datad => vram_a_data(13),
	combout => \Selector389~0_combout\);

-- Location: FF_X21_Y13_N21
\vram_a_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[13]~44_combout\,
	asdata => \Selector389~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(13));

-- Location: LCCOMB_X21_Y8_N0
\temp_line~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~97_combout\ = (!\Decoder1~173_combout\ & ((\Decoder1~172_combout\ & ((\temp_line~1_combout\))) # (!\Decoder1~172_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~173_combout\,
	datab => \Decoder1~172_combout\,
	datac => \e_vram|altsyncram_component|auto_generated|q_a\(12),
	datad => \temp_line~1_combout\,
	combout => \temp_line~97_combout\);

-- Location: LCCOMB_X21_Y8_N10
\temp_line~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~98_combout\ = (\temp_line~97_combout\) # ((\Decoder1~173_combout\ & \temp_line~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~173_combout\,
	datab => \temp_line~97_combout\,
	datad => \temp_line~0_combout\,
	combout => \temp_line~98_combout\);

-- Location: LCCOMB_X23_Y5_N20
\temp_line~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~306_combout\ = (\Decoder1~177_combout\ & (\temp_line~127_combout\)) # (!\Decoder1~177_combout\ & ((\temp_line~98_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~177_combout\,
	datab => \temp_line~127_combout\,
	datac => \temp_line~98_combout\,
	combout => \temp_line~306_combout\);

-- Location: LCCOMB_X23_Y5_N18
\temp_line~307\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~307_combout\ = (\Decoder1~181_combout\ & ((\temp_line~181_combout\))) # (!\Decoder1~181_combout\ & (\temp_line~306_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~181_combout\,
	datab => \temp_line~306_combout\,
	datad => \temp_line~181_combout\,
	combout => \temp_line~307_combout\);

-- Location: LCCOMB_X24_Y12_N12
\temp_line~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~308_combout\ = (\Decoder5~17_combout\ & ((\Decoder5~4_combout\ & ((\temp_line~182_combout\))) # (!\Decoder5~4_combout\ & (\temp_line~307_combout\)))) # (!\Decoder5~17_combout\ & (((\temp_line~307_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder5~17_combout\,
	datab => \Decoder5~4_combout\,
	datac => \temp_line~307_combout\,
	datad => \temp_line~182_combout\,
	combout => \temp_line~308_combout\);

-- Location: LCCOMB_X24_Y12_N26
\temp_line~309\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~309_combout\ = (\Decoder1~171_combout\ & (\temp_line~186_combout\)) # (!\Decoder1~171_combout\ & ((\temp_line~308_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~171_combout\,
	datac => \temp_line~186_combout\,
	datad => \temp_line~308_combout\,
	combout => \temp_line~309_combout\);

-- Location: LCCOMB_X24_Y11_N4
\temp_line~412\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~412_combout\ = (\Decoder1~176_combout\ & ((\temp_line~369_combout\))) # (!\Decoder1~176_combout\ & (\temp_line~309_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~176_combout\,
	datac => \temp_line~309_combout\,
	datad => \temp_line~369_combout\,
	combout => \temp_line~412_combout\);

-- Location: LCCOMB_X23_Y10_N28
\vram_a_data[12]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[12]~46_combout\ = (\Decoder1~180_combout\ & ((\temp_line~427_combout\))) # (!\Decoder1~180_combout\ & (\temp_line~412_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~180_combout\,
	datab => \temp_line~412_combout\,
	datad => \temp_line~427_combout\,
	combout => \vram_a_data[12]~46_combout\);

-- Location: LCCOMB_X21_Y10_N24
\Selector390~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector390~0_combout\ = (!\currentState.TState_Cls~q\ & vram_a_data(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \currentState.TState_Cls~q\,
	datad => vram_a_data(12),
	combout => \Selector390~0_combout\);

-- Location: FF_X23_Y10_N29
\vram_a_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[12]~46_combout\,
	asdata => \Selector390~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(12));

-- Location: LCCOMB_X24_Y9_N14
\temp_line~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~103_combout\ = (!\Decoder1~176_combout\ & ((\Decoder1~171_combout\ & ((\temp_line~1_combout\))) # (!\Decoder1~171_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(7),
	datab => \Decoder1~171_combout\,
	datac => \Decoder1~176_combout\,
	datad => \temp_line~1_combout\,
	combout => \temp_line~103_combout\);

-- Location: LCCOMB_X24_Y9_N4
\temp_line~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~104_combout\ = (\temp_line~103_combout\) # ((\Decoder1~176_combout\ & \temp_line~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~176_combout\,
	datac => \temp_line~103_combout\,
	datad => \temp_line~0_combout\,
	combout => \temp_line~104_combout\);

-- Location: LCCOMB_X25_Y9_N22
\temp_line~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~173_combout\ = (\Decoder1~180_combout\ & ((\temp_line~127_combout\))) # (!\Decoder1~180_combout\ & (\temp_line~104_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~180_combout\,
	datac => \temp_line~104_combout\,
	datad => \temp_line~127_combout\,
	combout => \temp_line~173_combout\);

-- Location: LCCOMB_X24_Y13_N26
\temp_line~326\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~326_combout\ = (\Decoder1~174_combout\ & ((\temp_line~181_combout\))) # (!\Decoder1~174_combout\ & (\temp_line~173_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~174_combout\,
	datac => \temp_line~173_combout\,
	datad => \temp_line~181_combout\,
	combout => \temp_line~326_combout\);

-- Location: LCCOMB_X24_Y13_N16
\temp_line~327\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~327_combout\ = (\Decoder5~1_combout\ & ((\Decoder5~2_combout\ & ((\temp_line~182_combout\))) # (!\Decoder5~2_combout\ & (\temp_line~326_combout\)))) # (!\Decoder5~1_combout\ & (\temp_line~326_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~326_combout\,
	datab => \Decoder5~1_combout\,
	datac => \temp_line~182_combout\,
	datad => \Decoder5~2_combout\,
	combout => \temp_line~327_combout\);

-- Location: LCCOMB_X24_Y11_N20
\temp_line~328\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~328_combout\ = (\Decoder1~178_combout\ & (\temp_line~186_combout\)) # (!\Decoder1~178_combout\ & ((\temp_line~327_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~178_combout\,
	datac => \temp_line~186_combout\,
	datad => \temp_line~327_combout\,
	combout => \temp_line~328_combout\);

-- Location: LCCOMB_X24_Y11_N14
\temp_line~417\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~417_combout\ = (\Decoder1~156_combout\ & ((\temp_line~369_combout\))) # (!\Decoder1~156_combout\ & (\temp_line~328_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \temp_line~328_combout\,
	datac => \Decoder1~156_combout\,
	datad => \temp_line~369_combout\,
	combout => \temp_line~417_combout\);

-- Location: LCCOMB_X21_Y15_N10
\vram_a_data[7]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[7]~39_combout\ = (\Decoder1~135_combout\ & ((\temp_line~427_combout\))) # (!\Decoder1~135_combout\ & (\temp_line~417_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~135_combout\,
	datab => \temp_line~417_combout\,
	datad => \temp_line~427_combout\,
	combout => \vram_a_data[7]~39_combout\);

-- Location: LCCOMB_X21_Y15_N4
\Selector395~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector395~0_combout\ = (!\currentState.TState_Cls~q\ & vram_a_data(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \currentState.TState_Cls~q\,
	datad => vram_a_data(7),
	combout => \Selector395~0_combout\);

-- Location: FF_X21_Y15_N11
\vram_a_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[7]~39_combout\,
	asdata => \Selector395~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(7));

-- Location: LCCOMB_X26_Y5_N18
\temp_line~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~111_combout\ = (!\Decoder1~180_combout\ & ((\Decoder1~176_combout\ & ((\temp_line~1_combout\))) # (!\Decoder1~176_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~176_combout\,
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(6),
	datac => \temp_line~1_combout\,
	datad => \Decoder1~180_combout\,
	combout => \temp_line~111_combout\);

-- Location: LCCOMB_X25_Y7_N26
\temp_line~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~112_combout\ = (\temp_line~111_combout\) # ((\Decoder1~180_combout\ & \temp_line~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~180_combout\,
	datac => \temp_line~111_combout\,
	datad => \temp_line~0_combout\,
	combout => \temp_line~112_combout\);

-- Location: LCCOMB_X25_Y7_N12
\temp_line~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~179_combout\ = (\Decoder1~174_combout\ & ((\temp_line~127_combout\))) # (!\Decoder1~174_combout\ & (\temp_line~112_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~174_combout\,
	datac => \temp_line~112_combout\,
	datad => \temp_line~127_combout\,
	combout => \temp_line~179_combout\);

-- Location: LCCOMB_X25_Y10_N18
\temp_line~339\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~339_combout\ = (\Decoder1~175_combout\ & ((\temp_line~181_combout\))) # (!\Decoder1~175_combout\ & (\temp_line~179_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~175_combout\,
	datac => \temp_line~179_combout\,
	datad => \temp_line~181_combout\,
	combout => \temp_line~339_combout\);

-- Location: LCCOMB_X23_Y11_N28
\temp_line~340\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~340_combout\ = (\Decoder5~2_combout\ & ((\Decoder5~10_combout\ & ((\temp_line~182_combout\))) # (!\Decoder5~10_combout\ & (\temp_line~339_combout\)))) # (!\Decoder5~2_combout\ & (((\temp_line~339_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder5~2_combout\,
	datab => \Decoder5~10_combout\,
	datac => \temp_line~339_combout\,
	datad => \temp_line~182_combout\,
	combout => \temp_line~340_combout\);

-- Location: LCCOMB_X23_Y11_N22
\temp_line~341\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~341_combout\ = (\Decoder1~156_combout\ & (\temp_line~186_combout\)) # (!\Decoder1~156_combout\ & ((\temp_line~340_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~156_combout\,
	datac => \temp_line~186_combout\,
	datad => \temp_line~340_combout\,
	combout => \temp_line~341_combout\);

-- Location: LCCOMB_X23_Y15_N20
\vram_a_data[6]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[6]~37_combout\ = (\Decoder1~135_combout\ & ((\temp_line~369_combout\))) # (!\Decoder1~135_combout\ & (\temp_line~341_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~135_combout\,
	datab => \temp_line~341_combout\,
	datad => \temp_line~369_combout\,
	combout => \vram_a_data[6]~37_combout\);

-- Location: LCCOMB_X25_Y15_N4
\Selector396~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector396~0_combout\ = (!\currentState.TState_Cls~q\ & vram_a_data(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_Cls~q\,
	datac => vram_a_data(6),
	combout => \Selector396~0_combout\);

-- Location: FF_X23_Y15_N21
\vram_a_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[6]~37_combout\,
	asdata => \Selector396~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(6));

-- Location: LCCOMB_X26_Y5_N8
\temp_line~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~123_combout\ = (!\Decoder1~174_combout\ & ((\Decoder1~180_combout\ & ((\temp_line~1_combout\))) # (!\Decoder1~180_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~174_combout\,
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(5),
	datac => \temp_line~1_combout\,
	datad => \Decoder1~180_combout\,
	combout => \temp_line~123_combout\);

-- Location: LCCOMB_X25_Y5_N4
\temp_line~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~124_combout\ = (\temp_line~123_combout\) # ((\Decoder1~174_combout\ & \temp_line~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~174_combout\,
	datac => \temp_line~123_combout\,
	datad => \temp_line~0_combout\,
	combout => \temp_line~124_combout\);

-- Location: LCCOMB_X25_Y5_N26
\temp_line~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~169_combout\ = (\Decoder1~175_combout\ & ((\temp_line~127_combout\))) # (!\Decoder1~175_combout\ & (\temp_line~124_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~175_combout\,
	datab => \temp_line~124_combout\,
	datac => \temp_line~127_combout\,
	combout => \temp_line~169_combout\);

-- Location: LCCOMB_X23_Y5_N6
\temp_line~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~304_combout\ = (\Decoder1~178_combout\ & ((\temp_line~181_combout\))) # (!\Decoder1~178_combout\ & (\temp_line~169_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~178_combout\,
	datac => \temp_line~169_combout\,
	datad => \temp_line~181_combout\,
	combout => \temp_line~304_combout\);

-- Location: LCCOMB_X24_Y13_N10
\temp_line~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~305_combout\ = (\Decoder5~2_combout\ & ((\Decoder5~11_combout\ & ((\temp_line~182_combout\))) # (!\Decoder5~11_combout\ & (\temp_line~304_combout\)))) # (!\Decoder5~2_combout\ & (\temp_line~304_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder5~2_combout\,
	datab => \temp_line~304_combout\,
	datac => \temp_line~182_combout\,
	datad => \Decoder5~11_combout\,
	combout => \temp_line~305_combout\);

-- Location: LCCOMB_X24_Y13_N0
\vram_a_data[5]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[5]~36_combout\ = (\Decoder1~135_combout\ & (\temp_line~186_combout\)) # (!\Decoder1~135_combout\ & ((\temp_line~305_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~135_combout\,
	datab => \temp_line~186_combout\,
	datad => \temp_line~305_combout\,
	combout => \vram_a_data[5]~36_combout\);

-- Location: LCCOMB_X30_Y9_N18
\Selector397~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector397~0_combout\ = (vram_a_data(5) & !\currentState.TState_Cls~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => vram_a_data(5),
	datac => \currentState.TState_Cls~q\,
	combout => \Selector397~0_combout\);

-- Location: FF_X24_Y13_N1
\vram_a_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[5]~36_combout\,
	asdata => \Selector397~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(5));

-- Location: LCCOMB_X24_Y8_N22
\temp_line~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~58_combout\ = (\Decoder1~118_combout\ & ((\Decoder1~129_combout\ & ((\temp_line~1_combout\))) # (!\Decoder1~129_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(61))))) # (!\Decoder1~118_combout\ & 
-- (\e_vram|altsyncram_component|auto_generated|q_a\(61)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(61),
	datab => \Decoder1~118_combout\,
	datac => \Decoder1~129_combout\,
	datad => \temp_line~1_combout\,
	combout => \temp_line~58_combout\);

-- Location: LCCOMB_X24_Y8_N20
\temp_line~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~59_combout\ = (\Decoder1~129_combout\ & ((\Decoder1~120_combout\ & ((\temp_line~0_combout\))) # (!\Decoder1~120_combout\ & (\temp_line~58_combout\)))) # (!\Decoder1~129_combout\ & (\temp_line~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~58_combout\,
	datab => \Decoder1~129_combout\,
	datac => \Decoder1~120_combout\,
	datad => \temp_line~0_combout\,
	combout => \temp_line~59_combout\);

-- Location: LCCOMB_X24_Y8_N0
\temp_line~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~150_combout\ = (\Decoder1~121_combout\ & ((\Decoder1~129_combout\ & (\temp_line~127_combout\)) # (!\Decoder1~129_combout\ & ((\temp_line~59_combout\))))) # (!\Decoder1~121_combout\ & (((\temp_line~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~121_combout\,
	datab => \Decoder1~129_combout\,
	datac => \temp_line~127_combout\,
	datad => \temp_line~59_combout\,
	combout => \temp_line~150_combout\);

-- Location: LCCOMB_X21_Y5_N8
\temp_line~366\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~366_combout\ = (\Decoder1~129_combout\ & ((\Decoder1~113_combout\ & ((\temp_line~181_combout\))) # (!\Decoder1~113_combout\ & (\temp_line~150_combout\)))) # (!\Decoder1~129_combout\ & (((\temp_line~150_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~129_combout\,
	datab => \Decoder1~113_combout\,
	datac => \temp_line~150_combout\,
	datad => \temp_line~181_combout\,
	combout => \temp_line~366_combout\);

-- Location: LCCOMB_X23_Y13_N2
\temp_line~367\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~367_combout\ = (\Decoder5~0_combout\ & ((\Decoder5~11_combout\ & ((\temp_line~182_combout\))) # (!\Decoder5~11_combout\ & (\temp_line~366_combout\)))) # (!\Decoder5~0_combout\ & (((\temp_line~366_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder5~0_combout\,
	datab => \Decoder5~11_combout\,
	datac => \temp_line~366_combout\,
	datad => \temp_line~182_combout\,
	combout => \temp_line~367_combout\);

-- Location: LCCOMB_X23_Y13_N8
\temp_line~368\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~368_combout\ = (\Decoder1~136_combout\ & (\temp_line~186_combout\)) # (!\Decoder1~136_combout\ & ((\temp_line~367_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~136_combout\,
	datac => \temp_line~186_combout\,
	datad => \temp_line~367_combout\,
	combout => \temp_line~368_combout\);

-- Location: LCCOMB_X23_Y13_N0
\Mux51~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~37_combout\ = (\Mux36~9_combout\ & ((\Mux35~9_combout\) # ((\temp_line~362_combout\)))) # (!\Mux36~9_combout\ & (!\Mux35~9_combout\ & (\temp_line~365_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datab => \Mux35~9_combout\,
	datac => \temp_line~365_combout\,
	datad => \temp_line~362_combout\,
	combout => \Mux51~37_combout\);

-- Location: LCCOMB_X23_Y13_N18
\Mux51~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~38_combout\ = (\Mux35~9_combout\ & ((\Mux51~37_combout\ & ((\temp_line~368_combout\))) # (!\Mux51~37_combout\ & (\temp_line~359_combout\)))) # (!\Mux35~9_combout\ & (((\Mux51~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~359_combout\,
	datab => \Mux35~9_combout\,
	datac => \temp_line~368_combout\,
	datad => \Mux51~37_combout\,
	combout => \Mux51~38_combout\);

-- Location: LCCOMB_X24_Y9_N24
\Mux46~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~131_combout\ = (\Mux36~9_combout\ & ((\vram_a_data[1]~40_combout\))) # (!\Mux36~9_combout\ & (\vram_a_data[0]~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datac => \vram_a_data[0]~42_combout\,
	datad => \vram_a_data[1]~40_combout\,
	combout => \Mux46~131_combout\);

-- Location: LCCOMB_X24_Y13_N8
\Mux51~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~23_combout\ = (\Mux52~3_combout\ & (((\Mux52~4_combout\)))) # (!\Mux52~3_combout\ & ((\Mux52~4_combout\ & ((\vram_a_data[4]~38_combout\))) # (!\Mux52~4_combout\ & (\Mux46~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~131_combout\,
	datab => \Mux52~3_combout\,
	datac => \Mux52~4_combout\,
	datad => \vram_a_data[4]~38_combout\,
	combout => \Mux51~23_combout\);

-- Location: LCCOMB_X24_Y13_N20
\Mux51~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~24_combout\ = (\Mux52~3_combout\ & ((\Mux51~23_combout\ & ((\vram_a_data[5]~36_combout\))) # (!\Mux51~23_combout\ & (\Mux46~297_combout\)))) # (!\Mux52~3_combout\ & (((\Mux51~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux52~3_combout\,
	datab => \Mux46~297_combout\,
	datac => \Mux51~23_combout\,
	datad => \vram_a_data[5]~36_combout\,
	combout => \Mux51~24_combout\);

-- Location: LCCOMB_X24_Y15_N12
\Mux51~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~20_combout\ = (\Mux36~9_combout\ & ((\Mux35~9_combout\) # ((\temp_line~294_combout\)))) # (!\Mux36~9_combout\ & (!\Mux35~9_combout\ & ((\temp_line~297_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datab => \Mux35~9_combout\,
	datac => \temp_line~294_combout\,
	datad => \temp_line~297_combout\,
	combout => \Mux51~20_combout\);

-- Location: LCCOMB_X24_Y15_N24
\Mux51~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~21_combout\ = (\Mux35~9_combout\ & ((\Mux51~20_combout\ & (\temp_line~300_combout\)) # (!\Mux51~20_combout\ & ((\temp_line~291_combout\))))) # (!\Mux35~9_combout\ & (((\Mux51~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~300_combout\,
	datab => \Mux35~9_combout\,
	datac => \temp_line~291_combout\,
	datad => \Mux51~20_combout\,
	combout => \Mux51~21_combout\);

-- Location: LCCOMB_X23_Y11_N20
\Mux51~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~22_combout\ = (\Mux52~2_combout\ & ((\Mux52~1_combout\) # ((\Mux51~21_combout\)))) # (!\Mux52~2_combout\ & (!\Mux52~1_combout\ & (\temp_line~303_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux52~2_combout\,
	datab => \Mux52~1_combout\,
	datac => \temp_line~303_combout\,
	datad => \Mux51~21_combout\,
	combout => \Mux51~22_combout\);

-- Location: LCCOMB_X23_Y11_N30
\Mux51~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~25_combout\ = (\Mux52~1_combout\ & ((\Mux51~22_combout\ & (\Mux51~24_combout\)) # (!\Mux51~22_combout\ & ((\temp_line~288_combout\))))) # (!\Mux52~1_combout\ & (((\Mux51~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux51~24_combout\,
	datab => \Mux52~1_combout\,
	datac => \temp_line~288_combout\,
	datad => \Mux51~22_combout\,
	combout => \Mux51~25_combout\);

-- Location: LCCOMB_X24_Y12_N24
\Mux51~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~26_combout\ = (\Mux33~9_combout\ & ((\Mux34~9_combout\) # ((\temp_line~312_combout\)))) # (!\Mux33~9_combout\ & (!\Mux34~9_combout\ & (\temp_line~315_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux34~9_combout\,
	datac => \temp_line~315_combout\,
	datad => \temp_line~312_combout\,
	combout => \Mux51~26_combout\);

-- Location: LCCOMB_X24_Y12_N4
\Mux51~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~27_combout\ = (\Mux34~9_combout\ & ((\Mux51~26_combout\ & (\temp_line~319_combout\)) # (!\Mux51~26_combout\ & ((\temp_line~309_combout\))))) # (!\Mux34~9_combout\ & (((\Mux51~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~319_combout\,
	datab => \Mux34~9_combout\,
	datac => \temp_line~309_combout\,
	datad => \Mux51~26_combout\,
	combout => \Mux51~27_combout\);

-- Location: LCCOMB_X22_Y13_N0
\Mux51~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~33_combout\ = (\Mux34~9_combout\ & (\Mux33~9_combout\)) # (!\Mux34~9_combout\ & ((\Mux33~9_combout\ & ((\temp_line~350_combout\))) # (!\Mux33~9_combout\ & (\temp_line~353_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datab => \Mux33~9_combout\,
	datac => \temp_line~353_combout\,
	datad => \temp_line~350_combout\,
	combout => \Mux51~33_combout\);

-- Location: LCCOMB_X22_Y13_N14
\Mux51~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~34_combout\ = (\Mux34~9_combout\ & ((\Mux51~33_combout\ & (\temp_line~356_combout\)) # (!\Mux51~33_combout\ & ((\temp_line~347_combout\))))) # (!\Mux34~9_combout\ & (((\Mux51~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datab => \temp_line~356_combout\,
	datac => \temp_line~347_combout\,
	datad => \Mux51~33_combout\,
	combout => \Mux51~34_combout\);

-- Location: LCCOMB_X23_Y11_N4
\Mux51~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~30_combout\ = (\Mux34~9_combout\ & ((\Mux33~9_combout\) # ((\temp_line~338_combout\)))) # (!\Mux34~9_combout\ & (!\Mux33~9_combout\ & (\temp_line~341_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datab => \Mux33~9_combout\,
	datac => \temp_line~341_combout\,
	datad => \temp_line~338_combout\,
	combout => \Mux51~30_combout\);

-- Location: LCCOMB_X23_Y11_N26
\Mux51~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~31_combout\ = (\Mux33~9_combout\ & ((\Mux51~30_combout\ & ((\temp_line~344_combout\))) # (!\Mux51~30_combout\ & (\temp_line~335_combout\)))) # (!\Mux33~9_combout\ & (((\Mux51~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \temp_line~335_combout\,
	datac => \Mux51~30_combout\,
	datad => \temp_line~344_combout\,
	combout => \Mux51~31_combout\);

-- Location: LCCOMB_X24_Y11_N30
\Mux51~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~28_combout\ = (\Mux33~9_combout\ & (\Mux34~9_combout\)) # (!\Mux33~9_combout\ & ((\Mux34~9_combout\ & (\temp_line~325_combout\)) # (!\Mux34~9_combout\ & ((\temp_line~328_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux34~9_combout\,
	datac => \temp_line~325_combout\,
	datad => \temp_line~328_combout\,
	combout => \Mux51~28_combout\);

-- Location: LCCOMB_X24_Y11_N28
\Mux51~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~29_combout\ = (\Mux33~9_combout\ & ((\Mux51~28_combout\ & ((\temp_line~332_combout\))) # (!\Mux51~28_combout\ & (\temp_line~322_combout\)))) # (!\Mux33~9_combout\ & (((\Mux51~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~322_combout\,
	datab => \Mux33~9_combout\,
	datac => \Mux51~28_combout\,
	datad => \temp_line~332_combout\,
	combout => \Mux51~29_combout\);

-- Location: LCCOMB_X23_Y11_N0
\Mux51~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~32_combout\ = (\Mux35~9_combout\ & (\Mux36~9_combout\)) # (!\Mux35~9_combout\ & ((\Mux36~9_combout\ & ((\Mux51~29_combout\))) # (!\Mux36~9_combout\ & (\Mux51~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux35~9_combout\,
	datab => \Mux36~9_combout\,
	datac => \Mux51~31_combout\,
	datad => \Mux51~29_combout\,
	combout => \Mux51~32_combout\);

-- Location: LCCOMB_X23_Y11_N6
\Mux51~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~35_combout\ = (\Mux35~9_combout\ & ((\Mux51~32_combout\ & ((\Mux51~34_combout\))) # (!\Mux51~32_combout\ & (\Mux51~27_combout\)))) # (!\Mux35~9_combout\ & (((\Mux51~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux51~27_combout\,
	datab => \Mux35~9_combout\,
	datac => \Mux51~34_combout\,
	datad => \Mux51~32_combout\,
	combout => \Mux51~35_combout\);

-- Location: LCCOMB_X23_Y11_N8
\Mux51~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~36_combout\ = (\Mux52~0_combout\ & (\Decoder1~129_combout\)) # (!\Mux52~0_combout\ & ((\Decoder1~129_combout\ & (\Mux51~25_combout\)) # (!\Decoder1~129_combout\ & ((\Mux51~35_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux52~0_combout\,
	datab => \Decoder1~129_combout\,
	datac => \Mux51~25_combout\,
	datad => \Mux51~35_combout\,
	combout => \Mux51~36_combout\);

-- Location: LCCOMB_X25_Y14_N4
\Mux51~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~10_combout\ = (\Mux33~9_combout\ & ((\Mux34~9_combout\) # ((\temp_line~243_combout\)))) # (!\Mux33~9_combout\ & (!\Mux34~9_combout\ & (\temp_line~247_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux34~9_combout\,
	datac => \temp_line~247_combout\,
	datad => \temp_line~243_combout\,
	combout => \Mux51~10_combout\);

-- Location: LCCOMB_X25_Y14_N16
\Mux51~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~11_combout\ = (\Mux34~9_combout\ & ((\Mux51~10_combout\ & ((\temp_line~250_combout\))) # (!\Mux51~10_combout\ & (\temp_line~240_combout\)))) # (!\Mux34~9_combout\ & (((\Mux51~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~240_combout\,
	datab => \Mux34~9_combout\,
	datac => \Mux51~10_combout\,
	datad => \temp_line~250_combout\,
	combout => \Mux51~11_combout\);

-- Location: LCCOMB_X26_Y11_N18
\Mux51~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~17_combout\ = (\Mux34~9_combout\ & (\Mux33~9_combout\)) # (!\Mux34~9_combout\ & ((\Mux33~9_combout\ & ((\temp_line~280_combout\))) # (!\Mux33~9_combout\ & (\temp_line~283_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datab => \Mux33~9_combout\,
	datac => \temp_line~283_combout\,
	datad => \temp_line~280_combout\,
	combout => \Mux51~17_combout\);

-- Location: LCCOMB_X26_Y11_N22
\Mux51~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~18_combout\ = (\Mux34~9_combout\ & ((\Mux51~17_combout\ & (\temp_line~286_combout\)) # (!\Mux51~17_combout\ & ((\temp_line~277_combout\))))) # (!\Mux34~9_combout\ & (((\Mux51~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~286_combout\,
	datab => \Mux34~9_combout\,
	datac => \temp_line~277_combout\,
	datad => \Mux51~17_combout\,
	combout => \Mux51~18_combout\);

-- Location: LCCOMB_X23_Y14_N2
\Mux51~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~12_combout\ = (\Mux33~9_combout\ & (\Mux34~9_combout\)) # (!\Mux33~9_combout\ & ((\Mux34~9_combout\ & (\temp_line~256_combout\)) # (!\Mux34~9_combout\ & ((\temp_line~259_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux34~9_combout\,
	datac => \temp_line~256_combout\,
	datad => \temp_line~259_combout\,
	combout => \Mux51~12_combout\);

-- Location: LCCOMB_X23_Y14_N0
\Mux51~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~13_combout\ = (\Mux33~9_combout\ & ((\Mux51~12_combout\ & ((\temp_line~262_combout\))) # (!\Mux51~12_combout\ & (\temp_line~253_combout\)))) # (!\Mux33~9_combout\ & (((\Mux51~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \temp_line~253_combout\,
	datac => \temp_line~262_combout\,
	datad => \Mux51~12_combout\,
	combout => \Mux51~13_combout\);

-- Location: LCCOMB_X22_Y14_N12
\Mux51~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~14_combout\ = (\Mux34~9_combout\ & (((\Mux33~9_combout\) # (\temp_line~268_combout\)))) # (!\Mux34~9_combout\ & (\temp_line~271_combout\ & (!\Mux33~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~271_combout\,
	datab => \Mux34~9_combout\,
	datac => \Mux33~9_combout\,
	datad => \temp_line~268_combout\,
	combout => \Mux51~14_combout\);

-- Location: LCCOMB_X22_Y14_N18
\Mux51~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~15_combout\ = (\Mux33~9_combout\ & ((\Mux51~14_combout\ & (\temp_line~274_combout\)) # (!\Mux51~14_combout\ & ((\temp_line~265_combout\))))) # (!\Mux33~9_combout\ & (((\Mux51~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \temp_line~274_combout\,
	datac => \temp_line~265_combout\,
	datad => \Mux51~14_combout\,
	combout => \Mux51~15_combout\);

-- Location: LCCOMB_X23_Y11_N24
\Mux51~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~16_combout\ = (\Mux35~9_combout\ & (\Mux36~9_combout\)) # (!\Mux35~9_combout\ & ((\Mux36~9_combout\ & (\Mux51~13_combout\)) # (!\Mux36~9_combout\ & ((\Mux51~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux35~9_combout\,
	datab => \Mux36~9_combout\,
	datac => \Mux51~13_combout\,
	datad => \Mux51~15_combout\,
	combout => \Mux51~16_combout\);

-- Location: LCCOMB_X23_Y11_N10
\Mux51~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~19_combout\ = (\Mux35~9_combout\ & ((\Mux51~16_combout\ & ((\Mux51~18_combout\))) # (!\Mux51~16_combout\ & (\Mux51~11_combout\)))) # (!\Mux35~9_combout\ & (((\Mux51~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux35~9_combout\,
	datab => \Mux51~11_combout\,
	datac => \Mux51~18_combout\,
	datad => \Mux51~16_combout\,
	combout => \Mux51~19_combout\);

-- Location: LCCOMB_X23_Y11_N14
\Mux51~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~39_combout\ = (\Mux52~0_combout\ & ((\Mux51~36_combout\ & (\Mux51~38_combout\)) # (!\Mux51~36_combout\ & ((\Mux51~19_combout\))))) # (!\Mux52~0_combout\ & (((\Mux51~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux52~0_combout\,
	datab => \Mux51~38_combout\,
	datac => \Mux51~36_combout\,
	datad => \Mux51~19_combout\,
	combout => \Mux51~39_combout\);

-- Location: LCCOMB_X28_Y11_N20
\Mux51~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~7_combout\ = (\Mux33~9_combout\ & ((\Mux34~9_combout\) # ((\temp_line~231_combout\)))) # (!\Mux33~9_combout\ & (!\Mux34~9_combout\ & ((\temp_line~234_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux34~9_combout\,
	datac => \temp_line~231_combout\,
	datad => \temp_line~234_combout\,
	combout => \Mux51~7_combout\);

-- Location: LCCOMB_X28_Y11_N22
\Mux51~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~8_combout\ = (\Mux34~9_combout\ & ((\Mux51~7_combout\ & (\temp_line~237_combout\)) # (!\Mux51~7_combout\ & ((\temp_line~228_combout\))))) # (!\Mux34~9_combout\ & (((\Mux51~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datab => \temp_line~237_combout\,
	datac => \temp_line~228_combout\,
	datad => \Mux51~7_combout\,
	combout => \Mux51~8_combout\);

-- Location: LCCOMB_X24_Y14_N12
\Mux51~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~0_combout\ = (\Mux33~9_combout\ & ((\Mux34~9_combout\) # ((\temp_line~193_combout\)))) # (!\Mux33~9_combout\ & (!\Mux34~9_combout\ & (\temp_line~196_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux34~9_combout\,
	datac => \temp_line~196_combout\,
	datad => \temp_line~193_combout\,
	combout => \Mux51~0_combout\);

-- Location: LCCOMB_X24_Y14_N20
\Mux51~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~1_combout\ = (\Mux34~9_combout\ & ((\Mux51~0_combout\ & (\temp_line~200_combout\)) # (!\Mux51~0_combout\ & ((\temp_line~190_combout\))))) # (!\Mux34~9_combout\ & (((\Mux51~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~200_combout\,
	datab => \Mux34~9_combout\,
	datac => \temp_line~190_combout\,
	datad => \Mux51~0_combout\,
	combout => \Mux51~1_combout\);

-- Location: LCCOMB_X24_Y10_N28
\Mux51~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~2_combout\ = (\Mux33~9_combout\ & (\Mux34~9_combout\)) # (!\Mux33~9_combout\ & ((\Mux34~9_combout\ & ((\temp_line~207_combout\))) # (!\Mux34~9_combout\ & (\temp_line~210_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux34~9_combout\,
	datac => \temp_line~210_combout\,
	datad => \temp_line~207_combout\,
	combout => \Mux51~2_combout\);

-- Location: LCCOMB_X24_Y10_N8
\Mux51~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~3_combout\ = (\Mux33~9_combout\ & ((\Mux51~2_combout\ & ((\temp_line~213_combout\))) # (!\Mux51~2_combout\ & (\temp_line~203_combout\)))) # (!\Mux33~9_combout\ & (((\Mux51~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \temp_line~203_combout\,
	datac => \temp_line~213_combout\,
	datad => \Mux51~2_combout\,
	combout => \Mux51~3_combout\);

-- Location: LCCOMB_X22_Y12_N2
\Mux51~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~4_combout\ = (\Mux34~9_combout\ & ((\temp_line~219_combout\) # ((\Mux33~9_combout\)))) # (!\Mux34~9_combout\ & (((!\Mux33~9_combout\ & \temp_line~222_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datab => \temp_line~219_combout\,
	datac => \Mux33~9_combout\,
	datad => \temp_line~222_combout\,
	combout => \Mux51~4_combout\);

-- Location: LCCOMB_X22_Y12_N30
\Mux51~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~5_combout\ = (\Mux33~9_combout\ & ((\Mux51~4_combout\ & ((\temp_line~225_combout\))) # (!\Mux51~4_combout\ & (\temp_line~216_combout\)))) # (!\Mux33~9_combout\ & (((\Mux51~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \temp_line~216_combout\,
	datac => \temp_line~225_combout\,
	datad => \Mux51~4_combout\,
	combout => \Mux51~5_combout\);

-- Location: LCCOMB_X23_Y11_N12
\Mux51~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~6_combout\ = (\Mux35~9_combout\ & (\Mux36~9_combout\)) # (!\Mux35~9_combout\ & ((\Mux36~9_combout\ & (\Mux51~3_combout\)) # (!\Mux36~9_combout\ & ((\Mux51~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux35~9_combout\,
	datab => \Mux36~9_combout\,
	datac => \Mux51~3_combout\,
	datad => \Mux51~5_combout\,
	combout => \Mux51~6_combout\);

-- Location: LCCOMB_X23_Y11_N2
\Mux51~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~9_combout\ = (\Mux35~9_combout\ & ((\Mux51~6_combout\ & (\Mux51~8_combout\)) # (!\Mux51~6_combout\ & ((\Mux51~1_combout\))))) # (!\Mux35~9_combout\ & (((\Mux51~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux35~9_combout\,
	datab => \Mux51~8_combout\,
	datac => \Mux51~1_combout\,
	datad => \Mux51~6_combout\,
	combout => \Mux51~9_combout\);

-- Location: LCCOMB_X23_Y11_N18
\temp_line~369\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~369_combout\ = \e_ram|altsyncram_component|auto_generated|q_a\(1) $ (((\Decoder1~110_combout\ & ((\Mux51~9_combout\))) # (!\Decoder1~110_combout\ & (\Mux51~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~110_combout\,
	datab => \e_ram|altsyncram_component|auto_generated|q_a\(1),
	datac => \Mux51~39_combout\,
	datad => \Mux51~9_combout\,
	combout => \temp_line~369_combout\);

-- Location: LCCOMB_X23_Y13_N14
\temp_line~424\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~424_combout\ = (\Decoder1~138_combout\ & ((\temp_line~369_combout\))) # (!\Decoder1~138_combout\ & (\temp_line~359_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~359_combout\,
	datac => \Decoder1~138_combout\,
	datad => \temp_line~369_combout\,
	combout => \temp_line~424_combout\);

-- Location: LCCOMB_X23_Y10_N4
\vram_a_data[60]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[60]~59_combout\ = (\Decoder1~139_combout\ & ((\temp_line~427_combout\))) # (!\Decoder1~139_combout\ & (\temp_line~424_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~139_combout\,
	datab => \temp_line~424_combout\,
	datad => \temp_line~427_combout\,
	combout => \vram_a_data[60]~59_combout\);

-- Location: LCCOMB_X30_Y9_N10
\Selector342~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector342~0_combout\ = (!\currentState.TState_Cls~q\ & vram_a_data(60))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \currentState.TState_Cls~q\,
	datad => vram_a_data(60),
	combout => \Selector342~0_combout\);

-- Location: FF_X23_Y10_N5
\vram_a_data[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[60]~59_combout\,
	asdata => \Selector342~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(60));

-- Location: LCCOMB_X24_Y8_N24
\temp_line~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~54_combout\ = (\Decoder1~121_combout\ & ((\Decoder1~129_combout\ & ((\temp_line~1_combout\))) # (!\Decoder1~129_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(59))))) # (!\Decoder1~121_combout\ & 
-- (\e_vram|altsyncram_component|auto_generated|q_a\(59)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(59),
	datab => \Decoder1~121_combout\,
	datac => \Decoder1~129_combout\,
	datad => \temp_line~1_combout\,
	combout => \temp_line~54_combout\);

-- Location: LCCOMB_X24_Y8_N2
\temp_line~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~55_combout\ = (\Decoder1~113_combout\ & ((\Decoder1~129_combout\ & ((\temp_line~0_combout\))) # (!\Decoder1~129_combout\ & (\temp_line~54_combout\)))) # (!\Decoder1~113_combout\ & (\temp_line~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~113_combout\,
	datab => \temp_line~54_combout\,
	datac => \Decoder1~129_combout\,
	datad => \temp_line~0_combout\,
	combout => \temp_line~55_combout\);

-- Location: LCCOMB_X24_Y8_N8
\temp_line~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~152_combout\ = (\Decoder1~114_combout\ & ((\Decoder1~129_combout\ & (\temp_line~127_combout\)) # (!\Decoder1~129_combout\ & ((\temp_line~55_combout\))))) # (!\Decoder1~114_combout\ & (((\temp_line~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~114_combout\,
	datab => \Decoder1~129_combout\,
	datac => \temp_line~127_combout\,
	datad => \temp_line~55_combout\,
	combout => \temp_line~152_combout\);

-- Location: LCCOMB_X24_Y16_N20
\temp_line~360\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~360_combout\ = (\Decoder1~136_combout\ & (\temp_line~181_combout\)) # (!\Decoder1~136_combout\ & ((\temp_line~152_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~136_combout\,
	datac => \temp_line~181_combout\,
	datad => \temp_line~152_combout\,
	combout => \temp_line~360_combout\);

-- Location: LCCOMB_X23_Y13_N16
\temp_line~361\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~361_combout\ = (\Decoder5~16_combout\ & ((\Decoder5~1_combout\ & ((\temp_line~182_combout\))) # (!\Decoder5~1_combout\ & (\temp_line~360_combout\)))) # (!\Decoder5~16_combout\ & (((\temp_line~360_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder5~16_combout\,
	datab => \Decoder5~1_combout\,
	datac => \temp_line~360_combout\,
	datad => \temp_line~182_combout\,
	combout => \temp_line~361_combout\);

-- Location: LCCOMB_X23_Y13_N10
\temp_line~362\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~362_combout\ = (\Decoder1~138_combout\ & (\temp_line~186_combout\)) # (!\Decoder1~138_combout\ & ((\temp_line~361_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~138_combout\,
	datac => \temp_line~186_combout\,
	datad => \temp_line~361_combout\,
	combout => \temp_line~362_combout\);

-- Location: LCCOMB_X23_Y13_N12
\temp_line~425\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~425_combout\ = (\Decoder1~139_combout\ & ((\temp_line~369_combout\))) # (!\Decoder1~139_combout\ & (\temp_line~362_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~139_combout\,
	datac => \temp_line~362_combout\,
	datad => \temp_line~369_combout\,
	combout => \temp_line~425_combout\);

-- Location: LCCOMB_X22_Y15_N0
\vram_a_data[59]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[59]~61_combout\ = (\Decoder1~153_combout\ & ((\temp_line~427_combout\))) # (!\Decoder1~153_combout\ & (\temp_line~425_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~153_combout\,
	datab => \temp_line~425_combout\,
	datad => \temp_line~427_combout\,
	combout => \vram_a_data[59]~61_combout\);

-- Location: LCCOMB_X22_Y15_N26
\Selector343~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector343~0_combout\ = (!\currentState.TState_Cls~q\ & vram_a_data(59))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \currentState.TState_Cls~q\,
	datad => vram_a_data(59),
	combout => \Selector343~0_combout\);

-- Location: FF_X22_Y15_N1
\vram_a_data[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[59]~61_combout\,
	asdata => \Selector343~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(59));

-- Location: LCCOMB_X24_Y7_N20
\temp_line~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~2_combout\ = (!\Decoder1~137_combout\ & ((\Decoder1~136_combout\ & ((\temp_line~1_combout\))) # (!\Decoder1~136_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(56)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~136_combout\,
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(56),
	datac => \temp_line~1_combout\,
	datad => \Decoder1~137_combout\,
	combout => \temp_line~2_combout\);

-- Location: LCCOMB_X24_Y7_N22
\temp_line~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~3_combout\ = (\temp_line~2_combout\) # ((\Decoder1~137_combout\ & \temp_line~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~137_combout\,
	datac => \temp_line~2_combout\,
	datad => \temp_line~0_combout\,
	combout => \temp_line~3_combout\);

-- Location: LCCOMB_X24_Y7_N14
\temp_line~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~143_combout\ = (\Decoder1~138_combout\ & ((\temp_line~127_combout\))) # (!\Decoder1~138_combout\ & (\temp_line~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~138_combout\,
	datac => \temp_line~3_combout\,
	datad => \temp_line~127_combout\,
	combout => \temp_line~143_combout\);

-- Location: LCCOMB_X25_Y15_N10
\temp_line~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~289_combout\ = (\Decoder1~139_combout\ & ((\temp_line~181_combout\))) # (!\Decoder1~139_combout\ & (\temp_line~143_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~139_combout\,
	datac => \temp_line~143_combout\,
	datad => \temp_line~181_combout\,
	combout => \temp_line~289_combout\);

-- Location: LCCOMB_X24_Y15_N20
\temp_line~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~290_combout\ = (\Decoder5~4_combout\ & ((\Decoder5~16_combout\ & (\temp_line~182_combout\)) # (!\Decoder5~16_combout\ & ((\temp_line~289_combout\))))) # (!\Decoder5~4_combout\ & (((\temp_line~289_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder5~4_combout\,
	datab => \Decoder5~16_combout\,
	datac => \temp_line~182_combout\,
	datad => \temp_line~289_combout\,
	combout => \temp_line~290_combout\);

-- Location: LCCOMB_X24_Y15_N30
\temp_line~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~291_combout\ = (\Decoder1~154_combout\ & (\temp_line~186_combout\)) # (!\Decoder1~154_combout\ & ((\temp_line~290_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~154_combout\,
	datac => \temp_line~186_combout\,
	datad => \temp_line~290_combout\,
	combout => \temp_line~291_combout\);

-- Location: LCCOMB_X24_Y15_N2
\temp_line~387\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~387_combout\ = (\Decoder1~155_combout\ & ((\temp_line~369_combout\))) # (!\Decoder1~155_combout\ & (\temp_line~291_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~155_combout\,
	datac => \temp_line~291_combout\,
	datad => \temp_line~369_combout\,
	combout => \temp_line~387_combout\);

-- Location: LCCOMB_X21_Y15_N28
\vram_a_data[56]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[56]~56_combout\ = (\Decoder1~152_combout\ & ((\temp_line~427_combout\))) # (!\Decoder1~152_combout\ & (\temp_line~387_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~387_combout\,
	datab => \Decoder1~152_combout\,
	datad => \temp_line~427_combout\,
	combout => \vram_a_data[56]~56_combout\);

-- Location: LCCOMB_X21_Y15_N26
\Selector346~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector346~0_combout\ = (!\currentState.TState_Cls~q\ & vram_a_data(56))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \currentState.TState_Cls~q\,
	datad => vram_a_data(56),
	combout => \Selector346~0_combout\);

-- Location: FF_X21_Y15_N29
\vram_a_data[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[56]~56_combout\,
	asdata => \Selector346~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(56));

-- Location: LCCOMB_X23_Y10_N12
\temp_line~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~4_combout\ = (\Decoder1~137_combout\ & ((\e_ram|altsyncram_component|auto_generated|q_a\(7) $ (\Mux45~41_combout\)))) # (!\Decoder1~137_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(55)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(55),
	datab => \Decoder1~137_combout\,
	datac => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datad => \Mux45~41_combout\,
	combout => \temp_line~4_combout\);

-- Location: LCCOMB_X24_Y7_N0
\temp_line~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~5_combout\ = (\Decoder1~138_combout\ & ((\temp_line~0_combout\))) # (!\Decoder1~138_combout\ & (\temp_line~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~138_combout\,
	datab => \temp_line~4_combout\,
	datad => \temp_line~0_combout\,
	combout => \temp_line~5_combout\);

-- Location: LCCOMB_X24_Y7_N12
\temp_line~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~144_combout\ = (\Decoder1~139_combout\ & ((\temp_line~127_combout\))) # (!\Decoder1~139_combout\ & (\temp_line~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~139_combout\,
	datac => \temp_line~5_combout\,
	datad => \temp_line~127_combout\,
	combout => \temp_line~144_combout\);

-- Location: LCCOMB_X24_Y15_N0
\temp_line~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~292_combout\ = (\Decoder1~153_combout\ & ((\temp_line~181_combout\))) # (!\Decoder1~153_combout\ & (\temp_line~144_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~153_combout\,
	datac => \temp_line~144_combout\,
	datad => \temp_line~181_combout\,
	combout => \temp_line~292_combout\);

-- Location: LCCOMB_X24_Y15_N6
\temp_line~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~293_combout\ = (\Decoder5~15_combout\ & ((\Decoder5~1_combout\ & (\temp_line~182_combout\)) # (!\Decoder5~1_combout\ & ((\temp_line~292_combout\))))) # (!\Decoder5~15_combout\ & (((\temp_line~292_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder5~15_combout\,
	datab => \Decoder5~1_combout\,
	datac => \temp_line~182_combout\,
	datad => \temp_line~292_combout\,
	combout => \temp_line~293_combout\);

-- Location: LCCOMB_X24_Y15_N8
\temp_line~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~294_combout\ = (\Decoder1~155_combout\ & (\temp_line~186_combout\)) # (!\Decoder1~155_combout\ & ((\temp_line~293_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~155_combout\,
	datac => \temp_line~186_combout\,
	datad => \temp_line~293_combout\,
	combout => \temp_line~294_combout\);

-- Location: LCCOMB_X24_Y15_N4
\temp_line~388\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~388_combout\ = (\Decoder1~152_combout\ & ((\temp_line~369_combout\))) # (!\Decoder1~152_combout\ & (\temp_line~294_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~152_combout\,
	datac => \temp_line~294_combout\,
	datad => \temp_line~369_combout\,
	combout => \temp_line~388_combout\);

-- Location: LCCOMB_X22_Y15_N30
\vram_a_data[55]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[55]~60_combout\ = (\Decoder1~130_combout\ & ((\temp_line~427_combout\))) # (!\Decoder1~130_combout\ & (\temp_line~388_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~130_combout\,
	datab => \temp_line~388_combout\,
	datad => \temp_line~427_combout\,
	combout => \vram_a_data[55]~60_combout\);

-- Location: LCCOMB_X22_Y15_N4
\Selector347~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector347~0_combout\ = (vram_a_data(55) & !\currentState.TState_Cls~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => vram_a_data(55),
	datad => \currentState.TState_Cls~q\,
	combout => \Selector347~0_combout\);

-- Location: FF_X22_Y15_N31
\vram_a_data[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[55]~60_combout\,
	asdata => \Selector347~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(55));

-- Location: LCCOMB_X26_Y7_N28
\temp_line~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~42_combout\ = (!\Decoder1~154_combout\ & ((\Decoder1~153_combout\ & ((\temp_line~1_combout\))) # (!\Decoder1~153_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(52)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~153_combout\,
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(52),
	datac => \Decoder1~154_combout\,
	datad => \temp_line~1_combout\,
	combout => \temp_line~42_combout\);

-- Location: LCCOMB_X26_Y7_N14
\temp_line~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~43_combout\ = (\temp_line~42_combout\) # ((\Decoder1~154_combout\ & \temp_line~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \temp_line~42_combout\,
	datac => \Decoder1~154_combout\,
	datad => \temp_line~0_combout\,
	combout => \temp_line~43_combout\);

-- Location: LCCOMB_X26_Y7_N22
\temp_line~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~147_combout\ = (\Decoder1~155_combout\ & (\temp_line~127_combout\)) # (!\Decoder1~155_combout\ & ((\temp_line~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~155_combout\,
	datac => \temp_line~127_combout\,
	datad => \temp_line~43_combout\,
	combout => \temp_line~147_combout\);

-- Location: LCCOMB_X26_Y11_N26
\temp_line~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~248_combout\ = (\Decoder1~152_combout\ & (\temp_line~181_combout\)) # (!\Decoder1~152_combout\ & ((\temp_line~147_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~181_combout\,
	datab => \Decoder1~152_combout\,
	datad => \temp_line~147_combout\,
	combout => \temp_line~248_combout\);

-- Location: LCCOMB_X26_Y11_N28
\temp_line~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~249_combout\ = (\Decoder5~15_combout\ & ((\Decoder5~4_combout\ & ((\temp_line~182_combout\))) # (!\Decoder5~4_combout\ & (\temp_line~248_combout\)))) # (!\Decoder5~15_combout\ & (((\temp_line~248_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder5~15_combout\,
	datab => \Decoder5~4_combout\,
	datac => \temp_line~248_combout\,
	datad => \temp_line~182_combout\,
	combout => \temp_line~249_combout\);

-- Location: LCCOMB_X25_Y14_N18
\temp_line~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~250_combout\ = (\Decoder1~134_combout\ & (\temp_line~186_combout\)) # (!\Decoder1~134_combout\ & ((\temp_line~249_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~134_combout\,
	datac => \temp_line~186_combout\,
	datad => \temp_line~249_combout\,
	combout => \temp_line~250_combout\);

-- Location: LCCOMB_X23_Y14_N6
\temp_line~398\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~398_combout\ = (\Decoder1~148_combout\ & ((\temp_line~369_combout\))) # (!\Decoder1~148_combout\ & (\temp_line~250_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~148_combout\,
	datac => \temp_line~250_combout\,
	datad => \temp_line~369_combout\,
	combout => \temp_line~398_combout\);

-- Location: LCCOMB_X21_Y14_N0
\vram_a_data[52]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[52]~57_combout\ = (\Decoder1~150_combout\ & ((\temp_line~427_combout\))) # (!\Decoder1~150_combout\ & (\temp_line~398_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~398_combout\,
	datab => \Decoder1~150_combout\,
	datad => \temp_line~427_combout\,
	combout => \vram_a_data[52]~57_combout\);

-- Location: LCCOMB_X21_Y14_N14
\Selector350~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector350~0_combout\ = (!\currentState.TState_Cls~q\ & vram_a_data(52))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \currentState.TState_Cls~q\,
	datad => vram_a_data(52),
	combout => \Selector350~0_combout\);

-- Location: FF_X21_Y14_N1
\vram_a_data[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[52]~57_combout\,
	asdata => \Selector350~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(52));

-- Location: LCCOMB_X26_Y10_N0
\Mux46~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~149_combout\ = (\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(63)))) # (!\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(62)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(62),
	datac => \e_vram|altsyncram_component|auto_generated|q_a\(63),
	datad => \Mux36~9_combout\,
	combout => \Mux46~149_combout\);

-- Location: LCCOMB_X22_Y9_N8
\Mux46~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~92_combout\ = (\Decoder1~129_combout\ & ((\Mux36~9_combout\ & (\Decoder1~117_combout\)) # (!\Mux36~9_combout\ & ((\Decoder1~118_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datab => \Decoder1~117_combout\,
	datac => \Decoder1~118_combout\,
	datad => \Decoder1~129_combout\,
	combout => \Mux46~92_combout\);

-- Location: LCCOMB_X28_Y10_N18
\Mux46~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~150_combout\ = (\Decoder1~129_combout\ & ((\Mux36~9_combout\ & (\Decoder1~127_combout\)) # (!\Mux36~9_combout\ & ((\Decoder1~117_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~129_combout\,
	datab => \Mux36~9_combout\,
	datac => \Decoder1~127_combout\,
	datad => \Decoder1~117_combout\,
	combout => \Mux46~150_combout\);

-- Location: LCCOMB_X26_Y10_N22
\Mux46~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~151_combout\ = (!\Mux46~92_combout\ & ((\Mux46~150_combout\ & ((\temp_line~1_combout\))) # (!\Mux46~150_combout\ & (\Mux46~149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~149_combout\,
	datab => \temp_line~1_combout\,
	datac => \Mux46~92_combout\,
	datad => \Mux46~150_combout\,
	combout => \Mux46~151_combout\);

-- Location: LCCOMB_X26_Y10_N10
\Mux46~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~153_combout\ = (!\Mux46~152_combout\ & ((\Mux46~151_combout\) # ((\Mux46~92_combout\ & \temp_line~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~151_combout\,
	datab => \Mux46~152_combout\,
	datac => \Mux46~92_combout\,
	datad => \temp_line~0_combout\,
	combout => \Mux46~153_combout\);

-- Location: LCCOMB_X26_Y10_N8
\Mux46~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~154_combout\ = (!\Mux46~77_combout\ & ((\Mux46~153_combout\) # ((\Mux46~152_combout\ & \temp_line~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~77_combout\,
	datab => \Mux46~152_combout\,
	datac => \temp_line~127_combout\,
	datad => \Mux46~153_combout\,
	combout => \Mux46~154_combout\);

-- Location: LCCOMB_X26_Y10_N18
\Mux46~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~155_combout\ = (\Mux46~154_combout\) # ((\Mux46~77_combout\ & \temp_line~181_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~77_combout\,
	datac => \Mux46~154_combout\,
	datad => \temp_line~181_combout\,
	combout => \Mux46~155_combout\);

-- Location: LCCOMB_X21_Y9_N2
\Mux46~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~67_combout\ = (\Decoder1~129_combout\ & ((\Mux36~9_combout\ & ((\Decoder1~124_combout\))) # (!\Mux36~9_combout\ & (\Decoder1~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datab => \Decoder1~125_combout\,
	datac => \Decoder1~129_combout\,
	datad => \Decoder1~124_combout\,
	combout => \Mux46~67_combout\);

-- Location: LCCOMB_X26_Y5_N20
\Mux46~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~129_combout\ = (\Decoder1~129_combout\ & ((\Mux36~9_combout\ & ((\Decoder1~112_combout\))) # (!\Mux36~9_combout\ & (\Decoder1~124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~124_combout\,
	datab => \Decoder1~129_combout\,
	datac => \Mux36~9_combout\,
	datad => \Decoder1~112_combout\,
	combout => \Mux46~129_combout\);

-- Location: LCCOMB_X23_Y9_N28
\Mux46~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~81_combout\ = (\Decoder1~129_combout\ & ((\Mux36~9_combout\ & (\Decoder1~111_combout\)) # (!\Mux36~9_combout\ & ((\Decoder1~112_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datab => \Decoder1~129_combout\,
	datac => \Decoder1~111_combout\,
	datad => \Decoder1~112_combout\,
	combout => \Mux46~81_combout\);

-- Location: LCCOMB_X30_Y9_N20
\Mux46~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~127_combout\ = (\Decoder1~129_combout\ & ((\Mux36~9_combout\ & (\Decoder1~123_combout\)) # (!\Mux36~9_combout\ & ((\Decoder1~111_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~123_combout\,
	datab => \Mux36~9_combout\,
	datac => \Decoder1~129_combout\,
	datad => \Decoder1~111_combout\,
	combout => \Mux46~127_combout\);

-- Location: LCCOMB_X18_Y9_N2
\Mux46~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~126_combout\ = (\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(55))) # (!\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(54))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(55),
	datac => \e_vram|altsyncram_component|auto_generated|q_a\(54),
	datad => \Mux36~9_combout\,
	combout => \Mux46~126_combout\);

-- Location: LCCOMB_X23_Y9_N24
\Mux46~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~128_combout\ = (\Mux46~127_combout\ & (\Mux45~41_combout\ $ ((\e_ram|altsyncram_component|auto_generated|q_a\(7))))) # (!\Mux46~127_combout\ & (((\Mux46~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux45~41_combout\,
	datab => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datac => \Mux46~127_combout\,
	datad => \Mux46~126_combout\,
	combout => \Mux46~128_combout\);

-- Location: LCCOMB_X23_Y9_N30
\Mux46~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~130_combout\ = (!\Mux46~129_combout\ & ((\Mux46~81_combout\ & (\temp_line~0_combout\)) # (!\Mux46~81_combout\ & ((\Mux46~128_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~0_combout\,
	datab => \Mux46~129_combout\,
	datac => \Mux46~81_combout\,
	datad => \Mux46~128_combout\,
	combout => \Mux46~130_combout\);

-- Location: LCCOMB_X23_Y9_N8
\Mux46~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~132_combout\ = (!\Mux46~67_combout\ & ((\Mux46~130_combout\) # ((\Mux46~129_combout\ & \temp_line~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~130_combout\,
	datab => \Mux46~129_combout\,
	datac => \Mux46~67_combout\,
	datad => \temp_line~127_combout\,
	combout => \Mux46~132_combout\);

-- Location: LCCOMB_X23_Y9_N10
\Mux46~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~134_combout\ = (\Mux46~132_combout\) # ((\Mux46~67_combout\ & \temp_line~181_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux46~67_combout\,
	datac => \Mux46~132_combout\,
	datad => \temp_line~181_combout\,
	combout => \Mux46~134_combout\);

-- Location: LCCOMB_X21_Y7_N4
\Mux46~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~73_combout\ = (\Decoder1~128_combout\ & ((\Mux36~9_combout\ & ((\Decoder1~124_combout\))) # (!\Mux36~9_combout\ & (\Decoder1~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~125_combout\,
	datab => \Decoder1~128_combout\,
	datac => \Mux36~9_combout\,
	datad => \Decoder1~124_combout\,
	combout => \Mux46~73_combout\);

-- Location: LCCOMB_X28_Y7_N20
\Mux46~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~145_combout\ = (\Decoder1~128_combout\ & ((\Mux36~9_combout\ & (\Decoder1~112_combout\)) # (!\Mux36~9_combout\ & ((\Decoder1~124_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~128_combout\,
	datab => \Decoder1~112_combout\,
	datac => \Decoder1~124_combout\,
	datad => \Mux36~9_combout\,
	combout => \Mux46~145_combout\);

-- Location: LCCOMB_X22_Y9_N16
\Mux46~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~84_combout\ = (\Decoder1~128_combout\ & ((\Mux36~9_combout\ & ((\Decoder1~111_combout\))) # (!\Mux36~9_combout\ & (\Decoder1~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datab => \Decoder1~128_combout\,
	datac => \Decoder1~112_combout\,
	datad => \Decoder1~111_combout\,
	combout => \Mux46~84_combout\);

-- Location: LCCOMB_X25_Y10_N2
\Mux46~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~142_combout\ = (\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(39)))) # (!\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(38),
	datac => \Mux36~9_combout\,
	datad => \e_vram|altsyncram_component|auto_generated|q_a\(39),
	combout => \Mux46~142_combout\);

-- Location: LCCOMB_X28_Y10_N16
\Mux46~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~143_combout\ = (\Decoder1~128_combout\ & ((\Mux36~9_combout\ & ((\Decoder1~123_combout\))) # (!\Mux36~9_combout\ & (\Decoder1~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~111_combout\,
	datab => \Decoder1~128_combout\,
	datac => \Mux36~9_combout\,
	datad => \Decoder1~123_combout\,
	combout => \Mux46~143_combout\);

-- Location: LCCOMB_X28_Y13_N0
\Mux46~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~144_combout\ = (\Mux46~143_combout\ & ((\e_ram|altsyncram_component|auto_generated|q_a\(7) $ (\Mux45~41_combout\)))) # (!\Mux46~143_combout\ & (\Mux46~142_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~142_combout\,
	datab => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datac => \Mux45~41_combout\,
	datad => \Mux46~143_combout\,
	combout => \Mux46~144_combout\);

-- Location: LCCOMB_X28_Y13_N18
\Mux46~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~146_combout\ = (!\Mux46~145_combout\ & ((\Mux46~84_combout\ & ((\temp_line~0_combout\))) # (!\Mux46~84_combout\ & (\Mux46~144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~84_combout\,
	datab => \Mux46~144_combout\,
	datac => \Mux46~145_combout\,
	datad => \temp_line~0_combout\,
	combout => \Mux46~146_combout\);

-- Location: LCCOMB_X28_Y13_N4
\Mux46~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~147_combout\ = (!\Mux46~73_combout\ & ((\Mux46~146_combout\) # ((\temp_line~127_combout\ & \Mux46~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~127_combout\,
	datab => \Mux46~145_combout\,
	datac => \Mux46~73_combout\,
	datad => \Mux46~146_combout\,
	combout => \Mux46~147_combout\);

-- Location: LCCOMB_X28_Y13_N22
\Mux46~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~148_combout\ = (\Mux46~147_combout\) # ((\Mux46~73_combout\ & \temp_line~181_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux46~73_combout\,
	datac => \Mux46~147_combout\,
	datad => \temp_line~181_combout\,
	combout => \Mux46~148_combout\);

-- Location: LCCOMB_X21_Y7_N10
\Mux46~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~70_combout\ = (\Decoder1~128_combout\ & ((\Mux36~9_combout\ & ((\Decoder1~120_combout\))) # (!\Mux36~9_combout\ & (\Decoder1~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datab => \Decoder1~128_combout\,
	datac => \Decoder1~121_combout\,
	datad => \Decoder1~120_combout\,
	combout => \Mux46~70_combout\);

-- Location: LCCOMB_X29_Y8_N26
\Mux46~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~135_combout\ = (\Decoder1~128_combout\ & ((\Mux36~9_combout\ & (\Decoder1~118_combout\)) # (!\Mux36~9_combout\ & ((\Decoder1~120_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~128_combout\,
	datab => \Mux36~9_combout\,
	datac => \Decoder1~118_combout\,
	datad => \Decoder1~120_combout\,
	combout => \Mux46~135_combout\);

-- Location: LCCOMB_X28_Y13_N16
\Mux46~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~136_combout\ = (\Mux46~135_combout\ & \temp_line~127_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux46~135_combout\,
	datad => \temp_line~127_combout\,
	combout => \Mux46~136_combout\);

-- Location: LCCOMB_X22_Y9_N2
\Mux46~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~86_combout\ = (\Decoder1~128_combout\ & ((\Mux36~9_combout\ & ((\Decoder1~117_combout\))) # (!\Mux36~9_combout\ & (\Decoder1~118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datab => \Decoder1~128_combout\,
	datac => \Decoder1~118_combout\,
	datad => \Decoder1~117_combout\,
	combout => \Mux46~86_combout\);

-- Location: LCCOMB_X29_Y10_N12
\Mux46~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~137_combout\ = (\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(47)))) # (!\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(46)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(46),
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(47),
	datad => \Mux36~9_combout\,
	combout => \Mux46~137_combout\);

-- Location: LCCOMB_X29_Y8_N4
\Mux46~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~138_combout\ = (\Decoder1~128_combout\ & ((\Mux36~9_combout\ & (\Decoder1~127_combout\)) # (!\Mux36~9_combout\ & ((\Decoder1~117_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~127_combout\,
	datab => \Mux36~9_combout\,
	datac => \Decoder1~128_combout\,
	datad => \Decoder1~117_combout\,
	combout => \Mux46~138_combout\);

-- Location: LCCOMB_X28_Y13_N2
\Mux46~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~139_combout\ = (!\Mux46~86_combout\ & ((\Mux46~138_combout\ & (\temp_line~1_combout\)) # (!\Mux46~138_combout\ & ((\Mux46~137_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~1_combout\,
	datab => \Mux46~137_combout\,
	datac => \Mux46~86_combout\,
	datad => \Mux46~138_combout\,
	combout => \Mux46~139_combout\);

-- Location: LCCOMB_X28_Y13_N8
\Mux46~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~140_combout\ = (!\Mux46~135_combout\ & ((\Mux46~139_combout\) # ((\Mux46~86_combout\ & \temp_line~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~86_combout\,
	datab => \Mux46~139_combout\,
	datac => \Mux46~135_combout\,
	datad => \temp_line~0_combout\,
	combout => \Mux46~140_combout\);

-- Location: LCCOMB_X28_Y13_N10
\Mux46~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~141_combout\ = (\Mux46~70_combout\ & (((\temp_line~181_combout\)))) # (!\Mux46~70_combout\ & ((\Mux46~136_combout\) # ((\Mux46~140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~70_combout\,
	datab => \Mux46~136_combout\,
	datac => \Mux46~140_combout\,
	datad => \temp_line~181_combout\,
	combout => \Mux46~141_combout\);

-- Location: LCCOMB_X28_Y13_N20
\Mux49~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux49~0_combout\ = (\Add25~0_combout\ & (\Add25~1_combout\)) # (!\Add25~0_combout\ & ((\Add25~1_combout\ & ((\Mux46~141_combout\))) # (!\Add25~1_combout\ & (\Mux46~148_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add25~0_combout\,
	datab => \Add25~1_combout\,
	datac => \Mux46~148_combout\,
	datad => \Mux46~141_combout\,
	combout => \Mux49~0_combout\);

-- Location: LCCOMB_X25_Y13_N12
\Mux49~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux49~1_combout\ = (\Add25~0_combout\ & ((\Mux49~0_combout\ & (\Mux46~155_combout\)) # (!\Mux49~0_combout\ & ((\Mux46~134_combout\))))) # (!\Add25~0_combout\ & (((\Mux49~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add25~0_combout\,
	datab => \Mux46~155_combout\,
	datac => \Mux46~134_combout\,
	datad => \Mux49~0_combout\,
	combout => \Mux49~1_combout\);

-- Location: LCCOMB_X18_Y7_N6
\Mux46~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~96_combout\ = (\Decoder1~129_combout\ & ((\Mux36~9_combout\ & (\Decoder1~115_combout\)) # (!\Mux36~9_combout\ & ((\Decoder1~116_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~115_combout\,
	datab => \Decoder1~129_combout\,
	datac => \Mux36~9_combout\,
	datad => \Decoder1~116_combout\,
	combout => \Mux46~96_combout\);

-- Location: LCCOMB_X21_Y6_N14
\Mux46~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~183_combout\ = (\Decoder1~129_combout\ & ((\Mux36~9_combout\ & (\Decoder1~125_combout\)) # (!\Mux36~9_combout\ & ((\Decoder1~115_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~129_combout\,
	datab => \Decoder1~125_combout\,
	datac => \Decoder1~115_combout\,
	datad => \Mux36~9_combout\,
	combout => \Mux46~183_combout\);

-- Location: LCCOMB_X30_Y9_N30
\Mux46~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~181_combout\ = (\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(53)))) # (!\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(52)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux36~9_combout\,
	datac => \e_vram|altsyncram_component|auto_generated|q_a\(52),
	datad => \e_vram|altsyncram_component|auto_generated|q_a\(53),
	combout => \Mux46~181_combout\);

-- Location: LCCOMB_X30_Y9_N24
\Mux46~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~182_combout\ = (\Mux46~129_combout\ & ((\Mux45~41_combout\ $ (\e_ram|altsyncram_component|auto_generated|q_a\(7))))) # (!\Mux46~129_combout\ & (\Mux46~181_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~181_combout\,
	datab => \Mux45~41_combout\,
	datac => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datad => \Mux46~129_combout\,
	combout => \Mux46~182_combout\);

-- Location: LCCOMB_X21_Y9_N28
\Mux46~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~184_combout\ = (!\Mux46~183_combout\ & ((\Mux46~67_combout\ & ((\temp_line~0_combout\))) # (!\Mux46~67_combout\ & (\Mux46~182_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~183_combout\,
	datab => \Mux46~182_combout\,
	datac => \Mux46~67_combout\,
	datad => \temp_line~0_combout\,
	combout => \Mux46~184_combout\);

-- Location: LCCOMB_X21_Y9_N14
\Mux46~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~185_combout\ = (!\Mux46~96_combout\ & ((\Mux46~184_combout\) # ((\Mux46~183_combout\ & \temp_line~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~96_combout\,
	datab => \Mux46~184_combout\,
	datac => \Mux46~183_combout\,
	datad => \temp_line~127_combout\,
	combout => \Mux46~185_combout\);

-- Location: LCCOMB_X21_Y9_N24
\Mux46~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~186_combout\ = (\Mux46~185_combout\) # ((\Mux46~96_combout\ & \temp_line~181_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~96_combout\,
	datac => \Mux46~185_combout\,
	datad => \temp_line~181_combout\,
	combout => \Mux46~186_combout\);

-- Location: LCCOMB_X18_Y7_N0
\Mux46~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~101_combout\ = (\Decoder1~128_combout\ & ((\Mux36~9_combout\ & (\Decoder1~115_combout\)) # (!\Mux36~9_combout\ & ((\Decoder1~116_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datab => \Decoder1~128_combout\,
	datac => \Decoder1~115_combout\,
	datad => \Decoder1~116_combout\,
	combout => \Mux46~101_combout\);

-- Location: LCCOMB_X21_Y6_N28
\Mux46~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~193_combout\ = (\Decoder1~128_combout\ & ((\Mux36~9_combout\ & ((\Decoder1~125_combout\))) # (!\Mux36~9_combout\ & (\Decoder1~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datab => \Decoder1~115_combout\,
	datac => \Decoder1~128_combout\,
	datad => \Decoder1~125_combout\,
	combout => \Mux46~193_combout\);

-- Location: LCCOMB_X28_Y7_N4
\Mux46~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~195_combout\ = (\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(37))) # (!\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datac => \e_vram|altsyncram_component|auto_generated|q_a\(37),
	datad => \e_vram|altsyncram_component|auto_generated|q_a\(36),
	combout => \Mux46~195_combout\);

-- Location: LCCOMB_X28_Y7_N2
\Mux46~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~196_combout\ = (\Mux46~145_combout\ & (\e_ram|altsyncram_component|auto_generated|q_a\(7) $ (((\Mux45~41_combout\))))) # (!\Mux46~145_combout\ & (((\Mux46~195_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datab => \Mux46~145_combout\,
	datac => \Mux46~195_combout\,
	datad => \Mux45~41_combout\,
	combout => \Mux46~196_combout\);

-- Location: LCCOMB_X26_Y13_N28
\Mux46~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~197_combout\ = (!\Mux46~193_combout\ & ((\Mux46~73_combout\ & (\temp_line~0_combout\)) # (!\Mux46~73_combout\ & ((\Mux46~196_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~0_combout\,
	datab => \Mux46~73_combout\,
	datac => \Mux46~193_combout\,
	datad => \Mux46~196_combout\,
	combout => \Mux46~197_combout\);

-- Location: LCCOMB_X26_Y13_N22
\Mux46~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~194_combout\ = (\Mux46~193_combout\ & \temp_line~127_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~193_combout\,
	datad => \temp_line~127_combout\,
	combout => \Mux46~194_combout\);

-- Location: LCCOMB_X26_Y13_N30
\Mux46~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~198_combout\ = (\Mux46~101_combout\ & (((\temp_line~181_combout\)))) # (!\Mux46~101_combout\ & ((\Mux46~197_combout\) # ((\Mux46~194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~101_combout\,
	datab => \Mux46~197_combout\,
	datac => \temp_line~181_combout\,
	datad => \Mux46~194_combout\,
	combout => \Mux46~198_combout\);

-- Location: LCCOMB_X18_Y7_N26
\Mux46~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~99_combout\ = (\Decoder1~128_combout\ & ((\Mux36~9_combout\ & ((\Decoder1~113_combout\))) # (!\Mux36~9_combout\ & (\Decoder1~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datab => \Decoder1~128_combout\,
	datac => \Decoder1~114_combout\,
	datad => \Decoder1~113_combout\,
	combout => \Mux46~99_combout\);

-- Location: LCCOMB_X28_Y10_N14
\Mux46~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~187_combout\ = (\Decoder1~128_combout\ & ((\Mux36~9_combout\ & (\Decoder1~121_combout\)) # (!\Mux36~9_combout\ & ((\Decoder1~113_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~121_combout\,
	datab => \Decoder1~128_combout\,
	datac => \Mux36~9_combout\,
	datad => \Decoder1~113_combout\,
	combout => \Mux46~187_combout\);

-- Location: LCCOMB_X26_Y5_N28
\Mux46~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~189_combout\ = (\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(45)))) # (!\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(44)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datac => \e_vram|altsyncram_component|auto_generated|q_a\(44),
	datad => \e_vram|altsyncram_component|auto_generated|q_a\(45),
	combout => \Mux46~189_combout\);

-- Location: LCCOMB_X26_Y5_N30
\Mux46~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~190_combout\ = (!\Mux46~70_combout\ & ((\Mux46~135_combout\ & (\temp_line~1_combout\)) # (!\Mux46~135_combout\ & ((\Mux46~189_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~70_combout\,
	datab => \Mux46~135_combout\,
	datac => \temp_line~1_combout\,
	datad => \Mux46~189_combout\,
	combout => \Mux46~190_combout\);

-- Location: LCCOMB_X26_Y13_N2
\Mux46~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~191_combout\ = (!\Mux46~187_combout\ & ((\Mux46~190_combout\) # ((\temp_line~0_combout\ & \Mux46~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~0_combout\,
	datab => \Mux46~187_combout\,
	datac => \Mux46~190_combout\,
	datad => \Mux46~70_combout\,
	combout => \Mux46~191_combout\);

-- Location: LCCOMB_X26_Y13_N4
\Mux46~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~188_combout\ = (\Mux46~187_combout\ & \temp_line~127_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux46~187_combout\,
	datad => \temp_line~127_combout\,
	combout => \Mux46~188_combout\);

-- Location: LCCOMB_X26_Y13_N24
\Mux46~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~192_combout\ = (\Mux46~99_combout\ & (((\temp_line~181_combout\)))) # (!\Mux46~99_combout\ & ((\Mux46~191_combout\) # ((\Mux46~188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~99_combout\,
	datab => \Mux46~191_combout\,
	datac => \temp_line~181_combout\,
	datad => \Mux46~188_combout\,
	combout => \Mux46~192_combout\);

-- Location: LCCOMB_X26_Y13_N20
\Mux49~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux49~4_combout\ = (\Add25~0_combout\ & (\Add25~1_combout\)) # (!\Add25~0_combout\ & ((\Add25~1_combout\ & ((\Mux46~192_combout\))) # (!\Add25~1_combout\ & (\Mux46~198_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add25~0_combout\,
	datab => \Add25~1_combout\,
	datac => \Mux46~198_combout\,
	datad => \Mux46~192_combout\,
	combout => \Mux49~4_combout\);

-- Location: LCCOMB_X28_Y10_N2
\Mux46~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~201_combout\ = (\Decoder1~129_combout\ & ((\Mux36~9_combout\ & ((\Decoder1~121_combout\))) # (!\Mux36~9_combout\ & (\Decoder1~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~129_combout\,
	datab => \Decoder1~113_combout\,
	datac => \Mux36~9_combout\,
	datad => \Decoder1~121_combout\,
	combout => \Mux46~201_combout\);

-- Location: LCCOMB_X29_Y10_N14
\Mux46~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~199_combout\ = (\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(61)))) # (!\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(60)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datac => \e_vram|altsyncram_component|auto_generated|q_a\(60),
	datad => \e_vram|altsyncram_component|auto_generated|q_a\(61),
	combout => \Mux46~199_combout\);

-- Location: LCCOMB_X28_Y10_N4
\Mux46~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~200_combout\ = (\Mux46~152_combout\ & (\e_ram|altsyncram_component|auto_generated|q_a\(7) $ (((\Mux45~41_combout\))))) # (!\Mux46~152_combout\ & (((\Mux46~199_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~152_combout\,
	datab => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datac => \Mux46~199_combout\,
	datad => \Mux45~41_combout\,
	combout => \Mux46~200_combout\);

-- Location: LCCOMB_X26_Y12_N24
\Mux46~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~202_combout\ = (!\Mux46~201_combout\ & ((\Mux46~77_combout\ & (\temp_line~0_combout\)) # (!\Mux46~77_combout\ & ((\Mux46~200_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~201_combout\,
	datab => \temp_line~0_combout\,
	datac => \Mux46~200_combout\,
	datad => \Mux46~77_combout\,
	combout => \Mux46~202_combout\);

-- Location: LCCOMB_X19_Y6_N12
\Mux46~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~107_combout\ = (\Decoder1~129_combout\ & ((\Mux36~9_combout\ & (\Decoder1~113_combout\)) # (!\Mux36~9_combout\ & ((\Decoder1~114_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~113_combout\,
	datab => \Decoder1~114_combout\,
	datac => \Decoder1~129_combout\,
	datad => \Mux36~9_combout\,
	combout => \Mux46~107_combout\);

-- Location: LCCOMB_X26_Y12_N22
\Mux46~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~203_combout\ = (!\Mux46~107_combout\ & ((\Mux46~202_combout\) # ((\Mux46~201_combout\ & \temp_line~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~201_combout\,
	datab => \Mux46~202_combout\,
	datac => \temp_line~127_combout\,
	datad => \Mux46~107_combout\,
	combout => \Mux46~203_combout\);

-- Location: LCCOMB_X26_Y12_N0
\Mux46~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~204_combout\ = (\Mux46~203_combout\) # ((\Mux46~107_combout\ & \temp_line~181_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~203_combout\,
	datab => \Mux46~107_combout\,
	datac => \temp_line~181_combout\,
	combout => \Mux46~204_combout\);

-- Location: LCCOMB_X25_Y13_N26
\Mux49~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux49~5_combout\ = (\Add25~0_combout\ & ((\Mux49~4_combout\ & ((\Mux46~204_combout\))) # (!\Mux49~4_combout\ & (\Mux46~186_combout\)))) # (!\Add25~0_combout\ & (((\Mux49~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~186_combout\,
	datab => \Add25~0_combout\,
	datac => \Mux49~4_combout\,
	datad => \Mux46~204_combout\,
	combout => \Mux49~5_combout\);

-- Location: LCCOMB_X19_Y7_N2
\Mux46~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~112_combout\ = (\Decoder1~129_combout\ & ((\Mux36~9_combout\ & (\Decoder1~122_combout\)) # (!\Mux36~9_combout\ & ((\Decoder1~123_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~122_combout\,
	datab => \Decoder1~129_combout\,
	datac => \Mux36~9_combout\,
	datad => \Decoder1~123_combout\,
	combout => \Mux46~112_combout\);

-- Location: LCCOMB_X28_Y7_N6
\Mux46~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~175_combout\ = (\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(57))) # (!\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(56))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(57),
	datac => \e_vram|altsyncram_component|auto_generated|q_a\(56),
	combout => \Mux46~175_combout\);

-- Location: LCCOMB_X29_Y7_N0
\Mux46~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~176_combout\ = (\Decoder1~129_combout\ & ((\Mux36~9_combout\ & ((\Decoder1~114_combout\))) # (!\Mux36~9_combout\ & (\Decoder1~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~122_combout\,
	datab => \Decoder1~114_combout\,
	datac => \Mux36~9_combout\,
	datad => \Decoder1~129_combout\,
	combout => \Mux46~176_combout\);

-- Location: LCCOMB_X29_Y7_N14
\Mux46~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~177_combout\ = (\Mux46~176_combout\ & (\Mux45~41_combout\ $ ((\e_ram|altsyncram_component|auto_generated|q_a\(7))))) # (!\Mux46~176_combout\ & (((\Mux46~175_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux45~41_combout\,
	datab => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datac => \Mux46~175_combout\,
	datad => \Mux46~176_combout\,
	combout => \Mux46~177_combout\);

-- Location: LCCOMB_X23_Y9_N16
\Mux46~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~178_combout\ = (!\Mux46~127_combout\ & ((\Mux46~112_combout\ & (\temp_line~0_combout\)) # (!\Mux46~112_combout\ & ((\Mux46~177_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~0_combout\,
	datab => \Mux46~112_combout\,
	datac => \Mux46~127_combout\,
	datad => \Mux46~177_combout\,
	combout => \Mux46~178_combout\);

-- Location: LCCOMB_X23_Y9_N26
\Mux46~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~179_combout\ = (!\Mux46~81_combout\ & ((\Mux46~178_combout\) # ((\Mux46~127_combout\ & \temp_line~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~127_combout\,
	datab => \Mux46~178_combout\,
	datac => \Mux46~81_combout\,
	datad => \temp_line~127_combout\,
	combout => \Mux46~179_combout\);

-- Location: LCCOMB_X23_Y9_N0
\Mux46~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~180_combout\ = (\Mux46~179_combout\) # ((\Mux46~81_combout\ & \temp_line~181_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~81_combout\,
	datac => \Mux46~179_combout\,
	datad => \temp_line~181_combout\,
	combout => \Mux46~180_combout\);

-- Location: LCCOMB_X19_Y7_N30
\Mux46~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~118_combout\ = (\Decoder1~128_combout\ & ((\Mux36~9_combout\ & (\Decoder1~122_combout\)) # (!\Mux36~9_combout\ & ((\Decoder1~123_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~122_combout\,
	datab => \Mux36~9_combout\,
	datac => \Decoder1~128_combout\,
	datad => \Decoder1~123_combout\,
	combout => \Mux46~118_combout\);

-- Location: LCCOMB_X19_Y8_N10
\Mux46~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~156_combout\ = (\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(41))) # (!\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(40))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(41),
	datac => \e_vram|altsyncram_component|auto_generated|q_a\(40),
	datad => \Mux36~9_combout\,
	combout => \Mux46~156_combout\);

-- Location: LCCOMB_X28_Y10_N28
\Mux46~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~157_combout\ = (\Decoder1~128_combout\ & ((\Mux36~9_combout\ & ((\Decoder1~114_combout\))) # (!\Mux36~9_combout\ & (\Decoder1~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~122_combout\,
	datab => \Mux36~9_combout\,
	datac => \Decoder1~114_combout\,
	datad => \Decoder1~128_combout\,
	combout => \Mux46~157_combout\);

-- Location: LCCOMB_X28_Y10_N10
\Mux46~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~158_combout\ = (!\Mux46~118_combout\ & ((\Mux46~157_combout\ & (\temp_line~1_combout\)) # (!\Mux46~157_combout\ & ((\Mux46~156_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~118_combout\,
	datab => \temp_line~1_combout\,
	datac => \Mux46~156_combout\,
	datad => \Mux46~157_combout\,
	combout => \Mux46~158_combout\);

-- Location: LCCOMB_X28_Y10_N8
\Mux46~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~159_combout\ = (!\Mux46~143_combout\ & ((\Mux46~158_combout\) # ((\Mux46~118_combout\ & \temp_line~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~158_combout\,
	datab => \Mux46~143_combout\,
	datac => \Mux46~118_combout\,
	datad => \temp_line~0_combout\,
	combout => \Mux46~159_combout\);

-- Location: LCCOMB_X28_Y10_N30
\Mux46~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~160_combout\ = (!\Mux46~84_combout\ & ((\Mux46~159_combout\) # ((\Mux46~143_combout\ & \temp_line~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~84_combout\,
	datab => \Mux46~143_combout\,
	datac => \Mux46~159_combout\,
	datad => \temp_line~127_combout\,
	combout => \Mux46~160_combout\);

-- Location: LCCOMB_X28_Y10_N24
\Mux46~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~161_combout\ = (\Mux46~160_combout\) # ((\Mux46~84_combout\ & \temp_line~181_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~84_combout\,
	datac => \Mux46~160_combout\,
	datad => \temp_line~181_combout\,
	combout => \Mux46~161_combout\);

-- Location: LCCOMB_X29_Y7_N8
\Mux46~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~162_combout\ = (\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(49))) # (!\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(48))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(49),
	datac => \Mux36~9_combout\,
	datad => \e_vram|altsyncram_component|auto_generated|q_a\(48),
	combout => \Mux46~162_combout\);

-- Location: LCCOMB_X21_Y6_N8
\Mux46~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~163_combout\ = (\Decoder1~129_combout\ & ((\Mux36~9_combout\ & ((\Decoder1~116_combout\))) # (!\Mux36~9_combout\ & (\Decoder1~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~126_combout\,
	datab => \Decoder1~129_combout\,
	datac => \Decoder1~116_combout\,
	datad => \Mux36~9_combout\,
	combout => \Mux46~163_combout\);

-- Location: LCCOMB_X29_Y7_N22
\Mux46~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~164_combout\ = (\Mux46~163_combout\ & (\Mux45~41_combout\ $ ((\e_ram|altsyncram_component|auto_generated|q_a\(7))))) # (!\Mux46~163_combout\ & (((\Mux46~162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux45~41_combout\,
	datab => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datac => \Mux46~162_combout\,
	datad => \Mux46~163_combout\,
	combout => \Mux46~164_combout\);

-- Location: LCCOMB_X19_Y7_N18
\Mux46~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~115_combout\ = (\Mux36~9_combout\ & (\Decoder1~129_combout\ & (\Decoder1~126_combout\))) # (!\Mux36~9_combout\ & (((\Decoder1~134_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datab => \Decoder1~129_combout\,
	datac => \Decoder1~126_combout\,
	datad => \Decoder1~134_combout\,
	combout => \Mux46~115_combout\);

-- Location: LCCOMB_X26_Y9_N2
\Mux46~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~165_combout\ = (!\Mux46~138_combout\ & ((\Mux46~115_combout\ & (\temp_line~0_combout\)) # (!\Mux46~115_combout\ & ((\Mux46~164_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~0_combout\,
	datab => \Mux46~164_combout\,
	datac => \Mux46~115_combout\,
	datad => \Mux46~138_combout\,
	combout => \Mux46~165_combout\);

-- Location: LCCOMB_X26_Y9_N24
\Mux46~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~166_combout\ = (!\Mux46~86_combout\ & ((\Mux46~165_combout\) # ((\Mux46~138_combout\ & \temp_line~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~86_combout\,
	datab => \Mux46~138_combout\,
	datac => \temp_line~127_combout\,
	datad => \Mux46~165_combout\,
	combout => \Mux46~166_combout\);

-- Location: LCCOMB_X26_Y9_N10
\Mux46~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~167_combout\ = (\Mux46~166_combout\) # ((\Mux46~86_combout\ & \temp_line~181_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~86_combout\,
	datab => \Mux46~166_combout\,
	datad => \temp_line~181_combout\,
	combout => \Mux46~167_combout\);

-- Location: LCCOMB_X22_Y6_N22
\Mux46~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~170_combout\ = (\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(33))) # (!\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(32))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(33),
	datac => \e_vram|altsyncram_component|auto_generated|q_a\(32),
	datad => \Mux36~9_combout\,
	combout => \Mux46~170_combout\);

-- Location: LCCOMB_X22_Y6_N24
\Mux46~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~171_combout\ = (\Decoder1~128_combout\ & ((\Mux36~9_combout\ & ((\Decoder1~116_combout\))) # (!\Mux36~9_combout\ & (\Decoder1~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datab => \Decoder1~126_combout\,
	datac => \Decoder1~128_combout\,
	datad => \Decoder1~116_combout\,
	combout => \Mux46~171_combout\);

-- Location: LCCOMB_X22_Y6_N26
\Mux46~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~172_combout\ = (\Mux46~171_combout\ & ((\e_ram|altsyncram_component|auto_generated|q_a\(7) $ (\Mux45~41_combout\)))) # (!\Mux46~171_combout\ & (\Mux46~170_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~170_combout\,
	datab => \Mux46~171_combout\,
	datac => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datad => \Mux45~41_combout\,
	combout => \Mux46~172_combout\);

-- Location: LCCOMB_X29_Y8_N2
\Mux46~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~168_combout\ = (\Decoder1~110_combout\ & ((\Mux36~9_combout\ & (\Decoder1~127_combout\)) # (!\Mux36~9_combout\ & ((\Decoder1~117_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~110_combout\,
	datab => \Decoder1~127_combout\,
	datac => \Mux36~9_combout\,
	datad => \Decoder1~117_combout\,
	combout => \Mux46~168_combout\);

-- Location: LCCOMB_X22_Y6_N8
\Mux46~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~62_combout\ = (\Mux36~9_combout\ & (\Decoder1~126_combout\ & (\Decoder1~128_combout\))) # (!\Mux36~9_combout\ & (((\Decoder1~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datab => \Decoder1~126_combout\,
	datac => \Decoder1~128_combout\,
	datad => \Decoder1~133_combout\,
	combout => \Mux46~62_combout\);

-- Location: LCCOMB_X29_Y9_N30
\Mux46~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~173_combout\ = (!\Mux46~168_combout\ & ((\Mux46~62_combout\ & ((\temp_line~0_combout\))) # (!\Mux46~62_combout\ & (\Mux46~172_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~172_combout\,
	datab => \Mux46~168_combout\,
	datac => \temp_line~0_combout\,
	datad => \Mux46~62_combout\,
	combout => \Mux46~173_combout\);

-- Location: LCCOMB_X29_Y9_N16
\Mux46~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~169_combout\ = (\Mux46~168_combout\ & \temp_line~127_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux46~168_combout\,
	datad => \temp_line~127_combout\,
	combout => \Mux46~169_combout\);

-- Location: LCCOMB_X22_Y9_N12
\Mux46~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~19_combout\ = (\Decoder1~110_combout\ & ((\Mux36~9_combout\ & ((\Decoder1~117_combout\))) # (!\Mux36~9_combout\ & (\Decoder1~118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~118_combout\,
	datab => \Mux36~9_combout\,
	datac => \Decoder1~110_combout\,
	datad => \Decoder1~117_combout\,
	combout => \Mux46~19_combout\);

-- Location: LCCOMB_X29_Y9_N24
\Mux46~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~174_combout\ = (\Mux46~19_combout\ & (((\temp_line~181_combout\)))) # (!\Mux46~19_combout\ & ((\Mux46~173_combout\) # ((\Mux46~169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~173_combout\,
	datab => \Mux46~169_combout\,
	datac => \Mux46~19_combout\,
	datad => \temp_line~181_combout\,
	combout => \Mux46~174_combout\);

-- Location: LCCOMB_X25_Y13_N10
\Mux49~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux49~2_combout\ = (\Add25~1_combout\ & (\Add25~0_combout\)) # (!\Add25~1_combout\ & ((\Add25~0_combout\ & (\Mux46~167_combout\)) # (!\Add25~0_combout\ & ((\Mux46~174_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add25~1_combout\,
	datab => \Add25~0_combout\,
	datac => \Mux46~167_combout\,
	datad => \Mux46~174_combout\,
	combout => \Mux49~2_combout\);

-- Location: LCCOMB_X25_Y13_N16
\Mux49~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux49~3_combout\ = (\Add25~1_combout\ & ((\Mux49~2_combout\ & (\Mux46~180_combout\)) # (!\Mux49~2_combout\ & ((\Mux46~161_combout\))))) # (!\Add25~1_combout\ & (((\Mux49~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add25~1_combout\,
	datab => \Mux46~180_combout\,
	datac => \Mux46~161_combout\,
	datad => \Mux49~2_combout\,
	combout => \Mux49~3_combout\);

-- Location: LCCOMB_X25_Y13_N0
\Mux49~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux49~6_combout\ = (\Mux34~9_combout\ & ((\Mux35~9_combout\) # ((\Mux49~3_combout\)))) # (!\Mux34~9_combout\ & (!\Mux35~9_combout\ & (\Mux49~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datab => \Mux35~9_combout\,
	datac => \Mux49~5_combout\,
	datad => \Mux49~3_combout\,
	combout => \Mux49~6_combout\);

-- Location: LCCOMB_X26_Y14_N16
\Mux49~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux49~9_combout\ = (\Add25~1_combout\ & (\Add25~0_combout\)) # (!\Add25~1_combout\ & ((\Add25~0_combout\ & ((\Mux46~115_combout\))) # (!\Add25~0_combout\ & (\Mux46~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add25~1_combout\,
	datab => \Add25~0_combout\,
	datac => \Mux46~62_combout\,
	datad => \Mux46~115_combout\,
	combout => \Mux49~9_combout\);

-- Location: LCCOMB_X29_Y10_N0
\Mux46~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~211_combout\ = (\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(35)))) # (!\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(34)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(34),
	datad => \e_vram|altsyncram_component|auto_generated|q_a\(35),
	combout => \Mux46~211_combout\);

-- Location: LCCOMB_X26_Y13_N0
\Mux46~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~212_combout\ = (!\Mux46~101_combout\ & ((\Mux46~193_combout\ & (\temp_line~1_combout\)) # (!\Mux46~193_combout\ & ((\Mux46~211_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~1_combout\,
	datab => \Mux46~211_combout\,
	datac => \Mux46~193_combout\,
	datad => \Mux46~101_combout\,
	combout => \Mux46~212_combout\);

-- Location: LCCOMB_X26_Y13_N18
\Mux46~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~213_combout\ = (!\Mux46~171_combout\ & ((\Mux46~212_combout\) # ((\Mux46~101_combout\ & \temp_line~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~101_combout\,
	datab => \Mux46~212_combout\,
	datac => \temp_line~0_combout\,
	datad => \Mux46~171_combout\,
	combout => \Mux46~213_combout\);

-- Location: LCCOMB_X21_Y6_N18
\Mux46~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~208_combout\ = (\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(51)))) # (!\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(50)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(50),
	datac => \e_vram|altsyncram_component|auto_generated|q_a\(51),
	datad => \Mux36~9_combout\,
	combout => \Mux46~208_combout\);

-- Location: LCCOMB_X21_Y6_N16
\Mux46~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~209_combout\ = (\Mux46~183_combout\ & (\e_ram|altsyncram_component|auto_generated|q_a\(7) $ ((\Mux45~41_combout\)))) # (!\Mux46~183_combout\ & (((\Mux46~208_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datab => \Mux45~41_combout\,
	datac => \Mux46~183_combout\,
	datad => \Mux46~208_combout\,
	combout => \Mux46~209_combout\);

-- Location: LCCOMB_X26_Y13_N26
\Mux46~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~210_combout\ = (!\Mux46~163_combout\ & ((\Mux46~96_combout\ & (\temp_line~0_combout\)) # (!\Mux46~96_combout\ & ((\Mux46~209_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~163_combout\,
	datab => \Mux46~96_combout\,
	datac => \temp_line~0_combout\,
	datad => \Mux46~209_combout\,
	combout => \Mux46~210_combout\);

-- Location: LCCOMB_X26_Y13_N16
\Mux49~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux49~7_combout\ = (\temp_line~127_combout\ & ((\Add25~0_combout\ & (\Mux46~163_combout\)) # (!\Add25~0_combout\ & ((\Mux46~171_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~163_combout\,
	datab => \Mux46~171_combout\,
	datac => \Add25~0_combout\,
	datad => \temp_line~127_combout\,
	combout => \Mux49~7_combout\);

-- Location: LCCOMB_X26_Y13_N14
\Mux49~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux49~8_combout\ = (\Mux49~7_combout\) # ((\Add25~0_combout\ & ((\Mux46~210_combout\))) # (!\Add25~0_combout\ & (\Mux46~213_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add25~0_combout\,
	datab => \Mux46~213_combout\,
	datac => \Mux46~210_combout\,
	datad => \Mux49~7_combout\,
	combout => \Mux49~8_combout\);

-- Location: LCCOMB_X26_Y13_N8
\Mux49~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux49~10_combout\ = (\Mux49~9_combout\ & (((\temp_line~181_combout\) # (\Add25~1_combout\)))) # (!\Mux49~9_combout\ & (\Mux49~8_combout\ & ((!\Add25~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux49~9_combout\,
	datab => \Mux49~8_combout\,
	datac => \temp_line~181_combout\,
	datad => \Add25~1_combout\,
	combout => \Mux49~10_combout\);

-- Location: LCCOMB_X26_Y13_N10
\Mux49~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux49~13_combout\ = (\Mux49~10_combout\ & ((\Mux46~112_combout\) # ((!\Add25~1_combout\)))) # (!\Mux49~10_combout\ & (((\Mux46~118_combout\ & \Add25~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~112_combout\,
	datab => \Mux46~118_combout\,
	datac => \Mux49~10_combout\,
	datad => \Add25~1_combout\,
	combout => \Mux49~13_combout\);

-- Location: LCCOMB_X19_Y12_N10
\Mux46~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~205_combout\ = (\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(59)))) # (!\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(58)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datac => \e_vram|altsyncram_component|auto_generated|q_a\(58),
	datad => \e_vram|altsyncram_component|auto_generated|q_a\(59),
	combout => \Mux46~205_combout\);

-- Location: LCCOMB_X26_Y12_N6
\Mux46~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~206_combout\ = (!\Mux46~107_combout\ & ((\Mux46~201_combout\ & (\temp_line~1_combout\)) # (!\Mux46~201_combout\ & ((\Mux46~205_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~1_combout\,
	datab => \Mux46~107_combout\,
	datac => \Mux46~205_combout\,
	datad => \Mux46~201_combout\,
	combout => \Mux46~206_combout\);

-- Location: LCCOMB_X26_Y12_N4
\Mux46~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~207_combout\ = (!\Mux46~176_combout\ & ((\Mux46~206_combout\) # ((\temp_line~0_combout\ & \Mux46~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~206_combout\,
	datab => \Mux46~176_combout\,
	datac => \temp_line~0_combout\,
	datad => \Mux46~107_combout\,
	combout => \Mux46~207_combout\);

-- Location: LCCOMB_X28_Y8_N12
\Mux46~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~214_combout\ = (\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(43)))) # (!\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(42)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(42),
	datac => \e_vram|altsyncram_component|auto_generated|q_a\(43),
	combout => \Mux46~214_combout\);

-- Location: LCCOMB_X28_Y10_N0
\Mux46~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~215_combout\ = (\Mux46~187_combout\ & ((\e_ram|altsyncram_component|auto_generated|q_a\(7) $ (\Mux45~41_combout\)))) # (!\Mux46~187_combout\ & (\Mux46~214_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~214_combout\,
	datab => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datac => \Mux46~187_combout\,
	datad => \Mux45~41_combout\,
	combout => \Mux46~215_combout\);

-- Location: LCCOMB_X26_Y12_N26
\Mux46~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~216_combout\ = (!\Mux46~157_combout\ & ((\Mux46~99_combout\ & ((\temp_line~0_combout\))) # (!\Mux46~99_combout\ & (\Mux46~215_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~215_combout\,
	datab => \temp_line~0_combout\,
	datac => \Mux46~157_combout\,
	datad => \Mux46~99_combout\,
	combout => \Mux46~216_combout\);

-- Location: LCCOMB_X26_Y12_N28
\Mux49~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux49~11_combout\ = (\Mux49~10_combout\ & (\temp_line~127_combout\)) # (!\Mux49~10_combout\ & ((\Mux46~216_combout\) # ((\temp_line~127_combout\ & \Mux46~157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~127_combout\,
	datab => \Mux46~157_combout\,
	datac => \Mux46~216_combout\,
	datad => \Mux49~10_combout\,
	combout => \Mux49~11_combout\);

-- Location: LCCOMB_X26_Y12_N10
\Mux49~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux49~12_combout\ = (\Mux49~10_combout\ & ((\Mux46~207_combout\) # ((\Mux46~176_combout\ & \Mux49~11_combout\)))) # (!\Mux49~10_combout\ & (((\Mux49~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~207_combout\,
	datab => \Mux46~176_combout\,
	datac => \Mux49~10_combout\,
	datad => \Mux49~11_combout\,
	combout => \Mux49~12_combout\);

-- Location: LCCOMB_X25_Y13_N6
\Mux49~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux49~14_combout\ = (\Add25~1_combout\ & ((\Mux49~13_combout\ & (\temp_line~181_combout\)) # (!\Mux49~13_combout\ & ((\Mux49~12_combout\))))) # (!\Add25~1_combout\ & (((\Mux49~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~181_combout\,
	datab => \Add25~1_combout\,
	datac => \Mux49~13_combout\,
	datad => \Mux49~12_combout\,
	combout => \Mux49~14_combout\);

-- Location: LCCOMB_X25_Y13_N8
\Mux49~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux49~15_combout\ = (\Mux49~6_combout\ & (((\Mux49~14_combout\) # (!\Mux35~9_combout\)))) # (!\Mux49~6_combout\ & (\Mux49~1_combout\ & (\Mux35~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux49~1_combout\,
	datab => \Mux49~6_combout\,
	datac => \Mux35~9_combout\,
	datad => \Mux49~14_combout\,
	combout => \Mux49~15_combout\);

-- Location: LCCOMB_X25_Y13_N30
\temp_line~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~182_combout\ = \e_ram|altsyncram_component|auto_generated|q_a\(3) $ (((\Add25~2_combout\ & (\Mux49~15_combout\)) # (!\Add25~2_combout\ & ((\Mux49~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_ram|altsyncram_component|auto_generated|q_a\(3),
	datab => \Add25~2_combout\,
	datac => \Mux49~15_combout\,
	datad => \Mux49~25_combout\,
	combout => \temp_line~182_combout\);

-- Location: LCCOMB_X19_Y13_N14
\Decoder5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder5~3_combout\ = (!\Mux35~9_combout\ & (\Decoder5~2_combout\ & !\Mux36~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux35~9_combout\,
	datac => \Decoder5~2_combout\,
	datad => \Mux36~9_combout\,
	combout => \Decoder5~3_combout\);

-- Location: LCCOMB_X24_Y13_N18
\vram_a_data[4]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[4]~38_combout\ = (\Decoder5~3_combout\ & (\temp_line~182_combout\)) # (!\Decoder5~3_combout\ & ((\temp_line~185_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~182_combout\,
	datab => \temp_line~185_combout\,
	datad => \Decoder5~3_combout\,
	combout => \vram_a_data[4]~38_combout\);

-- Location: LCCOMB_X25_Y15_N14
\Selector398~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector398~0_combout\ = (vram_a_data(4) & !\currentState.TState_Cls~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => vram_a_data(4),
	datac => \currentState.TState_Cls~q\,
	combout => \Selector398~0_combout\);

-- Location: FF_X24_Y13_N19
\vram_a_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[4]~38_combout\,
	asdata => \Selector398~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(4));

-- Location: LCCOMB_X25_Y7_N28
\temp_line~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~115_combout\ = (!\Decoder1~156_combout\ & ((\Decoder1~178_combout\ & ((\temp_line~1_combout\))) # (!\Decoder1~178_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(2),
	datab => \Decoder1~178_combout\,
	datac => \Decoder1~156_combout\,
	datad => \temp_line~1_combout\,
	combout => \temp_line~115_combout\);

-- Location: LCCOMB_X25_Y7_N22
\temp_line~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~116_combout\ = (\temp_line~115_combout\) # ((\Decoder1~156_combout\ & \temp_line~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \temp_line~115_combout\,
	datac => \Decoder1~156_combout\,
	datad => \temp_line~0_combout\,
	combout => \temp_line~116_combout\);

-- Location: LCCOMB_X25_Y7_N24
\vram_a_data[2]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[2]~41_combout\ = (\Decoder1~135_combout\ & ((\temp_line~127_combout\))) # (!\Decoder1~135_combout\ & (\temp_line~116_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~116_combout\,
	datab => \Decoder1~135_combout\,
	datad => \temp_line~127_combout\,
	combout => \vram_a_data[2]~41_combout\);

-- Location: LCCOMB_X28_Y7_N12
\Selector400~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector400~0_combout\ = (!\currentState.TState_Cls~q\ & vram_a_data(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \currentState.TState_Cls~q\,
	datad => vram_a_data(2),
	combout => \Selector400~0_combout\);

-- Location: FF_X25_Y7_N25
\vram_a_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[2]~41_combout\,
	asdata => \Selector400~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(2));

-- Location: LCCOMB_X24_Y9_N2
\temp_line~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~62_combout\ = (\Decoder1~156_combout\ & ((\e_ram|altsyncram_component|auto_generated|q_a\(7) $ (\Mux45~41_combout\)))) # (!\Decoder1~156_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(1),
	datab => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datac => \Decoder1~156_combout\,
	datad => \Mux45~41_combout\,
	combout => \temp_line~62_combout\);

-- Location: LCCOMB_X24_Y9_N20
\vram_a_data[1]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[1]~40_combout\ = (\Decoder1~135_combout\ & ((\temp_line~0_combout\))) # (!\Decoder1~135_combout\ & (\temp_line~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~135_combout\,
	datab => \temp_line~62_combout\,
	datad => \temp_line~0_combout\,
	combout => \vram_a_data[1]~40_combout\);

-- Location: LCCOMB_X30_Y9_N4
\Selector401~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector401~0_combout\ = (vram_a_data(1) & !\currentState.TState_Cls~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => vram_a_data(1),
	datac => \currentState.TState_Cls~q\,
	combout => \Selector401~0_combout\);

-- Location: FF_X24_Y9_N21
\vram_a_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[1]~40_combout\,
	asdata => \Selector401~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(1));

-- Location: LCCOMB_X24_Y9_N26
\vram_a_data[0]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[0]~42_combout\ = (\Decoder1~135_combout\ & ((\temp_line~1_combout\))) # (!\Decoder1~135_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(0),
	datab => \temp_line~1_combout\,
	datad => \Decoder1~135_combout\,
	combout => \vram_a_data[0]~42_combout\);

-- Location: LCCOMB_X29_Y8_N8
\Mux48~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~3_combout\ = (\Mux35~9_combout\) # (!\Mux34~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux35~9_combout\,
	datad => \Mux34~9_combout\,
	combout => \Mux48~3_combout\);

-- Location: LCCOMB_X26_Y10_N30
\Mux48~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~24_combout\ = (\Mux48~2_combout\ & ((\vram_a_data[0]~42_combout\) # ((\Mux48~3_combout\)))) # (!\Mux48~2_combout\ & (((!\Mux48~3_combout\ & \temp_line~154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux48~2_combout\,
	datab => \vram_a_data[0]~42_combout\,
	datac => \Mux48~3_combout\,
	datad => \temp_line~154_combout\,
	combout => \Mux48~24_combout\);

-- Location: LCCOMB_X24_Y8_N6
\Mux48~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~22_combout\ = (\Mux36~9_combout\ & ((\Mux35~9_combout\) # ((\temp_line~151_combout\)))) # (!\Mux36~9_combout\ & (!\Mux35~9_combout\ & (\temp_line~152_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datab => \Mux35~9_combout\,
	datac => \temp_line~152_combout\,
	datad => \temp_line~151_combout\,
	combout => \Mux48~22_combout\);

-- Location: LCCOMB_X24_Y8_N18
\Mux48~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~23_combout\ = (\Mux35~9_combout\ & ((\Mux48~22_combout\ & ((\temp_line~153_combout\))) # (!\Mux48~22_combout\ & (\temp_line~150_combout\)))) # (!\Mux35~9_combout\ & (((\Mux48~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux35~9_combout\,
	datab => \temp_line~150_combout\,
	datac => \temp_line~153_combout\,
	datad => \Mux48~22_combout\,
	combout => \Mux48~23_combout\);

-- Location: LCCOMB_X25_Y9_N16
\Mux48~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~25_combout\ = (\Mux48~24_combout\ & (((\Mux46~133_combout\)) # (!\Mux48~3_combout\))) # (!\Mux48~24_combout\ & (\Mux48~3_combout\ & (\Mux48~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux48~24_combout\,
	datab => \Mux48~3_combout\,
	datac => \Mux48~23_combout\,
	datad => \Mux46~133_combout\,
	combout => \Mux48~25_combout\);

-- Location: LCCOMB_X25_Y10_N6
\Mux48~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~0_combout\ = (\Mux32~9_combout\ & ((\Mux34~9_combout\) # (\Mux33~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux32~9_combout\,
	datac => \Mux34~9_combout\,
	datad => \Mux33~9_combout\,
	combout => \Mux48~0_combout\);

-- Location: LCCOMB_X24_Y7_N30
\Mux48~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~17_combout\ = (\Mux35~9_combout\ & (\Mux36~9_combout\)) # (!\Mux35~9_combout\ & ((\Mux36~9_combout\ & (\temp_line~143_combout\)) # (!\Mux36~9_combout\ & ((\temp_line~144_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux35~9_combout\,
	datab => \Mux36~9_combout\,
	datac => \temp_line~143_combout\,
	datad => \temp_line~144_combout\,
	combout => \Mux48~17_combout\);

-- Location: LCCOMB_X24_Y7_N2
\Mux48~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~18_combout\ = (\Mux35~9_combout\ & ((\Mux48~17_combout\ & ((\temp_line~145_combout\))) # (!\Mux48~17_combout\ & (\temp_line~142_combout\)))) # (!\Mux35~9_combout\ & (((\Mux48~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux35~9_combout\,
	datab => \temp_line~142_combout\,
	datac => \Mux48~17_combout\,
	datad => \temp_line~145_combout\,
	combout => \Mux48~18_combout\);

-- Location: LCCOMB_X26_Y7_N12
\temp_line~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~44_combout\ = (\Decoder1~154_combout\ & (\e_ram|altsyncram_component|auto_generated|q_a\(7) $ (((\Mux45~41_combout\))))) # (!\Decoder1~154_combout\ & (((\e_vram|altsyncram_component|auto_generated|q_a\(51)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(51),
	datac => \Decoder1~154_combout\,
	datad => \Mux45~41_combout\,
	combout => \temp_line~44_combout\);

-- Location: LCCOMB_X26_Y7_N10
\temp_line~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~45_combout\ = (\Decoder1~155_combout\ & ((\temp_line~0_combout\))) # (!\Decoder1~155_combout\ & (\temp_line~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~155_combout\,
	datac => \temp_line~44_combout\,
	datad => \temp_line~0_combout\,
	combout => \temp_line~45_combout\);

-- Location: LCCOMB_X26_Y7_N20
\temp_line~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~148_combout\ = (\Decoder1~152_combout\ & ((\temp_line~127_combout\))) # (!\Decoder1~152_combout\ & (\temp_line~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~45_combout\,
	datac => \temp_line~127_combout\,
	datad => \Decoder1~152_combout\,
	combout => \temp_line~148_combout\);

-- Location: LCCOMB_X26_Y7_N30
\Mux48~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~19_combout\ = (\Mux36~9_combout\ & ((\Mux35~9_combout\) # ((\temp_line~147_combout\)))) # (!\Mux36~9_combout\ & (!\Mux35~9_combout\ & ((\temp_line~148_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datab => \Mux35~9_combout\,
	datac => \temp_line~147_combout\,
	datad => \temp_line~148_combout\,
	combout => \Mux48~19_combout\);

-- Location: LCCOMB_X26_Y7_N6
\Mux48~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~20_combout\ = (\Mux35~9_combout\ & ((\Mux48~19_combout\ & (\temp_line~149_combout\)) # (!\Mux48~19_combout\ & ((\temp_line~146_combout\))))) # (!\Mux35~9_combout\ & (((\Mux48~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux35~9_combout\,
	datab => \temp_line~149_combout\,
	datac => \Mux48~19_combout\,
	datad => \temp_line~146_combout\,
	combout => \Mux48~20_combout\);

-- Location: LCCOMB_X25_Y9_N26
\Mux48~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~21_combout\ = (\Mux48~1_combout\ & (\Mux48~0_combout\)) # (!\Mux48~1_combout\ & ((\Mux48~0_combout\ & (\Mux48~18_combout\)) # (!\Mux48~0_combout\ & ((\Mux48~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux48~1_combout\,
	datab => \Mux48~0_combout\,
	datac => \Mux48~18_combout\,
	datad => \Mux48~20_combout\,
	combout => \Mux48~21_combout\);

-- Location: LCCOMB_X26_Y8_N30
\Mux48~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~14_combout\ = (\Mux33~9_combout\ & (((\Mux34~9_combout\) # (\temp_line~139_combout\)))) # (!\Mux33~9_combout\ & (\temp_line~140_combout\ & (!\Mux34~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \temp_line~140_combout\,
	datac => \Mux34~9_combout\,
	datad => \temp_line~139_combout\,
	combout => \Mux48~14_combout\);

-- Location: LCCOMB_X26_Y8_N12
\Mux48~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~15_combout\ = (\Mux34~9_combout\ & ((\Mux48~14_combout\ & ((\temp_line~141_combout\))) # (!\Mux48~14_combout\ & (\temp_line~138_combout\)))) # (!\Mux34~9_combout\ & (((\Mux48~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datab => \temp_line~138_combout\,
	datac => \Mux48~14_combout\,
	datad => \temp_line~141_combout\,
	combout => \Mux48~15_combout\);

-- Location: LCCOMB_X23_Y8_N26
\Mux48~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~4_combout\ = (\Mux33~9_combout\ & ((\Mux34~9_combout\) # ((\temp_line~129_combout\)))) # (!\Mux33~9_combout\ & (!\Mux34~9_combout\ & ((\temp_line~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux34~9_combout\,
	datac => \temp_line~129_combout\,
	datad => \temp_line~130_combout\,
	combout => \Mux48~4_combout\);

-- Location: LCCOMB_X23_Y8_N18
\Mux48~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~5_combout\ = (\Mux34~9_combout\ & ((\Mux48~4_combout\ & ((\temp_line~131_combout\))) # (!\Mux48~4_combout\ & (\temp_line~128_combout\)))) # (!\Mux34~9_combout\ & (((\Mux48~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datab => \temp_line~128_combout\,
	datac => \Mux48~4_combout\,
	datad => \temp_line~131_combout\,
	combout => \Mux48~5_combout\);

-- Location: LCCOMB_X22_Y8_N18
\Mux48~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~6_combout\ = (\Mux34~9_combout\ & (((\temp_line~11_combout\)))) # (!\Mux34~9_combout\ & ((\temp_line~15_combout\) # ((\Decoder1~147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~15_combout\,
	datab => \Mux34~9_combout\,
	datac => \temp_line~11_combout\,
	datad => \Decoder1~147_combout\,
	combout => \Mux48~6_combout\);

-- Location: LCCOMB_X22_Y8_N16
\Mux48~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~7_combout\ = (\Mux33~9_combout\ & (((\Mux34~9_combout\)))) # (!\Mux33~9_combout\ & ((\Mux48~6_combout\) # ((\Decoder1~146_combout\ & \Mux34~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~146_combout\,
	datab => \Mux34~9_combout\,
	datac => \Mux48~6_combout\,
	datad => \Mux33~9_combout\,
	combout => \Mux48~7_combout\);

-- Location: LCCOMB_X25_Y10_N22
\Mux48~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~8_combout\ = (\Mux34~9_combout\ & ((!\Decoder1~146_combout\))) # (!\Mux34~9_combout\ & (!\Decoder1~147_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~147_combout\,
	datac => \Mux34~9_combout\,
	datad => \Decoder1~146_combout\,
	combout => \Mux48~8_combout\);

-- Location: LCCOMB_X22_Y8_N26
\Mux48~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~9_combout\ = (\Mux48~7_combout\ & ((\Mux33~9_combout\) # ((\Mux48~8_combout\) # (\temp_line~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux48~7_combout\,
	datac => \Mux48~8_combout\,
	datad => \temp_line~127_combout\,
	combout => \Mux48~9_combout\);

-- Location: LCCOMB_X22_Y8_N10
\Mux48~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~10_combout\ = (\Mux33~9_combout\ & ((\Mux48~9_combout\ & ((\temp_line~133_combout\))) # (!\Mux48~9_combout\ & (\temp_line~132_combout\)))) # (!\Mux33~9_combout\ & (((\Mux48~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \temp_line~132_combout\,
	datac => \Mux48~9_combout\,
	datad => \temp_line~133_combout\,
	combout => \Mux48~10_combout\);

-- Location: LCCOMB_X24_Y10_N12
\Mux48~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~11_combout\ = (\Mux33~9_combout\ & (\Mux34~9_combout\)) # (!\Mux33~9_combout\ & ((\Mux34~9_combout\ & (\temp_line~135_combout\)) # (!\Mux34~9_combout\ & ((\temp_line~136_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux34~9_combout\,
	datac => \temp_line~135_combout\,
	datad => \temp_line~136_combout\,
	combout => \Mux48~11_combout\);

-- Location: LCCOMB_X25_Y9_N24
\Mux48~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~12_combout\ = (\Mux33~9_combout\ & ((\Mux48~11_combout\ & ((\temp_line~137_combout\))) # (!\Mux48~11_combout\ & (\temp_line~134_combout\)))) # (!\Mux33~9_combout\ & (((\Mux48~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \temp_line~134_combout\,
	datac => \temp_line~137_combout\,
	datad => \Mux48~11_combout\,
	combout => \Mux48~12_combout\);

-- Location: LCCOMB_X25_Y9_N2
\Mux48~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~13_combout\ = (\Mux35~9_combout\ & (\Mux36~9_combout\)) # (!\Mux35~9_combout\ & ((\Mux36~9_combout\ & (\Mux48~10_combout\)) # (!\Mux36~9_combout\ & ((\Mux48~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux35~9_combout\,
	datab => \Mux36~9_combout\,
	datac => \Mux48~10_combout\,
	datad => \Mux48~12_combout\,
	combout => \Mux48~13_combout\);

-- Location: LCCOMB_X25_Y9_N28
\Mux48~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~16_combout\ = (\Mux35~9_combout\ & ((\Mux48~13_combout\ & (\Mux48~15_combout\)) # (!\Mux48~13_combout\ & ((\Mux48~5_combout\))))) # (!\Mux35~9_combout\ & (((\Mux48~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux35~9_combout\,
	datab => \Mux48~15_combout\,
	datac => \Mux48~5_combout\,
	datad => \Mux48~13_combout\,
	combout => \Mux48~16_combout\);

-- Location: LCCOMB_X25_Y9_N30
\Mux48~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~26_combout\ = (\Mux48~1_combout\ & ((\Mux48~21_combout\ & (\Mux48~25_combout\)) # (!\Mux48~21_combout\ & ((\Mux48~16_combout\))))) # (!\Mux48~1_combout\ & (((\Mux48~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux48~1_combout\,
	datab => \Mux48~25_combout\,
	datac => \Mux48~21_combout\,
	datad => \Mux48~16_combout\,
	combout => \Mux48~26_combout\);

-- Location: LCCOMB_X24_Y5_N20
\temp_line~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~81_combout\ = (!\Decoder1~168_combout\ & ((\Decoder1~164_combout\ & ((\temp_line~1_combout\))) # (!\Decoder1~164_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~168_combout\,
	datab => \Decoder1~164_combout\,
	datac => \e_vram|altsyncram_component|auto_generated|q_a\(26),
	datad => \temp_line~1_combout\,
	combout => \temp_line~81_combout\);

-- Location: LCCOMB_X24_Y5_N26
\temp_line~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~82_combout\ = (\temp_line~81_combout\) # ((\Decoder1~168_combout\ & \temp_line~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~168_combout\,
	datab => \temp_line~81_combout\,
	datad => \temp_line~0_combout\,
	combout => \temp_line~82_combout\);

-- Location: LCCOMB_X24_Y5_N30
\temp_line~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~164_combout\ = (\Decoder1~159_combout\ & ((\temp_line~127_combout\))) # (!\Decoder1~159_combout\ & (\temp_line~82_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~82_combout\,
	datab => \Decoder1~159_combout\,
	datac => \temp_line~127_combout\,
	combout => \temp_line~164_combout\);

-- Location: LCCOMB_X24_Y5_N4
\temp_line~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~79_combout\ = (!\Decoder1~167_combout\ & ((\Decoder1~163_combout\ & ((\temp_line~1_combout\))) # (!\Decoder1~163_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(22),
	datab => \Decoder1~167_combout\,
	datac => \Decoder1~163_combout\,
	datad => \temp_line~1_combout\,
	combout => \temp_line~79_combout\);

-- Location: LCCOMB_X24_Y5_N2
\temp_line~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~80_combout\ = (\temp_line~79_combout\) # ((\Decoder1~167_combout\ & \temp_line~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~167_combout\,
	datac => \temp_line~79_combout\,
	datad => \temp_line~0_combout\,
	combout => \temp_line~80_combout\);

-- Location: LCCOMB_X24_Y5_N24
\temp_line~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~165_combout\ = (\Decoder1~161_combout\ & (\temp_line~127_combout\)) # (!\Decoder1~161_combout\ & ((\temp_line~80_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~161_combout\,
	datac => \temp_line~127_combout\,
	datad => \temp_line~80_combout\,
	combout => \temp_line~165_combout\);

-- Location: LCCOMB_X24_Y5_N14
\Mux48~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~40_combout\ = (\Mux33~9_combout\ & (\Mux34~9_combout\)) # (!\Mux33~9_combout\ & ((\Mux34~9_combout\ & (\temp_line~164_combout\)) # (!\Mux34~9_combout\ & ((\temp_line~165_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux34~9_combout\,
	datac => \temp_line~164_combout\,
	datad => \temp_line~165_combout\,
	combout => \Mux48~40_combout\);

-- Location: LCCOMB_X25_Y9_N14
\Mux48~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~41_combout\ = (\Mux33~9_combout\ & ((\Mux48~40_combout\ & (\temp_line~166_combout\)) # (!\Mux48~40_combout\ & ((\temp_line~163_combout\))))) # (!\Mux33~9_combout\ & (((\Mux48~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \temp_line~166_combout\,
	datac => \temp_line~163_combout\,
	datad => \Mux48~40_combout\,
	combout => \Mux48~41_combout\);

-- Location: LCCOMB_X23_Y6_N10
\Mux48~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~36_combout\ = (\Mux33~9_combout\ & (!\Decoder1~168_combout\)) # (!\Mux33~9_combout\ & ((!\Decoder1~183_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~168_combout\,
	datac => \Decoder1~183_combout\,
	datad => \Mux33~9_combout\,
	combout => \Mux48~36_combout\);

-- Location: LCCOMB_X24_Y6_N6
\Mux48~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~34_combout\ = (\Mux33~9_combout\ & (((\temp_line~74_combout\)))) # (!\Mux33~9_combout\ & ((\Decoder1~183_combout\) # ((\temp_line~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Decoder1~183_combout\,
	datac => \temp_line~74_combout\,
	datad => \temp_line~76_combout\,
	combout => \Mux48~34_combout\);

-- Location: LCCOMB_X24_Y6_N16
\Mux48~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~35_combout\ = (\Mux34~9_combout\ & (\Mux33~9_combout\)) # (!\Mux34~9_combout\ & ((\Mux48~34_combout\) # ((\Mux33~9_combout\ & \Decoder1~168_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Decoder1~168_combout\,
	datac => \Mux34~9_combout\,
	datad => \Mux48~34_combout\,
	combout => \Mux48~35_combout\);

-- Location: LCCOMB_X24_Y6_N22
\Mux48~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~37_combout\ = (\Mux48~35_combout\ & ((\Mux48~36_combout\) # ((\temp_line~127_combout\) # (\Mux34~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux48~36_combout\,
	datab => \Mux48~35_combout\,
	datac => \temp_line~127_combout\,
	datad => \Mux34~9_combout\,
	combout => \Mux48~37_combout\);

-- Location: LCCOMB_X24_Y6_N26
\Mux48~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~38_combout\ = (\Mux34~9_combout\ & ((\Mux48~37_combout\ & (\temp_line~162_combout\)) # (!\Mux48~37_combout\ & ((\temp_line~161_combout\))))) # (!\Mux34~9_combout\ & (((\Mux48~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datab => \temp_line~162_combout\,
	datac => \Mux48~37_combout\,
	datad => \temp_line~161_combout\,
	combout => \Mux48~38_combout\);

-- Location: LCCOMB_X25_Y6_N2
\Mux48~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~29_combout\ = (\Mux33~9_combout\ & (((\temp_line~64_combout\)))) # (!\Mux33~9_combout\ & ((\Decoder1~165_combout\) # ((\temp_line~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Decoder1~165_combout\,
	datac => \temp_line~64_combout\,
	datad => \temp_line~68_combout\,
	combout => \Mux48~29_combout\);

-- Location: LCCOMB_X25_Y6_N20
\Mux48~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~30_combout\ = (\Mux34~9_combout\ & (\Mux33~9_combout\)) # (!\Mux34~9_combout\ & ((\Mux48~29_combout\) # ((\Mux33~9_combout\ & \Decoder1~164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datab => \Mux33~9_combout\,
	datac => \Decoder1~164_combout\,
	datad => \Mux48~29_combout\,
	combout => \Mux48~30_combout\);

-- Location: LCCOMB_X23_Y6_N12
\Mux48~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~31_combout\ = (\Mux33~9_combout\ & (!\Decoder1~164_combout\)) # (!\Mux33~9_combout\ & ((!\Decoder1~165_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datac => \Decoder1~164_combout\,
	datad => \Decoder1~165_combout\,
	combout => \Mux48~31_combout\);

-- Location: LCCOMB_X25_Y6_N30
\Mux48~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~32_combout\ = (\Mux48~30_combout\ & ((\Mux34~9_combout\) # ((\Mux48~31_combout\) # (\temp_line~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datab => \Mux48~30_combout\,
	datac => \Mux48~31_combout\,
	datad => \temp_line~127_combout\,
	combout => \Mux48~32_combout\);

-- Location: LCCOMB_X25_Y6_N10
\Mux48~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~33_combout\ = (\Mux48~32_combout\ & (((\temp_line~160_combout\)) # (!\Mux34~9_combout\))) # (!\Mux48~32_combout\ & (\Mux34~9_combout\ & ((\temp_line~159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux48~32_combout\,
	datab => \Mux34~9_combout\,
	datac => \temp_line~160_combout\,
	datad => \temp_line~159_combout\,
	combout => \Mux48~33_combout\);

-- Location: LCCOMB_X25_Y9_N8
\Mux48~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~39_combout\ = (\Mux35~9_combout\ & (\Mux36~9_combout\)) # (!\Mux35~9_combout\ & ((\Mux36~9_combout\ & ((\Mux48~33_combout\))) # (!\Mux36~9_combout\ & (\Mux48~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux35~9_combout\,
	datab => \Mux36~9_combout\,
	datac => \Mux48~38_combout\,
	datad => \Mux48~33_combout\,
	combout => \Mux48~39_combout\);

-- Location: LCCOMB_X26_Y6_N14
\Mux48~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~27_combout\ = (\Mux33~9_combout\ & (\Mux34~9_combout\)) # (!\Mux33~9_combout\ & ((\Mux34~9_combout\ & ((\temp_line~156_combout\))) # (!\Mux34~9_combout\ & (\temp_line~157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux34~9_combout\,
	datac => \temp_line~157_combout\,
	datad => \temp_line~156_combout\,
	combout => \Mux48~27_combout\);

-- Location: LCCOMB_X26_Y6_N6
\Mux48~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~28_combout\ = (\Mux33~9_combout\ & ((\Mux48~27_combout\ & (\temp_line~158_combout\)) # (!\Mux48~27_combout\ & ((\temp_line~155_combout\))))) # (!\Mux33~9_combout\ & (((\Mux48~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \temp_line~158_combout\,
	datac => \Mux48~27_combout\,
	datad => \temp_line~155_combout\,
	combout => \Mux48~28_combout\);

-- Location: LCCOMB_X25_Y9_N4
\Mux48~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~42_combout\ = (\Mux35~9_combout\ & ((\Mux48~39_combout\ & (\Mux48~41_combout\)) # (!\Mux48~39_combout\ & ((\Mux48~28_combout\))))) # (!\Mux35~9_combout\ & (((\Mux48~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux35~9_combout\,
	datab => \Mux48~41_combout\,
	datac => \Mux48~39_combout\,
	datad => \Mux48~28_combout\,
	combout => \Mux48~42_combout\);

-- Location: LCCOMB_X25_Y5_N0
\Mux48~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~43_combout\ = (\Mux34~9_combout\ & ((\Mux33~9_combout\) # ((\temp_line~168_combout\)))) # (!\Mux34~9_combout\ & (!\Mux33~9_combout\ & (\temp_line~169_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datab => \Mux33~9_combout\,
	datac => \temp_line~169_combout\,
	datad => \temp_line~168_combout\,
	combout => \Mux48~43_combout\);

-- Location: LCCOMB_X25_Y5_N24
\Mux48~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~44_combout\ = (\Mux33~9_combout\ & ((\Mux48~43_combout\ & ((\temp_line~170_combout\))) # (!\Mux48~43_combout\ & (\temp_line~167_combout\)))) # (!\Mux33~9_combout\ & (((\Mux48~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \temp_line~167_combout\,
	datac => \temp_line~170_combout\,
	datad => \Mux48~43_combout\,
	combout => \Mux48~44_combout\);

-- Location: LCCOMB_X25_Y7_N6
\Mux48~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~53_combout\ = (\Mux33~9_combout\ & (\Mux34~9_combout\)) # (!\Mux33~9_combout\ & ((\Mux34~9_combout\ & (\temp_line~178_combout\)) # (!\Mux34~9_combout\ & ((\temp_line~179_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux34~9_combout\,
	datac => \temp_line~178_combout\,
	datad => \temp_line~179_combout\,
	combout => \Mux48~53_combout\);

-- Location: LCCOMB_X25_Y7_N30
\Mux48~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~54_combout\ = (\Mux33~9_combout\ & ((\Mux48~53_combout\ & ((\temp_line~180_combout\))) # (!\Mux48~53_combout\ & (\temp_line~177_combout\)))) # (!\Mux33~9_combout\ & (((\Mux48~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \temp_line~177_combout\,
	datac => \temp_line~180_combout\,
	datad => \Mux48~53_combout\,
	combout => \Mux48~54_combout\);

-- Location: LCCOMB_X21_Y8_N2
\Mux48~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~45_combout\ = (\Mux33~9_combout\ & (\temp_line~98_combout\)) # (!\Mux33~9_combout\ & (((\Decoder1~178_combout\) # (\temp_line~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~98_combout\,
	datab => \Decoder1~178_combout\,
	datac => \temp_line~100_combout\,
	datad => \Mux33~9_combout\,
	combout => \Mux48~45_combout\);

-- Location: LCCOMB_X21_Y8_N24
\Mux48~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~46_combout\ = (\Mux34~9_combout\ & (\Mux33~9_combout\)) # (!\Mux34~9_combout\ & ((\Mux48~45_combout\) # ((\Mux33~9_combout\ & \Decoder1~177_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux34~9_combout\,
	datac => \Decoder1~177_combout\,
	datad => \Mux48~45_combout\,
	combout => \Mux48~46_combout\);

-- Location: LCCOMB_X23_Y5_N30
\Mux48~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~47_combout\ = (\Mux33~9_combout\ & (!\Decoder1~177_combout\)) # (!\Mux33~9_combout\ & ((!\Decoder1~178_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datac => \Decoder1~177_combout\,
	datad => \Decoder1~178_combout\,
	combout => \Mux48~47_combout\);

-- Location: LCCOMB_X21_Y8_N18
\Mux48~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~48_combout\ = (\Mux48~46_combout\ & ((\Mux34~9_combout\) # ((\temp_line~127_combout\) # (\Mux48~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datab => \Mux48~46_combout\,
	datac => \temp_line~127_combout\,
	datad => \Mux48~47_combout\,
	combout => \Mux48~48_combout\);

-- Location: LCCOMB_X21_Y8_N6
\Mux48~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~49_combout\ = (\Mux34~9_combout\ & ((\Mux48~48_combout\ & (\temp_line~172_combout\)) # (!\Mux48~48_combout\ & ((\temp_line~171_combout\))))) # (!\Mux34~9_combout\ & (((\Mux48~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datab => \temp_line~172_combout\,
	datac => \temp_line~171_combout\,
	datad => \Mux48~48_combout\,
	combout => \Mux48~49_combout\);

-- Location: LCCOMB_X25_Y9_N0
\Mux48~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~50_combout\ = (\Mux33~9_combout\ & ((\Mux34~9_combout\) # ((\temp_line~174_combout\)))) # (!\Mux33~9_combout\ & (!\Mux34~9_combout\ & ((\temp_line~175_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux34~9_combout\,
	datac => \temp_line~174_combout\,
	datad => \temp_line~175_combout\,
	combout => \Mux48~50_combout\);

-- Location: LCCOMB_X25_Y9_N18
\Mux48~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~51_combout\ = (\Mux34~9_combout\ & ((\Mux48~50_combout\ & ((\temp_line~176_combout\))) # (!\Mux48~50_combout\ & (\temp_line~173_combout\)))) # (!\Mux34~9_combout\ & (((\Mux48~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~173_combout\,
	datab => \Mux34~9_combout\,
	datac => \temp_line~176_combout\,
	datad => \Mux48~50_combout\,
	combout => \Mux48~51_combout\);

-- Location: LCCOMB_X25_Y9_N12
\Mux48~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~52_combout\ = (\Mux35~9_combout\ & (\Mux36~9_combout\)) # (!\Mux35~9_combout\ & ((\Mux36~9_combout\ & (\Mux48~49_combout\)) # (!\Mux36~9_combout\ & ((\Mux48~51_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux35~9_combout\,
	datab => \Mux36~9_combout\,
	datac => \Mux48~49_combout\,
	datad => \Mux48~51_combout\,
	combout => \Mux48~52_combout\);

-- Location: LCCOMB_X25_Y9_N6
\Mux48~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~55_combout\ = (\Mux35~9_combout\ & ((\Mux48~52_combout\ & ((\Mux48~54_combout\))) # (!\Mux48~52_combout\ & (\Mux48~44_combout\)))) # (!\Mux35~9_combout\ & (((\Mux48~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux35~9_combout\,
	datab => \Mux48~44_combout\,
	datac => \Mux48~54_combout\,
	datad => \Mux48~52_combout\,
	combout => \Mux48~55_combout\);

-- Location: LCCOMB_X25_Y9_N20
\Mux48~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~56_combout\ = (!\Mux31~9_combout\ & ((\Mux32~9_combout\ & (\Mux48~42_combout\)) # (!\Mux32~9_combout\ & ((\Mux48~55_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~9_combout\,
	datab => \Mux32~9_combout\,
	datac => \Mux48~42_combout\,
	datad => \Mux48~55_combout\,
	combout => \Mux48~56_combout\);

-- Location: LCCOMB_X25_Y9_N10
\temp_line~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~181_combout\ = \e_ram|altsyncram_component|auto_generated|q_a\(4) $ (((\Mux48~56_combout\) # ((\Mux31~9_combout\ & \Mux48~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~9_combout\,
	datab => \e_ram|altsyncram_component|auto_generated|q_a\(4),
	datac => \Mux48~26_combout\,
	datad => \Mux48~56_combout\,
	combout => \temp_line~181_combout\);

-- Location: LCCOMB_X23_Y15_N8
\temp_line~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~260_combout\ = (\Decoder1~130_combout\ & (\temp_line~181_combout\)) # (!\Decoder1~130_combout\ & ((\temp_line~148_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~181_combout\,
	datac => \temp_line~148_combout\,
	datad => \Decoder1~130_combout\,
	combout => \temp_line~260_combout\);

-- Location: LCCOMB_X23_Y15_N10
\temp_line~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~261_combout\ = (\Decoder5~13_combout\ & ((\Decoder5~1_combout\ & ((\temp_line~182_combout\))) # (!\Decoder5~1_combout\ & (\temp_line~260_combout\)))) # (!\Decoder5~13_combout\ & (\temp_line~260_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder5~13_combout\,
	datab => \temp_line~260_combout\,
	datac => \Decoder5~1_combout\,
	datad => \temp_line~182_combout\,
	combout => \temp_line~261_combout\);

-- Location: LCCOMB_X23_Y15_N12
\temp_line~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~262_combout\ = (\Decoder1~148_combout\ & (\temp_line~186_combout\)) # (!\Decoder1~148_combout\ & ((\temp_line~261_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~148_combout\,
	datac => \temp_line~186_combout\,
	datad => \temp_line~261_combout\,
	combout => \temp_line~262_combout\);

-- Location: LCCOMB_X23_Y14_N22
\temp_line~402\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~402_combout\ = (\Decoder1~150_combout\ & ((\temp_line~369_combout\))) # (!\Decoder1~150_combout\ & (\temp_line~262_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~150_combout\,
	datac => \temp_line~262_combout\,
	datad => \temp_line~369_combout\,
	combout => \temp_line~402_combout\);

-- Location: LCCOMB_X22_Y15_N10
\vram_a_data[51]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[51]~62_combout\ = (\Decoder1~141_combout\ & ((\temp_line~427_combout\))) # (!\Decoder1~141_combout\ & (\temp_line~402_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~402_combout\,
	datab => \Decoder1~141_combout\,
	datad => \temp_line~427_combout\,
	combout => \vram_a_data[51]~62_combout\);

-- Location: LCCOMB_X21_Y15_N16
\Selector351~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector351~0_combout\ = (!\currentState.TState_Cls~q\ & vram_a_data(51))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \currentState.TState_Cls~q\,
	datac => vram_a_data(51),
	combout => \Selector351~0_combout\);

-- Location: FF_X22_Y15_N11
\vram_a_data[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[51]~62_combout\,
	asdata => \Selector351~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(51));

-- Location: LCCOMB_X26_Y7_N4
\temp_line~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~46_combout\ = (!\Decoder1~152_combout\ & ((\Decoder1~155_combout\ & ((\temp_line~1_combout\))) # (!\Decoder1~155_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(50)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~155_combout\,
	datab => \Decoder1~152_combout\,
	datac => \e_vram|altsyncram_component|auto_generated|q_a\(50),
	datad => \temp_line~1_combout\,
	combout => \temp_line~46_combout\);

-- Location: LCCOMB_X26_Y7_N26
\temp_line~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~47_combout\ = (\temp_line~46_combout\) # ((\Decoder1~152_combout\ & \temp_line~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~152_combout\,
	datac => \temp_line~46_combout\,
	datad => \temp_line~0_combout\,
	combout => \temp_line~47_combout\);

-- Location: LCCOMB_X25_Y8_N22
\temp_line~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~141_combout\ = (\Decoder1~130_combout\ & ((\temp_line~127_combout\))) # (!\Decoder1~130_combout\ & (\temp_line~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~47_combout\,
	datac => \Decoder1~130_combout\,
	datad => \temp_line~127_combout\,
	combout => \temp_line~141_combout\);

-- Location: LCCOMB_X21_Y14_N6
\temp_line~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~272_combout\ = (\Decoder1~134_combout\ & ((\temp_line~181_combout\))) # (!\Decoder1~134_combout\ & (\temp_line~141_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~134_combout\,
	datac => \temp_line~141_combout\,
	datad => \temp_line~181_combout\,
	combout => \temp_line~272_combout\);

-- Location: LCCOMB_X22_Y14_N30
\temp_line~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~273_combout\ = (\Decoder5~13_combout\ & ((\Decoder5~10_combout\ & ((\temp_line~182_combout\))) # (!\Decoder5~10_combout\ & (\temp_line~272_combout\)))) # (!\Decoder5~13_combout\ & (((\temp_line~272_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder5~13_combout\,
	datab => \Decoder5~10_combout\,
	datac => \temp_line~272_combout\,
	datad => \temp_line~182_combout\,
	combout => \temp_line~273_combout\);

-- Location: LCCOMB_X22_Y14_N4
\temp_line~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~274_combout\ = (\Decoder1~150_combout\ & ((\temp_line~186_combout\))) # (!\Decoder1~150_combout\ & (\temp_line~273_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~150_combout\,
	datac => \temp_line~273_combout\,
	datad => \temp_line~186_combout\,
	combout => \temp_line~274_combout\);

-- Location: LCCOMB_X22_Y14_N14
\temp_line~404\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~404_combout\ = (\Decoder1~141_combout\ & ((\temp_line~369_combout\))) # (!\Decoder1~141_combout\ & (\temp_line~274_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~141_combout\,
	datac => \temp_line~274_combout\,
	datad => \temp_line~369_combout\,
	combout => \temp_line~404_combout\);

-- Location: LCCOMB_X21_Y14_N18
\vram_a_data[50]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[50]~54_combout\ = (\Decoder1~142_combout\ & ((\temp_line~427_combout\))) # (!\Decoder1~142_combout\ & (\temp_line~404_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~404_combout\,
	datab => \Decoder1~142_combout\,
	datad => \temp_line~427_combout\,
	combout => \vram_a_data[50]~54_combout\);

-- Location: LCCOMB_X21_Y14_N4
\Selector352~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector352~0_combout\ = (!\currentState.TState_Cls~q\ & vram_a_data(50))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \currentState.TState_Cls~q\,
	datad => vram_a_data(50),
	combout => \Selector352~0_combout\);

-- Location: FF_X21_Y14_N19
\vram_a_data[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[50]~54_combout\,
	asdata => \Selector352~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(50));

-- Location: LCCOMB_X22_Y8_N6
\temp_line~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~16_combout\ = (!\Decoder1~134_combout\ & ((\Decoder1~130_combout\ & ((\temp_line~1_combout\))) # (!\Decoder1~130_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(48)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(48),
	datab => \Decoder1~130_combout\,
	datac => \temp_line~1_combout\,
	datad => \Decoder1~134_combout\,
	combout => \temp_line~16_combout\);

-- Location: LCCOMB_X22_Y8_N8
\temp_line~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~17_combout\ = (\temp_line~16_combout\) # ((\Decoder1~134_combout\ & \temp_line~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~16_combout\,
	datac => \Decoder1~134_combout\,
	datad => \temp_line~0_combout\,
	combout => \temp_line~17_combout\);

-- Location: LCCOMB_X22_Y8_N28
\temp_line~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~133_combout\ = (\Decoder1~148_combout\ & ((\temp_line~127_combout\))) # (!\Decoder1~148_combout\ & (\temp_line~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~148_combout\,
	datac => \temp_line~17_combout\,
	datad => \temp_line~127_combout\,
	combout => \temp_line~133_combout\);

-- Location: LCCOMB_X26_Y14_N30
\temp_line~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~241_combout\ = (\Decoder1~150_combout\ & ((\temp_line~181_combout\))) # (!\Decoder1~150_combout\ & (\temp_line~133_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~150_combout\,
	datab => \temp_line~133_combout\,
	datac => \temp_line~181_combout\,
	combout => \temp_line~241_combout\);

-- Location: LCCOMB_X25_Y14_N24
\temp_line~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~242_combout\ = (\Decoder5~4_combout\ & ((\Decoder5~13_combout\ & ((\temp_line~182_combout\))) # (!\Decoder5~13_combout\ & (\temp_line~241_combout\)))) # (!\Decoder5~4_combout\ & (((\temp_line~241_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder5~4_combout\,
	datab => \Decoder5~13_combout\,
	datac => \temp_line~241_combout\,
	datad => \temp_line~182_combout\,
	combout => \temp_line~242_combout\);

-- Location: LCCOMB_X25_Y14_N2
\temp_line~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~243_combout\ = (\Decoder1~142_combout\ & (\temp_line~186_combout\)) # (!\Decoder1~142_combout\ & ((\temp_line~242_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~142_combout\,
	datac => \temp_line~186_combout\,
	datad => \temp_line~242_combout\,
	combout => \temp_line~243_combout\);

-- Location: LCCOMB_X23_Y14_N14
\temp_line~395\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~395_combout\ = (\Decoder1~145_combout\ & ((\temp_line~369_combout\))) # (!\Decoder1~145_combout\ & (\temp_line~243_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~145_combout\,
	datac => \temp_line~243_combout\,
	datad => \temp_line~369_combout\,
	combout => \temp_line~395_combout\);

-- Location: LCCOMB_X23_Y10_N26
\vram_a_data[48]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[48]~58_combout\ = (\Decoder1~151_combout\ & ((\temp_line~427_combout\))) # (!\Decoder1~151_combout\ & (\temp_line~395_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~151_combout\,
	datab => \temp_line~395_combout\,
	datad => \temp_line~427_combout\,
	combout => \vram_a_data[48]~58_combout\);

-- Location: LCCOMB_X23_Y10_N8
\Selector354~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector354~0_combout\ = (vram_a_data(48) & !\currentState.TState_Cls~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => vram_a_data(48),
	datad => \currentState.TState_Cls~q\,
	combout => \Selector354~0_combout\);

-- Location: FF_X23_Y10_N27
\vram_a_data[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[48]~58_combout\,
	asdata => \Selector354~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(48));

-- Location: LCCOMB_X22_Y7_N20
\Mux46~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~76_combout\ = (\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(60))) # (!\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(59))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(60),
	datac => \Mux36~9_combout\,
	datad => \e_vram|altsyncram_component|auto_generated|q_a\(59),
	combout => \Mux46~76_combout\);

-- Location: LCCOMB_X22_Y7_N16
\Mux46~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~78_combout\ = (\Mux46~77_combout\ & (\e_ram|altsyncram_component|auto_generated|q_a\(7) $ (((\Mux45~41_combout\))))) # (!\Mux46~77_combout\ & (((\Mux46~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datab => \Mux46~77_combout\,
	datac => \Mux46~76_combout\,
	datad => \Mux45~41_combout\,
	combout => \Mux46~78_combout\);

-- Location: LCCOMB_X21_Y9_N16
\Mux46~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~66_combout\ = (\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(52))) # (!\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(51))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(52),
	datac => \e_vram|altsyncram_component|auto_generated|q_a\(51),
	datad => \Mux36~9_combout\,
	combout => \Mux46~66_combout\);

-- Location: LCCOMB_X21_Y9_N0
\Mux46~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~68_combout\ = (\Mux46~67_combout\ & (\e_ram|altsyncram_component|auto_generated|q_a\(7) $ (((\Mux45~41_combout\))))) # (!\Mux46~67_combout\ & (((\Mux46~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datab => \Mux46~66_combout\,
	datac => \Mux45~41_combout\,
	datad => \Mux46~67_combout\,
	combout => \Mux46~68_combout\);

-- Location: LCCOMB_X21_Y7_N30
\Mux46~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~72_combout\ = (\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(36)))) # (!\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(35)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(35),
	datac => \e_vram|altsyncram_component|auto_generated|q_a\(36),
	datad => \Mux36~9_combout\,
	combout => \Mux46~72_combout\);

-- Location: LCCOMB_X21_Y7_N26
\Mux46~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~74_combout\ = (\Mux46~73_combout\ & ((\e_ram|altsyncram_component|auto_generated|q_a\(7) $ (\Mux45~41_combout\)))) # (!\Mux46~73_combout\ & (\Mux46~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~72_combout\,
	datab => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datac => \Mux46~73_combout\,
	datad => \Mux45~41_combout\,
	combout => \Mux46~74_combout\);

-- Location: LCCOMB_X22_Y10_N12
\Mux46~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~69_combout\ = (\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(44)))) # (!\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(43)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(43),
	datac => \e_vram|altsyncram_component|auto_generated|q_a\(44),
	datad => \Mux36~9_combout\,
	combout => \Mux46~69_combout\);

-- Location: LCCOMB_X21_Y7_N28
\Mux46~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~71_combout\ = (\Mux46~70_combout\ & (\e_ram|altsyncram_component|auto_generated|q_a\(7) $ (((\Mux45~41_combout\))))) # (!\Mux46~70_combout\ & (((\Mux46~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~70_combout\,
	datab => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datac => \Mux46~69_combout\,
	datad => \Mux45~41_combout\,
	combout => \Mux46~71_combout\);

-- Location: LCCOMB_X21_Y7_N8
\Mux46~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~75_combout\ = (\Mux33~9_combout\ & ((\Mux32~9_combout\) # ((\Mux46~71_combout\)))) # (!\Mux33~9_combout\ & (!\Mux32~9_combout\ & (\Mux46~74_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux32~9_combout\,
	datac => \Mux46~74_combout\,
	datad => \Mux46~71_combout\,
	combout => \Mux46~75_combout\);

-- Location: LCCOMB_X23_Y7_N12
\Mux46~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~79_combout\ = (\Mux32~9_combout\ & ((\Mux46~75_combout\ & (\Mux46~78_combout\)) # (!\Mux46~75_combout\ & ((\Mux46~68_combout\))))) # (!\Mux32~9_combout\ & (((\Mux46~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~78_combout\,
	datab => \Mux32~9_combout\,
	datac => \Mux46~68_combout\,
	datad => \Mux46~75_combout\,
	combout => \Mux46~79_combout\);

-- Location: LCCOMB_X19_Y7_N20
\Mux46~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~111_combout\ = (\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(56))) # (!\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(55))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(56),
	datac => \Mux36~9_combout\,
	datad => \e_vram|altsyncram_component|auto_generated|q_a\(55),
	combout => \Mux46~111_combout\);

-- Location: LCCOMB_X19_Y7_N12
\Mux46~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~113_combout\ = (\Mux46~112_combout\ & (\e_ram|altsyncram_component|auto_generated|q_a\(7) $ (((\Mux45~41_combout\))))) # (!\Mux46~112_combout\ & (((\Mux46~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datab => \Mux46~111_combout\,
	datac => \Mux46~112_combout\,
	datad => \Mux45~41_combout\,
	combout => \Mux46~113_combout\);

-- Location: LCCOMB_X28_Y7_N8
\Mux46~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~114_combout\ = (\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(48)))) # (!\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(47)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(47),
	datac => \e_vram|altsyncram_component|auto_generated|q_a\(48),
	datad => \Mux36~9_combout\,
	combout => \Mux46~114_combout\);

-- Location: LCCOMB_X19_Y7_N4
\Mux46~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~116_combout\ = (\Mux46~115_combout\ & (\e_ram|altsyncram_component|auto_generated|q_a\(7) $ (((\Mux45~41_combout\))))) # (!\Mux46~115_combout\ & (((\Mux46~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datab => \Mux46~115_combout\,
	datac => \Mux46~114_combout\,
	datad => \Mux45~41_combout\,
	combout => \Mux46~116_combout\);

-- Location: LCCOMB_X19_Y8_N28
\Mux46~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~117_combout\ = (\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(40))) # (!\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(39))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(40),
	datac => \e_vram|altsyncram_component|auto_generated|q_a\(39),
	datad => \Mux36~9_combout\,
	combout => \Mux46~117_combout\);

-- Location: LCCOMB_X19_Y7_N28
\Mux46~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~119_combout\ = (\Mux46~118_combout\ & (\e_ram|altsyncram_component|auto_generated|q_a\(7) $ (((\Mux45~41_combout\))))) # (!\Mux46~118_combout\ & (((\Mux46~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datab => \Mux46~117_combout\,
	datac => \Mux46~118_combout\,
	datad => \Mux45~41_combout\,
	combout => \Mux46~119_combout\);

-- Location: LCCOMB_X19_Y7_N6
\Mux46~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~120_combout\ = (\Mux32~9_combout\ & (\Mux33~9_combout\)) # (!\Mux32~9_combout\ & ((\Mux33~9_combout\ & (\Mux46~116_combout\)) # (!\Mux33~9_combout\ & ((\Mux46~119_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~9_combout\,
	datab => \Mux33~9_combout\,
	datac => \Mux46~116_combout\,
	datad => \Mux46~119_combout\,
	combout => \Mux46~120_combout\);

-- Location: LCCOMB_X22_Y6_N12
\Mux46~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~121_combout\ = (\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(0))) # (!\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(63))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(0),
	datac => \e_vram|altsyncram_component|auto_generated|q_a\(63),
	datad => \Mux36~9_combout\,
	combout => \Mux46~121_combout\);

-- Location: LCCOMB_X22_Y6_N14
\Mux46~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~122_combout\ = (\Mux36~9_combout\ & (((\Decoder1~135_combout\)))) # (!\Mux36~9_combout\ & (\Decoder1~127_combout\ & (\Decoder1~129_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~127_combout\,
	datab => \Decoder1~129_combout\,
	datac => \Mux36~9_combout\,
	datad => \Decoder1~135_combout\,
	combout => \Mux46~122_combout\);

-- Location: LCCOMB_X22_Y6_N16
\Mux46~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~123_combout\ = (\Mux46~122_combout\ & ((\e_ram|altsyncram_component|auto_generated|q_a\(7) $ (\Mux45~41_combout\)))) # (!\Mux46~122_combout\ & (\Mux46~121_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~121_combout\,
	datab => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datac => \Mux46~122_combout\,
	datad => \Mux45~41_combout\,
	combout => \Mux46~123_combout\);

-- Location: LCCOMB_X23_Y7_N22
\Mux46~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~124_combout\ = (\Mux32~9_combout\ & ((\Mux46~120_combout\ & ((\Mux46~123_combout\))) # (!\Mux46~120_combout\ & (\Mux46~113_combout\)))) # (!\Mux32~9_combout\ & (((\Mux46~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~113_combout\,
	datab => \Mux32~9_combout\,
	datac => \Mux46~120_combout\,
	datad => \Mux46~123_combout\,
	combout => \Mux46~124_combout\);

-- Location: LCCOMB_X18_Y9_N8
\Mux46~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~80_combout\ = (\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(54)))) # (!\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(53)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(53),
	datac => \e_vram|altsyncram_component|auto_generated|q_a\(54),
	datad => \Mux36~9_combout\,
	combout => \Mux46~80_combout\);

-- Location: LCCOMB_X23_Y9_N6
\Mux46~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~82_combout\ = (\Mux46~81_combout\ & ((\e_ram|altsyncram_component|auto_generated|q_a\(7) $ (\Mux45~41_combout\)))) # (!\Mux46~81_combout\ & (\Mux46~80_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~80_combout\,
	datab => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datac => \Mux45~41_combout\,
	datad => \Mux46~81_combout\,
	combout => \Mux46~82_combout\);

-- Location: LCCOMB_X21_Y9_N10
\Mux46~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~91_combout\ = (\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(62))) # (!\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(61))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(62),
	datac => \e_vram|altsyncram_component|auto_generated|q_a\(61),
	datad => \Mux36~9_combout\,
	combout => \Mux46~91_combout\);

-- Location: LCCOMB_X22_Y9_N26
\Mux46~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~93_combout\ = (\Mux46~92_combout\ & ((\e_ram|altsyncram_component|auto_generated|q_a\(7) $ (\Mux45~41_combout\)))) # (!\Mux46~92_combout\ & (\Mux46~91_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~91_combout\,
	datab => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datac => \Mux46~92_combout\,
	datad => \Mux45~41_combout\,
	combout => \Mux46~93_combout\);

-- Location: LCCOMB_X19_Y8_N12
\Mux46~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~83_combout\ = (\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(38)))) # (!\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(37)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(37),
	datac => \e_vram|altsyncram_component|auto_generated|q_a\(38),
	datad => \Mux36~9_combout\,
	combout => \Mux46~83_combout\);

-- Location: LCCOMB_X22_Y10_N30
\Mux46~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~85_combout\ = (\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(46)))) # (!\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(45)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(45),
	datac => \e_vram|altsyncram_component|auto_generated|q_a\(46),
	datad => \Mux36~9_combout\,
	combout => \Mux46~85_combout\);

-- Location: LCCOMB_X22_Y9_N4
\Mux46~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~87_combout\ = (\Mux33~9_combout\ & ((\Mux46~86_combout\ & (!\e_ram|altsyncram_component|auto_generated|q_a\(7))) # (!\Mux46~86_combout\ & ((\Mux46~85_combout\))))) # (!\Mux33~9_combout\ & (\e_ram|altsyncram_component|auto_generated|q_a\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datab => \Mux33~9_combout\,
	datac => \Mux46~85_combout\,
	datad => \Mux46~86_combout\,
	combout => \Mux46~87_combout\);

-- Location: LCCOMB_X22_Y9_N22
\Mux46~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~88_combout\ = (\Mux33~9_combout\ & (((\Mux46~87_combout\)))) # (!\Mux33~9_combout\ & ((\Mux46~84_combout\ & ((!\Mux46~87_combout\))) # (!\Mux46~84_combout\ & (\Mux46~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux46~83_combout\,
	datac => \Mux46~87_combout\,
	datad => \Mux46~84_combout\,
	combout => \Mux46~88_combout\);

-- Location: LCCOMB_X22_Y9_N24
\Mux46~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~89_combout\ = (\Mux33~9_combout\ & (((\Mux32~9_combout\)) # (!\Mux46~86_combout\))) # (!\Mux33~9_combout\ & (((!\Mux32~9_combout\ & !\Mux46~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux46~86_combout\,
	datac => \Mux32~9_combout\,
	datad => \Mux46~84_combout\,
	combout => \Mux46~89_combout\);

-- Location: LCCOMB_X22_Y9_N6
\Mux46~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~90_combout\ = (\Mux32~9_combout\ & (((\Mux46~89_combout\)))) # (!\Mux32~9_combout\ & (\Mux46~88_combout\ $ (((!\Mux45~41_combout\ & !\Mux46~89_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~88_combout\,
	datab => \Mux32~9_combout\,
	datac => \Mux45~41_combout\,
	datad => \Mux46~89_combout\,
	combout => \Mux46~90_combout\);

-- Location: LCCOMB_X23_Y7_N14
\Mux46~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~94_combout\ = (\Mux32~9_combout\ & ((\Mux46~90_combout\ & ((\Mux46~93_combout\))) # (!\Mux46~90_combout\ & (\Mux46~82_combout\)))) # (!\Mux32~9_combout\ & (((\Mux46~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~9_combout\,
	datab => \Mux46~82_combout\,
	datac => \Mux46~93_combout\,
	datad => \Mux46~90_combout\,
	combout => \Mux46~94_combout\);

-- Location: LCCOMB_X18_Y7_N2
\Mux46~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~104_combout\ = (\Mux32~9_combout\ & (((\Mux33~9_combout\)))) # (!\Mux32~9_combout\ & ((\Mux33~9_combout\ & (!\Mux46~99_combout\)) # (!\Mux33~9_combout\ & ((!\Mux46~101_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~99_combout\,
	datab => \Mux32~9_combout\,
	datac => \Mux33~9_combout\,
	datad => \Mux46~101_combout\,
	combout => \Mux46~104_combout\);

-- Location: LCCOMB_X19_Y8_N30
\Mux46~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~98_combout\ = (\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(42))) # (!\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(41))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(42),
	datac => \e_vram|altsyncram_component|auto_generated|q_a\(41),
	datad => \Mux36~9_combout\,
	combout => \Mux46~98_combout\);

-- Location: LCCOMB_X26_Y10_N24
\Mux46~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~100_combout\ = (\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(34))) # (!\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(33))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(34),
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(33),
	datad => \Mux36~9_combout\,
	combout => \Mux46~100_combout\);

-- Location: LCCOMB_X18_Y7_N18
\Mux46~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~102_combout\ = (\Mux33~9_combout\ & (\e_ram|altsyncram_component|auto_generated|q_a\(7))) # (!\Mux33~9_combout\ & ((\Mux46~101_combout\ & (!\e_ram|altsyncram_component|auto_generated|q_a\(7))) # (!\Mux46~101_combout\ & ((\Mux46~100_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datab => \Mux46~101_combout\,
	datac => \Mux33~9_combout\,
	datad => \Mux46~100_combout\,
	combout => \Mux46~102_combout\);

-- Location: LCCOMB_X18_Y7_N24
\Mux46~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~103_combout\ = (\Mux33~9_combout\ & ((\Mux46~99_combout\ & ((!\Mux46~102_combout\))) # (!\Mux46~99_combout\ & (\Mux46~98_combout\)))) # (!\Mux33~9_combout\ & (((\Mux46~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~98_combout\,
	datab => \Mux33~9_combout\,
	datac => \Mux46~99_combout\,
	datad => \Mux46~102_combout\,
	combout => \Mux46~103_combout\);

-- Location: LCCOMB_X23_Y7_N16
\Mux46~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~105_combout\ = (\Mux32~9_combout\ & (((\Mux46~104_combout\)))) # (!\Mux32~9_combout\ & (\Mux46~103_combout\ $ (((!\Mux45~41_combout\ & !\Mux46~104_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~9_combout\,
	datab => \Mux45~41_combout\,
	datac => \Mux46~104_combout\,
	datad => \Mux46~103_combout\,
	combout => \Mux46~105_combout\);

-- Location: LCCOMB_X26_Y9_N20
\Mux46~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~95_combout\ = (\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(50)))) # (!\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(49)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(49),
	datac => \e_vram|altsyncram_component|auto_generated|q_a\(50),
	datad => \Mux36~9_combout\,
	combout => \Mux46~95_combout\);

-- Location: LCCOMB_X18_Y7_N28
\Mux46~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~97_combout\ = (\Mux46~96_combout\ & ((\e_ram|altsyncram_component|auto_generated|q_a\(7) $ (\Mux45~41_combout\)))) # (!\Mux46~96_combout\ & (\Mux46~95_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~96_combout\,
	datab => \Mux46~95_combout\,
	datac => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datad => \Mux45~41_combout\,
	combout => \Mux46~97_combout\);

-- Location: LCCOMB_X19_Y6_N30
\Mux46~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~106_combout\ = (\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(58))) # (!\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(57))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(58),
	datac => \e_vram|altsyncram_component|auto_generated|q_a\(57),
	datad => \Mux36~9_combout\,
	combout => \Mux46~106_combout\);

-- Location: LCCOMB_X19_Y6_N10
\Mux46~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~108_combout\ = (\Mux46~107_combout\ & (\e_ram|altsyncram_component|auto_generated|q_a\(7) $ (((\Mux45~41_combout\))))) # (!\Mux46~107_combout\ & (((\Mux46~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~107_combout\,
	datab => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datac => \Mux46~106_combout\,
	datad => \Mux45~41_combout\,
	combout => \Mux46~108_combout\);

-- Location: LCCOMB_X23_Y7_N2
\Mux46~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~109_combout\ = (\Mux32~9_combout\ & ((\Mux46~105_combout\ & ((\Mux46~108_combout\))) # (!\Mux46~105_combout\ & (\Mux46~97_combout\)))) # (!\Mux32~9_combout\ & (\Mux46~105_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~9_combout\,
	datab => \Mux46~105_combout\,
	datac => \Mux46~97_combout\,
	datad => \Mux46~108_combout\,
	combout => \Mux46~109_combout\);

-- Location: LCCOMB_X23_Y7_N24
\Mux46~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~110_combout\ = (\Mux34~9_combout\ & ((\Mux35~9_combout\) # ((\Mux46~94_combout\)))) # (!\Mux34~9_combout\ & (!\Mux35~9_combout\ & ((\Mux46~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datab => \Mux35~9_combout\,
	datac => \Mux46~94_combout\,
	datad => \Mux46~109_combout\,
	combout => \Mux46~110_combout\);

-- Location: LCCOMB_X23_Y7_N0
\Mux46~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~125_combout\ = (\Mux35~9_combout\ & ((\Mux46~110_combout\ & ((\Mux46~124_combout\))) # (!\Mux46~110_combout\ & (\Mux46~79_combout\)))) # (!\Mux35~9_combout\ & (((\Mux46~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~79_combout\,
	datab => \Mux35~9_combout\,
	datac => \Mux46~124_combout\,
	datad => \Mux46~110_combout\,
	combout => \Mux46~125_combout\);

-- Location: LCCOMB_X19_Y7_N8
\Mux46~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~52_combout\ = (\Decoder1~110_combout\ & ((\Mux36~9_combout\ & (\Decoder1~122_combout\)) # (!\Mux36~9_combout\ & ((\Decoder1~123_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~122_combout\,
	datab => \Mux36~9_combout\,
	datac => \Decoder1~110_combout\,
	datad => \Decoder1~123_combout\,
	combout => \Mux46~52_combout\);

-- Location: LCCOMB_X19_Y7_N22
\Mux46~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~51_combout\ = (\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(24)))) # (!\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(23),
	datac => \Mux36~9_combout\,
	datad => \e_vram|altsyncram_component|auto_generated|q_a\(24),
	combout => \Mux46~51_combout\);

-- Location: LCCOMB_X19_Y7_N14
\Mux46~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~53_combout\ = (\Mux46~52_combout\ & (\e_ram|altsyncram_component|auto_generated|q_a\(7) $ (((\Mux45~41_combout\))))) # (!\Mux46~52_combout\ & (((\Mux46~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datab => \Mux46~52_combout\,
	datac => \Mux46~51_combout\,
	datad => \Mux45~41_combout\,
	combout => \Mux46~53_combout\);

-- Location: LCCOMB_X21_Y7_N24
\Mux46~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~55_combout\ = (\Decoder1~110_combout\ & ((\Mux36~9_combout\ & ((\Decoder1~120_combout\))) # (!\Mux36~9_combout\ & (\Decoder1~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datab => \Decoder1~121_combout\,
	datac => \Decoder1~110_combout\,
	datad => \Decoder1~120_combout\,
	combout => \Mux46~55_combout\);

-- Location: LCCOMB_X19_Y8_N18
\Mux46~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~54_combout\ = (\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(28))) # (!\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(28),
	datac => \e_vram|altsyncram_component|auto_generated|q_a\(27),
	datad => \Mux36~9_combout\,
	combout => \Mux46~54_combout\);

-- Location: LCCOMB_X21_Y7_N14
\Mux46~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~56_combout\ = (\Mux46~55_combout\ & (\e_ram|altsyncram_component|auto_generated|q_a\(7) $ (((\Mux45~41_combout\))))) # (!\Mux46~55_combout\ & (((\Mux46~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datab => \Mux46~55_combout\,
	datac => \Mux46~54_combout\,
	datad => \Mux45~41_combout\,
	combout => \Mux46~56_combout\);

-- Location: LCCOMB_X21_Y7_N16
\Mux46~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~58_combout\ = (\Decoder1~110_combout\ & ((\Mux36~9_combout\ & ((\Decoder1~124_combout\))) # (!\Mux36~9_combout\ & (\Decoder1~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~125_combout\,
	datab => \Mux36~9_combout\,
	datac => \Decoder1~110_combout\,
	datad => \Decoder1~124_combout\,
	combout => \Mux46~58_combout\);

-- Location: LCCOMB_X28_Y8_N30
\Mux46~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~57_combout\ = (\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(20))) # (!\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(20),
	datac => \Mux36~9_combout\,
	datad => \e_vram|altsyncram_component|auto_generated|q_a\(19),
	combout => \Mux46~57_combout\);

-- Location: LCCOMB_X21_Y7_N2
\Mux46~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~59_combout\ = (\Mux46~58_combout\ & (\e_ram|altsyncram_component|auto_generated|q_a\(7) $ (((\Mux45~41_combout\))))) # (!\Mux46~58_combout\ & (((\Mux46~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datab => \Mux46~58_combout\,
	datac => \Mux46~57_combout\,
	datad => \Mux45~41_combout\,
	combout => \Mux46~59_combout\);

-- Location: LCCOMB_X21_Y7_N20
\Mux46~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~60_combout\ = (\Mux33~9_combout\ & ((\Mux34~9_combout\) # ((\Mux46~56_combout\)))) # (!\Mux33~9_combout\ & (!\Mux34~9_combout\ & ((\Mux46~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux34~9_combout\,
	datac => \Mux46~56_combout\,
	datad => \Mux46~59_combout\,
	combout => \Mux46~60_combout\);

-- Location: LCCOMB_X22_Y6_N30
\Mux46~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~61_combout\ = (\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(32)))) # (!\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(31),
	datac => \e_vram|altsyncram_component|auto_generated|q_a\(32),
	datad => \Mux36~9_combout\,
	combout => \Mux46~61_combout\);

-- Location: LCCOMB_X22_Y6_N6
\Mux46~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~63_combout\ = (\Mux46~62_combout\ & ((\e_ram|altsyncram_component|auto_generated|q_a\(7) $ (\Mux45~41_combout\)))) # (!\Mux46~62_combout\ & (\Mux46~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~61_combout\,
	datab => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datac => \Mux46~62_combout\,
	datad => \Mux45~41_combout\,
	combout => \Mux46~63_combout\);

-- Location: LCCOMB_X23_Y7_N28
\Mux46~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~64_combout\ = (\Mux34~9_combout\ & ((\Mux46~60_combout\ & ((\Mux46~63_combout\))) # (!\Mux46~60_combout\ & (\Mux46~53_combout\)))) # (!\Mux34~9_combout\ & (((\Mux46~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datab => \Mux46~53_combout\,
	datac => \Mux46~60_combout\,
	datad => \Mux46~63_combout\,
	combout => \Mux46~64_combout\);

-- Location: LCCOMB_X22_Y9_N14
\Mux46~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~18_combout\ = (\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(30))) # (!\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(30),
	datac => \e_vram|altsyncram_component|auto_generated|q_a\(29),
	datad => \Mux36~9_combout\,
	combout => \Mux46~18_combout\);

-- Location: LCCOMB_X22_Y9_N10
\Mux46~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~20_combout\ = (\Mux46~19_combout\ & (\e_ram|altsyncram_component|auto_generated|q_a\(7) $ (((\Mux45~41_combout\))))) # (!\Mux46~19_combout\ & (((\Mux46~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~19_combout\,
	datab => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datac => \Mux46~18_combout\,
	datad => \Mux45~41_combout\,
	combout => \Mux46~20_combout\);

-- Location: LCCOMB_X28_Y9_N8
\Mux46~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~8_combout\ = (\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(22)))) # (!\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(21),
	datac => \e_vram|altsyncram_component|auto_generated|q_a\(22),
	datad => \Mux36~9_combout\,
	combout => \Mux46~8_combout\);

-- Location: LCCOMB_X28_Y9_N22
\Mux46~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~9_combout\ = (\Decoder1~110_combout\ & ((\Mux36~9_combout\ & (\Decoder1~111_combout\)) # (!\Mux36~9_combout\ & ((\Decoder1~112_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~110_combout\,
	datab => \Mux36~9_combout\,
	datac => \Decoder1~111_combout\,
	datad => \Decoder1~112_combout\,
	combout => \Mux46~9_combout\);

-- Location: LCCOMB_X28_Y9_N24
\Mux46~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~10_combout\ = (\Mux46~9_combout\ & (\e_ram|altsyncram_component|auto_generated|q_a\(7) $ (((\Mux45~41_combout\))))) # (!\Mux46~9_combout\ & (((\Mux46~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datab => \Mux46~8_combout\,
	datac => \Mux46~9_combout\,
	datad => \Mux45~41_combout\,
	combout => \Mux46~10_combout\);

-- Location: LCCOMB_X18_Y7_N10
\Mux46~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~15_combout\ = (\Decoder1~110_combout\ & ((\Mux36~9_combout\ & (\Decoder1~115_combout\)) # (!\Mux36~9_combout\ & ((\Decoder1~116_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datab => \Decoder1~110_combout\,
	datac => \Decoder1~115_combout\,
	datad => \Decoder1~116_combout\,
	combout => \Mux46~15_combout\);

-- Location: LCCOMB_X28_Y8_N28
\Mux46~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~14_combout\ = (\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(18))) # (!\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(18),
	datac => \Mux36~9_combout\,
	datad => \e_vram|altsyncram_component|auto_generated|q_a\(17),
	combout => \Mux46~14_combout\);

-- Location: LCCOMB_X18_Y7_N4
\Mux46~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~16_combout\ = (\Mux46~15_combout\ & ((\e_ram|altsyncram_component|auto_generated|q_a\(7) $ (\Mux45~41_combout\)))) # (!\Mux46~15_combout\ & (\Mux46~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~15_combout\,
	datab => \Mux46~14_combout\,
	datac => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datad => \Mux45~41_combout\,
	combout => \Mux46~16_combout\);

-- Location: LCCOMB_X19_Y6_N6
\Mux46~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~11_combout\ = (\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(26)))) # (!\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(25),
	datac => \e_vram|altsyncram_component|auto_generated|q_a\(26),
	datad => \Mux36~9_combout\,
	combout => \Mux46~11_combout\);

-- Location: LCCOMB_X19_Y6_N18
\Mux46~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~12_combout\ = (\Decoder1~110_combout\ & ((\Mux36~9_combout\ & (\Decoder1~113_combout\)) # (!\Mux36~9_combout\ & ((\Decoder1~114_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datab => \Decoder1~110_combout\,
	datac => \Decoder1~113_combout\,
	datad => \Decoder1~114_combout\,
	combout => \Mux46~12_combout\);

-- Location: LCCOMB_X18_Y7_N20
\Mux46~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~13_combout\ = (\Mux46~12_combout\ & (\e_ram|altsyncram_component|auto_generated|q_a\(7) $ (((\Mux45~41_combout\))))) # (!\Mux46~12_combout\ & (((\Mux46~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datab => \Mux46~11_combout\,
	datac => \Mux46~12_combout\,
	datad => \Mux45~41_combout\,
	combout => \Mux46~13_combout\);

-- Location: LCCOMB_X18_Y7_N14
\Mux46~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~17_combout\ = (\Mux34~9_combout\ & (\Mux33~9_combout\)) # (!\Mux34~9_combout\ & ((\Mux33~9_combout\ & ((\Mux46~13_combout\))) # (!\Mux33~9_combout\ & (\Mux46~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datab => \Mux33~9_combout\,
	datac => \Mux46~16_combout\,
	datad => \Mux46~13_combout\,
	combout => \Mux46~17_combout\);

-- Location: LCCOMB_X23_Y7_N8
\Mux46~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~21_combout\ = (\Mux34~9_combout\ & ((\Mux46~17_combout\ & (\Mux46~20_combout\)) # (!\Mux46~17_combout\ & ((\Mux46~10_combout\))))) # (!\Mux34~9_combout\ & (((\Mux46~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~20_combout\,
	datab => \Mux34~9_combout\,
	datac => \Mux46~10_combout\,
	datad => \Mux46~17_combout\,
	combout => \Mux46~21_combout\);

-- Location: LCCOMB_X22_Y7_N12
\Mux46~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~22_combout\ = (\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(12))) # (!\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(12),
	datac => \Mux36~9_combout\,
	datad => \e_vram|altsyncram_component|auto_generated|q_a\(11),
	combout => \Mux46~22_combout\);

-- Location: LCCOMB_X22_Y7_N30
\Decoder1~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~119_combout\ = (!\Mux32~9_combout\ & !\Mux31~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux32~9_combout\,
	datad => \Mux31~9_combout\,
	combout => \Decoder1~119_combout\);

-- Location: LCCOMB_X22_Y7_N8
\Mux46~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~23_combout\ = (\Decoder1~119_combout\ & ((\Mux36~9_combout\ & (\Decoder1~120_combout\)) # (!\Mux36~9_combout\ & ((\Decoder1~121_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~119_combout\,
	datab => \Mux36~9_combout\,
	datac => \Decoder1~120_combout\,
	datad => \Decoder1~121_combout\,
	combout => \Mux46~23_combout\);

-- Location: LCCOMB_X22_Y7_N6
\Mux46~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~24_combout\ = (\Mux46~23_combout\ & ((\e_ram|altsyncram_component|auto_generated|q_a\(7) $ (\Mux45~41_combout\)))) # (!\Mux46~23_combout\ & (\Mux46~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~22_combout\,
	datab => \Mux46~23_combout\,
	datac => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datad => \Mux45~41_combout\,
	combout => \Mux46~24_combout\);

-- Location: LCCOMB_X19_Y7_N24
\Mux46~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~25_combout\ = (\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(8))) # (!\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(8),
	datac => \Mux36~9_combout\,
	datad => \e_vram|altsyncram_component|auto_generated|q_a\(7),
	combout => \Mux46~25_combout\);

-- Location: LCCOMB_X19_Y7_N26
\Mux46~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~26_combout\ = (\Decoder1~119_combout\ & ((\Mux36~9_combout\ & (\Decoder1~122_combout\)) # (!\Mux36~9_combout\ & ((\Decoder1~123_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~122_combout\,
	datab => \Decoder1~119_combout\,
	datac => \Mux36~9_combout\,
	datad => \Decoder1~123_combout\,
	combout => \Mux46~26_combout\);

-- Location: LCCOMB_X19_Y7_N16
\Mux46~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~27_combout\ = (\Mux46~26_combout\ & (\e_ram|altsyncram_component|auto_generated|q_a\(7) $ (((\Mux45~41_combout\))))) # (!\Mux46~26_combout\ & (((\Mux46~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datab => \Mux46~25_combout\,
	datac => \Mux46~26_combout\,
	datad => \Mux45~41_combout\,
	combout => \Mux46~27_combout\);

-- Location: LCCOMB_X22_Y7_N24
\Mux46~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~28_combout\ = (\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(4)))) # (!\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(3),
	datac => \Mux36~9_combout\,
	datad => \e_vram|altsyncram_component|auto_generated|q_a\(4),
	combout => \Mux46~28_combout\);

-- Location: LCCOMB_X22_Y7_N14
\Mux46~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~29_combout\ = (\Decoder1~119_combout\ & ((\Mux36~9_combout\ & ((\Decoder1~124_combout\))) # (!\Mux36~9_combout\ & (\Decoder1~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~119_combout\,
	datab => \Mux36~9_combout\,
	datac => \Decoder1~125_combout\,
	datad => \Decoder1~124_combout\,
	combout => \Mux46~29_combout\);

-- Location: LCCOMB_X22_Y7_N28
\Mux46~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~30_combout\ = (\Mux46~29_combout\ & (\e_ram|altsyncram_component|auto_generated|q_a\(7) $ (((\Mux45~41_combout\))))) # (!\Mux46~29_combout\ & (((\Mux46~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datab => \Mux46~28_combout\,
	datac => \Mux46~29_combout\,
	datad => \Mux45~41_combout\,
	combout => \Mux46~30_combout\);

-- Location: LCCOMB_X23_Y7_N26
\Mux46~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~31_combout\ = (\Mux34~9_combout\ & ((\Mux33~9_combout\) # ((\Mux46~27_combout\)))) # (!\Mux34~9_combout\ & (!\Mux33~9_combout\ & ((\Mux46~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datab => \Mux33~9_combout\,
	datac => \Mux46~27_combout\,
	datad => \Mux46~30_combout\,
	combout => \Mux46~31_combout\);

-- Location: LCCOMB_X19_Y6_N20
\Mux46~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~33_combout\ = (\Mux36~9_combout\ & (\Decoder1~110_combout\ & (\Decoder1~126_combout\))) # (!\Mux36~9_combout\ & (((\Decoder1~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datab => \Decoder1~110_combout\,
	datac => \Decoder1~126_combout\,
	datad => \Decoder1~132_combout\,
	combout => \Mux46~33_combout\);

-- Location: LCCOMB_X19_Y6_N8
\Mux46~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~32_combout\ = (\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(16))) # (!\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(16),
	datac => \e_vram|altsyncram_component|auto_generated|q_a\(15),
	datad => \Mux36~9_combout\,
	combout => \Mux46~32_combout\);

-- Location: LCCOMB_X19_Y6_N14
\Mux46~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~34_combout\ = (\Mux46~33_combout\ & (\e_ram|altsyncram_component|auto_generated|q_a\(7) $ (((\Mux45~41_combout\))))) # (!\Mux46~33_combout\ & (((\Mux46~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datab => \Mux46~33_combout\,
	datac => \Mux46~32_combout\,
	datad => \Mux45~41_combout\,
	combout => \Mux46~34_combout\);

-- Location: LCCOMB_X23_Y7_N4
\Mux46~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~35_combout\ = (\Mux33~9_combout\ & ((\Mux46~31_combout\ & ((\Mux46~34_combout\))) # (!\Mux46~31_combout\ & (\Mux46~24_combout\)))) # (!\Mux33~9_combout\ & (((\Mux46~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux46~24_combout\,
	datac => \Mux46~31_combout\,
	datad => \Mux46~34_combout\,
	combout => \Mux46~35_combout\);

-- Location: LCCOMB_X22_Y9_N28
\Mux46~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~47_combout\ = (\Decoder1~119_combout\ & ((\Mux36~9_combout\ & ((\Decoder1~117_combout\))) # (!\Mux36~9_combout\ & (\Decoder1~118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datab => \Decoder1~119_combout\,
	datac => \Decoder1~118_combout\,
	datad => \Decoder1~117_combout\,
	combout => \Mux46~47_combout\);

-- Location: LCCOMB_X21_Y6_N24
\Mux46~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~46_combout\ = (\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(14))) # (!\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(14),
	datac => \e_vram|altsyncram_component|auto_generated|q_a\(13),
	datad => \Mux36~9_combout\,
	combout => \Mux46~46_combout\);

-- Location: LCCOMB_X22_Y9_N18
\Mux46~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~48_combout\ = (\Mux46~47_combout\ & (\e_ram|altsyncram_component|auto_generated|q_a\(7) $ (((\Mux45~41_combout\))))) # (!\Mux46~47_combout\ & (((\Mux46~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datab => \Mux46~47_combout\,
	datac => \Mux46~46_combout\,
	datad => \Mux45~41_combout\,
	combout => \Mux46~48_combout\);

-- Location: LCCOMB_X19_Y6_N26
\Mux46~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~37_combout\ = (\Decoder1~119_combout\ & ((\Mux36~9_combout\ & ((\Decoder1~113_combout\))) # (!\Mux36~9_combout\ & (\Decoder1~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datab => \Decoder1~114_combout\,
	datac => \Decoder1~113_combout\,
	datad => \Decoder1~119_combout\,
	combout => \Mux46~37_combout\);

-- Location: LCCOMB_X19_Y6_N4
\Mux46~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~36_combout\ = (\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(10)))) # (!\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(9),
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(10),
	datad => \Mux36~9_combout\,
	combout => \Mux46~36_combout\);

-- Location: LCCOMB_X19_Y6_N28
\Mux46~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~38_combout\ = (\Mux46~37_combout\ & (\e_ram|altsyncram_component|auto_generated|q_a\(7) $ (((\Mux45~41_combout\))))) # (!\Mux46~37_combout\ & (((\Mux46~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~37_combout\,
	datab => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datac => \Mux46~36_combout\,
	datad => \Mux45~41_combout\,
	combout => \Mux46~38_combout\);

-- Location: LCCOMB_X18_Y7_N8
\Mux46~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~42_combout\ = (\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(2))) # (!\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(2),
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(1),
	datac => \Mux36~9_combout\,
	combout => \Mux46~42_combout\);

-- Location: LCCOMB_X18_Y7_N22
\Mux46~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~43_combout\ = (\Decoder1~119_combout\ & ((\Mux36~9_combout\ & (\Decoder1~115_combout\)) # (!\Mux36~9_combout\ & ((\Decoder1~116_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datab => \Decoder1~119_combout\,
	datac => \Decoder1~115_combout\,
	datad => \Decoder1~116_combout\,
	combout => \Mux46~43_combout\);

-- Location: LCCOMB_X18_Y7_N16
\Mux46~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~44_combout\ = (\Mux46~43_combout\ & (\e_ram|altsyncram_component|auto_generated|q_a\(7) $ (((\Mux45~41_combout\))))) # (!\Mux46~43_combout\ & (((\Mux46~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datab => \Mux46~42_combout\,
	datac => \Mux46~43_combout\,
	datad => \Mux45~41_combout\,
	combout => \Mux46~44_combout\);

-- Location: LCCOMB_X22_Y7_N4
\Mux46~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~40_combout\ = (\Decoder1~119_combout\ & ((\Mux36~9_combout\ & ((\Decoder1~111_combout\))) # (!\Mux36~9_combout\ & (\Decoder1~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~119_combout\,
	datab => \Mux36~9_combout\,
	datac => \Decoder1~112_combout\,
	datad => \Decoder1~111_combout\,
	combout => \Mux46~40_combout\);

-- Location: LCCOMB_X22_Y7_N26
\Mux46~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~39_combout\ = (\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(6)))) # (!\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(5),
	datac => \Mux36~9_combout\,
	datad => \e_vram|altsyncram_component|auto_generated|q_a\(6),
	combout => \Mux46~39_combout\);

-- Location: LCCOMB_X22_Y7_N22
\Mux46~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~41_combout\ = (\Mux46~40_combout\ & (\e_ram|altsyncram_component|auto_generated|q_a\(7) $ (((\Mux45~41_combout\))))) # (!\Mux46~40_combout\ & (((\Mux46~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datab => \Mux46~40_combout\,
	datac => \Mux46~39_combout\,
	datad => \Mux45~41_combout\,
	combout => \Mux46~41_combout\);

-- Location: LCCOMB_X23_Y7_N6
\Mux46~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~45_combout\ = (\Mux34~9_combout\ & ((\Mux33~9_combout\) # ((\Mux46~41_combout\)))) # (!\Mux34~9_combout\ & (!\Mux33~9_combout\ & (\Mux46~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datab => \Mux33~9_combout\,
	datac => \Mux46~44_combout\,
	datad => \Mux46~41_combout\,
	combout => \Mux46~45_combout\);

-- Location: LCCOMB_X23_Y7_N20
\Mux46~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~49_combout\ = (\Mux33~9_combout\ & ((\Mux46~45_combout\ & (\Mux46~48_combout\)) # (!\Mux46~45_combout\ & ((\Mux46~38_combout\))))) # (!\Mux33~9_combout\ & (((\Mux46~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux46~48_combout\,
	datac => \Mux46~38_combout\,
	datad => \Mux46~45_combout\,
	combout => \Mux46~49_combout\);

-- Location: LCCOMB_X23_Y7_N10
\Mux46~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~50_combout\ = (\Mux32~9_combout\ & (\Mux35~9_combout\)) # (!\Mux32~9_combout\ & ((\Mux35~9_combout\ & (\Mux46~35_combout\)) # (!\Mux35~9_combout\ & ((\Mux46~49_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~9_combout\,
	datab => \Mux35~9_combout\,
	datac => \Mux46~35_combout\,
	datad => \Mux46~49_combout\,
	combout => \Mux46~50_combout\);

-- Location: LCCOMB_X23_Y7_N18
\Mux46~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~65_combout\ = (\Mux32~9_combout\ & ((\Mux46~50_combout\ & (\Mux46~64_combout\)) # (!\Mux46~50_combout\ & ((\Mux46~21_combout\))))) # (!\Mux32~9_combout\ & (((\Mux46~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~9_combout\,
	datab => \Mux46~64_combout\,
	datac => \Mux46~21_combout\,
	datad => \Mux46~50_combout\,
	combout => \Mux46~65_combout\);

-- Location: LCCOMB_X23_Y7_N30
\temp_line~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~0_combout\ = \e_ram|altsyncram_component|auto_generated|q_a\(6) $ (((\Mux31~9_combout\ & (\Mux46~125_combout\)) # (!\Mux31~9_combout\ & ((\Mux46~65_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_ram|altsyncram_component|auto_generated|q_a\(6),
	datab => \Mux46~125_combout\,
	datac => \Mux31~9_combout\,
	datad => \Mux46~65_combout\,
	combout => \temp_line~0_combout\);

-- Location: LCCOMB_X29_Y8_N0
\Mux46~312\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~312_combout\ = (!\Mux46~19_combout\ & ((\Mux46~168_combout\ & (\temp_line~0_combout\)) # (!\Mux46~168_combout\ & ((\Mux46~63_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~0_combout\,
	datab => \Mux46~168_combout\,
	datac => \Mux46~19_combout\,
	datad => \Mux46~63_combout\,
	combout => \Mux46~312_combout\);

-- Location: LCCOMB_X28_Y12_N22
\Mux46~313\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~313_combout\ = (!\Mux46~240_combout\ & ((\Mux46~312_combout\) # ((\Mux46~19_combout\ & \temp_line~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~312_combout\,
	datab => \Mux46~19_combout\,
	datac => \Mux46~240_combout\,
	datad => \temp_line~127_combout\,
	combout => \Mux46~313_combout\);

-- Location: LCCOMB_X28_Y12_N16
\Mux46~314\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~314_combout\ = (\Mux46~313_combout\) # ((\Mux46~240_combout\ & \temp_line~181_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~240_combout\,
	datac => \Mux46~313_combout\,
	datad => \temp_line~181_combout\,
	combout => \Mux46~314_combout\);

-- Location: LCCOMB_X30_Y9_N0
\Mux46~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~220_combout\ = (\Decoder1~110_combout\ & ((\Mux36~9_combout\ & (\Decoder1~112_combout\)) # (!\Mux36~9_combout\ & ((\Decoder1~124_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~112_combout\,
	datab => \Mux36~9_combout\,
	datac => \Decoder1~110_combout\,
	datad => \Decoder1~124_combout\,
	combout => \Mux46~220_combout\);

-- Location: LCCOMB_X30_Y9_N14
\Mux46~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~218_combout\ = (\Decoder1~110_combout\ & ((\Mux36~9_combout\ & (\Decoder1~123_combout\)) # (!\Mux36~9_combout\ & ((\Decoder1~111_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~123_combout\,
	datab => \Decoder1~110_combout\,
	datac => \Mux36~9_combout\,
	datad => \Decoder1~111_combout\,
	combout => \Mux46~218_combout\);

-- Location: LCCOMB_X28_Y12_N18
\Mux46~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~304_combout\ = (!\Mux46~9_combout\ & ((\Mux46~218_combout\ & (\temp_line~0_combout\)) # (!\Mux46~218_combout\ & ((\Mux46~53_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~9_combout\,
	datab => \Mux46~218_combout\,
	datac => \temp_line~0_combout\,
	datad => \Mux46~53_combout\,
	combout => \Mux46~304_combout\);

-- Location: LCCOMB_X28_Y12_N28
\Mux46~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~303_combout\ = (\temp_line~127_combout\ & ((\Mux36~9_combout\ & (\Decoder1~163_combout\)) # (!\Mux36~9_combout\ & ((\Decoder1~167_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~163_combout\,
	datab => \Decoder1~167_combout\,
	datac => \Mux36~9_combout\,
	datad => \temp_line~127_combout\,
	combout => \Mux46~303_combout\);

-- Location: LCCOMB_X28_Y12_N4
\Mux46~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~305_combout\ = (\Mux46~220_combout\ & (((\temp_line~181_combout\)))) # (!\Mux46~220_combout\ & ((\Mux46~304_combout\) # ((\Mux46~303_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~220_combout\,
	datab => \Mux46~304_combout\,
	datac => \Mux46~303_combout\,
	datad => \temp_line~181_combout\,
	combout => \Mux46~305_combout\);

-- Location: LCCOMB_X30_Y9_N2
\Mux46~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~224_combout\ = (\Decoder1~119_combout\ & ((\Mux36~9_combout\ & ((\Decoder1~118_combout\))) # (!\Mux36~9_combout\ & (\Decoder1~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~119_combout\,
	datab => \Decoder1~120_combout\,
	datac => \Mux36~9_combout\,
	datad => \Decoder1~118_combout\,
	combout => \Mux46~224_combout\);

-- Location: LCCOMB_X29_Y8_N16
\Mux46~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~227_combout\ = (\Decoder1~119_combout\ & ((\Mux36~9_combout\ & (\Decoder1~127_combout\)) # (!\Mux36~9_combout\ & ((\Decoder1~117_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datab => \Decoder1~127_combout\,
	datac => \Decoder1~119_combout\,
	datad => \Decoder1~117_combout\,
	combout => \Mux46~227_combout\);

-- Location: LCCOMB_X28_Y12_N0
\Mux46~307\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~307_combout\ = (!\Mux46~47_combout\ & ((\Mux46~227_combout\ & (\temp_line~0_combout\)) # (!\Mux46~227_combout\ & ((\Mux46~34_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~47_combout\,
	datab => \Mux46~227_combout\,
	datac => \temp_line~0_combout\,
	datad => \Mux46~34_combout\,
	combout => \Mux46~307_combout\);

-- Location: LCCOMB_X28_Y12_N30
\Mux46~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~306_combout\ = (\Mux46~47_combout\ & \temp_line~127_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux46~47_combout\,
	datad => \temp_line~127_combout\,
	combout => \Mux46~306_combout\);

-- Location: LCCOMB_X28_Y12_N26
\Mux46~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~308_combout\ = (\Mux46~224_combout\ & (((\temp_line~181_combout\)))) # (!\Mux46~224_combout\ & ((\Mux46~307_combout\) # ((\Mux46~306_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~224_combout\,
	datab => \Mux46~307_combout\,
	datac => \Mux46~306_combout\,
	datad => \temp_line~181_combout\,
	combout => \Mux46~308_combout\);

-- Location: LCCOMB_X28_Y7_N22
\Mux46~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~234_combout\ = (\Decoder1~119_combout\ & ((\Mux36~9_combout\ & (\Decoder1~112_combout\)) # (!\Mux36~9_combout\ & ((\Decoder1~124_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~119_combout\,
	datab => \Decoder1~112_combout\,
	datac => \Decoder1~124_combout\,
	datad => \Mux36~9_combout\,
	combout => \Mux46~234_combout\);

-- Location: LCCOMB_X28_Y10_N22
\Mux46~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~232_combout\ = (\Decoder1~119_combout\ & ((\Mux36~9_combout\ & ((\Decoder1~123_combout\))) # (!\Mux36~9_combout\ & (\Decoder1~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~111_combout\,
	datab => \Decoder1~119_combout\,
	datac => \Mux36~9_combout\,
	datad => \Decoder1~123_combout\,
	combout => \Mux46~232_combout\);

-- Location: LCCOMB_X29_Y11_N16
\Mux46~309\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~309_combout\ = (!\Mux46~40_combout\ & ((\Mux46~232_combout\ & ((\temp_line~0_combout\))) # (!\Mux46~232_combout\ & (\Mux46~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~27_combout\,
	datab => \Mux46~232_combout\,
	datac => \Mux46~40_combout\,
	datad => \temp_line~0_combout\,
	combout => \Mux46~309_combout\);

-- Location: LCCOMB_X28_Y12_N12
\Mux46~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~310_combout\ = (!\Mux46~234_combout\ & ((\Mux46~309_combout\) # ((\Mux46~40_combout\ & \temp_line~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~40_combout\,
	datab => \Mux46~234_combout\,
	datac => \Mux46~309_combout\,
	datad => \temp_line~127_combout\,
	combout => \Mux46~310_combout\);

-- Location: LCCOMB_X28_Y12_N10
\Mux46~311\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~311_combout\ = (\Mux46~310_combout\) # ((\Mux46~234_combout\ & \temp_line~181_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~310_combout\,
	datac => \Mux46~234_combout\,
	datad => \temp_line~181_combout\,
	combout => \Mux46~311_combout\);

-- Location: LCCOMB_X28_Y12_N20
\Mux50~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux50~0_combout\ = (\Mux32~9_combout\ & (\Mux33~9_combout\)) # (!\Mux32~9_combout\ & ((\Mux33~9_combout\ & (\Mux46~308_combout\)) # (!\Mux33~9_combout\ & ((\Mux46~311_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~9_combout\,
	datab => \Mux33~9_combout\,
	datac => \Mux46~308_combout\,
	datad => \Mux46~311_combout\,
	combout => \Mux50~0_combout\);

-- Location: LCCOMB_X28_Y12_N2
\Mux50~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux50~1_combout\ = (\Mux32~9_combout\ & ((\Mux50~0_combout\ & (\Mux46~314_combout\)) # (!\Mux50~0_combout\ & ((\Mux46~305_combout\))))) # (!\Mux32~9_combout\ & (((\Mux50~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~9_combout\,
	datab => \Mux46~314_combout\,
	datac => \Mux46~305_combout\,
	datad => \Mux50~0_combout\,
	combout => \Mux50~1_combout\);

-- Location: LCCOMB_X26_Y13_N12
\Mux46~341\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~341_combout\ = (!\Mux46~101_combout\ & ((\Mux46~193_combout\ & ((\temp_line~0_combout\))) # (!\Mux46~193_combout\ & (\Mux46~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~193_combout\,
	datab => \Mux46~74_combout\,
	datac => \temp_line~0_combout\,
	datad => \Mux46~101_combout\,
	combout => \Mux46~341_combout\);

-- Location: LCCOMB_X26_Y13_N6
\Mux46~342\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~342_combout\ = (!\Mux46~171_combout\ & ((\Mux46~341_combout\) # ((\Mux46~101_combout\ & \temp_line~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~101_combout\,
	datab => \Mux46~171_combout\,
	datac => \Mux46~341_combout\,
	datad => \temp_line~127_combout\,
	combout => \Mux46~342_combout\);

-- Location: LCCOMB_X25_Y12_N28
\Mux46~343\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~343_combout\ = (\Mux46~342_combout\) # ((\Mux46~171_combout\ & \temp_line~181_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux46~171_combout\,
	datac => \temp_line~181_combout\,
	datad => \Mux46~342_combout\,
	combout => \Mux46~343_combout\);

-- Location: LCCOMB_X29_Y7_N16
\Mux46~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~257_combout\ = (\Decoder1~110_combout\ & ((\Mux36~9_combout\ & (\Decoder1~114_combout\)) # (!\Mux36~9_combout\ & ((\Decoder1~122_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datab => \Decoder1~114_combout\,
	datac => \Decoder1~110_combout\,
	datad => \Decoder1~122_combout\,
	combout => \Mux46~257_combout\);

-- Location: LCCOMB_X28_Y10_N12
\Mux46~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~282_combout\ = (\Decoder1~110_combout\ & ((\Mux36~9_combout\ & ((\Decoder1~121_combout\))) # (!\Mux36~9_combout\ & (\Decoder1~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~110_combout\,
	datab => \Decoder1~113_combout\,
	datac => \Mux36~9_combout\,
	datad => \Decoder1~121_combout\,
	combout => \Mux46~282_combout\);

-- Location: LCCOMB_X29_Y13_N16
\Mux46~332\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~332_combout\ = (!\Mux46~12_combout\ & ((\Mux46~282_combout\ & ((\temp_line~0_combout\))) # (!\Mux46~282_combout\ & (\Mux46~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~12_combout\,
	datab => \Mux46~282_combout\,
	datac => \Mux46~56_combout\,
	datad => \temp_line~0_combout\,
	combout => \Mux46~332_combout\);

-- Location: LCCOMB_X29_Y13_N30
\Mux46~333\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~333_combout\ = (!\Mux46~257_combout\ & ((\Mux46~332_combout\) # ((\Mux46~12_combout\ & \temp_line~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~12_combout\,
	datab => \Mux46~257_combout\,
	datac => \temp_line~127_combout\,
	datad => \Mux46~332_combout\,
	combout => \Mux46~333_combout\);

-- Location: LCCOMB_X25_Y12_N26
\Mux46~334\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~334_combout\ = (\Mux46~333_combout\) # ((\Mux46~257_combout\ & \temp_line~181_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux46~333_combout\,
	datac => \Mux46~257_combout\,
	datad => \temp_line~181_combout\,
	combout => \Mux46~334_combout\);

-- Location: LCCOMB_X28_Y8_N16
\Mux46~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~251_combout\ = (\Decoder1~110_combout\ & ((\Mux36~9_combout\ & ((\Decoder1~116_combout\))) # (!\Mux36~9_combout\ & (\Decoder1~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~126_combout\,
	datab => \Decoder1~116_combout\,
	datac => \Mux36~9_combout\,
	datad => \Decoder1~110_combout\,
	combout => \Mux46~251_combout\);

-- Location: LCCOMB_X28_Y8_N0
\Mux46~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~264_combout\ = (\Decoder1~110_combout\ & ((\Mux36~9_combout\ & (\Decoder1~125_combout\)) # (!\Mux36~9_combout\ & ((\Decoder1~115_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~125_combout\,
	datab => \Decoder1~110_combout\,
	datac => \Mux36~9_combout\,
	datad => \Decoder1~115_combout\,
	combout => \Mux46~264_combout\);

-- Location: LCCOMB_X28_Y8_N4
\Mux46~335\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~335_combout\ = (!\Mux46~15_combout\ & ((\Mux46~264_combout\ & (\temp_line~0_combout\)) # (!\Mux46~264_combout\ & ((\Mux46~59_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~15_combout\,
	datab => \Mux46~264_combout\,
	datac => \temp_line~0_combout\,
	datad => \Mux46~59_combout\,
	combout => \Mux46~335_combout\);

-- Location: LCCOMB_X28_Y8_N26
\Mux46~336\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~336_combout\ = (!\Mux46~251_combout\ & ((\Mux46~335_combout\) # ((\Mux46~15_combout\ & \temp_line~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~15_combout\,
	datab => \temp_line~127_combout\,
	datac => \Mux46~335_combout\,
	datad => \Mux46~251_combout\,
	combout => \Mux46~336_combout\);

-- Location: LCCOMB_X28_Y8_N8
\Mux46~337\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~337_combout\ = (\Mux46~336_combout\) # ((\Mux46~251_combout\ & \temp_line~181_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux46~251_combout\,
	datac => \Mux46~336_combout\,
	datad => \temp_line~181_combout\,
	combout => \Mux46~337_combout\);

-- Location: LCCOMB_X26_Y12_N20
\Mux46~338\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~338_combout\ = (\Mux46~37_combout\ & \temp_line~127_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux46~37_combout\,
	datac => \temp_line~127_combout\,
	combout => \Mux46~338_combout\);

-- Location: LCCOMB_X28_Y7_N18
\Mux46~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~245_combout\ = (\Decoder1~119_combout\ & ((\Mux36~9_combout\ & (\Decoder1~114_combout\)) # (!\Mux36~9_combout\ & ((\Decoder1~122_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~114_combout\,
	datab => \Decoder1~122_combout\,
	datac => \Decoder1~119_combout\,
	datad => \Mux36~9_combout\,
	combout => \Mux46~245_combout\);

-- Location: LCCOMB_X22_Y7_N2
\Mux46~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~270_combout\ = (\Decoder1~119_combout\ & ((\Mux36~9_combout\ & (\Decoder1~121_combout\)) # (!\Mux36~9_combout\ & ((\Decoder1~113_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~119_combout\,
	datab => \Decoder1~121_combout\,
	datac => \Mux36~9_combout\,
	datad => \Decoder1~113_combout\,
	combout => \Mux46~270_combout\);

-- Location: LCCOMB_X29_Y11_N30
\Mux46~339\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~339_combout\ = (!\Mux46~37_combout\ & ((\Mux46~270_combout\ & (\temp_line~0_combout\)) # (!\Mux46~270_combout\ & ((\Mux46~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~270_combout\,
	datab => \temp_line~0_combout\,
	datac => \Mux46~37_combout\,
	datad => \Mux46~24_combout\,
	combout => \Mux46~339_combout\);

-- Location: LCCOMB_X25_Y12_N0
\Mux46~340\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~340_combout\ = (\Mux46~245_combout\ & (((\temp_line~181_combout\)))) # (!\Mux46~245_combout\ & ((\Mux46~338_combout\) # ((\Mux46~339_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~338_combout\,
	datab => \Mux46~245_combout\,
	datac => \temp_line~181_combout\,
	datad => \Mux46~339_combout\,
	combout => \Mux46~340_combout\);

-- Location: LCCOMB_X25_Y12_N18
\Mux50~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux50~13_combout\ = (\Mux32~9_combout\ & (\Mux33~9_combout\)) # (!\Mux32~9_combout\ & ((\Mux33~9_combout\ & (\Mux46~337_combout\)) # (!\Mux33~9_combout\ & ((\Mux46~340_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~9_combout\,
	datab => \Mux33~9_combout\,
	datac => \Mux46~337_combout\,
	datad => \Mux46~340_combout\,
	combout => \Mux50~13_combout\);

-- Location: LCCOMB_X25_Y12_N14
\Mux50~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux50~14_combout\ = (\Mux32~9_combout\ & ((\Mux50~13_combout\ & (\Mux46~343_combout\)) # (!\Mux50~13_combout\ & ((\Mux46~334_combout\))))) # (!\Mux32~9_combout\ & (((\Mux50~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~9_combout\,
	datab => \Mux46~343_combout\,
	datac => \Mux46~334_combout\,
	datad => \Mux50~13_combout\,
	combout => \Mux50~14_combout\);

-- Location: LCCOMB_X28_Y9_N16
\Mux46~324\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~324_combout\ = (!\Mux46~58_combout\ & ((\Mux46~220_combout\ & ((\temp_line~0_combout\))) # (!\Mux46~220_combout\ & (\Mux46~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~220_combout\,
	datab => \Mux46~10_combout\,
	datac => \Mux46~58_combout\,
	datad => \temp_line~0_combout\,
	combout => \Mux46~324_combout\);

-- Location: LCCOMB_X28_Y9_N10
\Mux46~325\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~325_combout\ = (!\Mux46~264_combout\ & ((\Mux46~324_combout\) # ((\temp_line~127_combout\ & \Mux46~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~127_combout\,
	datab => \Mux46~264_combout\,
	datac => \Mux46~58_combout\,
	datad => \Mux46~324_combout\,
	combout => \Mux46~325_combout\);

-- Location: LCCOMB_X29_Y12_N20
\Mux46~326\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~326_combout\ = (\Mux46~325_combout\) # ((\Mux46~264_combout\ & \temp_line~181_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~264_combout\,
	datab => \Mux46~325_combout\,
	datad => \temp_line~181_combout\,
	combout => \Mux46~326_combout\);

-- Location: LCCOMB_X29_Y8_N10
\Mux46~330\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~330_combout\ = (!\Mux46~55_combout\ & ((\Mux46~240_combout\ & (\temp_line~0_combout\)) # (!\Mux46~240_combout\ & ((\Mux46~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~0_combout\,
	datab => \Mux46~240_combout\,
	datac => \Mux46~20_combout\,
	datad => \Mux46~55_combout\,
	combout => \Mux46~330_combout\);

-- Location: LCCOMB_X29_Y12_N2
\Mux46~329\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~329_combout\ = (\temp_line~127_combout\ & ((\Mux36~9_combout\ & (\Decoder1~157_combout\)) # (!\Mux36~9_combout\ & ((\Decoder1~158_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~157_combout\,
	datab => \Mux36~9_combout\,
	datac => \temp_line~127_combout\,
	datad => \Decoder1~158_combout\,
	combout => \Mux46~329_combout\);

-- Location: LCCOMB_X29_Y12_N4
\Mux46~331\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~331_combout\ = (\Mux46~282_combout\ & (((\temp_line~181_combout\)))) # (!\Mux46~282_combout\ & ((\Mux46~330_combout\) # ((\Mux46~329_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~282_combout\,
	datab => \Mux46~330_combout\,
	datac => \Mux46~329_combout\,
	datad => \temp_line~181_combout\,
	combout => \Mux46~331_combout\);

-- Location: LCCOMB_X29_Y12_N24
\Mux46~328\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~328_combout\ = (!\Mux46~29_combout\ & ((\Mux46~234_combout\ & (\temp_line~0_combout\)) # (!\Mux46~234_combout\ & ((\Mux46~41_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~0_combout\,
	datab => \Mux46~234_combout\,
	datac => \Mux46~29_combout\,
	datad => \Mux46~41_combout\,
	combout => \Mux46~328_combout\);

-- Location: LCCOMB_X29_Y12_N22
\Mux46~327\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~327_combout\ = (!\Mux46~23_combout\ & ((\Mux46~224_combout\ & ((\temp_line~0_combout\))) # (!\Mux46~224_combout\ & (\Mux46~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~48_combout\,
	datab => \Mux46~23_combout\,
	datac => \temp_line~0_combout\,
	datad => \Mux46~224_combout\,
	combout => \Mux46~327_combout\);

-- Location: LCCOMB_X29_Y12_N6
\Mux50~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux50~7_combout\ = (\temp_line~127_combout\ & ((\Mux33~9_combout\ & (\Mux46~23_combout\)) # (!\Mux33~9_combout\ & ((\Mux46~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~23_combout\,
	datab => \Mux46~29_combout\,
	datac => \temp_line~127_combout\,
	datad => \Mux33~9_combout\,
	combout => \Mux50~7_combout\);

-- Location: LCCOMB_X29_Y12_N0
\Mux50~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux50~8_combout\ = (\Mux50~7_combout\) # ((\Mux33~9_combout\ & ((\Mux46~327_combout\))) # (!\Mux33~9_combout\ & (\Mux46~328_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux46~328_combout\,
	datac => \Mux46~327_combout\,
	datad => \Mux50~7_combout\,
	combout => \Mux50~8_combout\);

-- Location: LCCOMB_X28_Y8_N22
\Mux46~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~276_combout\ = (\Decoder1~119_combout\ & ((\Mux36~9_combout\ & ((\Decoder1~125_combout\))) # (!\Mux36~9_combout\ & (\Decoder1~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~115_combout\,
	datab => \Decoder1~119_combout\,
	datac => \Mux36~9_combout\,
	datad => \Decoder1~125_combout\,
	combout => \Mux46~276_combout\);

-- Location: LCCOMB_X29_Y12_N14
\Mux50~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux50~9_combout\ = (\Mux32~9_combout\ & (((\Mux33~9_combout\)))) # (!\Mux32~9_combout\ & ((\Mux33~9_combout\ & ((\Mux46~270_combout\))) # (!\Mux33~9_combout\ & (\Mux46~276_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~9_combout\,
	datab => \Mux46~276_combout\,
	datac => \Mux46~270_combout\,
	datad => \Mux33~9_combout\,
	combout => \Mux50~9_combout\);

-- Location: LCCOMB_X29_Y12_N12
\Mux50~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux50~10_combout\ = (\Mux32~9_combout\ & (((\Mux50~9_combout\)))) # (!\Mux32~9_combout\ & ((\Mux50~9_combout\ & ((\temp_line~181_combout\))) # (!\Mux50~9_combout\ & (\Mux50~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~9_combout\,
	datab => \Mux50~8_combout\,
	datac => \Mux50~9_combout\,
	datad => \temp_line~181_combout\,
	combout => \Mux50~10_combout\);

-- Location: LCCOMB_X29_Y12_N18
\Mux50~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux50~11_combout\ = (\Mux32~9_combout\ & ((\Mux50~10_combout\ & ((\Mux46~331_combout\))) # (!\Mux50~10_combout\ & (\Mux46~326_combout\)))) # (!\Mux32~9_combout\ & (((\Mux50~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~9_combout\,
	datab => \Mux46~326_combout\,
	datac => \Mux46~331_combout\,
	datad => \Mux50~10_combout\,
	combout => \Mux50~11_combout\);

-- Location: LCCOMB_X30_Y9_N8
\Mux50~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux50~4_combout\ = (\Mux33~9_combout\ & (((\Mux32~9_combout\) # (\Mux46~227_combout\)))) # (!\Mux33~9_combout\ & (\Mux46~232_combout\ & (!\Mux32~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~232_combout\,
	datab => \Mux33~9_combout\,
	datac => \Mux32~9_combout\,
	datad => \Mux46~227_combout\,
	combout => \Mux50~4_combout\);

-- Location: LCCOMB_X29_Y9_N0
\Mux46~318\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~318_combout\ = (!\Mux46~33_combout\ & ((\Mux46~251_combout\ & (\temp_line~0_combout\)) # (!\Mux46~251_combout\ & ((\Mux46~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~33_combout\,
	datab => \Mux46~251_combout\,
	datac => \temp_line~0_combout\,
	datad => \Mux46~16_combout\,
	combout => \Mux46~318_combout\);

-- Location: LCCOMB_X29_Y9_N14
\Mux46~319\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~319_combout\ = (!\Mux46~26_combout\ & ((\Mux46~245_combout\ & ((\temp_line~0_combout\))) # (!\Mux46~245_combout\ & (\Mux46~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~38_combout\,
	datab => \Mux46~26_combout\,
	datac => \temp_line~0_combout\,
	datad => \Mux46~245_combout\,
	combout => \Mux46~319_combout\);

-- Location: LCCOMB_X29_Y9_N28
\Mux50~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux50~2_combout\ = (\temp_line~127_combout\ & ((\Mux33~9_combout\ & ((\Mux46~33_combout\))) # (!\Mux33~9_combout\ & (\Mux46~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux46~26_combout\,
	datac => \Mux46~33_combout\,
	datad => \temp_line~127_combout\,
	combout => \Mux50~2_combout\);

-- Location: LCCOMB_X29_Y9_N22
\Mux50~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux50~3_combout\ = (\Mux50~2_combout\) # ((\Mux33~9_combout\ & (\Mux46~318_combout\)) # (!\Mux33~9_combout\ & ((\Mux46~319_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux46~318_combout\,
	datac => \Mux46~319_combout\,
	datad => \Mux50~2_combout\,
	combout => \Mux50~3_combout\);

-- Location: LCCOMB_X29_Y9_N8
\Mux50~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux50~5_combout\ = (\Mux32~9_combout\ & (\Mux50~4_combout\)) # (!\Mux32~9_combout\ & ((\Mux50~4_combout\ & ((\temp_line~181_combout\))) # (!\Mux50~4_combout\ & (\Mux50~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~9_combout\,
	datab => \Mux50~4_combout\,
	datac => \Mux50~3_combout\,
	datad => \temp_line~181_combout\,
	combout => \Mux50~5_combout\);

-- Location: LCCOMB_X29_Y7_N28
\Mux46~315\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~315_combout\ = (!\Mux46~52_combout\ & ((\Mux46~257_combout\ & ((\temp_line~0_combout\))) # (!\Mux46~257_combout\ & (\Mux46~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~52_combout\,
	datab => \Mux46~13_combout\,
	datac => \temp_line~0_combout\,
	datad => \Mux46~257_combout\,
	combout => \Mux46~315_combout\);

-- Location: LCCOMB_X29_Y9_N4
\Mux46~316\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~316_combout\ = (!\Mux46~218_combout\ & ((\Mux46~315_combout\) # ((\Mux46~52_combout\ & \temp_line~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~315_combout\,
	datab => \Mux46~52_combout\,
	datac => \Mux46~218_combout\,
	datad => \temp_line~127_combout\,
	combout => \Mux46~316_combout\);

-- Location: LCCOMB_X29_Y9_N26
\Mux46~317\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~317_combout\ = (\Mux46~316_combout\) # ((\Mux46~218_combout\ & \temp_line~181_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux46~218_combout\,
	datac => \Mux46~316_combout\,
	datad => \temp_line~181_combout\,
	combout => \Mux46~317_combout\);

-- Location: LCCOMB_X29_Y7_N2
\Mux46~321\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~321_combout\ = (\Mux46~101_combout\ & (\Mux45~41_combout\ $ ((\e_ram|altsyncram_component|auto_generated|q_a\(7))))) # (!\Mux46~101_combout\ & (((\Mux46~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux45~41_combout\,
	datab => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datac => \Mux46~101_combout\,
	datad => \Mux46~100_combout\,
	combout => \Mux46~321_combout\);

-- Location: LCCOMB_X29_Y9_N12
\Mux46~322\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~322_combout\ = (!\Mux46~62_combout\ & ((\Mux46~171_combout\ & ((\temp_line~0_combout\))) # (!\Mux46~171_combout\ & (\Mux46~321_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~171_combout\,
	datab => \Mux46~321_combout\,
	datac => \temp_line~0_combout\,
	datad => \Mux46~62_combout\,
	combout => \Mux46~322_combout\);

-- Location: LCCOMB_X29_Y9_N2
\Mux46~320\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~320_combout\ = (\Mux46~62_combout\ & \temp_line~127_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux46~62_combout\,
	datad => \temp_line~127_combout\,
	combout => \Mux46~320_combout\);

-- Location: LCCOMB_X29_Y9_N18
\Mux46~323\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~323_combout\ = (\Mux46~168_combout\ & (((\temp_line~181_combout\)))) # (!\Mux46~168_combout\ & ((\Mux46~322_combout\) # ((\Mux46~320_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~322_combout\,
	datab => \Mux46~320_combout\,
	datac => \Mux46~168_combout\,
	datad => \temp_line~181_combout\,
	combout => \Mux46~323_combout\);

-- Location: LCCOMB_X29_Y9_N20
\Mux50~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux50~6_combout\ = (\Mux32~9_combout\ & ((\Mux50~5_combout\ & ((\Mux46~323_combout\))) # (!\Mux50~5_combout\ & (\Mux46~317_combout\)))) # (!\Mux32~9_combout\ & (\Mux50~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~9_combout\,
	datab => \Mux50~5_combout\,
	datac => \Mux46~317_combout\,
	datad => \Mux46~323_combout\,
	combout => \Mux50~6_combout\);

-- Location: LCCOMB_X25_Y12_N24
\Mux50~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux50~12_combout\ = (\Mux34~9_combout\ & ((\Mux35~9_combout\) # ((\Mux50~6_combout\)))) # (!\Mux34~9_combout\ & (!\Mux35~9_combout\ & (\Mux50~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datab => \Mux35~9_combout\,
	datac => \Mux50~11_combout\,
	datad => \Mux50~6_combout\,
	combout => \Mux50~12_combout\);

-- Location: LCCOMB_X25_Y12_N4
\Mux50~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux50~15_combout\ = (\Mux35~9_combout\ & ((\Mux50~12_combout\ & ((\Mux50~14_combout\))) # (!\Mux50~12_combout\ & (\Mux50~1_combout\)))) # (!\Mux35~9_combout\ & (((\Mux50~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux35~9_combout\,
	datab => \Mux50~1_combout\,
	datac => \Mux50~14_combout\,
	datad => \Mux50~12_combout\,
	combout => \Mux50~15_combout\);

-- Location: LCCOMB_X28_Y13_N6
\Mux46~350\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~350_combout\ = (!\Mux46~84_combout\ & ((\Mux46~143_combout\ & ((\temp_line~0_combout\))) # (!\Mux46~143_combout\ & (\Mux46~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~84_combout\,
	datab => \Mux46~143_combout\,
	datac => \Mux46~119_combout\,
	datad => \temp_line~0_combout\,
	combout => \Mux46~350_combout\);

-- Location: LCCOMB_X28_Y13_N12
\Mux46~351\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~351_combout\ = (!\Mux46~145_combout\ & ((\Mux46~350_combout\) # ((\Mux46~84_combout\ & \temp_line~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~84_combout\,
	datab => \Mux46~145_combout\,
	datac => \temp_line~127_combout\,
	datad => \Mux46~350_combout\,
	combout => \Mux46~351_combout\);

-- Location: LCCOMB_X26_Y9_N22
\Mux46~352\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~352_combout\ = (\Mux46~351_combout\) # ((\Mux46~145_combout\ & \temp_line~181_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~145_combout\,
	datac => \Mux46~351_combout\,
	datad => \temp_line~181_combout\,
	combout => \Mux46~352_combout\);

-- Location: LCCOMB_X26_Y9_N30
\Mux46~348\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~348_combout\ = (!\Mux46~86_combout\ & ((\Mux46~138_combout\ & (\temp_line~0_combout\)) # (!\Mux46~138_combout\ & ((\Mux46~116_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~86_combout\,
	datab => \Mux46~138_combout\,
	datac => \temp_line~0_combout\,
	datad => \Mux46~116_combout\,
	combout => \Mux46~348_combout\);

-- Location: LCCOMB_X26_Y9_N8
\Mux46~347\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~347_combout\ = (\temp_line~127_combout\ & ((\Mux36~9_combout\ & ((\Decoder1~148_combout\))) # (!\Mux36~9_combout\ & (\Decoder1~150_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~150_combout\,
	datab => \Decoder1~148_combout\,
	datac => \temp_line~127_combout\,
	datad => \Mux36~9_combout\,
	combout => \Mux46~347_combout\);

-- Location: LCCOMB_X26_Y9_N12
\Mux46~349\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~349_combout\ = (\Mux46~135_combout\ & (((\temp_line~181_combout\)))) # (!\Mux46~135_combout\ & ((\Mux46~348_combout\) # ((\Mux46~347_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~348_combout\,
	datab => \Mux46~135_combout\,
	datac => \Mux46~347_combout\,
	datad => \temp_line~181_combout\,
	combout => \Mux46~349_combout\);

-- Location: LCCOMB_X26_Y9_N28
\Mux50~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux50~16_combout\ = (\Mux32~9_combout\ & (\Mux33~9_combout\)) # (!\Mux32~9_combout\ & ((\Mux33~9_combout\ & ((\Mux46~349_combout\))) # (!\Mux33~9_combout\ & (\Mux46~352_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~9_combout\,
	datab => \Mux33~9_combout\,
	datac => \Mux46~352_combout\,
	datad => \Mux46~349_combout\,
	combout => \Mux50~16_combout\);

-- Location: LCCOMB_X23_Y9_N22
\Mux46~344\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~344_combout\ = (\Mux46~81_combout\ & \temp_line~127_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux46~81_combout\,
	datad => \temp_line~127_combout\,
	combout => \Mux46~344_combout\);

-- Location: LCCOMB_X23_Y9_N4
\Mux46~345\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~345_combout\ = (!\Mux46~81_combout\ & ((\Mux46~127_combout\ & (\temp_line~0_combout\)) # (!\Mux46~127_combout\ & ((\Mux46~113_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~0_combout\,
	datab => \Mux46~81_combout\,
	datac => \Mux46~127_combout\,
	datad => \Mux46~113_combout\,
	combout => \Mux46~345_combout\);

-- Location: LCCOMB_X23_Y9_N18
\Mux46~346\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~346_combout\ = (\Mux46~129_combout\ & (((\temp_line~181_combout\)))) # (!\Mux46~129_combout\ & ((\Mux46~344_combout\) # ((\Mux46~345_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~344_combout\,
	datab => \Mux46~129_combout\,
	datac => \Mux46~345_combout\,
	datad => \temp_line~181_combout\,
	combout => \Mux46~346_combout\);

-- Location: LCCOMB_X26_Y10_N14
\Mux46~382\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~382_combout\ = (\Mux36~9_combout\ & (\vram_a_data[0]~42_combout\)) # (!\Mux36~9_combout\ & ((\temp_line~183_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \vram_a_data[0]~42_combout\,
	datac => \Mux36~9_combout\,
	datad => \temp_line~183_combout\,
	combout => \Mux46~382_combout\);

-- Location: LCCOMB_X25_Y12_N22
\Mux50~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux50~17_combout\ = (\Mux32~9_combout\ & ((\Mux50~16_combout\ & ((\Mux46~382_combout\))) # (!\Mux50~16_combout\ & (\Mux46~346_combout\)))) # (!\Mux32~9_combout\ & (\Mux50~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~9_combout\,
	datab => \Mux50~16_combout\,
	datac => \Mux46~346_combout\,
	datad => \Mux46~382_combout\,
	combout => \Mux50~17_combout\);

-- Location: LCCOMB_X26_Y10_N2
\Mux46~370\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~370_combout\ = (!\Mux46~77_combout\ & ((\Mux46~152_combout\ & (\temp_line~0_combout\)) # (!\Mux46~152_combout\ & ((\Mux46~93_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~0_combout\,
	datab => \Mux46~152_combout\,
	datac => \Mux46~77_combout\,
	datad => \Mux46~93_combout\,
	combout => \Mux46~370_combout\);

-- Location: LCCOMB_X26_Y12_N16
\Mux46~371\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~371_combout\ = (!\Mux46~201_combout\ & ((\Mux46~370_combout\) # ((\temp_line~127_combout\ & \Mux46~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~127_combout\,
	datab => \Mux46~201_combout\,
	datac => \Mux46~370_combout\,
	datad => \Mux46~77_combout\,
	combout => \Mux46~371_combout\);

-- Location: LCCOMB_X26_Y12_N18
\Mux46~372\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~372_combout\ = (\Mux46~371_combout\) # ((\Mux46~201_combout\ & \temp_line~181_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~201_combout\,
	datab => \Mux46~371_combout\,
	datac => \temp_line~181_combout\,
	combout => \Mux46~372_combout\);

-- Location: LCCOMB_X21_Y9_N22
\Mux50~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux50~22_combout\ = (\Mux32~9_combout\ & (((\Mux33~9_combout\)))) # (!\Mux32~9_combout\ & ((\Mux33~9_combout\ & (\Mux46~187_combout\)) # (!\Mux33~9_combout\ & ((\Mux46~193_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~9_combout\,
	datab => \Mux46~187_combout\,
	datac => \Mux46~193_combout\,
	datad => \Mux33~9_combout\,
	combout => \Mux50~22_combout\);

-- Location: LCCOMB_X28_Y13_N24
\Mux46~368\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~368_combout\ = (\Mux46~84_combout\ & (\Mux45~41_combout\ $ ((\e_ram|altsyncram_component|auto_generated|q_a\(7))))) # (!\Mux46~84_combout\ & (((\Mux46~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux45~41_combout\,
	datab => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datac => \Mux46~84_combout\,
	datad => \Mux46~83_combout\,
	combout => \Mux46~368_combout\);

-- Location: LCCOMB_X28_Y13_N26
\Mux46~369\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~369_combout\ = (!\Mux46~73_combout\ & ((\Mux46~145_combout\ & ((\temp_line~0_combout\))) # (!\Mux46~145_combout\ & (\Mux46~368_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~368_combout\,
	datab => \Mux46~73_combout\,
	datac => \Mux46~145_combout\,
	datad => \temp_line~0_combout\,
	combout => \Mux46~369_combout\);

-- Location: LCCOMB_X28_Y10_N6
\Mux46~366\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~366_combout\ = (\Mux46~86_combout\ & (\e_ram|altsyncram_component|auto_generated|q_a\(7) $ (((\Mux45~41_combout\))))) # (!\Mux46~86_combout\ & (((\Mux46~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~86_combout\,
	datab => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datac => \Mux46~85_combout\,
	datad => \Mux45~41_combout\,
	combout => \Mux46~366_combout\);

-- Location: LCCOMB_X28_Y13_N14
\Mux46~367\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~367_combout\ = (!\Mux46~70_combout\ & ((\Mux46~135_combout\ & ((\temp_line~0_combout\))) # (!\Mux46~135_combout\ & (\Mux46~366_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~70_combout\,
	datab => \Mux46~366_combout\,
	datac => \Mux46~135_combout\,
	datad => \temp_line~0_combout\,
	combout => \Mux46~367_combout\);

-- Location: LCCOMB_X28_Y13_N28
\Mux50~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux50~20_combout\ = (\temp_line~127_combout\ & ((\Mux33~9_combout\ & ((\Mux46~70_combout\))) # (!\Mux33~9_combout\ & (\Mux46~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux46~73_combout\,
	datac => \temp_line~127_combout\,
	datad => \Mux46~70_combout\,
	combout => \Mux50~20_combout\);

-- Location: LCCOMB_X28_Y13_N30
\Mux50~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux50~21_combout\ = (\Mux50~20_combout\) # ((\Mux33~9_combout\ & ((\Mux46~367_combout\))) # (!\Mux33~9_combout\ & (\Mux46~369_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~369_combout\,
	datab => \Mux33~9_combout\,
	datac => \Mux46~367_combout\,
	datad => \Mux50~20_combout\,
	combout => \Mux50~21_combout\);

-- Location: LCCOMB_X26_Y12_N30
\Mux50~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux50~23_combout\ = (\Mux50~22_combout\ & ((\temp_line~181_combout\) # ((\Mux32~9_combout\)))) # (!\Mux50~22_combout\ & (((!\Mux32~9_combout\ & \Mux50~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux50~22_combout\,
	datab => \temp_line~181_combout\,
	datac => \Mux32~9_combout\,
	datad => \Mux50~21_combout\,
	combout => \Mux50~23_combout\);

-- Location: LCCOMB_X26_Y12_N2
\Mux46~363\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~363_combout\ = (\temp_line~127_combout\ & ((\Mux36~9_combout\ & (\Decoder1~153_combout\)) # (!\Mux36~9_combout\ & ((\Decoder1~154_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~153_combout\,
	datab => \Mux36~9_combout\,
	datac => \temp_line~127_combout\,
	datad => \Decoder1~154_combout\,
	combout => \Mux46~363_combout\);

-- Location: LCCOMB_X23_Y9_N2
\Mux46~364\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~364_combout\ = (!\Mux46~67_combout\ & ((\Mux46~129_combout\ & (\temp_line~0_combout\)) # (!\Mux46~129_combout\ & ((\Mux46~82_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~0_combout\,
	datab => \Mux46~129_combout\,
	datac => \Mux46~67_combout\,
	datad => \Mux46~82_combout\,
	combout => \Mux46~364_combout\);

-- Location: LCCOMB_X26_Y12_N12
\Mux46~365\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~365_combout\ = (\Mux46~183_combout\ & (((\temp_line~181_combout\)))) # (!\Mux46~183_combout\ & ((\Mux46~363_combout\) # ((\Mux46~364_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~183_combout\,
	datab => \Mux46~363_combout\,
	datac => \temp_line~181_combout\,
	datad => \Mux46~364_combout\,
	combout => \Mux46~365_combout\);

-- Location: LCCOMB_X26_Y12_N8
\Mux50~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux50~24_combout\ = (\Mux32~9_combout\ & ((\Mux50~23_combout\ & (\Mux46~372_combout\)) # (!\Mux50~23_combout\ & ((\Mux46~365_combout\))))) # (!\Mux32~9_combout\ & (((\Mux50~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~9_combout\,
	datab => \Mux46~372_combout\,
	datac => \Mux50~23_combout\,
	datad => \Mux46~365_combout\,
	combout => \Mux50~24_combout\);

-- Location: LCCOMB_X23_Y9_N20
\Mux46~353\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~353_combout\ = (!\Mux46~112_combout\ & ((\Mux46~176_combout\ & (\temp_line~0_combout\)) # (!\Mux46~176_combout\ & ((\Mux46~108_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~0_combout\,
	datab => \Mux46~112_combout\,
	datac => \Mux46~176_combout\,
	datad => \Mux46~108_combout\,
	combout => \Mux46~353_combout\);

-- Location: LCCOMB_X23_Y9_N14
\Mux46~354\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~354_combout\ = (!\Mux46~127_combout\ & ((\Mux46~353_combout\) # ((\Mux46~112_combout\ & \temp_line~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~127_combout\,
	datab => \Mux46~353_combout\,
	datac => \Mux46~112_combout\,
	datad => \temp_line~127_combout\,
	combout => \Mux46~354_combout\);

-- Location: LCCOMB_X23_Y9_N12
\Mux46~355\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~355_combout\ = (\Mux46~354_combout\) # ((\Mux46~127_combout\ & \temp_line~181_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~127_combout\,
	datac => \Mux46~354_combout\,
	datad => \temp_line~181_combout\,
	combout => \Mux46~355_combout\);

-- Location: LCCOMB_X26_Y9_N18
\Mux46~356\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~356_combout\ = (!\Mux46~115_combout\ & ((\Mux46~163_combout\ & (\temp_line~0_combout\)) # (!\Mux46~163_combout\ & ((\Mux46~97_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~115_combout\,
	datab => \Mux46~163_combout\,
	datac => \temp_line~0_combout\,
	datad => \Mux46~97_combout\,
	combout => \Mux46~356_combout\);

-- Location: LCCOMB_X26_Y9_N16
\Mux46~357\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~357_combout\ = (!\Mux46~138_combout\ & ((\Mux46~356_combout\) # ((\Mux46~115_combout\ & \temp_line~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~115_combout\,
	datab => \Mux46~138_combout\,
	datac => \temp_line~127_combout\,
	datad => \Mux46~356_combout\,
	combout => \Mux46~357_combout\);

-- Location: LCCOMB_X26_Y9_N14
\Mux46~358\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~358_combout\ = (\Mux46~357_combout\) # ((\Mux46~138_combout\ & \temp_line~181_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux46~138_combout\,
	datac => \Mux46~357_combout\,
	datad => \temp_line~181_combout\,
	combout => \Mux46~358_combout\);

-- Location: LCCOMB_X18_Y6_N26
\Mux46~360\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~360_combout\ = (\Mux46~99_combout\ & ((\Mux45~41_combout\ $ (\e_ram|altsyncram_component|auto_generated|q_a\(7))))) # (!\Mux46~99_combout\ & (\Mux46~98_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~98_combout\,
	datab => \Mux45~41_combout\,
	datac => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datad => \Mux46~99_combout\,
	combout => \Mux46~360_combout\);

-- Location: LCCOMB_X26_Y9_N26
\Mux46~361\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~361_combout\ = (!\Mux46~118_combout\ & ((\Mux46~157_combout\ & ((\temp_line~0_combout\))) # (!\Mux46~157_combout\ & (\Mux46~360_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~118_combout\,
	datab => \Mux46~360_combout\,
	datac => \temp_line~0_combout\,
	datad => \Mux46~157_combout\,
	combout => \Mux46~361_combout\);

-- Location: LCCOMB_X26_Y9_N4
\Mux46~359\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~359_combout\ = (\temp_line~127_combout\ & \Mux46~118_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \temp_line~127_combout\,
	datad => \Mux46~118_combout\,
	combout => \Mux46~359_combout\);

-- Location: LCCOMB_X26_Y9_N0
\Mux46~362\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~362_combout\ = (\Mux46~143_combout\ & (((\temp_line~181_combout\)))) # (!\Mux46~143_combout\ & ((\Mux46~361_combout\) # ((\Mux46~359_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~361_combout\,
	datab => \Mux46~143_combout\,
	datac => \Mux46~359_combout\,
	datad => \temp_line~181_combout\,
	combout => \Mux46~362_combout\);

-- Location: LCCOMB_X26_Y9_N6
\Mux50~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux50~18_combout\ = (\Mux32~9_combout\ & (\Mux33~9_combout\)) # (!\Mux32~9_combout\ & ((\Mux33~9_combout\ & (\Mux46~358_combout\)) # (!\Mux33~9_combout\ & ((\Mux46~362_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~9_combout\,
	datab => \Mux33~9_combout\,
	datac => \Mux46~358_combout\,
	datad => \Mux46~362_combout\,
	combout => \Mux50~18_combout\);

-- Location: LCCOMB_X25_Y12_N12
\Mux50~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux50~19_combout\ = (\Mux32~9_combout\ & ((\Mux50~18_combout\ & (\Mux46~133_combout\)) # (!\Mux50~18_combout\ & ((\Mux46~355_combout\))))) # (!\Mux32~9_combout\ & (((\Mux50~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~9_combout\,
	datab => \Mux46~133_combout\,
	datac => \Mux46~355_combout\,
	datad => \Mux50~18_combout\,
	combout => \Mux50~19_combout\);

-- Location: LCCOMB_X25_Y12_N30
\Mux50~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux50~25_combout\ = (\Mux34~9_combout\ & ((\Mux35~9_combout\) # ((\Mux50~19_combout\)))) # (!\Mux34~9_combout\ & (!\Mux35~9_combout\ & (\Mux50~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datab => \Mux35~9_combout\,
	datac => \Mux50~24_combout\,
	datad => \Mux50~19_combout\,
	combout => \Mux50~25_combout\);

-- Location: LCCOMB_X26_Y10_N4
\Mux46~374\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~374_combout\ = (!\Mux46~107_combout\ & ((\Mux46~201_combout\ & (\temp_line~0_combout\)) # (!\Mux46~201_combout\ & ((\Mux46~78_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~0_combout\,
	datab => \Mux46~78_combout\,
	datac => \Mux46~201_combout\,
	datad => \Mux46~107_combout\,
	combout => \Mux46~374_combout\);

-- Location: LCCOMB_X26_Y12_N14
\Mux46~373\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~373_combout\ = (\temp_line~127_combout\ & \Mux46~107_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~127_combout\,
	datad => \Mux46~107_combout\,
	combout => \Mux46~373_combout\);

-- Location: LCCOMB_X25_Y12_N8
\Mux46~375\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~375_combout\ = (\Mux46~176_combout\ & (((\temp_line~181_combout\)))) # (!\Mux46~176_combout\ & ((\Mux46~374_combout\) # ((\Mux46~373_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~176_combout\,
	datab => \Mux46~374_combout\,
	datac => \Mux46~373_combout\,
	datad => \temp_line~181_combout\,
	combout => \Mux46~375_combout\);

-- Location: LCCOMB_X21_Y9_N6
\Mux46~379\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~379_combout\ = (\temp_line~127_combout\ & ((\Mux36~9_combout\ & ((\Decoder1~145_combout\))) # (!\Mux36~9_combout\ & (\Decoder1~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datab => \Decoder1~151_combout\,
	datac => \Decoder1~145_combout\,
	datad => \temp_line~127_combout\,
	combout => \Mux46~379_combout\);

-- Location: LCCOMB_X21_Y9_N8
\Mux46~380\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~380_combout\ = (!\Mux46~99_combout\ & ((\Mux46~187_combout\ & ((\temp_line~0_combout\))) # (!\Mux46~187_combout\ & (\Mux46~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~99_combout\,
	datab => \Mux46~71_combout\,
	datac => \Mux46~187_combout\,
	datad => \temp_line~0_combout\,
	combout => \Mux46~380_combout\);

-- Location: LCCOMB_X21_Y9_N26
\Mux46~381\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~381_combout\ = (\Mux46~157_combout\ & (((\temp_line~181_combout\)))) # (!\Mux46~157_combout\ & ((\Mux46~379_combout\) # ((\Mux46~380_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~379_combout\,
	datab => \Mux46~380_combout\,
	datac => \Mux46~157_combout\,
	datad => \temp_line~181_combout\,
	combout => \Mux46~381_combout\);

-- Location: LCCOMB_X21_Y9_N4
\Mux46~376\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~376_combout\ = (!\Mux46~96_combout\ & ((\Mux46~183_combout\ & ((\temp_line~0_combout\))) # (!\Mux46~183_combout\ & (\Mux46~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~183_combout\,
	datab => \Mux46~68_combout\,
	datac => \Mux46~96_combout\,
	datad => \temp_line~0_combout\,
	combout => \Mux46~376_combout\);

-- Location: LCCOMB_X21_Y9_N30
\Mux46~377\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~377_combout\ = (!\Mux46~163_combout\ & ((\Mux46~376_combout\) # ((\Mux46~96_combout\ & \temp_line~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~96_combout\,
	datab => \Mux46~163_combout\,
	datac => \Mux46~376_combout\,
	datad => \temp_line~127_combout\,
	combout => \Mux46~377_combout\);

-- Location: LCCOMB_X21_Y9_N20
\Mux46~378\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~378_combout\ = (\Mux46~377_combout\) # ((\Mux46~163_combout\ & \temp_line~181_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux46~163_combout\,
	datac => \Mux46~377_combout\,
	datad => \temp_line~181_combout\,
	combout => \Mux46~378_combout\);

-- Location: LCCOMB_X21_Y9_N12
\Mux50~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux50~26_combout\ = (\Mux32~9_combout\ & (\Mux33~9_combout\)) # (!\Mux32~9_combout\ & ((\Mux33~9_combout\ & ((\Mux46~378_combout\))) # (!\Mux33~9_combout\ & (\Mux46~381_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~9_combout\,
	datab => \Mux33~9_combout\,
	datac => \Mux46~381_combout\,
	datad => \Mux46~378_combout\,
	combout => \Mux50~26_combout\);

-- Location: LCCOMB_X25_Y12_N6
\Mux50~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux50~27_combout\ = (\Mux32~9_combout\ & ((\Mux50~26_combout\ & ((\Mux46~383_combout\))) # (!\Mux50~26_combout\ & (\Mux46~375_combout\)))) # (!\Mux32~9_combout\ & (((\Mux50~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~9_combout\,
	datab => \Mux46~375_combout\,
	datac => \Mux46~383_combout\,
	datad => \Mux50~26_combout\,
	combout => \Mux50~27_combout\);

-- Location: LCCOMB_X25_Y12_N20
\Mux50~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux50~28_combout\ = (\Mux35~9_combout\ & ((\Mux50~25_combout\ & ((\Mux50~27_combout\))) # (!\Mux50~25_combout\ & (\Mux50~17_combout\)))) # (!\Mux35~9_combout\ & (((\Mux50~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux50~17_combout\,
	datab => \Mux35~9_combout\,
	datac => \Mux50~25_combout\,
	datad => \Mux50~27_combout\,
	combout => \Mux50~28_combout\);

-- Location: LCCOMB_X25_Y12_N10
\temp_line~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~186_combout\ = \e_ram|altsyncram_component|auto_generated|q_a\(2) $ (((\Mux31~9_combout\ & ((\Mux50~28_combout\))) # (!\Mux31~9_combout\ & (\Mux50~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~9_combout\,
	datab => \e_ram|altsyncram_component|auto_generated|q_a\(2),
	datac => \Mux50~15_combout\,
	datad => \Mux50~28_combout\,
	combout => \temp_line~186_combout\);

-- Location: LCCOMB_X23_Y5_N8
\temp_line~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~217_combout\ = (\Decoder1~160_combout\ & ((\temp_line~181_combout\))) # (!\Decoder1~160_combout\ & (\temp_line~164_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~160_combout\,
	datac => \temp_line~164_combout\,
	datad => \temp_line~181_combout\,
	combout => \temp_line~217_combout\);

-- Location: LCCOMB_X22_Y12_N6
\temp_line~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~218_combout\ = (\Decoder5~10_combout\ & ((\Decoder5~7_combout\ & (\temp_line~182_combout\)) # (!\Decoder5~7_combout\ & ((\temp_line~217_combout\))))) # (!\Decoder5~10_combout\ & (((\temp_line~217_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder5~10_combout\,
	datab => \Decoder5~7_combout\,
	datac => \temp_line~182_combout\,
	datad => \temp_line~217_combout\,
	combout => \temp_line~218_combout\);

-- Location: LCCOMB_X22_Y12_N0
\temp_line~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~219_combout\ = (\Decoder1~167_combout\ & (\temp_line~186_combout\)) # (!\Decoder1~167_combout\ & ((\temp_line~218_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~167_combout\,
	datac => \temp_line~186_combout\,
	datad => \temp_line~218_combout\,
	combout => \temp_line~219_combout\);

-- Location: LCCOMB_X22_Y12_N26
\temp_line~384\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~384_combout\ = (\Decoder1~161_combout\ & ((\temp_line~369_combout\))) # (!\Decoder1~161_combout\ & (\temp_line~219_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \temp_line~219_combout\,
	datac => \Decoder1~161_combout\,
	datad => \temp_line~369_combout\,
	combout => \temp_line~384_combout\);

-- Location: LCCOMB_X22_Y12_N14
\vram_a_data[26]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[26]~17_combout\ = (\Decoder1~162_combout\ & ((\temp_line~427_combout\))) # (!\Decoder1~162_combout\ & (\temp_line~384_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~384_combout\,
	datab => \Decoder1~162_combout\,
	datad => \temp_line~427_combout\,
	combout => \vram_a_data[26]~17_combout\);

-- Location: LCCOMB_X21_Y10_N20
\Selector376~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector376~0_combout\ = (vram_a_data(26) & !\currentState.TState_Cls~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => vram_a_data(26),
	datac => \currentState.TState_Cls~q\,
	combout => \Selector376~0_combout\);

-- Location: FF_X22_Y12_N15
\vram_a_data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[26]~17_combout\,
	asdata => \Selector376~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(26));

-- Location: LCCOMB_X25_Y6_N22
\temp_line~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~69_combout\ = (\Decoder1~128_combout\ & ((\Decoder1~126_combout\ & ((\temp_line~1_combout\))) # (!\Decoder1~126_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(32))))) # (!\Decoder1~128_combout\ & 
-- (\e_vram|altsyncram_component|auto_generated|q_a\(32)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~128_combout\,
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(32),
	datac => \Decoder1~126_combout\,
	datad => \temp_line~1_combout\,
	combout => \temp_line~69_combout\);

-- Location: LCCOMB_X25_Y6_N24
\temp_line~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~70_combout\ = (\Decoder1~133_combout\ & ((\temp_line~0_combout\))) # (!\Decoder1~133_combout\ & (\temp_line~69_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~133_combout\,
	datac => \temp_line~69_combout\,
	datad => \temp_line~0_combout\,
	combout => \temp_line~70_combout\);

-- Location: LCCOMB_X25_Y6_N16
\Mux47~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~20_combout\ = (\Mux33~9_combout\ & (((\Mux34~9_combout\)))) # (!\Mux33~9_combout\ & ((\Mux34~9_combout\ & (\temp_line~66_combout\)) # (!\Mux34~9_combout\ & ((\temp_line~68_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \temp_line~66_combout\,
	datac => \Mux34~9_combout\,
	datad => \temp_line~68_combout\,
	combout => \Mux47~20_combout\);

-- Location: LCCOMB_X25_Y6_N14
\Mux47~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~21_combout\ = (\Mux33~9_combout\ & ((\Mux47~20_combout\ & (\temp_line~70_combout\)) # (!\Mux47~20_combout\ & ((\temp_line~64_combout\))))) # (!\Mux33~9_combout\ & (((\Mux47~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \temp_line~70_combout\,
	datac => \temp_line~64_combout\,
	datad => \Mux47~20_combout\,
	combout => \Mux47~21_combout\);

-- Location: LCCOMB_X26_Y6_N28
\Mux47~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~27_combout\ = (\Mux33~9_combout\ & (\Mux34~9_combout\)) # (!\Mux33~9_combout\ & ((\Mux34~9_combout\ & ((\temp_line~90_combout\))) # (!\Mux34~9_combout\ & (\temp_line~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux34~9_combout\,
	datac => \temp_line~92_combout\,
	datad => \temp_line~90_combout\,
	combout => \Mux47~27_combout\);

-- Location: LCCOMB_X26_Y6_N10
\Mux47~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~28_combout\ = (\Mux33~9_combout\ & ((\Mux47~27_combout\ & (\temp_line~94_combout\)) # (!\Mux47~27_combout\ & ((\temp_line~88_combout\))))) # (!\Mux33~9_combout\ & (((\Mux47~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \temp_line~94_combout\,
	datac => \temp_line~88_combout\,
	datad => \Mux47~27_combout\,
	combout => \Mux47~28_combout\);

-- Location: LCCOMB_X24_Y5_N0
\Mux47~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~24_combout\ = (\Mux33~9_combout\ & ((\Mux34~9_combout\) # ((\temp_line~82_combout\)))) # (!\Mux33~9_combout\ & (!\Mux34~9_combout\ & ((\temp_line~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux34~9_combout\,
	datac => \temp_line~82_combout\,
	datad => \temp_line~84_combout\,
	combout => \Mux47~24_combout\);

-- Location: LCCOMB_X24_Y5_N18
\Mux47~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~25_combout\ = (\Mux34~9_combout\ & ((\Mux47~24_combout\ & ((\temp_line~86_combout\))) # (!\Mux47~24_combout\ & (\temp_line~80_combout\)))) # (!\Mux34~9_combout\ & (((\Mux47~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datab => \temp_line~80_combout\,
	datac => \temp_line~86_combout\,
	datad => \Mux47~24_combout\,
	combout => \Mux47~25_combout\);

-- Location: LCCOMB_X24_Y6_N24
\Mux47~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~22_combout\ = (\Mux33~9_combout\ & ((\Mux34~9_combout\) # ((\temp_line~74_combout\)))) # (!\Mux33~9_combout\ & (!\Mux34~9_combout\ & ((\temp_line~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux34~9_combout\,
	datac => \temp_line~74_combout\,
	datad => \temp_line~76_combout\,
	combout => \Mux47~22_combout\);

-- Location: LCCOMB_X24_Y6_N18
\Mux47~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~23_combout\ = (\Mux34~9_combout\ & ((\Mux47~22_combout\ & ((\temp_line~78_combout\))) # (!\Mux47~22_combout\ & (\temp_line~72_combout\)))) # (!\Mux34~9_combout\ & (((\Mux47~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datab => \temp_line~72_combout\,
	datac => \temp_line~78_combout\,
	datad => \Mux47~22_combout\,
	combout => \Mux47~23_combout\);

-- Location: LCCOMB_X25_Y8_N10
\Mux47~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~26_combout\ = (\Mux36~9_combout\ & ((\Mux35~9_combout\) # ((\Mux47~23_combout\)))) # (!\Mux36~9_combout\ & (!\Mux35~9_combout\ & (\Mux47~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datab => \Mux35~9_combout\,
	datac => \Mux47~25_combout\,
	datad => \Mux47~23_combout\,
	combout => \Mux47~26_combout\);

-- Location: LCCOMB_X25_Y8_N8
\Mux47~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~29_combout\ = (\Mux35~9_combout\ & ((\Mux47~26_combout\ & ((\Mux47~28_combout\))) # (!\Mux47~26_combout\ & (\Mux47~21_combout\)))) # (!\Mux35~9_combout\ & (((\Mux47~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux47~21_combout\,
	datab => \Mux35~9_combout\,
	datac => \Mux47~28_combout\,
	datad => \Mux47~26_combout\,
	combout => \Mux47~29_combout\);

-- Location: LCCOMB_X21_Y8_N28
\Mux47~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~30_combout\ = (\Mux33~9_combout\ & ((\Mux34~9_combout\) # ((\temp_line~98_combout\)))) # (!\Mux33~9_combout\ & (!\Mux34~9_combout\ & (\temp_line~100_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux34~9_combout\,
	datac => \temp_line~100_combout\,
	datad => \temp_line~98_combout\,
	combout => \Mux47~30_combout\);

-- Location: LCCOMB_X21_Y8_N14
\Mux47~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~31_combout\ = (\Mux34~9_combout\ & ((\Mux47~30_combout\ & ((\temp_line~102_combout\))) # (!\Mux47~30_combout\ & (\temp_line~96_combout\)))) # (!\Mux34~9_combout\ & (((\Mux47~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~96_combout\,
	datab => \Mux34~9_combout\,
	datac => \temp_line~102_combout\,
	datad => \Mux47~30_combout\,
	combout => \Mux47~31_combout\);

-- Location: LCCOMB_X24_Y9_N10
\temp_line~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~107_combout\ = (!\Decoder1~178_combout\ & ((\Decoder1~175_combout\ & ((\temp_line~1_combout\))) # (!\Decoder1~175_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~175_combout\,
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(3),
	datac => \Decoder1~178_combout\,
	datad => \temp_line~1_combout\,
	combout => \temp_line~107_combout\);

-- Location: LCCOMB_X24_Y9_N12
\temp_line~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~108_combout\ = (\temp_line~107_combout\) # ((\Decoder1~178_combout\ & \temp_line~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~107_combout\,
	datab => \Decoder1~178_combout\,
	datad => \temp_line~0_combout\,
	combout => \temp_line~108_combout\);

-- Location: LCCOMB_X24_Y9_N18
\Mux47~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~32_combout\ = (\Mux33~9_combout\ & ((\Mux34~9_combout\) # ((\temp_line~106_combout\)))) # (!\Mux33~9_combout\ & (!\Mux34~9_combout\ & ((\temp_line~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux34~9_combout\,
	datac => \temp_line~106_combout\,
	datad => \temp_line~108_combout\,
	combout => \Mux47~32_combout\);

-- Location: LCCOMB_X24_Y9_N28
\Mux47~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~33_combout\ = (\Mux34~9_combout\ & ((\Mux47~32_combout\ & ((\temp_line~110_combout\))) # (!\Mux47~32_combout\ & (\temp_line~104_combout\)))) # (!\Mux34~9_combout\ & (((\Mux47~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datab => \temp_line~104_combout\,
	datac => \temp_line~110_combout\,
	datad => \Mux47~32_combout\,
	combout => \Mux47~33_combout\);

-- Location: LCCOMB_X25_Y7_N16
\Mux47~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~34_combout\ = (\Mux33~9_combout\ & ((\Mux34~9_combout\) # ((\temp_line~114_combout\)))) # (!\Mux33~9_combout\ & (!\Mux34~9_combout\ & (\temp_line~116_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux34~9_combout\,
	datac => \temp_line~116_combout\,
	datad => \temp_line~114_combout\,
	combout => \Mux47~34_combout\);

-- Location: LCCOMB_X25_Y7_N0
\Mux47~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~35_combout\ = (\Mux34~9_combout\ & ((\Mux47~34_combout\ & (\temp_line~118_combout\)) # (!\Mux47~34_combout\ & ((\temp_line~112_combout\))))) # (!\Mux34~9_combout\ & (((\Mux47~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datab => \temp_line~118_combout\,
	datac => \temp_line~112_combout\,
	datad => \Mux47~34_combout\,
	combout => \Mux47~35_combout\);

-- Location: LCCOMB_X25_Y8_N26
\Mux47~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~36_combout\ = (\Mux36~9_combout\ & ((\Mux35~9_combout\) # ((\Mux47~33_combout\)))) # (!\Mux36~9_combout\ & (!\Mux35~9_combout\ & ((\Mux47~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datab => \Mux35~9_combout\,
	datac => \Mux47~33_combout\,
	datad => \Mux47~35_combout\,
	combout => \Mux47~36_combout\);

-- Location: LCCOMB_X25_Y5_N10
\Mux47~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~37_combout\ = (\Mux34~9_combout\ & ((\Mux33~9_combout\) # ((\temp_line~122_combout\)))) # (!\Mux34~9_combout\ & (!\Mux33~9_combout\ & (\temp_line~124_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datab => \Mux33~9_combout\,
	datac => \temp_line~124_combout\,
	datad => \temp_line~122_combout\,
	combout => \Mux47~37_combout\);

-- Location: LCCOMB_X25_Y5_N16
\Mux47~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~38_combout\ = (\Mux33~9_combout\ & ((\Mux47~37_combout\ & (\temp_line~126_combout\)) # (!\Mux47~37_combout\ & ((\temp_line~120_combout\))))) # (!\Mux33~9_combout\ & (((\Mux47~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~126_combout\,
	datab => \Mux33~9_combout\,
	datac => \temp_line~120_combout\,
	datad => \Mux47~37_combout\,
	combout => \Mux47~38_combout\);

-- Location: LCCOMB_X25_Y8_N24
\Mux47~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~39_combout\ = (\Mux35~9_combout\ & ((\Mux47~36_combout\ & ((\Mux47~38_combout\))) # (!\Mux47~36_combout\ & (\Mux47~31_combout\)))) # (!\Mux35~9_combout\ & (((\Mux47~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux47~31_combout\,
	datab => \Mux35~9_combout\,
	datac => \Mux47~36_combout\,
	datad => \Mux47~38_combout\,
	combout => \Mux47~39_combout\);

-- Location: LCCOMB_X25_Y8_N14
\Mux47~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~40_combout\ = (!\Mux31~9_combout\ & ((\Mux32~9_combout\ & (\Mux47~29_combout\)) # (!\Mux32~9_combout\ & ((\Mux47~39_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~9_combout\,
	datab => \Mux32~9_combout\,
	datac => \Mux47~29_combout\,
	datad => \Mux47~39_combout\,
	combout => \Mux47~40_combout\);

-- Location: LCCOMB_X24_Y7_N24
\Mux47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~0_combout\ = (\Mux35~9_combout\ & (((\Mux36~9_combout\)))) # (!\Mux35~9_combout\ & ((\Mux36~9_combout\ & (\temp_line~5_combout\)) # (!\Mux36~9_combout\ & ((\temp_line~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux35~9_combout\,
	datab => \temp_line~5_combout\,
	datac => \Mux36~9_combout\,
	datad => \temp_line~7_combout\,
	combout => \Mux47~0_combout\);

-- Location: LCCOMB_X24_Y7_N26
\Mux47~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~1_combout\ = (\Mux35~9_combout\ & ((\Mux47~0_combout\ & (\temp_line~9_combout\)) # (!\Mux47~0_combout\ & ((\temp_line~3_combout\))))) # (!\Mux35~9_combout\ & (((\Mux47~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux35~9_combout\,
	datab => \temp_line~9_combout\,
	datac => \temp_line~3_combout\,
	datad => \Mux47~0_combout\,
	combout => \Mux47~1_combout\);

-- Location: LCCOMB_X24_Y8_N16
\Mux47~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~15_combout\ = (\Mux36~9_combout\ & ((\Mux35~9_combout\) # ((\temp_line~55_combout\)))) # (!\Mux36~9_combout\ & (!\Mux35~9_combout\ & (\temp_line~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datab => \Mux35~9_combout\,
	datac => \temp_line~57_combout\,
	datad => \temp_line~55_combout\,
	combout => \Mux47~15_combout\);

-- Location: LCCOMB_X24_Y8_N14
\Mux47~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~16_combout\ = (\Mux35~9_combout\ & ((\Mux47~15_combout\ & (\temp_line~59_combout\)) # (!\Mux47~15_combout\ & ((\temp_line~53_combout\))))) # (!\Mux35~9_combout\ & (((\Mux47~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux35~9_combout\,
	datab => \temp_line~59_combout\,
	datac => \temp_line~53_combout\,
	datad => \Mux47~15_combout\,
	combout => \Mux47~16_combout\);

-- Location: LCCOMB_X25_Y8_N20
\Mux47~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~17_combout\ = (\Mux48~3_combout\ & ((\Mux48~2_combout\) # ((\Mux47~16_combout\)))) # (!\Mux48~3_combout\ & (!\Mux48~2_combout\ & (\temp_line~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux48~3_combout\,
	datab => \Mux48~2_combout\,
	datac => \temp_line~61_combout\,
	datad => \Mux47~16_combout\,
	combout => \Mux47~17_combout\);

-- Location: LCCOMB_X25_Y8_N30
\Mux47~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~18_combout\ = (\Mux48~2_combout\ & ((\Mux47~17_combout\ & ((\Mux46~131_combout\))) # (!\Mux47~17_combout\ & (\temp_line~51_combout\)))) # (!\Mux48~2_combout\ & (((\Mux47~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~51_combout\,
	datab => \Mux48~2_combout\,
	datac => \Mux46~131_combout\,
	datad => \Mux47~17_combout\,
	combout => \Mux47~18_combout\);

-- Location: LCCOMB_X26_Y7_N16
\Mux47~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~12_combout\ = (\Mux36~9_combout\ & ((\Mux35~9_combout\) # ((\temp_line~45_combout\)))) # (!\Mux36~9_combout\ & (!\Mux35~9_combout\ & (\temp_line~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datab => \Mux35~9_combout\,
	datac => \temp_line~47_combout\,
	datad => \temp_line~45_combout\,
	combout => \Mux47~12_combout\);

-- Location: LCCOMB_X26_Y7_N2
\Mux47~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~13_combout\ = (\Mux35~9_combout\ & ((\Mux47~12_combout\ & (\temp_line~49_combout\)) # (!\Mux47~12_combout\ & ((\temp_line~43_combout\))))) # (!\Mux35~9_combout\ & (((\Mux47~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux35~9_combout\,
	datab => \temp_line~49_combout\,
	datac => \temp_line~43_combout\,
	datad => \Mux47~12_combout\,
	combout => \Mux47~13_combout\);

-- Location: LCCOMB_X23_Y8_N28
\Mux47~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~9_combout\ = (\Mux33~9_combout\ & ((\Mux34~9_combout\) # ((\temp_line~37_combout\)))) # (!\Mux33~9_combout\ & (!\Mux34~9_combout\ & (\temp_line~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux34~9_combout\,
	datac => \temp_line~39_combout\,
	datad => \temp_line~37_combout\,
	combout => \Mux47~9_combout\);

-- Location: LCCOMB_X23_Y8_N6
\Mux47~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~10_combout\ = (\Mux34~9_combout\ & ((\Mux47~9_combout\ & (\temp_line~41_combout\)) # (!\Mux47~9_combout\ & ((\temp_line~35_combout\))))) # (!\Mux34~9_combout\ & (((\Mux47~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datab => \temp_line~41_combout\,
	datac => \temp_line~35_combout\,
	datad => \Mux47~9_combout\,
	combout => \Mux47~10_combout\);

-- Location: LCCOMB_X22_Y8_N0
\Mux47~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~2_combout\ = (\Mux33~9_combout\ & ((\Mux34~9_combout\) # ((\temp_line~13_combout\)))) # (!\Mux33~9_combout\ & (!\Mux34~9_combout\ & (\temp_line~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux34~9_combout\,
	datac => \temp_line~15_combout\,
	datad => \temp_line~13_combout\,
	combout => \Mux47~2_combout\);

-- Location: LCCOMB_X22_Y8_N22
\Mux47~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~3_combout\ = (\Mux34~9_combout\ & ((\Mux47~2_combout\ & ((\temp_line~17_combout\))) # (!\Mux47~2_combout\ & (\temp_line~11_combout\)))) # (!\Mux34~9_combout\ & (((\Mux47~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datab => \temp_line~11_combout\,
	datac => \temp_line~17_combout\,
	datad => \Mux47~2_combout\,
	combout => \Mux47~3_combout\);

-- Location: LCCOMB_X26_Y8_N0
\Mux47~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~6_combout\ = (\Mux34~9_combout\ & (\Mux33~9_combout\)) # (!\Mux34~9_combout\ & ((\Mux33~9_combout\ & (\temp_line~29_combout\)) # (!\Mux33~9_combout\ & ((\temp_line~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datab => \Mux33~9_combout\,
	datac => \temp_line~29_combout\,
	datad => \temp_line~31_combout\,
	combout => \Mux47~6_combout\);

-- Location: LCCOMB_X26_Y8_N14
\Mux47~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~7_combout\ = (\Mux34~9_combout\ & ((\Mux47~6_combout\ & ((\temp_line~33_combout\))) # (!\Mux47~6_combout\ & (\temp_line~27_combout\)))) # (!\Mux34~9_combout\ & (((\Mux47~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~27_combout\,
	datab => \Mux34~9_combout\,
	datac => \temp_line~33_combout\,
	datad => \Mux47~6_combout\,
	combout => \Mux47~7_combout\);

-- Location: LCCOMB_X25_Y8_N2
\Mux47~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~4_combout\ = (\Mux33~9_combout\ & (\Mux34~9_combout\)) # (!\Mux33~9_combout\ & ((\Mux34~9_combout\ & ((\temp_line~21_combout\))) # (!\Mux34~9_combout\ & (\temp_line~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux34~9_combout\,
	datac => \temp_line~23_combout\,
	datad => \temp_line~21_combout\,
	combout => \Mux47~4_combout\);

-- Location: LCCOMB_X25_Y8_N12
\Mux47~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~5_combout\ = (\Mux33~9_combout\ & ((\Mux47~4_combout\ & ((\temp_line~25_combout\))) # (!\Mux47~4_combout\ & (\temp_line~19_combout\)))) # (!\Mux33~9_combout\ & (((\Mux47~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \temp_line~19_combout\,
	datac => \temp_line~25_combout\,
	datad => \Mux47~4_combout\,
	combout => \Mux47~5_combout\);

-- Location: LCCOMB_X25_Y8_N18
\Mux47~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~8_combout\ = (\Mux36~9_combout\ & ((\Mux35~9_combout\) # ((\Mux47~5_combout\)))) # (!\Mux36~9_combout\ & (!\Mux35~9_combout\ & (\Mux47~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datab => \Mux35~9_combout\,
	datac => \Mux47~7_combout\,
	datad => \Mux47~5_combout\,
	combout => \Mux47~8_combout\);

-- Location: LCCOMB_X25_Y8_N16
\Mux47~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~11_combout\ = (\Mux35~9_combout\ & ((\Mux47~8_combout\ & (\Mux47~10_combout\)) # (!\Mux47~8_combout\ & ((\Mux47~3_combout\))))) # (!\Mux35~9_combout\ & (((\Mux47~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux35~9_combout\,
	datab => \Mux47~10_combout\,
	datac => \Mux47~3_combout\,
	datad => \Mux47~8_combout\,
	combout => \Mux47~11_combout\);

-- Location: LCCOMB_X25_Y8_N6
\Mux47~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~14_combout\ = (\Mux48~0_combout\ & (\Mux48~1_combout\)) # (!\Mux48~0_combout\ & ((\Mux48~1_combout\ & ((\Mux47~11_combout\))) # (!\Mux48~1_combout\ & (\Mux47~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux48~0_combout\,
	datab => \Mux48~1_combout\,
	datac => \Mux47~13_combout\,
	datad => \Mux47~11_combout\,
	combout => \Mux47~14_combout\);

-- Location: LCCOMB_X25_Y8_N28
\Mux47~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~19_combout\ = (\Mux48~0_combout\ & ((\Mux47~14_combout\ & ((\Mux47~18_combout\))) # (!\Mux47~14_combout\ & (\Mux47~1_combout\)))) # (!\Mux48~0_combout\ & (((\Mux47~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux47~1_combout\,
	datab => \Mux48~0_combout\,
	datac => \Mux47~18_combout\,
	datad => \Mux47~14_combout\,
	combout => \Mux47~19_combout\);

-- Location: LCCOMB_X25_Y8_N0
\temp_line~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~127_combout\ = \e_ram|altsyncram_component|auto_generated|q_a\(5) $ (((\Mux47~40_combout\) # ((\Mux31~9_combout\ & \Mux47~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~9_combout\,
	datab => \e_ram|altsyncram_component|auto_generated|q_a\(5),
	datac => \Mux47~40_combout\,
	datad => \Mux47~19_combout\,
	combout => \temp_line~127_combout\);

-- Location: LCCOMB_X24_Y13_N14
\temp_line~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~175_combout\ = (\Decoder1~156_combout\ & (\temp_line~127_combout\)) # (!\Decoder1~156_combout\ & ((\temp_line~108_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~156_combout\,
	datac => \temp_line~127_combout\,
	datad => \temp_line~108_combout\,
	combout => \temp_line~175_combout\);

-- Location: LCCOMB_X24_Y13_N30
\Mux46~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~296_combout\ = (\Mux36~9_combout\ & (\Decoder1~135_combout\)) # (!\Mux36~9_combout\ & ((\vram_a_data[2]~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datab => \Decoder1~135_combout\,
	datad => \vram_a_data[2]~41_combout\,
	combout => \Mux46~296_combout\);

-- Location: LCCOMB_X24_Y13_N4
\Mux46~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~297_combout\ = (\Mux36~9_combout\ & ((\Mux46~296_combout\ & ((\temp_line~181_combout\))) # (!\Mux46~296_combout\ & (\temp_line~175_combout\)))) # (!\Mux36~9_combout\ & (((\Mux46~296_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datab => \temp_line~175_combout\,
	datac => \temp_line~181_combout\,
	datad => \Mux46~296_combout\,
	combout => \Mux46~297_combout\);

-- Location: LCCOMB_X28_Y8_N20
\Mux46~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~291_combout\ = (\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(19)))) # (!\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(18),
	datac => \Mux36~9_combout\,
	datad => \e_vram|altsyncram_component|auto_generated|q_a\(19),
	combout => \Mux46~291_combout\);

-- Location: LCCOMB_X28_Y8_N18
\Mux46~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~292_combout\ = (!\Mux46~15_combout\ & ((\Mux46~264_combout\ & ((\temp_line~1_combout\))) # (!\Mux46~264_combout\ & (\Mux46~291_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~264_combout\,
	datab => \Mux46~291_combout\,
	datac => \Mux46~15_combout\,
	datad => \temp_line~1_combout\,
	combout => \Mux46~292_combout\);

-- Location: LCCOMB_X28_Y8_N24
\Mux46~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~293_combout\ = (!\Mux46~251_combout\ & ((\Mux46~292_combout\) # ((\temp_line~0_combout\ & \Mux46~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~0_combout\,
	datab => \Mux46~251_combout\,
	datac => \Mux46~15_combout\,
	datad => \Mux46~292_combout\,
	combout => \Mux46~293_combout\);

-- Location: LCCOMB_X28_Y8_N2
\Mux46~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~294_combout\ = (!\Mux46~33_combout\ & ((\Mux46~293_combout\) # ((\Mux46~251_combout\ & \temp_line~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~33_combout\,
	datab => \Mux46~251_combout\,
	datac => \temp_line~127_combout\,
	datad => \Mux46~293_combout\,
	combout => \Mux46~294_combout\);

-- Location: LCCOMB_X24_Y13_N24
\Mux46~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~295_combout\ = (\Mux46~294_combout\) # ((\Mux46~33_combout\ & \temp_line~181_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux46~33_combout\,
	datac => \temp_line~181_combout\,
	datad => \Mux46~294_combout\,
	combout => \Mux46~295_combout\);

-- Location: LCCOMB_X24_Y13_N6
\Mux49~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux49~23_combout\ = (\Add25~0_combout\ & ((\Add25~1_combout\) # ((\Mux46~295_combout\)))) # (!\Add25~0_combout\ & (!\Add25~1_combout\ & (\Mux46~297_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add25~0_combout\,
	datab => \Add25~1_combout\,
	datac => \Mux46~297_combout\,
	datad => \Mux46~295_combout\,
	combout => \Mux49~23_combout\);

-- Location: LCCOMB_X29_Y10_N30
\Mux46~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~286_combout\ = (\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(11)))) # (!\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(10),
	datad => \e_vram|altsyncram_component|auto_generated|q_a\(11),
	combout => \Mux46~286_combout\);

-- Location: LCCOMB_X29_Y11_N8
\Mux46~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~287_combout\ = (\Mux46~270_combout\ & ((\e_ram|altsyncram_component|auto_generated|q_a\(7) $ (\Mux45~41_combout\)))) # (!\Mux46~270_combout\ & (\Mux46~286_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~286_combout\,
	datab => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datac => \Mux45~41_combout\,
	datad => \Mux46~270_combout\,
	combout => \Mux46~287_combout\);

-- Location: LCCOMB_X29_Y11_N26
\Mux46~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~288_combout\ = (!\Mux46~245_combout\ & ((\Mux46~37_combout\ & (\temp_line~0_combout\)) # (!\Mux46~37_combout\ & ((\Mux46~287_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~0_combout\,
	datab => \Mux46~37_combout\,
	datac => \Mux46~287_combout\,
	datad => \Mux46~245_combout\,
	combout => \Mux46~288_combout\);

-- Location: LCCOMB_X29_Y11_N4
\Mux46~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~289_combout\ = (!\Mux46~26_combout\ & ((\Mux46~288_combout\) # ((\Mux46~245_combout\ & \temp_line~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~288_combout\,
	datab => \Mux46~245_combout\,
	datac => \Mux46~26_combout\,
	datad => \temp_line~127_combout\,
	combout => \Mux46~289_combout\);

-- Location: LCCOMB_X29_Y11_N6
\Mux46~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~290_combout\ = (\Mux46~289_combout\) # ((\Mux46~26_combout\ & \temp_line~181_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux46~26_combout\,
	datac => \Mux46~289_combout\,
	datad => \temp_line~181_combout\,
	combout => \Mux46~290_combout\);

-- Location: LCCOMB_X29_Y13_N22
\Mux46~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~298_combout\ = (\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(27)))) # (!\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(26),
	datac => \e_vram|altsyncram_component|auto_generated|q_a\(27),
	datad => \Mux36~9_combout\,
	combout => \Mux46~298_combout\);

-- Location: LCCOMB_X29_Y13_N12
\Mux46~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~299_combout\ = (\Mux46~282_combout\ & (\e_ram|altsyncram_component|auto_generated|q_a\(7) $ (((\Mux45~41_combout\))))) # (!\Mux46~282_combout\ & (((\Mux46~298_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datab => \Mux46~282_combout\,
	datac => \Mux46~298_combout\,
	datad => \Mux45~41_combout\,
	combout => \Mux46~299_combout\);

-- Location: LCCOMB_X29_Y13_N6
\Mux46~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~300_combout\ = (!\Mux46~257_combout\ & ((\Mux46~12_combout\ & (\temp_line~0_combout\)) # (!\Mux46~12_combout\ & ((\Mux46~299_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~0_combout\,
	datab => \Mux46~257_combout\,
	datac => \Mux46~12_combout\,
	datad => \Mux46~299_combout\,
	combout => \Mux46~300_combout\);

-- Location: LCCOMB_X29_Y13_N8
\Mux46~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~301_combout\ = (!\Mux46~52_combout\ & ((\Mux46~300_combout\) # ((\Mux46~257_combout\ & \temp_line~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~52_combout\,
	datab => \Mux46~257_combout\,
	datac => \temp_line~127_combout\,
	datad => \Mux46~300_combout\,
	combout => \Mux46~301_combout\);

-- Location: LCCOMB_X29_Y13_N10
\Mux46~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~302_combout\ = (\Mux46~301_combout\) # ((\Mux46~52_combout\ & \temp_line~181_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~52_combout\,
	datac => \Mux46~301_combout\,
	datad => \temp_line~181_combout\,
	combout => \Mux46~302_combout\);

-- Location: LCCOMB_X25_Y13_N14
\Mux49~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux49~24_combout\ = (\Add25~1_combout\ & ((\Mux49~23_combout\ & ((\Mux46~302_combout\))) # (!\Mux49~23_combout\ & (\Mux46~290_combout\)))) # (!\Add25~1_combout\ & (\Mux49~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add25~1_combout\,
	datab => \Mux49~23_combout\,
	datac => \Mux46~290_combout\,
	datad => \Mux46~302_combout\,
	combout => \Mux49~24_combout\);

-- Location: LCCOMB_X28_Y6_N28
\Mux46~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~238_combout\ = (\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(31))) # (!\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(31),
	datac => \Mux36~9_combout\,
	datad => \e_vram|altsyncram_component|auto_generated|q_a\(30),
	combout => \Mux46~238_combout\);

-- Location: LCCOMB_X28_Y6_N2
\Mux46~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~239_combout\ = (\Mux46~168_combout\ & (\Mux45~41_combout\ $ (((\e_ram|altsyncram_component|auto_generated|q_a\(7)))))) # (!\Mux46~168_combout\ & (((\Mux46~238_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux45~41_combout\,
	datab => \Mux46~238_combout\,
	datac => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datad => \Mux46~168_combout\,
	combout => \Mux46~239_combout\);

-- Location: LCCOMB_X29_Y13_N20
\Mux46~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~241_combout\ = (!\Mux46~240_combout\ & ((\Mux46~19_combout\ & (\temp_line~0_combout\)) # (!\Mux46~19_combout\ & ((\Mux46~239_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~0_combout\,
	datab => \Mux46~240_combout\,
	datac => \Mux46~239_combout\,
	datad => \Mux46~19_combout\,
	combout => \Mux46~241_combout\);

-- Location: LCCOMB_X29_Y13_N18
\Mux46~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~242_combout\ = (!\Mux46~55_combout\ & ((\Mux46~241_combout\) # ((\Mux46~240_combout\ & \temp_line~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~55_combout\,
	datab => \Mux46~240_combout\,
	datac => \temp_line~127_combout\,
	datad => \Mux46~241_combout\,
	combout => \Mux46~242_combout\);

-- Location: LCCOMB_X29_Y13_N0
\Mux46~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~243_combout\ = (\Mux46~242_combout\) # ((\Mux46~55_combout\ & \temp_line~181_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~55_combout\,
	datab => \Mux46~242_combout\,
	datad => \temp_line~181_combout\,
	combout => \Mux46~243_combout\);

-- Location: LCCOMB_X28_Y9_N30
\Mux46~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~217_combout\ = (\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(23)))) # (!\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(22),
	datab => \Mux36~9_combout\,
	datad => \e_vram|altsyncram_component|auto_generated|q_a\(23),
	combout => \Mux46~217_combout\);

-- Location: LCCOMB_X28_Y9_N12
\Mux46~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~219_combout\ = (\Mux46~218_combout\ & (\e_ram|altsyncram_component|auto_generated|q_a\(7) $ (((\Mux45~41_combout\))))) # (!\Mux46~218_combout\ & (((\Mux46~217_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datab => \Mux46~218_combout\,
	datac => \Mux46~217_combout\,
	datad => \Mux45~41_combout\,
	combout => \Mux46~219_combout\);

-- Location: LCCOMB_X28_Y9_N2
\Mux46~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~221_combout\ = (!\Mux46~220_combout\ & ((\Mux46~9_combout\ & ((\temp_line~0_combout\))) # (!\Mux46~9_combout\ & (\Mux46~219_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~219_combout\,
	datab => \Mux46~220_combout\,
	datac => \Mux46~9_combout\,
	datad => \temp_line~0_combout\,
	combout => \Mux46~221_combout\);

-- Location: LCCOMB_X28_Y9_N28
\Mux46~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~222_combout\ = (!\Mux46~58_combout\ & ((\Mux46~221_combout\) # ((\Mux46~220_combout\ & \temp_line~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~220_combout\,
	datab => \Mux46~58_combout\,
	datac => \temp_line~127_combout\,
	datad => \Mux46~221_combout\,
	combout => \Mux46~222_combout\);

-- Location: LCCOMB_X28_Y9_N14
\Mux46~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~223_combout\ = (\Mux46~222_combout\) # ((\Mux46~58_combout\ & \temp_line~181_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux46~58_combout\,
	datac => \temp_line~181_combout\,
	datad => \Mux46~222_combout\,
	combout => \Mux46~223_combout\);

-- Location: LCCOMB_X30_Y9_N28
\Mux46~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~226_combout\ = (\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(15)))) # (!\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(14),
	datab => \Mux36~9_combout\,
	datac => \e_vram|altsyncram_component|auto_generated|q_a\(15),
	combout => \Mux46~226_combout\);

-- Location: LCCOMB_X30_Y9_N26
\Mux46~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~228_combout\ = (\Mux46~227_combout\ & (\e_ram|altsyncram_component|auto_generated|q_a\(7) $ (((\Mux45~41_combout\))))) # (!\Mux46~227_combout\ & (((\Mux46~226_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datab => \Mux46~226_combout\,
	datac => \Mux45~41_combout\,
	datad => \Mux46~227_combout\,
	combout => \Mux46~228_combout\);

-- Location: LCCOMB_X29_Y12_N30
\Mux46~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~229_combout\ = (!\Mux46~224_combout\ & ((\Mux46~47_combout\ & (\temp_line~0_combout\)) # (!\Mux46~47_combout\ & ((\Mux46~228_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~224_combout\,
	datab => \Mux46~47_combout\,
	datac => \temp_line~0_combout\,
	datad => \Mux46~228_combout\,
	combout => \Mux46~229_combout\);

-- Location: LCCOMB_X29_Y12_N16
\Mux46~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~225_combout\ = (\Mux46~224_combout\ & \temp_line~127_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~224_combout\,
	datac => \temp_line~127_combout\,
	combout => \Mux46~225_combout\);

-- Location: LCCOMB_X29_Y12_N8
\Mux46~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~230_combout\ = (\Mux46~23_combout\ & (((\temp_line~181_combout\)))) # (!\Mux46~23_combout\ & ((\Mux46~229_combout\) # ((\Mux46~225_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~229_combout\,
	datab => \Mux46~225_combout\,
	datac => \Mux46~23_combout\,
	datad => \temp_line~181_combout\,
	combout => \Mux46~230_combout\);

-- Location: LCCOMB_X28_Y7_N0
\Mux46~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~231_combout\ = (\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(7))) # (!\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datac => \e_vram|altsyncram_component|auto_generated|q_a\(7),
	datad => \e_vram|altsyncram_component|auto_generated|q_a\(6),
	combout => \Mux46~231_combout\);

-- Location: LCCOMB_X29_Y11_N28
\Mux46~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~233_combout\ = (\Mux46~232_combout\ & ((\e_ram|altsyncram_component|auto_generated|q_a\(7) $ (\Mux45~41_combout\)))) # (!\Mux46~232_combout\ & (\Mux46~231_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~231_combout\,
	datab => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datac => \Mux45~41_combout\,
	datad => \Mux46~232_combout\,
	combout => \Mux46~233_combout\);

-- Location: LCCOMB_X29_Y11_N2
\Mux46~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~235_combout\ = (!\Mux46~234_combout\ & ((\Mux46~40_combout\ & (\temp_line~0_combout\)) # (!\Mux46~40_combout\ & ((\Mux46~233_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~234_combout\,
	datab => \temp_line~0_combout\,
	datac => \Mux46~40_combout\,
	datad => \Mux46~233_combout\,
	combout => \Mux46~235_combout\);

-- Location: LCCOMB_X29_Y12_N10
\Mux46~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~236_combout\ = (!\Mux46~29_combout\ & ((\Mux46~235_combout\) # ((\Mux46~234_combout\ & \temp_line~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~29_combout\,
	datab => \Mux46~234_combout\,
	datac => \temp_line~127_combout\,
	datad => \Mux46~235_combout\,
	combout => \Mux46~236_combout\);

-- Location: LCCOMB_X29_Y12_N28
\Mux46~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~237_combout\ = (\Mux46~236_combout\) # ((\Mux46~29_combout\ & \temp_line~181_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~236_combout\,
	datab => \Mux46~29_combout\,
	datad => \temp_line~181_combout\,
	combout => \Mux46~237_combout\);

-- Location: LCCOMB_X29_Y12_N26
\Mux49~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux49~16_combout\ = (\Add25~0_combout\ & (\Add25~1_combout\)) # (!\Add25~0_combout\ & ((\Add25~1_combout\ & (\Mux46~230_combout\)) # (!\Add25~1_combout\ & ((\Mux46~237_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add25~0_combout\,
	datab => \Add25~1_combout\,
	datac => \Mux46~230_combout\,
	datad => \Mux46~237_combout\,
	combout => \Mux49~16_combout\);

-- Location: LCCOMB_X25_Y13_N22
\Mux49~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux49~17_combout\ = (\Add25~0_combout\ & ((\Mux49~16_combout\ & (\Mux46~243_combout\)) # (!\Mux49~16_combout\ & ((\Mux46~223_combout\))))) # (!\Add25~0_combout\ & (((\Mux49~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~243_combout\,
	datab => \Add25~0_combout\,
	datac => \Mux46~223_combout\,
	datad => \Mux49~16_combout\,
	combout => \Mux49~17_combout\);

-- Location: LCCOMB_X28_Y6_N16
\Mux46~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~280_combout\ = (\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(29))) # (!\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(29),
	datac => \Mux36~9_combout\,
	datad => \e_vram|altsyncram_component|auto_generated|q_a\(28),
	combout => \Mux46~280_combout\);

-- Location: LCCOMB_X28_Y6_N10
\Mux46~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~281_combout\ = (\Mux46~240_combout\ & (\Mux45~41_combout\ $ (((\e_ram|altsyncram_component|auto_generated|q_a\(7)))))) # (!\Mux46~240_combout\ & (((\Mux46~280_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux45~41_combout\,
	datab => \Mux46~280_combout\,
	datac => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datad => \Mux46~240_combout\,
	combout => \Mux46~281_combout\);

-- Location: LCCOMB_X29_Y13_N4
\Mux46~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~283_combout\ = (!\Mux46~282_combout\ & ((\Mux46~55_combout\ & (\temp_line~0_combout\)) # (!\Mux46~55_combout\ & ((\Mux46~281_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~0_combout\,
	datab => \Mux46~282_combout\,
	datac => \Mux46~55_combout\,
	datad => \Mux46~281_combout\,
	combout => \Mux46~283_combout\);

-- Location: LCCOMB_X29_Y13_N2
\Mux46~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~284_combout\ = (!\Mux46~12_combout\ & ((\Mux46~283_combout\) # ((\Mux46~282_combout\ & \temp_line~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~12_combout\,
	datab => \Mux46~282_combout\,
	datac => \temp_line~127_combout\,
	datad => \Mux46~283_combout\,
	combout => \Mux46~284_combout\);

-- Location: LCCOMB_X29_Y13_N28
\Mux46~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~285_combout\ = (\Mux46~284_combout\) # ((\Mux46~12_combout\ & \temp_line~181_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~12_combout\,
	datab => \Mux46~284_combout\,
	datad => \temp_line~181_combout\,
	combout => \Mux46~285_combout\);

-- Location: LCCOMB_X28_Y7_N10
\Mux46~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~274_combout\ = (\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(5))) # (!\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(5),
	datad => \e_vram|altsyncram_component|auto_generated|q_a\(4),
	combout => \Mux46~274_combout\);

-- Location: LCCOMB_X29_Y13_N14
\Mux46~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~275_combout\ = (!\Mux46~29_combout\ & ((\Mux46~234_combout\ & ((\temp_line~1_combout\))) # (!\Mux46~234_combout\ & (\Mux46~274_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~274_combout\,
	datab => \temp_line~1_combout\,
	datac => \Mux46~29_combout\,
	datad => \Mux46~234_combout\,
	combout => \Mux46~275_combout\);

-- Location: LCCOMB_X29_Y13_N24
\Mux46~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~277_combout\ = (!\Mux46~276_combout\ & ((\Mux46~275_combout\) # ((\temp_line~0_combout\ & \Mux46~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~0_combout\,
	datab => \Mux46~29_combout\,
	datac => \Mux46~275_combout\,
	datad => \Mux46~276_combout\,
	combout => \Mux46~277_combout\);

-- Location: LCCOMB_X29_Y13_N26
\Mux46~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~278_combout\ = (!\Mux46~43_combout\ & ((\Mux46~277_combout\) # ((\Mux46~276_combout\ & \temp_line~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~43_combout\,
	datab => \Mux46~276_combout\,
	datac => \temp_line~127_combout\,
	datad => \Mux46~277_combout\,
	combout => \Mux46~278_combout\);

-- Location: LCCOMB_X25_Y13_N2
\Mux46~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~279_combout\ = (\Mux46~278_combout\) # ((\Mux46~43_combout\ & \temp_line~181_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux46~278_combout\,
	datac => \Mux46~43_combout\,
	datad => \temp_line~181_combout\,
	combout => \Mux46~279_combout\);

-- Location: LCCOMB_X30_Y9_N12
\Mux46~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~268_combout\ = (\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(13)))) # (!\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux36~9_combout\,
	datac => \e_vram|altsyncram_component|auto_generated|q_a\(12),
	datad => \e_vram|altsyncram_component|auto_generated|q_a\(13),
	combout => \Mux46~268_combout\);

-- Location: LCCOMB_X30_Y9_N6
\Mux46~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~269_combout\ = (\Mux46~224_combout\ & ((\Mux45~41_combout\ $ (\e_ram|altsyncram_component|auto_generated|q_a\(7))))) # (!\Mux46~224_combout\ & (\Mux46~268_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~268_combout\,
	datab => \Mux45~41_combout\,
	datac => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datad => \Mux46~224_combout\,
	combout => \Mux46~269_combout\);

-- Location: LCCOMB_X29_Y9_N10
\Mux46~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~271_combout\ = (!\Mux46~270_combout\ & ((\Mux46~23_combout\ & (\temp_line~0_combout\)) # (!\Mux46~23_combout\ & ((\Mux46~269_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~23_combout\,
	datab => \Mux46~270_combout\,
	datac => \temp_line~0_combout\,
	datad => \Mux46~269_combout\,
	combout => \Mux46~271_combout\);

-- Location: LCCOMB_X25_Y12_N16
\Mux46~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~272_combout\ = (!\Mux46~37_combout\ & ((\Mux46~271_combout\) # ((\Mux46~270_combout\ & \temp_line~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~37_combout\,
	datab => \Mux46~270_combout\,
	datac => \temp_line~127_combout\,
	datad => \Mux46~271_combout\,
	combout => \Mux46~272_combout\);

-- Location: LCCOMB_X25_Y12_N2
\Mux46~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~273_combout\ = (\Mux46~272_combout\) # ((\Mux46~37_combout\ & \temp_line~181_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux46~272_combout\,
	datac => \Mux46~37_combout\,
	datad => \temp_line~181_combout\,
	combout => \Mux46~273_combout\);

-- Location: LCCOMB_X25_Y13_N4
\Mux49~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux49~20_combout\ = (\Add25~1_combout\ & (((\Add25~0_combout\) # (\Mux46~273_combout\)))) # (!\Add25~1_combout\ & (\Mux46~279_combout\ & (!\Add25~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add25~1_combout\,
	datab => \Mux46~279_combout\,
	datac => \Add25~0_combout\,
	datad => \Mux46~273_combout\,
	combout => \Mux49~20_combout\);

-- Location: LCCOMB_X30_Y9_N16
\Mux46~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~262_combout\ = (\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(21))) # (!\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux36~9_combout\,
	datac => \e_vram|altsyncram_component|auto_generated|q_a\(21),
	datad => \e_vram|altsyncram_component|auto_generated|q_a\(20),
	combout => \Mux46~262_combout\);

-- Location: LCCOMB_X30_Y9_N22
\Mux46~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~263_combout\ = (\Mux46~220_combout\ & (\e_ram|altsyncram_component|auto_generated|q_a\(7) $ ((\Mux45~41_combout\)))) # (!\Mux46~220_combout\ & (((\Mux46~262_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datab => \Mux46~220_combout\,
	datac => \Mux45~41_combout\,
	datad => \Mux46~262_combout\,
	combout => \Mux46~263_combout\);

-- Location: LCCOMB_X28_Y9_N6
\Mux46~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~265_combout\ = (!\Mux46~264_combout\ & ((\Mux46~58_combout\ & ((\temp_line~0_combout\))) # (!\Mux46~58_combout\ & (\Mux46~263_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~263_combout\,
	datab => \Mux46~264_combout\,
	datac => \Mux46~58_combout\,
	datad => \temp_line~0_combout\,
	combout => \Mux46~265_combout\);

-- Location: LCCOMB_X28_Y9_N4
\Mux46~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~266_combout\ = (!\Mux46~15_combout\ & ((\Mux46~265_combout\) # ((\Mux46~264_combout\ & \temp_line~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~265_combout\,
	datab => \Mux46~264_combout\,
	datac => \temp_line~127_combout\,
	datad => \Mux46~15_combout\,
	combout => \Mux46~266_combout\);

-- Location: LCCOMB_X28_Y9_N18
\Mux46~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~267_combout\ = (\Mux46~266_combout\) # ((\Mux46~15_combout\ & \temp_line~181_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux46~15_combout\,
	datac => \temp_line~181_combout\,
	datad => \Mux46~266_combout\,
	combout => \Mux46~267_combout\);

-- Location: LCCOMB_X25_Y13_N18
\Mux49~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux49~21_combout\ = (\Add25~0_combout\ & ((\Mux49~20_combout\ & (\Mux46~285_combout\)) # (!\Mux49~20_combout\ & ((\Mux46~267_combout\))))) # (!\Add25~0_combout\ & (((\Mux49~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~285_combout\,
	datab => \Add25~0_combout\,
	datac => \Mux49~20_combout\,
	datad => \Mux46~267_combout\,
	combout => \Mux49~21_combout\);

-- Location: LCCOMB_X28_Y7_N16
\Mux46~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~256_combout\ = (\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(25)))) # (!\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datac => \e_vram|altsyncram_component|auto_generated|q_a\(24),
	datad => \e_vram|altsyncram_component|auto_generated|q_a\(25),
	combout => \Mux46~256_combout\);

-- Location: LCCOMB_X29_Y7_N10
\Mux46~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~258_combout\ = (\Mux46~257_combout\ & (\Mux45~41_combout\ $ ((\e_ram|altsyncram_component|auto_generated|q_a\(7))))) # (!\Mux46~257_combout\ & (((\Mux46~256_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux45~41_combout\,
	datab => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datac => \Mux46~256_combout\,
	datad => \Mux46~257_combout\,
	combout => \Mux46~258_combout\);

-- Location: LCCOMB_X28_Y9_N0
\Mux46~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~259_combout\ = (!\Mux46~218_combout\ & ((\Mux46~52_combout\ & ((\temp_line~0_combout\))) # (!\Mux46~52_combout\ & (\Mux46~258_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~52_combout\,
	datab => \Mux46~258_combout\,
	datac => \Mux46~218_combout\,
	datad => \temp_line~0_combout\,
	combout => \Mux46~259_combout\);

-- Location: LCCOMB_X28_Y9_N26
\Mux46~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~260_combout\ = (!\Mux46~9_combout\ & ((\Mux46~259_combout\) # ((\Mux46~218_combout\ & \temp_line~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~9_combout\,
	datab => \Mux46~218_combout\,
	datac => \temp_line~127_combout\,
	datad => \Mux46~259_combout\,
	combout => \Mux46~260_combout\);

-- Location: LCCOMB_X28_Y9_N20
\Mux46~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~261_combout\ = (\Mux46~260_combout\) # ((\Mux46~9_combout\ & \temp_line~181_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~9_combout\,
	datac => \temp_line~181_combout\,
	datad => \Mux46~260_combout\,
	combout => \Mux46~261_combout\);

-- Location: LCCOMB_X28_Y7_N28
\Mux46~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~244_combout\ = (\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(9))) # (!\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datac => \e_vram|altsyncram_component|auto_generated|q_a\(9),
	datad => \e_vram|altsyncram_component|auto_generated|q_a\(8),
	combout => \Mux46~244_combout\);

-- Location: LCCOMB_X29_Y11_N12
\Mux46~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~246_combout\ = (\Mux46~245_combout\ & ((\e_ram|altsyncram_component|auto_generated|q_a\(7) $ (\Mux45~41_combout\)))) # (!\Mux46~245_combout\ & (\Mux46~244_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~244_combout\,
	datab => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datac => \Mux45~41_combout\,
	datad => \Mux46~245_combout\,
	combout => \Mux46~246_combout\);

-- Location: LCCOMB_X29_Y11_N18
\Mux46~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~247_combout\ = (!\Mux46~232_combout\ & ((\Mux46~26_combout\ & ((\temp_line~0_combout\))) # (!\Mux46~26_combout\ & (\Mux46~246_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~246_combout\,
	datab => \Mux46~232_combout\,
	datac => \Mux46~26_combout\,
	datad => \temp_line~0_combout\,
	combout => \Mux46~247_combout\);

-- Location: LCCOMB_X29_Y11_N24
\Mux46~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~248_combout\ = (!\Mux46~40_combout\ & ((\Mux46~247_combout\) # ((\Mux46~232_combout\ & \temp_line~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~40_combout\,
	datab => \Mux46~232_combout\,
	datac => \temp_line~127_combout\,
	datad => \Mux46~247_combout\,
	combout => \Mux46~248_combout\);

-- Location: LCCOMB_X29_Y11_N10
\Mux46~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~249_combout\ = (\Mux46~248_combout\) # ((\Mux46~40_combout\ & \temp_line~181_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux46~248_combout\,
	datac => \Mux46~40_combout\,
	datad => \temp_line~181_combout\,
	combout => \Mux46~249_combout\);

-- Location: LCCOMB_X28_Y8_N6
\Mux46~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~250_combout\ = (\Mux36~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(17)))) # (!\Mux36~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(16),
	datac => \Mux36~9_combout\,
	datad => \e_vram|altsyncram_component|auto_generated|q_a\(17),
	combout => \Mux46~250_combout\);

-- Location: LCCOMB_X28_Y8_N10
\Mux46~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~252_combout\ = (\Mux46~251_combout\ & (\Mux45~41_combout\ $ ((\e_ram|altsyncram_component|auto_generated|q_a\(7))))) # (!\Mux46~251_combout\ & (((\Mux46~250_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux45~41_combout\,
	datab => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datac => \Mux46~250_combout\,
	datad => \Mux46~251_combout\,
	combout => \Mux46~252_combout\);

-- Location: LCCOMB_X28_Y12_N8
\Mux46~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~253_combout\ = (!\Mux46~227_combout\ & ((\Mux46~33_combout\ & ((\temp_line~0_combout\))) # (!\Mux46~33_combout\ & (\Mux46~252_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~252_combout\,
	datab => \Mux46~33_combout\,
	datac => \temp_line~0_combout\,
	datad => \Mux46~227_combout\,
	combout => \Mux46~253_combout\);

-- Location: LCCOMB_X28_Y12_N14
\Mux46~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~254_combout\ = (!\Mux46~47_combout\ & ((\Mux46~253_combout\) # ((\Mux46~227_combout\ & \temp_line~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~47_combout\,
	datab => \Mux46~227_combout\,
	datac => \Mux46~253_combout\,
	datad => \temp_line~127_combout\,
	combout => \Mux46~254_combout\);

-- Location: LCCOMB_X28_Y12_N24
\Mux46~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~255_combout\ = (\Mux46~254_combout\) # ((\Mux46~47_combout\ & \temp_line~181_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~47_combout\,
	datac => \Mux46~254_combout\,
	datad => \temp_line~181_combout\,
	combout => \Mux46~255_combout\);

-- Location: LCCOMB_X28_Y12_N6
\Mux49~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux49~18_combout\ = (\Add25~0_combout\ & (((\Add25~1_combout\) # (\Mux46~255_combout\)))) # (!\Add25~0_combout\ & (\Mux46~131_combout\ & (!\Add25~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add25~0_combout\,
	datab => \Mux46~131_combout\,
	datac => \Add25~1_combout\,
	datad => \Mux46~255_combout\,
	combout => \Mux49~18_combout\);

-- Location: LCCOMB_X25_Y13_N20
\Mux49~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux49~19_combout\ = (\Add25~1_combout\ & ((\Mux49~18_combout\ & (\Mux46~261_combout\)) # (!\Mux49~18_combout\ & ((\Mux46~249_combout\))))) # (!\Add25~1_combout\ & (((\Mux49~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~261_combout\,
	datab => \Add25~1_combout\,
	datac => \Mux46~249_combout\,
	datad => \Mux49~18_combout\,
	combout => \Mux49~19_combout\);

-- Location: LCCOMB_X25_Y13_N24
\Mux49~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux49~22_combout\ = (\Mux34~9_combout\ & (((\Mux35~9_combout\) # (\Mux49~19_combout\)))) # (!\Mux34~9_combout\ & (\Mux49~21_combout\ & (!\Mux35~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datab => \Mux49~21_combout\,
	datac => \Mux35~9_combout\,
	datad => \Mux49~19_combout\,
	combout => \Mux49~22_combout\);

-- Location: LCCOMB_X25_Y13_N28
\Mux49~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux49~25_combout\ = (\Mux35~9_combout\ & ((\Mux49~22_combout\ & (\Mux49~24_combout\)) # (!\Mux49~22_combout\ & ((\Mux49~17_combout\))))) # (!\Mux35~9_combout\ & (((\Mux49~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux35~9_combout\,
	datab => \Mux49~24_combout\,
	datac => \Mux49~17_combout\,
	datad => \Mux49~22_combout\,
	combout => \Mux49~25_combout\);

-- Location: LCCOMB_X25_Y15_N16
\regs_generic[15][5]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[15][5]~140_combout\ = (\e_ram|altsyncram_component|auto_generated|q_a\(3) & ((\Add25~2_combout\ & ((\Mux49~15_combout\))) # (!\Add25~2_combout\ & (\Mux49~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add25~2_combout\,
	datab => \e_ram|altsyncram_component|auto_generated|q_a\(3),
	datac => \Mux49~25_combout\,
	datad => \Mux49~15_combout\,
	combout => \regs_generic[15][5]~140_combout\);

-- Location: LCCOMB_X23_Y11_N16
\regs_generic[15][5]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[15][5]~142_combout\ = (\e_ram|altsyncram_component|auto_generated|q_a\(1) & ((\Decoder1~110_combout\ & ((\Mux51~9_combout\))) # (!\Decoder1~110_combout\ & (\Mux51~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~110_combout\,
	datab => \e_ram|altsyncram_component|auto_generated|q_a\(1),
	datac => \Mux51~39_combout\,
	datad => \Mux51~9_combout\,
	combout => \regs_generic[15][5]~142_combout\);

-- Location: LCCOMB_X16_Y7_N4
\regs_generic[15][5]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[15][5]~149_combout\ = (\e_ram|altsyncram_component|auto_generated|q_a\(6) & ((\Mux31~9_combout\ & ((\Mux46~125_combout\))) # (!\Mux31~9_combout\ & (\Mux46~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_ram|altsyncram_component|auto_generated|q_a\(6),
	datab => \Mux31~9_combout\,
	datac => \Mux46~65_combout\,
	datad => \Mux46~125_combout\,
	combout => \regs_generic[15][5]~149_combout\);

-- Location: LCCOMB_X21_Y13_N0
\regs_generic[15][5]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[15][5]~146_combout\ = (\e_ram|altsyncram_component|auto_generated|q_a\(2) & ((\Mux31~9_combout\ & (\Mux50~28_combout\)) # (!\Mux31~9_combout\ & ((\Mux50~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~9_combout\,
	datab => \Mux50~28_combout\,
	datac => \e_ram|altsyncram_component|auto_generated|q_a\(2),
	datad => \Mux50~15_combout\,
	combout => \regs_generic[15][5]~146_combout\);

-- Location: LCCOMB_X18_Y12_N10
\regs_generic[15][5]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[15][5]~145_combout\ = (\e_ram|altsyncram_component|auto_generated|q_a\(5) & ((\Mux47~40_combout\) # ((\Mux31~9_combout\ & \Mux47~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~9_combout\,
	datab => \Mux47~19_combout\,
	datac => \e_ram|altsyncram_component|auto_generated|q_a\(5),
	datad => \Mux47~40_combout\,
	combout => \regs_generic[15][5]~145_combout\);

-- Location: LCCOMB_X21_Y13_N18
\regs_generic[15][5]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[15][5]~144_combout\ = (\e_ram|altsyncram_component|auto_generated|q_a\(4) & ((\Mux48~56_combout\) # ((\Mux31~9_combout\ & \Mux48~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~9_combout\,
	datab => \e_ram|altsyncram_component|auto_generated|q_a\(4),
	datac => \Mux48~26_combout\,
	datad => \Mux48~56_combout\,
	combout => \regs_generic[15][5]~144_combout\);

-- Location: LCCOMB_X21_Y13_N28
\Selector141~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector141~4_combout\ = (\regs_generic[15][5]~149_combout\) # ((\regs_generic[15][5]~146_combout\) # ((\regs_generic[15][5]~145_combout\) # (\regs_generic[15][5]~144_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[15][5]~149_combout\,
	datab => \regs_generic[15][5]~146_combout\,
	datac => \regs_generic[15][5]~145_combout\,
	datad => \regs_generic[15][5]~144_combout\,
	combout => \Selector141~4_combout\);

-- Location: LCCOMB_X22_Y11_N18
\regs_generic[15][5]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[15][5]~143_combout\ = (\e_ram|altsyncram_component|auto_generated|q_a\(0) & ((\Decoder1~110_combout\ & (\Mux52~14_combout\)) # (!\Decoder1~110_combout\ & ((\Mux52~44_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~110_combout\,
	datab => \e_ram|altsyncram_component|auto_generated|q_a\(0),
	datac => \Mux52~14_combout\,
	datad => \Mux52~44_combout\,
	combout => \regs_generic[15][5]~143_combout\);

-- Location: LCCOMB_X22_Y11_N22
\Selector141~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector141~5_combout\ = (\regs_generic[15][5]~140_combout\) # ((\regs_generic[15][5]~142_combout\) # ((\Selector141~4_combout\) # (\regs_generic[15][5]~143_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[15][5]~140_combout\,
	datab => \regs_generic[15][5]~142_combout\,
	datac => \Selector141~4_combout\,
	datad => \regs_generic[15][5]~143_combout\,
	combout => \Selector141~5_combout\);

-- Location: LCCOMB_X19_Y13_N26
\Selector141~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector141~3_combout\ = (\regs_generic[15][0]~q\) # ((\Mux45~41_combout\ & \e_ram|altsyncram_component|auto_generated|q_a\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux45~41_combout\,
	datac => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datad => \regs_generic[15][0]~q\,
	combout => \Selector141~3_combout\);

-- Location: LCCOMB_X22_Y11_N20
\Selector141~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector141~6_combout\ = (\Selector141~2_combout\) # ((\currentState.TState_Draw_WriteLine~q\ & ((\Selector141~5_combout\) # (\Selector141~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_Draw_WriteLine~q\,
	datab => \Selector141~2_combout\,
	datac => \Selector141~5_combout\,
	datad => \Selector141~3_combout\,
	combout => \Selector141~6_combout\);

-- Location: LCCOMB_X22_Y11_N30
\Selector141~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector141~7_combout\ = (\Selector141~1_combout\) # ((\Selector141~6_combout\) # ((\regs_generic~312_combout\ & \regs_generic[5][0]~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~312_combout\,
	datab => \regs_generic[5][0]~51_combout\,
	datac => \Selector141~1_combout\,
	datad => \Selector141~6_combout\,
	combout => \Selector141~7_combout\);

-- Location: FF_X22_Y11_N31
\regs_generic[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector141~7_combout\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[15][0]~q\);

-- Location: LCCOMB_X14_Y8_N8
\regs_generic~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~272_combout\ = (\Decoder0~12_combout\ & ((\regs_generic~180_combout\) # ((\regs_generic[13][0]~q\ & \nextState~20_combout\)))) # (!\Decoder0~12_combout\ & (\regs_generic[13][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~12_combout\,
	datab => \regs_generic[13][0]~q\,
	datac => \regs_generic~180_combout\,
	datad => \nextState~20_combout\,
	combout => \regs_generic~272_combout\);

-- Location: LCCOMB_X14_Y8_N10
\regs_generic[13][0]~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[13][0]~273_combout\ = (\regs_generic~46_combout\ & ((\Equal31~2_combout\ & (reg_delay(0))) # (!\Equal31~2_combout\ & ((\regs_generic~272_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => reg_delay(0),
	datab => \regs_generic~46_combout\,
	datac => \regs_generic~272_combout\,
	datad => \Equal31~2_combout\,
	combout => \regs_generic[13][0]~273_combout\);

-- Location: LCCOMB_X14_Y8_N4
\regs_generic[13][0]~441\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[13][0]~441_combout\ = (\currentState.TState_LoadReg_Store~q\ & (((\e_ram|altsyncram_component|auto_generated|q_a\(0))))) # (!\currentState.TState_LoadReg_Store~q\ & (((\regs_generic[13][0]~273_combout\)) # 
-- (!\regs_generic[5][0]~188_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[5][0]~188_combout\,
	datab => \e_ram|altsyncram_component|auto_generated|q_a\(0),
	datac => \currentState.TState_LoadReg_Store~q\,
	datad => \regs_generic[13][0]~273_combout\,
	combout => \regs_generic[13][0]~441_combout\);

-- Location: LCCOMB_X14_Y8_N28
\regs_generic[13][0]~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[13][0]~277_combout\ = (current_opcode(3) & (!\currentState.TState_LoadReg_Store~q\ & (!\Decoder0~12_combout\ & \Equal3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(3),
	datab => \currentState.TState_LoadReg_Store~q\,
	datac => \Decoder0~12_combout\,
	datad => \Equal3~2_combout\,
	combout => \regs_generic[13][0]~277_combout\);

-- Location: LCCOMB_X9_Y10_N16
\regs_generic~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~274_combout\ = (!\regs_generic~57_combout\ & ((\Equal3~2_combout\ & (\Equal21~0_combout\)) # (!\Equal3~2_combout\ & ((\regs_generic~117_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal21~0_combout\,
	datab => \Equal3~2_combout\,
	datac => \regs_generic~57_combout\,
	datad => \regs_generic~117_combout\,
	combout => \regs_generic~274_combout\);

-- Location: LCCOMB_X9_Y10_N2
\regs_generic[13][0]~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[13][0]~275_combout\ = (\regs_generic[5][0]~189_combout\ & ((\regs_generic~274_combout\) # ((\Decoder0~12_combout\ & \regs_generic~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[5][0]~189_combout\,
	datab => \Decoder0~12_combout\,
	datac => \regs_generic~57_combout\,
	datad => \regs_generic~274_combout\,
	combout => \regs_generic[13][0]~275_combout\);

-- Location: LCCOMB_X9_Y10_N0
\regs_generic[13][0]~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[13][0]~276_combout\ = (\logic~42_combout\ & ((\regs_generic[13][0]~275_combout\) # ((\Decoder9~12_combout\ & \currentState.TState_LoadReg_Store~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder9~12_combout\,
	datab => \logic~42_combout\,
	datac => \currentState.TState_LoadReg_Store~q\,
	datad => \regs_generic[13][0]~275_combout\,
	combout => \regs_generic[13][0]~276_combout\);

-- Location: LCCOMB_X14_Y8_N14
\regs_generic[13][0]~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[13][0]~278_combout\ = (\regs_generic[13][0]~276_combout\ & ((\regs_generic[13][0]~441_combout\) # ((\regs_generic[13][0]~277_combout\ & \regs_generic[13][0]~q\)))) # (!\regs_generic[13][0]~276_combout\ & (((\regs_generic[13][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[13][0]~441_combout\,
	datab => \regs_generic[13][0]~277_combout\,
	datac => \regs_generic[13][0]~q\,
	datad => \regs_generic[13][0]~276_combout\,
	combout => \regs_generic[13][0]~278_combout\);

-- Location: FF_X18_Y8_N7
\regs_generic[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \regs_generic[13][0]~278_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[13][0]~q\);

-- Location: LCCOMB_X11_Y12_N4
\regs_generic~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~288_combout\ = (!\regs_generic~57_combout\ & ((\Equal3~2_combout\ & (\Equal21~0_combout\)) # (!\Equal3~2_combout\ & ((\regs_generic~56_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~57_combout\,
	datab => \Equal3~2_combout\,
	datac => \Equal21~0_combout\,
	datad => \regs_generic~56_combout\,
	combout => \regs_generic~288_combout\);

-- Location: LCCOMB_X11_Y12_N30
\regs_generic[12][0]~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[12][0]~289_combout\ = (\regs_generic[5][0]~189_combout\ & ((\regs_generic~288_combout\) # ((\Decoder0~0_combout\ & \regs_generic~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~0_combout\,
	datab => \regs_generic~288_combout\,
	datac => \regs_generic[5][0]~189_combout\,
	datad => \regs_generic~57_combout\,
	combout => \regs_generic[12][0]~289_combout\);

-- Location: LCCOMB_X14_Y12_N4
\regs_generic[12][0]~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[12][0]~290_combout\ = (\logic~42_combout\ & ((\regs_generic[12][0]~289_combout\) # ((\currentState.TState_LoadReg_Store~q\ & \Decoder9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_LoadReg_Store~q\,
	datab => \Decoder9~0_combout\,
	datac => \logic~42_combout\,
	datad => \regs_generic[12][0]~289_combout\,
	combout => \regs_generic[12][0]~290_combout\);

-- Location: LCCOMB_X14_Y8_N16
\regs_generic~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~286_combout\ = (\Decoder0~0_combout\ & ((\regs_generic~180_combout\) # ((\regs_generic[12][0]~q\ & \nextState~20_combout\)))) # (!\Decoder0~0_combout\ & (\regs_generic[12][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[12][0]~q\,
	datab => \regs_generic~180_combout\,
	datac => \Decoder0~0_combout\,
	datad => \nextState~20_combout\,
	combout => \regs_generic~286_combout\);

-- Location: LCCOMB_X14_Y8_N2
\regs_generic[12][0]~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[12][0]~287_combout\ = (\regs_generic~46_combout\ & ((\Equal31~2_combout\ & (reg_delay(0))) # (!\Equal31~2_combout\ & ((\regs_generic~286_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => reg_delay(0),
	datab => \regs_generic~286_combout\,
	datac => \regs_generic~46_combout\,
	datad => \Equal31~2_combout\,
	combout => \regs_generic[12][0]~287_combout\);

-- Location: LCCOMB_X14_Y8_N6
\regs_generic[12][0]~443\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[12][0]~443_combout\ = (\currentState.TState_LoadReg_Store~q\ & (((\e_ram|altsyncram_component|auto_generated|q_a\(0))))) # (!\currentState.TState_LoadReg_Store~q\ & (((\regs_generic[12][0]~287_combout\)) # 
-- (!\regs_generic[5][0]~188_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[5][0]~188_combout\,
	datab => \e_ram|altsyncram_component|auto_generated|q_a\(0),
	datac => \currentState.TState_LoadReg_Store~q\,
	datad => \regs_generic[12][0]~287_combout\,
	combout => \regs_generic[12][0]~443_combout\);

-- Location: LCCOMB_X14_Y8_N0
\regs_generic[12][0]~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[12][0]~291_combout\ = (current_opcode(3) & (!\currentState.TState_LoadReg_Store~q\ & (!\Decoder0~0_combout\ & \Equal3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(3),
	datab => \currentState.TState_LoadReg_Store~q\,
	datac => \Decoder0~0_combout\,
	datad => \Equal3~2_combout\,
	combout => \regs_generic[12][0]~291_combout\);

-- Location: LCCOMB_X18_Y8_N26
\regs_generic[12][0]~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[12][0]~292_combout\ = (\regs_generic[12][0]~290_combout\ & ((\regs_generic[12][0]~443_combout\) # ((\regs_generic[12][0]~q\ & \regs_generic[12][0]~291_combout\)))) # (!\regs_generic[12][0]~290_combout\ & (((\regs_generic[12][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[12][0]~290_combout\,
	datab => \regs_generic[12][0]~443_combout\,
	datac => \regs_generic[12][0]~q\,
	datad => \regs_generic[12][0]~291_combout\,
	combout => \regs_generic[12][0]~292_combout\);

-- Location: FF_X18_Y8_N27
\regs_generic[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[12][0]~292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[12][0]~q\);

-- Location: LCCOMB_X11_Y8_N30
\Mux44~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux44~7_combout\ = (current_opcode(5) & ((\regs_generic[14][0]~q\) # ((!current_opcode(4))))) # (!current_opcode(5) & (((current_opcode(4) & \regs_generic[12][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[14][0]~q\,
	datab => current_opcode(5),
	datac => current_opcode(4),
	datad => \regs_generic[12][0]~q\,
	combout => \Mux44~7_combout\);

-- Location: LCCOMB_X12_Y12_N16
\Mux44~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux44~8_combout\ = (current_opcode(4) & (((\Mux44~7_combout\)))) # (!current_opcode(4) & ((\Mux44~7_combout\ & (\regs_generic[15][0]~q\)) # (!\Mux44~7_combout\ & ((\regs_generic[13][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[15][0]~q\,
	datab => \regs_generic[13][0]~q\,
	datac => current_opcode(4),
	datad => \Mux44~7_combout\,
	combout => \Mux44~8_combout\);

-- Location: LCCOMB_X16_Y7_N30
\regs_generic~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~195_combout\ = (\Decoder0~11_combout\ & ((\regs_generic~180_combout\) # ((\nextState~20_combout\ & \regs_generic[6][0]~q\)))) # (!\Decoder0~11_combout\ & (((\regs_generic[6][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~11_combout\,
	datab => \nextState~20_combout\,
	datac => \regs_generic~180_combout\,
	datad => \regs_generic[6][0]~q\,
	combout => \regs_generic~195_combout\);

-- Location: LCCOMB_X16_Y7_N20
\regs_generic[6][0]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[6][0]~196_combout\ = (\regs_generic~46_combout\ & ((\Equal31~2_combout\ & (reg_delay(0))) # (!\Equal31~2_combout\ & ((\regs_generic~195_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal31~2_combout\,
	datab => reg_delay(0),
	datac => \regs_generic~195_combout\,
	datad => \regs_generic~46_combout\,
	combout => \regs_generic[6][0]~196_combout\);

-- Location: LCCOMB_X16_Y7_N0
\regs_generic[6][0]~430\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[6][0]~430_combout\ = (\currentState.TState_LoadReg_Store~q\ & (\e_ram|altsyncram_component|auto_generated|q_a\(0))) # (!\currentState.TState_LoadReg_Store~q\ & (((\regs_generic[6][0]~196_combout\) # (!\regs_generic[5][0]~188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_ram|altsyncram_component|auto_generated|q_a\(0),
	datab => \currentState.TState_LoadReg_Store~q\,
	datac => \regs_generic[5][0]~188_combout\,
	datad => \regs_generic[6][0]~196_combout\,
	combout => \regs_generic[6][0]~430_combout\);

-- Location: LCCOMB_X8_Y7_N18
\regs_generic~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~197_combout\ = (!\regs_generic~57_combout\ & ((\Equal3~2_combout\ & ((\Equal21~0_combout\))) # (!\Equal3~2_combout\ & (\regs_generic~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~2_combout\,
	datab => \regs_generic~112_combout\,
	datac => \regs_generic~57_combout\,
	datad => \Equal21~0_combout\,
	combout => \regs_generic~197_combout\);

-- Location: LCCOMB_X11_Y12_N26
\regs_generic[6][0]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[6][0]~198_combout\ = (\regs_generic[5][0]~189_combout\ & ((\regs_generic~197_combout\) # ((\regs_generic~57_combout\ & \Decoder0~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~57_combout\,
	datab => \Decoder0~11_combout\,
	datac => \regs_generic[5][0]~189_combout\,
	datad => \regs_generic~197_combout\,
	combout => \regs_generic[6][0]~198_combout\);

-- Location: LCCOMB_X14_Y12_N0
\regs_generic[6][0]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[6][0]~199_combout\ = (\logic~42_combout\ & ((\regs_generic[6][0]~198_combout\) # ((\currentState.TState_LoadReg_Store~q\ & \Decoder9~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_LoadReg_Store~q\,
	datab => \regs_generic[6][0]~198_combout\,
	datac => \logic~42_combout\,
	datad => \Decoder9~11_combout\,
	combout => \regs_generic[6][0]~199_combout\);

-- Location: LCCOMB_X14_Y7_N4
\regs_generic[6][0]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[6][0]~200_combout\ = (current_opcode(3) & (\Equal3~2_combout\ & (!\Decoder0~11_combout\ & !\currentState.TState_LoadReg_Store~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(3),
	datab => \Equal3~2_combout\,
	datac => \Decoder0~11_combout\,
	datad => \currentState.TState_LoadReg_Store~q\,
	combout => \regs_generic[6][0]~200_combout\);

-- Location: LCCOMB_X18_Y8_N4
\regs_generic[6][0]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[6][0]~201_combout\ = (\regs_generic[6][0]~199_combout\ & ((\regs_generic[6][0]~430_combout\) # ((\regs_generic[6][0]~q\ & \regs_generic[6][0]~200_combout\)))) # (!\regs_generic[6][0]~199_combout\ & (((\regs_generic[6][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[6][0]~430_combout\,
	datab => \regs_generic[6][0]~199_combout\,
	datac => \regs_generic[6][0]~q\,
	datad => \regs_generic[6][0]~200_combout\,
	combout => \regs_generic[6][0]~201_combout\);

-- Location: FF_X18_Y8_N5
\regs_generic[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[6][0]~201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[6][0]~q\);

-- Location: LCCOMB_X12_Y7_N12
\regs_generic~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~204_combout\ = (!\regs_generic~57_combout\ & ((\Equal3~2_combout\ & (\Equal21~0_combout\)) # (!\Equal3~2_combout\ & ((\regs_generic~97_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal21~0_combout\,
	datab => \regs_generic~57_combout\,
	datac => \Equal3~2_combout\,
	datad => \regs_generic~97_combout\,
	combout => \regs_generic~204_combout\);

-- Location: LCCOMB_X12_Y7_N30
\regs_generic[4][0]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[4][0]~205_combout\ = (\regs_generic[5][0]~189_combout\ & ((\regs_generic~204_combout\) # ((\Decoder0~8_combout\ & \regs_generic~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~8_combout\,
	datab => \regs_generic~57_combout\,
	datac => \regs_generic[5][0]~189_combout\,
	datad => \regs_generic~204_combout\,
	combout => \regs_generic[4][0]~205_combout\);

-- Location: LCCOMB_X12_Y7_N0
\regs_generic[4][0]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[4][0]~206_combout\ = (\logic~42_combout\ & ((\regs_generic[4][0]~205_combout\) # ((\currentState.TState_LoadReg_Store~q\ & \Decoder9~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[4][0]~205_combout\,
	datab => \currentState.TState_LoadReg_Store~q\,
	datac => \logic~42_combout\,
	datad => \Decoder9~8_combout\,
	combout => \regs_generic[4][0]~206_combout\);

-- Location: LCCOMB_X14_Y8_N12
\regs_generic[4][0]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[4][0]~207_combout\ = (!\currentState.TState_LoadReg_Store~q\ & (!\Decoder0~8_combout\ & (current_opcode(3) & \Equal3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_LoadReg_Store~q\,
	datab => \Decoder0~8_combout\,
	datac => current_opcode(3),
	datad => \Equal3~2_combout\,
	combout => \regs_generic[4][0]~207_combout\);

-- Location: LCCOMB_X16_Y8_N26
\regs_generic~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~202_combout\ = (\Decoder0~8_combout\ & ((\regs_generic~180_combout\) # ((\regs_generic[4][0]~q\ & \nextState~20_combout\)))) # (!\Decoder0~8_combout\ & (\regs_generic[4][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[4][0]~q\,
	datab => \Decoder0~8_combout\,
	datac => \regs_generic~180_combout\,
	datad => \nextState~20_combout\,
	combout => \regs_generic~202_combout\);

-- Location: LCCOMB_X16_Y8_N16
\regs_generic[4][0]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[4][0]~203_combout\ = (\regs_generic~46_combout\ & ((\Equal31~2_combout\ & (reg_delay(0))) # (!\Equal31~2_combout\ & ((\regs_generic~202_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => reg_delay(0),
	datab => \Equal31~2_combout\,
	datac => \regs_generic~202_combout\,
	datad => \regs_generic~46_combout\,
	combout => \regs_generic[4][0]~203_combout\);

-- Location: LCCOMB_X16_Y8_N10
\regs_generic[4][0]~431\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[4][0]~431_combout\ = (\currentState.TState_LoadReg_Store~q\ & (\e_ram|altsyncram_component|auto_generated|q_a\(0))) # (!\currentState.TState_LoadReg_Store~q\ & (((\regs_generic[4][0]~203_combout\) # (!\regs_generic[5][0]~188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_LoadReg_Store~q\,
	datab => \e_ram|altsyncram_component|auto_generated|q_a\(0),
	datac => \regs_generic[5][0]~188_combout\,
	datad => \regs_generic[4][0]~203_combout\,
	combout => \regs_generic[4][0]~431_combout\);

-- Location: LCCOMB_X18_Y8_N14
\regs_generic[4][0]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[4][0]~208_combout\ = (\regs_generic[4][0]~206_combout\ & ((\regs_generic[4][0]~431_combout\) # ((\regs_generic[4][0]~207_combout\ & \regs_generic[4][0]~q\)))) # (!\regs_generic[4][0]~206_combout\ & (((\regs_generic[4][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[4][0]~206_combout\,
	datab => \regs_generic[4][0]~207_combout\,
	datac => \regs_generic[4][0]~q\,
	datad => \regs_generic[4][0]~431_combout\,
	combout => \regs_generic[4][0]~208_combout\);

-- Location: FF_X18_Y8_N15
\regs_generic[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[4][0]~208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[4][0]~q\);

-- Location: LCCOMB_X19_Y8_N16
\Mux44~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux44~0_combout\ = (current_opcode(4) & ((current_opcode(5) & (\regs_generic[6][0]~q\)) # (!current_opcode(5) & ((\regs_generic[4][0]~q\))))) # (!current_opcode(4) & (current_opcode(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(4),
	datab => current_opcode(5),
	datac => \regs_generic[6][0]~q\,
	datad => \regs_generic[4][0]~q\,
	combout => \Mux44~0_combout\);

-- Location: LCCOMB_X9_Y8_N2
\regs_generic~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~211_combout\ = (!\regs_generic~57_combout\ & ((\Equal3~2_combout\ & ((\Equal21~0_combout\))) # (!\Equal3~2_combout\ & (\regs_generic~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~57_combout\,
	datab => \Equal3~2_combout\,
	datac => \regs_generic~92_combout\,
	datad => \Equal21~0_combout\,
	combout => \regs_generic~211_combout\);

-- Location: LCCOMB_X9_Y8_N20
\regs_generic[7][0]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[7][0]~212_combout\ = (\regs_generic[5][0]~189_combout\ & ((\regs_generic~211_combout\) # ((\regs_generic~57_combout\ & \Decoder0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~57_combout\,
	datab => \Decoder0~7_combout\,
	datac => \regs_generic~211_combout\,
	datad => \regs_generic[5][0]~189_combout\,
	combout => \regs_generic[7][0]~212_combout\);

-- Location: LCCOMB_X12_Y8_N16
\regs_generic[7][0]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[7][0]~213_combout\ = (\logic~42_combout\ & ((\regs_generic[7][0]~212_combout\) # ((\currentState.TState_LoadReg_Store~q\ & \Decoder9~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic~42_combout\,
	datab => \currentState.TState_LoadReg_Store~q\,
	datac => \regs_generic[7][0]~212_combout\,
	datad => \Decoder9~7_combout\,
	combout => \regs_generic[7][0]~213_combout\);

-- Location: LCCOMB_X13_Y8_N20
\regs_generic[7][0]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[7][0]~214_combout\ = (current_opcode(3) & (!\currentState.TState_LoadReg_Store~q\ & (\Equal3~2_combout\ & !\Decoder0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(3),
	datab => \currentState.TState_LoadReg_Store~q\,
	datac => \Equal3~2_combout\,
	datad => \Decoder0~7_combout\,
	combout => \regs_generic[7][0]~214_combout\);

-- Location: LCCOMB_X13_Y8_N8
\regs_generic~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~209_combout\ = (\Decoder0~7_combout\ & ((\regs_generic~180_combout\) # ((\regs_generic[7][0]~q\ & \nextState~20_combout\)))) # (!\Decoder0~7_combout\ & (\regs_generic[7][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[7][0]~q\,
	datab => \nextState~20_combout\,
	datac => \regs_generic~180_combout\,
	datad => \Decoder0~7_combout\,
	combout => \regs_generic~209_combout\);

-- Location: LCCOMB_X13_Y8_N14
\regs_generic[7][0]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[7][0]~210_combout\ = (\regs_generic~46_combout\ & ((\Equal31~2_combout\ & ((reg_delay(0)))) # (!\Equal31~2_combout\ & (\regs_generic~209_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~209_combout\,
	datab => reg_delay(0),
	datac => \Equal31~2_combout\,
	datad => \regs_generic~46_combout\,
	combout => \regs_generic[7][0]~210_combout\);

-- Location: LCCOMB_X13_Y8_N24
\regs_generic[7][0]~432\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[7][0]~432_combout\ = (\currentState.TState_LoadReg_Store~q\ & (((\e_ram|altsyncram_component|auto_generated|q_a\(0))))) # (!\currentState.TState_LoadReg_Store~q\ & ((\regs_generic[7][0]~210_combout\) # ((!\regs_generic[5][0]~188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_LoadReg_Store~q\,
	datab => \regs_generic[7][0]~210_combout\,
	datac => \regs_generic[5][0]~188_combout\,
	datad => \e_ram|altsyncram_component|auto_generated|q_a\(0),
	combout => \regs_generic[7][0]~432_combout\);

-- Location: LCCOMB_X13_Y8_N26
\regs_generic[7][0]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[7][0]~215_combout\ = (\regs_generic[7][0]~213_combout\ & ((\regs_generic[7][0]~432_combout\) # ((\regs_generic[7][0]~214_combout\ & \regs_generic[7][0]~q\)))) # (!\regs_generic[7][0]~213_combout\ & (((\regs_generic[7][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[7][0]~213_combout\,
	datab => \regs_generic[7][0]~214_combout\,
	datac => \regs_generic[7][0]~q\,
	datad => \regs_generic[7][0]~432_combout\,
	combout => \regs_generic[7][0]~215_combout\);

-- Location: FF_X13_Y8_N27
\regs_generic[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[7][0]~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[7][0]~q\);

-- Location: LCCOMB_X11_Y10_N20
\regs_generic~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~190_combout\ = (!\regs_generic~57_combout\ & ((\Equal3~2_combout\ & ((\Equal21~0_combout\))) # (!\Equal3~2_combout\ & (\regs_generic~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~2_combout\,
	datab => \regs_generic~57_combout\,
	datac => \regs_generic~77_combout\,
	datad => \Equal21~0_combout\,
	combout => \regs_generic~190_combout\);

-- Location: LCCOMB_X11_Y10_N14
\regs_generic[5][0]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[5][0]~191_combout\ = (\regs_generic[5][0]~189_combout\ & ((\regs_generic~190_combout\) # ((\regs_generic~57_combout\ & \Decoder0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[5][0]~189_combout\,
	datab => \regs_generic~57_combout\,
	datac => \Decoder0~4_combout\,
	datad => \regs_generic~190_combout\,
	combout => \regs_generic[5][0]~191_combout\);

-- Location: LCCOMB_X12_Y8_N14
\regs_generic[5][0]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[5][0]~192_combout\ = (\logic~42_combout\ & ((\regs_generic[5][0]~191_combout\) # ((\currentState.TState_LoadReg_Store~q\ & \Decoder9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[5][0]~191_combout\,
	datab => \currentState.TState_LoadReg_Store~q\,
	datac => \logic~42_combout\,
	datad => \Decoder9~4_combout\,
	combout => \regs_generic[5][0]~192_combout\);

-- Location: LCCOMB_X13_Y8_N2
\regs_generic[5][0]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[5][0]~193_combout\ = (current_opcode(3) & (\Equal3~2_combout\ & (!\Decoder0~4_combout\ & !\currentState.TState_LoadReg_Store~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(3),
	datab => \Equal3~2_combout\,
	datac => \Decoder0~4_combout\,
	datad => \currentState.TState_LoadReg_Store~q\,
	combout => \regs_generic[5][0]~193_combout\);

-- Location: LCCOMB_X13_Y8_N30
\regs_generic~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~181_combout\ = (\Decoder0~4_combout\ & ((\regs_generic~180_combout\) # ((\nextState~20_combout\ & \regs_generic[5][0]~q\)))) # (!\Decoder0~4_combout\ & (((\regs_generic[5][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~4_combout\,
	datab => \nextState~20_combout\,
	datac => \regs_generic~180_combout\,
	datad => \regs_generic[5][0]~q\,
	combout => \regs_generic~181_combout\);

-- Location: LCCOMB_X13_Y8_N12
\regs_generic[5][0]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[5][0]~182_combout\ = (\regs_generic~46_combout\ & ((\Equal31~2_combout\ & ((reg_delay(0)))) # (!\Equal31~2_combout\ & (\regs_generic~181_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~181_combout\,
	datab => reg_delay(0),
	datac => \Equal31~2_combout\,
	datad => \regs_generic~46_combout\,
	combout => \regs_generic[5][0]~182_combout\);

-- Location: LCCOMB_X13_Y8_N18
\regs_generic[5][0]~429\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[5][0]~429_combout\ = (\currentState.TState_LoadReg_Store~q\ & (((\e_ram|altsyncram_component|auto_generated|q_a\(0))))) # (!\currentState.TState_LoadReg_Store~q\ & ((\regs_generic[5][0]~182_combout\) # ((!\regs_generic[5][0]~188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[5][0]~182_combout\,
	datab => \e_ram|altsyncram_component|auto_generated|q_a\(0),
	datac => \regs_generic[5][0]~188_combout\,
	datad => \currentState.TState_LoadReg_Store~q\,
	combout => \regs_generic[5][0]~429_combout\);

-- Location: LCCOMB_X13_Y8_N16
\regs_generic[5][0]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[5][0]~194_combout\ = (\regs_generic[5][0]~192_combout\ & ((\regs_generic[5][0]~429_combout\) # ((\regs_generic[5][0]~193_combout\ & \regs_generic[5][0]~q\)))) # (!\regs_generic[5][0]~192_combout\ & (((\regs_generic[5][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[5][0]~192_combout\,
	datab => \regs_generic[5][0]~193_combout\,
	datac => \regs_generic[5][0]~q\,
	datad => \regs_generic[5][0]~429_combout\,
	combout => \regs_generic[5][0]~194_combout\);

-- Location: FF_X13_Y8_N17
\regs_generic[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[5][0]~194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[5][0]~q\);

-- Location: LCCOMB_X11_Y8_N20
\Mux44~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux44~1_combout\ = (\Mux44~0_combout\ & ((current_opcode(4)) # ((\regs_generic[7][0]~q\)))) # (!\Mux44~0_combout\ & (!current_opcode(4) & ((\regs_generic[5][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux44~0_combout\,
	datab => current_opcode(4),
	datac => \regs_generic[7][0]~q\,
	datad => \regs_generic[5][0]~q\,
	combout => \Mux44~1_combout\);

-- Location: LCCOMB_X12_Y12_N26
\Mux44~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux44~9_combout\ = (\Mux44~6_combout\ & ((\Mux44~8_combout\) # ((!current_opcode(6))))) # (!\Mux44~6_combout\ & (((\Mux44~1_combout\ & current_opcode(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux44~6_combout\,
	datab => \Mux44~8_combout\,
	datac => \Mux44~1_combout\,
	datad => current_opcode(6),
	combout => \Mux44~9_combout\);

-- Location: LCCOMB_X6_Y10_N16
\Add10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add10~2_combout\ = (\Mux43~9_combout\ & ((\Mux35~9_combout\ & (!\Add10~1\)) # (!\Mux35~9_combout\ & (\Add10~1\ & VCC)))) # (!\Mux43~9_combout\ & ((\Mux35~9_combout\ & ((\Add10~1\) # (GND))) # (!\Mux35~9_combout\ & (!\Add10~1\))))
-- \Add10~3\ = CARRY((\Mux43~9_combout\ & (\Mux35~9_combout\ & !\Add10~1\)) # (!\Mux43~9_combout\ & ((\Mux35~9_combout\) # (!\Add10~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux43~9_combout\,
	datab => \Mux35~9_combout\,
	datad => VCC,
	cin => \Add10~1\,
	combout => \Add10~2_combout\,
	cout => \Add10~3\);

-- Location: LCCOMB_X7_Y10_N6
\regs_generic~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~176_combout\ = (\regs_generic~41_combout\ & (\Mux44~9_combout\ & ((!\Equal31~0_combout\)))) # (!\regs_generic~41_combout\ & (((\Mux42~9_combout\) # (\Equal31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~41_combout\,
	datab => \Mux44~9_combout\,
	datac => \Mux42~9_combout\,
	datad => \Equal31~0_combout\,
	combout => \regs_generic~176_combout\);

-- Location: LCCOMB_X7_Y10_N24
\regs_generic~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~177_combout\ = (\Equal31~0_combout\ & ((\regs_generic~176_combout\ & ((\Add9~2_combout\))) # (!\regs_generic~176_combout\ & (\Add10~2_combout\)))) # (!\Equal31~0_combout\ & (((\regs_generic~176_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal31~0_combout\,
	datab => \Add10~2_combout\,
	datac => \regs_generic~176_combout\,
	datad => \Add9~2_combout\,
	combout => \regs_generic~177_combout\);

-- Location: LCCOMB_X8_Y10_N4
\regs_generic~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~178_combout\ = (\regs_generic~39_combout\ & (((\regs_generic~40_combout\)))) # (!\regs_generic~39_combout\ & ((\Mux43~9_combout\ & (\Mux35~9_combout\ $ (!\regs_generic~40_combout\))) # (!\Mux43~9_combout\ & (\Mux35~9_combout\ & 
-- !\regs_generic~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~39_combout\,
	datab => \Mux43~9_combout\,
	datac => \Mux35~9_combout\,
	datad => \regs_generic~40_combout\,
	combout => \regs_generic~178_combout\);

-- Location: LCCOMB_X8_Y10_N10
\regs_generic~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~179_combout\ = (\regs_generic~39_combout\ & ((\regs_generic~178_combout\ & ((\Add7~2_combout\))) # (!\regs_generic~178_combout\ & (\regs_generic~177_combout\)))) # (!\regs_generic~39_combout\ & (((\regs_generic~178_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~39_combout\,
	datab => \regs_generic~177_combout\,
	datac => \regs_generic~178_combout\,
	datad => \Add7~2_combout\,
	combout => \regs_generic~179_combout\);

-- Location: LCCOMB_X8_Y11_N8
\Selector260~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector260~2_combout\ = (\Equal14~0_combout\ & (((current_opcode(0) & \Mux35~9_combout\)))) # (!\Equal14~0_combout\ & (\regs_generic~179_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~179_combout\,
	datab => current_opcode(0),
	datac => \Equal14~0_combout\,
	datad => \Mux35~9_combout\,
	combout => \Selector260~2_combout\);

-- Location: LCCOMB_X11_Y11_N18
\Selector260~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector260~3_combout\ = (\Equal3~2_combout\ & ((\Selector260~2_combout\) # ((\Equal14~0_combout\ & \Mux43~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal14~0_combout\,
	datab => \Equal3~2_combout\,
	datac => \Mux43~9_combout\,
	datad => \Selector260~2_combout\,
	combout => \Selector260~3_combout\);

-- Location: LCCOMB_X11_Y11_N22
\Selector260~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector260~7_combout\ = ((!\Equal3~4_combout\ & ((!rnd_counter(1)) # (!\Equal3~3_combout\)))) # (!current_opcode(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~4_combout\,
	datab => current_opcode(1),
	datac => \Equal3~3_combout\,
	datad => rnd_counter(1),
	combout => \Selector260~7_combout\);

-- Location: LCCOMB_X11_Y11_N0
\Selector260~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector260~4_combout\ = (!\Selector260~3_combout\ & (\Selector260~7_combout\ & ((!\Equal3~5_combout\) # (!\Add6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add6~2_combout\,
	datab => \Selector260~3_combout\,
	datac => \Selector260~7_combout\,
	datad => \Equal3~5_combout\,
	combout => \Selector260~4_combout\);

-- Location: LCCOMB_X13_Y10_N22
\Selector164~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector164~0_combout\ = (reg_delay(1) & \Equal31~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => reg_delay(1),
	datac => \Equal31~2_combout\,
	combout => \Selector164~0_combout\);

-- Location: LCCOMB_X14_Y13_N4
\Selector172~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector172~0_combout\ = (\Decoder0~13_combout\ & (!\Equal31~2_combout\ & ((\logic~43_combout\) # (\logic~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~13_combout\,
	datab => \logic~43_combout\,
	datac => \logic~53_combout\,
	datad => \Equal31~2_combout\,
	combout => \Selector172~0_combout\);

-- Location: LCCOMB_X14_Y10_N28
\Selector172~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector172~1_combout\ = ((\regs_generic~46_combout\ & ((\Selector164~0_combout\) # (\Selector172~0_combout\)))) # (!\Selector260~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector260~4_combout\,
	datab => \Selector164~0_combout\,
	datac => \regs_generic~46_combout\,
	datad => \Selector172~0_combout\,
	combout => \Selector172~1_combout\);

-- Location: LCCOMB_X18_Y11_N28
\regs_generic[11][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[11][1]~feeder_combout\ = \Selector172~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector172~1_combout\,
	combout => \regs_generic[11][1]~feeder_combout\);

-- Location: FF_X18_Y11_N29
\regs_generic[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[11][1]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(1),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[11][4]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[11][1]~q\);

-- Location: LCCOMB_X13_Y6_N4
\Selector156~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector156~0_combout\ = (\Decoder0~12_combout\ & (!\Equal31~2_combout\ & ((\logic~53_combout\) # (\logic~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic~53_combout\,
	datab => \Decoder0~12_combout\,
	datac => \Equal31~2_combout\,
	datad => \logic~43_combout\,
	combout => \Selector156~0_combout\);

-- Location: LCCOMB_X14_Y10_N18
\Selector156~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector156~1_combout\ = ((\regs_generic~46_combout\ & ((\Selector164~0_combout\) # (\Selector156~0_combout\)))) # (!\Selector260~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector260~4_combout\,
	datab => \Selector164~0_combout\,
	datac => \regs_generic~46_combout\,
	datad => \Selector156~0_combout\,
	combout => \Selector156~1_combout\);

-- Location: LCCOMB_X14_Y10_N0
\regs_generic[13][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[13][1]~feeder_combout\ = \Selector156~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector156~1_combout\,
	combout => \regs_generic[13][1]~feeder_combout\);

-- Location: FF_X14_Y10_N1
\regs_generic[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[13][1]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(1),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[13][4]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[13][1]~q\);

-- Location: LCCOMB_X14_Y13_N2
\Selector188~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector188~0_combout\ = (\Decoder0~14_combout\ & (!\Equal31~2_combout\ & ((\logic~53_combout\) # (\logic~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic~53_combout\,
	datab => \Decoder0~14_combout\,
	datac => \logic~43_combout\,
	datad => \Equal31~2_combout\,
	combout => \Selector188~0_combout\);

-- Location: LCCOMB_X14_Y13_N8
\Selector188~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector188~1_combout\ = ((\regs_generic~46_combout\ & ((\Selector164~0_combout\) # (\Selector188~0_combout\)))) # (!\Selector260~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector164~0_combout\,
	datab => \regs_generic~46_combout\,
	datac => \Selector260~4_combout\,
	datad => \Selector188~0_combout\,
	combout => \Selector188~1_combout\);

-- Location: LCCOMB_X17_Y12_N28
\regs_generic[9][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[9][1]~feeder_combout\ = \Selector188~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector188~1_combout\,
	combout => \regs_generic[9][1]~feeder_combout\);

-- Location: FF_X17_Y12_N29
\regs_generic[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[9][1]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(1),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[9][4]~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[9][1]~q\);

-- Location: LCCOMB_X18_Y11_N22
\Mux43~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux43~7_combout\ = (current_opcode(5) & (((current_opcode(6))))) # (!current_opcode(5) & ((current_opcode(6) & (\regs_generic[13][1]~q\)) # (!current_opcode(6) & ((\regs_generic[9][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(5),
	datab => \regs_generic[13][1]~q\,
	datac => \regs_generic[9][1]~q\,
	datad => current_opcode(6),
	combout => \Mux43~7_combout\);

-- Location: LCCOMB_X18_Y11_N26
\Mux43~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux43~8_combout\ = (\Mux43~7_combout\ & ((\regs_generic[15][1]~q\) # ((!current_opcode(5))))) # (!\Mux43~7_combout\ & (((\regs_generic[11][1]~q\ & current_opcode(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[15][1]~q\,
	datab => \regs_generic[11][1]~q\,
	datac => \Mux43~7_combout\,
	datad => current_opcode(5),
	combout => \Mux43~8_combout\);

-- Location: LCCOMB_X14_Y13_N16
\Selector164~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector164~1_combout\ = (\Decoder0~0_combout\ & (!\Equal31~2_combout\ & ((\logic~53_combout\) # (\logic~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic~53_combout\,
	datab => \logic~43_combout\,
	datac => \Decoder0~0_combout\,
	datad => \Equal31~2_combout\,
	combout => \Selector164~1_combout\);

-- Location: LCCOMB_X14_Y13_N30
\Selector164~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector164~2_combout\ = ((\regs_generic~46_combout\ & ((\Selector164~0_combout\) # (\Selector164~1_combout\)))) # (!\Selector260~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector164~0_combout\,
	datab => \regs_generic~46_combout\,
	datac => \Selector260~4_combout\,
	datad => \Selector164~1_combout\,
	combout => \Selector164~2_combout\);

-- Location: LCCOMB_X18_Y12_N8
\regs_generic[12][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[12][1]~feeder_combout\ = \Selector164~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector164~2_combout\,
	combout => \regs_generic[12][1]~feeder_combout\);

-- Location: FF_X18_Y12_N9
\regs_generic[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[12][1]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(1),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[12][4]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[12][1]~q\);

-- Location: LCCOMB_X13_Y6_N16
\Selector180~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector180~0_combout\ = (\Decoder0~1_combout\ & (!\Equal31~2_combout\ & ((\logic~53_combout\) # (\logic~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic~53_combout\,
	datab => \Decoder0~1_combout\,
	datac => \Equal31~2_combout\,
	datad => \logic~43_combout\,
	combout => \Selector180~0_combout\);

-- Location: LCCOMB_X17_Y9_N24
\Selector180~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector180~1_combout\ = ((\regs_generic~46_combout\ & ((\Selector164~0_combout\) # (\Selector180~0_combout\)))) # (!\Selector260~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector260~4_combout\,
	datab => \regs_generic~46_combout\,
	datac => \Selector164~0_combout\,
	datad => \Selector180~0_combout\,
	combout => \Selector180~1_combout\);

-- Location: LCCOMB_X17_Y9_N16
\regs_generic[10][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[10][1]~feeder_combout\ = \Selector180~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector180~1_combout\,
	combout => \regs_generic[10][1]~feeder_combout\);

-- Location: FF_X17_Y9_N17
\regs_generic[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[10][1]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(1),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[10][4]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[10][1]~q\);

-- Location: LCCOMB_X13_Y6_N10
\Selector196~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector196~0_combout\ = (\Decoder0~2_combout\ & (!\Equal31~2_combout\ & ((\logic~53_combout\) # (\logic~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic~53_combout\,
	datab => \Decoder0~2_combout\,
	datac => \Equal31~2_combout\,
	datad => \logic~43_combout\,
	combout => \Selector196~0_combout\);

-- Location: LCCOMB_X18_Y12_N4
\Selector196~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector196~1_combout\ = ((\regs_generic~46_combout\ & ((\Selector196~0_combout\) # (\Selector164~0_combout\)))) # (!\Selector260~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector196~0_combout\,
	datab => \Selector260~4_combout\,
	datac => \regs_generic~46_combout\,
	datad => \Selector164~0_combout\,
	combout => \Selector196~1_combout\);

-- Location: LCCOMB_X17_Y12_N6
\regs_generic[8][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[8][1]~feeder_combout\ = \Selector196~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector196~1_combout\,
	combout => \regs_generic[8][1]~feeder_combout\);

-- Location: FF_X17_Y12_N7
\regs_generic[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[8][1]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(1),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[8][4]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[8][1]~q\);

-- Location: LCCOMB_X18_Y11_N18
\Mux43~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux43~0_combout\ = (current_opcode(5) & ((\regs_generic[10][1]~q\) # ((current_opcode(6))))) # (!current_opcode(5) & (((\regs_generic[8][1]~q\ & !current_opcode(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(5),
	datab => \regs_generic[10][1]~q\,
	datac => \regs_generic[8][1]~q\,
	datad => current_opcode(6),
	combout => \Mux43~0_combout\);

-- Location: LCCOMB_X18_Y11_N0
\Mux43~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux43~1_combout\ = (current_opcode(6) & ((\Mux43~0_combout\ & ((\regs_generic[14][1]~q\))) # (!\Mux43~0_combout\ & (\regs_generic[12][1]~q\)))) # (!current_opcode(6) & (((\Mux43~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(6),
	datab => \regs_generic[12][1]~q\,
	datac => \regs_generic[14][1]~q\,
	datad => \Mux43~0_combout\,
	combout => \Mux43~1_combout\);

-- Location: LCCOMB_X13_Y6_N12
\Selector228~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector228~0_combout\ = (\Decoder0~8_combout\ & (!\Equal31~2_combout\ & ((\logic~53_combout\) # (\logic~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic~53_combout\,
	datab => \Decoder0~8_combout\,
	datac => \Equal31~2_combout\,
	datad => \logic~43_combout\,
	combout => \Selector228~0_combout\);

-- Location: LCCOMB_X17_Y9_N26
\Selector228~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector228~1_combout\ = ((\regs_generic~46_combout\ & ((\Selector164~0_combout\) # (\Selector228~0_combout\)))) # (!\Selector260~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector260~4_combout\,
	datab => \Selector164~0_combout\,
	datac => \Selector228~0_combout\,
	datad => \regs_generic~46_combout\,
	combout => \Selector228~1_combout\);

-- Location: LCCOMB_X19_Y13_N8
\regs_generic[4][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[4][1]~feeder_combout\ = \Selector228~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector228~1_combout\,
	combout => \regs_generic[4][1]~feeder_combout\);

-- Location: FF_X19_Y13_N9
\regs_generic[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[4][1]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(1),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[4][4]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[4][1]~q\);

-- Location: LCCOMB_X14_Y13_N0
\Selector260~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector260~5_combout\ = (\Decoder0~10_combout\ & (!\Equal31~2_combout\ & ((\logic~43_combout\) # (\logic~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~10_combout\,
	datab => \logic~43_combout\,
	datac => \logic~53_combout\,
	datad => \Equal31~2_combout\,
	combout => \Selector260~5_combout\);

-- Location: LCCOMB_X14_Y13_N26
\Selector260~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector260~6_combout\ = ((\regs_generic~46_combout\ & ((\Selector164~0_combout\) # (\Selector260~5_combout\)))) # (!\Selector260~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector164~0_combout\,
	datab => \regs_generic~46_combout\,
	datac => \Selector260~4_combout\,
	datad => \Selector260~5_combout\,
	combout => \Selector260~6_combout\);

-- Location: LCCOMB_X18_Y13_N18
\regs_generic[0][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[0][1]~feeder_combout\ = \Selector260~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector260~6_combout\,
	combout => \regs_generic[0][1]~feeder_combout\);

-- Location: FF_X18_Y13_N19
\regs_generic[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[0][1]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(1),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[0][4]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[0][1]~q\);

-- Location: LCCOMB_X13_Y6_N14
\Selector244~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector244~0_combout\ = (\Decoder0~9_combout\ & (!\Equal31~2_combout\ & ((\logic~53_combout\) # (\logic~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic~53_combout\,
	datab => \Decoder0~9_combout\,
	datac => \Equal31~2_combout\,
	datad => \logic~43_combout\,
	combout => \Selector244~0_combout\);

-- Location: LCCOMB_X17_Y9_N20
\Selector244~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector244~1_combout\ = ((\regs_generic~46_combout\ & ((\Selector164~0_combout\) # (\Selector244~0_combout\)))) # (!\Selector260~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector260~4_combout\,
	datab => \regs_generic~46_combout\,
	datac => \Selector164~0_combout\,
	datad => \Selector244~0_combout\,
	combout => \Selector244~1_combout\);

-- Location: LCCOMB_X17_Y9_N22
\regs_generic[2][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[2][1]~feeder_combout\ = \Selector244~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector244~1_combout\,
	combout => \regs_generic[2][1]~feeder_combout\);

-- Location: FF_X17_Y9_N23
\regs_generic[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[2][1]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(1),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[2][4]~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[2][1]~q\);

-- Location: LCCOMB_X18_Y13_N24
\Mux43~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux43~4_combout\ = (current_opcode(6) & (((current_opcode(5))))) # (!current_opcode(6) & ((current_opcode(5) & ((\regs_generic[2][1]~q\))) # (!current_opcode(5) & (\regs_generic[0][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(6),
	datab => \regs_generic[0][1]~q\,
	datac => current_opcode(5),
	datad => \regs_generic[2][1]~q\,
	combout => \Mux43~4_combout\);

-- Location: LCCOMB_X14_Y13_N20
\Selector212~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector212~0_combout\ = (\Decoder0~11_combout\ & (!\Equal31~2_combout\ & ((\logic~53_combout\) # (\logic~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic~53_combout\,
	datab => \logic~43_combout\,
	datac => \Decoder0~11_combout\,
	datad => \Equal31~2_combout\,
	combout => \Selector212~0_combout\);

-- Location: LCCOMB_X14_Y13_N14
\Selector212~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector212~1_combout\ = ((\regs_generic~46_combout\ & ((\Selector164~0_combout\) # (\Selector212~0_combout\)))) # (!\Selector260~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector164~0_combout\,
	datab => \regs_generic~46_combout\,
	datac => \Selector260~4_combout\,
	datad => \Selector212~0_combout\,
	combout => \Selector212~1_combout\);

-- Location: LCCOMB_X18_Y9_N20
\regs_generic[6][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[6][1]~feeder_combout\ = \Selector212~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector212~1_combout\,
	combout => \regs_generic[6][1]~feeder_combout\);

-- Location: FF_X18_Y9_N21
\regs_generic[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[6][1]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(1),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[6][4]~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[6][1]~q\);

-- Location: LCCOMB_X18_Y13_N26
\Mux43~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux43~5_combout\ = (current_opcode(6) & ((\Mux43~4_combout\ & ((\regs_generic[6][1]~q\))) # (!\Mux43~4_combout\ & (\regs_generic[4][1]~q\)))) # (!current_opcode(6) & (((\Mux43~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(6),
	datab => \regs_generic[4][1]~q\,
	datac => \Mux43~4_combout\,
	datad => \regs_generic[6][1]~q\,
	combout => \Mux43~5_combout\);

-- Location: LCCOMB_X13_Y6_N24
\Selector236~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector236~0_combout\ = (\Decoder0~5_combout\ & (!\Equal31~2_combout\ & ((\logic~53_combout\) # (\logic~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic~53_combout\,
	datab => \Decoder0~5_combout\,
	datac => \Equal31~2_combout\,
	datad => \logic~43_combout\,
	combout => \Selector236~0_combout\);

-- Location: LCCOMB_X13_Y10_N30
\Selector236~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector236~1_combout\ = ((\regs_generic~46_combout\ & ((\Selector164~0_combout\) # (\Selector236~0_combout\)))) # (!\Selector260~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector260~4_combout\,
	datab => \regs_generic~46_combout\,
	datac => \Selector164~0_combout\,
	datad => \Selector236~0_combout\,
	combout => \Selector236~1_combout\);

-- Location: LCCOMB_X16_Y9_N6
\regs_generic[3][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[3][1]~feeder_combout\ = \Selector236~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector236~1_combout\,
	combout => \regs_generic[3][1]~feeder_combout\);

-- Location: FF_X16_Y9_N7
\regs_generic[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[3][1]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(1),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[3][4]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[3][1]~q\);

-- Location: LCCOMB_X14_Y13_N12
\Selector252~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector252~0_combout\ = (\Decoder0~6_combout\ & (!\Equal31~2_combout\ & ((\logic~43_combout\) # (\logic~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~6_combout\,
	datab => \logic~43_combout\,
	datac => \logic~53_combout\,
	datad => \Equal31~2_combout\,
	combout => \Selector252~0_combout\);

-- Location: LCCOMB_X14_Y13_N10
\Selector252~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector252~1_combout\ = ((\regs_generic~46_combout\ & ((\Selector164~0_combout\) # (\Selector252~0_combout\)))) # (!\Selector260~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector164~0_combout\,
	datab => \regs_generic~46_combout\,
	datac => \Selector260~4_combout\,
	datad => \Selector252~0_combout\,
	combout => \Selector252~1_combout\);

-- Location: LCCOMB_X18_Y13_N4
\regs_generic[1][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[1][1]~feeder_combout\ = \Selector252~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector252~1_combout\,
	combout => \regs_generic[1][1]~feeder_combout\);

-- Location: FF_X18_Y13_N5
\regs_generic[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[1][1]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(1),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[1][4]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[1][1]~q\);

-- Location: LCCOMB_X18_Y13_N0
\Mux43~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux43~2_combout\ = (current_opcode(6) & (((current_opcode(5))))) # (!current_opcode(6) & ((current_opcode(5) & (\regs_generic[3][1]~q\)) # (!current_opcode(5) & ((\regs_generic[1][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(6),
	datab => \regs_generic[3][1]~q\,
	datac => current_opcode(5),
	datad => \regs_generic[1][1]~q\,
	combout => \Mux43~2_combout\);

-- Location: LCCOMB_X13_Y6_N26
\Selector204~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector204~0_combout\ = (\Decoder0~7_combout\ & (!\Equal31~2_combout\ & ((\logic~53_combout\) # (\logic~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic~53_combout\,
	datab => \Decoder0~7_combout\,
	datac => \Equal31~2_combout\,
	datad => \logic~43_combout\,
	combout => \Selector204~0_combout\);

-- Location: LCCOMB_X13_Y10_N24
\Selector204~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector204~1_combout\ = ((\regs_generic~46_combout\ & ((\Selector164~0_combout\) # (\Selector204~0_combout\)))) # (!\Selector260~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector164~0_combout\,
	datab => \regs_generic~46_combout\,
	datac => \Selector204~0_combout\,
	datad => \Selector260~4_combout\,
	combout => \Selector204~1_combout\);

-- Location: LCCOMB_X13_Y10_N28
\regs_generic[7][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[7][1]~feeder_combout\ = \Selector204~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector204~1_combout\,
	combout => \regs_generic[7][1]~feeder_combout\);

-- Location: FF_X13_Y10_N29
\regs_generic[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[7][1]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(1),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[7][4]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[7][1]~q\);

-- Location: LCCOMB_X13_Y6_N2
\Selector220~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector220~0_combout\ = (!\Equal31~2_combout\ & (\Decoder0~4_combout\ & ((\logic~43_combout\) # (\logic~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic~43_combout\,
	datab => \Equal31~2_combout\,
	datac => \logic~53_combout\,
	datad => \Decoder0~4_combout\,
	combout => \Selector220~0_combout\);

-- Location: LCCOMB_X13_Y10_N12
\Selector220~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector220~1_combout\ = ((\regs_generic~46_combout\ & ((\Selector164~0_combout\) # (\Selector220~0_combout\)))) # (!\Selector260~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector260~4_combout\,
	datab => \regs_generic~46_combout\,
	datac => \Selector164~0_combout\,
	datad => \Selector220~0_combout\,
	combout => \Selector220~1_combout\);

-- Location: LCCOMB_X14_Y10_N26
\regs_generic[5][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[5][1]~feeder_combout\ = \Selector220~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector220~1_combout\,
	combout => \regs_generic[5][1]~feeder_combout\);

-- Location: FF_X14_Y10_N27
\regs_generic[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[5][1]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(1),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[5][4]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[5][1]~q\);

-- Location: LCCOMB_X18_Y13_N14
\Mux43~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux43~3_combout\ = (current_opcode(6) & ((\Mux43~2_combout\ & (\regs_generic[7][1]~q\)) # (!\Mux43~2_combout\ & ((\regs_generic[5][1]~q\))))) # (!current_opcode(6) & (\Mux43~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(6),
	datab => \Mux43~2_combout\,
	datac => \regs_generic[7][1]~q\,
	datad => \regs_generic[5][1]~q\,
	combout => \Mux43~3_combout\);

-- Location: LCCOMB_X18_Y13_N28
\Mux43~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux43~6_combout\ = (current_opcode(7) & (!current_opcode(4))) # (!current_opcode(7) & ((current_opcode(4) & (\Mux43~5_combout\)) # (!current_opcode(4) & ((\Mux43~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(7),
	datab => current_opcode(4),
	datac => \Mux43~5_combout\,
	datad => \Mux43~3_combout\,
	combout => \Mux43~6_combout\);

-- Location: LCCOMB_X18_Y11_N20
\Mux43~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux43~9_combout\ = (\Mux43~6_combout\ & ((\Mux43~8_combout\) # ((!current_opcode(7))))) # (!\Mux43~6_combout\ & (((\Mux43~1_combout\ & current_opcode(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux43~8_combout\,
	datab => \Mux43~1_combout\,
	datac => \Mux43~6_combout\,
	datad => current_opcode(7),
	combout => \Mux43~9_combout\);

-- Location: LCCOMB_X6_Y10_N18
\Add10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add10~4_combout\ = ((\Mux34~9_combout\ $ (\Mux42~9_combout\ $ (\Add10~3\)))) # (GND)
-- \Add10~5\ = CARRY((\Mux34~9_combout\ & (\Mux42~9_combout\ & !\Add10~3\)) # (!\Mux34~9_combout\ & ((\Mux42~9_combout\) # (!\Add10~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datab => \Mux42~9_combout\,
	datad => VCC,
	cin => \Add10~3\,
	combout => \Add10~4_combout\,
	cout => \Add10~5\);

-- Location: LCCOMB_X7_Y11_N10
\regs_generic~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~171_combout\ = (\Equal31~0_combout\ & ((\regs_generic~170_combout\ & ((\Add9~6_combout\))) # (!\regs_generic~170_combout\ & (\Add10~6_combout\)))) # (!\Equal31~0_combout\ & (\regs_generic~170_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal31~0_combout\,
	datab => \regs_generic~170_combout\,
	datac => \Add10~6_combout\,
	datad => \Add9~6_combout\,
	combout => \regs_generic~171_combout\);

-- Location: LCCOMB_X7_Y11_N14
\RESULT~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RESULT~1_combout\ = \Mux41~9_combout\ $ (\Mux33~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux41~9_combout\,
	datad => \Mux33~9_combout\,
	combout => \RESULT~1_combout\);

-- Location: LCCOMB_X7_Y11_N16
\Selector258~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector258~3_combout\ = (\regs_generic~40_combout\ & (((\regs_generic~39_combout\)))) # (!\regs_generic~40_combout\ & ((\regs_generic~39_combout\ & (\regs_generic~171_combout\)) # (!\regs_generic~39_combout\ & ((\RESULT~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~171_combout\,
	datab => \RESULT~1_combout\,
	datac => \regs_generic~40_combout\,
	datad => \regs_generic~39_combout\,
	combout => \Selector258~3_combout\);

-- Location: LCCOMB_X8_Y11_N18
\Selector258~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector258~2_combout\ = (\Mux41~9_combout\ & ((\Equal14~0_combout\) # ((\Mux33~9_combout\)))) # (!\Mux41~9_combout\ & (\Equal14~0_combout\ & (current_opcode(0) & \Mux33~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux41~9_combout\,
	datab => \Equal14~0_combout\,
	datac => current_opcode(0),
	datad => \Mux33~9_combout\,
	combout => \Selector258~2_combout\);

-- Location: LCCOMB_X8_Y11_N12
\Selector258~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector258~4_combout\ = (\Selector258~3_combout\ & (((\Add7~6_combout\)) # (!\regs_generic~40_combout\))) # (!\Selector258~3_combout\ & (\regs_generic~40_combout\ & ((\Selector258~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector258~3_combout\,
	datab => \regs_generic~40_combout\,
	datac => \Add7~6_combout\,
	datad => \Selector258~2_combout\,
	combout => \Selector258~4_combout\);

-- Location: LCCOMB_X8_Y11_N2
\Selector258~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector258~5_combout\ = (\Equal3~2_combout\ & ((\Equal14~0_combout\ & ((\Selector258~2_combout\))) # (!\Equal14~0_combout\ & (\Selector258~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector258~4_combout\,
	datab => \Equal14~0_combout\,
	datac => \Equal3~2_combout\,
	datad => \Selector258~2_combout\,
	combout => \Selector258~5_combout\);

-- Location: LCCOMB_X12_Y11_N22
\Selector258~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector258~8_combout\ = (current_opcode(3) & ((\Equal3~4_combout\) # ((rnd_counter(3) & \Equal3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rnd_counter(3),
	datab => \Equal3~3_combout\,
	datac => current_opcode(3),
	datad => \Equal3~4_combout\,
	combout => \Selector258~8_combout\);

-- Location: LCCOMB_X11_Y11_N26
\Selector258~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector258~6_combout\ = (\Selector258~5_combout\) # ((\Selector258~8_combout\) # ((\Equal3~5_combout\ & \Add6~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~5_combout\,
	datab => \Selector258~5_combout\,
	datac => \Add6~6_combout\,
	datad => \Selector258~8_combout\,
	combout => \Selector258~6_combout\);

-- Location: LCCOMB_X13_Y11_N16
\Selector258~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector258~7_combout\ = (\Selector258~6_combout\) # ((\regs_generic~46_combout\ & (\Equal31~2_combout\ & reg_delay(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector258~6_combout\,
	datab => \regs_generic~46_combout\,
	datac => \Equal31~2_combout\,
	datad => reg_delay(3),
	combout => \Selector258~7_combout\);

-- Location: LCCOMB_X16_Y10_N22
\regs_generic[11][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[11][3]~feeder_combout\ = \Selector258~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Selector258~7_combout\,
	combout => \regs_generic[11][3]~feeder_combout\);

-- Location: FF_X16_Y10_N23
\regs_generic[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[11][3]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(3),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[11][4]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[11][3]~q\);

-- Location: LCCOMB_X17_Y11_N6
\Mux33~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux33~7_combout\ = (current_opcode(8) & ((\regs_generic[11][3]~q\) # ((current_opcode(10))))) # (!current_opcode(8) & (((\regs_generic[10][3]~q\ & !current_opcode(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[11][3]~q\,
	datab => \regs_generic[10][3]~q\,
	datac => current_opcode(8),
	datad => current_opcode(10),
	combout => \Mux33~7_combout\);

-- Location: LCCOMB_X17_Y11_N0
\Mux33~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux33~8_combout\ = (\Mux33~7_combout\ & ((\regs_generic[15][3]~q\) # ((!current_opcode(10))))) # (!\Mux33~7_combout\ & (((\regs_generic[14][3]~q\ & current_opcode(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~7_combout\,
	datab => \regs_generic[15][3]~q\,
	datac => \regs_generic[14][3]~q\,
	datad => current_opcode(10),
	combout => \Mux33~8_combout\);

-- Location: LCCOMB_X17_Y10_N2
\Mux33~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux33~4_combout\ = (current_opcode(8) & (((current_opcode(10))))) # (!current_opcode(8) & ((current_opcode(10) & ((\regs_generic[4][3]~q\))) # (!current_opcode(10) & (\regs_generic[0][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(8),
	datab => \regs_generic[0][3]~q\,
	datac => \regs_generic[4][3]~q\,
	datad => current_opcode(10),
	combout => \Mux33~4_combout\);

-- Location: LCCOMB_X17_Y10_N4
\Mux33~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux33~5_combout\ = (current_opcode(8) & ((\Mux33~4_combout\ & ((\regs_generic[5][3]~q\))) # (!\Mux33~4_combout\ & (\regs_generic[1][3]~q\)))) # (!current_opcode(8) & (((\Mux33~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[1][3]~q\,
	datab => \regs_generic[5][3]~q\,
	datac => current_opcode(8),
	datad => \Mux33~4_combout\,
	combout => \Mux33~5_combout\);

-- Location: LCCOMB_X17_Y10_N22
\Mux33~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux33~2_combout\ = (current_opcode(8) & ((current_opcode(10)) # ((\regs_generic[9][3]~q\)))) # (!current_opcode(8) & (!current_opcode(10) & ((\regs_generic[8][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(8),
	datab => current_opcode(10),
	datac => \regs_generic[9][3]~q\,
	datad => \regs_generic[8][3]~q\,
	combout => \Mux33~2_combout\);

-- Location: LCCOMB_X17_Y10_N12
\Mux33~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux33~3_combout\ = (current_opcode(10) & ((\Mux33~2_combout\ & (\regs_generic[13][3]~q\)) # (!\Mux33~2_combout\ & ((\regs_generic[12][3]~q\))))) # (!current_opcode(10) & (((\Mux33~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(10),
	datab => \regs_generic[13][3]~q\,
	datac => \Mux33~2_combout\,
	datad => \regs_generic[12][3]~q\,
	combout => \Mux33~3_combout\);

-- Location: LCCOMB_X17_Y10_N26
\Mux33~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux33~6_combout\ = (current_opcode(9) & ((current_opcode(11) & ((\Mux33~3_combout\))) # (!current_opcode(11) & (\Mux33~5_combout\)))) # (!current_opcode(9) & (current_opcode(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(9),
	datab => current_opcode(11),
	datac => \Mux33~5_combout\,
	datad => \Mux33~3_combout\,
	combout => \Mux33~6_combout\);

-- Location: LCCOMB_X17_Y10_N6
\Mux33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux33~0_combout\ = (current_opcode(10) & ((\regs_generic[6][3]~q\) # ((current_opcode(8))))) # (!current_opcode(10) & (((!current_opcode(8) & \regs_generic[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(10),
	datab => \regs_generic[6][3]~q\,
	datac => current_opcode(8),
	datad => \regs_generic[2][3]~q\,
	combout => \Mux33~0_combout\);

-- Location: LCCOMB_X17_Y10_N20
\Mux33~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux33~1_combout\ = (current_opcode(8) & ((\Mux33~0_combout\ & ((\regs_generic[7][3]~q\))) # (!\Mux33~0_combout\ & (\regs_generic[3][3]~q\)))) # (!current_opcode(8) & (((\Mux33~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[3][3]~q\,
	datab => \regs_generic[7][3]~q\,
	datac => current_opcode(8),
	datad => \Mux33~0_combout\,
	combout => \Mux33~1_combout\);

-- Location: LCCOMB_X17_Y10_N8
\Mux33~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux33~9_combout\ = (current_opcode(9) & (((\Mux33~6_combout\)))) # (!current_opcode(9) & ((\Mux33~6_combout\ & (\Mux33~8_combout\)) # (!\Mux33~6_combout\ & ((\Mux33~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~8_combout\,
	datab => current_opcode(9),
	datac => \Mux33~6_combout\,
	datad => \Mux33~1_combout\,
	combout => \Mux33~9_combout\);

-- Location: LCCOMB_X6_Y10_N12
\regs_generic~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~42_combout\ = (\Equal31~0_combout\ & ((\Add10~8_combout\) # ((!\regs_generic~41_combout\)))) # (!\Equal31~0_combout\ & (((\regs_generic~41_combout\ & \Mux41~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal31~0_combout\,
	datab => \Add10~8_combout\,
	datac => \regs_generic~41_combout\,
	datad => \Mux41~9_combout\,
	combout => \regs_generic~42_combout\);

-- Location: LCCOMB_X7_Y10_N28
\regs_generic~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~43_combout\ = (\regs_generic~41_combout\ & (((\regs_generic~42_combout\)))) # (!\regs_generic~41_combout\ & ((\regs_generic~42_combout\ & (\Add9~8_combout\)) # (!\regs_generic~42_combout\ & ((\Mux39~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~41_combout\,
	datab => \Add9~8_combout\,
	datac => \Mux39~9_combout\,
	datad => \regs_generic~42_combout\,
	combout => \regs_generic~43_combout\);

-- Location: LCCOMB_X7_Y10_N2
\regs_generic~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~44_combout\ = (\regs_generic~39_combout\ & ((\regs_generic~40_combout\ & ((\Add7~8_combout\))) # (!\regs_generic~40_combout\ & (\regs_generic~43_combout\)))) # (!\regs_generic~39_combout\ & (((\regs_generic~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~39_combout\,
	datab => \regs_generic~43_combout\,
	datac => \Add7~8_combout\,
	datad => \regs_generic~40_combout\,
	combout => \regs_generic~44_combout\);

-- Location: LCCOMB_X7_Y11_N12
\regs_generic~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~45_combout\ = (\regs_generic~39_combout\ & (((\regs_generic~44_combout\)))) # (!\regs_generic~39_combout\ & ((\Mux40~9_combout\ & (\regs_generic~44_combout\ $ (!\Mux32~9_combout\))) # (!\Mux40~9_combout\ & (!\regs_generic~44_combout\ & 
-- \Mux32~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~39_combout\,
	datab => \Mux40~9_combout\,
	datac => \regs_generic~44_combout\,
	datad => \Mux32~9_combout\,
	combout => \regs_generic~45_combout\);

-- Location: LCCOMB_X8_Y11_N24
\Selector257~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector257~2_combout\ = (\Equal14~0_combout\ & (\Mux32~9_combout\ & (current_opcode(0)))) # (!\Equal14~0_combout\ & (((\regs_generic~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~9_combout\,
	datab => \Equal14~0_combout\,
	datac => current_opcode(0),
	datad => \regs_generic~45_combout\,
	combout => \Selector257~2_combout\);

-- Location: LCCOMB_X8_Y11_N14
\Selector257~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector257~3_combout\ = (\Equal3~2_combout\ & ((\Selector257~2_combout\) # ((\Equal14~0_combout\ & \Mux40~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector257~2_combout\,
	datab => \Equal14~0_combout\,
	datac => \Equal3~2_combout\,
	datad => \Mux40~9_combout\,
	combout => \Selector257~3_combout\);

-- Location: LCCOMB_X11_Y11_N28
\Selector257~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector257~6_combout\ = (!current_opcode(4) & ((\Equal3~4_combout\) # ((\Equal3~3_combout\ & rnd_counter(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~3_combout\,
	datab => current_opcode(4),
	datac => rnd_counter(4),
	datad => \Equal3~4_combout\,
	combout => \Selector257~6_combout\);

-- Location: LCCOMB_X11_Y11_N20
\Selector257~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector257~4_combout\ = (\Selector257~3_combout\) # ((\Selector257~6_combout\) # ((\Equal3~5_combout\ & \Add6~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~5_combout\,
	datab => \Add6~8_combout\,
	datac => \Selector257~3_combout\,
	datad => \Selector257~6_combout\,
	combout => \Selector257~4_combout\);

-- Location: LCCOMB_X13_Y11_N4
\Selector257~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector257~5_combout\ = (\Selector257~4_combout\) # ((\Equal31~2_combout\ & (\regs_generic~46_combout\ & reg_delay(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector257~4_combout\,
	datab => \Equal31~2_combout\,
	datac => \regs_generic~46_combout\,
	datad => reg_delay(4),
	combout => \Selector257~5_combout\);

-- Location: LCCOMB_X16_Y10_N30
\regs_generic[11][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[11][4]~feeder_combout\ = \Selector257~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector257~5_combout\,
	combout => \regs_generic[11][4]~feeder_combout\);

-- Location: FF_X16_Y10_N31
\regs_generic[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[11][4]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(4),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[11][4]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[11][4]~q\);

-- Location: LCCOMB_X19_Y13_N30
\regs_generic[9][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[9][4]~feeder_combout\ = \Selector257~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector257~5_combout\,
	combout => \regs_generic[9][4]~feeder_combout\);

-- Location: FF_X19_Y13_N31
\regs_generic[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[9][4]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(4),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[9][4]~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[9][4]~q\);

-- Location: LCCOMB_X16_Y12_N10
\Mux40~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux40~7_combout\ = (current_opcode(6) & (((current_opcode(5))))) # (!current_opcode(6) & ((current_opcode(5) & (\regs_generic[11][4]~q\)) # (!current_opcode(5) & ((\regs_generic[9][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[11][4]~q\,
	datab => current_opcode(6),
	datac => \regs_generic[9][4]~q\,
	datad => current_opcode(5),
	combout => \Mux40~7_combout\);

-- Location: LCCOMB_X19_Y10_N22
\regs_generic[13][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[13][4]~feeder_combout\ = \Selector257~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector257~5_combout\,
	combout => \regs_generic[13][4]~feeder_combout\);

-- Location: FF_X19_Y10_N23
\regs_generic[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[13][4]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(4),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[13][4]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[13][4]~q\);

-- Location: LCCOMB_X16_Y12_N12
\Mux40~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux40~8_combout\ = (\Mux40~7_combout\ & (((\regs_generic[15][4]~q\) # (!current_opcode(6))))) # (!\Mux40~7_combout\ & (\regs_generic[13][4]~q\ & ((current_opcode(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux40~7_combout\,
	datab => \regs_generic[13][4]~q\,
	datac => \regs_generic[15][4]~q\,
	datad => current_opcode(6),
	combout => \Mux40~8_combout\);

-- Location: LCCOMB_X19_Y12_N20
\regs_generic[12][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[12][4]~feeder_combout\ = \Selector257~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector257~5_combout\,
	combout => \regs_generic[12][4]~feeder_combout\);

-- Location: FF_X19_Y12_N21
\regs_generic[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[12][4]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(4),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[12][4]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[12][4]~q\);

-- Location: LCCOMB_X19_Y10_N12
\regs_generic[14][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[14][4]~feeder_combout\ = \Selector257~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector257~5_combout\,
	combout => \regs_generic[14][4]~feeder_combout\);

-- Location: FF_X19_Y10_N13
\regs_generic[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[14][4]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(4),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[14][4]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[14][4]~q\);

-- Location: LCCOMB_X17_Y12_N24
\regs_generic[8][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[8][4]~feeder_combout\ = \Selector257~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector257~5_combout\,
	combout => \regs_generic[8][4]~feeder_combout\);

-- Location: FF_X17_Y12_N25
\regs_generic[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[8][4]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(4),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[8][4]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[8][4]~q\);

-- Location: LCCOMB_X17_Y9_N0
\regs_generic[10][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[10][4]~feeder_combout\ = \Selector257~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Selector257~5_combout\,
	combout => \regs_generic[10][4]~feeder_combout\);

-- Location: FF_X17_Y9_N1
\regs_generic[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[10][4]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(4),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[10][4]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[10][4]~q\);

-- Location: LCCOMB_X16_Y12_N16
\Mux40~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux40~0_combout\ = (current_opcode(5) & (((current_opcode(6)) # (\regs_generic[10][4]~q\)))) # (!current_opcode(5) & (\regs_generic[8][4]~q\ & (!current_opcode(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(5),
	datab => \regs_generic[8][4]~q\,
	datac => current_opcode(6),
	datad => \regs_generic[10][4]~q\,
	combout => \Mux40~0_combout\);

-- Location: LCCOMB_X16_Y12_N14
\Mux40~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux40~1_combout\ = (current_opcode(6) & ((\Mux40~0_combout\ & ((\regs_generic[14][4]~q\))) # (!\Mux40~0_combout\ & (\regs_generic[12][4]~q\)))) # (!current_opcode(6) & (((\Mux40~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[12][4]~q\,
	datab => \regs_generic[14][4]~q\,
	datac => current_opcode(6),
	datad => \Mux40~0_combout\,
	combout => \Mux40~1_combout\);

-- Location: LCCOMB_X19_Y12_N22
\regs_generic[6][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[6][4]~feeder_combout\ = \Selector257~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector257~5_combout\,
	combout => \regs_generic[6][4]~feeder_combout\);

-- Location: FF_X19_Y12_N23
\regs_generic[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[6][4]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(4),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[6][4]~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[6][4]~q\);

-- Location: LCCOMB_X17_Y9_N30
\regs_generic[2][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[2][4]~feeder_combout\ = \Selector257~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Selector257~5_combout\,
	combout => \regs_generic[2][4]~feeder_combout\);

-- Location: FF_X17_Y9_N31
\regs_generic[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[2][4]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(4),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[2][4]~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[2][4]~q\);

-- Location: LCCOMB_X17_Y10_N28
\regs_generic[0][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[0][4]~feeder_combout\ = \Selector257~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Selector257~5_combout\,
	combout => \regs_generic[0][4]~feeder_combout\);

-- Location: FF_X17_Y10_N29
\regs_generic[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[0][4]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(4),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[0][4]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[0][4]~q\);

-- Location: LCCOMB_X18_Y14_N16
\Mux40~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux40~4_combout\ = (current_opcode(5) & ((\regs_generic[2][4]~q\) # ((current_opcode(6))))) # (!current_opcode(5) & (((\regs_generic[0][4]~q\ & !current_opcode(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[2][4]~q\,
	datab => \regs_generic[0][4]~q\,
	datac => current_opcode(5),
	datad => current_opcode(6),
	combout => \Mux40~4_combout\);

-- Location: LCCOMB_X19_Y13_N12
\regs_generic[4][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[4][4]~feeder_combout\ = \Selector257~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector257~5_combout\,
	combout => \regs_generic[4][4]~feeder_combout\);

-- Location: FF_X19_Y13_N13
\regs_generic[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[4][4]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(4),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[4][4]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[4][4]~q\);

-- Location: LCCOMB_X18_Y14_N6
\Mux40~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux40~5_combout\ = (\Mux40~4_combout\ & ((\regs_generic[6][4]~q\) # ((!current_opcode(6))))) # (!\Mux40~4_combout\ & (((\regs_generic[4][4]~q\ & current_opcode(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[6][4]~q\,
	datab => \Mux40~4_combout\,
	datac => \regs_generic[4][4]~q\,
	datad => current_opcode(6),
	combout => \Mux40~5_combout\);

-- Location: LCCOMB_X13_Y10_N10
\regs_generic[7][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[7][4]~feeder_combout\ = \Selector257~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector257~5_combout\,
	combout => \regs_generic[7][4]~feeder_combout\);

-- Location: FF_X13_Y10_N11
\regs_generic[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[7][4]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(4),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[7][4]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[7][4]~q\);

-- Location: LCCOMB_X14_Y10_N12
\regs_generic[5][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[5][4]~feeder_combout\ = \Selector257~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector257~5_combout\,
	combout => \regs_generic[5][4]~feeder_combout\);

-- Location: FF_X14_Y10_N13
\regs_generic[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[5][4]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(4),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[5][4]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[5][4]~q\);

-- Location: LCCOMB_X13_Y10_N8
\regs_generic[3][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[3][4]~feeder_combout\ = \Selector257~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector257~5_combout\,
	combout => \regs_generic[3][4]~feeder_combout\);

-- Location: FF_X13_Y10_N9
\regs_generic[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[3][4]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(4),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[3][4]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[3][4]~q\);

-- Location: LCCOMB_X16_Y10_N12
\regs_generic[1][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[1][4]~feeder_combout\ = \Selector257~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector257~5_combout\,
	combout => \regs_generic[1][4]~feeder_combout\);

-- Location: FF_X16_Y10_N13
\regs_generic[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[1][4]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(4),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[1][4]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[1][4]~q\);

-- Location: LCCOMB_X16_Y12_N0
\Mux40~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux40~2_combout\ = (current_opcode(5) & ((\regs_generic[3][4]~q\) # ((current_opcode(6))))) # (!current_opcode(5) & (((\regs_generic[1][4]~q\ & !current_opcode(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[3][4]~q\,
	datab => current_opcode(5),
	datac => \regs_generic[1][4]~q\,
	datad => current_opcode(6),
	combout => \Mux40~2_combout\);

-- Location: LCCOMB_X16_Y12_N26
\Mux40~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux40~3_combout\ = (current_opcode(6) & ((\Mux40~2_combout\ & (\regs_generic[7][4]~q\)) # (!\Mux40~2_combout\ & ((\regs_generic[5][4]~q\))))) # (!current_opcode(6) & (((\Mux40~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[7][4]~q\,
	datab => \regs_generic[5][4]~q\,
	datac => current_opcode(6),
	datad => \Mux40~2_combout\,
	combout => \Mux40~3_combout\);

-- Location: LCCOMB_X16_Y12_N24
\Mux40~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux40~6_combout\ = (current_opcode(4) & (\Mux40~5_combout\ & ((!current_opcode(7))))) # (!current_opcode(4) & (((\Mux40~3_combout\) # (current_opcode(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux40~5_combout\,
	datab => current_opcode(4),
	datac => \Mux40~3_combout\,
	datad => current_opcode(7),
	combout => \Mux40~6_combout\);

-- Location: LCCOMB_X16_Y12_N2
\Mux40~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux40~9_combout\ = (current_opcode(7) & ((\Mux40~6_combout\ & (\Mux40~8_combout\)) # (!\Mux40~6_combout\ & ((\Mux40~1_combout\))))) # (!current_opcode(7) & (((\Mux40~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux40~8_combout\,
	datab => current_opcode(7),
	datac => \Mux40~1_combout\,
	datad => \Mux40~6_combout\,
	combout => \Mux40~9_combout\);

-- Location: LCCOMB_X12_Y11_N30
\Selector137~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector137~0_combout\ = (\regs_generic[15][5]~131_combout\ & (\regs_generic[15][5]~132_combout\)) # (!\regs_generic[15][5]~131_combout\ & ((\regs_generic[15][5]~132_combout\ & (\Mux40~9_combout\)) # (!\regs_generic[15][5]~132_combout\ & 
-- ((!current_opcode(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[15][5]~131_combout\,
	datab => \regs_generic[15][5]~132_combout\,
	datac => \Mux40~9_combout\,
	datad => current_opcode(4),
	combout => \Selector137~0_combout\);

-- Location: LCCOMB_X12_Y11_N0
\RESULT~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RESULT~0_combout\ = (!current_opcode(4) & rnd_counter(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => current_opcode(4),
	datad => rnd_counter(4),
	combout => \RESULT~0_combout\);

-- Location: LCCOMB_X13_Y11_N10
\Selector137~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector137~1_combout\ = (\regs_generic[15][5]~131_combout\ & ((\Selector137~0_combout\ & (\RESULT~0_combout\)) # (!\Selector137~0_combout\ & ((\Add6~8_combout\))))) # (!\regs_generic[15][5]~131_combout\ & (\Selector137~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[15][5]~131_combout\,
	datab => \Selector137~0_combout\,
	datac => \RESULT~0_combout\,
	datad => \Add6~8_combout\,
	combout => \Selector137~1_combout\);

-- Location: LCCOMB_X13_Y11_N24
\Selector137~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector137~2_combout\ = (\regs_generic[15][5]~133_combout\ & (((\Equal31~2_combout\ & reg_delay(4))))) # (!\regs_generic[15][5]~133_combout\ & (\Selector137~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector137~1_combout\,
	datab => \regs_generic[15][5]~133_combout\,
	datac => \Equal31~2_combout\,
	datad => reg_delay(4),
	combout => \Selector137~2_combout\);

-- Location: LCCOMB_X17_Y11_N10
\Selector137~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector137~3_combout\ = (\currentState.TState_LoadReg_Store~q\ & ((\e_ram|altsyncram_component|auto_generated|q_a\(4)) # ((\Selector137~2_combout\ & !\regs_generic[15][5]~138_combout\)))) # (!\currentState.TState_LoadReg_Store~q\ & 
-- (\Selector137~2_combout\ & (!\regs_generic[15][5]~138_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_LoadReg_Store~q\,
	datab => \Selector137~2_combout\,
	datac => \regs_generic[15][5]~138_combout\,
	datad => \e_ram|altsyncram_component|auto_generated|q_a\(4),
	combout => \Selector137~3_combout\);

-- Location: FF_X22_Y11_N1
\regs_generic[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Selector137~3_combout\,
	sload => VCC,
	ena => \regs_generic[15][4]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[15][4]~q\);

-- Location: LCCOMB_X19_Y10_N6
\Mux32~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux32~7_combout\ = (current_opcode(11) & (!current_opcode(9))) # (!current_opcode(11) & ((current_opcode(9) & ((\regs_generic[5][4]~q\))) # (!current_opcode(9) & (\regs_generic[7][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(11),
	datab => current_opcode(9),
	datac => \regs_generic[7][4]~q\,
	datad => \regs_generic[5][4]~q\,
	combout => \Mux32~7_combout\);

-- Location: LCCOMB_X19_Y10_N28
\Mux32~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux32~8_combout\ = (current_opcode(11) & ((\Mux32~7_combout\ & (\regs_generic[15][4]~q\)) # (!\Mux32~7_combout\ & ((\regs_generic[13][4]~q\))))) # (!current_opcode(11) & (((\Mux32~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(11),
	datab => \regs_generic[15][4]~q\,
	datac => \regs_generic[13][4]~q\,
	datad => \Mux32~7_combout\,
	combout => \Mux32~8_combout\);

-- Location: LCCOMB_X19_Y10_N20
\Mux32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux32~0_combout\ = (current_opcode(11) & (((\regs_generic[12][4]~q\)) # (!current_opcode(9)))) # (!current_opcode(11) & (current_opcode(9) & (\regs_generic[4][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(11),
	datab => current_opcode(9),
	datac => \regs_generic[4][4]~q\,
	datad => \regs_generic[12][4]~q\,
	combout => \Mux32~0_combout\);

-- Location: LCCOMB_X19_Y10_N30
\Mux32~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux32~1_combout\ = (current_opcode(9) & (((\Mux32~0_combout\)))) # (!current_opcode(9) & ((\Mux32~0_combout\ & (\regs_generic[14][4]~q\)) # (!\Mux32~0_combout\ & ((\regs_generic[6][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[14][4]~q\,
	datab => current_opcode(9),
	datac => \regs_generic[6][4]~q\,
	datad => \Mux32~0_combout\,
	combout => \Mux32~1_combout\);

-- Location: LCCOMB_X18_Y10_N28
\Mux32~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux32~2_combout\ = (current_opcode(11) & (!current_opcode(9))) # (!current_opcode(11) & ((current_opcode(9) & (\regs_generic[1][4]~q\)) # (!current_opcode(9) & ((\regs_generic[3][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(11),
	datab => current_opcode(9),
	datac => \regs_generic[1][4]~q\,
	datad => \regs_generic[3][4]~q\,
	combout => \Mux32~2_combout\);

-- Location: LCCOMB_X19_Y10_N4
\Mux32~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux32~3_combout\ = (current_opcode(11) & ((\Mux32~2_combout\ & ((\regs_generic[11][4]~q\))) # (!\Mux32~2_combout\ & (\regs_generic[9][4]~q\)))) # (!current_opcode(11) & (((\Mux32~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(11),
	datab => \regs_generic[9][4]~q\,
	datac => \regs_generic[11][4]~q\,
	datad => \Mux32~2_combout\,
	combout => \Mux32~3_combout\);

-- Location: LCCOMB_X18_Y10_N26
\Mux32~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux32~4_combout\ = (current_opcode(9) & ((current_opcode(11) & ((\regs_generic[8][4]~q\))) # (!current_opcode(11) & (\regs_generic[0][4]~q\)))) # (!current_opcode(9) & (((current_opcode(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(9),
	datab => \regs_generic[0][4]~q\,
	datac => current_opcode(11),
	datad => \regs_generic[8][4]~q\,
	combout => \Mux32~4_combout\);

-- Location: LCCOMB_X19_Y10_N2
\Mux32~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux32~5_combout\ = (current_opcode(9) & (((\Mux32~4_combout\)))) # (!current_opcode(9) & ((\Mux32~4_combout\ & ((\regs_generic[10][4]~q\))) # (!\Mux32~4_combout\ & (\regs_generic[2][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[2][4]~q\,
	datab => current_opcode(9),
	datac => \Mux32~4_combout\,
	datad => \regs_generic[10][4]~q\,
	combout => \Mux32~5_combout\);

-- Location: LCCOMB_X19_Y10_N16
\Mux32~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux32~6_combout\ = (current_opcode(8) & ((current_opcode(10)) # ((\Mux32~3_combout\)))) # (!current_opcode(8) & (!current_opcode(10) & ((\Mux32~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(8),
	datab => current_opcode(10),
	datac => \Mux32~3_combout\,
	datad => \Mux32~5_combout\,
	combout => \Mux32~6_combout\);

-- Location: LCCOMB_X19_Y10_N26
\Mux32~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux32~9_combout\ = (current_opcode(10) & ((\Mux32~6_combout\ & (\Mux32~8_combout\)) # (!\Mux32~6_combout\ & ((\Mux32~1_combout\))))) # (!current_opcode(10) & (((\Mux32~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(10),
	datab => \Mux32~8_combout\,
	datac => \Mux32~1_combout\,
	datad => \Mux32~6_combout\,
	combout => \Mux32~9_combout\);

-- Location: LCCOMB_X21_Y6_N12
\Decoder1~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~183_combout\ = (\Mux32~9_combout\ & (\Decoder1~116_combout\ & !\Mux31~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux32~9_combout\,
	datac => \Decoder1~116_combout\,
	datad => \Mux31~9_combout\,
	combout => \Decoder1~183_combout\);

-- Location: LCCOMB_X24_Y5_N28
\temp_line~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~220_combout\ = (\Decoder1~162_combout\ & (\temp_line~181_combout\)) # (!\Decoder1~162_combout\ & ((\temp_line~165_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~162_combout\,
	datac => \temp_line~181_combout\,
	datad => \temp_line~165_combout\,
	combout => \temp_line~220_combout\);

-- Location: LCCOMB_X24_Y5_N6
\temp_line~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~221_combout\ = (\Decoder5~10_combout\ & ((\Decoder5~9_combout\ & ((\temp_line~182_combout\))) # (!\Decoder5~9_combout\ & (\temp_line~220_combout\)))) # (!\Decoder5~10_combout\ & (\temp_line~220_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder5~10_combout\,
	datab => \temp_line~220_combout\,
	datac => \Decoder5~9_combout\,
	datad => \temp_line~182_combout\,
	combout => \temp_line~221_combout\);

-- Location: LCCOMB_X23_Y12_N16
\temp_line~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~222_combout\ = (\Decoder1~183_combout\ & (\temp_line~186_combout\)) # (!\Decoder1~183_combout\ & ((\temp_line~221_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~183_combout\,
	datac => \temp_line~186_combout\,
	datad => \temp_line~221_combout\,
	combout => \temp_line~222_combout\);

-- Location: LCCOMB_X23_Y12_N4
\temp_line~422\ : cycloneive_lcell_comb
-- Equation(s):
-- \temp_line~422_combout\ = (\Decoder1~131_combout\ & ((\temp_line~369_combout\))) # (!\Decoder1~131_combout\ & (\temp_line~222_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \temp_line~222_combout\,
	datac => \Decoder1~131_combout\,
	datad => \temp_line~369_combout\,
	combout => \temp_line~422_combout\);

-- Location: LCCOMB_X23_Y10_N0
\vram_a_data[22]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \vram_a_data[22]~16_combout\ = (\Decoder1~132_combout\ & ((\temp_line~427_combout\))) # (!\Decoder1~132_combout\ & (\temp_line~422_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \temp_line~422_combout\,
	datab => \Decoder1~132_combout\,
	datad => \temp_line~427_combout\,
	combout => \vram_a_data[22]~16_combout\);

-- Location: LCCOMB_X22_Y10_N26
\Selector380~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector380~0_combout\ = (vram_a_data(22) & !\currentState.TState_Cls~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => vram_a_data(22),
	datad => \currentState.TState_Cls~q\,
	combout => \Selector380~0_combout\);

-- Location: FF_X23_Y10_N1
\vram_a_data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vram_a_data[22]~16_combout\,
	asdata => \Selector380~0_combout\,
	sload => \ALT_INV_currentState.TState_Draw_WriteLine~q\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vram_a_data(22));

-- Location: LCCOMB_X23_Y10_N30
\Mux45~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~0_combout\ = (\Mux32~9_combout\ & (((\e_vram|altsyncram_component|auto_generated|q_a\(22)) # (\Mux31~9_combout\)))) # (!\Mux32~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(6) & ((!\Mux31~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(6),
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(22),
	datac => \Mux32~9_combout\,
	datad => \Mux31~9_combout\,
	combout => \Mux45~0_combout\);

-- Location: LCCOMB_X19_Y9_N26
\Mux45~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~1_combout\ = (\Mux31~9_combout\ & ((\Mux45~0_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(54)))) # (!\Mux45~0_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(38))))) # (!\Mux31~9_combout\ & (((\Mux45~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(38),
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(54),
	datac => \Mux31~9_combout\,
	datad => \Mux45~0_combout\,
	combout => \Mux45~1_combout\);

-- Location: LCCOMB_X19_Y9_N18
\Mux45~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~7_combout\ = (\Mux31~9_combout\ & (((\Mux32~9_combout\)))) # (!\Mux31~9_combout\ & ((\Mux32~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(30))) # (!\Mux32~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~9_combout\,
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(30),
	datac => \Mux32~9_combout\,
	datad => \e_vram|altsyncram_component|auto_generated|q_a\(14),
	combout => \Mux45~7_combout\);

-- Location: LCCOMB_X19_Y9_N20
\Mux45~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~8_combout\ = (\Mux31~9_combout\ & ((\Mux45~7_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(62))) # (!\Mux45~7_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(46)))))) # (!\Mux31~9_combout\ & (((\Mux45~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(62),
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(46),
	datac => \Mux31~9_combout\,
	datad => \Mux45~7_combout\,
	combout => \Mux45~8_combout\);

-- Location: LCCOMB_X19_Y9_N24
\Mux45~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~4_combout\ = (\Mux31~9_combout\ & (((\e_vram|altsyncram_component|auto_generated|q_a\(50)) # (!\Mux32~9_combout\)))) # (!\Mux31~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(18) & (\Mux32~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~9_combout\,
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(18),
	datac => \Mux32~9_combout\,
	datad => \e_vram|altsyncram_component|auto_generated|q_a\(50),
	combout => \Mux45~4_combout\);

-- Location: LCCOMB_X19_Y9_N10
\Mux45~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~5_combout\ = (\Mux32~9_combout\ & (((\Mux45~4_combout\)))) # (!\Mux32~9_combout\ & ((\Mux45~4_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(34))) # (!\Mux45~4_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(34),
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(2),
	datac => \Mux32~9_combout\,
	datad => \Mux45~4_combout\,
	combout => \Mux45~5_combout\);

-- Location: LCCOMB_X19_Y12_N28
\Mux45~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~2_combout\ = (\Mux32~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(26)) # ((\Mux31~9_combout\)))) # (!\Mux32~9_combout\ & (((\e_vram|altsyncram_component|auto_generated|q_a\(10) & !\Mux31~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(26),
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(10),
	datac => \Mux32~9_combout\,
	datad => \Mux31~9_combout\,
	combout => \Mux45~2_combout\);

-- Location: LCCOMB_X19_Y12_N14
\Mux45~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~3_combout\ = (\Mux31~9_combout\ & ((\Mux45~2_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(58)))) # (!\Mux45~2_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(42))))) # (!\Mux31~9_combout\ & (((\Mux45~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~9_combout\,
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(42),
	datac => \e_vram|altsyncram_component|auto_generated|q_a\(58),
	datad => \Mux45~2_combout\,
	combout => \Mux45~3_combout\);

-- Location: LCCOMB_X19_Y9_N28
\Mux45~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~6_combout\ = (\Mux33~9_combout\ & (((\Mux34~9_combout\) # (\Mux45~3_combout\)))) # (!\Mux33~9_combout\ & (\Mux45~5_combout\ & (!\Mux34~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux45~5_combout\,
	datab => \Mux33~9_combout\,
	datac => \Mux34~9_combout\,
	datad => \Mux45~3_combout\,
	combout => \Mux45~6_combout\);

-- Location: LCCOMB_X19_Y9_N30
\Mux45~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~9_combout\ = (\Mux34~9_combout\ & ((\Mux45~6_combout\ & ((\Mux45~8_combout\))) # (!\Mux45~6_combout\ & (\Mux45~1_combout\)))) # (!\Mux34~9_combout\ & (((\Mux45~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux45~1_combout\,
	datab => \Mux45~8_combout\,
	datac => \Mux34~9_combout\,
	datad => \Mux45~6_combout\,
	combout => \Mux45~9_combout\);

-- Location: LCCOMB_X18_Y9_N22
\Mux45~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~10_combout\ = (\Mux32~9_combout\ & (((\e_vram|altsyncram_component|auto_generated|q_a\(21)) # (\Mux31~9_combout\)))) # (!\Mux32~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(5) & ((!\Mux31~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(5),
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(21),
	datac => \Mux32~9_combout\,
	datad => \Mux31~9_combout\,
	combout => \Mux45~10_combout\);

-- Location: LCCOMB_X18_Y9_N0
\Mux45~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~11_combout\ = (\Mux45~10_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(53)) # ((!\Mux31~9_combout\)))) # (!\Mux45~10_combout\ & (((\e_vram|altsyncram_component|auto_generated|q_a\(37) & \Mux31~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(53),
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(37),
	datac => \Mux45~10_combout\,
	datad => \Mux31~9_combout\,
	combout => \Mux45~11_combout\);

-- Location: LCCOMB_X18_Y9_N24
\Mux45~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~17_combout\ = (\Mux32~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(29)) # ((\Mux31~9_combout\)))) # (!\Mux32~9_combout\ & (((\e_vram|altsyncram_component|auto_generated|q_a\(13) & !\Mux31~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(29),
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(13),
	datac => \Mux32~9_combout\,
	datad => \Mux31~9_combout\,
	combout => \Mux45~17_combout\);

-- Location: LCCOMB_X18_Y9_N30
\Mux45~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~18_combout\ = (\Mux31~9_combout\ & ((\Mux45~17_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(61)))) # (!\Mux45~17_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(45))))) # (!\Mux31~9_combout\ & (((\Mux45~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(45),
	datab => \Mux31~9_combout\,
	datac => \e_vram|altsyncram_component|auto_generated|q_a\(61),
	datad => \Mux45~17_combout\,
	combout => \Mux45~18_combout\);

-- Location: LCCOMB_X18_Y9_N18
\Mux45~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~14_combout\ = (\Mux32~9_combout\ & ((\Mux31~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(49))) # (!\Mux31~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(17)))))) # (!\Mux32~9_combout\ & (((\Mux31~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(49),
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(17),
	datac => \Mux32~9_combout\,
	datad => \Mux31~9_combout\,
	combout => \Mux45~14_combout\);

-- Location: LCCOMB_X18_Y9_N12
\Mux45~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~15_combout\ = (\Mux32~9_combout\ & (((\Mux45~14_combout\)))) # (!\Mux32~9_combout\ & ((\Mux45~14_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(33))) # (!\Mux45~14_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(33),
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(1),
	datac => \Mux32~9_combout\,
	datad => \Mux45~14_combout\,
	combout => \Mux45~15_combout\);

-- Location: LCCOMB_X18_Y9_N26
\Mux45~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~12_combout\ = (\Mux32~9_combout\ & (((\e_vram|altsyncram_component|auto_generated|q_a\(25)) # (\Mux31~9_combout\)))) # (!\Mux32~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(9) & ((!\Mux31~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(9),
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(25),
	datac => \Mux32~9_combout\,
	datad => \Mux31~9_combout\,
	combout => \Mux45~12_combout\);

-- Location: LCCOMB_X18_Y9_N4
\Mux45~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~13_combout\ = (\Mux45~12_combout\ & (((\e_vram|altsyncram_component|auto_generated|q_a\(57)) # (!\Mux31~9_combout\)))) # (!\Mux45~12_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(41) & ((\Mux31~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(41),
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(57),
	datac => \Mux45~12_combout\,
	datad => \Mux31~9_combout\,
	combout => \Mux45~13_combout\);

-- Location: LCCOMB_X18_Y9_N6
\Mux45~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~16_combout\ = (\Mux33~9_combout\ & (((\Mux45~13_combout\) # (\Mux34~9_combout\)))) # (!\Mux33~9_combout\ & (\Mux45~15_combout\ & ((!\Mux34~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux45~15_combout\,
	datab => \Mux33~9_combout\,
	datac => \Mux45~13_combout\,
	datad => \Mux34~9_combout\,
	combout => \Mux45~16_combout\);

-- Location: LCCOMB_X18_Y9_N16
\Mux45~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~19_combout\ = (\Mux34~9_combout\ & ((\Mux45~16_combout\ & ((\Mux45~18_combout\))) # (!\Mux45~16_combout\ & (\Mux45~11_combout\)))) # (!\Mux34~9_combout\ & (((\Mux45~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datab => \Mux45~11_combout\,
	datac => \Mux45~18_combout\,
	datad => \Mux45~16_combout\,
	combout => \Mux45~19_combout\);

-- Location: LCCOMB_X19_Y8_N14
\Mux45~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~20_combout\ = (\Mux32~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(20)) # ((\Mux31~9_combout\)))) # (!\Mux32~9_combout\ & (((\e_vram|altsyncram_component|auto_generated|q_a\(4) & !\Mux31~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(20),
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(4),
	datac => \Mux32~9_combout\,
	datad => \Mux31~9_combout\,
	combout => \Mux45~20_combout\);

-- Location: LCCOMB_X19_Y8_N20
\Mux45~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~21_combout\ = (\Mux45~20_combout\ & (((\e_vram|altsyncram_component|auto_generated|q_a\(52)) # (!\Mux31~9_combout\)))) # (!\Mux45~20_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(36) & ((\Mux31~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(36),
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(52),
	datac => \Mux45~20_combout\,
	datad => \Mux31~9_combout\,
	combout => \Mux45~21_combout\);

-- Location: LCCOMB_X19_Y8_N4
\Mux45~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~27_combout\ = (\Mux32~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(28)) # ((\Mux31~9_combout\)))) # (!\Mux32~9_combout\ & (((\e_vram|altsyncram_component|auto_generated|q_a\(12) & !\Mux31~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(28),
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(12),
	datac => \Mux32~9_combout\,
	datad => \Mux31~9_combout\,
	combout => \Mux45~27_combout\);

-- Location: LCCOMB_X19_Y8_N22
\Mux45~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~28_combout\ = (\Mux45~27_combout\ & (((\e_vram|altsyncram_component|auto_generated|q_a\(60)) # (!\Mux31~9_combout\)))) # (!\Mux45~27_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(44) & ((\Mux31~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(44),
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(60),
	datac => \Mux45~27_combout\,
	datad => \Mux31~9_combout\,
	combout => \Mux45~28_combout\);

-- Location: LCCOMB_X19_Y8_N26
\Mux45~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~24_combout\ = (\Mux32~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(16)) # ((\Mux31~9_combout\)))) # (!\Mux32~9_combout\ & (((\e_vram|altsyncram_component|auto_generated|q_a\(0) & !\Mux31~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(16),
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(0),
	datac => \Mux32~9_combout\,
	datad => \Mux31~9_combout\,
	combout => \Mux45~24_combout\);

-- Location: LCCOMB_X19_Y8_N8
\Mux45~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~25_combout\ = (\Mux45~24_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(48)) # ((!\Mux31~9_combout\)))) # (!\Mux45~24_combout\ & (((\e_vram|altsyncram_component|auto_generated|q_a\(32) & \Mux31~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(48),
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(32),
	datac => \Mux45~24_combout\,
	datad => \Mux31~9_combout\,
	combout => \Mux45~25_combout\);

-- Location: LCCOMB_X19_Y8_N2
\Mux45~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~22_combout\ = (\Mux32~9_combout\ & ((\Mux31~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(56)))) # (!\Mux31~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(24))))) # (!\Mux32~9_combout\ & (((\Mux31~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(24),
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(56),
	datac => \Mux32~9_combout\,
	datad => \Mux31~9_combout\,
	combout => \Mux45~22_combout\);

-- Location: LCCOMB_X19_Y8_N24
\Mux45~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~23_combout\ = (\Mux32~9_combout\ & (((\Mux45~22_combout\)))) # (!\Mux32~9_combout\ & ((\Mux45~22_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(40))) # (!\Mux45~22_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(40),
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(8),
	datac => \Mux32~9_combout\,
	datad => \Mux45~22_combout\,
	combout => \Mux45~23_combout\);

-- Location: LCCOMB_X19_Y8_N6
\Mux45~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~26_combout\ = (\Mux34~9_combout\ & (\Mux33~9_combout\)) # (!\Mux34~9_combout\ & ((\Mux33~9_combout\ & ((\Mux45~23_combout\))) # (!\Mux33~9_combout\ & (\Mux45~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datab => \Mux33~9_combout\,
	datac => \Mux45~25_combout\,
	datad => \Mux45~23_combout\,
	combout => \Mux45~26_combout\);

-- Location: LCCOMB_X19_Y8_N0
\Mux45~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~29_combout\ = (\Mux34~9_combout\ & ((\Mux45~26_combout\ & ((\Mux45~28_combout\))) # (!\Mux45~26_combout\ & (\Mux45~21_combout\)))) # (!\Mux34~9_combout\ & (((\Mux45~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datab => \Mux45~21_combout\,
	datac => \Mux45~28_combout\,
	datad => \Mux45~26_combout\,
	combout => \Mux45~29_combout\);

-- Location: LCCOMB_X19_Y9_N8
\Mux45~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~30_combout\ = (\Mux36~9_combout\ & ((\Mux35~9_combout\) # ((\Mux45~19_combout\)))) # (!\Mux36~9_combout\ & (!\Mux35~9_combout\ & ((\Mux45~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datab => \Mux35~9_combout\,
	datac => \Mux45~19_combout\,
	datad => \Mux45~29_combout\,
	combout => \Mux45~30_combout\);

-- Location: LCCOMB_X19_Y9_N12
\Mux45~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~38_combout\ = (\Mux32~9_combout\ & (((\Mux31~9_combout\) # (\e_vram|altsyncram_component|auto_generated|q_a\(31))))) # (!\Mux32~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(15) & (!\Mux31~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(15),
	datab => \Mux32~9_combout\,
	datac => \Mux31~9_combout\,
	datad => \e_vram|altsyncram_component|auto_generated|q_a\(31),
	combout => \Mux45~38_combout\);

-- Location: LCCOMB_X19_Y9_N6
\Mux45~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~39_combout\ = (\Mux31~9_combout\ & ((\Mux45~38_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(63))) # (!\Mux45~38_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(47)))))) # (!\Mux31~9_combout\ & (((\Mux45~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~9_combout\,
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(63),
	datac => \e_vram|altsyncram_component|auto_generated|q_a\(47),
	datad => \Mux45~38_combout\,
	combout => \Mux45~39_combout\);

-- Location: LCCOMB_X18_Y9_N14
\Mux45~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~31_combout\ = (\Mux32~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(23)) # ((\Mux31~9_combout\)))) # (!\Mux32~9_combout\ & (((\e_vram|altsyncram_component|auto_generated|q_a\(7) & !\Mux31~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(23),
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(7),
	datac => \Mux32~9_combout\,
	datad => \Mux31~9_combout\,
	combout => \Mux45~31_combout\);

-- Location: LCCOMB_X19_Y9_N2
\Mux45~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~32_combout\ = (\Mux31~9_combout\ & ((\Mux45~31_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(55))) # (!\Mux45~31_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(39)))))) # (!\Mux31~9_combout\ & (((\Mux45~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(55),
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(39),
	datac => \Mux31~9_combout\,
	datad => \Mux45~31_combout\,
	combout => \Mux45~32_combout\);

-- Location: LCCOMB_X19_Y12_N8
\Mux45~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~33_combout\ = (\Mux32~9_combout\ & (((\e_vram|altsyncram_component|auto_generated|q_a\(27)) # (\Mux31~9_combout\)))) # (!\Mux32~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(11) & ((!\Mux31~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(11),
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(27),
	datac => \Mux32~9_combout\,
	datad => \Mux31~9_combout\,
	combout => \Mux45~33_combout\);

-- Location: LCCOMB_X19_Y12_N30
\Mux45~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~34_combout\ = (\Mux45~33_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(59)) # ((!\Mux31~9_combout\)))) # (!\Mux45~33_combout\ & (((\e_vram|altsyncram_component|auto_generated|q_a\(43) & \Mux31~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(59),
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(43),
	datac => \Mux45~33_combout\,
	datad => \Mux31~9_combout\,
	combout => \Mux45~34_combout\);

-- Location: LCCOMB_X19_Y12_N16
\Mux45~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~35_combout\ = (\Mux32~9_combout\ & ((\Mux31~9_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(51))) # (!\Mux31~9_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(19)))))) # (!\Mux32~9_combout\ & (((\Mux31~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(51),
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(19),
	datac => \Mux32~9_combout\,
	datad => \Mux31~9_combout\,
	combout => \Mux45~35_combout\);

-- Location: LCCOMB_X19_Y12_N2
\Mux45~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~36_combout\ = (\Mux32~9_combout\ & (((\Mux45~35_combout\)))) # (!\Mux32~9_combout\ & ((\Mux45~35_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_a\(35)))) # (!\Mux45~35_combout\ & (\e_vram|altsyncram_component|auto_generated|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_a\(3),
	datab => \e_vram|altsyncram_component|auto_generated|q_a\(35),
	datac => \Mux32~9_combout\,
	datad => \Mux45~35_combout\,
	combout => \Mux45~36_combout\);

-- Location: LCCOMB_X19_Y12_N24
\Mux45~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~37_combout\ = (\Mux33~9_combout\ & ((\Mux34~9_combout\) # ((\Mux45~34_combout\)))) # (!\Mux33~9_combout\ & (!\Mux34~9_combout\ & ((\Mux45~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datab => \Mux34~9_combout\,
	datac => \Mux45~34_combout\,
	datad => \Mux45~36_combout\,
	combout => \Mux45~37_combout\);

-- Location: LCCOMB_X19_Y9_N16
\Mux45~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~40_combout\ = (\Mux34~9_combout\ & ((\Mux45~37_combout\ & (\Mux45~39_combout\)) # (!\Mux45~37_combout\ & ((\Mux45~32_combout\))))) # (!\Mux34~9_combout\ & (((\Mux45~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux45~39_combout\,
	datab => \Mux45~32_combout\,
	datac => \Mux34~9_combout\,
	datad => \Mux45~37_combout\,
	combout => \Mux45~40_combout\);

-- Location: LCCOMB_X19_Y9_N22
\Mux45~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~41_combout\ = (\Mux35~9_combout\ & ((\Mux45~30_combout\ & ((\Mux45~40_combout\))) # (!\Mux45~30_combout\ & (\Mux45~9_combout\)))) # (!\Mux35~9_combout\ & (((\Mux45~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux45~9_combout\,
	datab => \Mux35~9_combout\,
	datac => \Mux45~30_combout\,
	datad => \Mux45~40_combout\,
	combout => \Mux45~41_combout\);

-- Location: LCCOMB_X19_Y13_N16
\regs_generic[15][5]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[15][5]~150_combout\ = ((!\regs_generic[15][5]~149_combout\ & ((!\e_ram|altsyncram_component|auto_generated|q_a\(7)) # (!\Mux45~41_combout\)))) # (!\currentState.TState_Draw_WriteLine~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_Draw_WriteLine~q\,
	datab => \Mux45~41_combout\,
	datac => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	datad => \regs_generic[15][5]~149_combout\,
	combout => \regs_generic[15][5]~150_combout\);

-- Location: LCCOMB_X19_Y13_N20
\regs_generic[15][5]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[15][5]~156_combout\ = (!\regs_generic[15][5]~155_combout\ & (\regs_generic[15][5]~150_combout\ & ((\currentState.TState_Draw_WriteLine~q\) # (!\regs_generic[15][5]~153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_Draw_WriteLine~q\,
	datab => \regs_generic[15][5]~153_combout\,
	datac => \regs_generic[15][5]~155_combout\,
	datad => \regs_generic[15][5]~150_combout\,
	combout => \regs_generic[15][5]~156_combout\);

-- Location: LCCOMB_X16_Y14_N24
\regs_generic[15][5]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[15][5]~164_combout\ = (current_opcode(15) & (((\regs_generic[15][5]~156_combout\ & \regs_generic[15][5]~134_combout\)) # (!\regs_generic~163_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(15),
	datab => \regs_generic~163_combout\,
	datac => \regs_generic[15][5]~156_combout\,
	datad => \regs_generic[15][5]~134_combout\,
	combout => \regs_generic[15][5]~164_combout\);

-- Location: LCCOMB_X16_Y14_N12
\regs_generic[15][4]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[15][4]~167_combout\ = (!\regs_generic[15][5]~162_combout\ & ((current_opcode(13)) # ((current_opcode(14) & !\regs_generic[15][5]~164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[15][5]~162_combout\,
	datab => current_opcode(14),
	datac => current_opcode(13),
	datad => \regs_generic[15][5]~164_combout\,
	combout => \regs_generic[15][4]~167_combout\);

-- Location: LCCOMB_X8_Y18_N28
\regs_generic[15][5]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[15][5]~139_combout\ = (!current_opcode(3) & ((current_opcode(0) & ((!current_opcode(1)) # (!current_opcode(2)))) # (!current_opcode(0) & ((current_opcode(2)) # (current_opcode(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(0),
	datab => current_opcode(2),
	datac => current_opcode(1),
	datad => current_opcode(3),
	combout => \regs_generic[15][5]~139_combout\);

-- Location: LCCOMB_X25_Y15_N22
\regs_generic[15][5]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[15][5]~141_combout\ = (\currentState.TState_Draw_WriteLine~q\ & (((!\regs_generic[15][5]~140_combout\)))) # (!\currentState.TState_Draw_WriteLine~q\ & (((!current_opcode(12))) # (!\regs_generic[15][5]~139_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[15][5]~139_combout\,
	datab => current_opcode(12),
	datac => \currentState.TState_Draw_WriteLine~q\,
	datad => \regs_generic[15][5]~140_combout\,
	combout => \regs_generic[15][5]~141_combout\);

-- Location: LCCOMB_X16_Y14_N30
\regs_generic[15][5]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[15][5]~157_combout\ = (!\regs_generic~135_combout\ & !current_opcode(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~135_combout\,
	datad => current_opcode(14),
	combout => \regs_generic[15][5]~157_combout\);

-- Location: LCCOMB_X21_Y13_N6
\regs_generic[15][5]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[15][5]~147_combout\ = (\regs_generic[15][5]~144_combout\) # ((\regs_generic[15][5]~145_combout\) # (\regs_generic[15][5]~146_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regs_generic[15][5]~144_combout\,
	datac => \regs_generic[15][5]~145_combout\,
	datad => \regs_generic[15][5]~146_combout\,
	combout => \regs_generic[15][5]~147_combout\);

-- Location: LCCOMB_X22_Y11_N28
\regs_generic[15][5]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[15][5]~148_combout\ = ((!\regs_generic[15][5]~142_combout\ & (!\regs_generic[15][5]~147_combout\ & !\regs_generic[15][5]~143_combout\))) # (!\currentState.TState_Draw_WriteLine~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_Draw_WriteLine~q\,
	datab => \regs_generic[15][5]~142_combout\,
	datac => \regs_generic[15][5]~147_combout\,
	datad => \regs_generic[15][5]~143_combout\,
	combout => \regs_generic[15][5]~148_combout\);

-- Location: LCCOMB_X22_Y11_N14
\regs_generic[15][5]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[15][5]~158_combout\ = (\regs_generic[15][5]~141_combout\ & (\regs_generic[15][5]~156_combout\ & (\regs_generic[15][5]~157_combout\ & \regs_generic[15][5]~148_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[15][5]~141_combout\,
	datab => \regs_generic[15][5]~156_combout\,
	datac => \regs_generic[15][5]~157_combout\,
	datad => \regs_generic[15][5]~148_combout\,
	combout => \regs_generic[15][5]~158_combout\);

-- Location: LCCOMB_X16_Y14_N26
\regs_generic[15][5]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[15][5]~165_combout\ = (current_opcode(13)) # ((current_opcode(14) & !\regs_generic[15][5]~164_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => current_opcode(14),
	datac => current_opcode(13),
	datad => \regs_generic[15][5]~164_combout\,
	combout => \regs_generic[15][5]~165_combout\);

-- Location: LCCOMB_X16_Y14_N14
\regs_generic[15][5]~428\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[15][5]~428_combout\ = (\regs_generic[15][5]~165_combout\ & (!\regs_generic[15][5]~162_combout\ & ((\regs_generic~135_combout\) # (current_opcode(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~135_combout\,
	datab => current_opcode(14),
	datac => \regs_generic[15][5]~165_combout\,
	datad => \regs_generic[15][5]~162_combout\,
	combout => \regs_generic[15][5]~428_combout\);

-- Location: LCCOMB_X22_Y11_N24
\regs_generic[15][5]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[15][5]~166_combout\ = (!\regs_generic[15][5]~428_combout\ & (\regs_generic[15][5]~156_combout\ & (\regs_generic[15][5]~141_combout\ & \regs_generic[15][5]~148_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[15][5]~428_combout\,
	datab => \regs_generic[15][5]~156_combout\,
	datac => \regs_generic[15][5]~141_combout\,
	datad => \regs_generic[15][5]~148_combout\,
	combout => \regs_generic[15][5]~166_combout\);

-- Location: LCCOMB_X22_Y11_N10
\regs_generic[15][4]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[15][4]~168_combout\ = (!\regs_generic[15][5]~166_combout\ & ((\currentState.TState_Draw_WriteLine~q\) # ((\regs_generic[15][4]~167_combout\ & !\regs_generic[15][5]~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_Draw_WriteLine~q\,
	datab => \regs_generic[15][4]~167_combout\,
	datac => \regs_generic[15][5]~158_combout\,
	datad => \regs_generic[15][5]~166_combout\,
	combout => \regs_generic[15][4]~168_combout\);

-- Location: LCCOMB_X22_Y11_N12
\regs_generic[15][4]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[15][4]~169_combout\ = (\logic~42_combout\ & ((\regs_generic[15][4]~168_combout\) # ((\currentState.TState_LoadReg_Store~q\ & \Decoder9~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_LoadReg_Store~q\,
	datab => \Decoder9~15_combout\,
	datac => \logic~42_combout\,
	datad => \regs_generic[15][4]~168_combout\,
	combout => \regs_generic[15][4]~169_combout\);

-- Location: FF_X18_Y10_N25
\regs_generic[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector139~3_combout\,
	ena => \regs_generic[15][4]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[15][2]~q\);

-- Location: LCCOMB_X17_Y13_N10
\Mux42~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux42~8_combout\ = (\Mux42~7_combout\ & (((\regs_generic[15][2]~q\)) # (!current_opcode(5)))) # (!\Mux42~7_combout\ & (current_opcode(5) & (\regs_generic[14][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux42~7_combout\,
	datab => current_opcode(5),
	datac => \regs_generic[14][2]~q\,
	datad => \regs_generic[15][2]~q\,
	combout => \Mux42~8_combout\);

-- Location: LCCOMB_X16_Y13_N8
\regs_generic[6][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[6][2]~feeder_combout\ = \Selector259~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector259~5_combout\,
	combout => \regs_generic[6][2]~feeder_combout\);

-- Location: FF_X16_Y13_N9
\regs_generic[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[6][2]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(2),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[6][4]~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[6][2]~q\);

-- Location: LCCOMB_X16_Y13_N6
\regs_generic[4][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[4][2]~feeder_combout\ = \Selector259~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector259~5_combout\,
	combout => \regs_generic[4][2]~feeder_combout\);

-- Location: FF_X16_Y13_N7
\regs_generic[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[4][2]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(2),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[4][4]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[4][2]~q\);

-- Location: LCCOMB_X17_Y14_N8
\regs_generic[5][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[5][2]~feeder_combout\ = \Selector259~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector259~5_combout\,
	combout => \regs_generic[5][2]~feeder_combout\);

-- Location: FF_X17_Y14_N9
\regs_generic[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[5][2]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(2),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[5][4]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[5][2]~q\);

-- Location: LCCOMB_X17_Y14_N24
\Mux42~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux42~2_combout\ = (current_opcode(5) & (((!current_opcode(4))))) # (!current_opcode(5) & ((current_opcode(4) & (\regs_generic[4][2]~q\)) # (!current_opcode(4) & ((\regs_generic[5][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[4][2]~q\,
	datab => current_opcode(5),
	datac => current_opcode(4),
	datad => \regs_generic[5][2]~q\,
	combout => \Mux42~2_combout\);

-- Location: LCCOMB_X17_Y14_N30
\Mux42~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux42~3_combout\ = (current_opcode(5) & ((\Mux42~2_combout\ & (\regs_generic[7][2]~q\)) # (!\Mux42~2_combout\ & ((\regs_generic[6][2]~q\))))) # (!current_opcode(5) & (((\Mux42~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[7][2]~q\,
	datab => current_opcode(5),
	datac => \regs_generic[6][2]~q\,
	datad => \Mux42~2_combout\,
	combout => \Mux42~3_combout\);

-- Location: LCCOMB_X17_Y13_N30
\regs_generic[0][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[0][2]~feeder_combout\ = \Selector259~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector259~5_combout\,
	combout => \regs_generic[0][2]~feeder_combout\);

-- Location: FF_X17_Y13_N31
\regs_generic[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[0][2]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(2),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[0][4]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[0][2]~q\);

-- Location: LCCOMB_X16_Y10_N14
\regs_generic[1][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[1][2]~feeder_combout\ = \Selector259~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector259~5_combout\,
	combout => \regs_generic[1][2]~feeder_combout\);

-- Location: FF_X16_Y10_N15
\regs_generic[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[1][2]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(2),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[1][4]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[1][2]~q\);

-- Location: LCCOMB_X17_Y13_N12
\Mux42~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux42~4_combout\ = (current_opcode(4) & (!current_opcode(5) & (\regs_generic[0][2]~q\))) # (!current_opcode(4) & ((current_opcode(5)) # ((\regs_generic[1][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(4),
	datab => current_opcode(5),
	datac => \regs_generic[0][2]~q\,
	datad => \regs_generic[1][2]~q\,
	combout => \Mux42~4_combout\);

-- Location: LCCOMB_X17_Y10_N18
\regs_generic[3][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[3][2]~feeder_combout\ = \Selector259~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector259~5_combout\,
	combout => \regs_generic[3][2]~feeder_combout\);

-- Location: FF_X17_Y10_N19
\regs_generic[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[3][2]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(2),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[3][4]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[3][2]~q\);

-- Location: LCCOMB_X16_Y9_N16
\regs_generic[2][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[2][2]~feeder_combout\ = \Selector259~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector259~5_combout\,
	combout => \regs_generic[2][2]~feeder_combout\);

-- Location: FF_X16_Y9_N17
\regs_generic[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[2][2]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(2),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[2][4]~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[2][2]~q\);

-- Location: LCCOMB_X17_Y13_N2
\Mux42~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux42~5_combout\ = (\Mux42~4_combout\ & ((\regs_generic[3][2]~q\) # ((!current_opcode(5))))) # (!\Mux42~4_combout\ & (((\regs_generic[2][2]~q\ & current_opcode(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux42~4_combout\,
	datab => \regs_generic[3][2]~q\,
	datac => \regs_generic[2][2]~q\,
	datad => current_opcode(5),
	combout => \Mux42~5_combout\);

-- Location: LCCOMB_X17_Y13_N8
\Mux42~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux42~6_combout\ = (current_opcode(6) & ((\Mux42~3_combout\) # ((current_opcode(7))))) # (!current_opcode(6) & (((!current_opcode(7) & \Mux42~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux42~3_combout\,
	datab => current_opcode(6),
	datac => current_opcode(7),
	datad => \Mux42~5_combout\,
	combout => \Mux42~6_combout\);

-- Location: LCCOMB_X16_Y10_N4
\regs_generic[11][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[11][2]~feeder_combout\ = \Selector259~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector259~5_combout\,
	combout => \regs_generic[11][2]~feeder_combout\);

-- Location: FF_X16_Y10_N5
\regs_generic[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[11][2]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(2),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[11][4]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[11][2]~q\);

-- Location: LCCOMB_X17_Y13_N4
\regs_generic[10][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[10][2]~feeder_combout\ = \Selector259~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector259~5_combout\,
	combout => \regs_generic[10][2]~feeder_combout\);

-- Location: FF_X17_Y13_N5
\regs_generic[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[10][2]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(2),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[10][4]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[10][2]~q\);

-- Location: LCCOMB_X17_Y12_N0
\regs_generic[8][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[8][2]~feeder_combout\ = \Selector259~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector259~5_combout\,
	combout => \regs_generic[8][2]~feeder_combout\);

-- Location: FF_X17_Y12_N1
\regs_generic[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[8][2]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(2),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[8][4]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[8][2]~q\);

-- Location: LCCOMB_X17_Y12_N2
\regs_generic[9][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[9][2]~feeder_combout\ = \Selector259~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector259~5_combout\,
	combout => \regs_generic[9][2]~feeder_combout\);

-- Location: FF_X17_Y12_N3
\regs_generic[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[9][2]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(2),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[9][4]~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[9][2]~q\);

-- Location: LCCOMB_X17_Y13_N28
\Mux42~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux42~0_combout\ = (current_opcode(4) & (\regs_generic[8][2]~q\ & (!current_opcode(5)))) # (!current_opcode(4) & (((current_opcode(5)) # (\regs_generic[9][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(4),
	datab => \regs_generic[8][2]~q\,
	datac => current_opcode(5),
	datad => \regs_generic[9][2]~q\,
	combout => \Mux42~0_combout\);

-- Location: LCCOMB_X17_Y13_N18
\Mux42~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux42~1_combout\ = (current_opcode(5) & ((\Mux42~0_combout\ & (\regs_generic[11][2]~q\)) # (!\Mux42~0_combout\ & ((\regs_generic[10][2]~q\))))) # (!current_opcode(5) & (((\Mux42~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[11][2]~q\,
	datab => current_opcode(5),
	datac => \regs_generic[10][2]~q\,
	datad => \Mux42~0_combout\,
	combout => \Mux42~1_combout\);

-- Location: LCCOMB_X17_Y13_N0
\Mux42~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux42~9_combout\ = (\Mux42~6_combout\ & ((\Mux42~8_combout\) # ((!current_opcode(7))))) # (!\Mux42~6_combout\ & (((current_opcode(7) & \Mux42~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux42~8_combout\,
	datab => \Mux42~6_combout\,
	datac => current_opcode(7),
	datad => \Mux42~1_combout\,
	combout => \Mux42~9_combout\);

-- Location: LCCOMB_X6_Y10_N30
\regs_generic~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~172_combout\ = (\regs_generic~41_combout\ & ((\Equal31~0_combout\ & ((\Add10~4_combout\))) # (!\Equal31~0_combout\ & (\Mux43~9_combout\)))) # (!\regs_generic~41_combout\ & (((\Equal31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux43~9_combout\,
	datab => \Add10~4_combout\,
	datac => \regs_generic~41_combout\,
	datad => \Equal31~0_combout\,
	combout => \regs_generic~172_combout\);

-- Location: LCCOMB_X7_Y10_N4
\regs_generic~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~173_combout\ = (\regs_generic~41_combout\ & (\regs_generic~172_combout\)) # (!\regs_generic~41_combout\ & ((\regs_generic~172_combout\ & ((\Add9~4_combout\))) # (!\regs_generic~172_combout\ & (\Mux41~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~41_combout\,
	datab => \regs_generic~172_combout\,
	datac => \Mux41~9_combout\,
	datad => \Add9~4_combout\,
	combout => \regs_generic~173_combout\);

-- Location: LCCOMB_X8_Y10_N8
\regs_generic~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~174_combout\ = (\regs_generic~39_combout\ & ((\regs_generic~40_combout\ & ((\Add7~4_combout\))) # (!\regs_generic~40_combout\ & (\regs_generic~173_combout\)))) # (!\regs_generic~39_combout\ & (\regs_generic~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~39_combout\,
	datab => \regs_generic~40_combout\,
	datac => \regs_generic~173_combout\,
	datad => \Add7~4_combout\,
	combout => \regs_generic~174_combout\);

-- Location: LCCOMB_X8_Y10_N2
\regs_generic~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic~175_combout\ = (\regs_generic~174_combout\ & ((\regs_generic~39_combout\) # ((\Mux42~9_combout\ & \Mux34~9_combout\)))) # (!\regs_generic~174_combout\ & (!\regs_generic~39_combout\ & (\Mux42~9_combout\ $ (\Mux34~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux42~9_combout\,
	datab => \Mux34~9_combout\,
	datac => \regs_generic~174_combout\,
	datad => \regs_generic~39_combout\,
	combout => \regs_generic~175_combout\);

-- Location: LCCOMB_X8_Y11_N20
\Selector259~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector259~2_combout\ = (\Equal14~0_combout\ & (\Mux34~9_combout\ & (current_opcode(0)))) # (!\Equal14~0_combout\ & (((\regs_generic~175_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datab => \Equal14~0_combout\,
	datac => current_opcode(0),
	datad => \regs_generic~175_combout\,
	combout => \Selector259~2_combout\);

-- Location: LCCOMB_X8_Y11_N30
\Selector259~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector259~3_combout\ = (\Equal3~2_combout\ & ((\Selector259~2_combout\) # ((\Mux42~9_combout\ & \Equal14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~2_combout\,
	datab => \Mux42~9_combout\,
	datac => \Equal14~0_combout\,
	datad => \Selector259~2_combout\,
	combout => \Selector259~3_combout\);

-- Location: LCCOMB_X10_Y11_N0
\Selector259~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector259~4_combout\ = (\Selector259~6_combout\) # ((\Selector259~3_combout\) # ((\Equal3~5_combout\ & \Add6~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~5_combout\,
	datab => \Add6~4_combout\,
	datac => \Selector259~6_combout\,
	datad => \Selector259~3_combout\,
	combout => \Selector259~4_combout\);

-- Location: LCCOMB_X13_Y11_N30
\Selector259~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector259~5_combout\ = (\Selector259~4_combout\) # ((\regs_generic~46_combout\ & (\Equal31~2_combout\ & reg_delay(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector259~4_combout\,
	datab => \regs_generic~46_combout\,
	datac => \Equal31~2_combout\,
	datad => reg_delay(2),
	combout => \Selector259~5_combout\);

-- Location: LCCOMB_X13_Y10_N6
\regs_generic[7][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[7][2]~feeder_combout\ = \Selector259~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector259~5_combout\,
	combout => \regs_generic[7][2]~feeder_combout\);

-- Location: FF_X13_Y10_N7
\regs_generic[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[7][2]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(2),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[7][4]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[7][2]~q\);

-- Location: LCCOMB_X17_Y14_N10
\Mux34~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux34~7_combout\ = (current_opcode(9) & ((current_opcode(11) & (\regs_generic[13][2]~q\)) # (!current_opcode(11) & ((\regs_generic[5][2]~q\))))) # (!current_opcode(9) & (((current_opcode(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[13][2]~q\,
	datab => \regs_generic[5][2]~q\,
	datac => current_opcode(9),
	datad => current_opcode(11),
	combout => \Mux34~7_combout\);

-- Location: LCCOMB_X18_Y10_N6
\Mux34~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux34~8_combout\ = (current_opcode(9) & (((\Mux34~7_combout\)))) # (!current_opcode(9) & ((\Mux34~7_combout\ & ((\regs_generic[15][2]~q\))) # (!\Mux34~7_combout\ & (\regs_generic[7][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[7][2]~q\,
	datab => \regs_generic[15][2]~q\,
	datac => current_opcode(9),
	datad => \Mux34~7_combout\,
	combout => \Mux34~8_combout\);

-- Location: LCCOMB_X16_Y10_N24
\Mux34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux34~0_combout\ = (current_opcode(9) & ((current_opcode(11) & ((\regs_generic[9][2]~q\))) # (!current_opcode(11) & (\regs_generic[1][2]~q\)))) # (!current_opcode(9) & (((current_opcode(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(9),
	datab => \regs_generic[1][2]~q\,
	datac => current_opcode(11),
	datad => \regs_generic[9][2]~q\,
	combout => \Mux34~0_combout\);

-- Location: LCCOMB_X18_Y10_N22
\Mux34~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux34~1_combout\ = (current_opcode(9) & (\Mux34~0_combout\)) # (!current_opcode(9) & ((\Mux34~0_combout\ & (\regs_generic[11][2]~q\)) # (!\Mux34~0_combout\ & ((\regs_generic[3][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(9),
	datab => \Mux34~0_combout\,
	datac => \regs_generic[11][2]~q\,
	datad => \regs_generic[3][2]~q\,
	combout => \Mux34~1_combout\);

-- Location: LCCOMB_X17_Y13_N26
\Mux34~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux34~4_combout\ = (current_opcode(9) & (\regs_generic[0][2]~q\ & ((!current_opcode(11))))) # (!current_opcode(9) & (((\regs_generic[2][2]~q\) # (current_opcode(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[0][2]~q\,
	datab => \regs_generic[2][2]~q\,
	datac => current_opcode(9),
	datad => current_opcode(11),
	combout => \Mux34~4_combout\);

-- Location: LCCOMB_X17_Y13_N20
\Mux34~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux34~5_combout\ = (\Mux34~4_combout\ & ((\regs_generic[10][2]~q\) # ((!current_opcode(11))))) # (!\Mux34~4_combout\ & (((\regs_generic[8][2]~q\ & current_opcode(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[10][2]~q\,
	datab => \regs_generic[8][2]~q\,
	datac => \Mux34~4_combout\,
	datad => current_opcode(11),
	combout => \Mux34~5_combout\);

-- Location: LCCOMB_X17_Y13_N14
\Mux34~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux34~2_combout\ = (current_opcode(9) & (((\regs_generic[4][2]~q\ & !current_opcode(11))))) # (!current_opcode(9) & ((\regs_generic[6][2]~q\) # ((current_opcode(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[6][2]~q\,
	datab => \regs_generic[4][2]~q\,
	datac => current_opcode(9),
	datad => current_opcode(11),
	combout => \Mux34~2_combout\);

-- Location: LCCOMB_X17_Y13_N16
\Mux34~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux34~3_combout\ = (\Mux34~2_combout\ & ((\regs_generic[14][2]~q\) # ((!current_opcode(11))))) # (!\Mux34~2_combout\ & (((\regs_generic[12][2]~q\ & current_opcode(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[14][2]~q\,
	datab => \regs_generic[12][2]~q\,
	datac => \Mux34~2_combout\,
	datad => current_opcode(11),
	combout => \Mux34~3_combout\);

-- Location: LCCOMB_X18_Y10_N12
\Mux34~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux34~6_combout\ = (current_opcode(10) & ((current_opcode(8)) # ((\Mux34~3_combout\)))) # (!current_opcode(10) & (!current_opcode(8) & (\Mux34~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(10),
	datab => current_opcode(8),
	datac => \Mux34~5_combout\,
	datad => \Mux34~3_combout\,
	combout => \Mux34~6_combout\);

-- Location: LCCOMB_X18_Y10_N20
\Mux34~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux34~9_combout\ = (current_opcode(8) & ((\Mux34~6_combout\ & (\Mux34~8_combout\)) # (!\Mux34~6_combout\ & ((\Mux34~1_combout\))))) # (!current_opcode(8) & (((\Mux34~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~8_combout\,
	datab => \Mux34~1_combout\,
	datac => current_opcode(8),
	datad => \Mux34~6_combout\,
	combout => \Mux34~9_combout\);

-- Location: FF_X13_Y7_N21
\reg_delay[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \reg_delay[2]~15_combout\,
	asdata => \Mux34~9_combout\,
	sload => \reg_delay~30_combout\,
	ena => \reg_delay[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => reg_delay(2));

-- Location: LCCOMB_X13_Y7_N22
\reg_delay[3]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_delay[3]~17_combout\ = (reg_delay(3) & (\reg_delay[2]~16\ & VCC)) # (!reg_delay(3) & (!\reg_delay[2]~16\))
-- \reg_delay[3]~18\ = CARRY((!reg_delay(3) & !\reg_delay[2]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => reg_delay(3),
	datad => VCC,
	cin => \reg_delay[2]~16\,
	combout => \reg_delay[3]~17_combout\,
	cout => \reg_delay[3]~18\);

-- Location: FF_X13_Y7_N23
\reg_delay[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \reg_delay[3]~17_combout\,
	asdata => \Mux33~9_combout\,
	sload => \reg_delay~30_combout\,
	ena => \reg_delay[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => reg_delay(3));

-- Location: FF_X13_Y7_N25
\reg_delay[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \reg_delay[4]~19_combout\,
	asdata => \Mux32~9_combout\,
	sload => \reg_delay~30_combout\,
	ena => \reg_delay[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => reg_delay(4));

-- Location: LCCOMB_X13_Y7_N10
\reg_delay[1]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_delay[1]~22_combout\ = (!reg_delay(4) & (!reg_delay(2) & (!reg_delay(3) & !reg_delay(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => reg_delay(4),
	datab => reg_delay(2),
	datac => reg_delay(3),
	datad => reg_delay(1),
	combout => \reg_delay[1]~22_combout\);

-- Location: LCCOMB_X12_Y5_N0
\frame_counter[0]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \frame_counter[0]~32_combout\ = frame_counter(0) $ (VCC)
-- \frame_counter[0]~33\ = CARRY(frame_counter(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => frame_counter(0),
	datad => VCC,
	combout => \frame_counter[0]~32_combout\,
	cout => \frame_counter[0]~33\);

-- Location: FF_X12_Y5_N1
\frame_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \frame_counter[0]~32_combout\,
	sclr => \LessThan0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => frame_counter(0));

-- Location: LCCOMB_X12_Y5_N2
\frame_counter[1]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \frame_counter[1]~34_combout\ = (frame_counter(1) & (!\frame_counter[0]~33\)) # (!frame_counter(1) & ((\frame_counter[0]~33\) # (GND)))
-- \frame_counter[1]~35\ = CARRY((!\frame_counter[0]~33\) # (!frame_counter(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => frame_counter(1),
	datad => VCC,
	cin => \frame_counter[0]~33\,
	combout => \frame_counter[1]~34_combout\,
	cout => \frame_counter[1]~35\);

-- Location: FF_X12_Y5_N3
\frame_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \frame_counter[1]~34_combout\,
	sclr => \LessThan0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => frame_counter(1));

-- Location: LCCOMB_X12_Y5_N4
\frame_counter[2]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \frame_counter[2]~36_combout\ = (frame_counter(2) & (\frame_counter[1]~35\ $ (GND))) # (!frame_counter(2) & (!\frame_counter[1]~35\ & VCC))
-- \frame_counter[2]~37\ = CARRY((frame_counter(2) & !\frame_counter[1]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => frame_counter(2),
	datad => VCC,
	cin => \frame_counter[1]~35\,
	combout => \frame_counter[2]~36_combout\,
	cout => \frame_counter[2]~37\);

-- Location: FF_X12_Y5_N5
\frame_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \frame_counter[2]~36_combout\,
	sclr => \LessThan0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => frame_counter(2));

-- Location: LCCOMB_X12_Y5_N6
\frame_counter[3]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \frame_counter[3]~38_combout\ = (frame_counter(3) & (!\frame_counter[2]~37\)) # (!frame_counter(3) & ((\frame_counter[2]~37\) # (GND)))
-- \frame_counter[3]~39\ = CARRY((!\frame_counter[2]~37\) # (!frame_counter(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => frame_counter(3),
	datad => VCC,
	cin => \frame_counter[2]~37\,
	combout => \frame_counter[3]~38_combout\,
	cout => \frame_counter[3]~39\);

-- Location: FF_X12_Y5_N7
\frame_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \frame_counter[3]~38_combout\,
	sclr => \LessThan0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => frame_counter(3));

-- Location: LCCOMB_X12_Y5_N8
\frame_counter[4]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \frame_counter[4]~40_combout\ = (frame_counter(4) & (\frame_counter[3]~39\ $ (GND))) # (!frame_counter(4) & (!\frame_counter[3]~39\ & VCC))
-- \frame_counter[4]~41\ = CARRY((frame_counter(4) & !\frame_counter[3]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => frame_counter(4),
	datad => VCC,
	cin => \frame_counter[3]~39\,
	combout => \frame_counter[4]~40_combout\,
	cout => \frame_counter[4]~41\);

-- Location: FF_X12_Y5_N9
\frame_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \frame_counter[4]~40_combout\,
	sclr => \LessThan0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => frame_counter(4));

-- Location: LCCOMB_X12_Y5_N10
\frame_counter[5]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \frame_counter[5]~42_combout\ = (frame_counter(5) & (!\frame_counter[4]~41\)) # (!frame_counter(5) & ((\frame_counter[4]~41\) # (GND)))
-- \frame_counter[5]~43\ = CARRY((!\frame_counter[4]~41\) # (!frame_counter(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => frame_counter(5),
	datad => VCC,
	cin => \frame_counter[4]~41\,
	combout => \frame_counter[5]~42_combout\,
	cout => \frame_counter[5]~43\);

-- Location: FF_X12_Y5_N11
\frame_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \frame_counter[5]~42_combout\,
	sclr => \LessThan0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => frame_counter(5));

-- Location: LCCOMB_X12_Y5_N12
\frame_counter[6]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \frame_counter[6]~44_combout\ = (frame_counter(6) & (\frame_counter[5]~43\ $ (GND))) # (!frame_counter(6) & (!\frame_counter[5]~43\ & VCC))
-- \frame_counter[6]~45\ = CARRY((frame_counter(6) & !\frame_counter[5]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => frame_counter(6),
	datad => VCC,
	cin => \frame_counter[5]~43\,
	combout => \frame_counter[6]~44_combout\,
	cout => \frame_counter[6]~45\);

-- Location: FF_X12_Y5_N13
\frame_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \frame_counter[6]~44_combout\,
	sclr => \LessThan0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => frame_counter(6));

-- Location: LCCOMB_X12_Y5_N14
\frame_counter[7]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \frame_counter[7]~46_combout\ = (frame_counter(7) & (!\frame_counter[6]~45\)) # (!frame_counter(7) & ((\frame_counter[6]~45\) # (GND)))
-- \frame_counter[7]~47\ = CARRY((!\frame_counter[6]~45\) # (!frame_counter(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => frame_counter(7),
	datad => VCC,
	cin => \frame_counter[6]~45\,
	combout => \frame_counter[7]~46_combout\,
	cout => \frame_counter[7]~47\);

-- Location: FF_X12_Y5_N15
\frame_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \frame_counter[7]~46_combout\,
	sclr => \LessThan0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => frame_counter(7));

-- Location: LCCOMB_X12_Y5_N16
\frame_counter[8]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \frame_counter[8]~48_combout\ = (frame_counter(8) & (\frame_counter[7]~47\ $ (GND))) # (!frame_counter(8) & (!\frame_counter[7]~47\ & VCC))
-- \frame_counter[8]~49\ = CARRY((frame_counter(8) & !\frame_counter[7]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => frame_counter(8),
	datad => VCC,
	cin => \frame_counter[7]~47\,
	combout => \frame_counter[8]~48_combout\,
	cout => \frame_counter[8]~49\);

-- Location: FF_X12_Y5_N17
\frame_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \frame_counter[8]~48_combout\,
	sclr => \LessThan0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => frame_counter(8));

-- Location: LCCOMB_X12_Y5_N18
\frame_counter[9]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \frame_counter[9]~50_combout\ = (frame_counter(9) & (!\frame_counter[8]~49\)) # (!frame_counter(9) & ((\frame_counter[8]~49\) # (GND)))
-- \frame_counter[9]~51\ = CARRY((!\frame_counter[8]~49\) # (!frame_counter(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => frame_counter(9),
	datad => VCC,
	cin => \frame_counter[8]~49\,
	combout => \frame_counter[9]~50_combout\,
	cout => \frame_counter[9]~51\);

-- Location: FF_X12_Y5_N19
\frame_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \frame_counter[9]~50_combout\,
	sclr => \LessThan0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => frame_counter(9));

-- Location: LCCOMB_X12_Y5_N20
\frame_counter[10]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \frame_counter[10]~52_combout\ = (frame_counter(10) & (\frame_counter[9]~51\ $ (GND))) # (!frame_counter(10) & (!\frame_counter[9]~51\ & VCC))
-- \frame_counter[10]~53\ = CARRY((frame_counter(10) & !\frame_counter[9]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => frame_counter(10),
	datad => VCC,
	cin => \frame_counter[9]~51\,
	combout => \frame_counter[10]~52_combout\,
	cout => \frame_counter[10]~53\);

-- Location: FF_X12_Y5_N21
\frame_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \frame_counter[10]~52_combout\,
	sclr => \LessThan0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => frame_counter(10));

-- Location: LCCOMB_X12_Y5_N22
\frame_counter[11]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \frame_counter[11]~54_combout\ = (frame_counter(11) & (!\frame_counter[10]~53\)) # (!frame_counter(11) & ((\frame_counter[10]~53\) # (GND)))
-- \frame_counter[11]~55\ = CARRY((!\frame_counter[10]~53\) # (!frame_counter(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => frame_counter(11),
	datad => VCC,
	cin => \frame_counter[10]~53\,
	combout => \frame_counter[11]~54_combout\,
	cout => \frame_counter[11]~55\);

-- Location: FF_X12_Y5_N23
\frame_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \frame_counter[11]~54_combout\,
	sclr => \LessThan0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => frame_counter(11));

-- Location: LCCOMB_X12_Y5_N24
\frame_counter[12]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \frame_counter[12]~56_combout\ = (frame_counter(12) & (\frame_counter[11]~55\ $ (GND))) # (!frame_counter(12) & (!\frame_counter[11]~55\ & VCC))
-- \frame_counter[12]~57\ = CARRY((frame_counter(12) & !\frame_counter[11]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => frame_counter(12),
	datad => VCC,
	cin => \frame_counter[11]~55\,
	combout => \frame_counter[12]~56_combout\,
	cout => \frame_counter[12]~57\);

-- Location: FF_X12_Y5_N25
\frame_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \frame_counter[12]~56_combout\,
	sclr => \LessThan0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => frame_counter(12));

-- Location: LCCOMB_X12_Y5_N26
\frame_counter[13]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \frame_counter[13]~58_combout\ = (frame_counter(13) & (!\frame_counter[12]~57\)) # (!frame_counter(13) & ((\frame_counter[12]~57\) # (GND)))
-- \frame_counter[13]~59\ = CARRY((!\frame_counter[12]~57\) # (!frame_counter(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => frame_counter(13),
	datad => VCC,
	cin => \frame_counter[12]~57\,
	combout => \frame_counter[13]~58_combout\,
	cout => \frame_counter[13]~59\);

-- Location: FF_X12_Y5_N27
\frame_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \frame_counter[13]~58_combout\,
	sclr => \LessThan0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => frame_counter(13));

-- Location: LCCOMB_X12_Y5_N28
\frame_counter[14]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \frame_counter[14]~60_combout\ = (frame_counter(14) & (\frame_counter[13]~59\ $ (GND))) # (!frame_counter(14) & (!\frame_counter[13]~59\ & VCC))
-- \frame_counter[14]~61\ = CARRY((frame_counter(14) & !\frame_counter[13]~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => frame_counter(14),
	datad => VCC,
	cin => \frame_counter[13]~59\,
	combout => \frame_counter[14]~60_combout\,
	cout => \frame_counter[14]~61\);

-- Location: FF_X12_Y5_N29
\frame_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \frame_counter[14]~60_combout\,
	sclr => \LessThan0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => frame_counter(14));

-- Location: LCCOMB_X12_Y5_N30
\frame_counter[15]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \frame_counter[15]~62_combout\ = (frame_counter(15) & (!\frame_counter[14]~61\)) # (!frame_counter(15) & ((\frame_counter[14]~61\) # (GND)))
-- \frame_counter[15]~63\ = CARRY((!\frame_counter[14]~61\) # (!frame_counter(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => frame_counter(15),
	datad => VCC,
	cin => \frame_counter[14]~61\,
	combout => \frame_counter[15]~62_combout\,
	cout => \frame_counter[15]~63\);

-- Location: FF_X12_Y5_N31
\frame_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \frame_counter[15]~62_combout\,
	sclr => \LessThan0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => frame_counter(15));

-- Location: LCCOMB_X12_Y4_N0
\frame_counter[16]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \frame_counter[16]~64_combout\ = (frame_counter(16) & (\frame_counter[15]~63\ $ (GND))) # (!frame_counter(16) & (!\frame_counter[15]~63\ & VCC))
-- \frame_counter[16]~65\ = CARRY((frame_counter(16) & !\frame_counter[15]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => frame_counter(16),
	datad => VCC,
	cin => \frame_counter[15]~63\,
	combout => \frame_counter[16]~64_combout\,
	cout => \frame_counter[16]~65\);

-- Location: FF_X12_Y4_N1
\frame_counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \frame_counter[16]~64_combout\,
	sclr => \LessThan0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => frame_counter(16));

-- Location: LCCOMB_X12_Y4_N2
\frame_counter[17]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \frame_counter[17]~66_combout\ = (frame_counter(17) & (!\frame_counter[16]~65\)) # (!frame_counter(17) & ((\frame_counter[16]~65\) # (GND)))
-- \frame_counter[17]~67\ = CARRY((!\frame_counter[16]~65\) # (!frame_counter(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => frame_counter(17),
	datad => VCC,
	cin => \frame_counter[16]~65\,
	combout => \frame_counter[17]~66_combout\,
	cout => \frame_counter[17]~67\);

-- Location: FF_X12_Y4_N3
\frame_counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \frame_counter[17]~66_combout\,
	sclr => \LessThan0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => frame_counter(17));

-- Location: LCCOMB_X12_Y4_N4
\frame_counter[18]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \frame_counter[18]~68_combout\ = (frame_counter(18) & (\frame_counter[17]~67\ $ (GND))) # (!frame_counter(18) & (!\frame_counter[17]~67\ & VCC))
-- \frame_counter[18]~69\ = CARRY((frame_counter(18) & !\frame_counter[17]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => frame_counter(18),
	datad => VCC,
	cin => \frame_counter[17]~67\,
	combout => \frame_counter[18]~68_combout\,
	cout => \frame_counter[18]~69\);

-- Location: FF_X12_Y4_N5
\frame_counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \frame_counter[18]~68_combout\,
	sclr => \LessThan0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => frame_counter(18));

-- Location: LCCOMB_X12_Y4_N6
\frame_counter[19]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \frame_counter[19]~70_combout\ = (frame_counter(19) & (!\frame_counter[18]~69\)) # (!frame_counter(19) & ((\frame_counter[18]~69\) # (GND)))
-- \frame_counter[19]~71\ = CARRY((!\frame_counter[18]~69\) # (!frame_counter(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => frame_counter(19),
	datad => VCC,
	cin => \frame_counter[18]~69\,
	combout => \frame_counter[19]~70_combout\,
	cout => \frame_counter[19]~71\);

-- Location: FF_X12_Y4_N7
\frame_counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \frame_counter[19]~70_combout\,
	sclr => \LessThan0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => frame_counter(19));

-- Location: LCCOMB_X12_Y4_N8
\frame_counter[20]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \frame_counter[20]~72_combout\ = (frame_counter(20) & (\frame_counter[19]~71\ $ (GND))) # (!frame_counter(20) & (!\frame_counter[19]~71\ & VCC))
-- \frame_counter[20]~73\ = CARRY((frame_counter(20) & !\frame_counter[19]~71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => frame_counter(20),
	datad => VCC,
	cin => \frame_counter[19]~71\,
	combout => \frame_counter[20]~72_combout\,
	cout => \frame_counter[20]~73\);

-- Location: FF_X12_Y4_N9
\frame_counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \frame_counter[20]~72_combout\,
	sclr => \LessThan0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => frame_counter(20));

-- Location: LCCOMB_X12_Y4_N10
\frame_counter[21]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \frame_counter[21]~74_combout\ = (frame_counter(21) & (!\frame_counter[20]~73\)) # (!frame_counter(21) & ((\frame_counter[20]~73\) # (GND)))
-- \frame_counter[21]~75\ = CARRY((!\frame_counter[20]~73\) # (!frame_counter(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => frame_counter(21),
	datad => VCC,
	cin => \frame_counter[20]~73\,
	combout => \frame_counter[21]~74_combout\,
	cout => \frame_counter[21]~75\);

-- Location: FF_X12_Y4_N11
\frame_counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \frame_counter[21]~74_combout\,
	sclr => \LessThan0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => frame_counter(21));

-- Location: LCCOMB_X12_Y4_N12
\frame_counter[22]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \frame_counter[22]~76_combout\ = (frame_counter(22) & (\frame_counter[21]~75\ $ (GND))) # (!frame_counter(22) & (!\frame_counter[21]~75\ & VCC))
-- \frame_counter[22]~77\ = CARRY((frame_counter(22) & !\frame_counter[21]~75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => frame_counter(22),
	datad => VCC,
	cin => \frame_counter[21]~75\,
	combout => \frame_counter[22]~76_combout\,
	cout => \frame_counter[22]~77\);

-- Location: FF_X12_Y4_N13
\frame_counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \frame_counter[22]~76_combout\,
	sclr => \LessThan0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => frame_counter(22));

-- Location: LCCOMB_X12_Y4_N14
\frame_counter[23]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \frame_counter[23]~78_combout\ = (frame_counter(23) & (!\frame_counter[22]~77\)) # (!frame_counter(23) & ((\frame_counter[22]~77\) # (GND)))
-- \frame_counter[23]~79\ = CARRY((!\frame_counter[22]~77\) # (!frame_counter(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => frame_counter(23),
	datad => VCC,
	cin => \frame_counter[22]~77\,
	combout => \frame_counter[23]~78_combout\,
	cout => \frame_counter[23]~79\);

-- Location: FF_X12_Y4_N15
\frame_counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \frame_counter[23]~78_combout\,
	sclr => \LessThan0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => frame_counter(23));

-- Location: LCCOMB_X12_Y4_N16
\frame_counter[24]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \frame_counter[24]~80_combout\ = (frame_counter(24) & (\frame_counter[23]~79\ $ (GND))) # (!frame_counter(24) & (!\frame_counter[23]~79\ & VCC))
-- \frame_counter[24]~81\ = CARRY((frame_counter(24) & !\frame_counter[23]~79\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => frame_counter(24),
	datad => VCC,
	cin => \frame_counter[23]~79\,
	combout => \frame_counter[24]~80_combout\,
	cout => \frame_counter[24]~81\);

-- Location: FF_X12_Y4_N17
\frame_counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \frame_counter[24]~80_combout\,
	sclr => \LessThan0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => frame_counter(24));

-- Location: LCCOMB_X12_Y4_N18
\frame_counter[25]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \frame_counter[25]~82_combout\ = (frame_counter(25) & (!\frame_counter[24]~81\)) # (!frame_counter(25) & ((\frame_counter[24]~81\) # (GND)))
-- \frame_counter[25]~83\ = CARRY((!\frame_counter[24]~81\) # (!frame_counter(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => frame_counter(25),
	datad => VCC,
	cin => \frame_counter[24]~81\,
	combout => \frame_counter[25]~82_combout\,
	cout => \frame_counter[25]~83\);

-- Location: FF_X12_Y4_N19
\frame_counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \frame_counter[25]~82_combout\,
	sclr => \LessThan0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => frame_counter(25));

-- Location: LCCOMB_X12_Y4_N20
\frame_counter[26]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \frame_counter[26]~84_combout\ = (frame_counter(26) & (\frame_counter[25]~83\ $ (GND))) # (!frame_counter(26) & (!\frame_counter[25]~83\ & VCC))
-- \frame_counter[26]~85\ = CARRY((frame_counter(26) & !\frame_counter[25]~83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => frame_counter(26),
	datad => VCC,
	cin => \frame_counter[25]~83\,
	combout => \frame_counter[26]~84_combout\,
	cout => \frame_counter[26]~85\);

-- Location: FF_X12_Y4_N21
\frame_counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \frame_counter[26]~84_combout\,
	sclr => \LessThan0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => frame_counter(26));

-- Location: LCCOMB_X12_Y4_N22
\frame_counter[27]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \frame_counter[27]~86_combout\ = (frame_counter(27) & (!\frame_counter[26]~85\)) # (!frame_counter(27) & ((\frame_counter[26]~85\) # (GND)))
-- \frame_counter[27]~87\ = CARRY((!\frame_counter[26]~85\) # (!frame_counter(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => frame_counter(27),
	datad => VCC,
	cin => \frame_counter[26]~85\,
	combout => \frame_counter[27]~86_combout\,
	cout => \frame_counter[27]~87\);

-- Location: FF_X12_Y4_N23
\frame_counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \frame_counter[27]~86_combout\,
	sclr => \LessThan0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => frame_counter(27));

-- Location: LCCOMB_X12_Y4_N24
\frame_counter[28]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \frame_counter[28]~88_combout\ = (frame_counter(28) & (\frame_counter[27]~87\ $ (GND))) # (!frame_counter(28) & (!\frame_counter[27]~87\ & VCC))
-- \frame_counter[28]~89\ = CARRY((frame_counter(28) & !\frame_counter[27]~87\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => frame_counter(28),
	datad => VCC,
	cin => \frame_counter[27]~87\,
	combout => \frame_counter[28]~88_combout\,
	cout => \frame_counter[28]~89\);

-- Location: FF_X12_Y4_N25
\frame_counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \frame_counter[28]~88_combout\,
	sclr => \LessThan0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => frame_counter(28));

-- Location: LCCOMB_X12_Y4_N26
\frame_counter[29]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \frame_counter[29]~90_combout\ = (frame_counter(29) & (!\frame_counter[28]~89\)) # (!frame_counter(29) & ((\frame_counter[28]~89\) # (GND)))
-- \frame_counter[29]~91\ = CARRY((!\frame_counter[28]~89\) # (!frame_counter(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => frame_counter(29),
	datad => VCC,
	cin => \frame_counter[28]~89\,
	combout => \frame_counter[29]~90_combout\,
	cout => \frame_counter[29]~91\);

-- Location: FF_X12_Y4_N27
\frame_counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \frame_counter[29]~90_combout\,
	sclr => \LessThan0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => frame_counter(29));

-- Location: LCCOMB_X12_Y4_N28
\frame_counter[30]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \frame_counter[30]~92_combout\ = (frame_counter(30) & (\frame_counter[29]~91\ $ (GND))) # (!frame_counter(30) & (!\frame_counter[29]~91\ & VCC))
-- \frame_counter[30]~93\ = CARRY((frame_counter(30) & !\frame_counter[29]~91\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => frame_counter(30),
	datad => VCC,
	cin => \frame_counter[29]~91\,
	combout => \frame_counter[30]~92_combout\,
	cout => \frame_counter[30]~93\);

-- Location: FF_X12_Y4_N29
\frame_counter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \frame_counter[30]~92_combout\,
	sclr => \LessThan0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => frame_counter(30));

-- Location: LCCOMB_X13_Y4_N18
\LessThan0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan0~6_combout\ = (!frame_counter(27) & (!frame_counter(26) & (!frame_counter(24) & !frame_counter(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => frame_counter(27),
	datab => frame_counter(26),
	datac => frame_counter(24),
	datad => frame_counter(25),
	combout => \LessThan0~6_combout\);

-- Location: LCCOMB_X13_Y4_N12
\LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan0~7_combout\ = (!frame_counter(30) & (!frame_counter(28) & (!frame_counter(29) & \LessThan0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => frame_counter(30),
	datab => frame_counter(28),
	datac => frame_counter(29),
	datad => \LessThan0~6_combout\,
	combout => \LessThan0~7_combout\);

-- Location: LCCOMB_X12_Y4_N30
\frame_counter[31]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \frame_counter[31]~94_combout\ = frame_counter(31) $ (\frame_counter[30]~93\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => frame_counter(31),
	cin => \frame_counter[30]~93\,
	combout => \frame_counter[31]~94_combout\);

-- Location: FF_X12_Y4_N31
\frame_counter[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \frame_counter[31]~94_combout\,
	sclr => \LessThan0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => frame_counter(31));

-- Location: LCCOMB_X13_Y4_N8
\LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan0~5_combout\ = (!frame_counter(22) & (!frame_counter(21) & (!frame_counter(23) & !frame_counter(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => frame_counter(22),
	datab => frame_counter(21),
	datac => frame_counter(23),
	datad => frame_counter(20),
	combout => \LessThan0~5_combout\);

-- Location: LCCOMB_X13_Y5_N28
\LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan0~0_combout\ = ((!frame_counter(9)) # (!frame_counter(8))) # (!frame_counter(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => frame_counter(10),
	datac => frame_counter(8),
	datad => frame_counter(9),
	combout => \LessThan0~0_combout\);

-- Location: LCCOMB_X13_Y5_N10
\LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan0~1_combout\ = (!frame_counter(3) & (((!frame_counter(0) & !frame_counter(1))) # (!frame_counter(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => frame_counter(0),
	datab => frame_counter(3),
	datac => frame_counter(2),
	datad => frame_counter(1),
	combout => \LessThan0~1_combout\);

-- Location: LCCOMB_X13_Y5_N4
\LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan0~2_combout\ = ((\LessThan0~1_combout\) # (!frame_counter(5))) # (!frame_counter(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => frame_counter(4),
	datac => frame_counter(5),
	datad => \LessThan0~1_combout\,
	combout => \LessThan0~2_combout\);

-- Location: LCCOMB_X13_Y5_N18
\LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan0~3_combout\ = (\LessThan0~0_combout\) # ((!frame_counter(6) & (\LessThan0~2_combout\ & !frame_counter(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => frame_counter(6),
	datab => \LessThan0~0_combout\,
	datac => \LessThan0~2_combout\,
	datad => frame_counter(7),
	combout => \LessThan0~3_combout\);

-- Location: LCCOMB_X13_Y5_N12
\LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan0~4_combout\ = (((!frame_counter(11) & \LessThan0~3_combout\)) # (!frame_counter(13))) # (!frame_counter(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => frame_counter(12),
	datab => frame_counter(11),
	datac => frame_counter(13),
	datad => \LessThan0~3_combout\,
	combout => \LessThan0~4_combout\);

-- Location: LCCOMB_X13_Y5_N30
\LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan0~9_combout\ = (!frame_counter(16) & (((\LessThan0~4_combout\ & !frame_counter(14))) # (!frame_counter(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan0~4_combout\,
	datab => frame_counter(15),
	datac => frame_counter(16),
	datad => frame_counter(14),
	combout => \LessThan0~9_combout\);

-- Location: LCCOMB_X13_Y4_N28
\LessThan0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan0~10_combout\ = (((\LessThan0~9_combout\ & !frame_counter(17))) # (!frame_counter(18))) # (!frame_counter(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan0~9_combout\,
	datab => frame_counter(19),
	datac => frame_counter(18),
	datad => frame_counter(17),
	combout => \LessThan0~10_combout\);

-- Location: LCCOMB_X13_Y4_N10
\LessThan0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan0~8_combout\ = (!frame_counter(31) & (((!\LessThan0~10_combout\) # (!\LessThan0~5_combout\)) # (!\LessThan0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan0~7_combout\,
	datab => frame_counter(31),
	datac => \LessThan0~5_combout\,
	datad => \LessThan0~10_combout\,
	combout => \LessThan0~8_combout\);

-- Location: LCCOMB_X13_Y7_N12
\reg_delay[1]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_delay[1]~21_combout\ = (!reg_delay(7) & (!reg_delay(0) & (!reg_delay(5) & !reg_delay(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => reg_delay(7),
	datab => reg_delay(0),
	datac => reg_delay(5),
	datad => reg_delay(6),
	combout => \reg_delay[1]~21_combout\);

-- Location: LCCOMB_X13_Y7_N4
\reg_delay[1]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_delay[1]~23_combout\ = (\reg_delay~30_combout\) # ((\LessThan0~8_combout\ & ((!\reg_delay[1]~21_combout\) # (!\reg_delay[1]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_delay[1]~22_combout\,
	datab => \reg_delay~30_combout\,
	datac => \LessThan0~8_combout\,
	datad => \reg_delay[1]~21_combout\,
	combout => \reg_delay[1]~23_combout\);

-- Location: FF_X13_Y7_N17
\reg_delay[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \reg_delay[0]~11_combout\,
	asdata => \Mux36~9_combout\,
	sload => \reg_delay~30_combout\,
	ena => \reg_delay[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => reg_delay(0));

-- Location: LCCOMB_X13_Y8_N0
\regs_generic[14][0]~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[14][0]~280_combout\ = (\regs_generic~46_combout\ & ((\Equal31~2_combout\ & ((reg_delay(0)))) # (!\Equal31~2_combout\ & (\regs_generic~279_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic~279_combout\,
	datab => reg_delay(0),
	datac => \Equal31~2_combout\,
	datad => \regs_generic~46_combout\,
	combout => \regs_generic[14][0]~280_combout\);

-- Location: LCCOMB_X13_Y8_N10
\regs_generic[14][0]~442\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[14][0]~442_combout\ = (\currentState.TState_LoadReg_Store~q\ & (((\e_ram|altsyncram_component|auto_generated|q_a\(0))))) # (!\currentState.TState_LoadReg_Store~q\ & ((\regs_generic[14][0]~280_combout\) # 
-- ((!\regs_generic[5][0]~188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_LoadReg_Store~q\,
	datab => \regs_generic[14][0]~280_combout\,
	datac => \regs_generic[5][0]~188_combout\,
	datad => \e_ram|altsyncram_component|auto_generated|q_a\(0),
	combout => \regs_generic[14][0]~442_combout\);

-- Location: LCCOMB_X18_Y8_N20
\regs_generic[14][0]~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[14][0]~285_combout\ = (\regs_generic[14][0]~283_combout\ & ((\regs_generic[14][0]~442_combout\) # ((\regs_generic[14][0]~284_combout\ & \regs_generic[14][0]~q\)))) # (!\regs_generic[14][0]~283_combout\ & (((\regs_generic[14][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[14][0]~284_combout\,
	datab => \regs_generic[14][0]~283_combout\,
	datac => \regs_generic[14][0]~q\,
	datad => \regs_generic[14][0]~442_combout\,
	combout => \regs_generic[14][0]~285_combout\);

-- Location: FF_X18_Y8_N21
\regs_generic[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[14][0]~285_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[14][0]~q\);

-- Location: LCCOMB_X18_Y8_N2
\Mux36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux36~0_combout\ = (current_opcode(9) & ((current_opcode(11) & (\regs_generic[12][0]~q\)) # (!current_opcode(11) & ((\regs_generic[4][0]~q\))))) # (!current_opcode(9) & (((current_opcode(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[12][0]~q\,
	datab => \regs_generic[4][0]~q\,
	datac => current_opcode(9),
	datad => current_opcode(11),
	combout => \Mux36~0_combout\);

-- Location: LCCOMB_X18_Y8_N12
\Mux36~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux36~1_combout\ = (current_opcode(9) & (((\Mux36~0_combout\)))) # (!current_opcode(9) & ((\Mux36~0_combout\ & (\regs_generic[14][0]~q\)) # (!\Mux36~0_combout\ & ((\regs_generic[6][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(9),
	datab => \regs_generic[14][0]~q\,
	datac => \regs_generic[6][0]~q\,
	datad => \Mux36~0_combout\,
	combout => \Mux36~1_combout\);

-- Location: LCCOMB_X18_Y8_N22
\Mux36~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux36~7_combout\ = (current_opcode(9) & (((\regs_generic[5][0]~q\ & !current_opcode(11))))) # (!current_opcode(9) & ((\regs_generic[7][0]~q\) # ((current_opcode(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(9),
	datab => \regs_generic[7][0]~q\,
	datac => \regs_generic[5][0]~q\,
	datad => current_opcode(11),
	combout => \Mux36~7_combout\);

-- Location: LCCOMB_X18_Y8_N8
\Mux36~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux36~8_combout\ = (\Mux36~7_combout\ & (((\regs_generic[15][0]~q\) # (!current_opcode(11))))) # (!\Mux36~7_combout\ & (\regs_generic[13][0]~q\ & ((current_opcode(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[13][0]~q\,
	datab => \regs_generic[15][0]~q\,
	datac => \Mux36~7_combout\,
	datad => current_opcode(11),
	combout => \Mux36~8_combout\);

-- Location: LCCOMB_X17_Y8_N24
\Mux36~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux36~2_combout\ = (current_opcode(11) & (((!current_opcode(9))))) # (!current_opcode(11) & ((current_opcode(9) & (\regs_generic[1][0]~q\)) # (!current_opcode(9) & ((\regs_generic[3][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[1][0]~q\,
	datab => \regs_generic[3][0]~q\,
	datac => current_opcode(11),
	datad => current_opcode(9),
	combout => \Mux36~2_combout\);

-- Location: LCCOMB_X17_Y8_N6
\Mux36~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux36~3_combout\ = (current_opcode(11) & ((\Mux36~2_combout\ & ((\regs_generic[11][0]~q\))) # (!\Mux36~2_combout\ & (\regs_generic[9][0]~q\)))) # (!current_opcode(11) & (((\Mux36~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[9][0]~q\,
	datab => \regs_generic[11][0]~q\,
	datac => current_opcode(11),
	datad => \Mux36~2_combout\,
	combout => \Mux36~3_combout\);

-- Location: LCCOMB_X18_Y8_N0
\Mux36~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux36~4_combout\ = (current_opcode(9) & ((current_opcode(11) & (\regs_generic[8][0]~q\)) # (!current_opcode(11) & ((\regs_generic[0][0]~q\))))) # (!current_opcode(9) & (((current_opcode(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(9),
	datab => \regs_generic[8][0]~q\,
	datac => \regs_generic[0][0]~q\,
	datad => current_opcode(11),
	combout => \Mux36~4_combout\);

-- Location: LCCOMB_X18_Y8_N10
\Mux36~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux36~5_combout\ = (current_opcode(9) & (((\Mux36~4_combout\)))) # (!current_opcode(9) & ((\Mux36~4_combout\ & (\regs_generic[10][0]~q\)) # (!\Mux36~4_combout\ & ((\regs_generic[2][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[10][0]~q\,
	datab => \regs_generic[2][0]~q\,
	datac => current_opcode(9),
	datad => \Mux36~4_combout\,
	combout => \Mux36~5_combout\);

-- Location: LCCOMB_X18_Y8_N28
\Mux36~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux36~6_combout\ = (current_opcode(10) & (current_opcode(8))) # (!current_opcode(10) & ((current_opcode(8) & (\Mux36~3_combout\)) # (!current_opcode(8) & ((\Mux36~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(10),
	datab => current_opcode(8),
	datac => \Mux36~3_combout\,
	datad => \Mux36~5_combout\,
	combout => \Mux36~6_combout\);

-- Location: LCCOMB_X18_Y8_N30
\Mux36~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux36~9_combout\ = (current_opcode(10) & ((\Mux36~6_combout\ & ((\Mux36~8_combout\))) # (!\Mux36~6_combout\ & (\Mux36~1_combout\)))) # (!current_opcode(10) & (((\Mux36~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~1_combout\,
	datab => current_opcode(10),
	datac => \Mux36~8_combout\,
	datad => \Mux36~6_combout\,
	combout => \Mux36~9_combout\);

-- Location: LCCOMB_X13_Y16_N12
\Add14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add14~0_combout\ = (\Mux36~9_combout\ & (\Mux34~9_combout\ $ (VCC))) # (!\Mux36~9_combout\ & (\Mux34~9_combout\ & VCC))
-- \Add14~1\ = CARRY((\Mux36~9_combout\ & \Mux34~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datab => \Mux34~9_combout\,
	datad => VCC,
	combout => \Add14~0_combout\,
	cout => \Add14~1\);

-- Location: LCCOMB_X13_Y13_N8
\Equal36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal36~0_combout\ = (\Equal28~0_combout\ & (!current_opcode(4) & (!current_opcode(7) & current_opcode(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal28~0_combout\,
	datab => current_opcode(4),
	datac => current_opcode(7),
	datad => current_opcode(2),
	combout => \Equal36~0_combout\);

-- Location: LCCOMB_X12_Y16_N4
\Add13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add13~0_combout\ = (\Mux36~9_combout\ & (reg_i(0) $ (VCC))) # (!\Mux36~9_combout\ & (reg_i(0) & VCC))
-- \Add13~1\ = CARRY((\Mux36~9_combout\ & reg_i(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datab => reg_i(0),
	datad => VCC,
	combout => \Add13~0_combout\,
	cout => \Add13~1\);

-- Location: LCCOMB_X12_Y16_N0
\reg_i[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_i[0]~0_combout\ = (\Equal36~0_combout\ & ((\Add13~0_combout\))) # (!\Equal36~0_combout\ & (\Mux36~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~9_combout\,
	datab => \Equal36~0_combout\,
	datad => \Add13~0_combout\,
	combout => \reg_i[0]~0_combout\);

-- Location: LCCOMB_X12_Y14_N12
\regLoadSave_counter[31]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \regLoadSave_counter[31]~32_combout\ = ((current_opcode(4) $ (current_opcode(5))) # (!\Equal33~0_combout\)) # (!current_opcode(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(6),
	datab => current_opcode(4),
	datac => current_opcode(5),
	datad => \Equal33~0_combout\,
	combout => \regLoadSave_counter[31]~32_combout\);

-- Location: LCCOMB_X12_Y14_N4
\reg_i~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_i~16_combout\ = (\regLoadSave_counter[31]~32_combout\ & (!\Equal32~0_combout\ & (!\Equal35~1_combout\ & !\Equal31~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regLoadSave_counter[31]~32_combout\,
	datab => \Equal32~0_combout\,
	datac => \Equal35~1_combout\,
	datad => \Equal31~2_combout\,
	combout => \reg_i~16_combout\);

-- Location: LCCOMB_X12_Y14_N30
\reg_i~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_i~20_combout\ = (!\Equal3~0_combout\) # (!\reg_i~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_i~16_combout\,
	datac => \Equal3~0_combout\,
	combout => \reg_i~20_combout\);

-- Location: LCCOMB_X11_Y20_N8
\reg_i[10]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_i[10]~15_combout\ = (!\nextState.TState_Fetch_StoreSecondByte~q\ & (\reg_i[10]~14_combout\ & \Equal0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nextState.TState_Fetch_StoreSecondByte~q\,
	datac => \reg_i[10]~14_combout\,
	datad => \Equal0~10_combout\,
	combout => \reg_i[10]~15_combout\);

-- Location: LCCOMB_X11_Y20_N14
\reg_i[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_i[10]~18_combout\ = (!\nextState.TState_Fetch_StoreFirstByte~q\ & (\reg_i[10]~15_combout\ & (\currentState.TState_Fetch_ParseAndInitOpcode~q\ & \nextState.TState_Fetch_ParseAndInitOpcode~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nextState.TState_Fetch_StoreFirstByte~q\,
	datab => \reg_i[10]~15_combout\,
	datac => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	datad => \nextState.TState_Fetch_ParseAndInitOpcode~q\,
	combout => \reg_i[10]~18_combout\);

-- Location: LCCOMB_X13_Y14_N16
\reg_i[0]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_i[0]~19_combout\ = (\reg_i[10]~18_combout\ & (current_opcode(15) & ((current_opcode(14)) # (!current_opcode(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_i[10]~18_combout\,
	datab => current_opcode(14),
	datac => current_opcode(15),
	datad => current_opcode(13),
	combout => \reg_i[0]~19_combout\);

-- Location: LCCOMB_X12_Y14_N16
\reg_i[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_i[0]~21_combout\ = (\reg_i[0]~19_combout\ & ((\Equal3~12_combout\) # ((!\reg_i[11]~17_combout\ & !\reg_i~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~12_combout\,
	datab => \reg_i[11]~17_combout\,
	datac => \reg_i~20_combout\,
	datad => \reg_i[0]~19_combout\,
	combout => \reg_i[0]~21_combout\);

-- Location: FF_X12_Y16_N1
\reg_i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \reg_i[0]~0_combout\,
	asdata => current_opcode(0),
	sload => \Equal3~12_combout\,
	ena => \reg_i[0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => reg_i(0));

-- Location: LCCOMB_X12_Y16_N6
\Add13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add13~2_combout\ = (\Mux35~9_combout\ & ((reg_i(1) & (\Add13~1\ & VCC)) # (!reg_i(1) & (!\Add13~1\)))) # (!\Mux35~9_combout\ & ((reg_i(1) & (!\Add13~1\)) # (!reg_i(1) & ((\Add13~1\) # (GND)))))
-- \Add13~3\ = CARRY((\Mux35~9_combout\ & (!reg_i(1) & !\Add13~1\)) # (!\Mux35~9_combout\ & ((!\Add13~1\) # (!reg_i(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux35~9_combout\,
	datab => reg_i(1),
	datad => VCC,
	cin => \Add13~1\,
	combout => \Add13~2_combout\,
	cout => \Add13~3\);

-- Location: LCCOMB_X12_Y16_N8
\Add13~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add13~4_combout\ = ((reg_i(2) $ (\Mux34~9_combout\ $ (!\Add13~3\)))) # (GND)
-- \Add13~5\ = CARRY((reg_i(2) & ((\Mux34~9_combout\) # (!\Add13~3\))) # (!reg_i(2) & (\Mux34~9_combout\ & !\Add13~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => reg_i(2),
	datab => \Mux34~9_combout\,
	datad => VCC,
	cin => \Add13~3\,
	combout => \Add13~4_combout\,
	cout => \Add13~5\);

-- Location: LCCOMB_X12_Y16_N28
\reg_i[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_i[2]~2_combout\ = (\Equal36~0_combout\ & ((\Add13~4_combout\))) # (!\Equal36~0_combout\ & (\Add14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add14~0_combout\,
	datab => \Equal36~0_combout\,
	datad => \Add13~4_combout\,
	combout => \reg_i[2]~2_combout\);

-- Location: FF_X12_Y16_N29
\reg_i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \reg_i[2]~2_combout\,
	asdata => current_opcode(2),
	sload => \Equal3~12_combout\,
	ena => \reg_i[0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => reg_i(2));

-- Location: LCCOMB_X13_Y19_N6
\Add12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add12~0_combout\ = reg_i(1) $ (VCC)
-- \Add12~1\ = CARRY(reg_i(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => reg_i(1),
	datad => VCC,
	combout => \Add12~0_combout\,
	cout => \Add12~1\);

-- Location: LCCOMB_X13_Y19_N8
\Add12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add12~2_combout\ = (reg_i(2) & (!\Add12~1\)) # (!reg_i(2) & ((\Add12~1\) # (GND)))
-- \Add12~3\ = CARRY((!\Add12~1\) # (!reg_i(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => reg_i(2),
	datad => VCC,
	cin => \Add12~1\,
	combout => \Add12~2_combout\,
	cout => \Add12~3\);

-- Location: LCCOMB_X12_Y20_N16
\ram_addr[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram_addr[5]~1_combout\ = (!\currentState.TState_BCD2~q\ & !\currentState.TState_Fetch_ParseAndInitOpcode~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \currentState.TState_BCD2~q\,
	datad => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	combout => \ram_addr[5]~1_combout\);

-- Location: LCCOMB_X13_Y20_N24
\ram_addr[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram_addr[5]~2_combout\ = (\currentState.TState_BCD2~q\) # ((!\currentState.TState_Fetch_Begin~q\ & !\currentState.TState_Fetch_ParseAndInitOpcode~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_BCD2~q\,
	datab => \currentState.TState_Fetch_Begin~q\,
	datac => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	combout => \ram_addr[5]~2_combout\);

-- Location: FF_X11_Y19_N7
\currentState.TState_SaveReg_Store\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \nextState.TState_SaveReg_Store~q\,
	sload => VCC,
	ena => \nextState_delay[31]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \currentState.TState_SaveReg_Store~q\);

-- Location: LCCOMB_X11_Y19_N20
\WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \WideOr3~0_combout\ = (!\currentState.TState_SaveReg_Store~q\ & !\currentState.TState_LoadReg_Store~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \currentState.TState_SaveReg_Store~q\,
	datac => \currentState.TState_LoadReg_Store~q\,
	combout => \WideOr3~0_combout\);

-- Location: FF_X14_Y18_N23
\currentState.TState_Return\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \nextState.TState_Return~q\,
	sload => VCC,
	ena => \nextState_delay[31]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \currentState.TState_Return~q\);

-- Location: LCCOMB_X14_Y18_N24
\currentState.TState_Call~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \currentState.TState_Call~feeder_combout\ = \nextState.TState_Call~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nextState.TState_Call~q\,
	combout => \currentState.TState_Call~feeder_combout\);

-- Location: FF_X14_Y18_N25
\currentState.TState_Call\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \currentState.TState_Call~feeder_combout\,
	ena => \nextState_delay[31]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \currentState.TState_Call~q\);

-- Location: LCCOMB_X14_Y18_N14
\WideOr3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \WideOr3~2_combout\ = (\currentState.TState_Return~q\) # ((\currentState.TState_Cls~q\) # ((\currentState.TState_Draw_WriteLine~q\) # (\currentState.TState_Call~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_Return~q\,
	datab => \currentState.TState_Cls~q\,
	datac => \currentState.TState_Draw_WriteLine~q\,
	datad => \currentState.TState_Call~q\,
	combout => \WideOr3~2_combout\);

-- Location: LCCOMB_X11_Y20_N26
WideOr3 : cycloneive_lcell_comb
-- Equation(s):
-- \WideOr3~combout\ = ((\currentState.TState_Draw_Increment~q\) # ((\currentState.TState_Fetch_StoreSecondByte~q\) # (\WideOr3~2_combout\))) # (!\WideOr3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WideOr3~0_combout\,
	datab => \currentState.TState_Draw_Increment~q\,
	datac => \currentState.TState_Fetch_StoreSecondByte~q\,
	datad => \WideOr3~2_combout\,
	combout => \WideOr3~combout\);

-- Location: LCCOMB_X30_Y13_N22
\Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux28~0_combout\ = (\Mux36~9_combout\ & ((\in_keys[1]~input_o\) # ((\Mux35~9_combout\)))) # (!\Mux36~9_combout\ & (((!\Mux35~9_combout\ & \in_keys[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \in_keys[1]~input_o\,
	datab => \Mux36~9_combout\,
	datac => \Mux35~9_combout\,
	datad => \in_keys[0]~input_o\,
	combout => \Mux28~0_combout\);

-- Location: LCCOMB_X30_Y13_N12
\Mux28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux28~1_combout\ = (\Mux28~0_combout\ & (((\in_keys[3]~input_o\) # (!\Mux35~9_combout\)))) # (!\Mux28~0_combout\ & (\in_keys[2]~input_o\ & (\Mux35~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux28~0_combout\,
	datab => \in_keys[2]~input_o\,
	datac => \Mux35~9_combout\,
	datad => \in_keys[3]~input_o\,
	combout => \Mux28~1_combout\);

-- Location: LCCOMB_X12_Y17_N14
\reg_pc[4]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_pc[4]~11_combout\ = \Equal28~1_combout\ $ (((\Mux28~1_combout\) # ((\Mux34~9_combout\) # (\Mux33~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal28~1_combout\,
	datab => \Mux28~1_combout\,
	datac => \Mux34~9_combout\,
	datad => \Mux33~9_combout\,
	combout => \reg_pc[4]~11_combout\);

-- Location: LCCOMB_X12_Y17_N24
\reg_pc[4]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_pc[4]~12_combout\ = (current_opcode(12) & (((current_opcode(13)) # (!\reg_pc[4]~11_combout\)))) # (!current_opcode(12) & (current_opcode(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(14),
	datab => \reg_pc[4]~11_combout\,
	datac => current_opcode(13),
	datad => current_opcode(12),
	combout => \reg_pc[4]~12_combout\);

-- Location: LCCOMB_X12_Y17_N30
\reg_pc[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_pc[4]~13_combout\ = (current_opcode(15) & (\reg_pc[4]~12_combout\ & ((current_opcode(12)) # (!\Selector22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(12),
	datab => \Selector22~0_combout\,
	datac => current_opcode(15),
	datad => \reg_pc[4]~12_combout\,
	combout => \reg_pc[4]~13_combout\);

-- Location: LCCOMB_X13_Y18_N16
\reg_pc~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_pc~5_combout\ = (!\Equal3~6_combout\ & (!\Equal3~10_combout\ & !\Equal3~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Equal3~6_combout\,
	datac => \Equal3~10_combout\,
	datad => \Equal3~7_combout\,
	combout => \reg_pc~5_combout\);

-- Location: LCCOMB_X6_Y9_N6
\Equal23~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal23~2_combout\ = (\Mux44~9_combout\ & (\Mux36~9_combout\ & (\Mux29~9_combout\ $ (!\Mux37~9_combout\)))) # (!\Mux44~9_combout\ & (!\Mux36~9_combout\ & (\Mux29~9_combout\ $ (!\Mux37~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux44~9_combout\,
	datab => \Mux29~9_combout\,
	datac => \Mux37~9_combout\,
	datad => \Mux36~9_combout\,
	combout => \Equal23~2_combout\);

-- Location: LCCOMB_X6_Y9_N8
\RESULT~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \RESULT~9_combout\ = \Mux30~9_combout\ $ (\Mux38~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux30~9_combout\,
	datad => \Mux38~9_combout\,
	combout => \RESULT~9_combout\);

-- Location: LCCOMB_X8_Y11_N22
\Equal23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal23~0_combout\ = (\Mux43~9_combout\ & (\Mux35~9_combout\ & (\Mux34~9_combout\ $ (!\Mux42~9_combout\)))) # (!\Mux43~9_combout\ & (!\Mux35~9_combout\ & (\Mux34~9_combout\ $ (!\Mux42~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux43~9_combout\,
	datab => \Mux35~9_combout\,
	datac => \Mux34~9_combout\,
	datad => \Mux42~9_combout\,
	combout => \Equal23~0_combout\);

-- Location: LCCOMB_X7_Y11_N0
\Equal23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal23~1_combout\ = (\Equal23~0_combout\ & (!\RESULT~1_combout\ & (\Mux32~9_combout\ $ (!\Mux40~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~9_combout\,
	datab => \Equal23~0_combout\,
	datac => \RESULT~1_combout\,
	datad => \Mux40~9_combout\,
	combout => \Equal23~1_combout\);

-- Location: LCCOMB_X6_Y9_N10
\Equal23~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal23~3_combout\ = (\Equal23~2_combout\ & (!\RESULT~7_combout\ & (!\RESULT~9_combout\ & \Equal23~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal23~2_combout\,
	datab => \RESULT~7_combout\,
	datac => \RESULT~9_combout\,
	datad => \Equal23~1_combout\,
	combout => \Equal23~3_combout\);

-- Location: LCCOMB_X13_Y14_N2
\reg_pc~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_pc~36_combout\ = (current_opcode(12) & (current_opcode(15) $ (((current_opcode(13)) # (!current_opcode(14)))))) # (!current_opcode(12) & (((current_opcode(15) & !current_opcode(13))) # (!current_opcode(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(12),
	datab => current_opcode(14),
	datac => current_opcode(15),
	datad => current_opcode(13),
	combout => \reg_pc~36_combout\);

-- Location: LCCOMB_X13_Y14_N10
\reg_pc~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_pc~8_combout\ = (\Equal23~3_combout\ & ((\Equal3~9_combout\) # ((!\Equal3~13_combout\ & \reg_pc~36_combout\)))) # (!\Equal23~3_combout\ & (((\reg_pc~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal23~3_combout\,
	datab => \Equal3~13_combout\,
	datac => \Equal3~9_combout\,
	datad => \reg_pc~36_combout\,
	combout => \reg_pc~8_combout\);

-- Location: LCCOMB_X10_Y11_N26
\Equal8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal8~1_combout\ = (\Mux34~9_combout\ & (current_opcode(2) & (\Mux33~9_combout\ $ (!current_opcode(3))))) # (!\Mux34~9_combout\ & (!current_opcode(2) & (\Mux33~9_combout\ $ (!current_opcode(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datab => current_opcode(2),
	datac => \Mux33~9_combout\,
	datad => current_opcode(3),
	combout => \Equal8~1_combout\);

-- Location: LCCOMB_X10_Y11_N4
\Equal8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal8~2_combout\ = (\Mux32~9_combout\ & (!current_opcode(4) & (\Mux31~9_combout\ $ (!current_opcode(5))))) # (!\Mux32~9_combout\ & (current_opcode(4) & (\Mux31~9_combout\ $ (!current_opcode(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~9_combout\,
	datab => current_opcode(4),
	datac => \Mux31~9_combout\,
	datad => current_opcode(5),
	combout => \Equal8~2_combout\);

-- Location: LCCOMB_X10_Y11_N30
\Equal8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal8~3_combout\ = (current_opcode(6) & (\Mux30~9_combout\ & (\Mux29~9_combout\ $ (!current_opcode(7))))) # (!current_opcode(6) & (!\Mux30~9_combout\ & (\Mux29~9_combout\ $ (!current_opcode(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(6),
	datab => \Mux30~9_combout\,
	datac => \Mux29~9_combout\,
	datad => current_opcode(7),
	combout => \Equal8~3_combout\);

-- Location: LCCOMB_X10_Y11_N28
\Equal8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal8~0_combout\ = (current_opcode(1) & (\Mux35~9_combout\ & (current_opcode(0) $ (!\Mux36~9_combout\)))) # (!current_opcode(1) & (!\Mux35~9_combout\ & (current_opcode(0) $ (!\Mux36~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(1),
	datab => current_opcode(0),
	datac => \Mux36~9_combout\,
	datad => \Mux35~9_combout\,
	combout => \Equal8~0_combout\);

-- Location: LCCOMB_X10_Y11_N8
\Equal8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal8~4_combout\ = (\Equal8~1_combout\ & (\Equal8~2_combout\ & (\Equal8~3_combout\ & \Equal8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal8~1_combout\,
	datab => \Equal8~2_combout\,
	datac => \Equal8~3_combout\,
	datad => \Equal8~0_combout\,
	combout => \Equal8~4_combout\);

-- Location: LCCOMB_X13_Y18_N18
\reg_pc~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_pc~9_combout\ = (\Equal3~11_combout\ & (((\Equal8~4_combout\)))) # (!\Equal3~11_combout\ & ((\Equal3~8_combout\ & ((!\Equal8~4_combout\))) # (!\Equal3~8_combout\ & (\reg_pc~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pc~8_combout\,
	datab => \Equal8~4_combout\,
	datac => \Equal3~8_combout\,
	datad => \Equal3~11_combout\,
	combout => \reg_pc~9_combout\);

-- Location: LCCOMB_X13_Y18_N24
\reg_pc[4]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_pc[4]~14_combout\ = (\Equal3~6_combout\) # ((\reg_pc~5_combout\ & ((\reg_pc[4]~13_combout\) # (!\reg_pc~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pc[4]~13_combout\,
	datab => \reg_pc~5_combout\,
	datac => \Equal3~6_combout\,
	datad => \reg_pc~9_combout\,
	combout => \reg_pc[4]~14_combout\);

-- Location: LCCOMB_X14_Y18_N12
\reg_pc[4]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_pc[4]~15_combout\ = (\Equal3~7_combout\ & (\currentState.TState_Return~q\)) # (!\Equal3~7_combout\ & ((\currentState.TState_Fetch_ParseAndInitOpcode~q\ & ((\reg_pc[4]~14_combout\))) # (!\currentState.TState_Fetch_ParseAndInitOpcode~q\ & 
-- (\currentState.TState_Return~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_Return~q\,
	datab => \Equal3~7_combout\,
	datac => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	datad => \reg_pc[4]~14_combout\,
	combout => \reg_pc[4]~15_combout\);

-- Location: LCCOMB_X14_Y18_N30
\reg_pc[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_pc[4]~16_combout\ = (\Equal3~7_combout\) # (!\currentState.TState_Fetch_ParseAndInitOpcode~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	datad => \Equal3~7_combout\,
	combout => \reg_pc[4]~16_combout\);

-- Location: LCCOMB_X16_Y17_N12
\Add11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add11~0_combout\ = reg_pc(2) $ (VCC)
-- \Add11~1\ = CARRY(reg_pc(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => reg_pc(2),
	datad => VCC,
	combout => \Add11~0_combout\,
	cout => \Add11~1\);

-- Location: LCCOMB_X16_Y17_N2
\Selector43~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector43~0_combout\ = (\reg_pc[4]~15_combout\ & (\reg_pc[4]~16_combout\)) # (!\reg_pc[4]~15_combout\ & ((\reg_pc[4]~16_combout\ & (current_opcode(2))) # (!\reg_pc[4]~16_combout\ & ((\Add11~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pc[4]~15_combout\,
	datab => \reg_pc[4]~16_combout\,
	datac => current_opcode(2),
	datad => \Add11~0_combout\,
	combout => \Selector43~0_combout\);

-- Location: LCCOMB_X12_Y17_N6
\Mux28~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux28~2_combout\ = (\Mux34~9_combout\) # ((\Mux28~1_combout\) # (\Mux33~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datac => \Mux28~1_combout\,
	datad => \Mux33~9_combout\,
	combout => \Mux28~2_combout\);

-- Location: LCCOMB_X12_Y17_N28
\Equal3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal3~14_combout\ = (!current_opcode(13) & (current_opcode(15) & (current_opcode(14) & current_opcode(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(13),
	datab => current_opcode(15),
	datac => current_opcode(14),
	datad => current_opcode(12),
	combout => \Equal3~14_combout\);

-- Location: LCCOMB_X12_Y17_N16
\reg_pc~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_pc~6_combout\ = (\Equal3~14_combout\ & ((\Mux28~2_combout\ & (\Equal28~1_combout\)) # (!\Mux28~2_combout\ & (!\Equal28~1_combout\ & \Equal29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux28~2_combout\,
	datab => \Equal3~14_combout\,
	datac => \Equal28~1_combout\,
	datad => \Equal29~1_combout\,
	combout => \reg_pc~6_combout\);

-- Location: LCCOMB_X12_Y18_N28
\reg_pc~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_pc~7_combout\ = (\Equal3~0_combout\ & !\Equal3~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Equal3~0_combout\,
	datad => \Equal3~14_combout\,
	combout => \reg_pc~7_combout\);

-- Location: LCCOMB_X12_Y18_N26
\reg_pc~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_pc~10_combout\ = (\reg_pc~6_combout\) # (((\reg_pc~7_combout\ & !\Selector22~0_combout\)) # (!\reg_pc~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pc~6_combout\,
	datab => \reg_pc~7_combout\,
	datac => \Selector22~0_combout\,
	datad => \reg_pc~9_combout\,
	combout => \reg_pc~10_combout\);

-- Location: LCCOMB_X13_Y18_N12
\Selector44~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector44~4_combout\ = (!\Equal2~5_combout\ & ((\Equal3~6_combout\) # ((\reg_pc~10_combout\ & \reg_pc~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pc~10_combout\,
	datab => \Equal2~5_combout\,
	datac => \Equal3~6_combout\,
	datad => \reg_pc~5_combout\,
	combout => \Selector44~4_combout\);

-- Location: LCCOMB_X16_Y20_N0
\Add5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add5~0_combout\ = reg_pc(1) $ (VCC)
-- \Add5~1\ = CARRY(reg_pc(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => reg_pc(1),
	datad => VCC,
	combout => \Add5~0_combout\,
	cout => \Add5~1\);

-- Location: LCCOMB_X13_Y18_N4
\Selector44~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector44~2_combout\ = (reg_pc(1) & (((!\reg_pc~10_combout\ & \reg_pc~5_combout\)) # (!\reg_pc[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => reg_pc(1),
	datab => \reg_pc[2]~4_combout\,
	datac => \reg_pc~10_combout\,
	datad => \reg_pc~5_combout\,
	combout => \Selector44~2_combout\);

-- Location: LCCOMB_X13_Y18_N6
\Selector44~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector44~3_combout\ = (\Selector44~2_combout\) # ((current_opcode(1) & (\Equal3~7_combout\ & !\Equal2~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(1),
	datab => \Equal3~7_combout\,
	datac => \Selector44~2_combout\,
	datad => \Equal2~5_combout\,
	combout => \Selector44~3_combout\);

-- Location: LCCOMB_X13_Y18_N14
\Selector44~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector44~5_combout\ = (\Equal1~2_combout\ & ((\Selector44~3_combout\) # ((\Selector44~4_combout\ & \Add5~0_combout\)))) # (!\Equal1~2_combout\ & (((\Add5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector44~4_combout\,
	datab => \Add5~0_combout\,
	datac => \Equal1~2_combout\,
	datad => \Selector44~3_combout\,
	combout => \Selector44~5_combout\);

-- Location: LCCOMB_X14_Y18_N8
\Selector44~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector44~0_combout\ = (!\currentState.TState_Return~q\ & (!\currentState.TState_Call~q\ & (!\currentState.TState_Fetch_ParseAndInitOpcode~q\ & reg_pc(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_Return~q\,
	datab => \currentState.TState_Call~q\,
	datac => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	datad => reg_pc(1),
	combout => \Selector44~0_combout\);

-- Location: LCCOMB_X17_Y18_N6
\stack_pointer[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack_pointer[0]~4_combout\ = stack_pointer(0) $ (VCC)
-- \stack_pointer[0]~5\ = CARRY(stack_pointer(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(0),
	datad => VCC,
	combout => \stack_pointer[0]~4_combout\,
	cout => \stack_pointer[0]~5\);

-- Location: LCCOMB_X16_Y18_N16
\stack_pointer[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack_pointer[0]~10_combout\ = (\logic~42_combout\ & ((\currentState.TState_Fetch_ParseAndInitOpcode~q\ & (\Equal2~5_combout\)) # (!\currentState.TState_Fetch_ParseAndInitOpcode~q\ & ((\currentState.TState_Call~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	datab => \Equal2~5_combout\,
	datac => \logic~42_combout\,
	datad => \currentState.TState_Call~q\,
	combout => \stack_pointer[0]~10_combout\);

-- Location: FF_X17_Y18_N7
\stack_pointer[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \stack_pointer[0]~4_combout\,
	ena => \stack_pointer[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => stack_pointer(0));

-- Location: LCCOMB_X17_Y18_N8
\stack_pointer[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack_pointer[1]~6_combout\ = (stack_pointer(1) & ((\currentState.TState_Call~q\ & (!\stack_pointer[0]~5\)) # (!\currentState.TState_Call~q\ & (\stack_pointer[0]~5\ & VCC)))) # (!stack_pointer(1) & ((\currentState.TState_Call~q\ & ((\stack_pointer[0]~5\) 
-- # (GND))) # (!\currentState.TState_Call~q\ & (!\stack_pointer[0]~5\))))
-- \stack_pointer[1]~7\ = CARRY((stack_pointer(1) & (\currentState.TState_Call~q\ & !\stack_pointer[0]~5\)) # (!stack_pointer(1) & ((\currentState.TState_Call~q\) # (!\stack_pointer[0]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(1),
	datab => \currentState.TState_Call~q\,
	datad => VCC,
	cin => \stack_pointer[0]~5\,
	combout => \stack_pointer[1]~6_combout\,
	cout => \stack_pointer[1]~7\);

-- Location: FF_X17_Y18_N9
\stack_pointer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \stack_pointer[1]~6_combout\,
	ena => \stack_pointer[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => stack_pointer(1));

-- Location: LCCOMB_X17_Y18_N10
\stack_pointer[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack_pointer[2]~8_combout\ = ((stack_pointer(2) $ (\currentState.TState_Call~q\ $ (\stack_pointer[1]~7\)))) # (GND)
-- \stack_pointer[2]~9\ = CARRY((stack_pointer(2) & ((!\stack_pointer[1]~7\) # (!\currentState.TState_Call~q\))) # (!stack_pointer(2) & (!\currentState.TState_Call~q\ & !\stack_pointer[1]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(2),
	datab => \currentState.TState_Call~q\,
	datad => VCC,
	cin => \stack_pointer[1]~7\,
	combout => \stack_pointer[2]~8_combout\,
	cout => \stack_pointer[2]~9\);

-- Location: FF_X17_Y18_N11
\stack_pointer[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \stack_pointer[2]~8_combout\,
	ena => \stack_pointer[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => stack_pointer(2));

-- Location: LCCOMB_X17_Y18_N12
\stack_pointer[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack_pointer[3]~11_combout\ = stack_pointer(3) $ (\stack_pointer[2]~9\ $ (!\currentState.TState_Call~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(3),
	datad => \currentState.TState_Call~q\,
	cin => \stack_pointer[2]~9\,
	combout => \stack_pointer[3]~11_combout\);

-- Location: FF_X17_Y18_N13
\stack_pointer[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \stack_pointer[3]~11_combout\,
	ena => \stack_pointer[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => stack_pointer(3));

-- Location: LCCOMB_X18_Y21_N28
\stack~415\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~415_combout\ = (!stack_pointer(0) & (!stack_pointer(1) & (stack_pointer(2) & !stack_pointer(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(0),
	datab => stack_pointer(1),
	datac => stack_pointer(2),
	datad => stack_pointer(3),
	combout => \stack~415_combout\);

-- Location: LCCOMB_X18_Y21_N30
\stack~416\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~416_combout\ = (\reg_i[10]~18_combout\ & (\Equal3~10_combout\ & \stack~415_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_i[10]~18_combout\,
	datac => \Equal3~10_combout\,
	datad => \stack~415_combout\,
	combout => \stack~416_combout\);

-- Location: FF_X18_Y18_N29
\stack~86\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~0_combout\,
	sload => VCC,
	ena => \stack~416_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~86_q\);

-- Location: LCCOMB_X22_Y18_N12
\stack~118feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~118feeder_combout\ = \Add5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add5~0_combout\,
	combout => \stack~118feeder_combout\);

-- Location: LCCOMB_X16_Y19_N20
\stack~407\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~407_combout\ = (stack_pointer(2) & (stack_pointer(1) & (!stack_pointer(3) & !stack_pointer(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(2),
	datab => stack_pointer(1),
	datac => stack_pointer(3),
	datad => stack_pointer(0),
	combout => \stack~407_combout\);

-- Location: LCCOMB_X19_Y19_N16
\stack~408\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~408_combout\ = (\reg_i[10]~18_combout\ & (\Equal3~10_combout\ & \stack~407_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_i[10]~18_combout\,
	datac => \Equal3~10_combout\,
	datad => \stack~407_combout\,
	combout => \stack~408_combout\);

-- Location: FF_X22_Y18_N13
\stack~118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \stack~118feeder_combout\,
	ena => \stack~408_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~118_q\);

-- Location: LCCOMB_X18_Y18_N28
\stack~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~289_combout\ = (stack_pointer(1) & ((stack_pointer(0)) # ((\stack~118_q\)))) # (!stack_pointer(1) & (!stack_pointer(0) & (\stack~86_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(1),
	datab => stack_pointer(0),
	datac => \stack~86_q\,
	datad => \stack~118_q\,
	combout => \stack~289_combout\);

-- Location: LCCOMB_X18_Y21_N20
\stack~421\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~421_combout\ = (stack_pointer(0) & (stack_pointer(1) & (stack_pointer(2) & !stack_pointer(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(0),
	datab => stack_pointer(1),
	datac => stack_pointer(2),
	datad => stack_pointer(3),
	combout => \stack~421_combout\);

-- Location: LCCOMB_X18_Y21_N14
\stack~422\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~422_combout\ = (\reg_i[10]~18_combout\ & (\Equal3~10_combout\ & \stack~421_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_i[10]~18_combout\,
	datac => \Equal3~10_combout\,
	datad => \stack~421_combout\,
	combout => \stack~422_combout\);

-- Location: FF_X17_Y18_N29
\stack~134\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~0_combout\,
	sload => VCC,
	ena => \stack~422_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~134_q\);

-- Location: LCCOMB_X17_Y21_N10
\stack~102feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~102feeder_combout\ = \Add5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add5~0_combout\,
	combout => \stack~102feeder_combout\);

-- Location: LCCOMB_X18_Y21_N8
\stack~397\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~397_combout\ = (stack_pointer(0) & (!stack_pointer(1) & (stack_pointer(2) & !stack_pointer(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(0),
	datab => stack_pointer(1),
	datac => stack_pointer(2),
	datad => stack_pointer(3),
	combout => \stack~397_combout\);

-- Location: LCCOMB_X18_Y21_N10
\stack~398\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~398_combout\ = (\stack~397_combout\ & (\reg_i[10]~18_combout\ & \Equal3~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \stack~397_combout\,
	datac => \reg_i[10]~18_combout\,
	datad => \Equal3~10_combout\,
	combout => \stack~398_combout\);

-- Location: FF_X17_Y21_N11
\stack~102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \stack~102feeder_combout\,
	ena => \stack~398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~102_q\);

-- Location: LCCOMB_X17_Y18_N28
\stack~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~290_combout\ = (stack_pointer(0) & ((\stack~289_combout\ & (\stack~134_q\)) # (!\stack~289_combout\ & ((\stack~102_q\))))) # (!stack_pointer(0) & (\stack~289_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(0),
	datab => \stack~289_combout\,
	datac => \stack~134_q\,
	datad => \stack~102_q\,
	combout => \stack~290_combout\);

-- Location: LCCOMB_X19_Y19_N6
\stack~409\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~409_combout\ = (stack_pointer(1) & (!stack_pointer(0) & (!stack_pointer(2) & !stack_pointer(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(1),
	datab => stack_pointer(0),
	datac => stack_pointer(2),
	datad => stack_pointer(3),
	combout => \stack~409_combout\);

-- Location: LCCOMB_X19_Y19_N8
\stack~410\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~410_combout\ = (\reg_i[10]~18_combout\ & (\Equal3~10_combout\ & \stack~409_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_i[10]~18_combout\,
	datac => \Equal3~10_combout\,
	datad => \stack~409_combout\,
	combout => \stack~410_combout\);

-- Location: FF_X21_Y18_N11
\stack~54\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~0_combout\,
	sload => VCC,
	ena => \stack~410_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~54_q\);

-- Location: LCCOMB_X18_Y21_N16
\stack~425\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~425_combout\ = (stack_pointer(0) & (stack_pointer(1) & (!stack_pointer(2) & !stack_pointer(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(0),
	datab => stack_pointer(1),
	datac => stack_pointer(2),
	datad => stack_pointer(3),
	combout => \stack~425_combout\);

-- Location: LCCOMB_X18_Y21_N2
\stack~426\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~426_combout\ = (\reg_i[10]~18_combout\ & (\Equal3~10_combout\ & \stack~425_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_i[10]~18_combout\,
	datac => \Equal3~10_combout\,
	datad => \stack~425_combout\,
	combout => \stack~426_combout\);

-- Location: FF_X21_Y18_N5
\stack~70\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~0_combout\,
	sload => VCC,
	ena => \stack~426_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~70_q\);

-- Location: LCCOMB_X19_Y19_N12
\stack~417\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~417_combout\ = (!stack_pointer(1) & (!stack_pointer(0) & (!stack_pointer(2) & !stack_pointer(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(1),
	datab => stack_pointer(0),
	datac => stack_pointer(2),
	datad => stack_pointer(3),
	combout => \stack~417_combout\);

-- Location: LCCOMB_X19_Y19_N30
\stack~418\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~418_combout\ = (\reg_i[10]~18_combout\ & (\Equal3~10_combout\ & \stack~417_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_i[10]~18_combout\,
	datac => \Equal3~10_combout\,
	datad => \stack~417_combout\,
	combout => \stack~418_combout\);

-- Location: FF_X19_Y18_N27
\stack~22\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~0_combout\,
	sload => VCC,
	ena => \stack~418_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~22_q\);

-- Location: LCCOMB_X18_Y21_N4
\stack~401\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~401_combout\ = (stack_pointer(0) & (!stack_pointer(1) & (!stack_pointer(2) & !stack_pointer(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(0),
	datab => stack_pointer(1),
	datac => stack_pointer(2),
	datad => stack_pointer(3),
	combout => \stack~401_combout\);

-- Location: LCCOMB_X18_Y21_N6
\stack~402\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~402_combout\ = (\stack~401_combout\ & (\reg_i[10]~18_combout\ & \Equal3~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \stack~401_combout\,
	datac => \reg_i[10]~18_combout\,
	datad => \Equal3~10_combout\,
	combout => \stack~402_combout\);

-- Location: FF_X18_Y19_N15
\stack~38\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~0_combout\,
	sload => VCC,
	ena => \stack~402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~38_q\);

-- Location: LCCOMB_X19_Y18_N26
\stack~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~291_combout\ = (stack_pointer(1) & (stack_pointer(0))) # (!stack_pointer(1) & ((stack_pointer(0) & ((\stack~38_q\))) # (!stack_pointer(0) & (\stack~22_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(1),
	datab => stack_pointer(0),
	datac => \stack~22_q\,
	datad => \stack~38_q\,
	combout => \stack~291_combout\);

-- Location: LCCOMB_X21_Y18_N4
\stack~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~292_combout\ = (stack_pointer(1) & ((\stack~291_combout\ & ((\stack~70_q\))) # (!\stack~291_combout\ & (\stack~54_q\)))) # (!stack_pointer(1) & (((\stack~291_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack~54_q\,
	datab => stack_pointer(1),
	datac => \stack~70_q\,
	datad => \stack~291_combout\,
	combout => \stack~292_combout\);

-- Location: LCCOMB_X17_Y18_N22
\stack~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~293_combout\ = (stack_pointer(3) & (((stack_pointer(2))))) # (!stack_pointer(3) & ((stack_pointer(2) & (\stack~290_combout\)) # (!stack_pointer(2) & ((\stack~292_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(3),
	datab => \stack~290_combout\,
	datac => \stack~292_combout\,
	datad => stack_pointer(2),
	combout => \stack~293_combout\);

-- Location: LCCOMB_X19_Y19_N0
\stack~413\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~413_combout\ = (!stack_pointer(1) & (!stack_pointer(0) & (!stack_pointer(2) & stack_pointer(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(1),
	datab => stack_pointer(0),
	datac => stack_pointer(2),
	datad => stack_pointer(3),
	combout => \stack~413_combout\);

-- Location: LCCOMB_X19_Y19_N10
\stack~414\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~414_combout\ = (\reg_i[10]~18_combout\ & (\Equal3~10_combout\ & \stack~413_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_i[10]~18_combout\,
	datac => \Equal3~10_combout\,
	datad => \stack~413_combout\,
	combout => \stack~414_combout\);

-- Location: FF_X18_Y20_N5
\stack~150\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~0_combout\,
	sload => VCC,
	ena => \stack~414_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~150_q\);

-- Location: LCCOMB_X16_Y19_N16
\stack~399\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~399_combout\ = (!stack_pointer(2) & (!stack_pointer(1) & (stack_pointer(3) & stack_pointer(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(2),
	datab => stack_pointer(1),
	datac => stack_pointer(3),
	datad => stack_pointer(0),
	combout => \stack~399_combout\);

-- Location: LCCOMB_X16_Y19_N22
\stack~400\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~400_combout\ = (\Equal3~10_combout\ & (\reg_i[10]~18_combout\ & \stack~399_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~10_combout\,
	datac => \reg_i[10]~18_combout\,
	datad => \stack~399_combout\,
	combout => \stack~400_combout\);

-- Location: FF_X18_Y20_N3
\stack~166\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~0_combout\,
	sload => VCC,
	ena => \stack~400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~166_q\);

-- Location: LCCOMB_X18_Y20_N4
\stack~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~287_combout\ = (stack_pointer(0) & ((stack_pointer(1)) # ((\stack~166_q\)))) # (!stack_pointer(0) & (!stack_pointer(1) & (\stack~150_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(0),
	datab => stack_pointer(1),
	datac => \stack~150_q\,
	datad => \stack~166_q\,
	combout => \stack~287_combout\);

-- Location: LCCOMB_X16_Y19_N14
\stack~423\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~423_combout\ = (!stack_pointer(2) & (stack_pointer(1) & (stack_pointer(3) & stack_pointer(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(2),
	datab => stack_pointer(1),
	datac => stack_pointer(3),
	datad => stack_pointer(0),
	combout => \stack~423_combout\);

-- Location: LCCOMB_X16_Y19_N24
\stack~424\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~424_combout\ = (\Equal3~10_combout\ & (\stack~423_combout\ & \reg_i[10]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~10_combout\,
	datab => \stack~423_combout\,
	datac => \reg_i[10]~18_combout\,
	combout => \stack~424_combout\);

-- Location: FF_X17_Y20_N29
\stack~198\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~0_combout\,
	sload => VCC,
	ena => \stack~424_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~198_q\);

-- Location: LCCOMB_X21_Y20_N24
\stack~182feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~182feeder_combout\ = \Add5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add5~0_combout\,
	combout => \stack~182feeder_combout\);

-- Location: LCCOMB_X18_Y21_N0
\stack~405\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~405_combout\ = (!stack_pointer(0) & (stack_pointer(1) & (!stack_pointer(2) & stack_pointer(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(0),
	datab => stack_pointer(1),
	datac => stack_pointer(2),
	datad => stack_pointer(3),
	combout => \stack~405_combout\);

-- Location: LCCOMB_X18_Y21_N18
\stack~406\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~406_combout\ = (\reg_i[10]~18_combout\ & (\Equal3~10_combout\ & \stack~405_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_i[10]~18_combout\,
	datac => \Equal3~10_combout\,
	datad => \stack~405_combout\,
	combout => \stack~406_combout\);

-- Location: FF_X21_Y20_N25
\stack~182\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \stack~182feeder_combout\,
	ena => \stack~406_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~182_q\);

-- Location: LCCOMB_X17_Y20_N28
\stack~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~288_combout\ = (\stack~287_combout\ & (((\stack~198_q\)) # (!stack_pointer(1)))) # (!\stack~287_combout\ & (stack_pointer(1) & ((\stack~182_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack~287_combout\,
	datab => stack_pointer(1),
	datac => \stack~198_q\,
	datad => \stack~182_q\,
	combout => \stack~288_combout\);

-- Location: LCCOMB_X16_Y20_N30
\stack~262feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~262feeder_combout\ = \Add5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add5~0_combout\,
	combout => \stack~262feeder_combout\);

-- Location: LCCOMB_X19_Y19_N20
\stack~427\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~427_combout\ = (stack_pointer(1) & (stack_pointer(0) & (stack_pointer(2) & stack_pointer(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(1),
	datab => stack_pointer(0),
	datac => stack_pointer(2),
	datad => stack_pointer(3),
	combout => \stack~427_combout\);

-- Location: LCCOMB_X19_Y19_N22
\stack~428\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~428_combout\ = (\reg_i[10]~18_combout\ & (\Equal3~10_combout\ & \stack~427_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_i[10]~18_combout\,
	datac => \Equal3~10_combout\,
	datad => \stack~427_combout\,
	combout => \stack~428_combout\);

-- Location: FF_X16_Y20_N31
\stack~262\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \stack~262feeder_combout\,
	ena => \stack~428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~262_q\);

-- Location: LCCOMB_X18_Y21_N12
\stack~403\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~403_combout\ = (stack_pointer(0) & (!stack_pointer(1) & (stack_pointer(2) & stack_pointer(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(0),
	datab => stack_pointer(1),
	datac => stack_pointer(2),
	datad => stack_pointer(3),
	combout => \stack~403_combout\);

-- Location: LCCOMB_X18_Y21_N22
\stack~404\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~404_combout\ = (\reg_i[10]~18_combout\ & (\Equal3~10_combout\ & \stack~403_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_i[10]~18_combout\,
	datac => \Equal3~10_combout\,
	datad => \stack~403_combout\,
	combout => \stack~404_combout\);

-- Location: FF_X19_Y20_N21
\stack~230\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~0_combout\,
	sload => VCC,
	ena => \stack~404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~230_q\);

-- Location: LCCOMB_X18_Y21_N24
\stack~419\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~419_combout\ = (!stack_pointer(0) & (!stack_pointer(1) & (stack_pointer(2) & stack_pointer(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(0),
	datab => stack_pointer(1),
	datac => stack_pointer(2),
	datad => stack_pointer(3),
	combout => \stack~419_combout\);

-- Location: LCCOMB_X18_Y21_N26
\stack~420\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~420_combout\ = (\reg_i[10]~18_combout\ & (\Equal3~10_combout\ & \stack~419_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_i[10]~18_combout\,
	datac => \Equal3~10_combout\,
	datad => \stack~419_combout\,
	combout => \stack~420_combout\);

-- Location: FF_X19_Y20_N11
\stack~214\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~0_combout\,
	sload => VCC,
	ena => \stack~420_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~214_q\);

-- Location: LCCOMB_X22_Y18_N22
\stack~246feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~246feeder_combout\ = \Add5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add5~0_combout\,
	combout => \stack~246feeder_combout\);

-- Location: LCCOMB_X19_Y19_N14
\stack~411\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~411_combout\ = (stack_pointer(1) & (!stack_pointer(0) & (stack_pointer(2) & stack_pointer(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(1),
	datab => stack_pointer(0),
	datac => stack_pointer(2),
	datad => stack_pointer(3),
	combout => \stack~411_combout\);

-- Location: LCCOMB_X19_Y19_N24
\stack~412\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~412_combout\ = (\Equal3~10_combout\ & (\stack~411_combout\ & \reg_i[10]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~10_combout\,
	datab => \stack~411_combout\,
	datad => \reg_i[10]~18_combout\,
	combout => \stack~412_combout\);

-- Location: FF_X22_Y18_N23
\stack~246\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \stack~246feeder_combout\,
	ena => \stack~412_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~246_q\);

-- Location: LCCOMB_X19_Y20_N10
\stack~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~294_combout\ = (stack_pointer(0) & (stack_pointer(1))) # (!stack_pointer(0) & ((stack_pointer(1) & ((\stack~246_q\))) # (!stack_pointer(1) & (\stack~214_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(0),
	datab => stack_pointer(1),
	datac => \stack~214_q\,
	datad => \stack~246_q\,
	combout => \stack~294_combout\);

-- Location: LCCOMB_X19_Y20_N20
\stack~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~295_combout\ = (stack_pointer(0) & ((\stack~294_combout\ & (\stack~262_q\)) # (!\stack~294_combout\ & ((\stack~230_q\))))) # (!stack_pointer(0) & (((\stack~294_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(0),
	datab => \stack~262_q\,
	datac => \stack~230_q\,
	datad => \stack~294_combout\,
	combout => \stack~295_combout\);

-- Location: LCCOMB_X17_Y20_N14
\stack~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~296_combout\ = (\stack~293_combout\ & (((\stack~295_combout\) # (!stack_pointer(3))))) # (!\stack~293_combout\ & (\stack~288_combout\ & ((stack_pointer(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack~293_combout\,
	datab => \stack~288_combout\,
	datac => \stack~295_combout\,
	datad => stack_pointer(3),
	combout => \stack~296_combout\);

-- Location: LCCOMB_X14_Y18_N10
\Selector44~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector44~1_combout\ = (\currentState.TState_Return~q\ & ((\stack~296_combout\) # ((\currentState.TState_Call~q\ & current_opcode(1))))) # (!\currentState.TState_Return~q\ & (\currentState.TState_Call~q\ & (current_opcode(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_Return~q\,
	datab => \currentState.TState_Call~q\,
	datac => current_opcode(1),
	datad => \stack~296_combout\,
	combout => \Selector44~1_combout\);

-- Location: LCCOMB_X14_Y18_N4
\Selector44~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector44~6_combout\ = (\Selector44~0_combout\) # ((\Selector44~1_combout\) # ((\Selector44~5_combout\ & \currentState.TState_Fetch_ParseAndInitOpcode~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector44~5_combout\,
	datab => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	datac => \Selector44~0_combout\,
	datad => \Selector44~1_combout\,
	combout => \Selector44~6_combout\);

-- Location: FF_X14_Y18_N5
\reg_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector44~6_combout\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => reg_pc(1));

-- Location: LCCOMB_X16_Y20_N2
\Add5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add5~2_combout\ = (reg_pc(2) & (!\Add5~1\)) # (!reg_pc(2) & ((\Add5~1\) # (GND)))
-- \Add5~3\ = CARRY((!\Add5~1\) # (!reg_pc(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => reg_pc(2),
	datad => VCC,
	cin => \Add5~1\,
	combout => \Add5~2_combout\,
	cout => \Add5~3\);

-- Location: LCCOMB_X16_Y20_N24
\stack~263feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~263feeder_combout\ = \Add5~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add5~2_combout\,
	combout => \stack~263feeder_combout\);

-- Location: FF_X16_Y20_N25
\stack~263\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \stack~263feeder_combout\,
	ena => \stack~428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~263_q\);

-- Location: FF_X16_Y19_N7
\stack~199\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~2_combout\,
	sload => VCC,
	ena => \stack~424_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~199_q\);

-- Location: FF_X17_Y20_N25
\stack~71\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~2_combout\,
	sload => VCC,
	ena => \stack~426_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~71_q\);

-- Location: FF_X16_Y20_N1
\stack~135\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~2_combout\,
	sload => VCC,
	ena => \stack~422_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~135_q\);

-- Location: LCCOMB_X17_Y20_N24
\stack~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~304_combout\ = (stack_pointer(2) & ((stack_pointer(3)) # ((\stack~135_q\)))) # (!stack_pointer(2) & (!stack_pointer(3) & (\stack~71_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(2),
	datab => stack_pointer(3),
	datac => \stack~71_q\,
	datad => \stack~135_q\,
	combout => \stack~304_combout\);

-- Location: LCCOMB_X16_Y19_N6
\stack~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~305_combout\ = (stack_pointer(3) & ((\stack~304_combout\ & (\stack~263_q\)) # (!\stack~304_combout\ & ((\stack~199_q\))))) # (!stack_pointer(3) & (((\stack~304_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack~263_q\,
	datab => stack_pointer(3),
	datac => \stack~199_q\,
	datad => \stack~304_combout\,
	combout => \stack~305_combout\);

-- Location: FF_X22_Y19_N29
\stack~119\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~2_combout\,
	sload => VCC,
	ena => \stack~408_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~119_q\);

-- Location: FF_X22_Y19_N3
\stack~247\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~2_combout\,
	sload => VCC,
	ena => \stack~412_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~247_q\);

-- Location: FF_X22_Y20_N9
\stack~55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~2_combout\,
	sload => VCC,
	ena => \stack~410_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~55_q\);

-- Location: FF_X22_Y20_N11
\stack~183\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~2_combout\,
	sload => VCC,
	ena => \stack~406_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~183_q\);

-- Location: LCCOMB_X22_Y20_N8
\stack~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~297_combout\ = (stack_pointer(3) & ((stack_pointer(2)) # ((\stack~183_q\)))) # (!stack_pointer(3) & (!stack_pointer(2) & (\stack~55_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(3),
	datab => stack_pointer(2),
	datac => \stack~55_q\,
	datad => \stack~183_q\,
	combout => \stack~297_combout\);

-- Location: LCCOMB_X22_Y19_N2
\stack~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~298_combout\ = (stack_pointer(2) & ((\stack~297_combout\ & ((\stack~247_q\))) # (!\stack~297_combout\ & (\stack~119_q\)))) # (!stack_pointer(2) & (((\stack~297_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(2),
	datab => \stack~119_q\,
	datac => \stack~247_q\,
	datad => \stack~297_combout\,
	combout => \stack~298_combout\);

-- Location: FF_X18_Y18_N3
\stack~87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~2_combout\,
	sload => VCC,
	ena => \stack~416_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~87_q\);

-- Location: FF_X18_Y18_N1
\stack~215\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~2_combout\,
	sload => VCC,
	ena => \stack~420_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~215_q\);

-- Location: FF_X19_Y18_N25
\stack~23\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~2_combout\,
	sload => VCC,
	ena => \stack~418_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~23_q\);

-- Location: FF_X19_Y19_N25
\stack~151\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~2_combout\,
	sload => VCC,
	ena => \stack~414_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~151_q\);

-- Location: LCCOMB_X19_Y18_N24
\stack~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~301_combout\ = (stack_pointer(2) & (stack_pointer(3))) # (!stack_pointer(2) & ((stack_pointer(3) & ((\stack~151_q\))) # (!stack_pointer(3) & (\stack~23_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(2),
	datab => stack_pointer(3),
	datac => \stack~23_q\,
	datad => \stack~151_q\,
	combout => \stack~301_combout\);

-- Location: LCCOMB_X18_Y18_N0
\stack~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~302_combout\ = (stack_pointer(2) & ((\stack~301_combout\ & ((\stack~215_q\))) # (!\stack~301_combout\ & (\stack~87_q\)))) # (!stack_pointer(2) & (((\stack~301_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(2),
	datab => \stack~87_q\,
	datac => \stack~215_q\,
	datad => \stack~301_combout\,
	combout => \stack~302_combout\);

-- Location: LCCOMB_X17_Y19_N16
\stack~167feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~167feeder_combout\ = \Add5~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add5~2_combout\,
	combout => \stack~167feeder_combout\);

-- Location: FF_X17_Y19_N17
\stack~167\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \stack~167feeder_combout\,
	ena => \stack~400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~167_q\);

-- Location: FF_X17_Y19_N23
\stack~231\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~2_combout\,
	sload => VCC,
	ena => \stack~404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~231_q\);

-- Location: FF_X17_Y21_N25
\stack~103\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~2_combout\,
	sload => VCC,
	ena => \stack~398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~103_q\);

-- Location: FF_X17_Y21_N31
\stack~39\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~2_combout\,
	sload => VCC,
	ena => \stack~402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~39_q\);

-- Location: LCCOMB_X17_Y21_N30
\stack~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~299_combout\ = (stack_pointer(3) & (((stack_pointer(2))))) # (!stack_pointer(3) & ((stack_pointer(2) & (\stack~103_q\)) # (!stack_pointer(2) & ((\stack~39_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(3),
	datab => \stack~103_q\,
	datac => \stack~39_q\,
	datad => stack_pointer(2),
	combout => \stack~299_combout\);

-- Location: LCCOMB_X17_Y19_N22
\stack~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~300_combout\ = (stack_pointer(3) & ((\stack~299_combout\ & ((\stack~231_q\))) # (!\stack~299_combout\ & (\stack~167_q\)))) # (!stack_pointer(3) & (((\stack~299_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(3),
	datab => \stack~167_q\,
	datac => \stack~231_q\,
	datad => \stack~299_combout\,
	combout => \stack~300_combout\);

-- Location: LCCOMB_X16_Y19_N28
\stack~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~303_combout\ = (stack_pointer(0) & (((stack_pointer(1)) # (\stack~300_combout\)))) # (!stack_pointer(0) & (\stack~302_combout\ & (!stack_pointer(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(0),
	datab => \stack~302_combout\,
	datac => stack_pointer(1),
	datad => \stack~300_combout\,
	combout => \stack~303_combout\);

-- Location: LCCOMB_X16_Y19_N8
\stack~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~306_combout\ = (stack_pointer(1) & ((\stack~303_combout\ & (\stack~305_combout\)) # (!\stack~303_combout\ & ((\stack~298_combout\))))) # (!stack_pointer(1) & (((\stack~303_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack~305_combout\,
	datab => \stack~298_combout\,
	datac => stack_pointer(1),
	datad => \stack~303_combout\,
	combout => \stack~306_combout\);

-- Location: LCCOMB_X16_Y19_N12
\Selector43~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector43~1_combout\ = (\Selector43~0_combout\ & (((\stack~306_combout\)) # (!\reg_pc[4]~15_combout\))) # (!\Selector43~0_combout\ & (\reg_pc[4]~15_combout\ & ((\Add5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector43~0_combout\,
	datab => \reg_pc[4]~15_combout\,
	datac => \stack~306_combout\,
	datad => \Add5~2_combout\,
	combout => \Selector43~1_combout\);

-- Location: LCCOMB_X16_Y18_N18
\reg_pc[2]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_pc[2]~35_combout\ = (\logic~42_combout\ & ((\currentState.TState_Call~q\) # ((\currentState.TState_Return~q\) # (\currentState.TState_Fetch_ParseAndInitOpcode~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic~42_combout\,
	datab => \currentState.TState_Call~q\,
	datac => \currentState.TState_Return~q\,
	datad => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	combout => \reg_pc[2]~35_combout\);

-- Location: LCCOMB_X11_Y17_N26
\reg_pc[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_pc[2]~18_combout\ = (current_opcode(13) & ((current_opcode(14) $ (current_opcode(15))))) # (!current_opcode(13) & ((current_opcode(14) & (!\Selector22~0_combout\ & current_opcode(15))) # (!current_opcode(14) & ((!current_opcode(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector22~0_combout\,
	datab => current_opcode(13),
	datac => current_opcode(14),
	datad => current_opcode(15),
	combout => \reg_pc[2]~18_combout\);

-- Location: LCCOMB_X11_Y17_N10
\nextState~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \nextState~23_combout\ = (\Equal29~1_combout\) # (\Equal28~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Equal29~1_combout\,
	datac => \Equal28~1_combout\,
	combout => \nextState~23_combout\);

-- Location: LCCOMB_X11_Y17_N4
\reg_pc[2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_pc[2]~17_combout\ = (current_opcode(14) & ((current_opcode(13) & ((!current_opcode(15)))) # (!current_opcode(13) & (\nextState~23_combout\ & current_opcode(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nextState~23_combout\,
	datab => current_opcode(13),
	datac => current_opcode(14),
	datad => current_opcode(15),
	combout => \reg_pc[2]~17_combout\);

-- Location: LCCOMB_X13_Y18_N30
\reg_pc~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_pc~19_combout\ = (!\Equal3~10_combout\ & (!\Equal3~7_combout\ & (!\Equal3~6_combout\ & \reg_pc~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~10_combout\,
	datab => \Equal3~7_combout\,
	datac => \Equal3~6_combout\,
	datad => \reg_pc~9_combout\,
	combout => \reg_pc~19_combout\);

-- Location: LCCOMB_X12_Y17_N4
\reg_pc[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_pc[2]~20_combout\ = ((current_opcode(12) & ((\reg_pc[2]~17_combout\))) # (!current_opcode(12) & (\reg_pc[2]~18_combout\))) # (!\reg_pc~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pc[2]~18_combout\,
	datab => \reg_pc[2]~17_combout\,
	datac => \reg_pc~19_combout\,
	datad => current_opcode(12),
	combout => \reg_pc[2]~20_combout\);

-- Location: LCCOMB_X16_Y18_N20
\reg_pc[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_pc[2]~21_combout\ = (\reg_pc[2]~35_combout\ & (((\reg_pc[2]~20_combout\ & \reg_pc[2]~4_combout\)) # (!\currentState.TState_Fetch_ParseAndInitOpcode~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	datab => \reg_pc[2]~35_combout\,
	datac => \reg_pc[2]~20_combout\,
	datad => \reg_pc[2]~4_combout\,
	combout => \reg_pc[2]~21_combout\);

-- Location: FF_X16_Y19_N13
\reg_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector43~1_combout\,
	ena => \reg_pc[2]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => reg_pc(2));

-- Location: LCCOMB_X13_Y20_N26
\Add3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~18_combout\ = (\currentState.TState_Fetch_StoreFirstByte~q\ & (((reg_pc(2))))) # (!\currentState.TState_Fetch_StoreFirstByte~q\ & (reg_i(2) & (\currentState.TState_Fetch_Begin~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => reg_i(2),
	datab => \currentState.TState_Fetch_Begin~q\,
	datac => \currentState.TState_Fetch_StoreFirstByte~q\,
	datad => reg_pc(2),
	combout => \Add3~18_combout\);

-- Location: LCCOMB_X12_Y20_N30
\Add3~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~19_combout\ = (!\WideOr3~combout\ & (!\currentState.TState_Fetch_ParseAndInitOpcode~q\ & (!\currentState.TState_BCD2~q\ & \Add3~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WideOr3~combout\,
	datab => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	datac => \currentState.TState_BCD2~q\,
	datad => \Add3~18_combout\,
	combout => \Add3~19_combout\);

-- Location: LCCOMB_X13_Y15_N6
\ram_data[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram_data[2]~0_combout\ = (!\currentState.TState_BCD2~q\ & !\currentState.TState_BCD1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \currentState.TState_BCD2~q\,
	datad => \currentState.TState_BCD1~q\,
	combout => \ram_data[2]~0_combout\);

-- Location: LCCOMB_X10_Y20_N10
\nextState_delay[7]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nextState_delay[7]~5_combout\ = (\currentState.TState_Fetch_Begin~q\ & !\currentState.TState_Fetch_StoreFirstByte~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \currentState.TState_Fetch_Begin~q\,
	datad => \currentState.TState_Fetch_StoreFirstByte~q\,
	combout => \nextState_delay[7]~5_combout\);

-- Location: LCCOMB_X10_Y20_N28
\Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~10_combout\ = (\nextState_delay[7]~5_combout\ & (!\currentState.TState_Fetch_ParseAndInitOpcode~q\ & (!\currentState.TState_Draw_ReadLine~q\ & !\WideOr3~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nextState_delay[7]~5_combout\,
	datab => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	datac => \currentState.TState_Draw_ReadLine~q\,
	datad => \WideOr3~combout\,
	combout => \Add3~10_combout\);

-- Location: LCCOMB_X7_Y19_N14
\Add3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~16_combout\ = (\currentState.TState_Draw_ReadLine~q\ & draw_counter(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \currentState.TState_Draw_ReadLine~q\,
	datad => draw_counter(2),
	combout => \Add3~16_combout\);

-- Location: LCCOMB_X8_Y19_N18
\Add3~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~17_combout\ = (\ram_data[2]~0_combout\ & ((\Add3~16_combout\) # ((\Add3~10_combout\ & regLoadSave_counter(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_data[2]~0_combout\,
	datab => \Add3~10_combout\,
	datac => regLoadSave_counter(2),
	datad => \Add3~16_combout\,
	combout => \Add3~17_combout\);

-- Location: LCCOMB_X7_Y19_N24
\Add3~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~9_combout\ = (\currentState.TState_Draw_ReadLine~q\ & draw_counter(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \currentState.TState_Draw_ReadLine~q\,
	datad => draw_counter(1),
	combout => \Add3~9_combout\);

-- Location: LCCOMB_X8_Y19_N16
\Add3~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~11_combout\ = (\ram_data[2]~0_combout\ & ((\Add3~9_combout\) # ((regLoadSave_counter(1) & \Add3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(1),
	datab => \Add3~9_combout\,
	datac => \Add3~10_combout\,
	datad => \ram_data[2]~0_combout\,
	combout => \Add3~11_combout\);

-- Location: LCCOMB_X12_Y20_N14
\Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~12_combout\ = (\currentState.TState_Fetch_StoreFirstByte~q\ & (reg_pc(1))) # (!\currentState.TState_Fetch_StoreFirstByte~q\ & (((reg_i(1) & \currentState.TState_Fetch_Begin~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => reg_pc(1),
	datab => reg_i(1),
	datac => \currentState.TState_Fetch_Begin~q\,
	datad => \currentState.TState_Fetch_StoreFirstByte~q\,
	combout => \Add3~12_combout\);

-- Location: LCCOMB_X12_Y20_N8
\Add3~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~13_combout\ = (!\WideOr3~combout\ & (!\currentState.TState_BCD2~q\ & (\Add3~12_combout\ & !\currentState.TState_Fetch_ParseAndInitOpcode~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WideOr3~combout\,
	datab => \currentState.TState_BCD2~q\,
	datac => \Add3~12_combout\,
	datad => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	combout => \Add3~13_combout\);

-- Location: LCCOMB_X10_Y20_N6
\Add3~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~76_combout\ = (!\currentState.TState_Fetch_ParseAndInitOpcode~q\ & ((\currentState.TState_Fetch_StoreFirstByte~q\) # ((\currentState.TState_Fetch_Begin~q\ & regLoadSave_counter(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_Fetch_Begin~q\,
	datab => regLoadSave_counter(0),
	datac => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	datad => \currentState.TState_Fetch_StoreFirstByte~q\,
	combout => \Add3~76_combout\);

-- Location: LCCOMB_X10_Y20_N26
\Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~6_combout\ = (\currentState.TState_Draw_ReadLine~q\ & (((draw_counter(0))))) # (!\currentState.TState_Draw_ReadLine~q\ & (\Add3~76_combout\ & ((!\WideOr3~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add3~76_combout\,
	datab => \currentState.TState_Draw_ReadLine~q\,
	datac => draw_counter(0),
	datad => \WideOr3~combout\,
	combout => \Add3~6_combout\);

-- Location: LCCOMB_X12_Y20_N22
\Add3~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~77_combout\ = (!\currentState.TState_BCD2~q\ & ((\currentState.TState_BCD1~q\) # (\Add3~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \currentState.TState_BCD2~q\,
	datac => \currentState.TState_BCD1~q\,
	datad => \Add3~6_combout\,
	combout => \Add3~77_combout\);

-- Location: LCCOMB_X16_Y20_N22
\stack~133feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~133feeder_combout\ = reg_pc(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => reg_pc(0),
	combout => \stack~133feeder_combout\);

-- Location: FF_X16_Y20_N23
\stack~133\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \stack~133feeder_combout\,
	ena => \stack~422_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~133_q\);

-- Location: LCCOMB_X17_Y20_N4
\stack~197feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~197feeder_combout\ = reg_pc(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => reg_pc(0),
	combout => \stack~197feeder_combout\);

-- Location: FF_X17_Y20_N5
\stack~197\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \stack~197feeder_combout\,
	ena => \stack~424_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~197_q\);

-- Location: FF_X17_Y20_N19
\stack~69\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => reg_pc(0),
	sload => VCC,
	ena => \stack~426_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~69_q\);

-- Location: LCCOMB_X17_Y20_N18
\stack~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~284_combout\ = (stack_pointer(2) & (((stack_pointer(3))))) # (!stack_pointer(2) & ((stack_pointer(3) & (\stack~197_q\)) # (!stack_pointer(3) & ((\stack~69_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(2),
	datab => \stack~197_q\,
	datac => \stack~69_q\,
	datad => stack_pointer(3),
	combout => \stack~284_combout\);

-- Location: FF_X16_Y20_N29
\stack~261\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => reg_pc(0),
	sload => VCC,
	ena => \stack~428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~261_q\);

-- Location: LCCOMB_X16_Y20_N28
\stack~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~285_combout\ = (\stack~284_combout\ & (((\stack~261_q\) # (!stack_pointer(2))))) # (!\stack~284_combout\ & (\stack~133_q\ & ((stack_pointer(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack~133_q\,
	datab => \stack~284_combout\,
	datac => \stack~261_q\,
	datad => stack_pointer(2),
	combout => \stack~285_combout\);

-- Location: FF_X18_Y20_N1
\stack~149\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => reg_pc(0),
	sload => VCC,
	ena => \stack~414_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~149_q\);

-- Location: FF_X18_Y18_N11
\stack~213\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => reg_pc(0),
	sload => VCC,
	ena => \stack~420_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~213_q\);

-- Location: FF_X19_Y18_N5
\stack~21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => reg_pc(0),
	sload => VCC,
	ena => \stack~418_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~21_q\);

-- Location: FF_X18_Y18_N9
\stack~85\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => reg_pc(0),
	sload => VCC,
	ena => \stack~416_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~85_q\);

-- Location: LCCOMB_X19_Y18_N4
\stack~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~281_combout\ = (stack_pointer(2) & ((stack_pointer(3)) # ((\stack~85_q\)))) # (!stack_pointer(2) & (!stack_pointer(3) & (\stack~21_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(2),
	datab => stack_pointer(3),
	datac => \stack~21_q\,
	datad => \stack~85_q\,
	combout => \stack~281_combout\);

-- Location: LCCOMB_X18_Y18_N10
\stack~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~282_combout\ = (stack_pointer(3) & ((\stack~281_combout\ & ((\stack~213_q\))) # (!\stack~281_combout\ & (\stack~149_q\)))) # (!stack_pointer(3) & (((\stack~281_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack~149_q\,
	datab => stack_pointer(3),
	datac => \stack~213_q\,
	datad => \stack~281_combout\,
	combout => \stack~282_combout\);

-- Location: FF_X21_Y18_N25
\stack~53\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => reg_pc(0),
	sload => VCC,
	ena => \stack~410_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~53_q\);

-- Location: LCCOMB_X22_Y18_N24
\stack~117feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~117feeder_combout\ = reg_pc(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => reg_pc(0),
	combout => \stack~117feeder_combout\);

-- Location: FF_X22_Y18_N25
\stack~117\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \stack~117feeder_combout\,
	ena => \stack~408_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~117_q\);

-- Location: LCCOMB_X21_Y18_N24
\stack~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~279_combout\ = (stack_pointer(2) & ((stack_pointer(3)) # ((\stack~117_q\)))) # (!stack_pointer(2) & (!stack_pointer(3) & (\stack~53_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(2),
	datab => stack_pointer(3),
	datac => \stack~53_q\,
	datad => \stack~117_q\,
	combout => \stack~279_combout\);

-- Location: FF_X22_Y18_N3
\stack~245\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => reg_pc(0),
	sload => VCC,
	ena => \stack~412_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~245_q\);

-- Location: LCCOMB_X22_Y20_N4
\stack~181feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~181feeder_combout\ = reg_pc(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => reg_pc(0),
	combout => \stack~181feeder_combout\);

-- Location: FF_X22_Y20_N5
\stack~181\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \stack~181feeder_combout\,
	ena => \stack~406_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~181_q\);

-- Location: LCCOMB_X22_Y18_N2
\stack~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~280_combout\ = (stack_pointer(3) & ((\stack~279_combout\ & (\stack~245_q\)) # (!\stack~279_combout\ & ((\stack~181_q\))))) # (!stack_pointer(3) & (\stack~279_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(3),
	datab => \stack~279_combout\,
	datac => \stack~245_q\,
	datad => \stack~181_q\,
	combout => \stack~280_combout\);

-- Location: LCCOMB_X17_Y18_N16
\stack~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~283_combout\ = (stack_pointer(0) & (((stack_pointer(1))))) # (!stack_pointer(0) & ((stack_pointer(1) & ((\stack~280_combout\))) # (!stack_pointer(1) & (\stack~282_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(0),
	datab => \stack~282_combout\,
	datac => stack_pointer(1),
	datad => \stack~280_combout\,
	combout => \stack~283_combout\);

-- Location: LCCOMB_X17_Y21_N0
\stack~101feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~101feeder_combout\ = reg_pc(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => reg_pc(0),
	combout => \stack~101feeder_combout\);

-- Location: FF_X17_Y21_N1
\stack~101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \stack~101feeder_combout\,
	ena => \stack~398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~101_q\);

-- Location: FF_X17_Y19_N31
\stack~229\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => reg_pc(0),
	sload => VCC,
	ena => \stack~404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~229_q\);

-- Location: FF_X18_Y19_N17
\stack~37\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => reg_pc(0),
	sload => VCC,
	ena => \stack~402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~37_q\);

-- Location: LCCOMB_X17_Y19_N8
\stack~165feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~165feeder_combout\ = reg_pc(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => reg_pc(0),
	combout => \stack~165feeder_combout\);

-- Location: FF_X17_Y19_N9
\stack~165\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \stack~165feeder_combout\,
	ena => \stack~400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~165_q\);

-- Location: LCCOMB_X18_Y19_N16
\stack~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~277_combout\ = (stack_pointer(2) & (stack_pointer(3))) # (!stack_pointer(2) & ((stack_pointer(3) & ((\stack~165_q\))) # (!stack_pointer(3) & (\stack~37_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(2),
	datab => stack_pointer(3),
	datac => \stack~37_q\,
	datad => \stack~165_q\,
	combout => \stack~277_combout\);

-- Location: LCCOMB_X17_Y19_N30
\stack~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~278_combout\ = (stack_pointer(2) & ((\stack~277_combout\ & ((\stack~229_q\))) # (!\stack~277_combout\ & (\stack~101_q\)))) # (!stack_pointer(2) & (((\stack~277_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(2),
	datab => \stack~101_q\,
	datac => \stack~229_q\,
	datad => \stack~277_combout\,
	combout => \stack~278_combout\);

-- Location: LCCOMB_X17_Y18_N14
\stack~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~286_combout\ = (\stack~283_combout\ & ((\stack~285_combout\) # ((!stack_pointer(0))))) # (!\stack~283_combout\ & (((\stack~278_combout\ & stack_pointer(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack~285_combout\,
	datab => \stack~283_combout\,
	datac => \stack~278_combout\,
	datad => stack_pointer(0),
	combout => \stack~286_combout\);

-- Location: LCCOMB_X14_Y18_N6
\WideOr3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \WideOr3~1_combout\ = (!\currentState.TState_Call~q\ & !\currentState.TState_Return~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \currentState.TState_Call~q\,
	datac => \currentState.TState_Return~q\,
	combout => \WideOr3~1_combout\);

-- Location: LCCOMB_X14_Y18_N28
\Selector45~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector45~0_combout\ = (reg_pc(0) & ((\currentState.TState_Fetch_ParseAndInitOpcode~q\ & ((!\Equal3~7_combout\))) # (!\currentState.TState_Fetch_ParseAndInitOpcode~q\ & (\WideOr3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WideOr3~1_combout\,
	datab => reg_pc(0),
	datac => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	datad => \Equal3~7_combout\,
	combout => \Selector45~0_combout\);

-- Location: LCCOMB_X14_Y18_N18
\Selector45~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector45~1_combout\ = (current_opcode(0) & ((\currentState.TState_Call~q\) # ((\currentState.TState_Fetch_ParseAndInitOpcode~q\ & \Equal3~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(0),
	datab => \currentState.TState_Call~q\,
	datac => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	datad => \Equal3~7_combout\,
	combout => \Selector45~1_combout\);

-- Location: LCCOMB_X14_Y18_N20
\Selector45~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector45~2_combout\ = (\Selector45~0_combout\) # ((\Selector45~1_combout\) # ((\stack~286_combout\ & \currentState.TState_Return~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack~286_combout\,
	datab => \Selector45~0_combout\,
	datac => \currentState.TState_Return~q\,
	datad => \Selector45~1_combout\,
	combout => \Selector45~2_combout\);

-- Location: FF_X14_Y18_N21
\reg_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector45~2_combout\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => reg_pc(0));

-- Location: LCCOMB_X12_Y20_N20
\Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~4_combout\ = (\currentState.TState_Fetch_StoreFirstByte~q\ & (((reg_pc(0))))) # (!\currentState.TState_Fetch_StoreFirstByte~q\ & (\currentState.TState_Fetch_Begin~q\ & ((reg_i(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_Fetch_Begin~q\,
	datab => \currentState.TState_Fetch_StoreFirstByte~q\,
	datac => reg_pc(0),
	datad => reg_i(0),
	combout => \Add3~4_combout\);

-- Location: LCCOMB_X12_Y20_N18
\Add3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~5_combout\ = (!\WideOr3~combout\ & (!\currentState.TState_Fetch_ParseAndInitOpcode~q\ & (!\currentState.TState_BCD2~q\ & \Add3~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WideOr3~combout\,
	datab => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	datac => \currentState.TState_BCD2~q\,
	datad => \Add3~4_combout\,
	combout => \Add3~5_combout\);

-- Location: LCCOMB_X12_Y19_N2
\Add3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~7_combout\ = (\Add3~77_combout\ & (\Add3~5_combout\ $ (VCC))) # (!\Add3~77_combout\ & (\Add3~5_combout\ & VCC))
-- \Add3~8\ = CARRY((\Add3~77_combout\ & \Add3~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add3~77_combout\,
	datab => \Add3~5_combout\,
	datad => VCC,
	combout => \Add3~7_combout\,
	cout => \Add3~8\);

-- Location: LCCOMB_X12_Y19_N4
\Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~14_combout\ = (\Add3~11_combout\ & ((\Add3~13_combout\ & (\Add3~8\ & VCC)) # (!\Add3~13_combout\ & (!\Add3~8\)))) # (!\Add3~11_combout\ & ((\Add3~13_combout\ & (!\Add3~8\)) # (!\Add3~13_combout\ & ((\Add3~8\) # (GND)))))
-- \Add3~15\ = CARRY((\Add3~11_combout\ & (!\Add3~13_combout\ & !\Add3~8\)) # (!\Add3~11_combout\ & ((!\Add3~8\) # (!\Add3~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add3~11_combout\,
	datab => \Add3~13_combout\,
	datad => VCC,
	cin => \Add3~8\,
	combout => \Add3~14_combout\,
	cout => \Add3~15\);

-- Location: LCCOMB_X12_Y19_N6
\Add3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~20_combout\ = ((\Add3~19_combout\ $ (\Add3~17_combout\ $ (!\Add3~15\)))) # (GND)
-- \Add3~21\ = CARRY((\Add3~19_combout\ & ((\Add3~17_combout\) # (!\Add3~15\))) # (!\Add3~19_combout\ & (\Add3~17_combout\ & !\Add3~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add3~19_combout\,
	datab => \Add3~17_combout\,
	datad => VCC,
	cin => \Add3~15\,
	combout => \Add3~20_combout\,
	cout => \Add3~21\);

-- Location: LCCOMB_X14_Y19_N26
\Selector11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector11~0_combout\ = (\ram_addr[5]~1_combout\ & (((!\ram_addr[5]~2_combout\ & \Add3~20_combout\)))) # (!\ram_addr[5]~1_combout\ & ((\Add12~2_combout\) # ((\ram_addr[5]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add12~2_combout\,
	datab => \ram_addr[5]~1_combout\,
	datac => \ram_addr[5]~2_combout\,
	datad => \Add3~20_combout\,
	combout => \Selector11~0_combout\);

-- Location: LCCOMB_X14_Y19_N8
\Selector11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector11~1_combout\ = (\Selector11~0_combout\ & ((reg_i(2)) # ((!\ram_addr[5]~2_combout\)))) # (!\Selector11~0_combout\ & (((\ram_addr[5]~2_combout\ & reg_pc(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector11~0_combout\,
	datab => reg_i(2),
	datac => \ram_addr[5]~2_combout\,
	datad => reg_pc(2),
	combout => \Selector11~1_combout\);

-- Location: LCCOMB_X10_Y20_N14
\logic~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic~32_combout\ = (\currentState.TState_Draw_Increment~q\ & (\nextState.TState_Draw_Increment~q\ & (\currentState.TState_Draw_WriteLine~q\ $ (!\nextState.TState_Draw_WriteLine~q\)))) # (!\currentState.TState_Draw_Increment~q\ & 
-- (!\nextState.TState_Draw_Increment~q\ & (\currentState.TState_Draw_WriteLine~q\ $ (!\nextState.TState_Draw_WriteLine~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_Draw_Increment~q\,
	datab => \currentState.TState_Draw_WriteLine~q\,
	datac => \nextState.TState_Draw_WriteLine~q\,
	datad => \nextState.TState_Draw_Increment~q\,
	combout => \logic~32_combout\);

-- Location: LCCOMB_X11_Y18_N14
\logic~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic~33_combout\ = (\currentState.TState_Draw_ReadLine~q\ & (\nextState.TState_Draw_ReadLine~q\ & (\nextState.TState_Cls~q\ $ (!\currentState.TState_Cls~q\)))) # (!\currentState.TState_Draw_ReadLine~q\ & (!\nextState.TState_Draw_ReadLine~q\ & 
-- (\nextState.TState_Cls~q\ $ (!\currentState.TState_Cls~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_Draw_ReadLine~q\,
	datab => \nextState.TState_Cls~q\,
	datac => \currentState.TState_Cls~q\,
	datad => \nextState.TState_Draw_ReadLine~q\,
	combout => \logic~33_combout\);

-- Location: LCCOMB_X11_Y20_N4
\logic~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic~34_combout\ = (\nextState.TState_Fetch_StoreSecondByte~q\ & (\currentState.TState_Fetch_StoreSecondByte~q\ & (\nextState.TState_Fetch_ParseAndInitOpcode~q\ $ (!\currentState.TState_Fetch_ParseAndInitOpcode~q\)))) # 
-- (!\nextState.TState_Fetch_StoreSecondByte~q\ & (!\currentState.TState_Fetch_StoreSecondByte~q\ & (\nextState.TState_Fetch_ParseAndInitOpcode~q\ $ (!\currentState.TState_Fetch_ParseAndInitOpcode~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nextState.TState_Fetch_StoreSecondByte~q\,
	datab => \nextState.TState_Fetch_ParseAndInitOpcode~q\,
	datac => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	datad => \currentState.TState_Fetch_StoreSecondByte~q\,
	combout => \logic~34_combout\);

-- Location: LCCOMB_X10_Y20_N4
\logic~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic~35_combout\ = (\currentState.TState_Fetch_Begin~q\ & (\nextState.TState_Fetch_Begin~q\ & (\nextState.TState_Fetch_StoreFirstByte~q\ $ (!\currentState.TState_Fetch_StoreFirstByte~q\)))) # (!\currentState.TState_Fetch_Begin~q\ & 
-- (!\nextState.TState_Fetch_Begin~q\ & (\nextState.TState_Fetch_StoreFirstByte~q\ $ (!\currentState.TState_Fetch_StoreFirstByte~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_Fetch_Begin~q\,
	datab => \nextState.TState_Fetch_StoreFirstByte~q\,
	datac => \nextState.TState_Fetch_Begin~q\,
	datad => \currentState.TState_Fetch_StoreFirstByte~q\,
	combout => \logic~35_combout\);

-- Location: LCCOMB_X11_Y20_N0
\logic~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic~36_combout\ = (\logic~32_combout\ & (\logic~33_combout\ & (\logic~34_combout\ & \logic~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic~32_combout\,
	datab => \logic~33_combout\,
	datac => \logic~34_combout\,
	datad => \logic~35_combout\,
	combout => \logic~36_combout\);

-- Location: LCCOMB_X11_Y19_N10
\logic~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic~38_combout\ = (\currentState.TState_SaveReg_Store~q\ & (\nextState.TState_SaveReg_Store~q\ & (\nextState.TState_SaveReg_PrepareAddress~q\ $ (!\currentState.TState_SaveReg_PrepareAddress~q\)))) # (!\currentState.TState_SaveReg_Store~q\ & 
-- (!\nextState.TState_SaveReg_Store~q\ & (\nextState.TState_SaveReg_PrepareAddress~q\ $ (!\currentState.TState_SaveReg_PrepareAddress~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_SaveReg_Store~q\,
	datab => \nextState.TState_SaveReg_PrepareAddress~q\,
	datac => \currentState.TState_SaveReg_PrepareAddress~q\,
	datad => \nextState.TState_SaveReg_Store~q\,
	combout => \logic~38_combout\);

-- Location: LCCOMB_X11_Y19_N28
\logic~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic~39_combout\ = (\nextState.TState_LoadReg_PrepareAddress~q\ & (\currentState.TState_LoadReg_PrepareAddress~q\ & (\currentState.TState_LoadReg_Store~q\ $ (!\nextState.TState_LoadReg_Store~q\)))) # (!\nextState.TState_LoadReg_PrepareAddress~q\ & 
-- (!\currentState.TState_LoadReg_PrepareAddress~q\ & (\currentState.TState_LoadReg_Store~q\ $ (!\nextState.TState_LoadReg_Store~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nextState.TState_LoadReg_PrepareAddress~q\,
	datab => \currentState.TState_LoadReg_Store~q\,
	datac => \currentState.TState_LoadReg_PrepareAddress~q\,
	datad => \nextState.TState_LoadReg_Store~q\,
	combout => \logic~39_combout\);

-- Location: LCCOMB_X11_Y19_N26
\logic~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic~37_combout\ = (\currentState.TState_BCD1~q\ & (\nextState.TState_BCD1~q\ & (\nextState.TState_BCD2~q\ $ (!\currentState.TState_BCD2~q\)))) # (!\currentState.TState_BCD1~q\ & (!\nextState.TState_BCD1~q\ & (\nextState.TState_BCD2~q\ $ 
-- (!\currentState.TState_BCD2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_BCD1~q\,
	datab => \nextState.TState_BCD1~q\,
	datac => \nextState.TState_BCD2~q\,
	datad => \currentState.TState_BCD2~q\,
	combout => \logic~37_combout\);

-- Location: LCCOMB_X14_Y18_N0
\logic~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic~40_combout\ = (\currentState.TState_Return~q\ & (\nextState.TState_Return~q\ & (\nextState.TState_Call~q\ $ (!\currentState.TState_Call~q\)))) # (!\currentState.TState_Return~q\ & (!\nextState.TState_Return~q\ & (\nextState.TState_Call~q\ $ 
-- (!\currentState.TState_Call~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_Return~q\,
	datab => \nextState.TState_Call~q\,
	datac => \nextState.TState_Return~q\,
	datad => \currentState.TState_Call~q\,
	combout => \logic~40_combout\);

-- Location: LCCOMB_X11_Y19_N0
\logic~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic~41_combout\ = (\logic~38_combout\ & (\logic~39_combout\ & (\logic~37_combout\ & \logic~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic~38_combout\,
	datab => \logic~39_combout\,
	datac => \logic~37_combout\,
	datad => \logic~40_combout\,
	combout => \logic~41_combout\);

-- Location: LCCOMB_X11_Y20_N30
\ram_addr[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram_addr[1]~0_combout\ = (!\ram_data[2]~2_combout\ & (\logic~36_combout\ & (\logic~41_combout\ & \Equal0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_data[2]~2_combout\,
	datab => \logic~36_combout\,
	datac => \logic~41_combout\,
	datad => \Equal0~10_combout\,
	combout => \ram_addr[1]~0_combout\);

-- Location: LCCOMB_X14_Y19_N24
\ram_addr[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram_addr[1]~3_combout\ = (\ram_addr[1]~0_combout\ & !\WideOr3~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ram_addr[1]~0_combout\,
	datad => \WideOr3~combout\,
	combout => \ram_addr[1]~3_combout\);

-- Location: FF_X14_Y19_N9
\ram_addr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector11~1_combout\,
	ena => \ram_addr[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ram_addr(2));

-- Location: LCCOMB_X13_Y16_N14
\Add14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add14~2_combout\ = (\Mux35~9_combout\ & ((\Mux33~9_combout\ & (\Add14~1\ & VCC)) # (!\Mux33~9_combout\ & (!\Add14~1\)))) # (!\Mux35~9_combout\ & ((\Mux33~9_combout\ & (!\Add14~1\)) # (!\Mux33~9_combout\ & ((\Add14~1\) # (GND)))))
-- \Add14~3\ = CARRY((\Mux35~9_combout\ & (!\Mux33~9_combout\ & !\Add14~1\)) # (!\Mux35~9_combout\ & ((!\Add14~1\) # (!\Mux33~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux35~9_combout\,
	datab => \Mux33~9_combout\,
	datad => VCC,
	cin => \Add14~1\,
	combout => \Add14~2_combout\,
	cout => \Add14~3\);

-- Location: LCCOMB_X12_Y16_N10
\Add13~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add13~6_combout\ = (reg_i(3) & ((\Mux33~9_combout\ & (\Add13~5\ & VCC)) # (!\Mux33~9_combout\ & (!\Add13~5\)))) # (!reg_i(3) & ((\Mux33~9_combout\ & (!\Add13~5\)) # (!\Mux33~9_combout\ & ((\Add13~5\) # (GND)))))
-- \Add13~7\ = CARRY((reg_i(3) & (!\Mux33~9_combout\ & !\Add13~5\)) # (!reg_i(3) & ((!\Add13~5\) # (!\Mux33~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => reg_i(3),
	datab => \Mux33~9_combout\,
	datad => VCC,
	cin => \Add13~5\,
	combout => \Add13~6_combout\,
	cout => \Add13~7\);

-- Location: LCCOMB_X12_Y16_N30
\reg_i[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_i[3]~3_combout\ = (\Equal36~0_combout\ & ((\Add13~6_combout\))) # (!\Equal36~0_combout\ & (\Add14~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add14~2_combout\,
	datab => \Equal36~0_combout\,
	datad => \Add13~6_combout\,
	combout => \reg_i[3]~3_combout\);

-- Location: FF_X12_Y16_N31
\reg_i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \reg_i[3]~3_combout\,
	asdata => current_opcode(3),
	sload => \Equal3~12_combout\,
	ena => \reg_i[0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => reg_i(3));

-- Location: LCCOMB_X16_Y20_N4
\Add5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add5~4_combout\ = (reg_pc(3) & (\Add5~3\ $ (GND))) # (!reg_pc(3) & (!\Add5~3\ & VCC))
-- \Add5~5\ = CARRY((reg_pc(3) & !\Add5~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => reg_pc(3),
	datad => VCC,
	cin => \Add5~3\,
	combout => \Add5~4_combout\,
	cout => \Add5~5\);

-- Location: LCCOMB_X16_Y17_N14
\Add11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add11~2_combout\ = (reg_pc(3) & (!\Add11~1\)) # (!reg_pc(3) & ((\Add11~1\) # (GND)))
-- \Add11~3\ = CARRY((!\Add11~1\) # (!reg_pc(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => reg_pc(3),
	datad => VCC,
	cin => \Add11~1\,
	combout => \Add11~2_combout\,
	cout => \Add11~3\);

-- Location: LCCOMB_X16_Y19_N18
\Selector42~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector42~0_combout\ = (\reg_pc[4]~15_combout\ & ((\Add5~4_combout\) # ((\reg_pc[4]~16_combout\)))) # (!\reg_pc[4]~15_combout\ & (((\Add11~2_combout\ & !\reg_pc[4]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add5~4_combout\,
	datab => \reg_pc[4]~15_combout\,
	datac => \Add11~2_combout\,
	datad => \reg_pc[4]~16_combout\,
	combout => \Selector42~0_combout\);

-- Location: FF_X19_Y20_N27
\stack~216\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~4_combout\,
	sload => VCC,
	ena => \stack~420_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~216_q\);

-- Location: FF_X19_Y20_N13
\stack~232\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~4_combout\,
	sload => VCC,
	ena => \stack~404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~232_q\);

-- Location: LCCOMB_X19_Y20_N26
\stack~314\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~314_combout\ = (stack_pointer(0) & ((stack_pointer(1)) # ((\stack~232_q\)))) # (!stack_pointer(0) & (!stack_pointer(1) & (\stack~216_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(0),
	datab => stack_pointer(1),
	datac => \stack~216_q\,
	datad => \stack~232_q\,
	combout => \stack~314_combout\);

-- Location: FF_X16_Y21_N9
\stack~248\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~4_combout\,
	sload => VCC,
	ena => \stack~412_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~248_q\);

-- Location: FF_X16_Y20_N5
\stack~264\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Add5~4_combout\,
	ena => \stack~428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~264_q\);

-- Location: LCCOMB_X16_Y21_N8
\stack~315\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~315_combout\ = (stack_pointer(1) & ((\stack~314_combout\ & ((\stack~264_q\))) # (!\stack~314_combout\ & (\stack~248_q\)))) # (!stack_pointer(1) & (\stack~314_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(1),
	datab => \stack~314_combout\,
	datac => \stack~248_q\,
	datad => \stack~264_q\,
	combout => \stack~315_combout\);

-- Location: FF_X18_Y20_N31
\stack~168\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~4_combout\,
	sload => VCC,
	ena => \stack~400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~168_q\);

-- Location: FF_X22_Y20_N3
\stack~184\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~4_combout\,
	sload => VCC,
	ena => \stack~406_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~184_q\);

-- Location: FF_X18_Y20_N17
\stack~152\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~4_combout\,
	sload => VCC,
	ena => \stack~414_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~152_q\);

-- Location: LCCOMB_X18_Y20_N16
\stack~309\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~309_combout\ = (stack_pointer(1) & ((\stack~184_q\) # ((stack_pointer(0))))) # (!stack_pointer(1) & (((\stack~152_q\ & !stack_pointer(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack~184_q\,
	datab => stack_pointer(1),
	datac => \stack~152_q\,
	datad => stack_pointer(0),
	combout => \stack~309_combout\);

-- Location: FF_X17_Y20_N27
\stack~200\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~4_combout\,
	sload => VCC,
	ena => \stack~424_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~200_q\);

-- Location: LCCOMB_X17_Y20_N26
\stack~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~310_combout\ = (\stack~309_combout\ & (((\stack~200_q\) # (!stack_pointer(0))))) # (!\stack~309_combout\ & (\stack~168_q\ & ((stack_pointer(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack~168_q\,
	datab => \stack~309_combout\,
	datac => \stack~200_q\,
	datad => stack_pointer(0),
	combout => \stack~310_combout\);

-- Location: FF_X19_Y18_N1
\stack~24\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~4_combout\,
	sload => VCC,
	ena => \stack~418_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~24_q\);

-- Location: LCCOMB_X19_Y18_N10
\stack~56feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~56feeder_combout\ = \Add5~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add5~4_combout\,
	combout => \stack~56feeder_combout\);

-- Location: FF_X19_Y18_N11
\stack~56\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \stack~56feeder_combout\,
	ena => \stack~410_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~56_q\);

-- Location: LCCOMB_X19_Y18_N0
\stack~311\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~311_combout\ = (stack_pointer(1) & ((stack_pointer(0)) # ((\stack~56_q\)))) # (!stack_pointer(1) & (!stack_pointer(0) & (\stack~24_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(1),
	datab => stack_pointer(0),
	datac => \stack~24_q\,
	datad => \stack~56_q\,
	combout => \stack~311_combout\);

-- Location: FF_X18_Y19_N1
\stack~40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~4_combout\,
	sload => VCC,
	ena => \stack~402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~40_q\);

-- Location: FF_X18_Y19_N31
\stack~72\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~4_combout\,
	sload => VCC,
	ena => \stack~426_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~72_q\);

-- Location: LCCOMB_X18_Y19_N30
\stack~312\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~312_combout\ = (\stack~311_combout\ & (((\stack~72_q\) # (!stack_pointer(0))))) # (!\stack~311_combout\ & (\stack~40_q\ & ((stack_pointer(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack~311_combout\,
	datab => \stack~40_q\,
	datac => \stack~72_q\,
	datad => stack_pointer(0),
	combout => \stack~312_combout\);

-- Location: LCCOMB_X18_Y19_N20
\stack~313\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~313_combout\ = (stack_pointer(2) & (((stack_pointer(3))))) # (!stack_pointer(2) & ((stack_pointer(3) & (\stack~310_combout\)) # (!stack_pointer(3) & ((\stack~312_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(2),
	datab => \stack~310_combout\,
	datac => \stack~312_combout\,
	datad => stack_pointer(3),
	combout => \stack~313_combout\);

-- Location: FF_X18_Y18_N7
\stack~88\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~4_combout\,
	sload => VCC,
	ena => \stack~416_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~88_q\);

-- Location: LCCOMB_X17_Y21_N12
\stack~104feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~104feeder_combout\ = \Add5~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add5~4_combout\,
	combout => \stack~104feeder_combout\);

-- Location: FF_X17_Y21_N13
\stack~104\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \stack~104feeder_combout\,
	ena => \stack~398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~104_q\);

-- Location: LCCOMB_X18_Y18_N6
\stack~307\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~307_combout\ = (stack_pointer(1) & (stack_pointer(0))) # (!stack_pointer(1) & ((stack_pointer(0) & ((\stack~104_q\))) # (!stack_pointer(0) & (\stack~88_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(1),
	datab => stack_pointer(0),
	datac => \stack~88_q\,
	datad => \stack~104_q\,
	combout => \stack~307_combout\);

-- Location: FF_X17_Y18_N1
\stack~136\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~4_combout\,
	sload => VCC,
	ena => \stack~422_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~136_q\);

-- Location: FF_X22_Y18_N29
\stack~120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~4_combout\,
	sload => VCC,
	ena => \stack~408_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~120_q\);

-- Location: LCCOMB_X17_Y18_N0
\stack~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~308_combout\ = (\stack~307_combout\ & (((\stack~136_q\)) # (!stack_pointer(1)))) # (!\stack~307_combout\ & (stack_pointer(1) & ((\stack~120_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack~307_combout\,
	datab => stack_pointer(1),
	datac => \stack~136_q\,
	datad => \stack~120_q\,
	combout => \stack~308_combout\);

-- Location: LCCOMB_X16_Y19_N4
\stack~316\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~316_combout\ = (stack_pointer(2) & ((\stack~313_combout\ & (\stack~315_combout\)) # (!\stack~313_combout\ & ((\stack~308_combout\))))) # (!stack_pointer(2) & (((\stack~313_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(2),
	datab => \stack~315_combout\,
	datac => \stack~313_combout\,
	datad => \stack~308_combout\,
	combout => \stack~316_combout\);

-- Location: LCCOMB_X16_Y19_N10
\Selector42~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector42~1_combout\ = (\reg_pc[4]~16_combout\ & ((\Selector42~0_combout\ & (\stack~316_combout\)) # (!\Selector42~0_combout\ & ((current_opcode(3)))))) # (!\reg_pc[4]~16_combout\ & (\Selector42~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pc[4]~16_combout\,
	datab => \Selector42~0_combout\,
	datac => \stack~316_combout\,
	datad => current_opcode(3),
	combout => \Selector42~1_combout\);

-- Location: FF_X16_Y19_N11
\reg_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector42~1_combout\,
	ena => \reg_pc[2]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => reg_pc(3));

-- Location: LCCOMB_X12_Y20_N0
\Add3~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~24_combout\ = (\currentState.TState_Fetch_StoreFirstByte~q\ & (((reg_pc(3))))) # (!\currentState.TState_Fetch_StoreFirstByte~q\ & (\currentState.TState_Fetch_Begin~q\ & ((reg_i(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_Fetch_Begin~q\,
	datab => \currentState.TState_Fetch_StoreFirstByte~q\,
	datac => reg_pc(3),
	datad => reg_i(3),
	combout => \Add3~24_combout\);

-- Location: LCCOMB_X12_Y20_N6
\Add3~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~25_combout\ = (!\WideOr3~combout\ & (!\currentState.TState_Fetch_ParseAndInitOpcode~q\ & (!\currentState.TState_BCD2~q\ & \Add3~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WideOr3~combout\,
	datab => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	datac => \currentState.TState_BCD2~q\,
	datad => \Add3~24_combout\,
	combout => \Add3~25_combout\);

-- Location: LCCOMB_X8_Y17_N4
\Add3~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~22_combout\ = (\currentState.TState_Draw_ReadLine~q\ & draw_counter(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_Draw_ReadLine~q\,
	datac => draw_counter(3),
	combout => \Add3~22_combout\);

-- Location: LCCOMB_X9_Y19_N26
\Add3~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~23_combout\ = (\ram_data[2]~0_combout\ & ((\Add3~22_combout\) # ((regLoadSave_counter(3) & \Add3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(3),
	datab => \Add3~22_combout\,
	datac => \ram_data[2]~0_combout\,
	datad => \Add3~10_combout\,
	combout => \Add3~23_combout\);

-- Location: LCCOMB_X12_Y19_N8
\Add3~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~26_combout\ = (\Add3~25_combout\ & ((\Add3~23_combout\ & (\Add3~21\ & VCC)) # (!\Add3~23_combout\ & (!\Add3~21\)))) # (!\Add3~25_combout\ & ((\Add3~23_combout\ & (!\Add3~21\)) # (!\Add3~23_combout\ & ((\Add3~21\) # (GND)))))
-- \Add3~27\ = CARRY((\Add3~25_combout\ & (!\Add3~23_combout\ & !\Add3~21\)) # (!\Add3~25_combout\ & ((!\Add3~21\) # (!\Add3~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add3~25_combout\,
	datab => \Add3~23_combout\,
	datad => VCC,
	cin => \Add3~21\,
	combout => \Add3~26_combout\,
	cout => \Add3~27\);

-- Location: LCCOMB_X12_Y19_N26
\Selector10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector10~0_combout\ = (\ram_addr[5]~1_combout\ & ((\ram_addr[5]~2_combout\ & (reg_pc(3))) # (!\ram_addr[5]~2_combout\ & ((\Add3~26_combout\))))) # (!\ram_addr[5]~1_combout\ & (((\ram_addr[5]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_addr[5]~1_combout\,
	datab => reg_pc(3),
	datac => \ram_addr[5]~2_combout\,
	datad => \Add3~26_combout\,
	combout => \Selector10~0_combout\);

-- Location: LCCOMB_X13_Y19_N10
\Add12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add12~4_combout\ = (reg_i(3) & (\Add12~3\ $ (GND))) # (!reg_i(3) & (!\Add12~3\ & VCC))
-- \Add12~5\ = CARRY((reg_i(3) & !\Add12~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => reg_i(3),
	datad => VCC,
	cin => \Add12~3\,
	combout => \Add12~4_combout\,
	cout => \Add12~5\);

-- Location: LCCOMB_X13_Y19_N30
\Selector10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector10~1_combout\ = (\ram_addr[5]~1_combout\ & (((\Selector10~0_combout\)))) # (!\ram_addr[5]~1_combout\ & ((\Selector10~0_combout\ & (reg_i(3))) # (!\Selector10~0_combout\ & ((\Add12~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_addr[5]~1_combout\,
	datab => reg_i(3),
	datac => \Selector10~0_combout\,
	datad => \Add12~4_combout\,
	combout => \Selector10~1_combout\);

-- Location: FF_X13_Y19_N31
\ram_addr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector10~1_combout\,
	ena => \ram_addr[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ram_addr(3));

-- Location: LCCOMB_X16_Y20_N6
\Add5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add5~6_combout\ = (reg_pc(4) & (!\Add5~5\)) # (!reg_pc(4) & ((\Add5~5\) # (GND)))
-- \Add5~7\ = CARRY((!\Add5~5\) # (!reg_pc(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => reg_pc(4),
	datad => VCC,
	cin => \Add5~5\,
	combout => \Add5~6_combout\,
	cout => \Add5~7\);

-- Location: FF_X21_Y20_N7
\stack~185\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~6_combout\,
	sload => VCC,
	ena => \stack~406_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~185_q\);

-- Location: FF_X21_Y20_N13
\stack~249\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~6_combout\,
	sload => VCC,
	ena => \stack~412_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~249_q\);

-- Location: FF_X22_Y20_N25
\stack~57\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~6_combout\,
	sload => VCC,
	ena => \stack~410_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~57_q\);

-- Location: FF_X22_Y19_N1
\stack~121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~6_combout\,
	sload => VCC,
	ena => \stack~408_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~121_q\);

-- Location: LCCOMB_X22_Y20_N24
\stack~319\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~319_combout\ = (stack_pointer(3) & (stack_pointer(2))) # (!stack_pointer(3) & ((stack_pointer(2) & ((\stack~121_q\))) # (!stack_pointer(2) & (\stack~57_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(3),
	datab => stack_pointer(2),
	datac => \stack~57_q\,
	datad => \stack~121_q\,
	combout => \stack~319_combout\);

-- Location: LCCOMB_X21_Y20_N12
\stack~320\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~320_combout\ = (stack_pointer(3) & ((\stack~319_combout\ & ((\stack~249_q\))) # (!\stack~319_combout\ & (\stack~185_q\)))) # (!stack_pointer(3) & (((\stack~319_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack~185_q\,
	datab => stack_pointer(3),
	datac => \stack~249_q\,
	datad => \stack~319_combout\,
	combout => \stack~320_combout\);

-- Location: FF_X18_Y18_N5
\stack~89\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~6_combout\,
	sload => VCC,
	ena => \stack~416_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~89_q\);

-- Location: FF_X19_Y18_N23
\stack~25\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~6_combout\,
	sload => VCC,
	ena => \stack~418_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~25_q\);

-- Location: LCCOMB_X19_Y18_N22
\stack~321\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~321_combout\ = (stack_pointer(2) & ((\stack~89_q\) # ((stack_pointer(3))))) # (!stack_pointer(2) & (((\stack~25_q\ & !stack_pointer(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(2),
	datab => \stack~89_q\,
	datac => \stack~25_q\,
	datad => stack_pointer(3),
	combout => \stack~321_combout\);

-- Location: FF_X19_Y20_N25
\stack~217\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~6_combout\,
	sload => VCC,
	ena => \stack~420_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~217_q\);

-- Location: LCCOMB_X18_Y20_N14
\stack~153feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~153feeder_combout\ = \Add5~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add5~6_combout\,
	combout => \stack~153feeder_combout\);

-- Location: FF_X18_Y20_N15
\stack~153\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \stack~153feeder_combout\,
	ena => \stack~414_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~153_q\);

-- Location: LCCOMB_X19_Y20_N24
\stack~322\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~322_combout\ = (stack_pointer(3) & ((\stack~321_combout\ & (\stack~217_q\)) # (!\stack~321_combout\ & ((\stack~153_q\))))) # (!stack_pointer(3) & (\stack~321_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(3),
	datab => \stack~321_combout\,
	datac => \stack~217_q\,
	datad => \stack~153_q\,
	combout => \stack~322_combout\);

-- Location: LCCOMB_X18_Y20_N20
\stack~323\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~323_combout\ = (stack_pointer(0) & (((stack_pointer(1))))) # (!stack_pointer(0) & ((stack_pointer(1) & (\stack~320_combout\)) # (!stack_pointer(1) & ((\stack~322_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack~320_combout\,
	datab => stack_pointer(0),
	datac => stack_pointer(1),
	datad => \stack~322_combout\,
	combout => \stack~323_combout\);

-- Location: FF_X16_Y20_N7
\stack~265\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Add5~6_combout\,
	ena => \stack~428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~265_q\);

-- Location: FF_X17_Y17_N27
\stack~137\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~6_combout\,
	sload => VCC,
	ena => \stack~422_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~137_q\);

-- Location: FF_X18_Y19_N9
\stack~73\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~6_combout\,
	sload => VCC,
	ena => \stack~426_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~73_q\);

-- Location: FF_X16_Y19_N31
\stack~201\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~6_combout\,
	sload => VCC,
	ena => \stack~424_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~201_q\);

-- Location: LCCOMB_X18_Y19_N8
\stack~324\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~324_combout\ = (stack_pointer(2) & (stack_pointer(3))) # (!stack_pointer(2) & ((stack_pointer(3) & ((\stack~201_q\))) # (!stack_pointer(3) & (\stack~73_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(2),
	datab => stack_pointer(3),
	datac => \stack~73_q\,
	datad => \stack~201_q\,
	combout => \stack~324_combout\);

-- Location: LCCOMB_X17_Y17_N26
\stack~325\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~325_combout\ = (stack_pointer(2) & ((\stack~324_combout\ & (\stack~265_q\)) # (!\stack~324_combout\ & ((\stack~137_q\))))) # (!stack_pointer(2) & (((\stack~324_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(2),
	datab => \stack~265_q\,
	datac => \stack~137_q\,
	datad => \stack~324_combout\,
	combout => \stack~325_combout\);

-- Location: FF_X17_Y21_N19
\stack~105\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~6_combout\,
	sload => VCC,
	ena => \stack~398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~105_q\);

-- Location: FF_X17_Y19_N27
\stack~233\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~6_combout\,
	sload => VCC,
	ena => \stack~404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~233_q\);

-- Location: FF_X18_Y19_N19
\stack~41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~6_combout\,
	sload => VCC,
	ena => \stack~402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~41_q\);

-- Location: FF_X17_Y19_N13
\stack~169\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~6_combout\,
	sload => VCC,
	ena => \stack~400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~169_q\);

-- Location: LCCOMB_X18_Y19_N18
\stack~317\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~317_combout\ = (stack_pointer(2) & (stack_pointer(3))) # (!stack_pointer(2) & ((stack_pointer(3) & ((\stack~169_q\))) # (!stack_pointer(3) & (\stack~41_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(2),
	datab => stack_pointer(3),
	datac => \stack~41_q\,
	datad => \stack~169_q\,
	combout => \stack~317_combout\);

-- Location: LCCOMB_X17_Y19_N26
\stack~318\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~318_combout\ = (stack_pointer(2) & ((\stack~317_combout\ & ((\stack~233_q\))) # (!\stack~317_combout\ & (\stack~105_q\)))) # (!stack_pointer(2) & (((\stack~317_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(2),
	datab => \stack~105_q\,
	datac => \stack~233_q\,
	datad => \stack~317_combout\,
	combout => \stack~318_combout\);

-- Location: LCCOMB_X17_Y17_N20
\stack~326\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~326_combout\ = (stack_pointer(0) & ((\stack~323_combout\ & (\stack~325_combout\)) # (!\stack~323_combout\ & ((\stack~318_combout\))))) # (!stack_pointer(0) & (\stack~323_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(0),
	datab => \stack~323_combout\,
	datac => \stack~325_combout\,
	datad => \stack~318_combout\,
	combout => \stack~326_combout\);

-- Location: LCCOMB_X16_Y17_N16
\Add11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add11~4_combout\ = (reg_pc(4) & (\Add11~3\ $ (GND))) # (!reg_pc(4) & (!\Add11~3\ & VCC))
-- \Add11~5\ = CARRY((reg_pc(4) & !\Add11~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => reg_pc(4),
	datad => VCC,
	cin => \Add11~3\,
	combout => \Add11~4_combout\,
	cout => \Add11~5\);

-- Location: LCCOMB_X17_Y17_N16
\Selector41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector41~0_combout\ = (\reg_pc[4]~15_combout\ & (\reg_pc[4]~16_combout\)) # (!\reg_pc[4]~15_combout\ & ((\reg_pc[4]~16_combout\ & ((!current_opcode(4)))) # (!\reg_pc[4]~16_combout\ & (\Add11~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pc[4]~15_combout\,
	datab => \reg_pc[4]~16_combout\,
	datac => \Add11~4_combout\,
	datad => current_opcode(4),
	combout => \Selector41~0_combout\);

-- Location: LCCOMB_X17_Y17_N24
\Selector41~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector41~1_combout\ = (\reg_pc[4]~15_combout\ & ((\Selector41~0_combout\ & (\stack~326_combout\)) # (!\Selector41~0_combout\ & ((\Add5~6_combout\))))) # (!\reg_pc[4]~15_combout\ & (((\Selector41~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pc[4]~15_combout\,
	datab => \stack~326_combout\,
	datac => \Add5~6_combout\,
	datad => \Selector41~0_combout\,
	combout => \Selector41~1_combout\);

-- Location: FF_X17_Y17_N25
\reg_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector41~1_combout\,
	ena => \reg_pc[2]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => reg_pc(4));

-- Location: LCCOMB_X9_Y19_N0
\Add3~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~28_combout\ = (draw_counter(4) & \currentState.TState_Draw_ReadLine~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => draw_counter(4),
	datad => \currentState.TState_Draw_ReadLine~q\,
	combout => \Add3~28_combout\);

-- Location: LCCOMB_X9_Y19_N14
\Add3~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~29_combout\ = (\ram_data[2]~0_combout\ & ((\Add3~28_combout\) # ((\Add3~10_combout\ & regLoadSave_counter(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add3~10_combout\,
	datab => \ram_data[2]~0_combout\,
	datac => regLoadSave_counter(4),
	datad => \Add3~28_combout\,
	combout => \Add3~29_combout\);

-- Location: LCCOMB_X13_Y16_N16
\Add14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add14~4_combout\ = ((\Mux32~9_combout\ $ (\Mux34~9_combout\ $ (!\Add14~3\)))) # (GND)
-- \Add14~5\ = CARRY((\Mux32~9_combout\ & ((\Mux34~9_combout\) # (!\Add14~3\))) # (!\Mux32~9_combout\ & (\Mux34~9_combout\ & !\Add14~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~9_combout\,
	datab => \Mux34~9_combout\,
	datad => VCC,
	cin => \Add14~3\,
	combout => \Add14~4_combout\,
	cout => \Add14~5\);

-- Location: LCCOMB_X12_Y16_N12
\Add13~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add13~8_combout\ = ((\Mux32~9_combout\ $ (reg_i(4) $ (!\Add13~7\)))) # (GND)
-- \Add13~9\ = CARRY((\Mux32~9_combout\ & ((reg_i(4)) # (!\Add13~7\))) # (!\Mux32~9_combout\ & (reg_i(4) & !\Add13~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~9_combout\,
	datab => reg_i(4),
	datad => VCC,
	cin => \Add13~7\,
	combout => \Add13~8_combout\,
	cout => \Add13~9\);

-- Location: LCCOMB_X13_Y16_N8
\reg_i[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_i[4]~4_combout\ = (\Equal36~0_combout\ & ((\Add13~8_combout\))) # (!\Equal36~0_combout\ & (\Add14~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal36~0_combout\,
	datab => \Add14~4_combout\,
	datad => \Add13~8_combout\,
	combout => \reg_i[4]~4_combout\);

-- Location: LCCOMB_X13_Y13_N28
\current_opcode[4]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \current_opcode[4]~_wirecell_combout\ = !current_opcode(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => current_opcode(4),
	combout => \current_opcode[4]~_wirecell_combout\);

-- Location: FF_X13_Y16_N9
\reg_i[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \reg_i[4]~4_combout\,
	asdata => \current_opcode[4]~_wirecell_combout\,
	sload => \Equal3~12_combout\,
	ena => \reg_i[0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => reg_i(4));

-- Location: LCCOMB_X13_Y20_N28
\Add3~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~30_combout\ = (\currentState.TState_Fetch_StoreFirstByte~q\ & (reg_pc(4))) # (!\currentState.TState_Fetch_StoreFirstByte~q\ & (((\currentState.TState_Fetch_Begin~q\ & reg_i(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => reg_pc(4),
	datab => \currentState.TState_Fetch_Begin~q\,
	datac => \currentState.TState_Fetch_StoreFirstByte~q\,
	datad => reg_i(4),
	combout => \Add3~30_combout\);

-- Location: LCCOMB_X12_Y20_N4
\Add3~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~31_combout\ = (!\WideOr3~combout\ & (!\currentState.TState_Fetch_ParseAndInitOpcode~q\ & (!\currentState.TState_BCD2~q\ & \Add3~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WideOr3~combout\,
	datab => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	datac => \currentState.TState_BCD2~q\,
	datad => \Add3~30_combout\,
	combout => \Add3~31_combout\);

-- Location: LCCOMB_X12_Y19_N10
\Add3~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~32_combout\ = ((\Add3~29_combout\ $ (\Add3~31_combout\ $ (!\Add3~27\)))) # (GND)
-- \Add3~33\ = CARRY((\Add3~29_combout\ & ((\Add3~31_combout\) # (!\Add3~27\))) # (!\Add3~29_combout\ & (\Add3~31_combout\ & !\Add3~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add3~29_combout\,
	datab => \Add3~31_combout\,
	datad => VCC,
	cin => \Add3~27\,
	combout => \Add3~32_combout\,
	cout => \Add3~33\);

-- Location: LCCOMB_X13_Y19_N12
\Add12~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add12~6_combout\ = (reg_i(4) & (!\Add12~5\)) # (!reg_i(4) & ((\Add12~5\) # (GND)))
-- \Add12~7\ = CARRY((!\Add12~5\) # (!reg_i(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => reg_i(4),
	datad => VCC,
	cin => \Add12~5\,
	combout => \Add12~6_combout\,
	cout => \Add12~7\);

-- Location: LCCOMB_X14_Y19_N4
\Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector9~0_combout\ = (\ram_addr[5]~1_combout\ & (\Add3~32_combout\ & (!\ram_addr[5]~2_combout\))) # (!\ram_addr[5]~1_combout\ & (((\ram_addr[5]~2_combout\) # (\Add12~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add3~32_combout\,
	datab => \ram_addr[5]~1_combout\,
	datac => \ram_addr[5]~2_combout\,
	datad => \Add12~6_combout\,
	combout => \Selector9~0_combout\);

-- Location: LCCOMB_X14_Y19_N22
\Selector9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector9~1_combout\ = (\ram_addr[5]~2_combout\ & ((\Selector9~0_combout\ & ((reg_i(4)))) # (!\Selector9~0_combout\ & (reg_pc(4))))) # (!\ram_addr[5]~2_combout\ & (((\Selector9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => reg_pc(4),
	datab => \ram_addr[5]~2_combout\,
	datac => \Selector9~0_combout\,
	datad => reg_i(4),
	combout => \Selector9~1_combout\);

-- Location: FF_X14_Y19_N23
\ram_addr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector9~1_combout\,
	ena => \ram_addr[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ram_addr(4));

-- Location: LCCOMB_X7_Y18_N10
\Add34~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add34~10_combout\ = (draw_counter(5) & (!\Add34~9\)) # (!draw_counter(5) & ((\Add34~9\) # (GND)))
-- \Add34~11\ = CARRY((!\Add34~9\) # (!draw_counter(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => draw_counter(5),
	datad => VCC,
	cin => \Add34~9\,
	combout => \Add34~10_combout\,
	cout => \Add34~11\);

-- Location: LCCOMB_X8_Y19_N12
\Selector288~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector288~0_combout\ = (\Add34~10_combout\ & \currentState.TState_Draw_Increment~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add34~10_combout\,
	datad => \currentState.TState_Draw_Increment~q\,
	combout => \Selector288~0_combout\);

-- Location: FF_X8_Y19_N13
\draw_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector288~0_combout\,
	ena => \draw_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => draw_counter(5));

-- Location: LCCOMB_X9_Y19_N12
\Add3~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~34_combout\ = (\currentState.TState_Draw_ReadLine~q\ & draw_counter(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_Draw_ReadLine~q\,
	datad => draw_counter(5),
	combout => \Add3~34_combout\);

-- Location: LCCOMB_X9_Y19_N18
\Add3~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~35_combout\ = (\ram_data[2]~0_combout\ & ((\Add3~34_combout\) # ((regLoadSave_counter(5) & \Add3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add3~34_combout\,
	datab => \ram_data[2]~0_combout\,
	datac => regLoadSave_counter(5),
	datad => \Add3~10_combout\,
	combout => \Add3~35_combout\);

-- Location: LCCOMB_X13_Y16_N18
\Add14~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add14~6_combout\ = (\Mux31~9_combout\ & ((\Mux33~9_combout\ & (\Add14~5\ & VCC)) # (!\Mux33~9_combout\ & (!\Add14~5\)))) # (!\Mux31~9_combout\ & ((\Mux33~9_combout\ & (!\Add14~5\)) # (!\Mux33~9_combout\ & ((\Add14~5\) # (GND)))))
-- \Add14~7\ = CARRY((\Mux31~9_combout\ & (!\Mux33~9_combout\ & !\Add14~5\)) # (!\Mux31~9_combout\ & ((!\Add14~5\) # (!\Mux33~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~9_combout\,
	datab => \Mux33~9_combout\,
	datad => VCC,
	cin => \Add14~5\,
	combout => \Add14~6_combout\,
	cout => \Add14~7\);

-- Location: LCCOMB_X12_Y16_N14
\Add13~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add13~10_combout\ = (\Mux31~9_combout\ & ((reg_i(5) & (\Add13~9\ & VCC)) # (!reg_i(5) & (!\Add13~9\)))) # (!\Mux31~9_combout\ & ((reg_i(5) & (!\Add13~9\)) # (!reg_i(5) & ((\Add13~9\) # (GND)))))
-- \Add13~11\ = CARRY((\Mux31~9_combout\ & (!reg_i(5) & !\Add13~9\)) # (!\Mux31~9_combout\ & ((!\Add13~9\) # (!reg_i(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~9_combout\,
	datab => reg_i(5),
	datad => VCC,
	cin => \Add13~9\,
	combout => \Add13~10_combout\,
	cout => \Add13~11\);

-- Location: LCCOMB_X13_Y16_N10
\reg_i[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_i[5]~5_combout\ = (\Equal36~0_combout\ & ((\Add13~10_combout\))) # (!\Equal36~0_combout\ & (\Add14~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal36~0_combout\,
	datab => \Add14~6_combout\,
	datad => \Add13~10_combout\,
	combout => \reg_i[5]~5_combout\);

-- Location: FF_X13_Y16_N11
\reg_i[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \reg_i[5]~5_combout\,
	asdata => current_opcode(5),
	sload => \Equal3~12_combout\,
	ena => \reg_i[0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => reg_i(5));

-- Location: LCCOMB_X16_Y20_N8
\Add5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add5~8_combout\ = (reg_pc(5) & (\Add5~7\ $ (GND))) # (!reg_pc(5) & (!\Add5~7\ & VCC))
-- \Add5~9\ = CARRY((reg_pc(5) & !\Add5~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => reg_pc(5),
	datad => VCC,
	cin => \Add5~7\,
	combout => \Add5~8_combout\,
	cout => \Add5~9\);

-- Location: FF_X18_Y18_N31
\stack~90\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~8_combout\,
	sload => VCC,
	ena => \stack~416_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~90_q\);

-- Location: LCCOMB_X22_Y18_N10
\stack~122feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~122feeder_combout\ = \Add5~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add5~8_combout\,
	combout => \stack~122feeder_combout\);

-- Location: FF_X22_Y18_N11
\stack~122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \stack~122feeder_combout\,
	ena => \stack~408_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~122_q\);

-- Location: LCCOMB_X18_Y18_N30
\stack~329\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~329_combout\ = (stack_pointer(1) & ((stack_pointer(0)) # ((\stack~122_q\)))) # (!stack_pointer(1) & (!stack_pointer(0) & (\stack~90_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(1),
	datab => stack_pointer(0),
	datac => \stack~90_q\,
	datad => \stack~122_q\,
	combout => \stack~329_combout\);

-- Location: LCCOMB_X17_Y21_N20
\stack~106feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~106feeder_combout\ = \Add5~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add5~8_combout\,
	combout => \stack~106feeder_combout\);

-- Location: FF_X17_Y21_N21
\stack~106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \stack~106feeder_combout\,
	ena => \stack~398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~106_q\);

-- Location: FF_X17_Y18_N19
\stack~138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~8_combout\,
	sload => VCC,
	ena => \stack~422_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~138_q\);

-- Location: LCCOMB_X17_Y18_N18
\stack~330\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~330_combout\ = (\stack~329_combout\ & (((\stack~138_q\) # (!stack_pointer(0))))) # (!\stack~329_combout\ & (\stack~106_q\ & ((stack_pointer(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack~329_combout\,
	datab => \stack~106_q\,
	datac => \stack~138_q\,
	datad => stack_pointer(0),
	combout => \stack~330_combout\);

-- Location: FF_X19_Y18_N29
\stack~26\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~8_combout\,
	sload => VCC,
	ena => \stack~418_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~26_q\);

-- Location: FF_X18_Y19_N7
\stack~42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~8_combout\,
	sload => VCC,
	ena => \stack~402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~42_q\);

-- Location: LCCOMB_X19_Y18_N28
\stack~331\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~331_combout\ = (stack_pointer(1) & (stack_pointer(0))) # (!stack_pointer(1) & ((stack_pointer(0) & ((\stack~42_q\))) # (!stack_pointer(0) & (\stack~26_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(1),
	datab => stack_pointer(0),
	datac => \stack~26_q\,
	datad => \stack~42_q\,
	combout => \stack~331_combout\);

-- Location: FF_X21_Y18_N9
\stack~74\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~8_combout\,
	sload => VCC,
	ena => \stack~426_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~74_q\);

-- Location: FF_X21_Y18_N19
\stack~58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~8_combout\,
	sload => VCC,
	ena => \stack~410_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~58_q\);

-- Location: LCCOMB_X21_Y18_N8
\stack~332\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~332_combout\ = (\stack~331_combout\ & (((\stack~74_q\)) # (!stack_pointer(1)))) # (!\stack~331_combout\ & (stack_pointer(1) & ((\stack~58_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack~331_combout\,
	datab => stack_pointer(1),
	datac => \stack~74_q\,
	datad => \stack~58_q\,
	combout => \stack~332_combout\);

-- Location: LCCOMB_X17_Y18_N24
\stack~333\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~333_combout\ = (stack_pointer(3) & (((stack_pointer(2))))) # (!stack_pointer(3) & ((stack_pointer(2) & (\stack~330_combout\)) # (!stack_pointer(2) & ((\stack~332_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(3),
	datab => \stack~330_combout\,
	datac => \stack~332_combout\,
	datad => stack_pointer(2),
	combout => \stack~333_combout\);

-- Location: FF_X19_Y20_N17
\stack~218\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~8_combout\,
	sload => VCC,
	ena => \stack~420_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~218_q\);

-- Location: LCCOMB_X21_Y20_N16
\stack~250feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~250feeder_combout\ = \Add5~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add5~8_combout\,
	combout => \stack~250feeder_combout\);

-- Location: FF_X21_Y20_N17
\stack~250\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \stack~250feeder_combout\,
	ena => \stack~412_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~250_q\);

-- Location: LCCOMB_X19_Y20_N16
\stack~334\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~334_combout\ = (stack_pointer(0) & (stack_pointer(1))) # (!stack_pointer(0) & ((stack_pointer(1) & ((\stack~250_q\))) # (!stack_pointer(1) & (\stack~218_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(0),
	datab => stack_pointer(1),
	datac => \stack~218_q\,
	datad => \stack~250_q\,
	combout => \stack~334_combout\);

-- Location: FF_X19_Y20_N31
\stack~234\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~8_combout\,
	sload => VCC,
	ena => \stack~404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~234_q\);

-- Location: FF_X16_Y20_N9
\stack~266\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Add5~8_combout\,
	ena => \stack~428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~266_q\);

-- Location: LCCOMB_X19_Y20_N30
\stack~335\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~335_combout\ = (stack_pointer(0) & ((\stack~334_combout\ & ((\stack~266_q\))) # (!\stack~334_combout\ & (\stack~234_q\)))) # (!stack_pointer(0) & (\stack~334_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(0),
	datab => \stack~334_combout\,
	datac => \stack~234_q\,
	datad => \stack~266_q\,
	combout => \stack~335_combout\);

-- Location: LCCOMB_X21_Y20_N2
\stack~186feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~186feeder_combout\ = \Add5~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add5~8_combout\,
	combout => \stack~186feeder_combout\);

-- Location: FF_X21_Y20_N3
\stack~186\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \stack~186feeder_combout\,
	ena => \stack~406_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~186_q\);

-- Location: FF_X17_Y20_N9
\stack~202\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~8_combout\,
	sload => VCC,
	ena => \stack~424_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~202_q\);

-- Location: FF_X18_Y20_N23
\stack~170\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~8_combout\,
	sload => VCC,
	ena => \stack~400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~170_q\);

-- Location: FF_X18_Y20_N25
\stack~154\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~8_combout\,
	sload => VCC,
	ena => \stack~414_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~154_q\);

-- Location: LCCOMB_X18_Y20_N24
\stack~327\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~327_combout\ = (stack_pointer(1) & (((stack_pointer(0))))) # (!stack_pointer(1) & ((stack_pointer(0) & (\stack~170_q\)) # (!stack_pointer(0) & ((\stack~154_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack~170_q\,
	datab => stack_pointer(1),
	datac => \stack~154_q\,
	datad => stack_pointer(0),
	combout => \stack~327_combout\);

-- Location: LCCOMB_X17_Y20_N8
\stack~328\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~328_combout\ = (stack_pointer(1) & ((\stack~327_combout\ & ((\stack~202_q\))) # (!\stack~327_combout\ & (\stack~186_q\)))) # (!stack_pointer(1) & (((\stack~327_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack~186_q\,
	datab => stack_pointer(1),
	datac => \stack~202_q\,
	datad => \stack~327_combout\,
	combout => \stack~328_combout\);

-- Location: LCCOMB_X17_Y19_N0
\stack~336\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~336_combout\ = (\stack~333_combout\ & ((\stack~335_combout\) # ((!stack_pointer(3))))) # (!\stack~333_combout\ & (((stack_pointer(3) & \stack~328_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack~333_combout\,
	datab => \stack~335_combout\,
	datac => stack_pointer(3),
	datad => \stack~328_combout\,
	combout => \stack~336_combout\);

-- Location: LCCOMB_X16_Y17_N18
\Add11~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add11~6_combout\ = (reg_pc(5) & (!\Add11~5\)) # (!reg_pc(5) & ((\Add11~5\) # (GND)))
-- \Add11~7\ = CARRY((!\Add11~5\) # (!reg_pc(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => reg_pc(5),
	datad => VCC,
	cin => \Add11~5\,
	combout => \Add11~6_combout\,
	cout => \Add11~7\);

-- Location: LCCOMB_X17_Y17_N2
\Selector40~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector40~0_combout\ = (\reg_pc[4]~15_combout\ & ((\reg_pc[4]~16_combout\) # ((\Add5~8_combout\)))) # (!\reg_pc[4]~15_combout\ & (!\reg_pc[4]~16_combout\ & ((\Add11~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pc[4]~15_combout\,
	datab => \reg_pc[4]~16_combout\,
	datac => \Add5~8_combout\,
	datad => \Add11~6_combout\,
	combout => \Selector40~0_combout\);

-- Location: LCCOMB_X17_Y17_N10
\Selector40~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector40~1_combout\ = (\reg_pc[4]~16_combout\ & ((\Selector40~0_combout\ & ((\stack~336_combout\))) # (!\Selector40~0_combout\ & (current_opcode(5))))) # (!\reg_pc[4]~16_combout\ & (((\Selector40~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(5),
	datab => \stack~336_combout\,
	datac => \reg_pc[4]~16_combout\,
	datad => \Selector40~0_combout\,
	combout => \Selector40~1_combout\);

-- Location: FF_X17_Y17_N11
\reg_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector40~1_combout\,
	ena => \reg_pc[2]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => reg_pc(5));

-- Location: LCCOMB_X12_Y20_N2
\Add3~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~36_combout\ = (\currentState.TState_Fetch_StoreFirstByte~q\ & (((reg_pc(5))))) # (!\currentState.TState_Fetch_StoreFirstByte~q\ & (\currentState.TState_Fetch_Begin~q\ & (reg_i(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_Fetch_Begin~q\,
	datab => \currentState.TState_Fetch_StoreFirstByte~q\,
	datac => reg_i(5),
	datad => reg_pc(5),
	combout => \Add3~36_combout\);

-- Location: LCCOMB_X12_Y20_N24
\Add3~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~37_combout\ = (!\WideOr3~combout\ & (!\currentState.TState_Fetch_ParseAndInitOpcode~q\ & (!\currentState.TState_BCD2~q\ & \Add3~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WideOr3~combout\,
	datab => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	datac => \currentState.TState_BCD2~q\,
	datad => \Add3~36_combout\,
	combout => \Add3~37_combout\);

-- Location: LCCOMB_X12_Y19_N12
\Add3~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~38_combout\ = (\Add3~35_combout\ & ((\Add3~37_combout\ & (\Add3~33\ & VCC)) # (!\Add3~37_combout\ & (!\Add3~33\)))) # (!\Add3~35_combout\ & ((\Add3~37_combout\ & (!\Add3~33\)) # (!\Add3~37_combout\ & ((\Add3~33\) # (GND)))))
-- \Add3~39\ = CARRY((\Add3~35_combout\ & (!\Add3~37_combout\ & !\Add3~33\)) # (!\Add3~35_combout\ & ((!\Add3~33\) # (!\Add3~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add3~35_combout\,
	datab => \Add3~37_combout\,
	datad => VCC,
	cin => \Add3~33\,
	combout => \Add3~38_combout\,
	cout => \Add3~39\);

-- Location: LCCOMB_X12_Y19_N0
\Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector8~0_combout\ = (\ram_addr[5]~2_combout\ & (((reg_pc(5)) # (!\ram_addr[5]~1_combout\)))) # (!\ram_addr[5]~2_combout\ & (\Add3~38_combout\ & (\ram_addr[5]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add3~38_combout\,
	datab => \ram_addr[5]~2_combout\,
	datac => \ram_addr[5]~1_combout\,
	datad => reg_pc(5),
	combout => \Selector8~0_combout\);

-- Location: LCCOMB_X13_Y19_N14
\Add12~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add12~8_combout\ = (reg_i(5) & (\Add12~7\ $ (GND))) # (!reg_i(5) & (!\Add12~7\ & VCC))
-- \Add12~9\ = CARRY((reg_i(5) & !\Add12~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => reg_i(5),
	datad => VCC,
	cin => \Add12~7\,
	combout => \Add12~8_combout\,
	cout => \Add12~9\);

-- Location: LCCOMB_X13_Y19_N4
\Selector8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector8~1_combout\ = (\Selector8~0_combout\ & ((reg_i(5)) # ((\ram_addr[5]~1_combout\)))) # (!\Selector8~0_combout\ & (((\Add12~8_combout\ & !\ram_addr[5]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector8~0_combout\,
	datab => reg_i(5),
	datac => \Add12~8_combout\,
	datad => \ram_addr[5]~1_combout\,
	combout => \Selector8~1_combout\);

-- Location: FF_X13_Y19_N5
\ram_addr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector8~1_combout\,
	ena => \ram_addr[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ram_addr(5));

-- Location: LCCOMB_X12_Y16_N16
\Add13~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add13~12_combout\ = ((\Mux30~9_combout\ $ (reg_i(6) $ (!\Add13~11\)))) # (GND)
-- \Add13~13\ = CARRY((\Mux30~9_combout\ & ((reg_i(6)) # (!\Add13~11\))) # (!\Mux30~9_combout\ & (reg_i(6) & !\Add13~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux30~9_combout\,
	datab => reg_i(6),
	datad => VCC,
	cin => \Add13~11\,
	combout => \Add13~12_combout\,
	cout => \Add13~13\);

-- Location: LCCOMB_X13_Y16_N20
\Add14~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add14~8_combout\ = ((\Mux32~9_combout\ $ (\Mux30~9_combout\ $ (!\Add14~7\)))) # (GND)
-- \Add14~9\ = CARRY((\Mux32~9_combout\ & ((\Mux30~9_combout\) # (!\Add14~7\))) # (!\Mux32~9_combout\ & (\Mux30~9_combout\ & !\Add14~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~9_combout\,
	datab => \Mux30~9_combout\,
	datad => VCC,
	cin => \Add14~7\,
	combout => \Add14~8_combout\,
	cout => \Add14~9\);

-- Location: LCCOMB_X13_Y16_N0
\reg_i[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_i[6]~6_combout\ = (\Equal36~0_combout\ & (\Add13~12_combout\)) # (!\Equal36~0_combout\ & ((\Add14~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add13~12_combout\,
	datab => \Add14~8_combout\,
	datad => \Equal36~0_combout\,
	combout => \reg_i[6]~6_combout\);

-- Location: FF_X13_Y16_N1
\reg_i[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \reg_i[6]~6_combout\,
	asdata => current_opcode(6),
	sload => \Equal3~12_combout\,
	ena => \reg_i[0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => reg_i(6));

-- Location: LCCOMB_X13_Y19_N16
\Add12~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add12~10_combout\ = (reg_i(6) & (!\Add12~9\)) # (!reg_i(6) & ((\Add12~9\) # (GND)))
-- \Add12~11\ = CARRY((!\Add12~9\) # (!reg_i(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => reg_i(6),
	datad => VCC,
	cin => \Add12~9\,
	combout => \Add12~10_combout\,
	cout => \Add12~11\);

-- Location: LCCOMB_X7_Y18_N12
\Add34~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add34~12_combout\ = (draw_counter(6) & (\Add34~11\ $ (GND))) # (!draw_counter(6) & (!\Add34~11\ & VCC))
-- \Add34~13\ = CARRY((draw_counter(6) & !\Add34~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => draw_counter(6),
	datad => VCC,
	cin => \Add34~11\,
	combout => \Add34~12_combout\,
	cout => \Add34~13\);

-- Location: LCCOMB_X8_Y19_N30
\Selector287~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector287~0_combout\ = (\Add34~12_combout\ & \currentState.TState_Draw_Increment~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add34~12_combout\,
	datad => \currentState.TState_Draw_Increment~q\,
	combout => \Selector287~0_combout\);

-- Location: FF_X8_Y19_N31
\draw_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector287~0_combout\,
	ena => \draw_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => draw_counter(6));

-- Location: LCCOMB_X9_Y19_N16
\Add3~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~40_combout\ = (\currentState.TState_Draw_ReadLine~q\ & draw_counter(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_Draw_ReadLine~q\,
	datad => draw_counter(6),
	combout => \Add3~40_combout\);

-- Location: LCCOMB_X9_Y19_N6
\Add3~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~41_combout\ = (\ram_data[2]~0_combout\ & ((\Add3~40_combout\) # ((\Add3~10_combout\ & regLoadSave_counter(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add3~10_combout\,
	datab => \ram_data[2]~0_combout\,
	datac => regLoadSave_counter(6),
	datad => \Add3~40_combout\,
	combout => \Add3~41_combout\);

-- Location: LCCOMB_X16_Y20_N10
\Add5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add5~10_combout\ = (reg_pc(6) & (!\Add5~9\)) # (!reg_pc(6) & ((\Add5~9\) # (GND)))
-- \Add5~11\ = CARRY((!\Add5~9\) # (!reg_pc(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => reg_pc(6),
	datad => VCC,
	cin => \Add5~9\,
	combout => \Add5~10_combout\,
	cout => \Add5~11\);

-- Location: FF_X22_Y19_N19
\stack~123\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~10_combout\,
	sload => VCC,
	ena => \stack~408_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~123_q\);

-- Location: FF_X22_Y19_N9
\stack~251\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~10_combout\,
	sload => VCC,
	ena => \stack~412_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~251_q\);

-- Location: FF_X22_Y20_N29
\stack~59\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~10_combout\,
	sload => VCC,
	ena => \stack~410_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~59_q\);

-- Location: FF_X22_Y20_N19
\stack~187\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~10_combout\,
	sload => VCC,
	ena => \stack~406_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~187_q\);

-- Location: LCCOMB_X22_Y20_N28
\stack~337\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~337_combout\ = (stack_pointer(3) & ((stack_pointer(2)) # ((\stack~187_q\)))) # (!stack_pointer(3) & (!stack_pointer(2) & (\stack~59_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(3),
	datab => stack_pointer(2),
	datac => \stack~59_q\,
	datad => \stack~187_q\,
	combout => \stack~337_combout\);

-- Location: LCCOMB_X22_Y19_N8
\stack~338\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~338_combout\ = (stack_pointer(2) & ((\stack~337_combout\ & ((\stack~251_q\))) # (!\stack~337_combout\ & (\stack~123_q\)))) # (!stack_pointer(2) & (((\stack~337_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(2),
	datab => \stack~123_q\,
	datac => \stack~251_q\,
	datad => \stack~337_combout\,
	combout => \stack~338_combout\);

-- Location: FF_X16_Y20_N11
\stack~267\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Add5~10_combout\,
	ena => \stack~428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~267_q\);

-- Location: LCCOMB_X17_Y18_N2
\stack~139feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~139feeder_combout\ = \Add5~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add5~10_combout\,
	combout => \stack~139feeder_combout\);

-- Location: FF_X17_Y18_N3
\stack~139\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \stack~139feeder_combout\,
	ena => \stack~422_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~139_q\);

-- Location: FF_X17_Y20_N17
\stack~75\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~10_combout\,
	sload => VCC,
	ena => \stack~426_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~75_q\);

-- Location: LCCOMB_X17_Y20_N16
\stack~344\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~344_combout\ = (stack_pointer(3) & (((stack_pointer(2))))) # (!stack_pointer(3) & ((stack_pointer(2) & (\stack~139_q\)) # (!stack_pointer(2) & ((\stack~75_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack~139_q\,
	datab => stack_pointer(3),
	datac => \stack~75_q\,
	datad => stack_pointer(2),
	combout => \stack~344_combout\);

-- Location: FF_X17_Y20_N31
\stack~203\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~10_combout\,
	sload => VCC,
	ena => \stack~424_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~203_q\);

-- Location: LCCOMB_X17_Y20_N30
\stack~345\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~345_combout\ = (\stack~344_combout\ & ((\stack~267_q\) # ((!stack_pointer(3))))) # (!\stack~344_combout\ & (((\stack~203_q\ & stack_pointer(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack~267_q\,
	datab => \stack~344_combout\,
	datac => \stack~203_q\,
	datad => stack_pointer(3),
	combout => \stack~345_combout\);

-- Location: FF_X19_Y19_N5
\stack~27\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~10_combout\,
	sload => VCC,
	ena => \stack~418_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~27_q\);

-- Location: FF_X19_Y19_N3
\stack~155\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~10_combout\,
	sload => VCC,
	ena => \stack~414_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~155_q\);

-- Location: LCCOMB_X19_Y19_N4
\stack~341\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~341_combout\ = (stack_pointer(3) & ((stack_pointer(2)) # ((\stack~155_q\)))) # (!stack_pointer(3) & (!stack_pointer(2) & (\stack~27_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(3),
	datab => stack_pointer(2),
	datac => \stack~27_q\,
	datad => \stack~155_q\,
	combout => \stack~341_combout\);

-- Location: FF_X18_Y18_N19
\stack~219\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~10_combout\,
	sload => VCC,
	ena => \stack~420_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~219_q\);

-- Location: FF_X18_Y18_N17
\stack~91\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~10_combout\,
	sload => VCC,
	ena => \stack~416_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~91_q\);

-- Location: LCCOMB_X18_Y18_N18
\stack~342\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~342_combout\ = (stack_pointer(2) & ((\stack~341_combout\ & (\stack~219_q\)) # (!\stack~341_combout\ & ((\stack~91_q\))))) # (!stack_pointer(2) & (\stack~341_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(2),
	datab => \stack~341_combout\,
	datac => \stack~219_q\,
	datad => \stack~91_q\,
	combout => \stack~342_combout\);

-- Location: FF_X17_Y19_N11
\stack~171\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~10_combout\,
	sload => VCC,
	ena => \stack~400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~171_q\);

-- Location: FF_X17_Y19_N29
\stack~235\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~10_combout\,
	sload => VCC,
	ena => \stack~404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~235_q\);

-- Location: FF_X17_Y21_N17
\stack~43\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~10_combout\,
	sload => VCC,
	ena => \stack~402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~43_q\);

-- Location: FF_X17_Y21_N3
\stack~107\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~10_combout\,
	sload => VCC,
	ena => \stack~398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~107_q\);

-- Location: LCCOMB_X17_Y21_N16
\stack~339\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~339_combout\ = (stack_pointer(3) & (stack_pointer(2))) # (!stack_pointer(3) & ((stack_pointer(2) & ((\stack~107_q\))) # (!stack_pointer(2) & (\stack~43_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(3),
	datab => stack_pointer(2),
	datac => \stack~43_q\,
	datad => \stack~107_q\,
	combout => \stack~339_combout\);

-- Location: LCCOMB_X17_Y19_N28
\stack~340\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~340_combout\ = (stack_pointer(3) & ((\stack~339_combout\ & ((\stack~235_q\))) # (!\stack~339_combout\ & (\stack~171_q\)))) # (!stack_pointer(3) & (((\stack~339_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack~171_q\,
	datab => stack_pointer(3),
	datac => \stack~235_q\,
	datad => \stack~339_combout\,
	combout => \stack~340_combout\);

-- Location: LCCOMB_X17_Y19_N18
\stack~343\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~343_combout\ = (stack_pointer(1) & (stack_pointer(0))) # (!stack_pointer(1) & ((stack_pointer(0) & ((\stack~340_combout\))) # (!stack_pointer(0) & (\stack~342_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(1),
	datab => stack_pointer(0),
	datac => \stack~342_combout\,
	datad => \stack~340_combout\,
	combout => \stack~343_combout\);

-- Location: LCCOMB_X17_Y19_N24
\stack~346\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~346_combout\ = (stack_pointer(1) & ((\stack~343_combout\ & ((\stack~345_combout\))) # (!\stack~343_combout\ & (\stack~338_combout\)))) # (!stack_pointer(1) & (((\stack~343_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(1),
	datab => \stack~338_combout\,
	datac => \stack~345_combout\,
	datad => \stack~343_combout\,
	combout => \stack~346_combout\);

-- Location: LCCOMB_X16_Y17_N20
\Add11~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add11~8_combout\ = (reg_pc(6) & (\Add11~7\ $ (GND))) # (!reg_pc(6) & (!\Add11~7\ & VCC))
-- \Add11~9\ = CARRY((reg_pc(6) & !\Add11~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => reg_pc(6),
	datad => VCC,
	cin => \Add11~7\,
	combout => \Add11~8_combout\,
	cout => \Add11~9\);

-- Location: LCCOMB_X16_Y17_N0
\Selector39~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector39~0_combout\ = (\reg_pc[4]~16_combout\ & ((current_opcode(6)) # ((\reg_pc[4]~15_combout\)))) # (!\reg_pc[4]~16_combout\ & (((\Add11~8_combout\ & !\reg_pc[4]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(6),
	datab => \Add11~8_combout\,
	datac => \reg_pc[4]~16_combout\,
	datad => \reg_pc[4]~15_combout\,
	combout => \Selector39~0_combout\);

-- Location: LCCOMB_X16_Y17_N8
\Selector39~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector39~1_combout\ = (\reg_pc[4]~15_combout\ & ((\Selector39~0_combout\ & (\stack~346_combout\)) # (!\Selector39~0_combout\ & ((\Add5~10_combout\))))) # (!\reg_pc[4]~15_combout\ & (((\Selector39~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pc[4]~15_combout\,
	datab => \stack~346_combout\,
	datac => \Add5~10_combout\,
	datad => \Selector39~0_combout\,
	combout => \Selector39~1_combout\);

-- Location: FF_X16_Y17_N9
\reg_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector39~1_combout\,
	ena => \reg_pc[2]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => reg_pc(6));

-- Location: LCCOMB_X14_Y19_N14
\Add3~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~42_combout\ = (\currentState.TState_Fetch_StoreFirstByte~q\ & (((reg_pc(6))))) # (!\currentState.TState_Fetch_StoreFirstByte~q\ & (\currentState.TState_Fetch_Begin~q\ & (reg_i(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_Fetch_StoreFirstByte~q\,
	datab => \currentState.TState_Fetch_Begin~q\,
	datac => reg_i(6),
	datad => reg_pc(6),
	combout => \Add3~42_combout\);

-- Location: LCCOMB_X11_Y19_N24
\Add3~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~43_combout\ = (\Add3~42_combout\ & (!\currentState.TState_BCD2~q\ & (!\WideOr3~combout\ & !\currentState.TState_Fetch_ParseAndInitOpcode~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add3~42_combout\,
	datab => \currentState.TState_BCD2~q\,
	datac => \WideOr3~combout\,
	datad => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	combout => \Add3~43_combout\);

-- Location: LCCOMB_X12_Y19_N14
\Add3~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~44_combout\ = ((\Add3~41_combout\ $ (\Add3~43_combout\ $ (!\Add3~39\)))) # (GND)
-- \Add3~45\ = CARRY((\Add3~41_combout\ & ((\Add3~43_combout\) # (!\Add3~39\))) # (!\Add3~41_combout\ & (\Add3~43_combout\ & !\Add3~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add3~41_combout\,
	datab => \Add3~43_combout\,
	datad => VCC,
	cin => \Add3~39\,
	combout => \Add3~44_combout\,
	cout => \Add3~45\);

-- Location: LCCOMB_X14_Y19_N20
\Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector7~0_combout\ = (\ram_addr[5]~2_combout\ & (((!\ram_addr[5]~1_combout\)))) # (!\ram_addr[5]~2_combout\ & ((\ram_addr[5]~1_combout\ & ((\Add3~44_combout\))) # (!\ram_addr[5]~1_combout\ & (\Add12~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add12~10_combout\,
	datab => \ram_addr[5]~2_combout\,
	datac => \ram_addr[5]~1_combout\,
	datad => \Add3~44_combout\,
	combout => \Selector7~0_combout\);

-- Location: LCCOMB_X14_Y19_N0
\Selector7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector7~1_combout\ = (\Selector7~0_combout\ & ((reg_i(6)) # ((!\ram_addr[5]~2_combout\)))) # (!\Selector7~0_combout\ & (((\ram_addr[5]~2_combout\ & reg_pc(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => reg_i(6),
	datab => \Selector7~0_combout\,
	datac => \ram_addr[5]~2_combout\,
	datad => reg_pc(6),
	combout => \Selector7~1_combout\);

-- Location: FF_X14_Y19_N1
\ram_addr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector7~1_combout\,
	ena => \ram_addr[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ram_addr(6));

-- Location: LCCOMB_X13_Y16_N22
\Add14~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add14~10_combout\ = (\Mux29~9_combout\ & ((\Mux31~9_combout\ & (\Add14~9\ & VCC)) # (!\Mux31~9_combout\ & (!\Add14~9\)))) # (!\Mux29~9_combout\ & ((\Mux31~9_combout\ & (!\Add14~9\)) # (!\Mux31~9_combout\ & ((\Add14~9\) # (GND)))))
-- \Add14~11\ = CARRY((\Mux29~9_combout\ & (!\Mux31~9_combout\ & !\Add14~9\)) # (!\Mux29~9_combout\ & ((!\Add14~9\) # (!\Mux31~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux29~9_combout\,
	datab => \Mux31~9_combout\,
	datad => VCC,
	cin => \Add14~9\,
	combout => \Add14~10_combout\,
	cout => \Add14~11\);

-- Location: LCCOMB_X12_Y16_N18
\Add13~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add13~14_combout\ = (reg_i(7) & ((\Mux29~9_combout\ & (\Add13~13\ & VCC)) # (!\Mux29~9_combout\ & (!\Add13~13\)))) # (!reg_i(7) & ((\Mux29~9_combout\ & (!\Add13~13\)) # (!\Mux29~9_combout\ & ((\Add13~13\) # (GND)))))
-- \Add13~15\ = CARRY((reg_i(7) & (!\Mux29~9_combout\ & !\Add13~13\)) # (!reg_i(7) & ((!\Add13~13\) # (!\Mux29~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => reg_i(7),
	datab => \Mux29~9_combout\,
	datad => VCC,
	cin => \Add13~13\,
	combout => \Add13~14_combout\,
	cout => \Add13~15\);

-- Location: LCCOMB_X13_Y16_N6
\reg_i[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_i[7]~7_combout\ = (\Equal36~0_combout\ & ((\Add13~14_combout\))) # (!\Equal36~0_combout\ & (\Add14~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add14~10_combout\,
	datab => \Add13~14_combout\,
	datad => \Equal36~0_combout\,
	combout => \reg_i[7]~7_combout\);

-- Location: FF_X13_Y16_N7
\reg_i[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \reg_i[7]~7_combout\,
	asdata => current_opcode(7),
	sload => \Equal3~12_combout\,
	ena => \reg_i[0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => reg_i(7));

-- Location: LCCOMB_X13_Y19_N18
\Add12~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add12~12_combout\ = (reg_i(7) & (\Add12~11\ $ (GND))) # (!reg_i(7) & (!\Add12~11\ & VCC))
-- \Add12~13\ = CARRY((reg_i(7) & !\Add12~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => reg_i(7),
	datad => VCC,
	cin => \Add12~11\,
	combout => \Add12~12_combout\,
	cout => \Add12~13\);

-- Location: LCCOMB_X7_Y18_N14
\Add34~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add34~14_combout\ = (draw_counter(7) & (!\Add34~13\)) # (!draw_counter(7) & ((\Add34~13\) # (GND)))
-- \Add34~15\ = CARRY((!\Add34~13\) # (!draw_counter(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => draw_counter(7),
	datad => VCC,
	cin => \Add34~13\,
	combout => \Add34~14_combout\,
	cout => \Add34~15\);

-- Location: LCCOMB_X8_Y19_N8
\Selector286~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector286~0_combout\ = (\Add34~14_combout\ & \currentState.TState_Draw_Increment~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add34~14_combout\,
	datad => \currentState.TState_Draw_Increment~q\,
	combout => \Selector286~0_combout\);

-- Location: FF_X8_Y19_N9
\draw_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector286~0_combout\,
	ena => \draw_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => draw_counter(7));

-- Location: LCCOMB_X8_Y19_N24
\Add3~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~46_combout\ = (draw_counter(7) & \currentState.TState_Draw_ReadLine~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => draw_counter(7),
	datac => \currentState.TState_Draw_ReadLine~q\,
	combout => \Add3~46_combout\);

-- Location: LCCOMB_X9_Y19_N8
\Add3~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~47_combout\ = (\ram_data[2]~0_combout\ & ((\Add3~46_combout\) # ((\Add3~10_combout\ & regLoadSave_counter(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add3~10_combout\,
	datab => \ram_data[2]~0_combout\,
	datac => regLoadSave_counter(7),
	datad => \Add3~46_combout\,
	combout => \Add3~47_combout\);

-- Location: LCCOMB_X16_Y20_N12
\Add5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add5~12_combout\ = (reg_pc(7) & (\Add5~11\ $ (GND))) # (!reg_pc(7) & (!\Add5~11\ & VCC))
-- \Add5~13\ = CARRY((reg_pc(7) & !\Add5~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => reg_pc(7),
	datad => VCC,
	cin => \Add5~11\,
	combout => \Add5~12_combout\,
	cout => \Add5~13\);

-- Location: FF_X16_Y20_N13
\stack~268\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Add5~12_combout\,
	ena => \stack~428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~268_q\);

-- Location: FF_X21_Y20_N31
\stack~252\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~12_combout\,
	sload => VCC,
	ena => \stack~412_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~252_q\);

-- Location: FF_X19_Y20_N1
\stack~220\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~12_combout\,
	sload => VCC,
	ena => \stack~420_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~220_q\);

-- Location: FF_X19_Y20_N19
\stack~236\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~12_combout\,
	sload => VCC,
	ena => \stack~404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~236_q\);

-- Location: LCCOMB_X19_Y20_N0
\stack~354\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~354_combout\ = (stack_pointer(0) & ((stack_pointer(1)) # ((\stack~236_q\)))) # (!stack_pointer(0) & (!stack_pointer(1) & (\stack~220_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(0),
	datab => stack_pointer(1),
	datac => \stack~220_q\,
	datad => \stack~236_q\,
	combout => \stack~354_combout\);

-- Location: LCCOMB_X21_Y20_N30
\stack~355\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~355_combout\ = (stack_pointer(1) & ((\stack~354_combout\ & (\stack~268_q\)) # (!\stack~354_combout\ & ((\stack~252_q\))))) # (!stack_pointer(1) & (((\stack~354_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack~268_q\,
	datab => stack_pointer(1),
	datac => \stack~252_q\,
	datad => \stack~354_combout\,
	combout => \stack~355_combout\);

-- Location: FF_X18_Y18_N13
\stack~92\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~12_combout\,
	sload => VCC,
	ena => \stack~416_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~92_q\);

-- Location: LCCOMB_X17_Y21_N22
\stack~108feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~108feeder_combout\ = \Add5~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add5~12_combout\,
	combout => \stack~108feeder_combout\);

-- Location: FF_X17_Y21_N23
\stack~108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \stack~108feeder_combout\,
	ena => \stack~398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~108_q\);

-- Location: LCCOMB_X18_Y18_N12
\stack~347\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~347_combout\ = (stack_pointer(1) & (stack_pointer(0))) # (!stack_pointer(1) & ((stack_pointer(0) & ((\stack~108_q\))) # (!stack_pointer(0) & (\stack~92_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(1),
	datab => stack_pointer(0),
	datac => \stack~92_q\,
	datad => \stack~108_q\,
	combout => \stack~347_combout\);

-- Location: FF_X17_Y18_N21
\stack~140\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~12_combout\,
	sload => VCC,
	ena => \stack~422_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~140_q\);

-- Location: LCCOMB_X22_Y18_N20
\stack~124feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~124feeder_combout\ = \Add5~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add5~12_combout\,
	combout => \stack~124feeder_combout\);

-- Location: FF_X22_Y18_N21
\stack~124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \stack~124feeder_combout\,
	ena => \stack~408_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~124_q\);

-- Location: LCCOMB_X17_Y18_N20
\stack~348\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~348_combout\ = (stack_pointer(1) & ((\stack~347_combout\ & (\stack~140_q\)) # (!\stack~347_combout\ & ((\stack~124_q\))))) # (!stack_pointer(1) & (\stack~347_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(1),
	datab => \stack~347_combout\,
	datac => \stack~140_q\,
	datad => \stack~124_q\,
	combout => \stack~348_combout\);

-- Location: FF_X18_Y20_N7
\stack~172\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~12_combout\,
	sload => VCC,
	ena => \stack~400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~172_q\);

-- Location: FF_X21_Y20_N19
\stack~188\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~12_combout\,
	sload => VCC,
	ena => \stack~406_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~188_q\);

-- Location: FF_X18_Y20_N29
\stack~156\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~12_combout\,
	sload => VCC,
	ena => \stack~414_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~156_q\);

-- Location: LCCOMB_X18_Y20_N28
\stack~349\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~349_combout\ = (stack_pointer(1) & ((\stack~188_q\) # ((stack_pointer(0))))) # (!stack_pointer(1) & (((\stack~156_q\ & !stack_pointer(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack~188_q\,
	datab => stack_pointer(1),
	datac => \stack~156_q\,
	datad => stack_pointer(0),
	combout => \stack~349_combout\);

-- Location: FF_X17_Y20_N11
\stack~204\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~12_combout\,
	sload => VCC,
	ena => \stack~424_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~204_q\);

-- Location: LCCOMB_X17_Y20_N10
\stack~350\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~350_combout\ = (\stack~349_combout\ & (((\stack~204_q\) # (!stack_pointer(0))))) # (!\stack~349_combout\ & (\stack~172_q\ & ((stack_pointer(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack~172_q\,
	datab => \stack~349_combout\,
	datac => \stack~204_q\,
	datad => stack_pointer(0),
	combout => \stack~350_combout\);

-- Location: FF_X19_Y18_N13
\stack~28\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~12_combout\,
	sload => VCC,
	ena => \stack~418_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~28_q\);

-- Location: FF_X19_Y18_N19
\stack~60\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~12_combout\,
	sload => VCC,
	ena => \stack~410_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~60_q\);

-- Location: LCCOMB_X19_Y18_N12
\stack~351\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~351_combout\ = (stack_pointer(1) & ((stack_pointer(0)) # ((\stack~60_q\)))) # (!stack_pointer(1) & (!stack_pointer(0) & (\stack~28_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(1),
	datab => stack_pointer(0),
	datac => \stack~28_q\,
	datad => \stack~60_q\,
	combout => \stack~351_combout\);

-- Location: FF_X18_Y19_N5
\stack~44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~12_combout\,
	sload => VCC,
	ena => \stack~402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~44_q\);

-- Location: FF_X18_Y19_N27
\stack~76\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~12_combout\,
	sload => VCC,
	ena => \stack~426_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~76_q\);

-- Location: LCCOMB_X18_Y19_N26
\stack~352\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~352_combout\ = (\stack~351_combout\ & (((\stack~76_q\) # (!stack_pointer(0))))) # (!\stack~351_combout\ & (\stack~44_q\ & ((stack_pointer(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack~351_combout\,
	datab => \stack~44_q\,
	datac => \stack~76_q\,
	datad => stack_pointer(0),
	combout => \stack~352_combout\);

-- Location: LCCOMB_X21_Y20_N28
\stack~353\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~353_combout\ = (stack_pointer(3) & ((\stack~350_combout\) # ((stack_pointer(2))))) # (!stack_pointer(3) & (((!stack_pointer(2) & \stack~352_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack~350_combout\,
	datab => stack_pointer(3),
	datac => stack_pointer(2),
	datad => \stack~352_combout\,
	combout => \stack~353_combout\);

-- Location: LCCOMB_X21_Y20_N4
\stack~356\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~356_combout\ = (stack_pointer(2) & ((\stack~353_combout\ & (\stack~355_combout\)) # (!\stack~353_combout\ & ((\stack~348_combout\))))) # (!stack_pointer(2) & (((\stack~353_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack~355_combout\,
	datab => \stack~348_combout\,
	datac => stack_pointer(2),
	datad => \stack~353_combout\,
	combout => \stack~356_combout\);

-- Location: LCCOMB_X16_Y17_N22
\Add11~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add11~10_combout\ = (reg_pc(7) & (!\Add11~9\)) # (!reg_pc(7) & ((\Add11~9\) # (GND)))
-- \Add11~11\ = CARRY((!\Add11~9\) # (!reg_pc(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => reg_pc(7),
	datad => VCC,
	cin => \Add11~9\,
	combout => \Add11~10_combout\,
	cout => \Add11~11\);

-- Location: LCCOMB_X17_Y17_N28
\Selector38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector38~0_combout\ = (\reg_pc[4]~15_combout\ & ((\Add5~12_combout\) # ((\reg_pc[4]~16_combout\)))) # (!\reg_pc[4]~15_combout\ & (((!\reg_pc[4]~16_combout\ & \Add11~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pc[4]~15_combout\,
	datab => \Add5~12_combout\,
	datac => \reg_pc[4]~16_combout\,
	datad => \Add11~10_combout\,
	combout => \Selector38~0_combout\);

-- Location: LCCOMB_X17_Y17_N0
\Selector38~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector38~1_combout\ = (\reg_pc[4]~16_combout\ & ((\Selector38~0_combout\ & (\stack~356_combout\)) # (!\Selector38~0_combout\ & ((current_opcode(7)))))) # (!\reg_pc[4]~16_combout\ & (((\Selector38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack~356_combout\,
	datab => \reg_pc[4]~16_combout\,
	datac => current_opcode(7),
	datad => \Selector38~0_combout\,
	combout => \Selector38~1_combout\);

-- Location: FF_X17_Y17_N1
\reg_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector38~1_combout\,
	ena => \reg_pc[2]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => reg_pc(7));

-- Location: LCCOMB_X12_Y20_N10
\Add3~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~48_combout\ = (\currentState.TState_Fetch_StoreFirstByte~q\ & (((reg_pc(7))))) # (!\currentState.TState_Fetch_StoreFirstByte~q\ & (reg_i(7) & ((\currentState.TState_Fetch_Begin~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => reg_i(7),
	datab => reg_pc(7),
	datac => \currentState.TState_Fetch_Begin~q\,
	datad => \currentState.TState_Fetch_StoreFirstByte~q\,
	combout => \Add3~48_combout\);

-- Location: LCCOMB_X12_Y20_N12
\Add3~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~49_combout\ = (!\WideOr3~combout\ & (!\currentState.TState_Fetch_ParseAndInitOpcode~q\ & (!\currentState.TState_BCD2~q\ & \Add3~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WideOr3~combout\,
	datab => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	datac => \currentState.TState_BCD2~q\,
	datad => \Add3~48_combout\,
	combout => \Add3~49_combout\);

-- Location: LCCOMB_X12_Y19_N16
\Add3~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~50_combout\ = (\Add3~47_combout\ & ((\Add3~49_combout\ & (\Add3~45\ & VCC)) # (!\Add3~49_combout\ & (!\Add3~45\)))) # (!\Add3~47_combout\ & ((\Add3~49_combout\ & (!\Add3~45\)) # (!\Add3~49_combout\ & ((\Add3~45\) # (GND)))))
-- \Add3~51\ = CARRY((\Add3~47_combout\ & (!\Add3~49_combout\ & !\Add3~45\)) # (!\Add3~47_combout\ & ((!\Add3~45\) # (!\Add3~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add3~47_combout\,
	datab => \Add3~49_combout\,
	datad => VCC,
	cin => \Add3~45\,
	combout => \Add3~50_combout\,
	cout => \Add3~51\);

-- Location: LCCOMB_X12_Y19_N30
\Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector6~0_combout\ = (\ram_addr[5]~1_combout\ & ((\ram_addr[5]~2_combout\ & ((reg_pc(7)))) # (!\ram_addr[5]~2_combout\ & (\Add3~50_combout\)))) # (!\ram_addr[5]~1_combout\ & (((\ram_addr[5]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_addr[5]~1_combout\,
	datab => \Add3~50_combout\,
	datac => \ram_addr[5]~2_combout\,
	datad => reg_pc(7),
	combout => \Selector6~0_combout\);

-- Location: LCCOMB_X13_Y19_N0
\Selector6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector6~1_combout\ = (\ram_addr[5]~1_combout\ & (((\Selector6~0_combout\)))) # (!\ram_addr[5]~1_combout\ & ((\Selector6~0_combout\ & (reg_i(7))) # (!\Selector6~0_combout\ & ((\Add12~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_addr[5]~1_combout\,
	datab => reg_i(7),
	datac => \Add12~12_combout\,
	datad => \Selector6~0_combout\,
	combout => \Selector6~1_combout\);

-- Location: FF_X13_Y19_N1
\ram_addr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector6~1_combout\,
	ena => \ram_addr[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ram_addr(7));

-- Location: LCCOMB_X12_Y16_N20
\Add13~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add13~16_combout\ = (reg_i(8) & (\Add13~15\ $ (GND))) # (!reg_i(8) & (!\Add13~15\ & VCC))
-- \Add13~17\ = CARRY((reg_i(8) & !\Add13~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => reg_i(8),
	datad => VCC,
	cin => \Add13~15\,
	combout => \Add13~16_combout\,
	cout => \Add13~17\);

-- Location: LCCOMB_X13_Y16_N24
\Add14~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add14~12_combout\ = (\Mux30~9_combout\ & (\Add14~11\ $ (GND))) # (!\Mux30~9_combout\ & (!\Add14~11\ & VCC))
-- \Add14~13\ = CARRY((\Mux30~9_combout\ & !\Add14~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mux30~9_combout\,
	datad => VCC,
	cin => \Add14~11\,
	combout => \Add14~12_combout\,
	cout => \Add14~13\);

-- Location: LCCOMB_X13_Y16_N4
\reg_i[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_i[8]~8_combout\ = (\Equal36~0_combout\ & (\Add13~16_combout\)) # (!\Equal36~0_combout\ & ((\Add14~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal36~0_combout\,
	datab => \Add13~16_combout\,
	datad => \Add14~12_combout\,
	combout => \reg_i[8]~8_combout\);

-- Location: FF_X13_Y16_N5
\reg_i[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \reg_i[8]~8_combout\,
	asdata => current_opcode(8),
	sload => \Equal3~12_combout\,
	ena => \reg_i[0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => reg_i(8));

-- Location: LCCOMB_X16_Y20_N14
\Add5~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add5~14_combout\ = (reg_pc(8) & (!\Add5~13\)) # (!reg_pc(8) & ((\Add5~13\) # (GND)))
-- \Add5~15\ = CARRY((!\Add5~13\) # (!reg_pc(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => reg_pc(8),
	datad => VCC,
	cin => \Add5~13\,
	combout => \Add5~14_combout\,
	cout => \Add5~15\);

-- Location: LCCOMB_X16_Y17_N24
\Add11~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add11~12_combout\ = (reg_pc(8) & (\Add11~11\ $ (GND))) # (!reg_pc(8) & (!\Add11~11\ & VCC))
-- \Add11~13\ = CARRY((reg_pc(8) & !\Add11~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => reg_pc(8),
	datad => VCC,
	cin => \Add11~11\,
	combout => \Add11~12_combout\,
	cout => \Add11~13\);

-- Location: LCCOMB_X16_Y17_N10
\Selector37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector37~0_combout\ = (\reg_pc[4]~15_combout\ & (\reg_pc[4]~16_combout\)) # (!\reg_pc[4]~15_combout\ & ((\reg_pc[4]~16_combout\ & (current_opcode(8))) # (!\reg_pc[4]~16_combout\ & ((\Add11~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pc[4]~15_combout\,
	datab => \reg_pc[4]~16_combout\,
	datac => current_opcode(8),
	datad => \Add11~12_combout\,
	combout => \Selector37~0_combout\);

-- Location: LCCOMB_X17_Y21_N4
\stack~109feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~109feeder_combout\ = \Add5~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add5~14_combout\,
	combout => \stack~109feeder_combout\);

-- Location: FF_X17_Y21_N5
\stack~109\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \stack~109feeder_combout\,
	ena => \stack~398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~109_q\);

-- Location: FF_X17_Y19_N5
\stack~237\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~14_combout\,
	sload => VCC,
	ena => \stack~404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~237_q\);

-- Location: FF_X18_Y19_N29
\stack~45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~14_combout\,
	sload => VCC,
	ena => \stack~402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~45_q\);

-- Location: FF_X17_Y19_N15
\stack~173\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~14_combout\,
	sload => VCC,
	ena => \stack~400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~173_q\);

-- Location: LCCOMB_X18_Y19_N28
\stack~357\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~357_combout\ = (stack_pointer(2) & (stack_pointer(3))) # (!stack_pointer(2) & ((stack_pointer(3) & ((\stack~173_q\))) # (!stack_pointer(3) & (\stack~45_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(2),
	datab => stack_pointer(3),
	datac => \stack~45_q\,
	datad => \stack~173_q\,
	combout => \stack~357_combout\);

-- Location: LCCOMB_X17_Y19_N4
\stack~358\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~358_combout\ = (stack_pointer(2) & ((\stack~357_combout\ & ((\stack~237_q\))) # (!\stack~357_combout\ & (\stack~109_q\)))) # (!stack_pointer(2) & (((\stack~357_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack~109_q\,
	datab => stack_pointer(2),
	datac => \stack~237_q\,
	datad => \stack~357_combout\,
	combout => \stack~358_combout\);

-- Location: FF_X16_Y20_N15
\stack~269\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Add5~14_combout\,
	ena => \stack~428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~269_q\);

-- Location: FF_X16_Y20_N27
\stack~141\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~14_combout\,
	sload => VCC,
	ena => \stack~422_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~141_q\);

-- Location: FF_X17_Y20_N13
\stack~205\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~14_combout\,
	sload => VCC,
	ena => \stack~424_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~205_q\);

-- Location: FF_X17_Y20_N23
\stack~77\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~14_combout\,
	sload => VCC,
	ena => \stack~426_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~77_q\);

-- Location: LCCOMB_X17_Y20_N22
\stack~364\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~364_combout\ = (stack_pointer(3) & ((\stack~205_q\) # ((stack_pointer(2))))) # (!stack_pointer(3) & (((\stack~77_q\ & !stack_pointer(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack~205_q\,
	datab => stack_pointer(3),
	datac => \stack~77_q\,
	datad => stack_pointer(2),
	combout => \stack~364_combout\);

-- Location: LCCOMB_X16_Y20_N26
\stack~365\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~365_combout\ = (stack_pointer(2) & ((\stack~364_combout\ & (\stack~269_q\)) # (!\stack~364_combout\ & ((\stack~141_q\))))) # (!stack_pointer(2) & (((\stack~364_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(2),
	datab => \stack~269_q\,
	datac => \stack~141_q\,
	datad => \stack~364_combout\,
	combout => \stack~365_combout\);

-- Location: FF_X18_Y20_N27
\stack~157\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~14_combout\,
	sload => VCC,
	ena => \stack~414_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~157_q\);

-- Location: FF_X18_Y18_N25
\stack~221\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~14_combout\,
	sload => VCC,
	ena => \stack~420_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~221_q\);

-- Location: FF_X19_Y18_N7
\stack~29\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~14_combout\,
	sload => VCC,
	ena => \stack~418_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~29_q\);

-- Location: FF_X18_Y18_N15
\stack~93\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~14_combout\,
	sload => VCC,
	ena => \stack~416_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~93_q\);

-- Location: LCCOMB_X19_Y18_N6
\stack~361\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~361_combout\ = (stack_pointer(2) & ((stack_pointer(3)) # ((\stack~93_q\)))) # (!stack_pointer(2) & (!stack_pointer(3) & (\stack~29_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(2),
	datab => stack_pointer(3),
	datac => \stack~29_q\,
	datad => \stack~93_q\,
	combout => \stack~361_combout\);

-- Location: LCCOMB_X18_Y18_N24
\stack~362\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~362_combout\ = (stack_pointer(3) & ((\stack~361_combout\ & ((\stack~221_q\))) # (!\stack~361_combout\ & (\stack~157_q\)))) # (!stack_pointer(3) & (((\stack~361_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack~157_q\,
	datab => stack_pointer(3),
	datac => \stack~221_q\,
	datad => \stack~361_combout\,
	combout => \stack~362_combout\);

-- Location: FF_X21_Y20_N11
\stack~189\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~14_combout\,
	sload => VCC,
	ena => \stack~406_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~189_q\);

-- Location: FF_X21_Y20_N1
\stack~253\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~14_combout\,
	sload => VCC,
	ena => \stack~412_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~253_q\);

-- Location: FF_X22_Y20_N23
\stack~61\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~14_combout\,
	sload => VCC,
	ena => \stack~410_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~61_q\);

-- Location: FF_X22_Y19_N15
\stack~125\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~14_combout\,
	sload => VCC,
	ena => \stack~408_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~125_q\);

-- Location: LCCOMB_X22_Y20_N22
\stack~359\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~359_combout\ = (stack_pointer(3) & (stack_pointer(2))) # (!stack_pointer(3) & ((stack_pointer(2) & ((\stack~125_q\))) # (!stack_pointer(2) & (\stack~61_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(3),
	datab => stack_pointer(2),
	datac => \stack~61_q\,
	datad => \stack~125_q\,
	combout => \stack~359_combout\);

-- Location: LCCOMB_X21_Y20_N0
\stack~360\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~360_combout\ = (stack_pointer(3) & ((\stack~359_combout\ & ((\stack~253_q\))) # (!\stack~359_combout\ & (\stack~189_q\)))) # (!stack_pointer(3) & (((\stack~359_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack~189_q\,
	datab => stack_pointer(3),
	datac => \stack~253_q\,
	datad => \stack~359_combout\,
	combout => \stack~360_combout\);

-- Location: LCCOMB_X19_Y18_N8
\stack~363\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~363_combout\ = (stack_pointer(1) & (((stack_pointer(0)) # (\stack~360_combout\)))) # (!stack_pointer(1) & (\stack~362_combout\ & (!stack_pointer(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(1),
	datab => \stack~362_combout\,
	datac => stack_pointer(0),
	datad => \stack~360_combout\,
	combout => \stack~363_combout\);

-- Location: LCCOMB_X16_Y18_N10
\stack~366\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~366_combout\ = (stack_pointer(0) & ((\stack~363_combout\ & ((\stack~365_combout\))) # (!\stack~363_combout\ & (\stack~358_combout\)))) # (!stack_pointer(0) & (((\stack~363_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(0),
	datab => \stack~358_combout\,
	datac => \stack~365_combout\,
	datad => \stack~363_combout\,
	combout => \stack~366_combout\);

-- Location: LCCOMB_X16_Y18_N12
\Selector37~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector37~1_combout\ = (\reg_pc[4]~15_combout\ & ((\Selector37~0_combout\ & ((\stack~366_combout\))) # (!\Selector37~0_combout\ & (\Add5~14_combout\)))) # (!\reg_pc[4]~15_combout\ & (((\Selector37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pc[4]~15_combout\,
	datab => \Add5~14_combout\,
	datac => \Selector37~0_combout\,
	datad => \stack~366_combout\,
	combout => \Selector37~1_combout\);

-- Location: FF_X16_Y18_N13
\reg_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector37~1_combout\,
	ena => \reg_pc[2]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => reg_pc(8));

-- Location: LCCOMB_X13_Y20_N18
\Add3~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~54_combout\ = (\currentState.TState_Fetch_StoreFirstByte~q\ & (((reg_pc(8))))) # (!\currentState.TState_Fetch_StoreFirstByte~q\ & (reg_i(8) & ((\currentState.TState_Fetch_Begin~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => reg_i(8),
	datab => \currentState.TState_Fetch_StoreFirstByte~q\,
	datac => reg_pc(8),
	datad => \currentState.TState_Fetch_Begin~q\,
	combout => \Add3~54_combout\);

-- Location: LCCOMB_X13_Y20_N4
\Add3~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~55_combout\ = (!\currentState.TState_BCD2~q\ & (\Add3~54_combout\ & (!\currentState.TState_Fetch_ParseAndInitOpcode~q\ & !\WideOr3~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_BCD2~q\,
	datab => \Add3~54_combout\,
	datac => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	datad => \WideOr3~combout\,
	combout => \Add3~55_combout\);

-- Location: LCCOMB_X7_Y18_N16
\Add34~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add34~16_combout\ = (draw_counter(8) & (\Add34~15\ $ (GND))) # (!draw_counter(8) & (!\Add34~15\ & VCC))
-- \Add34~17\ = CARRY((draw_counter(8) & !\Add34~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => draw_counter(8),
	datad => VCC,
	cin => \Add34~15\,
	combout => \Add34~16_combout\,
	cout => \Add34~17\);

-- Location: LCCOMB_X8_Y19_N2
\Selector285~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector285~0_combout\ = (\Add34~16_combout\ & \currentState.TState_Draw_Increment~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add34~16_combout\,
	datad => \currentState.TState_Draw_Increment~q\,
	combout => \Selector285~0_combout\);

-- Location: FF_X8_Y19_N3
\draw_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector285~0_combout\,
	ena => \draw_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => draw_counter(8));

-- Location: LCCOMB_X8_Y19_N14
\Add3~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~52_combout\ = (\currentState.TState_Draw_ReadLine~q\ & draw_counter(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \currentState.TState_Draw_ReadLine~q\,
	datad => draw_counter(8),
	combout => \Add3~52_combout\);

-- Location: LCCOMB_X9_Y19_N2
\Add3~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~53_combout\ = (\ram_data[2]~0_combout\ & ((\Add3~52_combout\) # ((regLoadSave_counter(8) & \Add3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add3~52_combout\,
	datab => regLoadSave_counter(8),
	datac => \ram_data[2]~0_combout\,
	datad => \Add3~10_combout\,
	combout => \Add3~53_combout\);

-- Location: LCCOMB_X12_Y19_N18
\Add3~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~56_combout\ = ((\Add3~55_combout\ $ (\Add3~53_combout\ $ (!\Add3~51\)))) # (GND)
-- \Add3~57\ = CARRY((\Add3~55_combout\ & ((\Add3~53_combout\) # (!\Add3~51\))) # (!\Add3~55_combout\ & (\Add3~53_combout\ & !\Add3~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add3~55_combout\,
	datab => \Add3~53_combout\,
	datad => VCC,
	cin => \Add3~51\,
	combout => \Add3~56_combout\,
	cout => \Add3~57\);

-- Location: LCCOMB_X13_Y19_N20
\Add12~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add12~14_combout\ = (reg_i(8) & (!\Add12~13\)) # (!reg_i(8) & ((\Add12~13\) # (GND)))
-- \Add12~15\ = CARRY((!\Add12~13\) # (!reg_i(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => reg_i(8),
	datad => VCC,
	cin => \Add12~13\,
	combout => \Add12~14_combout\,
	cout => \Add12~15\);

-- Location: LCCOMB_X14_Y19_N2
\Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector5~0_combout\ = (\ram_addr[5]~1_combout\ & (\Add3~56_combout\ & (!\ram_addr[5]~2_combout\))) # (!\ram_addr[5]~1_combout\ & (((\ram_addr[5]~2_combout\) # (\Add12~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add3~56_combout\,
	datab => \ram_addr[5]~1_combout\,
	datac => \ram_addr[5]~2_combout\,
	datad => \Add12~14_combout\,
	combout => \Selector5~0_combout\);

-- Location: LCCOMB_X14_Y19_N6
\Selector5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector5~1_combout\ = (\ram_addr[5]~2_combout\ & ((\Selector5~0_combout\ & (reg_i(8))) # (!\Selector5~0_combout\ & ((reg_pc(8)))))) # (!\ram_addr[5]~2_combout\ & (((\Selector5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => reg_i(8),
	datab => \ram_addr[5]~2_combout\,
	datac => reg_pc(8),
	datad => \Selector5~0_combout\,
	combout => \Selector5~1_combout\);

-- Location: FF_X14_Y19_N7
\ram_addr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector5~1_combout\,
	ena => \ram_addr[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ram_addr(8));

-- Location: LCCOMB_X13_Y16_N26
\Add14~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add14~14_combout\ = (\Mux29~9_combout\ & (!\Add14~13\)) # (!\Mux29~9_combout\ & ((\Add14~13\) # (GND)))
-- \Add14~15\ = CARRY((!\Add14~13\) # (!\Mux29~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux29~9_combout\,
	datad => VCC,
	cin => \Add14~13\,
	combout => \Add14~14_combout\,
	cout => \Add14~15\);

-- Location: LCCOMB_X12_Y16_N22
\Add13~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add13~18_combout\ = (reg_i(9) & (!\Add13~17\)) # (!reg_i(9) & ((\Add13~17\) # (GND)))
-- \Add13~19\ = CARRY((!\Add13~17\) # (!reg_i(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => reg_i(9),
	datad => VCC,
	cin => \Add13~17\,
	combout => \Add13~18_combout\,
	cout => \Add13~19\);

-- Location: LCCOMB_X13_Y16_N30
\reg_i[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_i[9]~9_combout\ = (\Equal36~0_combout\ & ((\Add13~18_combout\))) # (!\Equal36~0_combout\ & (\Add14~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add14~14_combout\,
	datab => \Add13~18_combout\,
	datad => \Equal36~0_combout\,
	combout => \reg_i[9]~9_combout\);

-- Location: LCCOMB_X13_Y15_N4
\current_opcode[9]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \current_opcode[9]~_wirecell_combout\ = !current_opcode(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => current_opcode(9),
	combout => \current_opcode[9]~_wirecell_combout\);

-- Location: FF_X13_Y16_N31
\reg_i[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \reg_i[9]~9_combout\,
	asdata => \current_opcode[9]~_wirecell_combout\,
	sload => \Equal3~12_combout\,
	ena => \reg_i[0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => reg_i(9));

-- Location: LCCOMB_X12_Y17_N26
\reg_pc~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_pc~22_combout\ = (current_opcode(12) & (current_opcode(14))) # (!current_opcode(12) & ((\reg_pc[2]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(14),
	datac => \reg_pc[2]~18_combout\,
	datad => current_opcode(12),
	combout => \reg_pc~22_combout\);

-- Location: LCCOMB_X13_Y18_N0
\reg_pc~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_pc~23_combout\ = ((!\reg_pc~22_combout\ & (\reg_pc~5_combout\ & \reg_pc~9_combout\))) # (!\reg_pc[2]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pc~22_combout\,
	datab => \reg_pc~5_combout\,
	datac => \reg_pc[2]~4_combout\,
	datad => \reg_pc~9_combout\,
	combout => \reg_pc~23_combout\);

-- Location: LCCOMB_X16_Y20_N16
\Add5~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add5~16_combout\ = (reg_pc(9) & (!\Add5~15\ & VCC)) # (!reg_pc(9) & (\Add5~15\ $ (GND)))
-- \Add5~17\ = CARRY((!reg_pc(9) & !\Add5~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => reg_pc(9),
	datad => VCC,
	cin => \Add5~15\,
	combout => \Add5~16_combout\,
	cout => \Add5~17\);

-- Location: LCCOMB_X13_Y18_N26
\reg_pc~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_pc~24_combout\ = (\Equal1~2_combout\ & (\reg_pc~23_combout\ & ((!reg_pc(9))))) # (!\Equal1~2_combout\ & (((\Add5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal1~2_combout\,
	datab => \reg_pc~23_combout\,
	datac => \Add5~16_combout\,
	datad => reg_pc(9),
	combout => \reg_pc~24_combout\);

-- Location: LCCOMB_X16_Y17_N26
\Add11~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add11~14_combout\ = (reg_pc(9) & ((\Add11~13\) # (GND))) # (!reg_pc(9) & (!\Add11~13\))
-- \Add11~15\ = CARRY((reg_pc(9)) # (!\Add11~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => reg_pc(9),
	datad => VCC,
	cin => \Add11~13\,
	combout => \Add11~14_combout\,
	cout => \Add11~15\);

-- Location: LCCOMB_X12_Y17_N10
\reg_pc~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_pc~29_combout\ = (current_opcode(15) & ((current_opcode(14) & ((\Add5~16_combout\))) # (!current_opcode(14) & (\Add11~14_combout\)))) # (!current_opcode(15) & (\Add11~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add11~14_combout\,
	datab => current_opcode(15),
	datac => current_opcode(14),
	datad => \Add5~16_combout\,
	combout => \reg_pc~29_combout\);

-- Location: LCCOMB_X12_Y17_N0
\reg_pc~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_pc~30_combout\ = (current_opcode(15) & (((reg_pc(9)) # (!current_opcode(13))))) # (!current_opcode(15) & ((current_opcode(13) & (!\reg_pc~29_combout\)) # (!current_opcode(13) & ((reg_pc(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pc~29_combout\,
	datab => current_opcode(15),
	datac => current_opcode(13),
	datad => reg_pc(9),
	combout => \reg_pc~30_combout\);

-- Location: LCCOMB_X12_Y17_N8
\reg_pc~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_pc~26_combout\ = (\Equal28~1_combout\ & ((\Mux28~2_combout\ & (\Add5~16_combout\)) # (!\Mux28~2_combout\ & ((\Add11~14_combout\))))) # (!\Equal28~1_combout\ & ((\Mux28~2_combout\ & ((\Add11~14_combout\))) # (!\Mux28~2_combout\ & 
-- (\Add5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal28~1_combout\,
	datab => \Add5~16_combout\,
	datac => \Add11~14_combout\,
	datad => \Mux28~2_combout\,
	combout => \reg_pc~26_combout\);

-- Location: LCCOMB_X12_Y17_N2
\reg_pc~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_pc~27_combout\ = (\Equal28~1_combout\ & (((!\reg_pc~26_combout\)))) # (!\Equal28~1_combout\ & ((\Equal29~1_combout\ & (!\reg_pc~26_combout\)) # (!\Equal29~1_combout\ & ((reg_pc(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal28~1_combout\,
	datab => \Equal29~1_combout\,
	datac => \reg_pc~26_combout\,
	datad => reg_pc(9),
	combout => \reg_pc~27_combout\);

-- Location: LCCOMB_X12_Y17_N12
\reg_pc~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_pc~28_combout\ = (!current_opcode(13) & (current_opcode(15) & !\reg_pc~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(13),
	datac => current_opcode(15),
	datad => \reg_pc~27_combout\,
	combout => \reg_pc~28_combout\);

-- Location: LCCOMB_X12_Y17_N18
\reg_pc~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_pc~31_combout\ = (current_opcode(12) & (((\reg_pc~28_combout\) # (!\reg_pc~30_combout\)))) # (!current_opcode(12) & (\reg_pc~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pc~29_combout\,
	datab => \reg_pc~30_combout\,
	datac => \reg_pc~28_combout\,
	datad => current_opcode(12),
	combout => \reg_pc~31_combout\);

-- Location: LCCOMB_X13_Y18_N22
\reg_pc~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_pc~32_combout\ = (\reg_pc~22_combout\ & (\reg_pc~9_combout\ & (\reg_pc~31_combout\ & \reg_pc~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pc~22_combout\,
	datab => \reg_pc~9_combout\,
	datac => \reg_pc~31_combout\,
	datad => \reg_pc~5_combout\,
	combout => \reg_pc~32_combout\);

-- Location: LCCOMB_X13_Y18_N8
\reg_pc~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_pc~33_combout\ = (\Equal1~2_combout\ & ((\reg_pc~32_combout\) # ((!current_opcode(9) & \Equal3~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pc~32_combout\,
	datab => current_opcode(9),
	datac => \Equal1~2_combout\,
	datad => \Equal3~7_combout\,
	combout => \reg_pc~33_combout\);

-- Location: LCCOMB_X13_Y18_N20
\reg_pc~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_pc~25_combout\ = (\Add5~16_combout\ & ((\Equal3~6_combout\) # ((\reg_pc~5_combout\ & !\reg_pc~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add5~16_combout\,
	datab => \reg_pc~5_combout\,
	datac => \Equal3~6_combout\,
	datad => \reg_pc~9_combout\,
	combout => \reg_pc~25_combout\);

-- Location: LCCOMB_X13_Y18_N10
\reg_pc~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_pc~34_combout\ = (\reg_pc~24_combout\) # ((!\Equal2~5_combout\ & ((\reg_pc~33_combout\) # (\reg_pc~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pc~24_combout\,
	datab => \Equal2~5_combout\,
	datac => \reg_pc~33_combout\,
	datad => \reg_pc~25_combout\,
	combout => \reg_pc~34_combout\);

-- Location: FF_X16_Y20_N17
\stack~270\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Add5~16_combout\,
	ena => \stack~428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~270_q\);

-- Location: FF_X19_Y20_N23
\stack~238\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~16_combout\,
	sload => VCC,
	ena => \stack~404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~238_q\);

-- Location: FF_X19_Y20_N29
\stack~222\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~16_combout\,
	sload => VCC,
	ena => \stack~420_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~222_q\);

-- Location: FF_X21_Y20_N21
\stack~254\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~16_combout\,
	sload => VCC,
	ena => \stack~412_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~254_q\);

-- Location: LCCOMB_X19_Y20_N28
\stack~374\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~374_combout\ = (stack_pointer(0) & (stack_pointer(1))) # (!stack_pointer(0) & ((stack_pointer(1) & ((\stack~254_q\))) # (!stack_pointer(1) & (\stack~222_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(0),
	datab => stack_pointer(1),
	datac => \stack~222_q\,
	datad => \stack~254_q\,
	combout => \stack~374_combout\);

-- Location: LCCOMB_X19_Y20_N22
\stack~375\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~375_combout\ = (stack_pointer(0) & ((\stack~374_combout\ & (\stack~270_q\)) # (!\stack~374_combout\ & ((\stack~238_q\))))) # (!stack_pointer(0) & (((\stack~374_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(0),
	datab => \stack~270_q\,
	datac => \stack~238_q\,
	datad => \stack~374_combout\,
	combout => \stack~375_combout\);

-- Location: FF_X18_Y20_N13
\stack~174\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~16_combout\,
	sload => VCC,
	ena => \stack~400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~174_q\);

-- Location: FF_X18_Y20_N19
\stack~158\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~16_combout\,
	sload => VCC,
	ena => \stack~414_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~158_q\);

-- Location: LCCOMB_X18_Y20_N18
\stack~367\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~367_combout\ = (stack_pointer(1) & (((stack_pointer(0))))) # (!stack_pointer(1) & ((stack_pointer(0) & (\stack~174_q\)) # (!stack_pointer(0) & ((\stack~158_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack~174_q\,
	datab => stack_pointer(1),
	datac => \stack~158_q\,
	datad => stack_pointer(0),
	combout => \stack~367_combout\);

-- Location: FF_X17_Y20_N1
\stack~206\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~16_combout\,
	sload => VCC,
	ena => \stack~424_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~206_q\);

-- Location: FF_X21_Y20_N27
\stack~190\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~16_combout\,
	sload => VCC,
	ena => \stack~406_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~190_q\);

-- Location: LCCOMB_X17_Y20_N0
\stack~368\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~368_combout\ = (\stack~367_combout\ & (((\stack~206_q\)) # (!stack_pointer(1)))) # (!\stack~367_combout\ & (stack_pointer(1) & ((\stack~190_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack~367_combout\,
	datab => stack_pointer(1),
	datac => \stack~206_q\,
	datad => \stack~190_q\,
	combout => \stack~368_combout\);

-- Location: FF_X18_Y19_N3
\stack~46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~16_combout\,
	sload => VCC,
	ena => \stack~402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~46_q\);

-- Location: FF_X19_Y18_N31
\stack~30\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~16_combout\,
	sload => VCC,
	ena => \stack~418_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~30_q\);

-- Location: LCCOMB_X19_Y18_N30
\stack~371\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~371_combout\ = (stack_pointer(0) & ((\stack~46_q\) # ((stack_pointer(1))))) # (!stack_pointer(0) & (((\stack~30_q\ & !stack_pointer(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack~46_q\,
	datab => stack_pointer(0),
	datac => \stack~30_q\,
	datad => stack_pointer(1),
	combout => \stack~371_combout\);

-- Location: FF_X21_Y18_N1
\stack~78\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~16_combout\,
	sload => VCC,
	ena => \stack~426_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~78_q\);

-- Location: FF_X21_Y18_N3
\stack~62\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~16_combout\,
	sload => VCC,
	ena => \stack~410_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~62_q\);

-- Location: LCCOMB_X21_Y18_N0
\stack~372\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~372_combout\ = (\stack~371_combout\ & (((\stack~78_q\)) # (!stack_pointer(1)))) # (!\stack~371_combout\ & (stack_pointer(1) & ((\stack~62_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack~371_combout\,
	datab => stack_pointer(1),
	datac => \stack~78_q\,
	datad => \stack~62_q\,
	combout => \stack~372_combout\);

-- Location: FF_X18_Y18_N23
\stack~94\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~16_combout\,
	sload => VCC,
	ena => \stack~416_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~94_q\);

-- Location: LCCOMB_X22_Y18_N18
\stack~126feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~126feeder_combout\ = \Add5~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add5~16_combout\,
	combout => \stack~126feeder_combout\);

-- Location: FF_X22_Y18_N19
\stack~126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \stack~126feeder_combout\,
	ena => \stack~408_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~126_q\);

-- Location: LCCOMB_X18_Y18_N22
\stack~369\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~369_combout\ = (stack_pointer(1) & ((stack_pointer(0)) # ((\stack~126_q\)))) # (!stack_pointer(1) & (!stack_pointer(0) & (\stack~94_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(1),
	datab => stack_pointer(0),
	datac => \stack~94_q\,
	datad => \stack~126_q\,
	combout => \stack~369_combout\);

-- Location: FF_X17_Y18_N31
\stack~142\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~16_combout\,
	sload => VCC,
	ena => \stack~422_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~142_q\);

-- Location: LCCOMB_X17_Y21_N14
\stack~110feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~110feeder_combout\ = \Add5~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add5~16_combout\,
	combout => \stack~110feeder_combout\);

-- Location: FF_X17_Y21_N15
\stack~110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \stack~110feeder_combout\,
	ena => \stack~398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~110_q\);

-- Location: LCCOMB_X17_Y18_N30
\stack~370\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~370_combout\ = (stack_pointer(0) & ((\stack~369_combout\ & (\stack~142_q\)) # (!\stack~369_combout\ & ((\stack~110_q\))))) # (!stack_pointer(0) & (\stack~369_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(0),
	datab => \stack~369_combout\,
	datac => \stack~142_q\,
	datad => \stack~110_q\,
	combout => \stack~370_combout\);

-- Location: LCCOMB_X17_Y18_N4
\stack~373\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~373_combout\ = (stack_pointer(3) & (((stack_pointer(2))))) # (!stack_pointer(3) & ((stack_pointer(2) & ((\stack~370_combout\))) # (!stack_pointer(2) & (\stack~372_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(3),
	datab => \stack~372_combout\,
	datac => \stack~370_combout\,
	datad => stack_pointer(2),
	combout => \stack~373_combout\);

-- Location: LCCOMB_X17_Y21_N8
\stack~376\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~376_combout\ = (stack_pointer(3) & ((\stack~373_combout\ & (\stack~375_combout\)) # (!\stack~373_combout\ & ((\stack~368_combout\))))) # (!stack_pointer(3) & (((\stack~373_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack~375_combout\,
	datab => \stack~368_combout\,
	datac => stack_pointer(3),
	datad => \stack~373_combout\,
	combout => \stack~376_combout\);

-- Location: LCCOMB_X14_Y18_N2
\Selector36~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector36~1_combout\ = (\currentState.TState_Return~q\ & ((\stack~376_combout\) # ((\currentState.TState_Call~q\ & !current_opcode(9))))) # (!\currentState.TState_Return~q\ & (\currentState.TState_Call~q\ & ((!current_opcode(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_Return~q\,
	datab => \currentState.TState_Call~q\,
	datac => \stack~376_combout\,
	datad => current_opcode(9),
	combout => \Selector36~1_combout\);

-- Location: LCCOMB_X14_Y18_N16
\Selector36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector36~0_combout\ = (!\currentState.TState_Return~q\ & (!\currentState.TState_Fetch_ParseAndInitOpcode~q\ & (!reg_pc(9) & !\currentState.TState_Call~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_Return~q\,
	datab => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	datac => reg_pc(9),
	datad => \currentState.TState_Call~q\,
	combout => \Selector36~0_combout\);

-- Location: LCCOMB_X14_Y18_N26
\Selector36~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector36~2_combout\ = (!\Selector36~1_combout\ & (!\Selector36~0_combout\ & ((!\currentState.TState_Fetch_ParseAndInitOpcode~q\) # (!\reg_pc~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pc~34_combout\,
	datab => \Selector36~1_combout\,
	datac => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	datad => \Selector36~0_combout\,
	combout => \Selector36~2_combout\);

-- Location: FF_X14_Y18_N27
\reg_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector36~2_combout\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => reg_pc(9));

-- Location: LCCOMB_X13_Y20_N2
\Add3~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~60_combout\ = (\currentState.TState_Fetch_StoreFirstByte~q\ & (((!reg_pc(9))))) # (!\currentState.TState_Fetch_StoreFirstByte~q\ & (reg_i(9) & (\currentState.TState_Fetch_Begin~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => reg_i(9),
	datab => \currentState.TState_Fetch_Begin~q\,
	datac => \currentState.TState_Fetch_StoreFirstByte~q\,
	datad => reg_pc(9),
	combout => \Add3~60_combout\);

-- Location: LCCOMB_X13_Y20_N12
\Add3~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~61_combout\ = (!\currentState.TState_BCD2~q\ & (\Add3~60_combout\ & (!\currentState.TState_Fetch_ParseAndInitOpcode~q\ & !\WideOr3~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_BCD2~q\,
	datab => \Add3~60_combout\,
	datac => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	datad => \WideOr3~combout\,
	combout => \Add3~61_combout\);

-- Location: LCCOMB_X7_Y18_N18
\Add34~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add34~18_combout\ = (draw_counter(9) & (!\Add34~17\)) # (!draw_counter(9) & ((\Add34~17\) # (GND)))
-- \Add34~19\ = CARRY((!\Add34~17\) # (!draw_counter(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => draw_counter(9),
	datad => VCC,
	cin => \Add34~17\,
	combout => \Add34~18_combout\,
	cout => \Add34~19\);

-- Location: LCCOMB_X8_Y19_N0
\Selector284~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector284~0_combout\ = (\Add34~18_combout\ & \currentState.TState_Draw_Increment~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add34~18_combout\,
	datad => \currentState.TState_Draw_Increment~q\,
	combout => \Selector284~0_combout\);

-- Location: FF_X8_Y19_N1
\draw_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector284~0_combout\,
	ena => \draw_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => draw_counter(9));

-- Location: LCCOMB_X8_Y19_N4
\Add3~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~58_combout\ = (\currentState.TState_Draw_ReadLine~q\ & draw_counter(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \currentState.TState_Draw_ReadLine~q\,
	datad => draw_counter(9),
	combout => \Add3~58_combout\);

-- Location: LCCOMB_X9_Y19_N20
\Add3~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~59_combout\ = (\ram_data[2]~0_combout\ & ((\Add3~58_combout\) # ((regLoadSave_counter(9) & \Add3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(9),
	datab => \Add3~58_combout\,
	datac => \ram_data[2]~0_combout\,
	datad => \Add3~10_combout\,
	combout => \Add3~59_combout\);

-- Location: LCCOMB_X12_Y19_N20
\Add3~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~62_combout\ = (\Add3~61_combout\ & ((\Add3~59_combout\ & (\Add3~57\ & VCC)) # (!\Add3~59_combout\ & (!\Add3~57\)))) # (!\Add3~61_combout\ & ((\Add3~59_combout\ & (!\Add3~57\)) # (!\Add3~59_combout\ & ((\Add3~57\) # (GND)))))
-- \Add3~63\ = CARRY((\Add3~61_combout\ & (!\Add3~59_combout\ & !\Add3~57\)) # (!\Add3~61_combout\ & ((!\Add3~57\) # (!\Add3~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add3~61_combout\,
	datab => \Add3~59_combout\,
	datad => VCC,
	cin => \Add3~57\,
	combout => \Add3~62_combout\,
	cout => \Add3~63\);

-- Location: LCCOMB_X14_Y19_N28
\Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector4~0_combout\ = (\ram_addr[5]~1_combout\ & ((\ram_addr[5]~2_combout\ & (!reg_pc(9))) # (!\ram_addr[5]~2_combout\ & ((\Add3~62_combout\))))) # (!\ram_addr[5]~1_combout\ & (((\ram_addr[5]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => reg_pc(9),
	datab => \ram_addr[5]~1_combout\,
	datac => \ram_addr[5]~2_combout\,
	datad => \Add3~62_combout\,
	combout => \Selector4~0_combout\);

-- Location: LCCOMB_X13_Y19_N22
\Add12~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add12~16_combout\ = (reg_i(9) & (\Add12~15\ $ (GND))) # (!reg_i(9) & (!\Add12~15\ & VCC))
-- \Add12~17\ = CARRY((reg_i(9) & !\Add12~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => reg_i(9),
	datad => VCC,
	cin => \Add12~15\,
	combout => \Add12~16_combout\,
	cout => \Add12~17\);

-- Location: LCCOMB_X13_Y19_N2
\Selector4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector4~1_combout\ = (\Selector4~0_combout\ & ((reg_i(9)) # ((\ram_addr[5]~1_combout\)))) # (!\Selector4~0_combout\ & (((\Add12~16_combout\ & !\ram_addr[5]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => reg_i(9),
	datab => \Selector4~0_combout\,
	datac => \Add12~16_combout\,
	datad => \ram_addr[5]~1_combout\,
	combout => \Selector4~1_combout\);

-- Location: FF_X13_Y19_N3
\ram_addr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector4~1_combout\,
	ena => \ram_addr[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ram_addr(9));

-- Location: LCCOMB_X12_Y16_N24
\Add13~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add13~20_combout\ = (reg_i(10) & (\Add13~19\ $ (GND))) # (!reg_i(10) & (!\Add13~19\ & VCC))
-- \Add13~21\ = CARRY((reg_i(10) & !\Add13~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => reg_i(10),
	datad => VCC,
	cin => \Add13~19\,
	combout => \Add13~20_combout\,
	cout => \Add13~21\);

-- Location: LCCOMB_X13_Y16_N28
\Add14~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add14~16_combout\ = !\Add14~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add14~15\,
	combout => \Add14~16_combout\);

-- Location: LCCOMB_X13_Y16_N2
\reg_i[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_i[10]~10_combout\ = (\Equal36~0_combout\ & (\Add13~20_combout\)) # (!\Equal36~0_combout\ & ((\Add14~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal36~0_combout\,
	datab => \Add13~20_combout\,
	datad => \Add14~16_combout\,
	combout => \reg_i[10]~10_combout\);

-- Location: FF_X13_Y16_N3
\reg_i[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \reg_i[10]~10_combout\,
	asdata => current_opcode(10),
	sload => \Equal3~12_combout\,
	ena => \reg_i[0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => reg_i(10));

-- Location: LCCOMB_X13_Y19_N24
\Add12~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add12~18_combout\ = (reg_i(10) & (!\Add12~17\)) # (!reg_i(10) & ((\Add12~17\) # (GND)))
-- \Add12~19\ = CARRY((!\Add12~17\) # (!reg_i(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => reg_i(10),
	datad => VCC,
	cin => \Add12~17\,
	combout => \Add12~18_combout\,
	cout => \Add12~19\);

-- Location: LCCOMB_X7_Y18_N20
\Add34~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add34~20_combout\ = (draw_counter(10) & (\Add34~19\ $ (GND))) # (!draw_counter(10) & (!\Add34~19\ & VCC))
-- \Add34~21\ = CARRY((draw_counter(10) & !\Add34~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => draw_counter(10),
	datad => VCC,
	cin => \Add34~19\,
	combout => \Add34~20_combout\,
	cout => \Add34~21\);

-- Location: LCCOMB_X8_Y19_N26
\Selector283~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector283~0_combout\ = (\Add34~20_combout\ & \currentState.TState_Draw_Increment~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add34~20_combout\,
	datad => \currentState.TState_Draw_Increment~q\,
	combout => \Selector283~0_combout\);

-- Location: FF_X8_Y19_N27
\draw_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector283~0_combout\,
	ena => \draw_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => draw_counter(10));

-- Location: LCCOMB_X8_Y19_N22
\Add3~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~64_combout\ = (draw_counter(10) & \currentState.TState_Draw_ReadLine~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => draw_counter(10),
	datac => \currentState.TState_Draw_ReadLine~q\,
	combout => \Add3~64_combout\);

-- Location: LCCOMB_X9_Y19_N10
\Add3~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~65_combout\ = (\ram_data[2]~0_combout\ & ((\Add3~64_combout\) # ((\Add3~10_combout\ & regLoadSave_counter(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add3~10_combout\,
	datab => \ram_data[2]~0_combout\,
	datac => regLoadSave_counter(10),
	datad => \Add3~64_combout\,
	combout => \Add3~65_combout\);

-- Location: LCCOMB_X16_Y20_N18
\Add5~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add5~18_combout\ = (reg_pc(10) & (!\Add5~17\)) # (!reg_pc(10) & ((\Add5~17\) # (GND)))
-- \Add5~19\ = CARRY((!\Add5~17\) # (!reg_pc(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => reg_pc(10),
	datad => VCC,
	cin => \Add5~17\,
	combout => \Add5~18_combout\,
	cout => \Add5~19\);

-- Location: FF_X17_Y19_N7
\stack~175\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~18_combout\,
	sload => VCC,
	ena => \stack~400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~175_q\);

-- Location: FF_X17_Y19_N21
\stack~239\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~18_combout\,
	sload => VCC,
	ena => \stack~404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~239_q\);

-- Location: FF_X17_Y21_N29
\stack~47\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~18_combout\,
	sload => VCC,
	ena => \stack~402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~47_q\);

-- Location: FF_X17_Y21_N7
\stack~111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~18_combout\,
	sload => VCC,
	ena => \stack~398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~111_q\);

-- Location: LCCOMB_X17_Y21_N28
\stack~379\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~379_combout\ = (stack_pointer(3) & (stack_pointer(2))) # (!stack_pointer(3) & ((stack_pointer(2) & ((\stack~111_q\))) # (!stack_pointer(2) & (\stack~47_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(3),
	datab => stack_pointer(2),
	datac => \stack~47_q\,
	datad => \stack~111_q\,
	combout => \stack~379_combout\);

-- Location: LCCOMB_X17_Y19_N20
\stack~380\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~380_combout\ = (stack_pointer(3) & ((\stack~379_combout\ & ((\stack~239_q\))) # (!\stack~379_combout\ & (\stack~175_q\)))) # (!stack_pointer(3) & (((\stack~379_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack~175_q\,
	datab => stack_pointer(3),
	datac => \stack~239_q\,
	datad => \stack~379_combout\,
	combout => \stack~380_combout\);

-- Location: FF_X19_Y19_N27
\stack~159\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~18_combout\,
	sload => VCC,
	ena => \stack~414_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~159_q\);

-- Location: FF_X19_Y19_N29
\stack~31\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~18_combout\,
	sload => VCC,
	ena => \stack~418_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~31_q\);

-- Location: LCCOMB_X19_Y19_N28
\stack~381\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~381_combout\ = (stack_pointer(2) & (((stack_pointer(3))))) # (!stack_pointer(2) & ((stack_pointer(3) & (\stack~159_q\)) # (!stack_pointer(3) & ((\stack~31_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack~159_q\,
	datab => stack_pointer(2),
	datac => \stack~31_q\,
	datad => stack_pointer(3),
	combout => \stack~381_combout\);

-- Location: FF_X18_Y18_N27
\stack~223\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~18_combout\,
	sload => VCC,
	ena => \stack~420_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~223_q\);

-- Location: FF_X18_Y18_N21
\stack~95\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~18_combout\,
	sload => VCC,
	ena => \stack~416_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~95_q\);

-- Location: LCCOMB_X18_Y18_N26
\stack~382\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~382_combout\ = (stack_pointer(2) & ((\stack~381_combout\ & (\stack~223_q\)) # (!\stack~381_combout\ & ((\stack~95_q\))))) # (!stack_pointer(2) & (\stack~381_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(2),
	datab => \stack~381_combout\,
	datac => \stack~223_q\,
	datad => \stack~95_q\,
	combout => \stack~382_combout\);

-- Location: LCCOMB_X16_Y18_N6
\stack~383\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~383_combout\ = (stack_pointer(0) & ((stack_pointer(1)) # ((\stack~380_combout\)))) # (!stack_pointer(0) & (!stack_pointer(1) & ((\stack~382_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(0),
	datab => stack_pointer(1),
	datac => \stack~380_combout\,
	datad => \stack~382_combout\,
	combout => \stack~383_combout\);

-- Location: FF_X22_Y20_N31
\stack~63\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~18_combout\,
	sload => VCC,
	ena => \stack~410_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~63_q\);

-- Location: FF_X22_Y20_N13
\stack~191\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~18_combout\,
	sload => VCC,
	ena => \stack~406_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~191_q\);

-- Location: LCCOMB_X22_Y20_N30
\stack~377\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~377_combout\ = (stack_pointer(3) & ((stack_pointer(2)) # ((\stack~191_q\)))) # (!stack_pointer(3) & (!stack_pointer(2) & (\stack~63_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(3),
	datab => stack_pointer(2),
	datac => \stack~63_q\,
	datad => \stack~191_q\,
	combout => \stack~377_combout\);

-- Location: FF_X22_Y19_N17
\stack~127\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~18_combout\,
	sload => VCC,
	ena => \stack~408_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~127_q\);

-- Location: FF_X22_Y19_N31
\stack~255\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~18_combout\,
	sload => VCC,
	ena => \stack~412_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~255_q\);

-- Location: LCCOMB_X22_Y19_N30
\stack~378\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~378_combout\ = (\stack~377_combout\ & (((\stack~255_q\) # (!stack_pointer(2))))) # (!\stack~377_combout\ & (\stack~127_q\ & ((stack_pointer(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack~377_combout\,
	datab => \stack~127_q\,
	datac => \stack~255_q\,
	datad => stack_pointer(2),
	combout => \stack~378_combout\);

-- Location: FF_X16_Y20_N19
\stack~271\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Add5~18_combout\,
	ena => \stack~428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~271_q\);

-- Location: FF_X17_Y20_N21
\stack~79\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~18_combout\,
	sload => VCC,
	ena => \stack~426_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~79_q\);

-- Location: FF_X16_Y20_N3
\stack~143\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~18_combout\,
	sload => VCC,
	ena => \stack~422_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~143_q\);

-- Location: LCCOMB_X17_Y20_N20
\stack~384\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~384_combout\ = (stack_pointer(2) & ((stack_pointer(3)) # ((\stack~143_q\)))) # (!stack_pointer(2) & (!stack_pointer(3) & (\stack~79_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(2),
	datab => stack_pointer(3),
	datac => \stack~79_q\,
	datad => \stack~143_q\,
	combout => \stack~384_combout\);

-- Location: FF_X17_Y20_N3
\stack~207\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~18_combout\,
	sload => VCC,
	ena => \stack~424_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~207_q\);

-- Location: LCCOMB_X17_Y20_N2
\stack~385\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~385_combout\ = (\stack~384_combout\ & ((\stack~271_q\) # ((!stack_pointer(3))))) # (!\stack~384_combout\ & (((\stack~207_q\ & stack_pointer(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack~271_q\,
	datab => \stack~384_combout\,
	datac => \stack~207_q\,
	datad => stack_pointer(3),
	combout => \stack~385_combout\);

-- Location: LCCOMB_X16_Y18_N24
\stack~386\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~386_combout\ = (\stack~383_combout\ & (((\stack~385_combout\) # (!stack_pointer(1))))) # (!\stack~383_combout\ & (\stack~378_combout\ & (stack_pointer(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack~383_combout\,
	datab => \stack~378_combout\,
	datac => stack_pointer(1),
	datad => \stack~385_combout\,
	combout => \stack~386_combout\);

-- Location: LCCOMB_X16_Y17_N28
\Add11~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add11~16_combout\ = (reg_pc(10) & (\Add11~15\ $ (GND))) # (!reg_pc(10) & (!\Add11~15\ & VCC))
-- \Add11~17\ = CARRY((reg_pc(10) & !\Add11~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => reg_pc(10),
	datad => VCC,
	cin => \Add11~15\,
	combout => \Add11~16_combout\,
	cout => \Add11~17\);

-- Location: LCCOMB_X16_Y18_N28
\Selector35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector35~0_combout\ = (\reg_pc[4]~16_combout\ & (((\reg_pc[4]~15_combout\)))) # (!\reg_pc[4]~16_combout\ & ((\reg_pc[4]~15_combout\ & ((\Add5~18_combout\))) # (!\reg_pc[4]~15_combout\ & (\Add11~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pc[4]~16_combout\,
	datab => \Add11~16_combout\,
	datac => \Add5~18_combout\,
	datad => \reg_pc[4]~15_combout\,
	combout => \Selector35~0_combout\);

-- Location: LCCOMB_X16_Y18_N30
\Selector35~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector35~1_combout\ = (\reg_pc[4]~16_combout\ & ((\Selector35~0_combout\ & (\stack~386_combout\)) # (!\Selector35~0_combout\ & ((current_opcode(10)))))) # (!\reg_pc[4]~16_combout\ & (((\Selector35~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pc[4]~16_combout\,
	datab => \stack~386_combout\,
	datac => current_opcode(10),
	datad => \Selector35~0_combout\,
	combout => \Selector35~1_combout\);

-- Location: FF_X16_Y18_N31
\reg_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector35~1_combout\,
	ena => \reg_pc[2]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => reg_pc(10));

-- Location: LCCOMB_X13_Y20_N6
\Add3~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~66_combout\ = (\currentState.TState_Fetch_StoreFirstByte~q\ & (reg_pc(10))) # (!\currentState.TState_Fetch_StoreFirstByte~q\ & (((reg_i(10) & \currentState.TState_Fetch_Begin~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => reg_pc(10),
	datab => reg_i(10),
	datac => \currentState.TState_Fetch_StoreFirstByte~q\,
	datad => \currentState.TState_Fetch_Begin~q\,
	combout => \Add3~66_combout\);

-- Location: LCCOMB_X13_Y20_N16
\Add3~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~67_combout\ = (!\currentState.TState_BCD2~q\ & (!\WideOr3~combout\ & (!\currentState.TState_Fetch_ParseAndInitOpcode~q\ & \Add3~66_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_BCD2~q\,
	datab => \WideOr3~combout\,
	datac => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	datad => \Add3~66_combout\,
	combout => \Add3~67_combout\);

-- Location: LCCOMB_X12_Y19_N22
\Add3~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~68_combout\ = ((\Add3~65_combout\ $ (\Add3~67_combout\ $ (!\Add3~63\)))) # (GND)
-- \Add3~69\ = CARRY((\Add3~65_combout\ & ((\Add3~67_combout\) # (!\Add3~63\))) # (!\Add3~65_combout\ & (\Add3~67_combout\ & !\Add3~63\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add3~65_combout\,
	datab => \Add3~67_combout\,
	datad => VCC,
	cin => \Add3~63\,
	combout => \Add3~68_combout\,
	cout => \Add3~69\);

-- Location: LCCOMB_X14_Y19_N10
\Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector3~0_combout\ = (\ram_addr[5]~1_combout\ & (((!\ram_addr[5]~2_combout\ & \Add3~68_combout\)))) # (!\ram_addr[5]~1_combout\ & ((\Add12~18_combout\) # ((\ram_addr[5]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add12~18_combout\,
	datab => \ram_addr[5]~1_combout\,
	datac => \ram_addr[5]~2_combout\,
	datad => \Add3~68_combout\,
	combout => \Selector3~0_combout\);

-- Location: LCCOMB_X14_Y19_N16
\Selector3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector3~1_combout\ = (\Selector3~0_combout\ & (((reg_i(10))) # (!\ram_addr[5]~2_combout\))) # (!\Selector3~0_combout\ & (\ram_addr[5]~2_combout\ & (reg_pc(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector3~0_combout\,
	datab => \ram_addr[5]~2_combout\,
	datac => reg_pc(10),
	datad => reg_i(10),
	combout => \Selector3~1_combout\);

-- Location: FF_X14_Y19_N17
\ram_addr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector3~1_combout\,
	ena => \ram_addr[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ram_addr(10));

-- Location: LCCOMB_X7_Y18_N22
\Add34~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add34~22_combout\ = (draw_counter(11) & (!\Add34~21\)) # (!draw_counter(11) & ((\Add34~21\) # (GND)))
-- \Add34~23\ = CARRY((!\Add34~21\) # (!draw_counter(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => draw_counter(11),
	datad => VCC,
	cin => \Add34~21\,
	combout => \Add34~22_combout\,
	cout => \Add34~23\);

-- Location: LCCOMB_X8_Y19_N20
\Selector282~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector282~0_combout\ = (\Add34~22_combout\ & \currentState.TState_Draw_Increment~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add34~22_combout\,
	datad => \currentState.TState_Draw_Increment~q\,
	combout => \Selector282~0_combout\);

-- Location: FF_X8_Y19_N21
\draw_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector282~0_combout\,
	ena => \draw_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => draw_counter(11));

-- Location: LCCOMB_X9_Y19_N4
\Add3~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~70_combout\ = (\currentState.TState_Draw_ReadLine~q\ & draw_counter(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_Draw_ReadLine~q\,
	datad => draw_counter(11),
	combout => \Add3~70_combout\);

-- Location: LCCOMB_X9_Y19_N22
\Add3~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~71_combout\ = (\ram_data[2]~0_combout\ & ((\Add3~70_combout\) # ((\Add3~10_combout\ & regLoadSave_counter(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add3~10_combout\,
	datab => \Add3~70_combout\,
	datac => \ram_data[2]~0_combout\,
	datad => regLoadSave_counter(11),
	combout => \Add3~71_combout\);

-- Location: LCCOMB_X16_Y20_N20
\Add5~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add5~20_combout\ = reg_pc(11) $ (!\Add5~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => reg_pc(11),
	cin => \Add5~19\,
	combout => \Add5~20_combout\);

-- Location: FF_X18_Y20_N9
\stack~176\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~20_combout\,
	sload => VCC,
	ena => \stack~400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~176_q\);

-- Location: FF_X21_Y20_N23
\stack~192\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~20_combout\,
	sload => VCC,
	ena => \stack~406_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~192_q\);

-- Location: FF_X18_Y20_N11
\stack~160\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~20_combout\,
	sload => VCC,
	ena => \stack~414_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~160_q\);

-- Location: LCCOMB_X18_Y20_N10
\stack~389\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~389_combout\ = (stack_pointer(1) & ((\stack~192_q\) # ((stack_pointer(0))))) # (!stack_pointer(1) & (((\stack~160_q\ & !stack_pointer(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack~192_q\,
	datab => stack_pointer(1),
	datac => \stack~160_q\,
	datad => stack_pointer(0),
	combout => \stack~389_combout\);

-- Location: FF_X17_Y20_N7
\stack~208\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~20_combout\,
	sload => VCC,
	ena => \stack~424_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~208_q\);

-- Location: LCCOMB_X17_Y20_N6
\stack~390\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~390_combout\ = (\stack~389_combout\ & (((\stack~208_q\) # (!stack_pointer(0))))) # (!\stack~389_combout\ & (\stack~176_q\ & ((stack_pointer(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack~176_q\,
	datab => \stack~389_combout\,
	datac => \stack~208_q\,
	datad => stack_pointer(0),
	combout => \stack~390_combout\);

-- Location: FF_X18_Y19_N13
\stack~48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~20_combout\,
	sload => VCC,
	ena => \stack~402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~48_q\);

-- Location: FF_X18_Y19_N11
\stack~80\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~20_combout\,
	sload => VCC,
	ena => \stack~426_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~80_q\);

-- Location: FF_X19_Y19_N19
\stack~32\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~20_combout\,
	sload => VCC,
	ena => \stack~418_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~32_q\);

-- Location: FF_X21_Y19_N25
\stack~64\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~20_combout\,
	sload => VCC,
	ena => \stack~410_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~64_q\);

-- Location: LCCOMB_X19_Y19_N18
\stack~391\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~391_combout\ = (stack_pointer(1) & ((stack_pointer(0)) # ((\stack~64_q\)))) # (!stack_pointer(1) & (!stack_pointer(0) & (\stack~32_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(1),
	datab => stack_pointer(0),
	datac => \stack~32_q\,
	datad => \stack~64_q\,
	combout => \stack~391_combout\);

-- Location: LCCOMB_X18_Y19_N10
\stack~392\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~392_combout\ = (stack_pointer(0) & ((\stack~391_combout\ & ((\stack~80_q\))) # (!\stack~391_combout\ & (\stack~48_q\)))) # (!stack_pointer(0) & (((\stack~391_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack~48_q\,
	datab => stack_pointer(0),
	datac => \stack~80_q\,
	datad => \stack~391_combout\,
	combout => \stack~392_combout\);

-- Location: LCCOMB_X18_Y19_N24
\stack~393\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~393_combout\ = (stack_pointer(2) & (stack_pointer(3))) # (!stack_pointer(2) & ((stack_pointer(3) & (\stack~390_combout\)) # (!stack_pointer(3) & ((\stack~392_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(2),
	datab => stack_pointer(3),
	datac => \stack~390_combout\,
	datad => \stack~392_combout\,
	combout => \stack~393_combout\);

-- Location: LCCOMB_X22_Y18_N16
\stack~128feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~128feeder_combout\ = \Add5~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add5~20_combout\,
	combout => \stack~128feeder_combout\);

-- Location: FF_X22_Y18_N17
\stack~128\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \stack~128feeder_combout\,
	ena => \stack~408_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~128_q\);

-- Location: FF_X17_Y18_N27
\stack~144\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~20_combout\,
	sload => VCC,
	ena => \stack~422_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~144_q\);

-- Location: FF_X16_Y18_N15
\stack~96\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~20_combout\,
	sload => VCC,
	ena => \stack~416_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~96_q\);

-- Location: LCCOMB_X17_Y21_N26
\stack~112feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~112feeder_combout\ = \Add5~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add5~20_combout\,
	combout => \stack~112feeder_combout\);

-- Location: FF_X17_Y21_N27
\stack~112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \stack~112feeder_combout\,
	ena => \stack~398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~112_q\);

-- Location: LCCOMB_X16_Y18_N14
\stack~387\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~387_combout\ = (stack_pointer(0) & ((stack_pointer(1)) # ((\stack~112_q\)))) # (!stack_pointer(0) & (!stack_pointer(1) & (\stack~96_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(0),
	datab => stack_pointer(1),
	datac => \stack~96_q\,
	datad => \stack~112_q\,
	combout => \stack~387_combout\);

-- Location: LCCOMB_X17_Y18_N26
\stack~388\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~388_combout\ = (stack_pointer(1) & ((\stack~387_combout\ & ((\stack~144_q\))) # (!\stack~387_combout\ & (\stack~128_q\)))) # (!stack_pointer(1) & (((\stack~387_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(1),
	datab => \stack~128_q\,
	datac => \stack~144_q\,
	datad => \stack~387_combout\,
	combout => \stack~388_combout\);

-- Location: FF_X19_Y20_N5
\stack~224\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~20_combout\,
	sload => VCC,
	ena => \stack~420_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~224_q\);

-- Location: FF_X19_Y20_N3
\stack~240\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~20_combout\,
	sload => VCC,
	ena => \stack~404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~240_q\);

-- Location: LCCOMB_X19_Y20_N4
\stack~394\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~394_combout\ = (stack_pointer(0) & ((stack_pointer(1)) # ((\stack~240_q\)))) # (!stack_pointer(0) & (!stack_pointer(1) & (\stack~224_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(0),
	datab => stack_pointer(1),
	datac => \stack~224_q\,
	datad => \stack~240_q\,
	combout => \stack~394_combout\);

-- Location: FF_X21_Y20_N9
\stack~256\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Add5~20_combout\,
	sload => VCC,
	ena => \stack~412_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~256_q\);

-- Location: FF_X16_Y20_N21
\stack~272\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Add5~20_combout\,
	ena => \stack~428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack~272_q\);

-- Location: LCCOMB_X21_Y20_N8
\stack~395\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~395_combout\ = (\stack~394_combout\ & (((\stack~272_q\)) # (!stack_pointer(1)))) # (!\stack~394_combout\ & (stack_pointer(1) & (\stack~256_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack~394_combout\,
	datab => stack_pointer(1),
	datac => \stack~256_q\,
	datad => \stack~272_q\,
	combout => \stack~395_combout\);

-- Location: LCCOMB_X18_Y19_N22
\stack~396\ : cycloneive_lcell_comb
-- Equation(s):
-- \stack~396_combout\ = (stack_pointer(2) & ((\stack~393_combout\ & ((\stack~395_combout\))) # (!\stack~393_combout\ & (\stack~388_combout\)))) # (!stack_pointer(2) & (\stack~393_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stack_pointer(2),
	datab => \stack~393_combout\,
	datac => \stack~388_combout\,
	datad => \stack~395_combout\,
	combout => \stack~396_combout\);

-- Location: LCCOMB_X16_Y17_N30
\Add11~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add11~18_combout\ = \Add11~17\ $ (reg_pc(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => reg_pc(11),
	cin => \Add11~17\,
	combout => \Add11~18_combout\);

-- Location: LCCOMB_X17_Y17_N6
\Selector34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector34~0_combout\ = (\reg_pc[4]~15_combout\ & (((\reg_pc[4]~16_combout\)))) # (!\reg_pc[4]~15_combout\ & ((\reg_pc[4]~16_combout\ & ((current_opcode(11)))) # (!\reg_pc[4]~16_combout\ & (\Add11~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pc[4]~15_combout\,
	datab => \Add11~18_combout\,
	datac => current_opcode(11),
	datad => \reg_pc[4]~16_combout\,
	combout => \Selector34~0_combout\);

-- Location: LCCOMB_X17_Y17_N18
\Selector34~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector34~1_combout\ = (\reg_pc[4]~15_combout\ & ((\Selector34~0_combout\ & ((\stack~396_combout\))) # (!\Selector34~0_combout\ & (\Add5~20_combout\)))) # (!\reg_pc[4]~15_combout\ & (((\Selector34~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pc[4]~15_combout\,
	datab => \Add5~20_combout\,
	datac => \stack~396_combout\,
	datad => \Selector34~0_combout\,
	combout => \Selector34~1_combout\);

-- Location: FF_X17_Y17_N19
\reg_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector34~1_combout\,
	ena => \reg_pc[2]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => reg_pc(11));

-- Location: LCCOMB_X12_Y16_N26
\Add13~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add13~22_combout\ = \Add13~21\ $ (reg_i(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => reg_i(11),
	cin => \Add13~21\,
	combout => \Add13~22_combout\);

-- Location: LCCOMB_X12_Y14_N10
\reg_i[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_i[11]~22_combout\ = (\Add13~22_combout\ & (\Equal36~0_combout\ & (!\reg_i~20_combout\ & !\Equal3~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add13~22_combout\,
	datab => \Equal36~0_combout\,
	datac => \reg_i~20_combout\,
	datad => \Equal3~12_combout\,
	combout => \reg_i[11]~22_combout\);

-- Location: LCCOMB_X12_Y14_N20
\reg_i[11]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_i[11]~23_combout\ = (\reg_i[0]~19_combout\ & ((\reg_i[11]~22_combout\) # ((current_opcode(11) & \Equal3~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_i[11]~22_combout\,
	datab => \reg_i[0]~19_combout\,
	datac => current_opcode(11),
	datad => \Equal3~12_combout\,
	combout => \reg_i[11]~23_combout\);

-- Location: LCCOMB_X12_Y14_N22
\reg_i[11]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_i[11]~24_combout\ = (\reg_i[11]~23_combout\) # ((!\reg_i[0]~21_combout\ & reg_i(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_i[0]~21_combout\,
	datac => reg_i(11),
	datad => \reg_i[11]~23_combout\,
	combout => \reg_i[11]~24_combout\);

-- Location: FF_X12_Y14_N23
\reg_i[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \reg_i[11]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => reg_i(11));

-- Location: LCCOMB_X13_Y20_N10
\Add3~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~72_combout\ = (\currentState.TState_Fetch_StoreFirstByte~q\ & (reg_pc(11))) # (!\currentState.TState_Fetch_StoreFirstByte~q\ & (((\currentState.TState_Fetch_Begin~q\ & reg_i(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => reg_pc(11),
	datab => \currentState.TState_Fetch_Begin~q\,
	datac => \currentState.TState_Fetch_StoreFirstByte~q\,
	datad => reg_i(11),
	combout => \Add3~72_combout\);

-- Location: LCCOMB_X13_Y20_N20
\Add3~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~73_combout\ = (!\currentState.TState_BCD2~q\ & (!\WideOr3~combout\ & (!\currentState.TState_Fetch_ParseAndInitOpcode~q\ & \Add3~72_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_BCD2~q\,
	datab => \WideOr3~combout\,
	datac => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	datad => \Add3~72_combout\,
	combout => \Add3~73_combout\);

-- Location: LCCOMB_X12_Y19_N24
\Add3~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~74_combout\ = \Add3~71_combout\ $ (\Add3~69\ $ (\Add3~73_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add3~71_combout\,
	datad => \Add3~73_combout\,
	cin => \Add3~69\,
	combout => \Add3~74_combout\);

-- Location: LCCOMB_X14_Y19_N12
\Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector2~0_combout\ = (\ram_addr[5]~2_combout\ & (((reg_pc(11)) # (!\ram_addr[5]~1_combout\)))) # (!\ram_addr[5]~2_combout\ & (\Add3~74_combout\ & (\ram_addr[5]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add3~74_combout\,
	datab => \ram_addr[5]~2_combout\,
	datac => \ram_addr[5]~1_combout\,
	datad => reg_pc(11),
	combout => \Selector2~0_combout\);

-- Location: LCCOMB_X13_Y19_N26
\Add12~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add12~20_combout\ = \Add12~19\ $ (!reg_i(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => reg_i(11),
	cin => \Add12~19\,
	combout => \Add12~20_combout\);

-- Location: LCCOMB_X14_Y19_N18
\Selector2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector2~1_combout\ = (\Selector2~0_combout\ & ((\ram_addr[5]~1_combout\) # ((reg_i(11))))) # (!\Selector2~0_combout\ & (!\ram_addr[5]~1_combout\ & (\Add12~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector2~0_combout\,
	datab => \ram_addr[5]~1_combout\,
	datac => \Add12~20_combout\,
	datad => reg_i(11),
	combout => \Selector2~1_combout\);

-- Location: FF_X14_Y19_N19
\ram_addr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector2~1_combout\,
	ena => \ram_addr[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ram_addr(11));

-- Location: LCCOMB_X14_Y17_N2
\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = \Mux33~9_combout\ $ (VCC)
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY(\Mux33~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux33~9_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X14_Y17_N4
\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\Mux32~9_combout\ & (\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & VCC)) # (!\Mux32~9_combout\ & 
-- (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((!\Mux32~9_combout\ & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mux32~9_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X14_Y17_N6
\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\Mux31~9_combout\ & ((GND) # (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))) # (!\Mux31~9_combout\ & 
-- (\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ $ (GND)))
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\Mux31~9_combout\) # (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~9_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X14_Y17_N8
\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\Mux30~9_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # (!\Mux30~9_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # 
-- (GND)))
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (!\Mux30~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux30~9_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X14_Y17_N10
\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\Mux29~9_combout\ & (\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ $ (GND))) # (!\Mux29~9_combout\ & 
-- (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & VCC))
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((\Mux29~9_combout\ & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux29~9_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X14_Y17_N12
\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X18_Y11_N30
\Selector332~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector332~2_combout\ = (regLoadSave_counter(0) & ((\regs_generic[9][1]~q\) # ((regLoadSave_counter(1))))) # (!regLoadSave_counter(0) & (((\regs_generic[8][1]~q\ & !regLoadSave_counter(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(0),
	datab => \regs_generic[9][1]~q\,
	datac => \regs_generic[8][1]~q\,
	datad => regLoadSave_counter(1),
	combout => \Selector332~2_combout\);

-- Location: LCCOMB_X18_Y11_N4
\Selector332~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector332~3_combout\ = (\Selector332~2_combout\ & (((\regs_generic[11][1]~q\)) # (!regLoadSave_counter(1)))) # (!\Selector332~2_combout\ & (regLoadSave_counter(1) & (\regs_generic[10][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector332~2_combout\,
	datab => regLoadSave_counter(1),
	datac => \regs_generic[10][1]~q\,
	datad => \regs_generic[11][1]~q\,
	combout => \Selector332~3_combout\);

-- Location: LCCOMB_X18_Y13_N10
\Selector332~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector332~4_combout\ = (regLoadSave_counter(0) & ((\regs_generic[1][1]~q\) # ((regLoadSave_counter(1))))) # (!regLoadSave_counter(0) & (((!regLoadSave_counter(1) & \regs_generic[0][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[1][1]~q\,
	datab => regLoadSave_counter(0),
	datac => regLoadSave_counter(1),
	datad => \regs_generic[0][1]~q\,
	combout => \Selector332~4_combout\);

-- Location: LCCOMB_X18_Y13_N16
\Selector332~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector332~5_combout\ = (\Selector332~4_combout\ & ((\regs_generic[3][1]~q\) # ((!regLoadSave_counter(1))))) # (!\Selector332~4_combout\ & (((regLoadSave_counter(1) & \regs_generic[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector332~4_combout\,
	datab => \regs_generic[3][1]~q\,
	datac => regLoadSave_counter(1),
	datad => \regs_generic[2][1]~q\,
	combout => \Selector332~5_combout\);

-- Location: LCCOMB_X18_Y13_N6
\Selector332~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector332~6_combout\ = (regLoadSave_counter(3) & ((\Selector332~3_combout\) # ((regLoadSave_counter(2))))) # (!regLoadSave_counter(3) & (((!regLoadSave_counter(2) & \Selector332~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector332~3_combout\,
	datab => regLoadSave_counter(3),
	datac => regLoadSave_counter(2),
	datad => \Selector332~5_combout\,
	combout => \Selector332~6_combout\);

-- Location: LCCOMB_X18_Y11_N6
\Selector332~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector332~7_combout\ = (regLoadSave_counter(0) & (((regLoadSave_counter(1))))) # (!regLoadSave_counter(0) & ((regLoadSave_counter(1) & (\regs_generic[14][1]~q\)) # (!regLoadSave_counter(1) & ((\regs_generic[12][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[14][1]~q\,
	datab => \regs_generic[12][1]~q\,
	datac => regLoadSave_counter(0),
	datad => regLoadSave_counter(1),
	combout => \Selector332~7_combout\);

-- Location: LCCOMB_X18_Y11_N24
\Selector332~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector332~8_combout\ = (\Selector332~7_combout\ & (((\regs_generic[15][1]~q\) # (!regLoadSave_counter(0))))) # (!\Selector332~7_combout\ & (\regs_generic[13][1]~q\ & (regLoadSave_counter(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector332~7_combout\,
	datab => \regs_generic[13][1]~q\,
	datac => regLoadSave_counter(0),
	datad => \regs_generic[15][1]~q\,
	combout => \Selector332~8_combout\);

-- Location: LCCOMB_X18_Y13_N22
\Selector332~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector332~0_combout\ = (regLoadSave_counter(0) & (((regLoadSave_counter(1))))) # (!regLoadSave_counter(0) & ((regLoadSave_counter(1) & ((\regs_generic[6][1]~q\))) # (!regLoadSave_counter(1) & (\regs_generic[4][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(0),
	datab => \regs_generic[4][1]~q\,
	datac => regLoadSave_counter(1),
	datad => \regs_generic[6][1]~q\,
	combout => \Selector332~0_combout\);

-- Location: LCCOMB_X18_Y13_N20
\Selector332~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector332~1_combout\ = (\Selector332~0_combout\ & ((\regs_generic[7][1]~q\) # ((!regLoadSave_counter(0))))) # (!\Selector332~0_combout\ & (((\regs_generic[5][1]~q\ & regLoadSave_counter(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[7][1]~q\,
	datab => \regs_generic[5][1]~q\,
	datac => \Selector332~0_combout\,
	datad => regLoadSave_counter(0),
	combout => \Selector332~1_combout\);

-- Location: LCCOMB_X18_Y13_N8
\Selector332~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector332~9_combout\ = (\Selector332~6_combout\ & (((\Selector332~8_combout\)) # (!regLoadSave_counter(2)))) # (!\Selector332~6_combout\ & (regLoadSave_counter(2) & ((\Selector332~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector332~6_combout\,
	datab => regLoadSave_counter(2),
	datac => \Selector332~8_combout\,
	datad => \Selector332~1_combout\,
	combout => \Selector332~9_combout\);

-- Location: LCCOMB_X18_Y15_N4
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = \Mux33~9_combout\ $ (VCC)
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY(\Mux33~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux33~9_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X18_Y15_N6
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\Mux32~9_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & VCC)) # (!\Mux32~9_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((!\Mux32~9_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mux32~9_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X18_Y15_N8
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\Mux31~9_combout\ & ((GND) # (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))) # (!\Mux31~9_combout\ & 
-- (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ $ (GND)))
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\Mux31~9_combout\) # (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mux31~9_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X18_Y15_N10
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\Mux30~9_combout\ & (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # (!\Mux30~9_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # 
-- (GND)))
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (!\Mux30~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux30~9_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X18_Y15_N12
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\Mux29~9_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ $ (GND))) # (!\Mux29~9_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & VCC))
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((\Mux29~9_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mux29~9_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X18_Y15_N14
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X18_Y15_N24
\Mod1|auto_generated|divider|divider|StageOut[54]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[54]~41_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[54]~41_combout\);

-- Location: LCCOMB_X18_Y17_N8
\Mod1|auto_generated|divider|divider|StageOut[54]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[54]~40_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Mux29~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Mux29~9_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[54]~40_combout\);

-- Location: LCCOMB_X18_Y17_N6
\Mod1|auto_generated|divider|divider|StageOut[53]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[53]~42_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Mux30~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Mux30~9_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[53]~42_combout\);

-- Location: LCCOMB_X18_Y15_N30
\Mod1|auto_generated|divider|divider|StageOut[53]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[53]~43_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[53]~43_combout\);

-- Location: LCCOMB_X18_Y17_N12
\Mod1|auto_generated|divider|divider|StageOut[52]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[52]~44_combout\ = (\Mux31~9_combout\ & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux31~9_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[52]~44_combout\);

-- Location: LCCOMB_X18_Y15_N16
\Mod1|auto_generated|divider|divider|StageOut[52]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[52]~45_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[52]~45_combout\);

-- Location: LCCOMB_X18_Y17_N10
\Mod1|auto_generated|divider|divider|StageOut[51]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[51]~46_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Mux32~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Mux32~9_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[51]~46_combout\);

-- Location: LCCOMB_X18_Y15_N22
\Mod1|auto_generated|divider|divider|StageOut[51]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[51]~47_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[51]~47_combout\);

-- Location: LCCOMB_X18_Y15_N28
\Mod1|auto_generated|divider|divider|StageOut[50]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[50]~49_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[50]~49_combout\);

-- Location: LCCOMB_X18_Y17_N0
\Mod1|auto_generated|divider|divider|StageOut[50]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[50]~48_combout\ = (\Mux33~9_combout\ & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux33~9_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[50]~48_combout\);

-- Location: LCCOMB_X18_Y17_N30
\Mod1|auto_generated|divider|divider|StageOut[49]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[49]~50_combout\ = (\Mux34~9_combout\ & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[49]~50_combout\);

-- Location: LCCOMB_X18_Y17_N4
\Mod1|auto_generated|divider|divider|StageOut[49]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[49]~51_combout\ = (\Mux34~9_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[49]~51_combout\);

-- Location: LCCOMB_X18_Y17_N16
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[49]~50_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[49]~51_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[49]~50_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[49]~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[49]~50_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[49]~51_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X18_Y17_N18
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[50]~49_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[50]~48_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[50]~49_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[50]~48_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[50]~49_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[50]~48_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[50]~49_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[50]~48_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X18_Y17_N20
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[51]~46_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[51]~47_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[51]~46_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[51]~47_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[51]~46_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[51]~47_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[51]~46_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[51]~47_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X18_Y17_N22
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[52]~44_combout\ & (((!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)))) # 
-- (!\Mod1|auto_generated|divider|divider|StageOut[52]~44_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[52]~45_combout\ & (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # 
-- (!\Mod1|auto_generated|divider|divider|StageOut[52]~45_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # (GND)))))
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY(((!\Mod1|auto_generated|divider|divider|StageOut[52]~44_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[52]~45_combout\)) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[52]~44_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[52]~45_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X18_Y17_N24
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & (((\Mod1|auto_generated|divider|divider|StageOut[53]~42_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[53]~43_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((((\Mod1|auto_generated|divider|divider|StageOut[53]~42_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[53]~43_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((\Mod1|auto_generated|divider|divider|StageOut[53]~42_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[53]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[53]~42_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[53]~43_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\);

-- Location: LCCOMB_X18_Y17_N26
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ & (((\Mod1|auto_generated|divider|divider|StageOut[54]~41_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[54]~40_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ & (!\Mod1|auto_generated|divider|divider|StageOut[54]~41_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[54]~40_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[54]~41_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[54]~40_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[54]~41_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[54]~40_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\);

-- Location: LCCOMB_X18_Y17_N28
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X18_Y15_N2
\Mod1|auto_generated|divider|divider|StageOut[61]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[61]~65_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Mux31~9_combout\))) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Mux31~9_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[61]~65_combout\);

-- Location: LCCOMB_X19_Y17_N24
\Mod1|auto_generated|divider|divider|StageOut[63]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[63]~52_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[63]~52_combout\);

-- Location: LCCOMB_X18_Y15_N26
\Mod1|auto_generated|divider|divider|StageOut[63]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[63]~63_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\Mux29~9_combout\)) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \Mux29~9_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[63]~63_combout\);

-- Location: LCCOMB_X19_Y17_N22
\Mod1|auto_generated|divider|divider|StageOut[62]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[62]~53_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[62]~53_combout\);

-- Location: LCCOMB_X18_Y15_N20
\Mod1|auto_generated|divider|divider|StageOut[62]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[62]~64_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Mux30~9_combout\))) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Mux30~9_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[62]~64_combout\);

-- Location: LCCOMB_X19_Y17_N4
\Mod1|auto_generated|divider|divider|StageOut[61]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[61]~54_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[61]~54_combout\);

-- Location: LCCOMB_X19_Y17_N8
\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[61]~65_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[61]~54_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[61]~65_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[61]~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[61]~65_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[61]~54_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X19_Y17_N10
\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[62]~53_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[62]~64_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[62]~53_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[62]~64_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[62]~53_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[62]~64_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[62]~53_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[62]~64_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X19_Y17_N12
\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[63]~52_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[63]~63_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[63]~52_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[63]~63_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[63]~52_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[63]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[63]~52_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[63]~63_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X19_Y17_N14
\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X19_Y17_N20
\Div0|auto_generated|divider|divider|StageOut[16]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[16]~62_combout\ = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[61]~65_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[61]~65_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[16]~62_combout\);

-- Location: LCCOMB_X19_Y17_N30
\Div0|auto_generated|divider|divider|StageOut[18]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[18]~44_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[18]~44_combout\);

-- Location: LCCOMB_X19_Y17_N28
\Div0|auto_generated|divider|divider|StageOut[18]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[18]~60_combout\ = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[63]~63_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[63]~63_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[18]~60_combout\);

-- Location: LCCOMB_X19_Y17_N26
\Div0|auto_generated|divider|divider|StageOut[17]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[17]~61_combout\ = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[62]~64_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[62]~64_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[17]~61_combout\);

-- Location: LCCOMB_X19_Y16_N14
\Div0|auto_generated|divider|divider|StageOut[17]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[17]~45_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[17]~45_combout\);

-- Location: LCCOMB_X19_Y16_N16
\Div0|auto_generated|divider|divider|StageOut[16]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[16]~46_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[16]~46_combout\);

-- Location: LCCOMB_X18_Y15_N0
\Mod1|auto_generated|divider|divider|StageOut[60]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[60]~66_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\Mux32~9_combout\)) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~9_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[60]~66_combout\);

-- Location: LCCOMB_X19_Y16_N12
\Div0|auto_generated|divider|divider|StageOut[15]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[15]~63_combout\ = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[60]~66_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[60]~66_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[15]~63_combout\);

-- Location: LCCOMB_X19_Y16_N6
\Mod1|auto_generated|divider|divider|StageOut[60]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[60]~55_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[60]~55_combout\);

-- Location: LCCOMB_X19_Y16_N28
\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[60]~66_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[60]~55_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|StageOut[60]~66_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[60]~55_combout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\);

-- Location: LCCOMB_X19_Y16_N8
\Div0|auto_generated|divider|divider|StageOut[15]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[15]~47_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[15]~47_combout\);

-- Location: LCCOMB_X19_Y16_N18
\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[15]~63_combout\) # (\Div0|auto_generated|divider|divider|StageOut[15]~47_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[15]~63_combout\) # (\Div0|auto_generated|divider|divider|StageOut[15]~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[15]~63_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[15]~47_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X19_Y16_N20
\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[16]~62_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[16]~46_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[16]~62_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[16]~46_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[16]~62_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[16]~46_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[16]~62_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[16]~46_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X19_Y16_N22
\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[17]~61_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[17]~45_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[17]~61_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[17]~45_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[17]~61_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[17]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[17]~61_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[17]~45_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X19_Y16_N24
\Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[18]~44_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[18]~60_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[18]~44_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[18]~60_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X19_Y16_N26
\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X19_Y16_N4
\Div0|auto_generated|divider|divider|StageOut[22]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[22]~65_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[16]~62_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[16]~62_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[22]~65_combout\);

-- Location: LCCOMB_X18_Y16_N2
\Div0|auto_generated|divider|divider|StageOut[22]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[22]~49_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[22]~49_combout\);

-- Location: LCCOMB_X18_Y16_N0
\Div0|auto_generated|divider|divider|StageOut[21]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[21]~50_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[21]~50_combout\);

-- Location: LCCOMB_X19_Y16_N0
\Div0|auto_generated|divider|divider|StageOut[21]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[21]~66_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[15]~63_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[15]~63_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[21]~66_combout\);

-- Location: LCCOMB_X18_Y16_N26
\Mod1|auto_generated|divider|divider|StageOut[59]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[59]~56_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[59]~56_combout\);

-- Location: LCCOMB_X18_Y15_N18
\Mod1|auto_generated|divider|divider|StageOut[59]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[59]~67_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Mux33~9_combout\))) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datad => \Mux33~9_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[59]~67_combout\);

-- Location: LCCOMB_X18_Y16_N8
\Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[59]~56_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[59]~67_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|StageOut[59]~56_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[59]~67_combout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\);

-- Location: LCCOMB_X18_Y16_N24
\Div0|auto_generated|divider|divider|StageOut[20]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[20]~51_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[20]~51_combout\);

-- Location: LCCOMB_X18_Y16_N4
\Div0|auto_generated|divider|divider|StageOut[20]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[20]~67_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[59]~67_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[59]~67_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[20]~67_combout\);

-- Location: LCCOMB_X18_Y16_N10
\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[20]~51_combout\) # (\Div0|auto_generated|divider|divider|StageOut[20]~67_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[20]~51_combout\) # (\Div0|auto_generated|divider|divider|StageOut[20]~67_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[20]~51_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[20]~67_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X18_Y16_N12
\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[21]~50_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[21]~66_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[21]~50_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[21]~66_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[21]~50_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[21]~66_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[21]~50_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[21]~66_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X18_Y16_N14
\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[22]~65_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[22]~49_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[22]~65_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[22]~49_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[22]~65_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[22]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[22]~65_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[22]~49_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X19_Y16_N2
\Div0|auto_generated|divider|divider|StageOut[23]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[23]~48_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[23]~48_combout\);

-- Location: LCCOMB_X19_Y16_N10
\Div0|auto_generated|divider|divider|StageOut[23]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[23]~64_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[17]~61_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[17]~61_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[23]~64_combout\);

-- Location: LCCOMB_X18_Y16_N16
\Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[23]~48_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[23]~64_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[23]~48_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[23]~64_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X18_Y16_N18
\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X18_Y16_N20
\Div0|auto_generated|divider|divider|StageOut[28]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[28]~52_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[28]~52_combout\);

-- Location: LCCOMB_X18_Y16_N22
\Div0|auto_generated|divider|divider|StageOut[28]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[28]~68_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[22]~65_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[22]~65_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[28]~68_combout\);

-- Location: LCCOMB_X18_Y16_N6
\Div0|auto_generated|divider|divider|StageOut[27]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[27]~53_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[27]~53_combout\);

-- Location: LCCOMB_X18_Y16_N28
\Div0|auto_generated|divider|divider|StageOut[27]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[27]~69_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[21]~66_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[21]~66_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[27]~69_combout\);

-- Location: LCCOMB_X18_Y16_N30
\Div0|auto_generated|divider|divider|StageOut[26]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[26]~70_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[20]~67_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[20]~67_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[26]~70_combout\);

-- Location: LCCOMB_X17_Y16_N20
\Div0|auto_generated|divider|divider|StageOut[26]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[26]~54_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[26]~54_combout\);

-- Location: LCCOMB_X16_Y16_N16
\Div0|auto_generated|divider|divider|StageOut[25]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[25]~74_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\Mux34~9_combout\)) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[25]~74_combout\);

-- Location: LCCOMB_X16_Y16_N12
\Mod1|auto_generated|divider|divider|StageOut[58]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[58]~58_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[58]~58_combout\);

-- Location: LCCOMB_X16_Y16_N6
\Mod1|auto_generated|divider|divider|StageOut[58]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[58]~57_combout\ = (\Mux34~9_combout\ & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux34~9_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[58]~57_combout\);

-- Location: LCCOMB_X16_Y16_N8
\Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[58]~58_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[58]~57_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[58]~58_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[58]~57_combout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\);

-- Location: LCCOMB_X16_Y16_N18
\Div0|auto_generated|divider|divider|StageOut[25]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[25]~55_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[25]~55_combout\);

-- Location: LCCOMB_X17_Y16_N22
\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[25]~74_combout\) # (\Div0|auto_generated|divider|divider|StageOut[25]~55_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[25]~74_combout\) # (\Div0|auto_generated|divider|divider|StageOut[25]~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[25]~74_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[25]~55_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X17_Y16_N24
\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[26]~70_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[26]~54_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[26]~70_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[26]~54_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[26]~70_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[26]~54_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[26]~70_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[26]~54_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X17_Y16_N26
\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[27]~53_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[27]~69_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[27]~53_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[27]~69_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[27]~53_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[27]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[27]~53_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[27]~69_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X17_Y16_N28
\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[28]~52_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[28]~68_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[28]~52_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[28]~68_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X17_Y16_N30
\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X13_Y9_N0
\Mod0|auto_generated|divider|divider|StageOut[48]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[48]~78_combout\ = (\Mux35~9_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux35~9_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[48]~78_combout\);

-- Location: LCCOMB_X13_Y9_N18
\Mod0|auto_generated|divider|divider|StageOut[48]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[48]~77_combout\ = (\Mux35~9_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux35~9_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[48]~77_combout\);

-- Location: LCCOMB_X13_Y12_N4
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[48]~78_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[48]~77_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[48]~78_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[48]~77_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[48]~78_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[48]~77_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X10_Y9_N14
\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\Mux29~9_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\Mux29~9_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\Mux29~9_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux29~9_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X10_Y9_N18
\Mod0|auto_generated|divider|divider|StageOut[27]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[27]~55_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[27]~55_combout\);

-- Location: LCCOMB_X10_Y9_N20
\Mod0|auto_generated|divider|divider|StageOut[26]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[26]~56_combout\ = (\Mux30~9_combout\ & \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux30~9_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[26]~56_combout\);

-- Location: LCCOMB_X10_Y9_N10
\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \Mux31~9_combout\ $ (VCC)
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\Mux31~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux31~9_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X10_Y9_N12
\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\Mux30~9_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\Mux30~9_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\Mux30~9_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mux30~9_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X10_Y9_N26
\Mod0|auto_generated|divider|divider|StageOut[26]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[26]~57_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[26]~57_combout\);

-- Location: LCCOMB_X9_Y9_N12
\Mod0|auto_generated|divider|divider|StageOut[25]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[25]~59_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[25]~59_combout\);

-- Location: LCCOMB_X10_Y9_N28
\Mod0|auto_generated|divider|divider|StageOut[25]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[25]~58_combout\ = (\Mux31~9_combout\ & \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux31~9_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[25]~58_combout\);

-- Location: LCCOMB_X9_Y9_N30
\Mod0|auto_generated|divider|divider|StageOut[24]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[24]~61_combout\ = (\Mux32~9_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux32~9_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[24]~61_combout\);

-- Location: LCCOMB_X9_Y9_N28
\Mod0|auto_generated|divider|divider|StageOut[24]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[24]~60_combout\ = (\Mux32~9_combout\ & \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux32~9_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[24]~60_combout\);

-- Location: LCCOMB_X9_Y9_N2
\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[24]~61_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[24]~60_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[24]~61_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[24]~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[24]~61_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[24]~60_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X9_Y9_N4
\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[25]~59_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[25]~58_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[25]~59_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[25]~58_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[25]~59_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[25]~58_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[25]~59_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[25]~58_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X9_Y9_N6
\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[26]~56_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[26]~57_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[26]~56_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[26]~57_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[26]~56_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[26]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[26]~56_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[26]~57_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X9_Y9_N8
\Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[27]~54_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[27]~55_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[27]~54_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[27]~55_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[27]~54_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[27]~55_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[27]~54_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[27]~55_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X13_Y9_N6
\Mod0|auto_generated|divider|divider|StageOut[45]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[45]~93_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[36]~100_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[36]~100_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[45]~93_combout\);

-- Location: LCCOMB_X13_Y9_N8
\Mod0|auto_generated|divider|divider|StageOut[54]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[54]~96_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[45]~93_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[45]~93_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[54]~96_combout\);

-- Location: LCCOMB_X10_Y9_N24
\Mod0|auto_generated|divider|divider|StageOut[35]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[35]~101_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mux30~9_combout\))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Mux30~9_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[35]~101_combout\);

-- Location: LCCOMB_X12_Y9_N30
\Mod0|auto_generated|divider|divider|StageOut[44]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[44]~94_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[35]~101_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[35]~101_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[44]~94_combout\);

-- Location: LCCOMB_X12_Y9_N10
\Mod0|auto_generated|divider|divider|StageOut[35]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[35]~63_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[35]~63_combout\);

-- Location: LCCOMB_X12_Y9_N12
\Mod0|auto_generated|divider|divider|StageOut[34]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[34]~64_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[34]~64_combout\);

-- Location: LCCOMB_X10_Y9_N22
\Mod0|auto_generated|divider|divider|StageOut[34]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[34]~102_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Mux31~9_combout\)) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Mux31~9_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[34]~102_combout\);

-- Location: LCCOMB_X13_Y9_N4
\Mod0|auto_generated|divider|divider|StageOut[33]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[33]~65_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mux32~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mux32~9_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[33]~65_combout\);

-- Location: LCCOMB_X13_Y9_N26
\Mod0|auto_generated|divider|divider|StageOut[33]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[33]~66_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[33]~66_combout\);

-- Location: LCCOMB_X12_Y9_N26
\Mod0|auto_generated|divider|divider|StageOut[32]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[32]~67_combout\ = (\Mux33~9_combout\ & \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[32]~67_combout\);

-- Location: LCCOMB_X12_Y9_N28
\Mod0|auto_generated|divider|divider|StageOut[32]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[32]~68_combout\ = (\Mux33~9_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~9_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[32]~68_combout\);

-- Location: LCCOMB_X12_Y9_N14
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[32]~67_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[32]~68_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[32]~67_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[32]~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[32]~67_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[32]~68_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X12_Y9_N16
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[33]~65_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[33]~66_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[33]~65_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[33]~66_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[33]~65_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[33]~66_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[33]~65_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[33]~66_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X12_Y9_N18
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[34]~64_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[34]~102_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[34]~64_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[34]~102_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[34]~64_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[34]~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[34]~64_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[34]~102_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X12_Y9_N20
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[35]~63_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[35]~101_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[35]~63_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[35]~101_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[35]~63_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[35]~101_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[35]~63_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[35]~101_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X13_Y9_N30
\Mod0|auto_generated|divider|divider|StageOut[44]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[44]~70_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[44]~70_combout\);

-- Location: LCCOMB_X12_Y9_N4
\Mod0|auto_generated|divider|divider|StageOut[43]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[43]~95_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[34]~102_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[34]~102_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[43]~95_combout\);

-- Location: LCCOMB_X13_Y9_N20
\Mod0|auto_generated|divider|divider|StageOut[43]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[43]~71_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[43]~71_combout\);

-- Location: LCCOMB_X13_Y9_N14
\Mod0|auto_generated|divider|divider|StageOut[42]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[42]~72_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[42]~72_combout\);

-- Location: LCCOMB_X13_Y9_N24
\Mod0|auto_generated|divider|divider|StageOut[42]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[42]~103_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Mux32~9_combout\)) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~9_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[42]~103_combout\);

-- Location: LCCOMB_X13_Y9_N16
\Mod0|auto_generated|divider|divider|StageOut[41]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[41]~74_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[41]~74_combout\);

-- Location: LCCOMB_X14_Y9_N28
\Mod0|auto_generated|divider|divider|StageOut[41]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[41]~73_combout\ = (\Mux33~9_combout\ & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux33~9_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[41]~73_combout\);

-- Location: LCCOMB_X14_Y9_N26
\Mod0|auto_generated|divider|divider|StageOut[40]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[40]~75_combout\ = (\Mux34~9_combout\ & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux34~9_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[40]~75_combout\);

-- Location: LCCOMB_X14_Y9_N8
\Mod0|auto_generated|divider|divider|StageOut[40]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[40]~76_combout\ = (\Mux34~9_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux34~9_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[40]~76_combout\);

-- Location: LCCOMB_X14_Y9_N10
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[40]~75_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[40]~76_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[40]~75_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[40]~76_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[40]~75_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[40]~76_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X14_Y9_N12
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[41]~74_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[41]~73_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[41]~74_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[41]~73_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[41]~74_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[41]~73_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[41]~74_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[41]~73_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X14_Y9_N14
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[42]~72_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[42]~103_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[42]~72_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[42]~103_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[42]~72_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[42]~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[42]~72_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[42]~103_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X14_Y9_N16
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[43]~95_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[43]~71_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[43]~95_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[43]~71_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[43]~95_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[43]~71_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[43]~95_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[43]~71_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X14_Y9_N18
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((((\Mod0|auto_generated|divider|divider|StageOut[44]~94_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[44]~70_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((\Mod0|auto_generated|divider|divider|StageOut[44]~94_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[44]~70_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[44]~94_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[44]~70_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[44]~94_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[44]~70_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X14_Y9_N20
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (((\Mod0|auto_generated|divider|divider|StageOut[45]~69_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[45]~93_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (!\Mod0|auto_generated|divider|divider|StageOut[45]~69_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[45]~93_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[45]~69_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[45]~93_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[45]~69_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[45]~93_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X14_Y9_N6
\Mod0|auto_generated|divider|divider|StageOut[54]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[54]~79_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[54]~79_combout\);

-- Location: LCCOMB_X13_Y9_N10
\Mod0|auto_generated|divider|divider|StageOut[53]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[53]~97_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[44]~94_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[44]~94_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[53]~97_combout\);

-- Location: LCCOMB_X13_Y9_N28
\Mod0|auto_generated|divider|divider|StageOut[52]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[52]~98_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[43]~95_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[43]~95_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[52]~98_combout\);

-- Location: LCCOMB_X14_Y9_N24
\Mod0|auto_generated|divider|divider|StageOut[52]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[52]~81_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[52]~81_combout\);

-- Location: LCCOMB_X13_Y12_N0
\Mod0|auto_generated|divider|divider|StageOut[51]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[51]~82_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[51]~82_combout\);

-- Location: LCCOMB_X14_Y9_N30
\Mod0|auto_generated|divider|divider|StageOut[50]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[50]~83_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[50]~83_combout\);

-- Location: LCCOMB_X13_Y9_N2
\Mod0|auto_generated|divider|divider|StageOut[50]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[50]~104_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mux33~9_combout\))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mux33~9_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[50]~104_combout\);

-- Location: LCCOMB_X14_Y9_N2
\Mod0|auto_generated|divider|divider|StageOut[49]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[49]~85_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[49]~85_combout\);

-- Location: LCCOMB_X14_Y9_N0
\Mod0|auto_generated|divider|divider|StageOut[49]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[49]~84_combout\ = (\Mux34~9_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux34~9_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[49]~84_combout\);

-- Location: LCCOMB_X13_Y12_N6
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[49]~85_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[49]~84_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[49]~85_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[49]~84_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[49]~85_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[49]~84_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[49]~85_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[49]~84_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X13_Y12_N8
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[50]~83_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[50]~104_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[50]~83_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[50]~104_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[50]~83_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[50]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[50]~83_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[50]~104_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X13_Y12_N10
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[51]~99_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[51]~82_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[51]~99_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[51]~82_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[51]~99_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[51]~82_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[51]~99_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[51]~82_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X13_Y12_N12
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((((\Mod0|auto_generated|divider|divider|StageOut[52]~98_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[52]~81_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((\Mod0|auto_generated|divider|divider|StageOut[52]~98_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[52]~81_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[52]~98_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[52]~81_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[52]~98_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[52]~81_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\);

-- Location: LCCOMB_X13_Y12_N14
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (((\Mod0|auto_generated|divider|divider|StageOut[53]~80_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[53]~97_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (!\Mod0|auto_generated|divider|divider|StageOut[53]~80_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[53]~97_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[53]~80_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[53]~97_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[53]~80_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[53]~97_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\);

-- Location: LCCOMB_X13_Y12_N16
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((((\Mod0|auto_generated|divider|divider|StageOut[54]~96_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[54]~79_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((\Mod0|auto_generated|divider|divider|StageOut[54]~96_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[54]~79_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[54]~96_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[54]~79_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[54]~96_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[54]~79_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\);

-- Location: LCCOMB_X13_Y12_N18
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X13_Y12_N2
\Mod0|auto_generated|divider|divider|StageOut[57]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[57]~86_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\Mux35~9_combout\)) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux35~9_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[57]~86_combout\);

-- Location: LCCOMB_X14_Y15_N2
\Selector332~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector332~10_combout\ = (\ram_data[2]~1_combout\ & (!\ram_data[2]~0_combout\)) # (!\ram_data[2]~1_combout\ & ((\ram_data[2]~0_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[57]~86_combout\))) # (!\ram_data[2]~0_combout\ & 
-- (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_data[2]~1_combout\,
	datab => \ram_data[2]~0_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[57]~86_combout\,
	combout => \Selector332~10_combout\);

-- Location: LCCOMB_X14_Y15_N18
\Selector332~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector332~11_combout\ = (\ram_data[2]~1_combout\ & ((\Selector332~10_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)) # (!\Selector332~10_combout\ & ((\Selector332~9_combout\))))) # (!\ram_data[2]~1_combout\ & 
-- (((\Selector332~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_data[2]~1_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \Selector332~9_combout\,
	datad => \Selector332~10_combout\,
	combout => \Selector332~11_combout\);

-- Location: LCCOMB_X13_Y15_N30
\ram_data[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram_data[3]~3_combout\ = (\ram_addr[1]~0_combout\ & (((\currentState.TState_SaveReg_PrepareAddress~q\) # (\currentState.TState_Fetch_ParseAndInitOpcode~q\)) # (!\ram_data[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_data[2]~0_combout\,
	datab => \currentState.TState_SaveReg_PrepareAddress~q\,
	datac => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	datad => \ram_addr[1]~0_combout\,
	combout => \ram_data[3]~3_combout\);

-- Location: FF_X14_Y15_N19
\ram_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector332~11_combout\,
	ena => \ram_data[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ram_data(1));

-- Location: M9K_X15_Y13_N0
\e_ram|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002A800000000000000000000000000000000000000006024CC64E664EA64AAA4EAAE42A4628E42A46AE4140472A2",
	mem_init0 => X"41404724E4D4446E68140472414044C148510814047E982454845814047242A241404724EAE414047243F32414047243732414047243332414047E9824FFF2414047243BF241404724F7BE41404724B3394140472414047A14047E9824A41404724141404724AE41404324141404F24941404B24E41404E97E9804804B8082420000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Ram:e_ram|altsyncram:altsyncram_component|altsyncram_ugr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram_write~q\,
	portare => VCC,
	clk0 => \in_clk_50mhz~inputclkctrl_outclk\,
	portadatain => \e_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \e_ram|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \e_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: FF_X18_Y10_N21
\current_opcode[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \current_opcode[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => current_opcode(8));

-- Location: LCCOMB_X16_Y9_N18
\Decoder0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder0~3_combout\ = (!current_opcode(8) & (!current_opcode(9) & (current_opcode(11) & current_opcode(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(8),
	datab => current_opcode(9),
	datac => current_opcode(11),
	datad => current_opcode(10),
	combout => \Decoder0~3_combout\);

-- Location: LCCOMB_X13_Y6_N20
\Selector148~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector148~0_combout\ = (\Decoder0~3_combout\ & (!\Equal31~2_combout\ & ((\logic~53_combout\) # (\logic~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic~53_combout\,
	datab => \Decoder0~3_combout\,
	datac => \Equal31~2_combout\,
	datad => \logic~43_combout\,
	combout => \Selector148~0_combout\);

-- Location: LCCOMB_X18_Y12_N2
\Selector148~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector148~1_combout\ = ((\regs_generic~46_combout\ & ((\Selector148~0_combout\) # (\Selector164~0_combout\)))) # (!\Selector260~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector148~0_combout\,
	datab => \Selector260~4_combout\,
	datac => \regs_generic~46_combout\,
	datad => \Selector164~0_combout\,
	combout => \Selector148~1_combout\);

-- Location: LCCOMB_X18_Y12_N14
\regs_generic[14][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs_generic[14][1]~feeder_combout\ = \Selector148~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector148~1_combout\,
	combout => \regs_generic[14][1]~feeder_combout\);

-- Location: FF_X18_Y12_N15
\regs_generic[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regs_generic[14][1]~feeder_combout\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(1),
	sload => \currentState.TState_LoadReg_Store~q\,
	ena => \regs_generic[14][4]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs_generic[14][1]~q\);

-- Location: LCCOMB_X18_Y11_N10
\Mux35~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux35~7_combout\ = (current_opcode(10) & ((\regs_generic[14][1]~q\) # ((current_opcode(8))))) # (!current_opcode(10) & (((\regs_generic[10][1]~q\ & !current_opcode(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[14][1]~q\,
	datab => current_opcode(10),
	datac => \regs_generic[10][1]~q\,
	datad => current_opcode(8),
	combout => \Mux35~7_combout\);

-- Location: LCCOMB_X18_Y11_N16
\Mux35~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux35~8_combout\ = (\Mux35~7_combout\ & (((\regs_generic[15][1]~q\) # (!current_opcode(8))))) # (!\Mux35~7_combout\ & (\regs_generic[11][1]~q\ & ((current_opcode(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux35~7_combout\,
	datab => \regs_generic[11][1]~q\,
	datac => \regs_generic[15][1]~q\,
	datad => current_opcode(8),
	combout => \Mux35~8_combout\);

-- Location: LCCOMB_X17_Y9_N6
\Mux35~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux35~2_combout\ = (current_opcode(8) & (((\regs_generic[3][1]~q\) # (current_opcode(10))))) # (!current_opcode(8) & (\regs_generic[2][1]~q\ & ((!current_opcode(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[2][1]~q\,
	datab => \regs_generic[3][1]~q\,
	datac => current_opcode(8),
	datad => current_opcode(10),
	combout => \Mux35~2_combout\);

-- Location: LCCOMB_X19_Y9_N4
\Mux35~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux35~3_combout\ = (current_opcode(10) & ((\Mux35~2_combout\ & ((\regs_generic[7][1]~q\))) # (!\Mux35~2_combout\ & (\regs_generic[6][1]~q\)))) # (!current_opcode(10) & (((\Mux35~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(10),
	datab => \regs_generic[6][1]~q\,
	datac => \regs_generic[7][1]~q\,
	datad => \Mux35~2_combout\,
	combout => \Mux35~3_combout\);

-- Location: LCCOMB_X18_Y13_N30
\Mux35~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux35~4_combout\ = (current_opcode(10) & (((current_opcode(8))))) # (!current_opcode(10) & ((current_opcode(8) & ((\regs_generic[1][1]~q\))) # (!current_opcode(8) & (\regs_generic[0][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(10),
	datab => \regs_generic[0][1]~q\,
	datac => \regs_generic[1][1]~q\,
	datad => current_opcode(8),
	combout => \Mux35~4_combout\);

-- Location: LCCOMB_X18_Y13_N12
\Mux35~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux35~5_combout\ = (\Mux35~4_combout\ & ((\regs_generic[5][1]~q\) # ((!current_opcode(10))))) # (!\Mux35~4_combout\ & (((\regs_generic[4][1]~q\ & current_opcode(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[5][1]~q\,
	datab => \regs_generic[4][1]~q\,
	datac => \Mux35~4_combout\,
	datad => current_opcode(10),
	combout => \Mux35~5_combout\);

-- Location: LCCOMB_X19_Y9_N14
\Mux35~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux35~6_combout\ = (current_opcode(9) & (!current_opcode(11) & ((\Mux35~5_combout\)))) # (!current_opcode(9) & ((current_opcode(11)) # ((\Mux35~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(9),
	datab => current_opcode(11),
	datac => \Mux35~3_combout\,
	datad => \Mux35~5_combout\,
	combout => \Mux35~6_combout\);

-- Location: LCCOMB_X18_Y11_N2
\Mux35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux35~0_combout\ = (current_opcode(10) & (((\regs_generic[12][1]~q\) # (current_opcode(8))))) # (!current_opcode(10) & (\regs_generic[8][1]~q\ & ((!current_opcode(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[8][1]~q\,
	datab => \regs_generic[12][1]~q\,
	datac => current_opcode(10),
	datad => current_opcode(8),
	combout => \Mux35~0_combout\);

-- Location: LCCOMB_X18_Y11_N8
\Mux35~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux35~1_combout\ = (current_opcode(8) & ((\Mux35~0_combout\ & (\regs_generic[13][1]~q\)) # (!\Mux35~0_combout\ & ((\regs_generic[9][1]~q\))))) # (!current_opcode(8) & (((\Mux35~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(8),
	datab => \regs_generic[13][1]~q\,
	datac => \regs_generic[9][1]~q\,
	datad => \Mux35~0_combout\,
	combout => \Mux35~1_combout\);

-- Location: LCCOMB_X19_Y9_N0
\Mux35~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux35~9_combout\ = (current_opcode(11) & ((\Mux35~6_combout\ & (\Mux35~8_combout\)) # (!\Mux35~6_combout\ & ((\Mux35~1_combout\))))) # (!current_opcode(11) & (((\Mux35~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux35~8_combout\,
	datab => current_opcode(11),
	datac => \Mux35~6_combout\,
	datad => \Mux35~1_combout\,
	combout => \Mux35~9_combout\);

-- Location: LCCOMB_X12_Y16_N2
\reg_i[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_i[1]~1_combout\ = (\Equal36~0_combout\ & ((\Add13~2_combout\))) # (!\Equal36~0_combout\ & (\Mux35~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux35~9_combout\,
	datab => \Equal36~0_combout\,
	datad => \Add13~2_combout\,
	combout => \reg_i[1]~1_combout\);

-- Location: FF_X12_Y16_N3
\reg_i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \reg_i[1]~1_combout\,
	asdata => current_opcode(1),
	sload => \Equal3~12_combout\,
	ena => \reg_i[0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => reg_i(1));

-- Location: LCCOMB_X12_Y19_N28
\Selector12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector12~0_combout\ = (\ram_addr[5]~1_combout\ & ((\ram_addr[5]~2_combout\ & ((reg_pc(1)))) # (!\ram_addr[5]~2_combout\ & (\Add3~14_combout\)))) # (!\ram_addr[5]~1_combout\ & (\ram_addr[5]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_addr[5]~1_combout\,
	datab => \ram_addr[5]~2_combout\,
	datac => \Add3~14_combout\,
	datad => reg_pc(1),
	combout => \Selector12~0_combout\);

-- Location: LCCOMB_X13_Y19_N28
\Selector12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector12~1_combout\ = (\Selector12~0_combout\ & (((reg_i(1)) # (\ram_addr[5]~1_combout\)))) # (!\Selector12~0_combout\ & (\Add12~0_combout\ & ((!\ram_addr[5]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add12~0_combout\,
	datab => \Selector12~0_combout\,
	datac => reg_i(1),
	datad => \ram_addr[5]~1_combout\,
	combout => \Selector12~1_combout\);

-- Location: FF_X13_Y19_N29
\ram_addr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector12~1_combout\,
	ena => \ram_addr[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ram_addr(1));

-- Location: LCCOMB_X13_Y12_N30
\Mod0|auto_generated|divider|divider|StageOut[61]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[61]~90_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (((\Mod0|auto_generated|divider|divider|StageOut[52]~98_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[52]~81_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[52]~98_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[52]~81_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[61]~90_combout\);

-- Location: LCCOMB_X13_Y15_N22
\Selector328~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector328~0_combout\ = (\currentState.TState_BCD2~q\) # ((!\currentState.TState_BCD1~q\ & (!\currentState.TState_SaveReg_PrepareAddress~q\ & \Mod0|auto_generated|divider|divider|StageOut[61]~90_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_BCD2~q\,
	datab => \currentState.TState_BCD1~q\,
	datac => \currentState.TState_SaveReg_PrepareAddress~q\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[61]~90_combout\,
	combout => \Selector328~0_combout\);

-- Location: LCCOMB_X17_Y7_N24
\Selector328~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector328~8_combout\ = (regLoadSave_counter(1) & ((regLoadSave_counter(0)) # ((\regs_generic[14][5]~q\)))) # (!regLoadSave_counter(1) & (!regLoadSave_counter(0) & (\regs_generic[12][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(1),
	datab => regLoadSave_counter(0),
	datac => \regs_generic[12][5]~q\,
	datad => \regs_generic[14][5]~q\,
	combout => \Selector328~8_combout\);

-- Location: LCCOMB_X17_Y7_N26
\Selector328~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector328~9_combout\ = (regLoadSave_counter(0) & ((\Selector328~8_combout\ & ((\regs_generic[15][5]~q\))) # (!\Selector328~8_combout\ & (\regs_generic[13][5]~q\)))) # (!regLoadSave_counter(0) & (((\Selector328~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[13][5]~q\,
	datab => \regs_generic[15][5]~q\,
	datac => regLoadSave_counter(0),
	datad => \Selector328~8_combout\,
	combout => \Selector328~9_combout\);

-- Location: LCCOMB_X17_Y7_N20
\Selector328~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector328~3_combout\ = (regLoadSave_counter(1) & (regLoadSave_counter(0))) # (!regLoadSave_counter(1) & ((regLoadSave_counter(0) & (\regs_generic[9][5]~q\)) # (!regLoadSave_counter(0) & ((\regs_generic[8][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(1),
	datab => regLoadSave_counter(0),
	datac => \regs_generic[9][5]~q\,
	datad => \regs_generic[8][5]~q\,
	combout => \Selector328~3_combout\);

-- Location: LCCOMB_X17_Y7_N6
\Selector328~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector328~4_combout\ = (\Selector328~3_combout\ & (((\regs_generic[11][5]~q\) # (!regLoadSave_counter(1))))) # (!\Selector328~3_combout\ & (\regs_generic[10][5]~q\ & (regLoadSave_counter(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[10][5]~q\,
	datab => \Selector328~3_combout\,
	datac => regLoadSave_counter(1),
	datad => \regs_generic[11][5]~q\,
	combout => \Selector328~4_combout\);

-- Location: LCCOMB_X14_Y11_N18
\Selector328~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector328~5_combout\ = (regLoadSave_counter(1) & (((regLoadSave_counter(0))))) # (!regLoadSave_counter(1) & ((regLoadSave_counter(0) & (\regs_generic[1][5]~q\)) # (!regLoadSave_counter(0) & ((\regs_generic[0][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(1),
	datab => \regs_generic[1][5]~q\,
	datac => regLoadSave_counter(0),
	datad => \regs_generic[0][5]~q\,
	combout => \Selector328~5_combout\);

-- Location: LCCOMB_X14_Y11_N20
\Selector328~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector328~6_combout\ = (regLoadSave_counter(1) & ((\Selector328~5_combout\ & (\regs_generic[3][5]~q\)) # (!\Selector328~5_combout\ & ((\regs_generic[2][5]~q\))))) # (!regLoadSave_counter(1) & (((\Selector328~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(1),
	datab => \regs_generic[3][5]~q\,
	datac => \regs_generic[2][5]~q\,
	datad => \Selector328~5_combout\,
	combout => \Selector328~6_combout\);

-- Location: LCCOMB_X14_Y11_N26
\Selector328~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector328~7_combout\ = (regLoadSave_counter(3) & ((\Selector328~4_combout\) # ((regLoadSave_counter(2))))) # (!regLoadSave_counter(3) & (((!regLoadSave_counter(2) & \Selector328~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector328~4_combout\,
	datab => regLoadSave_counter(3),
	datac => regLoadSave_counter(2),
	datad => \Selector328~6_combout\,
	combout => \Selector328~7_combout\);

-- Location: LCCOMB_X17_Y11_N30
\Selector328~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector328~1_combout\ = (regLoadSave_counter(0) & (regLoadSave_counter(1))) # (!regLoadSave_counter(0) & ((regLoadSave_counter(1) & ((\regs_generic[6][5]~q\))) # (!regLoadSave_counter(1) & (\regs_generic[4][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(0),
	datab => regLoadSave_counter(1),
	datac => \regs_generic[4][5]~q\,
	datad => \regs_generic[6][5]~q\,
	combout => \Selector328~1_combout\);

-- Location: LCCOMB_X14_Y11_N12
\Selector328~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector328~2_combout\ = (regLoadSave_counter(0) & ((\Selector328~1_combout\ & (\regs_generic[7][5]~q\)) # (!\Selector328~1_combout\ & ((\regs_generic[5][5]~q\))))) # (!regLoadSave_counter(0) & (((\Selector328~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[7][5]~q\,
	datab => \regs_generic[5][5]~q\,
	datac => regLoadSave_counter(0),
	datad => \Selector328~1_combout\,
	combout => \Selector328~2_combout\);

-- Location: LCCOMB_X14_Y11_N24
\Selector328~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector328~10_combout\ = (regLoadSave_counter(2) & ((\Selector328~7_combout\ & (\Selector328~9_combout\)) # (!\Selector328~7_combout\ & ((\Selector328~2_combout\))))) # (!regLoadSave_counter(2) & (((\Selector328~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector328~9_combout\,
	datab => regLoadSave_counter(2),
	datac => \Selector328~7_combout\,
	datad => \Selector328~2_combout\,
	combout => \Selector328~10_combout\);

-- Location: LCCOMB_X14_Y15_N26
\Selector328~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector328~11_combout\ = (\Selector328~0_combout\ & (!\currentState.TState_BCD2~q\ & (!\ram_data[2]~4_combout\))) # (!\Selector328~0_combout\ & (\Selector328~10_combout\ & ((\currentState.TState_BCD2~q\) # (\ram_data[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_BCD2~q\,
	datab => \Selector328~0_combout\,
	datac => \ram_data[2]~4_combout\,
	datad => \Selector328~10_combout\,
	combout => \Selector328~11_combout\);

-- Location: FF_X14_Y15_N27
\ram_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector328~11_combout\,
	ena => \ram_data[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ram_data(5));

-- Location: M9K_X15_Y14_N0
\e_ram|altsyncram_component|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000374A288A00A08A20AA2A0AAA82A888AAAAA2A02A8222065DAF82AF02AFF2AF88AF88EA38A302EA38A33EADADA3D72",
	mem_init0 => X"ADADA3DA3A3A3ABF26DEDA3DA3AFAB60B67E26DEDA2EEEDA7ABAB6D2DA3DA08AADAD23DA082AD2D23DA882EAD2D23DA88E2ADED23DA4822ADED22AAADA886EADED23DA486EADED23DA88A2ADAD23DA842AADAD23DADADA32DADE2666DA1ADADA3DA9ADAD23DA8FADAD26DA9ADADE2DA8ADADE2DABADADEAA2222DEEDE6E88DA100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030F3395B0399977DDF7709F73DCD75DDF37EAB57",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Ram:e_ram|altsyncram:altsyncram_component|altsyncram_ugr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram_write~q\,
	portare => VCC,
	clk0 => \in_clk_50mhz~inputclkctrl_outclk\,
	portadatain => \e_ram|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \e_ram|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \e_ram|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LCCOMB_X13_Y14_N0
\current_opcode[12]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \current_opcode[12]~5_combout\ = !\e_ram|altsyncram_component|auto_generated|q_a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \e_ram|altsyncram_component|auto_generated|q_a\(4),
	combout => \current_opcode[12]~5_combout\);

-- Location: FF_X13_Y14_N1
\current_opcode[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \current_opcode[12]~5_combout\,
	ena => \current_opcode[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => current_opcode(12));

-- Location: LCCOMB_X13_Y14_N8
\Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal3~0_combout\ = (!current_opcode(12) & (current_opcode(14) & (current_opcode(15) & !current_opcode(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(12),
	datab => current_opcode(14),
	datac => current_opcode(15),
	datad => current_opcode(13),
	combout => \Equal3~0_combout\);

-- Location: LCCOMB_X12_Y18_N14
\ram_data[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram_data[2]~2_combout\ = (\currentState.TState_Fetch_ParseAndInitOpcode~q\ & ((!\Equal35~1_combout\) # (!\Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Equal3~0_combout\,
	datac => \Equal35~1_combout\,
	datad => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	combout => \ram_data[2]~2_combout\);

-- Location: LCCOMB_X12_Y14_N0
\Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector1~0_combout\ = (\Equal3~0_combout\ & (\Equal35~1_combout\ & \currentState.TState_Fetch_ParseAndInitOpcode~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Equal3~0_combout\,
	datac => \Equal35~1_combout\,
	datad => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	combout => \Selector1~0_combout\);

-- Location: LCCOMB_X11_Y19_N14
\Selector13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector13~0_combout\ = (\currentState.TState_BCD1~q\) # ((\currentState.TState_Fetch_StoreFirstByte~q\) # ((\currentState.TState_SaveReg_PrepareAddress~q\) # (!\nextState_delay[7]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_BCD1~q\,
	datab => \currentState.TState_Fetch_StoreFirstByte~q\,
	datac => \nextState_delay[7]~6_combout\,
	datad => \currentState.TState_SaveReg_PrepareAddress~q\,
	combout => \Selector13~0_combout\);

-- Location: LCCOMB_X12_Y20_N28
\Selector13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector13~1_combout\ = (\currentState.TState_Fetch_Begin~q\ & (((\Add3~7_combout\ & \Selector13~0_combout\)))) # (!\currentState.TState_Fetch_Begin~q\ & ((reg_pc(0)) # ((\Add3~7_combout\ & \Selector13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_Fetch_Begin~q\,
	datab => reg_pc(0),
	datac => \Add3~7_combout\,
	datad => \Selector13~0_combout\,
	combout => \Selector13~1_combout\);

-- Location: LCCOMB_X12_Y20_N26
\Selector13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector13~2_combout\ = (\Selector13~1_combout\) # ((reg_i(0) & ((\Selector1~0_combout\) # (\currentState.TState_BCD2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector1~0_combout\,
	datab => \Selector13~1_combout\,
	datac => \currentState.TState_BCD2~q\,
	datad => reg_i(0),
	combout => \Selector13~2_combout\);

-- Location: LCCOMB_X11_Y20_N20
\Selector13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector13~3_combout\ = (\Selector13~2_combout\) # ((ram_addr(0) & ((\ram_data[2]~2_combout\) # (\WideOr3~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_data[2]~2_combout\,
	datab => \WideOr3~combout\,
	datac => ram_addr(0),
	datad => \Selector13~2_combout\,
	combout => \Selector13~3_combout\);

-- Location: FF_X11_Y20_N21
\ram_addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector13~3_combout\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ram_addr(0));

-- Location: LCCOMB_X13_Y12_N26
\Mod0|auto_generated|divider|divider|StageOut[59]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[59]~88_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[50]~104_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[50]~83_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[50]~104_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[50]~83_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[59]~88_combout\);

-- Location: LCCOMB_X14_Y15_N14
\Selector330~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector330~0_combout\ = (\ram_data[2]~1_combout\ & (!\ram_data[2]~0_combout\)) # (!\ram_data[2]~1_combout\ & ((\ram_data[2]~0_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[59]~88_combout\)) # (!\ram_data[2]~0_combout\ & 
-- ((!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001001110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_data[2]~1_combout\,
	datab => \ram_data[2]~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[59]~88_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Selector330~0_combout\);

-- Location: LCCOMB_X17_Y11_N4
\Selector330~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector330~8_combout\ = (regLoadSave_counter(0) & ((regLoadSave_counter(1)) # ((\regs_generic[13][3]~q\)))) # (!regLoadSave_counter(0) & (!regLoadSave_counter(1) & ((\regs_generic[12][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(0),
	datab => regLoadSave_counter(1),
	datac => \regs_generic[13][3]~q\,
	datad => \regs_generic[12][3]~q\,
	combout => \Selector330~8_combout\);

-- Location: LCCOMB_X17_Y11_N26
\Selector330~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector330~9_combout\ = (\Selector330~8_combout\ & ((\regs_generic[15][3]~q\) # ((!regLoadSave_counter(1))))) # (!\Selector330~8_combout\ & (((regLoadSave_counter(1) & \regs_generic[14][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector330~8_combout\,
	datab => \regs_generic[15][3]~q\,
	datac => regLoadSave_counter(1),
	datad => \regs_generic[14][3]~q\,
	combout => \Selector330~9_combout\);

-- Location: LCCOMB_X17_Y11_N16
\Selector330~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector330~1_combout\ = (regLoadSave_counter(1) & (((\regs_generic[10][3]~q\) # (regLoadSave_counter(0))))) # (!regLoadSave_counter(1) & (\regs_generic[8][3]~q\ & ((!regLoadSave_counter(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[8][3]~q\,
	datab => regLoadSave_counter(1),
	datac => \regs_generic[10][3]~q\,
	datad => regLoadSave_counter(0),
	combout => \Selector330~1_combout\);

-- Location: LCCOMB_X17_Y11_N18
\Selector330~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector330~2_combout\ = (regLoadSave_counter(0) & ((\Selector330~1_combout\ & ((\regs_generic[11][3]~q\))) # (!\Selector330~1_combout\ & (\regs_generic[9][3]~q\)))) # (!regLoadSave_counter(0) & (((\Selector330~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[9][3]~q\,
	datab => regLoadSave_counter(0),
	datac => \regs_generic[11][3]~q\,
	datad => \Selector330~1_combout\,
	combout => \Selector330~2_combout\);

-- Location: LCCOMB_X18_Y14_N12
\Selector330~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector330~5_combout\ = (regLoadSave_counter(0) & (((regLoadSave_counter(1))))) # (!regLoadSave_counter(0) & ((regLoadSave_counter(1) & (\regs_generic[2][3]~q\)) # (!regLoadSave_counter(1) & ((\regs_generic[0][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(0),
	datab => \regs_generic[2][3]~q\,
	datac => regLoadSave_counter(1),
	datad => \regs_generic[0][3]~q\,
	combout => \Selector330~5_combout\);

-- Location: LCCOMB_X18_Y14_N30
\Selector330~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector330~6_combout\ = (regLoadSave_counter(0) & ((\Selector330~5_combout\ & ((\regs_generic[3][3]~q\))) # (!\Selector330~5_combout\ & (\regs_generic[1][3]~q\)))) # (!regLoadSave_counter(0) & (((\Selector330~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[1][3]~q\,
	datab => \regs_generic[3][3]~q\,
	datac => regLoadSave_counter(0),
	datad => \Selector330~5_combout\,
	combout => \Selector330~6_combout\);

-- Location: LCCOMB_X18_Y14_N24
\Selector330~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector330~3_combout\ = (regLoadSave_counter(0) & ((regLoadSave_counter(1)) # ((\regs_generic[5][3]~q\)))) # (!regLoadSave_counter(0) & (!regLoadSave_counter(1) & (\regs_generic[4][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(0),
	datab => regLoadSave_counter(1),
	datac => \regs_generic[4][3]~q\,
	datad => \regs_generic[5][3]~q\,
	combout => \Selector330~3_combout\);

-- Location: LCCOMB_X18_Y14_N2
\Selector330~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector330~4_combout\ = (\Selector330~3_combout\ & (((\regs_generic[7][3]~q\) # (!regLoadSave_counter(1))))) # (!\Selector330~3_combout\ & (\regs_generic[6][3]~q\ & ((regLoadSave_counter(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[6][3]~q\,
	datab => \Selector330~3_combout\,
	datac => \regs_generic[7][3]~q\,
	datad => regLoadSave_counter(1),
	combout => \Selector330~4_combout\);

-- Location: LCCOMB_X18_Y14_N28
\Selector330~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector330~7_combout\ = (regLoadSave_counter(3) & (((regLoadSave_counter(2))))) # (!regLoadSave_counter(3) & ((regLoadSave_counter(2) & ((\Selector330~4_combout\))) # (!regLoadSave_counter(2) & (\Selector330~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector330~6_combout\,
	datab => regLoadSave_counter(3),
	datac => regLoadSave_counter(2),
	datad => \Selector330~4_combout\,
	combout => \Selector330~7_combout\);

-- Location: LCCOMB_X17_Y11_N24
\Selector330~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector330~10_combout\ = (regLoadSave_counter(3) & ((\Selector330~7_combout\ & (\Selector330~9_combout\)) # (!\Selector330~7_combout\ & ((\Selector330~2_combout\))))) # (!regLoadSave_counter(3) & (((\Selector330~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector330~9_combout\,
	datab => \Selector330~2_combout\,
	datac => regLoadSave_counter(3),
	datad => \Selector330~7_combout\,
	combout => \Selector330~10_combout\);

-- Location: LCCOMB_X14_Y15_N30
\Selector330~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector330~11_combout\ = (\Selector330~0_combout\ & (!\ram_data[2]~4_combout\ & ((!\currentState.TState_BCD2~q\)))) # (!\Selector330~0_combout\ & (\Selector330~10_combout\ & ((\ram_data[2]~4_combout\) # (\currentState.TState_BCD2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_data[2]~4_combout\,
	datab => \Selector330~0_combout\,
	datac => \Selector330~10_combout\,
	datad => \currentState.TState_BCD2~q\,
	combout => \Selector330~11_combout\);

-- Location: FF_X14_Y15_N31
\ram_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector330~11_combout\,
	ena => \ram_data[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ram_data(3));

-- Location: M9K_X15_Y15_N0
\e_ram|altsyncram_component|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002003800000000000000000000000000000000000000006D61845195519551DD51D5DD1551958D155199D56D6966D5",
	mem_init0 => X"16165661410105419D656566101054D04D400D6D652A626141854D61656651D11616966555D16169665D5D916569665D59D16D6966595DD169692A626551D91656966591D916169665919916D696659119169696656169606D612A6261C56D6D665116D6D6659D16D65265116D6DA65916D69661956D65992A6265A61A20C6580000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Ram:e_ram|altsyncram:altsyncram_component|altsyncram_ugr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram_write~q\,
	portare => VCC,
	clk0 => \in_clk_50mhz~inputclkctrl_outclk\,
	portadatain => \e_ram|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \e_ram|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \e_ram|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: FF_X18_Y10_N5
\current_opcode[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \current_opcode[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => current_opcode(10));

-- Location: LCCOMB_X16_Y11_N24
\Mux30~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux30~2_combout\ = (current_opcode(11) & (((!current_opcode(9))))) # (!current_opcode(11) & ((current_opcode(9) & ((\regs_generic[4][6]~q\))) # (!current_opcode(9) & (\regs_generic[6][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[6][6]~q\,
	datab => current_opcode(11),
	datac => \regs_generic[4][6]~q\,
	datad => current_opcode(9),
	combout => \Mux30~2_combout\);

-- Location: LCCOMB_X16_Y11_N18
\Mux30~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux30~3_combout\ = (current_opcode(11) & ((\Mux30~2_combout\ & (\regs_generic[14][6]~q\)) # (!\Mux30~2_combout\ & ((\regs_generic[12][6]~q\))))) # (!current_opcode(11) & (\Mux30~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(11),
	datab => \Mux30~2_combout\,
	datac => \regs_generic[14][6]~q\,
	datad => \regs_generic[12][6]~q\,
	combout => \Mux30~3_combout\);

-- Location: LCCOMB_X16_Y11_N8
\Mux30~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux30~4_combout\ = (current_opcode(9) & (!current_opcode(11) & (\regs_generic[0][6]~q\))) # (!current_opcode(9) & ((current_opcode(11)) # ((\regs_generic[2][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(9),
	datab => current_opcode(11),
	datac => \regs_generic[0][6]~q\,
	datad => \regs_generic[2][6]~q\,
	combout => \Mux30~4_combout\);

-- Location: LCCOMB_X16_Y11_N6
\Mux30~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux30~5_combout\ = (current_opcode(11) & ((\Mux30~4_combout\ & ((\regs_generic[10][6]~q\))) # (!\Mux30~4_combout\ & (\regs_generic[8][6]~q\)))) # (!current_opcode(11) & (((\Mux30~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[8][6]~q\,
	datab => current_opcode(11),
	datac => \Mux30~4_combout\,
	datad => \regs_generic[10][6]~q\,
	combout => \Mux30~5_combout\);

-- Location: LCCOMB_X16_Y11_N16
\Mux30~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux30~6_combout\ = (current_opcode(10) & ((\Mux30~3_combout\) # ((current_opcode(8))))) # (!current_opcode(10) & (((!current_opcode(8) & \Mux30~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(10),
	datab => \Mux30~3_combout\,
	datac => current_opcode(8),
	datad => \Mux30~5_combout\,
	combout => \Mux30~6_combout\);

-- Location: LCCOMB_X19_Y11_N16
\Mux30~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux30~7_combout\ = (current_opcode(9) & ((current_opcode(11) & (\regs_generic[13][6]~q\)) # (!current_opcode(11) & ((\regs_generic[5][6]~q\))))) # (!current_opcode(9) & (((current_opcode(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[13][6]~q\,
	datab => current_opcode(9),
	datac => current_opcode(11),
	datad => \regs_generic[5][6]~q\,
	combout => \Mux30~7_combout\);

-- Location: LCCOMB_X19_Y11_N22
\Mux30~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux30~8_combout\ = (current_opcode(9) & (((\Mux30~7_combout\)))) # (!current_opcode(9) & ((\Mux30~7_combout\ & (\regs_generic[15][6]~q\)) # (!\Mux30~7_combout\ & ((\regs_generic[7][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[15][6]~q\,
	datab => current_opcode(9),
	datac => \regs_generic[7][6]~q\,
	datad => \Mux30~7_combout\,
	combout => \Mux30~8_combout\);

-- Location: LCCOMB_X19_Y11_N8
\Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux30~0_combout\ = (current_opcode(9) & ((current_opcode(11) & ((\regs_generic[9][6]~q\))) # (!current_opcode(11) & (\regs_generic[1][6]~q\)))) # (!current_opcode(9) & (((current_opcode(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[1][6]~q\,
	datab => current_opcode(9),
	datac => current_opcode(11),
	datad => \regs_generic[9][6]~q\,
	combout => \Mux30~0_combout\);

-- Location: LCCOMB_X19_Y11_N18
\Mux30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux30~1_combout\ = (current_opcode(9) & (((\Mux30~0_combout\)))) # (!current_opcode(9) & ((\Mux30~0_combout\ & ((\regs_generic[11][6]~q\))) # (!\Mux30~0_combout\ & (\regs_generic[3][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[3][6]~q\,
	datab => current_opcode(9),
	datac => \Mux30~0_combout\,
	datad => \regs_generic[11][6]~q\,
	combout => \Mux30~1_combout\);

-- Location: LCCOMB_X19_Y11_N4
\Mux30~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux30~9_combout\ = (\Mux30~6_combout\ & (((\Mux30~8_combout\)) # (!current_opcode(8)))) # (!\Mux30~6_combout\ & (current_opcode(8) & ((\Mux30~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux30~6_combout\,
	datab => current_opcode(8),
	datac => \Mux30~8_combout\,
	datad => \Mux30~1_combout\,
	combout => \Mux30~9_combout\);

-- Location: LCCOMB_X10_Y9_N16
\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X10_Y9_N4
\Mod0|auto_generated|divider|divider|StageOut[27]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[27]~54_combout\ = (\Mux29~9_combout\ & \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux29~9_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[27]~54_combout\);

-- Location: LCCOMB_X9_Y9_N10
\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X12_Y9_N8
\Mod0|auto_generated|divider|divider|StageOut[36]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[36]~62_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[36]~62_combout\);

-- Location: LCCOMB_X12_Y9_N22
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((((\Mod0|auto_generated|divider|divider|StageOut[36]~100_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[36]~62_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((\Mod0|auto_generated|divider|divider|StageOut[36]~100_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[36]~62_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[36]~100_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[36]~62_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[36]~100_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[36]~62_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X12_Y9_N24
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X13_Y9_N22
\Mod0|auto_generated|divider|divider|StageOut[51]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[51]~99_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[42]~103_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[42]~103_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[51]~99_combout\);

-- Location: LCCOMB_X13_Y12_N28
\Mod0|auto_generated|divider|divider|StageOut[60]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[60]~89_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (((\Mod0|auto_generated|divider|divider|StageOut[51]~99_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[51]~82_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[51]~99_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[51]~82_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[60]~89_combout\);

-- Location: LCCOMB_X14_Y15_N20
\Selector329~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector329~0_combout\ = (\ram_data[2]~0_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[60]~89_combout\ & ((!\ram_data[2]~1_combout\)))) # (!\ram_data[2]~0_combout\ & (((\ram_data[2]~1_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[60]~89_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \ram_data[2]~0_combout\,
	datad => \ram_data[2]~1_combout\,
	combout => \Selector329~0_combout\);

-- Location: LCCOMB_X16_Y12_N30
\Selector329~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector329~3_combout\ = (regLoadSave_counter(2) & (((regLoadSave_counter(3))))) # (!regLoadSave_counter(2) & ((regLoadSave_counter(3) & ((\regs_generic[9][4]~q\))) # (!regLoadSave_counter(3) & (\regs_generic[1][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(2),
	datab => \regs_generic[1][4]~q\,
	datac => \regs_generic[9][4]~q\,
	datad => regLoadSave_counter(3),
	combout => \Selector329~3_combout\);

-- Location: LCCOMB_X16_Y12_N4
\Selector329~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector329~4_combout\ = (\Selector329~3_combout\ & (((\regs_generic[13][4]~q\) # (!regLoadSave_counter(2))))) # (!\Selector329~3_combout\ & (\regs_generic[5][4]~q\ & ((regLoadSave_counter(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector329~3_combout\,
	datab => \regs_generic[5][4]~q\,
	datac => \regs_generic[13][4]~q\,
	datad => regLoadSave_counter(2),
	combout => \Selector329~4_combout\);

-- Location: LCCOMB_X18_Y14_N0
\Selector329~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector329~5_combout\ = (regLoadSave_counter(2) & ((\regs_generic[4][4]~q\) # ((regLoadSave_counter(3))))) # (!regLoadSave_counter(2) & (((\regs_generic[0][4]~q\ & !regLoadSave_counter(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[4][4]~q\,
	datab => \regs_generic[0][4]~q\,
	datac => regLoadSave_counter(2),
	datad => regLoadSave_counter(3),
	combout => \Selector329~5_combout\);

-- Location: LCCOMB_X16_Y12_N6
\Selector329~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector329~6_combout\ = (regLoadSave_counter(3) & ((\Selector329~5_combout\ & (\regs_generic[12][4]~q\)) # (!\Selector329~5_combout\ & ((\regs_generic[8][4]~q\))))) # (!regLoadSave_counter(3) & (((\Selector329~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[12][4]~q\,
	datab => \regs_generic[8][4]~q\,
	datac => regLoadSave_counter(3),
	datad => \Selector329~5_combout\,
	combout => \Selector329~6_combout\);

-- Location: LCCOMB_X16_Y12_N20
\Selector329~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector329~7_combout\ = (regLoadSave_counter(1) & (regLoadSave_counter(0))) # (!regLoadSave_counter(1) & ((regLoadSave_counter(0) & (\Selector329~4_combout\)) # (!regLoadSave_counter(0) & ((\Selector329~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(1),
	datab => regLoadSave_counter(0),
	datac => \Selector329~4_combout\,
	datad => \Selector329~6_combout\,
	combout => \Selector329~7_combout\);

-- Location: LCCOMB_X16_Y12_N22
\Selector329~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector329~8_combout\ = (regLoadSave_counter(3) & (((regLoadSave_counter(2)) # (\regs_generic[11][4]~q\)))) # (!regLoadSave_counter(3) & (\regs_generic[3][4]~q\ & (!regLoadSave_counter(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[3][4]~q\,
	datab => regLoadSave_counter(3),
	datac => regLoadSave_counter(2),
	datad => \regs_generic[11][4]~q\,
	combout => \Selector329~8_combout\);

-- Location: LCCOMB_X16_Y12_N8
\Selector329~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector329~9_combout\ = (\Selector329~8_combout\ & ((\regs_generic[15][4]~q\) # ((!regLoadSave_counter(2))))) # (!\Selector329~8_combout\ & (((regLoadSave_counter(2) & \regs_generic[7][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector329~8_combout\,
	datab => \regs_generic[15][4]~q\,
	datac => regLoadSave_counter(2),
	datad => \regs_generic[7][4]~q\,
	combout => \Selector329~9_combout\);

-- Location: LCCOMB_X18_Y14_N22
\Selector329~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector329~1_combout\ = (regLoadSave_counter(3) & (((regLoadSave_counter(2))))) # (!regLoadSave_counter(3) & ((regLoadSave_counter(2) & ((\regs_generic[6][4]~q\))) # (!regLoadSave_counter(2) & (\regs_generic[2][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[2][4]~q\,
	datab => regLoadSave_counter(3),
	datac => regLoadSave_counter(2),
	datad => \regs_generic[6][4]~q\,
	combout => \Selector329~1_combout\);

-- Location: LCCOMB_X16_Y12_N28
\Selector329~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector329~2_combout\ = (regLoadSave_counter(3) & ((\Selector329~1_combout\ & ((\regs_generic[14][4]~q\))) # (!\Selector329~1_combout\ & (\regs_generic[10][4]~q\)))) # (!regLoadSave_counter(3) & (((\Selector329~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[10][4]~q\,
	datab => regLoadSave_counter(3),
	datac => \Selector329~1_combout\,
	datad => \regs_generic[14][4]~q\,
	combout => \Selector329~2_combout\);

-- Location: LCCOMB_X16_Y12_N18
\Selector329~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector329~10_combout\ = (regLoadSave_counter(1) & ((\Selector329~7_combout\ & (\Selector329~9_combout\)) # (!\Selector329~7_combout\ & ((\Selector329~2_combout\))))) # (!regLoadSave_counter(1) & (\Selector329~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(1),
	datab => \Selector329~7_combout\,
	datac => \Selector329~9_combout\,
	datad => \Selector329~2_combout\,
	combout => \Selector329~10_combout\);

-- Location: LCCOMB_X14_Y15_N12
\Selector329~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector329~11_combout\ = (\Selector329~0_combout\ & (!\ram_data[2]~4_combout\ & ((!\currentState.TState_BCD2~q\)))) # (!\Selector329~0_combout\ & (\Selector329~10_combout\ & ((\ram_data[2]~4_combout\) # (\currentState.TState_BCD2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_data[2]~4_combout\,
	datab => \Selector329~0_combout\,
	datac => \Selector329~10_combout\,
	datad => \currentState.TState_BCD2~q\,
	combout => \Selector329~11_combout\);

-- Location: FF_X14_Y15_N13
\ram_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector329~11_combout\,
	ena => \ram_data[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ram_data(4));

-- Location: LCCOMB_X13_Y14_N30
\current_opcode[13]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \current_opcode[13]~6_combout\ = !\e_ram|altsyncram_component|auto_generated|q_a\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \e_ram|altsyncram_component|auto_generated|q_a\(5),
	combout => \current_opcode[13]~6_combout\);

-- Location: FF_X13_Y14_N31
\current_opcode[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \current_opcode[13]~6_combout\,
	ena => \current_opcode[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => current_opcode(13));

-- Location: LCCOMB_X11_Y17_N30
\nextState~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \nextState~25_combout\ = (current_opcode(13)) # ((current_opcode(15) & !\nextState.TState_Fetch_Begin~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(15),
	datab => current_opcode(13),
	datad => \nextState.TState_Fetch_Begin~q\,
	combout => \nextState~25_combout\);

-- Location: LCCOMB_X11_Y17_N20
\nextState~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \nextState~26_combout\ = (\nextState~25_combout\ & (((current_opcode(12)) # (!current_opcode(15))) # (!current_opcode(14)))) # (!\nextState~25_combout\ & (!current_opcode(15) & ((current_opcode(14)) # (!current_opcode(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nextState~25_combout\,
	datab => current_opcode(14),
	datac => current_opcode(12),
	datad => current_opcode(15),
	combout => \nextState~26_combout\);

-- Location: LCCOMB_X11_Y17_N12
\nextState~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \nextState~24_combout\ = (current_opcode(12) & (current_opcode(15) & ((\nextState~23_combout\) # (!current_opcode(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nextState~23_combout\,
	datab => current_opcode(14),
	datac => current_opcode(12),
	datad => current_opcode(15),
	combout => \nextState~24_combout\);

-- Location: LCCOMB_X11_Y15_N8
\nextState~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \nextState~34_combout\ = (!\Equal35~1_combout\ & (current_opcode(14) & (\regLoadSave_counter[31]~32_combout\ & !current_opcode(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal35~1_combout\,
	datab => current_opcode(14),
	datac => \regLoadSave_counter[31]~32_combout\,
	datad => current_opcode(13),
	combout => \nextState~34_combout\);

-- Location: LCCOMB_X11_Y17_N16
\nextState~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \nextState~22_combout\ = (\nextState~34_combout\ & (((!\Selector22~0_combout\ & !current_opcode(12))) # (!\nextState.TState_Fetch_Begin~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector22~0_combout\,
	datab => current_opcode(12),
	datac => \nextState~34_combout\,
	datad => \nextState.TState_Fetch_Begin~q\,
	combout => \nextState~22_combout\);

-- Location: LCCOMB_X10_Y17_N18
\Selector14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector14~1_combout\ = (\Selector14~0_combout\ & ((\nextState~26_combout\) # ((\nextState~24_combout\) # (\nextState~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nextState~26_combout\,
	datab => \nextState~24_combout\,
	datac => \Selector14~0_combout\,
	datad => \nextState~22_combout\,
	combout => \Selector14~1_combout\);

-- Location: LCCOMB_X11_Y18_N10
\Selector14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector14~2_combout\ = ((\currentState.TState_BCD2~q\) # ((!\LessThan15~12_combout\ & !\WideOr3~0_combout\))) # (!\WideOr3~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WideOr3~1_combout\,
	datab => \LessThan15~12_combout\,
	datac => \WideOr3~0_combout\,
	datad => \currentState.TState_BCD2~q\,
	combout => \Selector14~2_combout\);

-- Location: LCCOMB_X11_Y18_N8
\Selector14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector14~3_combout\ = (\Selector14~2_combout\) # ((\currentState.TState_Cls~q\ & ((\LessThan5~8_combout\) # (!\nextState.TState_Fetch_Begin~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector14~2_combout\,
	datab => \LessThan5~8_combout\,
	datac => \currentState.TState_Cls~q\,
	datad => \nextState.TState_Fetch_Begin~q\,
	combout => \Selector14~3_combout\);

-- Location: LCCOMB_X10_Y17_N12
\Selector14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector14~4_combout\ = (!\Selector14~1_combout\ & (!\Selector14~3_combout\ & ((\logic~52_combout\) # (!\currentState.TState_Draw_Increment~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic~52_combout\,
	datab => \Selector14~1_combout\,
	datac => \currentState.TState_Draw_Increment~q\,
	datad => \Selector14~3_combout\,
	combout => \Selector14~4_combout\);

-- Location: FF_X10_Y17_N13
\nextState.TState_Fetch_Begin\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector14~4_combout\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nextState.TState_Fetch_Begin~q\);

-- Location: FF_X10_Y20_N31
\currentState.TState_Fetch_Begin\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \nextState.TState_Fetch_Begin~q\,
	sload => VCC,
	ena => \nextState_delay[31]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \currentState.TState_Fetch_Begin~q\);

-- Location: LCCOMB_X11_Y20_N22
\Selector15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector15~0_combout\ = ((\nextState.TState_Fetch_StoreFirstByte~q\ & \Selector17~3_combout\)) # (!\currentState.TState_Fetch_Begin~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_Fetch_Begin~q\,
	datac => \nextState.TState_Fetch_StoreFirstByte~q\,
	datad => \Selector17~3_combout\,
	combout => \Selector15~0_combout\);

-- Location: FF_X11_Y20_N23
\nextState.TState_Fetch_StoreFirstByte\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector15~0_combout\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nextState.TState_Fetch_StoreFirstByte~q\);

-- Location: LCCOMB_X11_Y20_N18
\current_opcode[15]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \current_opcode[15]~0_combout\ = (\nextState.TState_Fetch_StoreFirstByte~q\ & (\reg_i[10]~15_combout\ & (\currentState.TState_Fetch_StoreFirstByte~q\ & !\nextState.TState_Fetch_ParseAndInitOpcode~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nextState.TState_Fetch_StoreFirstByte~q\,
	datab => \reg_i[10]~15_combout\,
	datac => \currentState.TState_Fetch_StoreFirstByte~q\,
	datad => \nextState.TState_Fetch_ParseAndInitOpcode~q\,
	combout => \current_opcode[15]~0_combout\);

-- Location: FF_X18_Y10_N19
\current_opcode[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \current_opcode[9]~3_combout\,
	ena => \current_opcode[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => current_opcode(9));

-- Location: LCCOMB_X11_Y7_N4
\Mux29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux29~0_combout\ = (current_opcode(8) & (((current_opcode(10))))) # (!current_opcode(8) & ((current_opcode(10) & (\regs_generic[6][7]~q\)) # (!current_opcode(10) & ((\regs_generic[2][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(8),
	datab => \regs_generic[6][7]~q\,
	datac => current_opcode(10),
	datad => \regs_generic[2][7]~q\,
	combout => \Mux29~0_combout\);

-- Location: LCCOMB_X11_Y7_N18
\Mux29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux29~1_combout\ = (\Mux29~0_combout\ & (((\regs_generic[7][7]~q\) # (!current_opcode(8))))) # (!\Mux29~0_combout\ & (\regs_generic[3][7]~q\ & (current_opcode(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[3][7]~q\,
	datab => \Mux29~0_combout\,
	datac => current_opcode(8),
	datad => \regs_generic[7][7]~q\,
	combout => \Mux29~1_combout\);

-- Location: LCCOMB_X10_Y10_N0
\Mux29~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux29~7_combout\ = (current_opcode(8) & (((current_opcode(10)) # (\regs_generic[11][7]~q\)))) # (!current_opcode(8) & (\regs_generic[10][7]~q\ & (!current_opcode(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[10][7]~q\,
	datab => current_opcode(8),
	datac => current_opcode(10),
	datad => \regs_generic[11][7]~q\,
	combout => \Mux29~7_combout\);

-- Location: LCCOMB_X10_Y10_N6
\Mux29~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux29~8_combout\ = (current_opcode(10) & ((\Mux29~7_combout\ & ((\regs_generic[15][7]~q\))) # (!\Mux29~7_combout\ & (\regs_generic[14][7]~q\)))) # (!current_opcode(10) & (((\Mux29~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(10),
	datab => \regs_generic[14][7]~q\,
	datac => \regs_generic[15][7]~q\,
	datad => \Mux29~7_combout\,
	combout => \Mux29~8_combout\);

-- Location: LCCOMB_X11_Y7_N8
\Mux29~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux29~4_combout\ = (current_opcode(8) & (((current_opcode(10))))) # (!current_opcode(8) & ((current_opcode(10) & ((\regs_generic[4][7]~q\))) # (!current_opcode(10) & (\regs_generic[0][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(8),
	datab => \regs_generic[0][7]~q\,
	datac => current_opcode(10),
	datad => \regs_generic[4][7]~q\,
	combout => \Mux29~4_combout\);

-- Location: LCCOMB_X11_Y7_N2
\Mux29~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux29~5_combout\ = (current_opcode(8) & ((\Mux29~4_combout\ & ((\regs_generic[5][7]~q\))) # (!\Mux29~4_combout\ & (\regs_generic[1][7]~q\)))) # (!current_opcode(8) & (((\Mux29~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(8),
	datab => \regs_generic[1][7]~q\,
	datac => \Mux29~4_combout\,
	datad => \regs_generic[5][7]~q\,
	combout => \Mux29~5_combout\);

-- Location: LCCOMB_X10_Y10_N8
\Mux29~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux29~2_combout\ = (current_opcode(8) & (((current_opcode(10)) # (\regs_generic[9][7]~q\)))) # (!current_opcode(8) & (\regs_generic[8][7]~q\ & (!current_opcode(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(8),
	datab => \regs_generic[8][7]~q\,
	datac => current_opcode(10),
	datad => \regs_generic[9][7]~q\,
	combout => \Mux29~2_combout\);

-- Location: LCCOMB_X10_Y10_N14
\Mux29~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux29~3_combout\ = (current_opcode(10) & ((\Mux29~2_combout\ & (\regs_generic[13][7]~q\)) # (!\Mux29~2_combout\ & ((\regs_generic[12][7]~q\))))) # (!current_opcode(10) & (((\Mux29~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(10),
	datab => \regs_generic[13][7]~q\,
	datac => \Mux29~2_combout\,
	datad => \regs_generic[12][7]~q\,
	combout => \Mux29~3_combout\);

-- Location: LCCOMB_X11_Y7_N12
\Mux29~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux29~6_combout\ = (current_opcode(9) & ((current_opcode(11) & ((\Mux29~3_combout\))) # (!current_opcode(11) & (\Mux29~5_combout\)))) # (!current_opcode(9) & (((current_opcode(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(9),
	datab => \Mux29~5_combout\,
	datac => current_opcode(11),
	datad => \Mux29~3_combout\,
	combout => \Mux29~6_combout\);

-- Location: LCCOMB_X11_Y7_N30
\Mux29~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux29~9_combout\ = (current_opcode(9) & (((\Mux29~6_combout\)))) # (!current_opcode(9) & ((\Mux29~6_combout\ & ((\Mux29~8_combout\))) # (!\Mux29~6_combout\ & (\Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(9),
	datab => \Mux29~1_combout\,
	datac => \Mux29~8_combout\,
	datad => \Mux29~6_combout\,
	combout => \Mux29~9_combout\);

-- Location: LCCOMB_X10_Y9_N6
\Mod0|auto_generated|divider|divider|StageOut[36]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[36]~100_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Mux29~9_combout\)) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux29~9_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[36]~100_combout\);

-- Location: LCCOMB_X13_Y9_N12
\Mod0|auto_generated|divider|divider|StageOut[45]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[45]~69_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[45]~69_combout\);

-- Location: LCCOMB_X14_Y9_N22
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X14_Y9_N4
\Mod0|auto_generated|divider|divider|StageOut[53]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[53]~80_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[53]~80_combout\);

-- Location: LCCOMB_X13_Y12_N24
\Mod0|auto_generated|divider|divider|StageOut[62]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[62]~91_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[53]~80_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[53]~97_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[53]~80_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[53]~97_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[62]~91_combout\);

-- Location: LCCOMB_X13_Y15_N20
\Selector327~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector327~0_combout\ = (\currentState.TState_BCD2~q\) # ((!\currentState.TState_BCD1~q\ & (!\currentState.TState_SaveReg_PrepareAddress~q\ & \Mod0|auto_generated|divider|divider|StageOut[62]~91_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_BCD2~q\,
	datab => \currentState.TState_BCD1~q\,
	datac => \currentState.TState_SaveReg_PrepareAddress~q\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[62]~91_combout\,
	combout => \Selector327~0_combout\);

-- Location: LCCOMB_X19_Y11_N14
\Selector327~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector327~8_combout\ = (regLoadSave_counter(2) & ((regLoadSave_counter(3)) # ((\regs_generic[7][6]~q\)))) # (!regLoadSave_counter(2) & (!regLoadSave_counter(3) & ((\regs_generic[3][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(2),
	datab => regLoadSave_counter(3),
	datac => \regs_generic[7][6]~q\,
	datad => \regs_generic[3][6]~q\,
	combout => \Selector327~8_combout\);

-- Location: LCCOMB_X19_Y11_N24
\Selector327~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector327~9_combout\ = (regLoadSave_counter(3) & ((\Selector327~8_combout\ & (\regs_generic[15][6]~q\)) # (!\Selector327~8_combout\ & ((\regs_generic[11][6]~q\))))) # (!regLoadSave_counter(3) & (((\Selector327~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[15][6]~q\,
	datab => regLoadSave_counter(3),
	datac => \Selector327~8_combout\,
	datad => \regs_generic[11][6]~q\,
	combout => \Selector327~9_combout\);

-- Location: LCCOMB_X19_Y11_N6
\Selector327~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector327~1_combout\ = (regLoadSave_counter(2) & ((regLoadSave_counter(3)) # ((\regs_generic[5][6]~q\)))) # (!regLoadSave_counter(2) & (!regLoadSave_counter(3) & (\regs_generic[1][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(2),
	datab => regLoadSave_counter(3),
	datac => \regs_generic[1][6]~q\,
	datad => \regs_generic[5][6]~q\,
	combout => \Selector327~1_combout\);

-- Location: LCCOMB_X19_Y11_N12
\Selector327~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector327~2_combout\ = (\Selector327~1_combout\ & (((\regs_generic[13][6]~q\) # (!regLoadSave_counter(3))))) # (!\Selector327~1_combout\ & (\regs_generic[9][6]~q\ & (regLoadSave_counter(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector327~1_combout\,
	datab => \regs_generic[9][6]~q\,
	datac => regLoadSave_counter(3),
	datad => \regs_generic[13][6]~q\,
	combout => \Selector327~2_combout\);

-- Location: LCCOMB_X16_Y11_N12
\Selector327~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector327~5_combout\ = (regLoadSave_counter(3) & ((\regs_generic[8][6]~q\) # ((regLoadSave_counter(2))))) # (!regLoadSave_counter(3) & (((\regs_generic[0][6]~q\ & !regLoadSave_counter(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[8][6]~q\,
	datab => regLoadSave_counter(3),
	datac => \regs_generic[0][6]~q\,
	datad => regLoadSave_counter(2),
	combout => \Selector327~5_combout\);

-- Location: LCCOMB_X16_Y11_N14
\Selector327~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector327~6_combout\ = (\Selector327~5_combout\ & ((\regs_generic[12][6]~q\) # ((!regLoadSave_counter(2))))) # (!\Selector327~5_combout\ & (((\regs_generic[4][6]~q\ & regLoadSave_counter(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector327~5_combout\,
	datab => \regs_generic[12][6]~q\,
	datac => \regs_generic[4][6]~q\,
	datad => regLoadSave_counter(2),
	combout => \Selector327~6_combout\);

-- Location: LCCOMB_X16_Y11_N4
\Selector327~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector327~3_combout\ = (regLoadSave_counter(2) & (((regLoadSave_counter(3))))) # (!regLoadSave_counter(2) & ((regLoadSave_counter(3) & (\regs_generic[10][6]~q\)) # (!regLoadSave_counter(3) & ((\regs_generic[2][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(2),
	datab => \regs_generic[10][6]~q\,
	datac => regLoadSave_counter(3),
	datad => \regs_generic[2][6]~q\,
	combout => \Selector327~3_combout\);

-- Location: LCCOMB_X16_Y11_N30
\Selector327~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector327~4_combout\ = (\Selector327~3_combout\ & (((\regs_generic[14][6]~q\) # (!regLoadSave_counter(2))))) # (!\Selector327~3_combout\ & (\regs_generic[6][6]~q\ & ((regLoadSave_counter(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[6][6]~q\,
	datab => \regs_generic[14][6]~q\,
	datac => \Selector327~3_combout\,
	datad => regLoadSave_counter(2),
	combout => \Selector327~4_combout\);

-- Location: LCCOMB_X16_Y15_N28
\Selector327~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector327~7_combout\ = (regLoadSave_counter(1) & (((regLoadSave_counter(0)) # (\Selector327~4_combout\)))) # (!regLoadSave_counter(1) & (\Selector327~6_combout\ & (!regLoadSave_counter(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector327~6_combout\,
	datab => regLoadSave_counter(1),
	datac => regLoadSave_counter(0),
	datad => \Selector327~4_combout\,
	combout => \Selector327~7_combout\);

-- Location: LCCOMB_X16_Y15_N10
\Selector327~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector327~10_combout\ = (regLoadSave_counter(0) & ((\Selector327~7_combout\ & (\Selector327~9_combout\)) # (!\Selector327~7_combout\ & ((\Selector327~2_combout\))))) # (!regLoadSave_counter(0) & (((\Selector327~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector327~9_combout\,
	datab => \Selector327~2_combout\,
	datac => regLoadSave_counter(0),
	datad => \Selector327~7_combout\,
	combout => \Selector327~10_combout\);

-- Location: LCCOMB_X14_Y15_N28
\Selector327~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector327~11_combout\ = (\Selector327~0_combout\ & (!\currentState.TState_BCD2~q\ & (!\ram_data[2]~4_combout\))) # (!\Selector327~0_combout\ & (\Selector327~10_combout\ & ((\currentState.TState_BCD2~q\) # (\ram_data[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_BCD2~q\,
	datab => \Selector327~0_combout\,
	datac => \ram_data[2]~4_combout\,
	datad => \Selector327~10_combout\,
	combout => \Selector327~11_combout\);

-- Location: FF_X14_Y15_N29
\ram_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector327~11_combout\,
	ena => \ram_data[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ram_data(6));

-- Location: LCCOMB_X10_Y10_N2
\Selector326~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector326~8_combout\ = (regLoadSave_counter(1) & (((regLoadSave_counter(0))))) # (!regLoadSave_counter(1) & ((regLoadSave_counter(0) & (\regs_generic[13][7]~q\)) # (!regLoadSave_counter(0) & ((\regs_generic[12][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(1),
	datab => \regs_generic[13][7]~q\,
	datac => regLoadSave_counter(0),
	datad => \regs_generic[12][7]~q\,
	combout => \Selector326~8_combout\);

-- Location: LCCOMB_X10_Y10_N20
\Selector326~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector326~9_combout\ = (regLoadSave_counter(1) & ((\Selector326~8_combout\ & (\regs_generic[15][7]~q\)) # (!\Selector326~8_combout\ & ((\regs_generic[14][7]~q\))))) # (!regLoadSave_counter(1) & (\Selector326~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(1),
	datab => \Selector326~8_combout\,
	datac => \regs_generic[15][7]~q\,
	datad => \regs_generic[14][7]~q\,
	combout => \Selector326~9_combout\);

-- Location: LCCOMB_X10_Y10_N4
\Selector326~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector326~1_combout\ = (regLoadSave_counter(0) & (((regLoadSave_counter(1))))) # (!regLoadSave_counter(0) & ((regLoadSave_counter(1) & (\regs_generic[10][7]~q\)) # (!regLoadSave_counter(1) & ((\regs_generic[8][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[10][7]~q\,
	datab => regLoadSave_counter(0),
	datac => regLoadSave_counter(1),
	datad => \regs_generic[8][7]~q\,
	combout => \Selector326~1_combout\);

-- Location: LCCOMB_X10_Y11_N6
\Selector326~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector326~2_combout\ = (regLoadSave_counter(0) & ((\Selector326~1_combout\ & ((\regs_generic[11][7]~q\))) # (!\Selector326~1_combout\ & (\regs_generic[9][7]~q\)))) # (!regLoadSave_counter(0) & (((\Selector326~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(0),
	datab => \regs_generic[9][7]~q\,
	datac => \regs_generic[11][7]~q\,
	datad => \Selector326~1_combout\,
	combout => \Selector326~2_combout\);

-- Location: LCCOMB_X11_Y7_N6
\Selector326~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector326~5_combout\ = (regLoadSave_counter(1) & ((\regs_generic[2][7]~q\) # ((regLoadSave_counter(0))))) # (!regLoadSave_counter(1) & (((!regLoadSave_counter(0) & \regs_generic[0][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(1),
	datab => \regs_generic[2][7]~q\,
	datac => regLoadSave_counter(0),
	datad => \regs_generic[0][7]~q\,
	combout => \Selector326~5_combout\);

-- Location: LCCOMB_X11_Y7_N24
\Selector326~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector326~6_combout\ = (\Selector326~5_combout\ & (((\regs_generic[3][7]~q\) # (!regLoadSave_counter(0))))) # (!\Selector326~5_combout\ & (\regs_generic[1][7]~q\ & (regLoadSave_counter(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector326~5_combout\,
	datab => \regs_generic[1][7]~q\,
	datac => regLoadSave_counter(0),
	datad => \regs_generic[3][7]~q\,
	combout => \Selector326~6_combout\);

-- Location: LCCOMB_X11_Y7_N14
\Selector326~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector326~3_combout\ = (regLoadSave_counter(1) & (((regLoadSave_counter(0))))) # (!regLoadSave_counter(1) & ((regLoadSave_counter(0) & ((\regs_generic[5][7]~q\))) # (!regLoadSave_counter(0) & (\regs_generic[4][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(1),
	datab => \regs_generic[4][7]~q\,
	datac => regLoadSave_counter(0),
	datad => \regs_generic[5][7]~q\,
	combout => \Selector326~3_combout\);

-- Location: LCCOMB_X11_Y7_N28
\Selector326~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector326~4_combout\ = (regLoadSave_counter(1) & ((\Selector326~3_combout\ & ((\regs_generic[7][7]~q\))) # (!\Selector326~3_combout\ & (\regs_generic[6][7]~q\)))) # (!regLoadSave_counter(1) & (((\Selector326~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(1),
	datab => \regs_generic[6][7]~q\,
	datac => \Selector326~3_combout\,
	datad => \regs_generic[7][7]~q\,
	combout => \Selector326~4_combout\);

-- Location: LCCOMB_X11_Y7_N26
\Selector326~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector326~7_combout\ = (regLoadSave_counter(3) & (((regLoadSave_counter(2))))) # (!regLoadSave_counter(3) & ((regLoadSave_counter(2) & ((\Selector326~4_combout\))) # (!regLoadSave_counter(2) & (\Selector326~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(3),
	datab => \Selector326~6_combout\,
	datac => regLoadSave_counter(2),
	datad => \Selector326~4_combout\,
	combout => \Selector326~7_combout\);

-- Location: LCCOMB_X11_Y11_N12
\Selector326~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector326~10_combout\ = (regLoadSave_counter(3) & ((\Selector326~7_combout\ & (\Selector326~9_combout\)) # (!\Selector326~7_combout\ & ((\Selector326~2_combout\))))) # (!regLoadSave_counter(3) & (((\Selector326~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector326~9_combout\,
	datab => \Selector326~2_combout\,
	datac => regLoadSave_counter(3),
	datad => \Selector326~7_combout\,
	combout => \Selector326~10_combout\);

-- Location: LCCOMB_X13_Y12_N22
\Mod0|auto_generated|divider|divider|StageOut[63]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[63]~92_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[54]~96_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[54]~79_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[54]~96_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[54]~79_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[63]~92_combout\);

-- Location: LCCOMB_X13_Y15_N10
\Selector326~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector326~0_combout\ = (\currentState.TState_BCD2~q\) # ((\Mod0|auto_generated|divider|divider|StageOut[63]~92_combout\ & (!\currentState.TState_SaveReg_PrepareAddress~q\ & !\currentState.TState_BCD1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[63]~92_combout\,
	datab => \currentState.TState_SaveReg_PrepareAddress~q\,
	datac => \currentState.TState_BCD2~q\,
	datad => \currentState.TState_BCD1~q\,
	combout => \Selector326~0_combout\);

-- Location: LCCOMB_X14_Y15_N22
\Selector326~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector326~11_combout\ = (\Selector326~0_combout\ & (!\currentState.TState_BCD2~q\ & ((!\ram_data[2]~4_combout\)))) # (!\Selector326~0_combout\ & (\Selector326~10_combout\ & ((\currentState.TState_BCD2~q\) # (\ram_data[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_BCD2~q\,
	datab => \Selector326~10_combout\,
	datac => \ram_data[2]~4_combout\,
	datad => \Selector326~0_combout\,
	combout => \Selector326~11_combout\);

-- Location: FF_X14_Y15_N23
\ram_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector326~11_combout\,
	ena => \ram_data[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ram_data(7));

-- Location: M9K_X15_Y9_N0
\e_ram|altsyncram_component|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000201A299A2EFBFAFAFBEE73FBD4FE73C3B1FCF5FAEE26064B6C616C216CD164666466D6066021D606601D6BABA1B31",
	mem_init0 => X"6BABA1B60606067396B6BA1B60606762767116B6BA1111B6468676BABA1B6D6D6BABA1B61616BABA1B6D6956BABA1B6D6596B6BA1B616996B6BA1111B656156B6BA1B616156B6BA1B616116B6BA1B616116B6BA1B6BAB610BAB61111B686BAB61B666BABA1B61D6BABA1B656BAB61B616BAB61B606BAB6111111BA1BA11CCB60000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000BAFBBEAFABEEEBBCEFBB50FBBCEC3ACCFB3413AB",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Ram:e_ram|altsyncram:altsyncram_component|altsyncram_ugr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram_write~q\,
	portare => VCC,
	clk0 => \in_clk_50mhz~inputclkctrl_outclk\,
	portadatain => \e_ram|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \e_ram|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \e_ram|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: FF_X13_Y14_N21
\current_opcode[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \current_opcode[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => current_opcode(14));

-- Location: LCCOMB_X11_Y17_N18
\Equal3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal3~1_combout\ = (current_opcode(14) & (current_opcode(13) & (!current_opcode(12) & current_opcode(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(14),
	datab => current_opcode(13),
	datac => current_opcode(12),
	datad => current_opcode(15),
	combout => \Equal3~1_combout\);

-- Location: LCCOMB_X10_Y17_N4
\draw_counter[31]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \draw_counter[31]~0_combout\ = (\logic~42_combout\ & ((\Selector19~2_combout\) # ((\Equal3~1_combout\ & \currentState.TState_Fetch_ParseAndInitOpcode~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector19~2_combout\,
	datab => \Equal3~1_combout\,
	datac => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	datad => \logic~42_combout\,
	combout => \draw_counter[31]~0_combout\);

-- Location: FF_X7_Y17_N7
\draw_counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Selector267~0_combout\,
	sload => VCC,
	ena => \draw_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => draw_counter(26));

-- Location: LCCOMB_X7_Y18_N24
\Add34~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add34~24_combout\ = (draw_counter(12) & (\Add34~23\ $ (GND))) # (!draw_counter(12) & (!\Add34~23\ & VCC))
-- \Add34~25\ = CARRY((draw_counter(12) & !\Add34~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => draw_counter(12),
	datad => VCC,
	cin => \Add34~23\,
	combout => \Add34~24_combout\,
	cout => \Add34~25\);

-- Location: LCCOMB_X8_Y18_N12
\Selector281~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector281~0_combout\ = (\Add34~24_combout\ & \currentState.TState_Draw_Increment~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add34~24_combout\,
	datac => \currentState.TState_Draw_Increment~q\,
	combout => \Selector281~0_combout\);

-- Location: FF_X8_Y18_N13
\draw_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector281~0_combout\,
	ena => \draw_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => draw_counter(12));

-- Location: LCCOMB_X7_Y18_N26
\Add34~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add34~26_combout\ = (draw_counter(13) & (!\Add34~25\)) # (!draw_counter(13) & ((\Add34~25\) # (GND)))
-- \Add34~27\ = CARRY((!\Add34~25\) # (!draw_counter(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => draw_counter(13),
	datad => VCC,
	cin => \Add34~25\,
	combout => \Add34~26_combout\,
	cout => \Add34~27\);

-- Location: LCCOMB_X8_Y18_N6
\Selector280~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector280~0_combout\ = (\currentState.TState_Draw_Increment~q\ & \Add34~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \currentState.TState_Draw_Increment~q\,
	datac => \Add34~26_combout\,
	combout => \Selector280~0_combout\);

-- Location: FF_X8_Y18_N7
\draw_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector280~0_combout\,
	ena => \draw_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => draw_counter(13));

-- Location: LCCOMB_X7_Y18_N28
\Add34~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add34~28_combout\ = (draw_counter(14) & (\Add34~27\ $ (GND))) # (!draw_counter(14) & (!\Add34~27\ & VCC))
-- \Add34~29\ = CARRY((draw_counter(14) & !\Add34~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => draw_counter(14),
	datad => VCC,
	cin => \Add34~27\,
	combout => \Add34~28_combout\,
	cout => \Add34~29\);

-- Location: LCCOMB_X8_Y18_N0
\Selector279~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector279~0_combout\ = (\Add34~28_combout\ & \currentState.TState_Draw_Increment~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add34~28_combout\,
	datac => \currentState.TState_Draw_Increment~q\,
	combout => \Selector279~0_combout\);

-- Location: FF_X8_Y18_N1
\draw_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector279~0_combout\,
	ena => \draw_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => draw_counter(14));

-- Location: LCCOMB_X7_Y18_N30
\Add34~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add34~30_combout\ = (draw_counter(15) & (!\Add34~29\)) # (!draw_counter(15) & ((\Add34~29\) # (GND)))
-- \Add34~31\ = CARRY((!\Add34~29\) # (!draw_counter(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => draw_counter(15),
	datad => VCC,
	cin => \Add34~29\,
	combout => \Add34~30_combout\,
	cout => \Add34~31\);

-- Location: LCCOMB_X8_Y18_N10
\Selector278~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector278~0_combout\ = (\currentState.TState_Draw_Increment~q\ & \Add34~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \currentState.TState_Draw_Increment~q\,
	datac => \Add34~30_combout\,
	combout => \Selector278~0_combout\);

-- Location: FF_X7_Y18_N7
\draw_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Selector278~0_combout\,
	sload => VCC,
	ena => \draw_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => draw_counter(15));

-- Location: LCCOMB_X7_Y17_N0
\Add34~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add34~32_combout\ = (draw_counter(16) & (\Add34~31\ $ (GND))) # (!draw_counter(16) & (!\Add34~31\ & VCC))
-- \Add34~33\ = CARRY((draw_counter(16) & !\Add34~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => draw_counter(16),
	datad => VCC,
	cin => \Add34~31\,
	combout => \Add34~32_combout\,
	cout => \Add34~33\);

-- Location: LCCOMB_X9_Y17_N0
\Selector277~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector277~0_combout\ = (\Add34~32_combout\ & \currentState.TState_Draw_Increment~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add34~32_combout\,
	datad => \currentState.TState_Draw_Increment~q\,
	combout => \Selector277~0_combout\);

-- Location: FF_X9_Y17_N1
\draw_counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector277~0_combout\,
	ena => \draw_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => draw_counter(16));

-- Location: LCCOMB_X7_Y17_N2
\Add34~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add34~34_combout\ = (draw_counter(17) & (!\Add34~33\)) # (!draw_counter(17) & ((\Add34~33\) # (GND)))
-- \Add34~35\ = CARRY((!\Add34~33\) # (!draw_counter(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => draw_counter(17),
	datad => VCC,
	cin => \Add34~33\,
	combout => \Add34~34_combout\,
	cout => \Add34~35\);

-- Location: LCCOMB_X9_Y17_N30
\Selector276~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector276~0_combout\ = (\Add34~34_combout\ & \currentState.TState_Draw_Increment~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add34~34_combout\,
	datad => \currentState.TState_Draw_Increment~q\,
	combout => \Selector276~0_combout\);

-- Location: FF_X9_Y17_N31
\draw_counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector276~0_combout\,
	ena => \draw_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => draw_counter(17));

-- Location: LCCOMB_X7_Y17_N4
\Add34~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add34~36_combout\ = (draw_counter(18) & (\Add34~35\ $ (GND))) # (!draw_counter(18) & (!\Add34~35\ & VCC))
-- \Add34~37\ = CARRY((draw_counter(18) & !\Add34~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => draw_counter(18),
	datad => VCC,
	cin => \Add34~35\,
	combout => \Add34~36_combout\,
	cout => \Add34~37\);

-- Location: LCCOMB_X9_Y17_N4
\Selector275~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector275~0_combout\ = (\Add34~36_combout\ & \currentState.TState_Draw_Increment~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add34~36_combout\,
	datad => \currentState.TState_Draw_Increment~q\,
	combout => \Selector275~0_combout\);

-- Location: FF_X9_Y17_N5
\draw_counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector275~0_combout\,
	ena => \draw_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => draw_counter(18));

-- Location: LCCOMB_X7_Y17_N6
\Add34~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add34~38_combout\ = (draw_counter(19) & (!\Add34~37\)) # (!draw_counter(19) & ((\Add34~37\) # (GND)))
-- \Add34~39\ = CARRY((!\Add34~37\) # (!draw_counter(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => draw_counter(19),
	datad => VCC,
	cin => \Add34~37\,
	combout => \Add34~38_combout\,
	cout => \Add34~39\);

-- Location: LCCOMB_X9_Y17_N22
\Selector274~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector274~0_combout\ = (\Add34~38_combout\ & \currentState.TState_Draw_Increment~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add34~38_combout\,
	datad => \currentState.TState_Draw_Increment~q\,
	combout => \Selector274~0_combout\);

-- Location: FF_X9_Y17_N23
\draw_counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector274~0_combout\,
	ena => \draw_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => draw_counter(19));

-- Location: LCCOMB_X7_Y17_N8
\Add34~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add34~40_combout\ = (draw_counter(20) & (\Add34~39\ $ (GND))) # (!draw_counter(20) & (!\Add34~39\ & VCC))
-- \Add34~41\ = CARRY((draw_counter(20) & !\Add34~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => draw_counter(20),
	datad => VCC,
	cin => \Add34~39\,
	combout => \Add34~40_combout\,
	cout => \Add34~41\);

-- Location: LCCOMB_X8_Y17_N8
\Selector273~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector273~0_combout\ = (\Add34~40_combout\ & \currentState.TState_Draw_Increment~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add34~40_combout\,
	datad => \currentState.TState_Draw_Increment~q\,
	combout => \Selector273~0_combout\);

-- Location: FF_X7_Y17_N19
\draw_counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Selector273~0_combout\,
	sload => VCC,
	ena => \draw_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => draw_counter(20));

-- Location: LCCOMB_X7_Y17_N10
\Add34~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add34~42_combout\ = (draw_counter(21) & (!\Add34~41\)) # (!draw_counter(21) & ((\Add34~41\) # (GND)))
-- \Add34~43\ = CARRY((!\Add34~41\) # (!draw_counter(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => draw_counter(21),
	datad => VCC,
	cin => \Add34~41\,
	combout => \Add34~42_combout\,
	cout => \Add34~43\);

-- Location: LCCOMB_X8_Y17_N2
\Selector272~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector272~0_combout\ = (\Add34~42_combout\ & \currentState.TState_Draw_Increment~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add34~42_combout\,
	datad => \currentState.TState_Draw_Increment~q\,
	combout => \Selector272~0_combout\);

-- Location: FF_X7_Y17_N17
\draw_counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Selector272~0_combout\,
	sload => VCC,
	ena => \draw_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => draw_counter(21));

-- Location: LCCOMB_X7_Y17_N12
\Add34~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add34~44_combout\ = (draw_counter(22) & (\Add34~43\ $ (GND))) # (!draw_counter(22) & (!\Add34~43\ & VCC))
-- \Add34~45\ = CARRY((draw_counter(22) & !\Add34~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => draw_counter(22),
	datad => VCC,
	cin => \Add34~43\,
	combout => \Add34~44_combout\,
	cout => \Add34~45\);

-- Location: LCCOMB_X8_Y17_N20
\Selector271~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector271~0_combout\ = (\Add34~44_combout\ & \currentState.TState_Draw_Increment~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add34~44_combout\,
	datad => \currentState.TState_Draw_Increment~q\,
	combout => \Selector271~0_combout\);

-- Location: FF_X7_Y17_N15
\draw_counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Selector271~0_combout\,
	sload => VCC,
	ena => \draw_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => draw_counter(22));

-- Location: LCCOMB_X7_Y17_N14
\Add34~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add34~46_combout\ = (draw_counter(23) & (!\Add34~45\)) # (!draw_counter(23) & ((\Add34~45\) # (GND)))
-- \Add34~47\ = CARRY((!\Add34~45\) # (!draw_counter(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => draw_counter(23),
	datad => VCC,
	cin => \Add34~45\,
	combout => \Add34~46_combout\,
	cout => \Add34~47\);

-- Location: LCCOMB_X9_Y17_N16
\Selector270~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector270~0_combout\ = (\Add34~46_combout\ & \currentState.TState_Draw_Increment~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add34~46_combout\,
	datad => \currentState.TState_Draw_Increment~q\,
	combout => \Selector270~0_combout\);

-- Location: FF_X7_Y17_N13
\draw_counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Selector270~0_combout\,
	sload => VCC,
	ena => \draw_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => draw_counter(23));

-- Location: LCCOMB_X7_Y17_N16
\Add34~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add34~48_combout\ = (draw_counter(24) & (\Add34~47\ $ (GND))) # (!draw_counter(24) & (!\Add34~47\ & VCC))
-- \Add34~49\ = CARRY((draw_counter(24) & !\Add34~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => draw_counter(24),
	datad => VCC,
	cin => \Add34~47\,
	combout => \Add34~48_combout\,
	cout => \Add34~49\);

-- Location: LCCOMB_X8_Y17_N30
\Selector269~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector269~0_combout\ = (\Add34~48_combout\ & \currentState.TState_Draw_Increment~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add34~48_combout\,
	datad => \currentState.TState_Draw_Increment~q\,
	combout => \Selector269~0_combout\);

-- Location: FF_X7_Y17_N11
\draw_counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Selector269~0_combout\,
	sload => VCC,
	ena => \draw_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => draw_counter(24));

-- Location: LCCOMB_X7_Y17_N18
\Add34~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add34~50_combout\ = (draw_counter(25) & (!\Add34~49\)) # (!draw_counter(25) & ((\Add34~49\) # (GND)))
-- \Add34~51\ = CARRY((!\Add34~49\) # (!draw_counter(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => draw_counter(25),
	datad => VCC,
	cin => \Add34~49\,
	combout => \Add34~50_combout\,
	cout => \Add34~51\);

-- Location: LCCOMB_X8_Y17_N0
\Selector268~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector268~0_combout\ = (\Add34~50_combout\ & \currentState.TState_Draw_Increment~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add34~50_combout\,
	datad => \currentState.TState_Draw_Increment~q\,
	combout => \Selector268~0_combout\);

-- Location: FF_X7_Y17_N9
\draw_counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Selector268~0_combout\,
	sload => VCC,
	ena => \draw_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => draw_counter(25));

-- Location: LCCOMB_X7_Y17_N20
\Add34~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add34~52_combout\ = (draw_counter(26) & (\Add34~51\ $ (GND))) # (!draw_counter(26) & (!\Add34~51\ & VCC))
-- \Add34~53\ = CARRY((draw_counter(26) & !\Add34~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => draw_counter(26),
	datad => VCC,
	cin => \Add34~51\,
	combout => \Add34~52_combout\,
	cout => \Add34~53\);

-- Location: LCCOMB_X8_Y17_N24
\Selector266~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector266~0_combout\ = (\Add34~54_combout\ & \currentState.TState_Draw_Increment~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add34~54_combout\,
	datad => \currentState.TState_Draw_Increment~q\,
	combout => \Selector266~0_combout\);

-- Location: FF_X7_Y17_N5
\draw_counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Selector266~0_combout\,
	sload => VCC,
	ena => \draw_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => draw_counter(27));

-- Location: LCCOMB_X7_Y17_N22
\Add34~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add34~54_combout\ = (draw_counter(27) & (!\Add34~53\)) # (!draw_counter(27) & ((\Add34~53\) # (GND)))
-- \Add34~55\ = CARRY((!\Add34~53\) # (!draw_counter(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => draw_counter(27),
	datad => VCC,
	cin => \Add34~53\,
	combout => \Add34~54_combout\,
	cout => \Add34~55\);

-- Location: LCCOMB_X8_Y17_N22
\LessThan13~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan13~6_combout\ = (!\Add34~52_combout\ & (!\Add34~54_combout\ & (!\Add34~48_combout\ & !\Add34~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add34~52_combout\,
	datab => \Add34~54_combout\,
	datac => \Add34~48_combout\,
	datad => \Add34~50_combout\,
	combout => \LessThan13~6_combout\);

-- Location: LCCOMB_X8_Y17_N28
\LessThan13~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan13~5_combout\ = (!\Add34~44_combout\ & (!\Add34~42_combout\ & (!\Add34~46_combout\ & !\Add34~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add34~44_combout\,
	datab => \Add34~42_combout\,
	datac => \Add34~46_combout\,
	datad => \Add34~40_combout\,
	combout => \LessThan13~5_combout\);

-- Location: LCCOMB_X8_Y17_N12
\Selector264~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector264~0_combout\ = (\Add34~58_combout\ & \currentState.TState_Draw_Increment~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add34~58_combout\,
	datad => \currentState.TState_Draw_Increment~q\,
	combout => \Selector264~0_combout\);

-- Location: FF_X7_Y17_N3
\draw_counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Selector264~0_combout\,
	sload => VCC,
	ena => \draw_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => draw_counter(29));

-- Location: LCCOMB_X7_Y17_N24
\Add34~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add34~56_combout\ = (draw_counter(28) & (\Add34~55\ $ (GND))) # (!draw_counter(28) & (!\Add34~55\ & VCC))
-- \Add34~57\ = CARRY((draw_counter(28) & !\Add34~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => draw_counter(28),
	datad => VCC,
	cin => \Add34~55\,
	combout => \Add34~56_combout\,
	cout => \Add34~57\);

-- Location: LCCOMB_X8_Y17_N10
\Selector265~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector265~0_combout\ = (\Add34~56_combout\ & \currentState.TState_Draw_Increment~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add34~56_combout\,
	datad => \currentState.TState_Draw_Increment~q\,
	combout => \Selector265~0_combout\);

-- Location: FF_X7_Y17_N23
\draw_counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Selector265~0_combout\,
	sload => VCC,
	ena => \draw_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => draw_counter(28));

-- Location: LCCOMB_X7_Y17_N26
\Add34~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add34~58_combout\ = (draw_counter(29) & (!\Add34~57\)) # (!draw_counter(29) & ((\Add34~57\) # (GND)))
-- \Add34~59\ = CARRY((!\Add34~57\) # (!draw_counter(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => draw_counter(29),
	datad => VCC,
	cin => \Add34~57\,
	combout => \Add34~58_combout\,
	cout => \Add34~59\);

-- Location: LCCOMB_X8_Y17_N26
\Selector263~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector263~0_combout\ = (\Add34~60_combout\ & \currentState.TState_Draw_Increment~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add34~60_combout\,
	datad => \currentState.TState_Draw_Increment~q\,
	combout => \Selector263~0_combout\);

-- Location: FF_X7_Y17_N1
\draw_counter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \Selector263~0_combout\,
	sload => VCC,
	ena => \draw_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => draw_counter(30));

-- Location: LCCOMB_X7_Y17_N28
\Add34~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add34~60_combout\ = (draw_counter(30) & (\Add34~59\ $ (GND))) # (!draw_counter(30) & (!\Add34~59\ & VCC))
-- \Add34~61\ = CARRY((draw_counter(30) & !\Add34~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => draw_counter(30),
	datad => VCC,
	cin => \Add34~59\,
	combout => \Add34~60_combout\,
	cout => \Add34~61\);

-- Location: LCCOMB_X8_Y17_N16
\LessThan13~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan13~7_combout\ = (\LessThan13~6_combout\ & (\LessThan13~5_combout\ & (!\Add34~58_combout\ & !\Add34~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan13~6_combout\,
	datab => \LessThan13~5_combout\,
	datac => \Add34~58_combout\,
	datad => \Add34~60_combout\,
	combout => \LessThan13~7_combout\);

-- Location: LCCOMB_X9_Y17_N8
\Selector262~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector262~0_combout\ = (\Add34~62_combout\ & \currentState.TState_Draw_Increment~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add34~62_combout\,
	datad => \currentState.TState_Draw_Increment~q\,
	combout => \Selector262~0_combout\);

-- Location: FF_X9_Y17_N9
\draw_counter[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector262~0_combout\,
	ena => \draw_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => draw_counter(31));

-- Location: LCCOMB_X7_Y17_N30
\Add34~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add34~62_combout\ = \Add34~61\ $ (draw_counter(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => draw_counter(31),
	cin => \Add34~61\,
	combout => \Add34~62_combout\);

-- Location: LCCOMB_X8_Y18_N26
\LessThan13~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan13~8_combout\ = (current_opcode(1) & (((current_opcode(0) & !\Add34~0_combout\)) # (!\Add34~2_combout\))) # (!current_opcode(1) & (current_opcode(0) & (!\Add34~0_combout\ & !\Add34~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(1),
	datab => current_opcode(0),
	datac => \Add34~0_combout\,
	datad => \Add34~2_combout\,
	combout => \LessThan13~8_combout\);

-- Location: LCCOMB_X8_Y18_N24
\LessThan13~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan13~9_combout\ = (\LessThan13~8_combout\ & ((current_opcode(2)) # (!\Add34~4_combout\))) # (!\LessThan13~8_combout\ & (!\Add34~4_combout\ & current_opcode(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan13~8_combout\,
	datac => \Add34~4_combout\,
	datad => current_opcode(2),
	combout => \LessThan13~9_combout\);

-- Location: LCCOMB_X8_Y17_N6
\LessThan13~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan13~10_combout\ = (!\Add34~56_combout\ & ((\LessThan13~9_combout\ & ((current_opcode(3)) # (!\Add34~6_combout\))) # (!\LessThan13~9_combout\ & (current_opcode(3) & !\Add34~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan13~9_combout\,
	datab => \Add34~56_combout\,
	datac => current_opcode(3),
	datad => \Add34~6_combout\,
	combout => \LessThan13~10_combout\);

-- Location: LCCOMB_X8_Y19_N10
\LessThan13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan13~1_combout\ = (!\Add34~20_combout\ & (!\Add34~16_combout\ & (!\Add34~18_combout\ & !\Add34~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add34~20_combout\,
	datab => \Add34~16_combout\,
	datac => \Add34~18_combout\,
	datad => \Add34~22_combout\,
	combout => \LessThan13~1_combout\);

-- Location: LCCOMB_X8_Y18_N4
\LessThan13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan13~2_combout\ = (!\Add34~30_combout\ & (!\Add34~28_combout\ & (!\Add34~26_combout\ & !\Add34~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add34~30_combout\,
	datab => \Add34~28_combout\,
	datac => \Add34~26_combout\,
	datad => \Add34~24_combout\,
	combout => \LessThan13~2_combout\);

-- Location: LCCOMB_X9_Y17_N26
\LessThan13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan13~3_combout\ = (!\Add34~34_combout\ & (!\Add34~36_combout\ & (!\Add34~38_combout\ & !\Add34~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add34~34_combout\,
	datab => \Add34~36_combout\,
	datac => \Add34~38_combout\,
	datad => \Add34~32_combout\,
	combout => \LessThan13~3_combout\);

-- Location: LCCOMB_X8_Y19_N28
\LessThan13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan13~0_combout\ = (!\Add34~14_combout\ & (!\Add34~10_combout\ & (!\Add34~12_combout\ & !\Add34~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add34~14_combout\,
	datab => \Add34~10_combout\,
	datac => \Add34~12_combout\,
	datad => \Add34~8_combout\,
	combout => \LessThan13~0_combout\);

-- Location: LCCOMB_X9_Y17_N12
\LessThan13~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan13~4_combout\ = (\LessThan13~1_combout\ & (\LessThan13~2_combout\ & (\LessThan13~3_combout\ & \LessThan13~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan13~1_combout\,
	datab => \LessThan13~2_combout\,
	datac => \LessThan13~3_combout\,
	datad => \LessThan13~0_combout\,
	combout => \LessThan13~4_combout\);

-- Location: LCCOMB_X9_Y17_N10
\LessThan13~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan13~11_combout\ = (\Add34~62_combout\) # ((\LessThan13~7_combout\ & (\LessThan13~10_combout\ & \LessThan13~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan13~7_combout\,
	datab => \Add34~62_combout\,
	datac => \LessThan13~10_combout\,
	datad => \LessThan13~4_combout\,
	combout => \LessThan13~11_combout\);

-- Location: LCCOMB_X6_Y18_N0
\Add32~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add32~1_cout\ = CARRY((draw_counter(0)) # (\Mux44~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => draw_counter(0),
	datab => \Mux44~9_combout\,
	datad => VCC,
	cout => \Add32~1_cout\);

-- Location: LCCOMB_X6_Y18_N2
\Add32~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add32~3_cout\ = CARRY((\Mux43~9_combout\ & (!draw_counter(1) & !\Add32~1_cout\)) # (!\Mux43~9_combout\ & ((!\Add32~1_cout\) # (!draw_counter(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux43~9_combout\,
	datab => draw_counter(1),
	datad => VCC,
	cin => \Add32~1_cout\,
	cout => \Add32~3_cout\);

-- Location: LCCOMB_X6_Y18_N4
\Add32~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add32~5_cout\ = CARRY((draw_counter(2) & ((\Mux42~9_combout\) # (!\Add32~3_cout\))) # (!draw_counter(2) & (\Mux42~9_combout\ & !\Add32~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => draw_counter(2),
	datab => \Mux42~9_combout\,
	datad => VCC,
	cin => \Add32~3_cout\,
	cout => \Add32~5_cout\);

-- Location: LCCOMB_X6_Y18_N6
\Add32~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add32~7_cout\ = CARRY((draw_counter(3) & (!\Mux41~9_combout\ & !\Add32~5_cout\)) # (!draw_counter(3) & ((!\Add32~5_cout\) # (!\Mux41~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => draw_counter(3),
	datab => \Mux41~9_combout\,
	datad => VCC,
	cin => \Add32~5_cout\,
	cout => \Add32~7_cout\);

-- Location: LCCOMB_X6_Y18_N8
\Add32~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add32~9_cout\ = CARRY((draw_counter(4) & ((\Mux40~9_combout\) # (!\Add32~7_cout\))) # (!draw_counter(4) & (\Mux40~9_combout\ & !\Add32~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => draw_counter(4),
	datab => \Mux40~9_combout\,
	datad => VCC,
	cin => \Add32~7_cout\,
	cout => \Add32~9_cout\);

-- Location: LCCOMB_X6_Y18_N10
\Add32~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add32~10_combout\ = (draw_counter(5) & (!\Add32~9_cout\)) # (!draw_counter(5) & ((\Add32~9_cout\) # (GND)))
-- \Add32~11\ = CARRY((!\Add32~9_cout\) # (!draw_counter(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => draw_counter(5),
	datad => VCC,
	cin => \Add32~9_cout\,
	combout => \Add32~10_combout\,
	cout => \Add32~11\);

-- Location: LCCOMB_X6_Y18_N12
\Add32~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add32~12_combout\ = (draw_counter(6) & (\Add32~11\ $ (GND))) # (!draw_counter(6) & (!\Add32~11\ & VCC))
-- \Add32~13\ = CARRY((draw_counter(6) & !\Add32~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => draw_counter(6),
	datad => VCC,
	cin => \Add32~11\,
	combout => \Add32~12_combout\,
	cout => \Add32~13\);

-- Location: LCCOMB_X6_Y18_N14
\Add32~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add32~14_combout\ = (draw_counter(7) & (!\Add32~13\)) # (!draw_counter(7) & ((\Add32~13\) # (GND)))
-- \Add32~15\ = CARRY((!\Add32~13\) # (!draw_counter(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => draw_counter(7),
	datad => VCC,
	cin => \Add32~13\,
	combout => \Add32~14_combout\,
	cout => \Add32~15\);

-- Location: LCCOMB_X6_Y18_N16
\Add32~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add32~16_combout\ = (draw_counter(8) & (\Add32~15\ $ (GND))) # (!draw_counter(8) & (!\Add32~15\ & VCC))
-- \Add32~17\ = CARRY((draw_counter(8) & !\Add32~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => draw_counter(8),
	datad => VCC,
	cin => \Add32~15\,
	combout => \Add32~16_combout\,
	cout => \Add32~17\);

-- Location: LCCOMB_X6_Y21_N12
\logic~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic~44_combout\ = (!\Add32~14_combout\ & (!\Add32~12_combout\ & (!\Add32~10_combout\ & !\Add32~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add32~14_combout\,
	datab => \Add32~12_combout\,
	datac => \Add32~10_combout\,
	datad => \Add32~16_combout\,
	combout => \logic~44_combout\);

-- Location: LCCOMB_X6_Y18_N18
\Add32~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add32~18_combout\ = (draw_counter(9) & (!\Add32~17\)) # (!draw_counter(9) & ((\Add32~17\) # (GND)))
-- \Add32~19\ = CARRY((!\Add32~17\) # (!draw_counter(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => draw_counter(9),
	datad => VCC,
	cin => \Add32~17\,
	combout => \Add32~18_combout\,
	cout => \Add32~19\);

-- Location: LCCOMB_X6_Y18_N20
\Add32~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add32~20_combout\ = (draw_counter(10) & (\Add32~19\ $ (GND))) # (!draw_counter(10) & (!\Add32~19\ & VCC))
-- \Add32~21\ = CARRY((draw_counter(10) & !\Add32~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => draw_counter(10),
	datad => VCC,
	cin => \Add32~19\,
	combout => \Add32~20_combout\,
	cout => \Add32~21\);

-- Location: LCCOMB_X6_Y18_N22
\Add32~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add32~22_combout\ = (draw_counter(11) & (!\Add32~21\)) # (!draw_counter(11) & ((\Add32~21\) # (GND)))
-- \Add32~23\ = CARRY((!\Add32~21\) # (!draw_counter(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => draw_counter(11),
	datad => VCC,
	cin => \Add32~21\,
	combout => \Add32~22_combout\,
	cout => \Add32~23\);

-- Location: LCCOMB_X6_Y18_N24
\Add32~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add32~24_combout\ = (draw_counter(12) & (\Add32~23\ $ (GND))) # (!draw_counter(12) & (!\Add32~23\ & VCC))
-- \Add32~25\ = CARRY((draw_counter(12) & !\Add32~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => draw_counter(12),
	datad => VCC,
	cin => \Add32~23\,
	combout => \Add32~24_combout\,
	cout => \Add32~25\);

-- Location: LCCOMB_X6_Y18_N26
\Add32~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add32~26_combout\ = (draw_counter(13) & (!\Add32~25\)) # (!draw_counter(13) & ((\Add32~25\) # (GND)))
-- \Add32~27\ = CARRY((!\Add32~25\) # (!draw_counter(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => draw_counter(13),
	datad => VCC,
	cin => \Add32~25\,
	combout => \Add32~26_combout\,
	cout => \Add32~27\);

-- Location: LCCOMB_X6_Y18_N28
\Add32~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add32~28_combout\ = (draw_counter(14) & (\Add32~27\ $ (GND))) # (!draw_counter(14) & (!\Add32~27\ & VCC))
-- \Add32~29\ = CARRY((draw_counter(14) & !\Add32~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => draw_counter(14),
	datad => VCC,
	cin => \Add32~27\,
	combout => \Add32~28_combout\,
	cout => \Add32~29\);

-- Location: LCCOMB_X6_Y18_N30
\Add32~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add32~30_combout\ = (draw_counter(15) & (!\Add32~29\)) # (!draw_counter(15) & ((\Add32~29\) # (GND)))
-- \Add32~31\ = CARRY((!\Add32~29\) # (!draw_counter(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => draw_counter(15),
	datad => VCC,
	cin => \Add32~29\,
	combout => \Add32~30_combout\,
	cout => \Add32~31\);

-- Location: LCCOMB_X6_Y17_N0
\Add32~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add32~32_combout\ = (draw_counter(16) & (\Add32~31\ $ (GND))) # (!draw_counter(16) & (!\Add32~31\ & VCC))
-- \Add32~33\ = CARRY((draw_counter(16) & !\Add32~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => draw_counter(16),
	datad => VCC,
	cin => \Add32~31\,
	combout => \Add32~32_combout\,
	cout => \Add32~33\);

-- Location: LCCOMB_X6_Y21_N28
\logic~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic~46_combout\ = (!\Add32~28_combout\ & (!\Add32~32_combout\ & (!\Add32~30_combout\ & !\Add32~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add32~28_combout\,
	datab => \Add32~32_combout\,
	datac => \Add32~30_combout\,
	datad => \Add32~26_combout\,
	combout => \logic~46_combout\);

-- Location: LCCOMB_X6_Y17_N2
\Add32~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add32~34_combout\ = (draw_counter(17) & (!\Add32~33\)) # (!draw_counter(17) & ((\Add32~33\) # (GND)))
-- \Add32~35\ = CARRY((!\Add32~33\) # (!draw_counter(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => draw_counter(17),
	datad => VCC,
	cin => \Add32~33\,
	combout => \Add32~34_combout\,
	cout => \Add32~35\);

-- Location: LCCOMB_X6_Y17_N4
\Add32~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add32~36_combout\ = (draw_counter(18) & (\Add32~35\ $ (GND))) # (!draw_counter(18) & (!\Add32~35\ & VCC))
-- \Add32~37\ = CARRY((draw_counter(18) & !\Add32~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => draw_counter(18),
	datad => VCC,
	cin => \Add32~35\,
	combout => \Add32~36_combout\,
	cout => \Add32~37\);

-- Location: LCCOMB_X6_Y17_N6
\Add32~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add32~38_combout\ = (draw_counter(19) & (!\Add32~37\)) # (!draw_counter(19) & ((\Add32~37\) # (GND)))
-- \Add32~39\ = CARRY((!\Add32~37\) # (!draw_counter(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => draw_counter(19),
	datad => VCC,
	cin => \Add32~37\,
	combout => \Add32~38_combout\,
	cout => \Add32~39\);

-- Location: LCCOMB_X6_Y17_N8
\Add32~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add32~40_combout\ = (draw_counter(20) & (\Add32~39\ $ (GND))) # (!draw_counter(20) & (!\Add32~39\ & VCC))
-- \Add32~41\ = CARRY((draw_counter(20) & !\Add32~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => draw_counter(20),
	datad => VCC,
	cin => \Add32~39\,
	combout => \Add32~40_combout\,
	cout => \Add32~41\);

-- Location: LCCOMB_X6_Y21_N22
\logic~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic~47_combout\ = (!\Add32~36_combout\ & (!\Add32~40_combout\ & (!\Add32~34_combout\ & !\Add32~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add32~36_combout\,
	datab => \Add32~40_combout\,
	datac => \Add32~34_combout\,
	datad => \Add32~38_combout\,
	combout => \logic~47_combout\);

-- Location: LCCOMB_X6_Y21_N18
\logic~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic~45_combout\ = (!\Add32~24_combout\ & (!\Add32~18_combout\ & (!\Add32~22_combout\ & !\Add32~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add32~24_combout\,
	datab => \Add32~18_combout\,
	datac => \Add32~22_combout\,
	datad => \Add32~20_combout\,
	combout => \logic~45_combout\);

-- Location: LCCOMB_X6_Y21_N16
\logic~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic~48_combout\ = (\logic~44_combout\ & (\logic~46_combout\ & (\logic~47_combout\ & \logic~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic~44_combout\,
	datab => \logic~46_combout\,
	datac => \logic~47_combout\,
	datad => \logic~45_combout\,
	combout => \logic~48_combout\);

-- Location: LCCOMB_X6_Y17_N10
\Add32~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add32~42_combout\ = (draw_counter(21) & (!\Add32~41\)) # (!draw_counter(21) & ((\Add32~41\) # (GND)))
-- \Add32~43\ = CARRY((!\Add32~41\) # (!draw_counter(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => draw_counter(21),
	datad => VCC,
	cin => \Add32~41\,
	combout => \Add32~42_combout\,
	cout => \Add32~43\);

-- Location: LCCOMB_X6_Y17_N12
\Add32~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add32~44_combout\ = (draw_counter(22) & (\Add32~43\ $ (GND))) # (!draw_counter(22) & (!\Add32~43\ & VCC))
-- \Add32~45\ = CARRY((draw_counter(22) & !\Add32~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => draw_counter(22),
	datad => VCC,
	cin => \Add32~43\,
	combout => \Add32~44_combout\,
	cout => \Add32~45\);

-- Location: LCCOMB_X6_Y17_N14
\Add32~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add32~46_combout\ = (draw_counter(23) & (!\Add32~45\)) # (!draw_counter(23) & ((\Add32~45\) # (GND)))
-- \Add32~47\ = CARRY((!\Add32~45\) # (!draw_counter(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => draw_counter(23),
	datad => VCC,
	cin => \Add32~45\,
	combout => \Add32~46_combout\,
	cout => \Add32~47\);

-- Location: LCCOMB_X6_Y17_N16
\Add32~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add32~48_combout\ = (draw_counter(24) & (\Add32~47\ $ (GND))) # (!draw_counter(24) & (!\Add32~47\ & VCC))
-- \Add32~49\ = CARRY((draw_counter(24) & !\Add32~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => draw_counter(24),
	datad => VCC,
	cin => \Add32~47\,
	combout => \Add32~48_combout\,
	cout => \Add32~49\);

-- Location: LCCOMB_X6_Y17_N18
\Add32~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add32~50_combout\ = (draw_counter(25) & (!\Add32~49\)) # (!draw_counter(25) & ((\Add32~49\) # (GND)))
-- \Add32~51\ = CARRY((!\Add32~49\) # (!draw_counter(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => draw_counter(25),
	datad => VCC,
	cin => \Add32~49\,
	combout => \Add32~50_combout\,
	cout => \Add32~51\);

-- Location: LCCOMB_X6_Y17_N20
\Add32~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add32~52_combout\ = (draw_counter(26) & (\Add32~51\ $ (GND))) # (!draw_counter(26) & (!\Add32~51\ & VCC))
-- \Add32~53\ = CARRY((draw_counter(26) & !\Add32~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => draw_counter(26),
	datad => VCC,
	cin => \Add32~51\,
	combout => \Add32~52_combout\,
	cout => \Add32~53\);

-- Location: LCCOMB_X6_Y17_N22
\Add32~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add32~54_combout\ = (draw_counter(27) & (!\Add32~53\)) # (!draw_counter(27) & ((\Add32~53\) # (GND)))
-- \Add32~55\ = CARRY((!\Add32~53\) # (!draw_counter(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => draw_counter(27),
	datad => VCC,
	cin => \Add32~53\,
	combout => \Add32~54_combout\,
	cout => \Add32~55\);

-- Location: LCCOMB_X6_Y17_N24
\Add32~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add32~56_combout\ = (draw_counter(28) & (\Add32~55\ $ (GND))) # (!draw_counter(28) & (!\Add32~55\ & VCC))
-- \Add32~57\ = CARRY((draw_counter(28) & !\Add32~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => draw_counter(28),
	datad => VCC,
	cin => \Add32~55\,
	combout => \Add32~56_combout\,
	cout => \Add32~57\);

-- Location: LCCOMB_X6_Y17_N26
\Add32~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add32~58_combout\ = (draw_counter(29) & (!\Add32~57\)) # (!draw_counter(29) & ((\Add32~57\) # (GND)))
-- \Add32~59\ = CARRY((!\Add32~57\) # (!draw_counter(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => draw_counter(29),
	datad => VCC,
	cin => \Add32~57\,
	combout => \Add32~58_combout\,
	cout => \Add32~59\);

-- Location: LCCOMB_X6_Y17_N28
\Add32~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add32~60_combout\ = (draw_counter(30) & (\Add32~59\ $ (GND))) # (!draw_counter(30) & (!\Add32~59\ & VCC))
-- \Add32~61\ = CARRY((draw_counter(30) & !\Add32~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => draw_counter(30),
	datad => VCC,
	cin => \Add32~59\,
	combout => \Add32~60_combout\,
	cout => \Add32~61\);

-- Location: LCCOMB_X6_Y17_N30
\Add32~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add32~62_combout\ = \Add32~61\ $ (draw_counter(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => draw_counter(31),
	cin => \Add32~61\,
	combout => \Add32~62_combout\);

-- Location: LCCOMB_X9_Y17_N18
\logic~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic~50_combout\ = (!\Add32~50_combout\ & (!\Add32~52_combout\ & (!\Add32~56_combout\ & !\Add32~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add32~50_combout\,
	datab => \Add32~52_combout\,
	datac => \Add32~56_combout\,
	datad => \Add32~54_combout\,
	combout => \logic~50_combout\);

-- Location: LCCOMB_X9_Y17_N24
\logic~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic~49_combout\ = (!\Add32~48_combout\ & (!\Add32~46_combout\ & (!\Add32~42_combout\ & !\Add32~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add32~48_combout\,
	datab => \Add32~46_combout\,
	datac => \Add32~42_combout\,
	datad => \Add32~44_combout\,
	combout => \logic~49_combout\);

-- Location: LCCOMB_X9_Y17_N20
\logic~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic~51_combout\ = (!\Add32~60_combout\ & (\logic~50_combout\ & (!\Add32~58_combout\ & \logic~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add32~60_combout\,
	datab => \logic~50_combout\,
	datac => \Add32~58_combout\,
	datad => \logic~49_combout\,
	combout => \logic~51_combout\);

-- Location: LCCOMB_X9_Y17_N14
\logic~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic~52_combout\ = (\LessThan13~11_combout\ & ((\Add32~62_combout\) # ((\logic~48_combout\ & \logic~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan13~11_combout\,
	datab => \logic~48_combout\,
	datac => \Add32~62_combout\,
	datad => \logic~51_combout\,
	combout => \logic~52_combout\);

-- Location: LCCOMB_X10_Y17_N26
\Selector19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector19~2_combout\ = (\currentState.TState_Draw_Increment~q\ & \logic~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \currentState.TState_Draw_Increment~q\,
	datad => \logic~52_combout\,
	combout => \Selector19~2_combout\);

-- Location: LCCOMB_X11_Y17_N6
\Selector19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector19~0_combout\ = (current_opcode(13) & (((\nextState~30_combout\)))) # (!current_opcode(13) & (\nextState.TState_Draw_ReadLine~q\ & (\Selector16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nextState.TState_Draw_ReadLine~q\,
	datab => current_opcode(13),
	datac => \Selector16~0_combout\,
	datad => \nextState~30_combout\,
	combout => \Selector19~0_combout\);

-- Location: LCCOMB_X10_Y17_N28
\Selector19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector19~1_combout\ = (current_opcode(15) & (\currentState.TState_Fetch_ParseAndInitOpcode~q\ & \Selector19~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => current_opcode(15),
	datac => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	datad => \Selector19~0_combout\,
	combout => \Selector19~1_combout\);

-- Location: LCCOMB_X10_Y17_N10
\Selector19~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector19~3_combout\ = (\Selector19~2_combout\) # ((\Selector19~1_combout\) # ((\Selector28~0_combout\ & \nextState.TState_Draw_ReadLine~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector19~2_combout\,
	datab => \Selector28~0_combout\,
	datac => \nextState.TState_Draw_ReadLine~q\,
	datad => \Selector19~1_combout\,
	combout => \Selector19~3_combout\);

-- Location: FF_X10_Y17_N11
\nextState.TState_Draw_ReadLine\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector19~3_combout\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nextState.TState_Draw_ReadLine~q\);

-- Location: FF_X10_Y20_N9
\currentState.TState_Draw_ReadLine\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \nextState.TState_Draw_ReadLine~q\,
	sload => VCC,
	ena => \nextState_delay[31]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \currentState.TState_Draw_ReadLine~q\);

-- Location: LCCOMB_X11_Y19_N22
\nextState_delay[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nextState_delay[7]~6_combout\ = (!\currentState.TState_Draw_ReadLine~q\ & !\currentState.TState_LoadReg_PrepareAddress~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_Draw_ReadLine~q\,
	datad => \currentState.TState_LoadReg_PrepareAddress~q\,
	combout => \nextState_delay[7]~6_combout\);

-- Location: LCCOMB_X10_Y20_N24
\nextState_delay[7]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \nextState_delay[7]~39_combout\ = (\nextState_delay[7]~6_combout\ & (\logic~42_combout\ & (\currentState.TState_Fetch_Begin~q\ & !\currentState.TState_Fetch_StoreFirstByte~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nextState_delay[7]~6_combout\,
	datab => \logic~42_combout\,
	datac => \currentState.TState_Fetch_Begin~q\,
	datad => \currentState.TState_Fetch_StoreFirstByte~q\,
	combout => \nextState_delay[7]~39_combout\);

-- Location: LCCOMB_X8_Y22_N0
\Add39~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add39~0_combout\ = nextState_delay(0) $ (VCC)
-- \Add39~1\ = CARRY(nextState_delay(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => nextState_delay(0),
	datad => VCC,
	combout => \Add39~0_combout\,
	cout => \Add39~1\);

-- Location: LCCOMB_X9_Y22_N24
\nextState_delay[0]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \nextState_delay[0]~37_combout\ = (!\Equal0~9_combout\ & (!\logic~42_combout\ & (\Add39~0_combout\ & !nextState_delay(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~9_combout\,
	datab => \logic~42_combout\,
	datac => \Add39~0_combout\,
	datad => nextState_delay(31),
	combout => \nextState_delay[0]~37_combout\);

-- Location: FF_X9_Y22_N25
\nextState_delay[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \nextState_delay[0]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => nextState_delay(0));

-- Location: LCCOMB_X8_Y22_N2
\Add39~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add39~2_combout\ = (nextState_delay(1) & (\Add39~1\ & VCC)) # (!nextState_delay(1) & (!\Add39~1\))
-- \Add39~3\ = CARRY((!nextState_delay(1) & !\Add39~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => nextState_delay(1),
	datad => VCC,
	cin => \Add39~1\,
	combout => \Add39~2_combout\,
	cout => \Add39~3\);

-- Location: LCCOMB_X9_Y22_N0
\nextState_delay[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nextState_delay[1]~7_combout\ = (!\nextState_delay[7]~39_combout\ & ((\logic~42_combout\) # ((!\nextState_delay[31]~4_combout\ & \Add39~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nextState_delay[7]~39_combout\,
	datab => \nextState_delay[31]~4_combout\,
	datac => \logic~42_combout\,
	datad => \Add39~2_combout\,
	combout => \nextState_delay[1]~7_combout\);

-- Location: FF_X9_Y22_N1
\nextState_delay[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \nextState_delay[1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => nextState_delay(1));

-- Location: LCCOMB_X8_Y22_N4
\Add39~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add39~4_combout\ = (nextState_delay(2) & ((GND) # (!\Add39~3\))) # (!nextState_delay(2) & (\Add39~3\ $ (GND)))
-- \Add39~5\ = CARRY((nextState_delay(2)) # (!\Add39~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => nextState_delay(2),
	datad => VCC,
	cin => \Add39~3\,
	combout => \Add39~4_combout\,
	cout => \Add39~5\);

-- Location: LCCOMB_X9_Y22_N2
\nextState_delay[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \nextState_delay[2]~8_combout\ = (!nextState_delay(31) & (\Add39~4_combout\ & (!\Equal0~9_combout\ & !\logic~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nextState_delay(31),
	datab => \Add39~4_combout\,
	datac => \Equal0~9_combout\,
	datad => \logic~42_combout\,
	combout => \nextState_delay[2]~8_combout\);

-- Location: FF_X9_Y22_N3
\nextState_delay[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \nextState_delay[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => nextState_delay(2));

-- Location: LCCOMB_X8_Y22_N6
\Add39~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add39~6_combout\ = (nextState_delay(3) & (\Add39~5\ & VCC)) # (!nextState_delay(3) & (!\Add39~5\))
-- \Add39~7\ = CARRY((!nextState_delay(3) & !\Add39~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => nextState_delay(3),
	datad => VCC,
	cin => \Add39~5\,
	combout => \Add39~6_combout\,
	cout => \Add39~7\);

-- Location: LCCOMB_X9_Y22_N28
\nextState_delay[3]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \nextState_delay[3]~9_combout\ = (!\nextState_delay[7]~39_combout\ & ((\logic~42_combout\) # ((!\nextState_delay[31]~4_combout\ & \Add39~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nextState_delay[7]~39_combout\,
	datab => \nextState_delay[31]~4_combout\,
	datac => \logic~42_combout\,
	datad => \Add39~6_combout\,
	combout => \nextState_delay[3]~9_combout\);

-- Location: FF_X9_Y22_N29
\nextState_delay[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \nextState_delay[3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => nextState_delay(3));

-- Location: LCCOMB_X8_Y22_N8
\Add39~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add39~8_combout\ = (nextState_delay(4) & ((GND) # (!\Add39~7\))) # (!nextState_delay(4) & (\Add39~7\ $ (GND)))
-- \Add39~9\ = CARRY((nextState_delay(4)) # (!\Add39~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => nextState_delay(4),
	datad => VCC,
	cin => \Add39~7\,
	combout => \Add39~8_combout\,
	cout => \Add39~9\);

-- Location: LCCOMB_X9_Y22_N22
\nextState_delay[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \nextState_delay[4]~10_combout\ = (!\Equal0~9_combout\ & (!\logic~42_combout\ & (!nextState_delay(31) & \Add39~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~9_combout\,
	datab => \logic~42_combout\,
	datac => nextState_delay(31),
	datad => \Add39~8_combout\,
	combout => \nextState_delay[4]~10_combout\);

-- Location: FF_X9_Y22_N23
\nextState_delay[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \nextState_delay[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => nextState_delay(4));

-- Location: LCCOMB_X8_Y22_N10
\Add39~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add39~10_combout\ = (nextState_delay(5) & (\Add39~9\ & VCC)) # (!nextState_delay(5) & (!\Add39~9\))
-- \Add39~11\ = CARRY((!nextState_delay(5) & !\Add39~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => nextState_delay(5),
	datad => VCC,
	cin => \Add39~9\,
	combout => \Add39~10_combout\,
	cout => \Add39~11\);

-- Location: LCCOMB_X9_Y21_N20
\nextState_delay[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \nextState_delay[5]~11_combout\ = (!\logic~42_combout\ & (!\Equal0~9_combout\ & (!nextState_delay(31) & \Add39~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic~42_combout\,
	datab => \Equal0~9_combout\,
	datac => nextState_delay(31),
	datad => \Add39~10_combout\,
	combout => \nextState_delay[5]~11_combout\);

-- Location: FF_X9_Y21_N21
\nextState_delay[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \nextState_delay[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => nextState_delay(5));

-- Location: LCCOMB_X8_Y22_N12
\Add39~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add39~12_combout\ = (nextState_delay(6) & ((GND) # (!\Add39~11\))) # (!nextState_delay(6) & (\Add39~11\ $ (GND)))
-- \Add39~13\ = CARRY((nextState_delay(6)) # (!\Add39~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => nextState_delay(6),
	datad => VCC,
	cin => \Add39~11\,
	combout => \Add39~12_combout\,
	cout => \Add39~13\);

-- Location: LCCOMB_X9_Y21_N6
\nextState_delay[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \nextState_delay[6]~12_combout\ = (!\logic~42_combout\ & (!\Equal0~9_combout\ & (!nextState_delay(31) & \Add39~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic~42_combout\,
	datab => \Equal0~9_combout\,
	datac => nextState_delay(31),
	datad => \Add39~12_combout\,
	combout => \nextState_delay[6]~12_combout\);

-- Location: FF_X9_Y21_N7
\nextState_delay[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \nextState_delay[6]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => nextState_delay(6));

-- Location: LCCOMB_X8_Y22_N14
\Add39~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add39~14_combout\ = (nextState_delay(7) & (\Add39~13\ & VCC)) # (!nextState_delay(7) & (!\Add39~13\))
-- \Add39~15\ = CARRY((!nextState_delay(7) & !\Add39~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => nextState_delay(7),
	datad => VCC,
	cin => \Add39~13\,
	combout => \Add39~14_combout\,
	cout => \Add39~15\);

-- Location: LCCOMB_X9_Y21_N16
\nextState_delay[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \nextState_delay[7]~13_combout\ = (\Add39~14_combout\ & (!nextState_delay(31) & (!\Equal0~9_combout\ & !\logic~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add39~14_combout\,
	datab => nextState_delay(31),
	datac => \Equal0~9_combout\,
	datad => \logic~42_combout\,
	combout => \nextState_delay[7]~13_combout\);

-- Location: FF_X9_Y21_N17
\nextState_delay[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \nextState_delay[7]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => nextState_delay(7));

-- Location: LCCOMB_X8_Y22_N16
\Add39~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add39~16_combout\ = (nextState_delay(8) & ((GND) # (!\Add39~15\))) # (!nextState_delay(8) & (\Add39~15\ $ (GND)))
-- \Add39~17\ = CARRY((nextState_delay(8)) # (!\Add39~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => nextState_delay(8),
	datad => VCC,
	cin => \Add39~15\,
	combout => \Add39~16_combout\,
	cout => \Add39~17\);

-- Location: LCCOMB_X9_Y21_N26
\nextState_delay[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \nextState_delay[8]~14_combout\ = (!\logic~42_combout\ & (!\Equal0~9_combout\ & (!nextState_delay(31) & \Add39~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic~42_combout\,
	datab => \Equal0~9_combout\,
	datac => nextState_delay(31),
	datad => \Add39~16_combout\,
	combout => \nextState_delay[8]~14_combout\);

-- Location: FF_X9_Y21_N27
\nextState_delay[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \nextState_delay[8]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => nextState_delay(8));

-- Location: LCCOMB_X8_Y22_N18
\Add39~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add39~18_combout\ = (nextState_delay(9) & (\Add39~17\ & VCC)) # (!nextState_delay(9) & (!\Add39~17\))
-- \Add39~19\ = CARRY((!nextState_delay(9) & !\Add39~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => nextState_delay(9),
	datad => VCC,
	cin => \Add39~17\,
	combout => \Add39~18_combout\,
	cout => \Add39~19\);

-- Location: LCCOMB_X9_Y22_N18
\nextState_delay[9]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \nextState_delay[9]~15_combout\ = (!\Equal0~9_combout\ & (!\logic~42_combout\ & (!nextState_delay(31) & \Add39~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~9_combout\,
	datab => \logic~42_combout\,
	datac => nextState_delay(31),
	datad => \Add39~18_combout\,
	combout => \nextState_delay[9]~15_combout\);

-- Location: FF_X9_Y22_N19
\nextState_delay[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \nextState_delay[9]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => nextState_delay(9));

-- Location: LCCOMB_X8_Y22_N20
\Add39~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add39~20_combout\ = (nextState_delay(10) & ((GND) # (!\Add39~19\))) # (!nextState_delay(10) & (\Add39~19\ $ (GND)))
-- \Add39~21\ = CARRY((nextState_delay(10)) # (!\Add39~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => nextState_delay(10),
	datad => VCC,
	cin => \Add39~19\,
	combout => \Add39~20_combout\,
	cout => \Add39~21\);

-- Location: LCCOMB_X9_Y22_N16
\nextState_delay[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \nextState_delay[10]~16_combout\ = (!\Equal0~9_combout\ & (!\logic~42_combout\ & (!nextState_delay(31) & \Add39~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~9_combout\,
	datab => \logic~42_combout\,
	datac => nextState_delay(31),
	datad => \Add39~20_combout\,
	combout => \nextState_delay[10]~16_combout\);

-- Location: FF_X9_Y22_N17
\nextState_delay[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \nextState_delay[10]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => nextState_delay(10));

-- Location: LCCOMB_X8_Y22_N22
\Add39~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add39~22_combout\ = (nextState_delay(11) & (\Add39~21\ & VCC)) # (!nextState_delay(11) & (!\Add39~21\))
-- \Add39~23\ = CARRY((!nextState_delay(11) & !\Add39~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => nextState_delay(11),
	datad => VCC,
	cin => \Add39~21\,
	combout => \Add39~22_combout\,
	cout => \Add39~23\);

-- Location: LCCOMB_X9_Y22_N14
\nextState_delay[11]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \nextState_delay[11]~17_combout\ = (!\Equal0~9_combout\ & (!\logic~42_combout\ & (!nextState_delay(31) & \Add39~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~9_combout\,
	datab => \logic~42_combout\,
	datac => nextState_delay(31),
	datad => \Add39~22_combout\,
	combout => \nextState_delay[11]~17_combout\);

-- Location: FF_X9_Y22_N15
\nextState_delay[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \nextState_delay[11]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => nextState_delay(11));

-- Location: LCCOMB_X8_Y22_N24
\Add39~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add39~24_combout\ = (nextState_delay(12) & ((GND) # (!\Add39~23\))) # (!nextState_delay(12) & (\Add39~23\ $ (GND)))
-- \Add39~25\ = CARRY((nextState_delay(12)) # (!\Add39~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => nextState_delay(12),
	datad => VCC,
	cin => \Add39~23\,
	combout => \Add39~24_combout\,
	cout => \Add39~25\);

-- Location: LCCOMB_X9_Y22_N12
\nextState_delay[12]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \nextState_delay[12]~18_combout\ = (!\Equal0~9_combout\ & (!\logic~42_combout\ & (!nextState_delay(31) & \Add39~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~9_combout\,
	datab => \logic~42_combout\,
	datac => nextState_delay(31),
	datad => \Add39~24_combout\,
	combout => \nextState_delay[12]~18_combout\);

-- Location: FF_X9_Y22_N13
\nextState_delay[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \nextState_delay[12]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => nextState_delay(12));

-- Location: LCCOMB_X8_Y22_N26
\Add39~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add39~26_combout\ = (nextState_delay(13) & (\Add39~25\ & VCC)) # (!nextState_delay(13) & (!\Add39~25\))
-- \Add39~27\ = CARRY((!nextState_delay(13) & !\Add39~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => nextState_delay(13),
	datad => VCC,
	cin => \Add39~25\,
	combout => \Add39~26_combout\,
	cout => \Add39~27\);

-- Location: LCCOMB_X9_Y22_N20
\nextState_delay[13]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \nextState_delay[13]~19_combout\ = (!nextState_delay(31) & (!\logic~42_combout\ & (!\Equal0~9_combout\ & \Add39~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nextState_delay(31),
	datab => \logic~42_combout\,
	datac => \Equal0~9_combout\,
	datad => \Add39~26_combout\,
	combout => \nextState_delay[13]~19_combout\);

-- Location: FF_X9_Y22_N21
\nextState_delay[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \nextState_delay[13]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => nextState_delay(13));

-- Location: LCCOMB_X8_Y22_N28
\Add39~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add39~28_combout\ = (nextState_delay(14) & ((GND) # (!\Add39~27\))) # (!nextState_delay(14) & (\Add39~27\ $ (GND)))
-- \Add39~29\ = CARRY((nextState_delay(14)) # (!\Add39~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => nextState_delay(14),
	datad => VCC,
	cin => \Add39~27\,
	combout => \Add39~28_combout\,
	cout => \Add39~29\);

-- Location: LCCOMB_X9_Y22_N10
\nextState_delay[14]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \nextState_delay[14]~20_combout\ = (!\Equal0~9_combout\ & (!\logic~42_combout\ & (!nextState_delay(31) & \Add39~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~9_combout\,
	datab => \logic~42_combout\,
	datac => nextState_delay(31),
	datad => \Add39~28_combout\,
	combout => \nextState_delay[14]~20_combout\);

-- Location: FF_X9_Y22_N11
\nextState_delay[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \nextState_delay[14]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => nextState_delay(14));

-- Location: LCCOMB_X8_Y22_N30
\Add39~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add39~30_combout\ = (nextState_delay(15) & (\Add39~29\ & VCC)) # (!nextState_delay(15) & (!\Add39~29\))
-- \Add39~31\ = CARRY((!nextState_delay(15) & !\Add39~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => nextState_delay(15),
	datad => VCC,
	cin => \Add39~29\,
	combout => \Add39~30_combout\,
	cout => \Add39~31\);

-- Location: LCCOMB_X9_Y22_N8
\nextState_delay[15]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \nextState_delay[15]~21_combout\ = (!\Equal0~9_combout\ & (!\logic~42_combout\ & (!nextState_delay(31) & \Add39~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~9_combout\,
	datab => \logic~42_combout\,
	datac => nextState_delay(31),
	datad => \Add39~30_combout\,
	combout => \nextState_delay[15]~21_combout\);

-- Location: FF_X9_Y22_N9
\nextState_delay[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \nextState_delay[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => nextState_delay(15));

-- Location: LCCOMB_X8_Y21_N0
\Add39~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add39~32_combout\ = (nextState_delay(16) & ((GND) # (!\Add39~31\))) # (!nextState_delay(16) & (\Add39~31\ $ (GND)))
-- \Add39~33\ = CARRY((nextState_delay(16)) # (!\Add39~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => nextState_delay(16),
	datad => VCC,
	cin => \Add39~31\,
	combout => \Add39~32_combout\,
	cout => \Add39~33\);

-- Location: LCCOMB_X9_Y21_N14
\nextState_delay[16]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \nextState_delay[16]~22_combout\ = (!\logic~42_combout\ & (!\Equal0~9_combout\ & (!nextState_delay(31) & \Add39~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic~42_combout\,
	datab => \Equal0~9_combout\,
	datac => nextState_delay(31),
	datad => \Add39~32_combout\,
	combout => \nextState_delay[16]~22_combout\);

-- Location: FF_X9_Y21_N15
\nextState_delay[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \nextState_delay[16]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => nextState_delay(16));

-- Location: LCCOMB_X8_Y21_N2
\Add39~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add39~34_combout\ = (nextState_delay(17) & (\Add39~33\ & VCC)) # (!nextState_delay(17) & (!\Add39~33\))
-- \Add39~35\ = CARRY((!nextState_delay(17) & !\Add39~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => nextState_delay(17),
	datad => VCC,
	cin => \Add39~33\,
	combout => \Add39~34_combout\,
	cout => \Add39~35\);

-- Location: LCCOMB_X7_Y21_N16
\nextState_delay[17]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \nextState_delay[17]~23_combout\ = (!\logic~42_combout\ & (!\Equal0~9_combout\ & (\Add39~34_combout\ & !nextState_delay(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic~42_combout\,
	datab => \Equal0~9_combout\,
	datac => \Add39~34_combout\,
	datad => nextState_delay(31),
	combout => \nextState_delay[17]~23_combout\);

-- Location: FF_X7_Y21_N17
\nextState_delay[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \nextState_delay[17]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => nextState_delay(17));

-- Location: LCCOMB_X8_Y21_N4
\Add39~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add39~36_combout\ = (nextState_delay(18) & ((GND) # (!\Add39~35\))) # (!nextState_delay(18) & (\Add39~35\ $ (GND)))
-- \Add39~37\ = CARRY((nextState_delay(18)) # (!\Add39~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => nextState_delay(18),
	datad => VCC,
	cin => \Add39~35\,
	combout => \Add39~36_combout\,
	cout => \Add39~37\);

-- Location: LCCOMB_X7_Y21_N10
\nextState_delay[18]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \nextState_delay[18]~24_combout\ = (!\logic~42_combout\ & (!\Equal0~9_combout\ & (\Add39~36_combout\ & !nextState_delay(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic~42_combout\,
	datab => \Equal0~9_combout\,
	datac => \Add39~36_combout\,
	datad => nextState_delay(31),
	combout => \nextState_delay[18]~24_combout\);

-- Location: FF_X7_Y21_N11
\nextState_delay[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \nextState_delay[18]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => nextState_delay(18));

-- Location: LCCOMB_X8_Y21_N6
\Add39~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add39~38_combout\ = (nextState_delay(19) & (\Add39~37\ & VCC)) # (!nextState_delay(19) & (!\Add39~37\))
-- \Add39~39\ = CARRY((!nextState_delay(19) & !\Add39~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => nextState_delay(19),
	datad => VCC,
	cin => \Add39~37\,
	combout => \Add39~38_combout\,
	cout => \Add39~39\);

-- Location: LCCOMB_X7_Y21_N20
\nextState_delay[19]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \nextState_delay[19]~25_combout\ = (!\logic~42_combout\ & (!nextState_delay(31) & (!\Equal0~9_combout\ & \Add39~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic~42_combout\,
	datab => nextState_delay(31),
	datac => \Equal0~9_combout\,
	datad => \Add39~38_combout\,
	combout => \nextState_delay[19]~25_combout\);

-- Location: FF_X7_Y21_N21
\nextState_delay[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \nextState_delay[19]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => nextState_delay(19));

-- Location: LCCOMB_X8_Y21_N8
\Add39~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add39~40_combout\ = (nextState_delay(20) & ((GND) # (!\Add39~39\))) # (!nextState_delay(20) & (\Add39~39\ $ (GND)))
-- \Add39~41\ = CARRY((nextState_delay(20)) # (!\Add39~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => nextState_delay(20),
	datad => VCC,
	cin => \Add39~39\,
	combout => \Add39~40_combout\,
	cout => \Add39~41\);

-- Location: LCCOMB_X7_Y21_N14
\nextState_delay[20]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \nextState_delay[20]~26_combout\ = (!\logic~42_combout\ & (!\Equal0~9_combout\ & (\Add39~40_combout\ & !nextState_delay(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic~42_combout\,
	datab => \Equal0~9_combout\,
	datac => \Add39~40_combout\,
	datad => nextState_delay(31),
	combout => \nextState_delay[20]~26_combout\);

-- Location: FF_X7_Y21_N15
\nextState_delay[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \nextState_delay[20]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => nextState_delay(20));

-- Location: LCCOMB_X7_Y21_N12
\Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal0~5_combout\ = (!nextState_delay(18) & (!nextState_delay(19) & (!nextState_delay(20) & !nextState_delay(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nextState_delay(18),
	datab => nextState_delay(19),
	datac => nextState_delay(20),
	datad => nextState_delay(17),
	combout => \Equal0~5_combout\);

-- Location: LCCOMB_X8_Y21_N10
\Add39~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add39~42_combout\ = (nextState_delay(21) & (\Add39~41\ & VCC)) # (!nextState_delay(21) & (!\Add39~41\))
-- \Add39~43\ = CARRY((!nextState_delay(21) & !\Add39~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => nextState_delay(21),
	datad => VCC,
	cin => \Add39~41\,
	combout => \Add39~42_combout\,
	cout => \Add39~43\);

-- Location: LCCOMB_X7_Y21_N22
\nextState_delay[21]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \nextState_delay[21]~27_combout\ = (!\logic~42_combout\ & (!\Equal0~9_combout\ & (\Add39~42_combout\ & !nextState_delay(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic~42_combout\,
	datab => \Equal0~9_combout\,
	datac => \Add39~42_combout\,
	datad => nextState_delay(31),
	combout => \nextState_delay[21]~27_combout\);

-- Location: FF_X7_Y21_N23
\nextState_delay[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \nextState_delay[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => nextState_delay(21));

-- Location: LCCOMB_X8_Y21_N12
\Add39~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add39~44_combout\ = (nextState_delay(22) & ((GND) # (!\Add39~43\))) # (!nextState_delay(22) & (\Add39~43\ $ (GND)))
-- \Add39~45\ = CARRY((nextState_delay(22)) # (!\Add39~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => nextState_delay(22),
	datad => VCC,
	cin => \Add39~43\,
	combout => \Add39~44_combout\,
	cout => \Add39~45\);

-- Location: LCCOMB_X7_Y21_N28
\nextState_delay[22]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \nextState_delay[22]~28_combout\ = (!\logic~42_combout\ & (!\Equal0~9_combout\ & (\Add39~44_combout\ & !nextState_delay(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic~42_combout\,
	datab => \Equal0~9_combout\,
	datac => \Add39~44_combout\,
	datad => nextState_delay(31),
	combout => \nextState_delay[22]~28_combout\);

-- Location: FF_X7_Y21_N29
\nextState_delay[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \nextState_delay[22]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => nextState_delay(22));

-- Location: LCCOMB_X8_Y21_N14
\Add39~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add39~46_combout\ = (nextState_delay(23) & (\Add39~45\ & VCC)) # (!nextState_delay(23) & (!\Add39~45\))
-- \Add39~47\ = CARRY((!nextState_delay(23) & !\Add39~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => nextState_delay(23),
	datad => VCC,
	cin => \Add39~45\,
	combout => \Add39~46_combout\,
	cout => \Add39~47\);

-- Location: LCCOMB_X7_Y21_N6
\nextState_delay[23]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \nextState_delay[23]~29_combout\ = (!\logic~42_combout\ & (!\Equal0~9_combout\ & (\Add39~46_combout\ & !nextState_delay(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic~42_combout\,
	datab => \Equal0~9_combout\,
	datac => \Add39~46_combout\,
	datad => nextState_delay(31),
	combout => \nextState_delay[23]~29_combout\);

-- Location: FF_X7_Y21_N7
\nextState_delay[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \nextState_delay[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => nextState_delay(23));

-- Location: LCCOMB_X8_Y21_N16
\Add39~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add39~48_combout\ = (nextState_delay(24) & ((GND) # (!\Add39~47\))) # (!nextState_delay(24) & (\Add39~47\ $ (GND)))
-- \Add39~49\ = CARRY((nextState_delay(24)) # (!\Add39~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => nextState_delay(24),
	datad => VCC,
	cin => \Add39~47\,
	combout => \Add39~48_combout\,
	cout => \Add39~49\);

-- Location: LCCOMB_X7_Y21_N24
\nextState_delay[24]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \nextState_delay[24]~30_combout\ = (!\logic~42_combout\ & (!nextState_delay(31) & (!\Equal0~9_combout\ & \Add39~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic~42_combout\,
	datab => nextState_delay(31),
	datac => \Equal0~9_combout\,
	datad => \Add39~48_combout\,
	combout => \nextState_delay[24]~30_combout\);

-- Location: FF_X7_Y21_N25
\nextState_delay[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \nextState_delay[24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => nextState_delay(24));

-- Location: LCCOMB_X8_Y21_N18
\Add39~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add39~50_combout\ = (nextState_delay(25) & (\Add39~49\ & VCC)) # (!nextState_delay(25) & (!\Add39~49\))
-- \Add39~51\ = CARRY((!nextState_delay(25) & !\Add39~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => nextState_delay(25),
	datad => VCC,
	cin => \Add39~49\,
	combout => \Add39~50_combout\,
	cout => \Add39~51\);

-- Location: LCCOMB_X9_Y21_N2
\nextState_delay[25]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \nextState_delay[25]~31_combout\ = (!\logic~42_combout\ & (!\Equal0~9_combout\ & (!nextState_delay(31) & \Add39~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic~42_combout\,
	datab => \Equal0~9_combout\,
	datac => nextState_delay(31),
	datad => \Add39~50_combout\,
	combout => \nextState_delay[25]~31_combout\);

-- Location: FF_X9_Y21_N3
\nextState_delay[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \nextState_delay[25]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => nextState_delay(25));

-- Location: LCCOMB_X8_Y21_N20
\Add39~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add39~52_combout\ = (nextState_delay(26) & ((GND) # (!\Add39~51\))) # (!nextState_delay(26) & (\Add39~51\ $ (GND)))
-- \Add39~53\ = CARRY((nextState_delay(26)) # (!\Add39~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => nextState_delay(26),
	datad => VCC,
	cin => \Add39~51\,
	combout => \Add39~52_combout\,
	cout => \Add39~53\);

-- Location: LCCOMB_X9_Y21_N0
\nextState_delay[26]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \nextState_delay[26]~32_combout\ = (!\logic~42_combout\ & (!\Equal0~9_combout\ & (!nextState_delay(31) & \Add39~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic~42_combout\,
	datab => \Equal0~9_combout\,
	datac => nextState_delay(31),
	datad => \Add39~52_combout\,
	combout => \nextState_delay[26]~32_combout\);

-- Location: FF_X9_Y21_N1
\nextState_delay[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \nextState_delay[26]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => nextState_delay(26));

-- Location: LCCOMB_X8_Y21_N22
\Add39~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add39~54_combout\ = (nextState_delay(27) & (\Add39~53\ & VCC)) # (!nextState_delay(27) & (!\Add39~53\))
-- \Add39~55\ = CARRY((!nextState_delay(27) & !\Add39~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => nextState_delay(27),
	datad => VCC,
	cin => \Add39~53\,
	combout => \Add39~54_combout\,
	cout => \Add39~55\);

-- Location: LCCOMB_X9_Y21_N18
\nextState_delay[27]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \nextState_delay[27]~33_combout\ = (!\logic~42_combout\ & (!\Equal0~9_combout\ & (!nextState_delay(31) & \Add39~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic~42_combout\,
	datab => \Equal0~9_combout\,
	datac => nextState_delay(31),
	datad => \Add39~54_combout\,
	combout => \nextState_delay[27]~33_combout\);

-- Location: FF_X9_Y21_N19
\nextState_delay[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \nextState_delay[27]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => nextState_delay(27));

-- Location: LCCOMB_X8_Y21_N24
\Add39~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add39~56_combout\ = (nextState_delay(28) & ((GND) # (!\Add39~55\))) # (!nextState_delay(28) & (\Add39~55\ $ (GND)))
-- \Add39~57\ = CARRY((nextState_delay(28)) # (!\Add39~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => nextState_delay(28),
	datad => VCC,
	cin => \Add39~55\,
	combout => \Add39~56_combout\,
	cout => \Add39~57\);

-- Location: LCCOMB_X9_Y21_N8
\nextState_delay[28]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \nextState_delay[28]~34_combout\ = (!\logic~42_combout\ & (!\Equal0~9_combout\ & (!nextState_delay(31) & \Add39~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic~42_combout\,
	datab => \Equal0~9_combout\,
	datac => nextState_delay(31),
	datad => \Add39~56_combout\,
	combout => \nextState_delay[28]~34_combout\);

-- Location: FF_X9_Y21_N9
\nextState_delay[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \nextState_delay[28]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => nextState_delay(28));

-- Location: LCCOMB_X9_Y21_N22
\Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal0~7_combout\ = (!nextState_delay(27) & (!nextState_delay(26) & (!nextState_delay(28) & !nextState_delay(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nextState_delay(27),
	datab => nextState_delay(26),
	datac => nextState_delay(28),
	datad => nextState_delay(25),
	combout => \Equal0~7_combout\);

-- Location: LCCOMB_X8_Y21_N26
\Add39~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add39~58_combout\ = (nextState_delay(29) & (\Add39~57\ & VCC)) # (!nextState_delay(29) & (!\Add39~57\))
-- \Add39~59\ = CARRY((!nextState_delay(29) & !\Add39~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => nextState_delay(29),
	datad => VCC,
	cin => \Add39~57\,
	combout => \Add39~58_combout\,
	cout => \Add39~59\);

-- Location: LCCOMB_X9_Y21_N24
\nextState_delay[29]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \nextState_delay[29]~35_combout\ = (!\logic~42_combout\ & (!nextState_delay(31) & (\Add39~58_combout\ & !\Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic~42_combout\,
	datab => nextState_delay(31),
	datac => \Add39~58_combout\,
	datad => \Equal0~9_combout\,
	combout => \nextState_delay[29]~35_combout\);

-- Location: FF_X9_Y21_N25
\nextState_delay[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \nextState_delay[29]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => nextState_delay(29));

-- Location: LCCOMB_X9_Y21_N28
\Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal0~8_combout\ = (!nextState_delay(30) & (\Equal0~7_combout\ & !nextState_delay(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nextState_delay(30),
	datac => \Equal0~7_combout\,
	datad => nextState_delay(29),
	combout => \Equal0~8_combout\);

-- Location: LCCOMB_X9_Y21_N12
\Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal0~1_combout\ = (!nextState_delay(6) & (!nextState_delay(7) & (!nextState_delay(8) & !nextState_delay(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nextState_delay(6),
	datab => nextState_delay(7),
	datac => nextState_delay(8),
	datad => nextState_delay(5),
	combout => \Equal0~1_combout\);

-- Location: LCCOMB_X9_Y22_N6
\Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal0~3_combout\ = (!nextState_delay(16) & (!nextState_delay(13) & (!nextState_delay(15) & !nextState_delay(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nextState_delay(16),
	datab => nextState_delay(13),
	datac => nextState_delay(15),
	datad => nextState_delay(14),
	combout => \Equal0~3_combout\);

-- Location: LCCOMB_X9_Y22_N30
\Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal0~2_combout\ = (!nextState_delay(12) & (!nextState_delay(10) & (!nextState_delay(11) & !nextState_delay(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nextState_delay(12),
	datab => nextState_delay(10),
	datac => nextState_delay(11),
	datad => nextState_delay(9),
	combout => \Equal0~2_combout\);

-- Location: LCCOMB_X9_Y22_N4
\Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal0~0_combout\ = (!nextState_delay(3) & (!nextState_delay(2) & (!nextState_delay(4) & !nextState_delay(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nextState_delay(3),
	datab => nextState_delay(2),
	datac => nextState_delay(4),
	datad => nextState_delay(1),
	combout => \Equal0~0_combout\);

-- Location: LCCOMB_X9_Y21_N4
\Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal0~4_combout\ = (\Equal0~1_combout\ & (\Equal0~3_combout\ & (\Equal0~2_combout\ & \Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~1_combout\,
	datab => \Equal0~3_combout\,
	datac => \Equal0~2_combout\,
	datad => \Equal0~0_combout\,
	combout => \Equal0~4_combout\);

-- Location: LCCOMB_X7_Y21_N18
\Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal0~6_combout\ = (!nextState_delay(23) & (!nextState_delay(24) & (!nextState_delay(21) & !nextState_delay(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nextState_delay(23),
	datab => nextState_delay(24),
	datac => nextState_delay(21),
	datad => nextState_delay(22),
	combout => \Equal0~6_combout\);

-- Location: LCCOMB_X7_Y21_N0
\Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal0~9_combout\ = (\Equal0~5_combout\ & (\Equal0~8_combout\ & (\Equal0~4_combout\ & \Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~5_combout\,
	datab => \Equal0~8_combout\,
	datac => \Equal0~4_combout\,
	datad => \Equal0~6_combout\,
	combout => \Equal0~9_combout\);

-- Location: LCCOMB_X8_Y21_N28
\Add39~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add39~60_combout\ = (nextState_delay(30) & ((GND) # (!\Add39~59\))) # (!nextState_delay(30) & (\Add39~59\ $ (GND)))
-- \Add39~61\ = CARRY((nextState_delay(30)) # (!\Add39~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => nextState_delay(30),
	datad => VCC,
	cin => \Add39~59\,
	combout => \Add39~60_combout\,
	cout => \Add39~61\);

-- Location: LCCOMB_X9_Y21_N30
\nextState_delay[30]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \nextState_delay[30]~36_combout\ = (!\logic~42_combout\ & (!\Equal0~9_combout\ & (!nextState_delay(31) & \Add39~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic~42_combout\,
	datab => \Equal0~9_combout\,
	datac => nextState_delay(31),
	datad => \Add39~60_combout\,
	combout => \nextState_delay[30]~36_combout\);

-- Location: FF_X9_Y21_N31
\nextState_delay[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \nextState_delay[30]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => nextState_delay(30));

-- Location: LCCOMB_X8_Y21_N30
\Add39~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add39~62_combout\ = \Add39~61\ $ (!nextState_delay(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => nextState_delay(31),
	cin => \Add39~61\,
	combout => \Add39~62_combout\);

-- Location: LCCOMB_X7_Y21_N2
\nextState_delay[31]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \nextState_delay[31]~38_combout\ = (\Add39~62_combout\ & (!\Equal0~9_combout\ & (!nextState_delay(31) & !\logic~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add39~62_combout\,
	datab => \Equal0~9_combout\,
	datac => nextState_delay(31),
	datad => \logic~42_combout\,
	combout => \nextState_delay[31]~38_combout\);

-- Location: FF_X7_Y21_N3
\nextState_delay[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \nextState_delay[31]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => nextState_delay(31));

-- Location: LCCOMB_X9_Y22_N26
\Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal0~10_combout\ = (!nextState_delay(31) & (\Equal0~9_combout\ & !nextState_delay(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nextState_delay(31),
	datac => \Equal0~9_combout\,
	datad => nextState_delay(0),
	combout => \Equal0~10_combout\);

-- Location: LCCOMB_X11_Y20_N28
\logic~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \logic~42_combout\ = (\Equal0~10_combout\ & (\logic~41_combout\ & \logic~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~10_combout\,
	datab => \logic~41_combout\,
	datad => \logic~36_combout\,
	combout => \logic~42_combout\);

-- Location: LCCOMB_X12_Y14_N8
\reg_delay~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_delay~10_combout\ = (\Equal3~0_combout\ & \currentState.TState_Fetch_ParseAndInitOpcode~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Equal3~0_combout\,
	datad => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	combout => \reg_delay~10_combout\);

-- Location: LCCOMB_X12_Y14_N18
\regLoadSave_counter[31]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \regLoadSave_counter[31]~97_combout\ = (!\regLoadSave_counter[31]~32_combout\ & (!\Equal32~0_combout\ & (\reg_delay~10_combout\ & !\Equal31~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regLoadSave_counter[31]~32_combout\,
	datab => \Equal32~0_combout\,
	datac => \reg_delay~10_combout\,
	datad => \Equal31~2_combout\,
	combout => \regLoadSave_counter[31]~97_combout\);

-- Location: LCCOMB_X11_Y18_N0
\regLoadSave_counter[31]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \regLoadSave_counter[31]~98_combout\ = (\logic~42_combout\ & ((\regLoadSave_counter[31]~97_combout\) # ((\LessThan15~12_combout\ & !\WideOr3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \logic~42_combout\,
	datab => \LessThan15~12_combout\,
	datac => \WideOr3~0_combout\,
	datad => \regLoadSave_counter[31]~97_combout\,
	combout => \regLoadSave_counter[31]~98_combout\);

-- Location: FF_X10_Y19_N1
\regLoadSave_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regLoadSave_counter[0]~33_combout\,
	sclr => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	ena => \regLoadSave_counter[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => regLoadSave_counter(0));

-- Location: FF_X10_Y19_N3
\regLoadSave_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \regLoadSave_counter[1]~35_combout\,
	sclr => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	ena => \regLoadSave_counter[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => regLoadSave_counter(1));

-- Location: LCCOMB_X17_Y8_N20
\Selector333~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector333~4_combout\ = (regLoadSave_counter(2) & ((\regs_generic[4][0]~q\) # ((regLoadSave_counter(3))))) # (!regLoadSave_counter(2) & (((\regs_generic[0][0]~q\ & !regLoadSave_counter(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[4][0]~q\,
	datab => \regs_generic[0][0]~q\,
	datac => regLoadSave_counter(2),
	datad => regLoadSave_counter(3),
	combout => \Selector333~4_combout\);

-- Location: LCCOMB_X18_Y8_N16
\Selector333~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector333~5_combout\ = (regLoadSave_counter(3) & ((\Selector333~4_combout\ & (\regs_generic[12][0]~q\)) # (!\Selector333~4_combout\ & ((\regs_generic[8][0]~q\))))) # (!regLoadSave_counter(3) & (((\Selector333~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(3),
	datab => \regs_generic[12][0]~q\,
	datac => \regs_generic[8][0]~q\,
	datad => \Selector333~4_combout\,
	combout => \Selector333~5_combout\);

-- Location: LCCOMB_X17_Y8_N10
\Selector333~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector333~2_combout\ = (regLoadSave_counter(2) & (((regLoadSave_counter(3))))) # (!regLoadSave_counter(2) & ((regLoadSave_counter(3) & ((\regs_generic[9][0]~q\))) # (!regLoadSave_counter(3) & (\regs_generic[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[1][0]~q\,
	datab => \regs_generic[9][0]~q\,
	datac => regLoadSave_counter(2),
	datad => regLoadSave_counter(3),
	combout => \Selector333~2_combout\);

-- Location: LCCOMB_X18_Y8_N6
\Selector333~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector333~3_combout\ = (regLoadSave_counter(2) & ((\Selector333~2_combout\ & ((\regs_generic[13][0]~q\))) # (!\Selector333~2_combout\ & (\regs_generic[5][0]~q\)))) # (!regLoadSave_counter(2) & (((\Selector333~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[5][0]~q\,
	datab => regLoadSave_counter(2),
	datac => \regs_generic[13][0]~q\,
	datad => \Selector333~2_combout\,
	combout => \Selector333~3_combout\);

-- Location: LCCOMB_X14_Y7_N28
\Selector333~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector333~6_combout\ = (regLoadSave_counter(1) & (regLoadSave_counter(0))) # (!regLoadSave_counter(1) & ((regLoadSave_counter(0) & ((\Selector333~3_combout\))) # (!regLoadSave_counter(0) & (\Selector333~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(1),
	datab => regLoadSave_counter(0),
	datac => \Selector333~5_combout\,
	datad => \Selector333~3_combout\,
	combout => \Selector333~6_combout\);

-- Location: LCCOMB_X18_Y8_N24
\Selector333~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector333~0_combout\ = (regLoadSave_counter(3) & (regLoadSave_counter(2))) # (!regLoadSave_counter(3) & ((regLoadSave_counter(2) & (\regs_generic[6][0]~q\)) # (!regLoadSave_counter(2) & ((\regs_generic[2][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(3),
	datab => regLoadSave_counter(2),
	datac => \regs_generic[6][0]~q\,
	datad => \regs_generic[2][0]~q\,
	combout => \Selector333~0_combout\);

-- Location: LCCOMB_X11_Y8_N24
\Selector333~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector333~1_combout\ = (\Selector333~0_combout\ & (((\regs_generic[14][0]~q\) # (!regLoadSave_counter(3))))) # (!\Selector333~0_combout\ & (\regs_generic[10][0]~q\ & (regLoadSave_counter(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[10][0]~q\,
	datab => \Selector333~0_combout\,
	datac => regLoadSave_counter(3),
	datad => \regs_generic[14][0]~q\,
	combout => \Selector333~1_combout\);

-- Location: LCCOMB_X17_Y8_N2
\Selector333~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector333~7_combout\ = (regLoadSave_counter(2) & (((regLoadSave_counter(3))))) # (!regLoadSave_counter(2) & ((regLoadSave_counter(3) & (\regs_generic[11][0]~q\)) # (!regLoadSave_counter(3) & ((\regs_generic[3][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[11][0]~q\,
	datab => \regs_generic[3][0]~q\,
	datac => regLoadSave_counter(2),
	datad => regLoadSave_counter(3),
	combout => \Selector333~7_combout\);

-- Location: LCCOMB_X16_Y8_N8
\Selector333~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector333~8_combout\ = (regLoadSave_counter(2) & ((\Selector333~7_combout\ & ((\regs_generic[15][0]~q\))) # (!\Selector333~7_combout\ & (\regs_generic[7][0]~q\)))) # (!regLoadSave_counter(2) & (((\Selector333~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[7][0]~q\,
	datab => regLoadSave_counter(2),
	datac => \regs_generic[15][0]~q\,
	datad => \Selector333~7_combout\,
	combout => \Selector333~8_combout\);

-- Location: LCCOMB_X14_Y7_N10
\Selector333~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector333~9_combout\ = (regLoadSave_counter(1) & ((\Selector333~6_combout\ & ((\Selector333~8_combout\))) # (!\Selector333~6_combout\ & (\Selector333~1_combout\)))) # (!regLoadSave_counter(1) & (\Selector333~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(1),
	datab => \Selector333~6_combout\,
	datac => \Selector333~1_combout\,
	datad => \Selector333~8_combout\,
	combout => \Selector333~9_combout\);

-- Location: LCCOMB_X13_Y17_N22
\Div1|auto_generated|divider|divider|StageOut[54]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[54]~1_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[54]~1_combout\);

-- Location: LCCOMB_X14_Y17_N28
\Div1|auto_generated|divider|divider|StageOut[54]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[54]~0_combout\ = (\Mux29~9_combout\ & \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux29~9_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[54]~0_combout\);

-- Location: LCCOMB_X14_Y17_N18
\Div1|auto_generated|divider|divider|StageOut[53]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[53]~2_combout\ = (\Mux30~9_combout\ & \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux30~9_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[53]~2_combout\);

-- Location: LCCOMB_X13_Y17_N24
\Div1|auto_generated|divider|divider|StageOut[53]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[53]~3_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[53]~3_combout\);

-- Location: LCCOMB_X14_Y17_N20
\Div1|auto_generated|divider|divider|StageOut[52]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[52]~4_combout\ = (\Mux31~9_combout\ & \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~9_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[52]~4_combout\);

-- Location: LCCOMB_X13_Y17_N18
\Div1|auto_generated|divider|divider|StageOut[52]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[52]~5_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[52]~5_combout\);

-- Location: LCCOMB_X14_Y17_N30
\Div1|auto_generated|divider|divider|StageOut[51]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[51]~6_combout\ = (\Mux32~9_combout\ & \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux32~9_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[51]~6_combout\);

-- Location: LCCOMB_X13_Y17_N20
\Div1|auto_generated|divider|divider|StageOut[51]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[51]~7_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[51]~7_combout\);

-- Location: LCCOMB_X13_Y17_N26
\Div1|auto_generated|divider|divider|StageOut[50]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[50]~9_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[50]~9_combout\);

-- Location: LCCOMB_X14_Y17_N24
\Div1|auto_generated|divider|divider|StageOut[50]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[50]~8_combout\ = (\Mux33~9_combout\ & \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux33~9_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[50]~8_combout\);

-- Location: LCCOMB_X13_Y17_N30
\Div1|auto_generated|divider|divider|StageOut[49]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[49]~11_combout\ = (\Mux34~9_combout\ & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[49]~11_combout\);

-- Location: LCCOMB_X13_Y17_N28
\Div1|auto_generated|divider|divider|StageOut[49]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[49]~10_combout\ = (\Mux34~9_combout\ & \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~9_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[49]~10_combout\);

-- Location: LCCOMB_X13_Y17_N0
\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[49]~11_combout\) # (\Div1|auto_generated|divider|divider|StageOut[49]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[49]~11_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[49]~10_combout\,
	datad => VCC,
	cout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout\);

-- Location: LCCOMB_X13_Y17_N2
\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[50]~9_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[50]~8_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[50]~9_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[50]~8_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout\);

-- Location: LCCOMB_X13_Y17_N4
\Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[51]~6_combout\) # ((\Div1|auto_generated|divider|divider|StageOut[51]~7_combout\) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[51]~6_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[51]~7_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout\);

-- Location: LCCOMB_X13_Y17_N6
\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout\ = CARRY(((!\Div1|auto_generated|divider|divider|StageOut[52]~4_combout\ & !\Div1|auto_generated|divider|divider|StageOut[52]~5_combout\)) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[52]~4_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[52]~5_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout\);

-- Location: LCCOMB_X13_Y17_N8
\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout\ & ((\Div1|auto_generated|divider|divider|StageOut[53]~2_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[53]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[53]~2_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[53]~3_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\);

-- Location: LCCOMB_X13_Y17_N10
\Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[54]~1_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[54]~0_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[54]~1_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[54]~0_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\);

-- Location: LCCOMB_X13_Y17_N12
\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X17_Y16_N6
\Div0|auto_generated|divider|divider|StageOut[33]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[33]~56_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[33]~56_combout\);

-- Location: LCCOMB_X17_Y16_N0
\Div0|auto_generated|divider|divider|StageOut[33]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[33]~71_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[27]~69_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[27]~69_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[33]~71_combout\);

-- Location: LCCOMB_X17_Y16_N8
\Div0|auto_generated|divider|divider|StageOut[32]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[32]~72_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[26]~70_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[26]~70_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[32]~72_combout\);

-- Location: LCCOMB_X17_Y16_N4
\Div0|auto_generated|divider|divider|StageOut[32]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[32]~57_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[32]~57_combout\);

-- Location: LCCOMB_X16_Y16_N26
\Div0|auto_generated|divider|divider|StageOut[31]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[31]~73_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[25]~74_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[25]~74_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[31]~73_combout\);

-- Location: LCCOMB_X17_Y16_N2
\Div0|auto_generated|divider|divider|StageOut[31]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[31]~58_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[31]~58_combout\);

-- Location: LCCOMB_X16_Y16_N4
\Mod1|auto_generated|divider|divider|StageOut[48]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[48]~61_combout\ = (\Mux35~9_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux35~9_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[48]~61_combout\);

-- Location: LCCOMB_X16_Y16_N10
\Mod1|auto_generated|divider|divider|StageOut[48]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[48]~60_combout\ = (\Mux35~9_combout\ & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux35~9_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[48]~60_combout\);

-- Location: LCCOMB_X16_Y16_N22
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[48]~61_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[48]~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|StageOut[48]~61_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[48]~60_combout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\);

-- Location: LCCOMB_X16_Y16_N14
\Div0|auto_generated|divider|divider|StageOut[30]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[30]~75_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Mux35~9_combout\))) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	datab => \Mux35~9_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[30]~75_combout\);

-- Location: LCCOMB_X16_Y16_N30
\Mod1|auto_generated|divider|divider|StageOut[57]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[57]~62_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[57]~62_combout\);

-- Location: LCCOMB_X16_Y16_N24
\Mod1|auto_generated|divider|divider|StageOut[57]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[57]~59_combout\ = (\Mux35~9_combout\ & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux35~9_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[57]~59_combout\);

-- Location: LCCOMB_X16_Y16_N20
\Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[57]~62_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[57]~59_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|StageOut[57]~62_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[57]~59_combout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\);

-- Location: LCCOMB_X16_Y16_N28
\Div0|auto_generated|divider|divider|StageOut[30]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[30]~59_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[30]~59_combout\);

-- Location: LCCOMB_X17_Y16_N10
\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[30]~75_combout\) # (\Div0|auto_generated|divider|divider|StageOut[30]~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[30]~75_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[30]~59_combout\,
	datad => VCC,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\);

-- Location: LCCOMB_X17_Y16_N12
\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[31]~73_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[31]~58_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[31]~73_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[31]~58_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\);

-- Location: LCCOMB_X17_Y16_N14
\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ & ((\Div0|auto_generated|divider|divider|StageOut[32]~72_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[32]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[32]~72_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[32]~57_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\);

-- Location: LCCOMB_X17_Y16_N16
\Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[33]~56_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[33]~71_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[33]~56_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[33]~71_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X17_Y16_N18
\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X14_Y15_N24
\Selector333~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector333~10_combout\ = (\ram_data[2]~1_combout\ & (!\ram_data[2]~0_combout\)) # (!\ram_data[2]~1_combout\ & ((\ram_data[2]~0_combout\ & (\Mux36~9_combout\)) # (!\ram_data[2]~0_combout\ & 
-- ((!\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001001110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_data[2]~1_combout\,
	datab => \ram_data[2]~0_combout\,
	datac => \Mux36~9_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Selector333~10_combout\);

-- Location: LCCOMB_X14_Y15_N8
\Selector333~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector333~11_combout\ = (\ram_data[2]~1_combout\ & ((\Selector333~10_combout\ & ((!\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))) # (!\Selector333~10_combout\ & (\Selector333~9_combout\)))) # (!\ram_data[2]~1_combout\ & 
-- (((\Selector333~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_data[2]~1_combout\,
	datab => \Selector333~9_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Selector333~10_combout\,
	combout => \Selector333~11_combout\);

-- Location: FF_X14_Y15_N9
\ram_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector333~11_combout\,
	ena => \ram_data[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ram_data(0));

-- Location: FF_X13_Y13_N27
\current_opcode[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \current_opcode[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => current_opcode(1));

-- Location: LCCOMB_X13_Y13_N4
\Equal35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal35~0_combout\ = (!current_opcode(7) & (\Equal29~0_combout\ & !current_opcode(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => current_opcode(7),
	datac => \Equal29~0_combout\,
	datad => current_opcode(2),
	combout => \Equal35~0_combout\);

-- Location: LCCOMB_X13_Y13_N10
\Equal35~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal35~1_combout\ = (!current_opcode(3) & (current_opcode(1) & (\Equal35~0_combout\ & !current_opcode(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(3),
	datab => current_opcode(1),
	datac => \Equal35~0_combout\,
	datad => current_opcode(4),
	combout => \Equal35~1_combout\);

-- Location: LCCOMB_X11_Y18_N18
\nextState~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \nextState~33_combout\ = (\Equal35~1_combout\ & ((\nextState~30_combout\) # ((\nextState.TState_BCD1~q\ & \Selector16~0_combout\)))) # (!\Equal35~1_combout\ & (((\nextState.TState_BCD1~q\ & \Selector16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal35~1_combout\,
	datab => \nextState~30_combout\,
	datac => \nextState.TState_BCD1~q\,
	datad => \Selector16~0_combout\,
	combout => \nextState~33_combout\);

-- Location: LCCOMB_X11_Y18_N26
\Selector28~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector28~2_combout\ = (\Selector28~0_combout\ & ((\nextState.TState_BCD1~q\) # ((\nextState~33_combout\ & \Selector28~1_combout\)))) # (!\Selector28~0_combout\ & (\nextState~33_combout\ & ((\Selector28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector28~0_combout\,
	datab => \nextState~33_combout\,
	datac => \nextState.TState_BCD1~q\,
	datad => \Selector28~1_combout\,
	combout => \Selector28~2_combout\);

-- Location: FF_X11_Y18_N27
\nextState.TState_BCD1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector28~2_combout\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nextState.TState_BCD1~q\);

-- Location: LCCOMB_X13_Y15_N28
\currentState.TState_BCD1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \currentState.TState_BCD1~feeder_combout\ = \nextState.TState_BCD1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nextState.TState_BCD1~q\,
	combout => \currentState.TState_BCD1~feeder_combout\);

-- Location: FF_X13_Y15_N29
\currentState.TState_BCD1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \currentState.TState_BCD1~feeder_combout\,
	ena => \nextState_delay[31]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \currentState.TState_BCD1~q\);

-- Location: LCCOMB_X11_Y19_N30
\Selector29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector29~0_combout\ = (\currentState.TState_BCD1~q\) # ((\nextState.TState_BCD2~q\ & \Selector17~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_BCD1~q\,
	datac => \nextState.TState_BCD2~q\,
	datad => \Selector17~3_combout\,
	combout => \Selector29~0_combout\);

-- Location: FF_X11_Y19_N31
\nextState.TState_BCD2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector29~0_combout\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nextState.TState_BCD2~q\);

-- Location: FF_X11_Y19_N23
\currentState.TState_BCD2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \nextState.TState_BCD2~q\,
	sload => VCC,
	ena => \nextState_delay[31]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \currentState.TState_BCD2~q\);

-- Location: LCCOMB_X17_Y13_N6
\Selector331~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector331~3_combout\ = (regLoadSave_counter(3) & ((regLoadSave_counter(2)) # ((\regs_generic[10][2]~q\)))) # (!regLoadSave_counter(3) & (!regLoadSave_counter(2) & (\regs_generic[2][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(3),
	datab => regLoadSave_counter(2),
	datac => \regs_generic[2][2]~q\,
	datad => \regs_generic[10][2]~q\,
	combout => \Selector331~3_combout\);

-- Location: LCCOMB_X17_Y13_N24
\Selector331~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector331~4_combout\ = (\Selector331~3_combout\ & (((\regs_generic[14][2]~q\)) # (!regLoadSave_counter(2)))) # (!\Selector331~3_combout\ & (regLoadSave_counter(2) & ((\regs_generic[6][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector331~3_combout\,
	datab => regLoadSave_counter(2),
	datac => \regs_generic[14][2]~q\,
	datad => \regs_generic[6][2]~q\,
	combout => \Selector331~4_combout\);

-- Location: LCCOMB_X17_Y13_N22
\Selector331~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector331~5_combout\ = (regLoadSave_counter(3) & ((regLoadSave_counter(2)) # ((\regs_generic[8][2]~q\)))) # (!regLoadSave_counter(3) & (!regLoadSave_counter(2) & (\regs_generic[0][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(3),
	datab => regLoadSave_counter(2),
	datac => \regs_generic[0][2]~q\,
	datad => \regs_generic[8][2]~q\,
	combout => \Selector331~5_combout\);

-- Location: LCCOMB_X17_Y14_N16
\Selector331~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector331~6_combout\ = (\Selector331~5_combout\ & (((\regs_generic[12][2]~q\) # (!regLoadSave_counter(2))))) # (!\Selector331~5_combout\ & (\regs_generic[4][2]~q\ & ((regLoadSave_counter(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[4][2]~q\,
	datab => \regs_generic[12][2]~q\,
	datac => \Selector331~5_combout\,
	datad => regLoadSave_counter(2),
	combout => \Selector331~6_combout\);

-- Location: LCCOMB_X17_Y14_N26
\Selector331~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector331~7_combout\ = (regLoadSave_counter(1) & ((\Selector331~4_combout\) # ((regLoadSave_counter(0))))) # (!regLoadSave_counter(1) & (((!regLoadSave_counter(0) & \Selector331~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => regLoadSave_counter(1),
	datab => \Selector331~4_combout\,
	datac => regLoadSave_counter(0),
	datad => \Selector331~6_combout\,
	combout => \Selector331~7_combout\);

-- Location: LCCOMB_X17_Y14_N12
\Selector331~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector331~8_combout\ = (regLoadSave_counter(2) & ((\regs_generic[7][2]~q\) # ((regLoadSave_counter(3))))) # (!regLoadSave_counter(2) & (((!regLoadSave_counter(3) & \regs_generic[3][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[7][2]~q\,
	datab => regLoadSave_counter(2),
	datac => regLoadSave_counter(3),
	datad => \regs_generic[3][2]~q\,
	combout => \Selector331~8_combout\);

-- Location: LCCOMB_X17_Y14_N22
\Selector331~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector331~9_combout\ = (\Selector331~8_combout\ & ((\regs_generic[15][2]~q\) # ((!regLoadSave_counter(3))))) # (!\Selector331~8_combout\ & (((regLoadSave_counter(3) & \regs_generic[11][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector331~8_combout\,
	datab => \regs_generic[15][2]~q\,
	datac => regLoadSave_counter(3),
	datad => \regs_generic[11][2]~q\,
	combout => \Selector331~9_combout\);

-- Location: LCCOMB_X17_Y14_N20
\Selector331~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector331~1_combout\ = (regLoadSave_counter(2) & (((regLoadSave_counter(3)) # (\regs_generic[5][2]~q\)))) # (!regLoadSave_counter(2) & (\regs_generic[1][2]~q\ & (!regLoadSave_counter(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[1][2]~q\,
	datab => regLoadSave_counter(2),
	datac => regLoadSave_counter(3),
	datad => \regs_generic[5][2]~q\,
	combout => \Selector331~1_combout\);

-- Location: LCCOMB_X17_Y14_N18
\Selector331~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector331~2_combout\ = (regLoadSave_counter(3) & ((\Selector331~1_combout\ & (\regs_generic[13][2]~q\)) # (!\Selector331~1_combout\ & ((\regs_generic[9][2]~q\))))) # (!regLoadSave_counter(3) & (((\Selector331~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs_generic[13][2]~q\,
	datab => \regs_generic[9][2]~q\,
	datac => regLoadSave_counter(3),
	datad => \Selector331~1_combout\,
	combout => \Selector331~2_combout\);

-- Location: LCCOMB_X17_Y14_N0
\Selector331~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector331~10_combout\ = (\Selector331~7_combout\ & (((\Selector331~9_combout\)) # (!regLoadSave_counter(0)))) # (!\Selector331~7_combout\ & (regLoadSave_counter(0) & ((\Selector331~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector331~7_combout\,
	datab => regLoadSave_counter(0),
	datac => \Selector331~9_combout\,
	datad => \Selector331~2_combout\,
	combout => \Selector331~10_combout\);

-- Location: LCCOMB_X13_Y12_N20
\Mod0|auto_generated|divider|divider|StageOut[58]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[58]~87_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (((\Mod0|auto_generated|divider|divider|StageOut[49]~84_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[49]~85_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[49]~84_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[49]~85_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[58]~87_combout\);

-- Location: LCCOMB_X14_Y15_N16
\Selector331~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector331~0_combout\ = (\ram_data[2]~1_combout\ & (!\ram_data[2]~0_combout\)) # (!\ram_data[2]~1_combout\ & ((\ram_data[2]~0_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[58]~87_combout\)) # (!\ram_data[2]~0_combout\ & 
-- ((!\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001001110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_data[2]~1_combout\,
	datab => \ram_data[2]~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[58]~87_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Selector331~0_combout\);

-- Location: LCCOMB_X14_Y15_N4
\Selector331~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector331~11_combout\ = (\Selector331~0_combout\ & (!\currentState.TState_BCD2~q\ & ((!\ram_data[2]~4_combout\)))) # (!\Selector331~0_combout\ & (\Selector331~10_combout\ & ((\currentState.TState_BCD2~q\) # (\ram_data[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_BCD2~q\,
	datab => \Selector331~10_combout\,
	datac => \ram_data[2]~4_combout\,
	datad => \Selector331~0_combout\,
	combout => \Selector331~11_combout\);

-- Location: FF_X14_Y15_N5
\ram_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector331~11_combout\,
	ena => \ram_data[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ram_data(2));

-- Location: FF_X13_Y13_N15
\current_opcode[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \current_opcode[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => current_opcode(3));

-- Location: LCCOMB_X13_Y13_N30
\Equal37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal37~0_combout\ = (current_opcode(3) & (!current_opcode(1) & current_opcode(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(3),
	datab => current_opcode(1),
	datad => current_opcode(4),
	combout => \Equal37~0_combout\);

-- Location: LCCOMB_X12_Y13_N0
\reg_i[11]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_i[11]~17_combout\ = (!\Equal36~0_combout\ & ((!\Equal35~0_combout\) # (!\Equal37~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal37~0_combout\,
	datac => \Equal36~0_combout\,
	datad => \Equal35~0_combout\,
	combout => \reg_i[11]~17_combout\);

-- Location: LCCOMB_X12_Y14_N6
\Selector22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector22~0_combout\ = (\reg_i[11]~17_combout\ & (\reg_i~16_combout\ & ((\nextState~21_combout\) # (!\Equal38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nextState~21_combout\,
	datab => \reg_i[11]~17_combout\,
	datac => \reg_i~16_combout\,
	datad => \Equal38~0_combout\,
	combout => \Selector22~0_combout\);

-- Location: LCCOMB_X11_Y17_N0
\Selector16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector16~0_combout\ = (current_opcode(12) & (((current_opcode(14) & !\nextState~23_combout\)))) # (!current_opcode(12) & ((\Selector22~0_combout\) # ((!current_opcode(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001111100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector22~0_combout\,
	datab => current_opcode(12),
	datac => current_opcode(14),
	datad => \nextState~23_combout\,
	combout => \Selector16~0_combout\);

-- Location: LCCOMB_X11_Y18_N6
\Selector17~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector17~3_combout\ = (\Selector16~0_combout\ & ((\Selector28~1_combout\) # ((!\LessThan5~8_combout\ & \currentState.TState_Cls~q\)))) # (!\Selector16~0_combout\ & (!\LessThan5~8_combout\ & (\currentState.TState_Cls~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector16~0_combout\,
	datab => \LessThan5~8_combout\,
	datac => \currentState.TState_Cls~q\,
	datad => \Selector28~1_combout\,
	combout => \Selector17~3_combout\);

-- Location: LCCOMB_X11_Y20_N2
\Selector17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector17~2_combout\ = (\currentState.TState_Fetch_StoreSecondByte~q\) # ((\Selector17~3_combout\ & \nextState.TState_Fetch_ParseAndInitOpcode~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Selector17~3_combout\,
	datac => \nextState.TState_Fetch_ParseAndInitOpcode~q\,
	datad => \currentState.TState_Fetch_StoreSecondByte~q\,
	combout => \Selector17~2_combout\);

-- Location: FF_X11_Y20_N3
\nextState.TState_Fetch_ParseAndInitOpcode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector17~2_combout\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nextState.TState_Fetch_ParseAndInitOpcode~q\);

-- Location: FF_X11_Y20_N5
\currentState.TState_Fetch_ParseAndInitOpcode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \nextState.TState_Fetch_ParseAndInitOpcode~q\,
	sload => VCC,
	ena => \nextState_delay[31]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \currentState.TState_Fetch_ParseAndInitOpcode~q\);

-- Location: LCCOMB_X12_Y18_N20
\Selector18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector18~1_combout\ = ((!\Equal2~5_combout\ & (\Selector18~0_combout\ & \nextState.TState_Cls~q\))) # (!\Equal1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal2~5_combout\,
	datab => \Equal1~2_combout\,
	datac => \Selector18~0_combout\,
	datad => \nextState.TState_Cls~q\,
	combout => \Selector18~1_combout\);

-- Location: LCCOMB_X12_Y18_N24
\Selector18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector18~2_combout\ = (\currentState.TState_Fetch_ParseAndInitOpcode~q\ & ((\Selector18~1_combout\) # ((\Selector28~0_combout\ & \nextState.TState_Cls~q\)))) # (!\currentState.TState_Fetch_ParseAndInitOpcode~q\ & (\Selector28~0_combout\ & 
-- (\nextState.TState_Cls~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	datab => \Selector28~0_combout\,
	datac => \nextState.TState_Cls~q\,
	datad => \Selector18~1_combout\,
	combout => \Selector18~2_combout\);

-- Location: FF_X12_Y18_N25
\nextState.TState_Cls\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector18~2_combout\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nextState.TState_Cls~q\);

-- Location: FF_X11_Y18_N9
\currentState.TState_Cls\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \nextState.TState_Cls~q\,
	sload => VCC,
	ena => \nextState_delay[31]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \currentState.TState_Cls~q\);

-- Location: LCCOMB_X10_Y17_N14
\Selector28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector28~0_combout\ = (\currentState.TState_Cls~q\ & !\LessThan5~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \currentState.TState_Cls~q\,
	datad => \LessThan5~8_combout\,
	combout => \Selector28~0_combout\);

-- Location: LCCOMB_X11_Y18_N30
\Selector26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector26~0_combout\ = (\Selector28~0_combout\ & ((\nextState.TState_SaveReg_PrepareAddress~q\) # ((\currentState.TState_SaveReg_Store~q\ & \LessThan15~12_combout\)))) # (!\Selector28~0_combout\ & (((\currentState.TState_SaveReg_Store~q\ & 
-- \LessThan15~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector28~0_combout\,
	datab => \nextState.TState_SaveReg_PrepareAddress~q\,
	datac => \currentState.TState_SaveReg_Store~q\,
	datad => \LessThan15~12_combout\,
	combout => \Selector26~0_combout\);

-- Location: LCCOMB_X12_Y15_N10
\Equal34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal34~0_combout\ = (!current_opcode(4) & (\Equal33~0_combout\ & (current_opcode(6) & !current_opcode(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(4),
	datab => \Equal33~0_combout\,
	datac => current_opcode(6),
	datad => current_opcode(5),
	combout => \Equal34~0_combout\);

-- Location: LCCOMB_X11_Y18_N4
\nextState~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \nextState~32_combout\ = (\Selector16~0_combout\ & ((\nextState.TState_SaveReg_PrepareAddress~q\) # ((\nextState~30_combout\ & \Equal34~0_combout\)))) # (!\Selector16~0_combout\ & (\nextState~30_combout\ & (\Equal34~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector16~0_combout\,
	datab => \nextState~30_combout\,
	datac => \Equal34~0_combout\,
	datad => \nextState.TState_SaveReg_PrepareAddress~q\,
	combout => \nextState~32_combout\);

-- Location: LCCOMB_X11_Y18_N20
\Selector26~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector26~1_combout\ = (\Selector26~0_combout\) # ((\nextState~32_combout\ & \Selector28~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector26~0_combout\,
	datac => \nextState~32_combout\,
	datad => \Selector28~1_combout\,
	combout => \Selector26~1_combout\);

-- Location: FF_X11_Y18_N21
\nextState.TState_SaveReg_PrepareAddress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector26~1_combout\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nextState.TState_SaveReg_PrepareAddress~q\);

-- Location: FF_X11_Y19_N11
\currentState.TState_SaveReg_PrepareAddress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \nextState.TState_SaveReg_PrepareAddress~q\,
	sload => VCC,
	ena => \nextState_delay[31]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \currentState.TState_SaveReg_PrepareAddress~q\);

-- Location: LCCOMB_X11_Y19_N6
\Selector1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector1~1_combout\ = (\ram_write~q\ & ((\currentState.TState_Fetch_ParseAndInitOpcode~q\) # ((\currentState.TState_Fetch_Begin~q\ & !\currentState.TState_SaveReg_Store~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_Fetch_Begin~q\,
	datab => \ram_write~q\,
	datac => \currentState.TState_SaveReg_Store~q\,
	datad => \currentState.TState_Fetch_ParseAndInitOpcode~q\,
	combout => \Selector1~1_combout\);

-- Location: LCCOMB_X11_Y19_N2
\Selector1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector1~2_combout\ = (\currentState.TState_SaveReg_PrepareAddress~q\) # ((\Selector1~0_combout\) # ((\Selector1~1_combout\) # (!\ram_data[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \currentState.TState_SaveReg_PrepareAddress~q\,
	datab => \Selector1~0_combout\,
	datac => \Selector1~1_combout\,
	datad => \ram_data[2]~0_combout\,
	combout => \Selector1~2_combout\);

-- Location: FF_X11_Y19_N3
ram_write : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \Selector1~2_combout\,
	ena => \logic~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_write~q\);

-- Location: FF_X13_Y13_N3
\current_opcode[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	asdata => \e_ram|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \current_opcode[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => current_opcode(7));

-- Location: LCCOMB_X12_Y12_N0
\Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux13~0_combout\ = (current_opcode(4) & ((current_opcode(5)) # (current_opcode(7) $ (current_opcode(6))))) # (!current_opcode(4) & ((current_opcode(7)) # (current_opcode(5) $ (current_opcode(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(7),
	datab => current_opcode(5),
	datac => current_opcode(4),
	datad => current_opcode(6),
	combout => \Mux13~0_combout\);

-- Location: LCCOMB_X11_Y16_N4
\Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux6~0_combout\ = (current_opcode(0) & ((current_opcode(3)) # (current_opcode(1) $ (current_opcode(2))))) # (!current_opcode(0) & ((current_opcode(1)) # (current_opcode(2) $ (current_opcode(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(1),
	datab => current_opcode(2),
	datac => current_opcode(3),
	datad => current_opcode(0),
	combout => \Mux6~0_combout\);

-- Location: LCCOMB_X11_Y16_N16
\e_disp4x7seg|digitSelect[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_disp4x7seg|digitSelect[1]~0_combout\ = \e_disp4x7seg|digitSelect\(1) $ (\e_disp4x7seg|digitSelect\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \e_disp4x7seg|digitSelect\(1),
	datad => \e_disp4x7seg|digitSelect\(0),
	combout => \e_disp4x7seg|digitSelect[1]~0_combout\);

-- Location: FF_X11_Y16_N17
\e_disp4x7seg|digitSelect[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \e_disp4x7seg|e_clockDivider|clock~clkctrl_outclk\,
	d => \e_disp4x7seg|digitSelect[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \e_disp4x7seg|digitSelect\(1));

-- Location: LCCOMB_X11_Y16_N6
\e_disp4x7seg|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_disp4x7seg|Mux6~0_combout\ = (\e_disp4x7seg|digitSelect\(0) & ((\Mux13~0_combout\) # ((\e_disp4x7seg|digitSelect\(1))))) # (!\e_disp4x7seg|digitSelect\(0) & (((\Mux6~0_combout\ & !\e_disp4x7seg|digitSelect\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_disp4x7seg|digitSelect\(0),
	datab => \Mux13~0_combout\,
	datac => \Mux6~0_combout\,
	datad => \e_disp4x7seg|digitSelect\(1),
	combout => \e_disp4x7seg|Mux6~0_combout\);

-- Location: LCCOMB_X12_Y13_N20
\Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux20~0_combout\ = (current_opcode(8) & ((current_opcode(11)) # (current_opcode(9) $ (!current_opcode(10))))) # (!current_opcode(8) & ((current_opcode(10) $ (current_opcode(11))) # (!current_opcode(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(9),
	datab => current_opcode(10),
	datac => current_opcode(8),
	datad => current_opcode(11),
	combout => \Mux20~0_combout\);

-- Location: LCCOMB_X11_Y15_N0
\Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux27~0_combout\ = (current_opcode(12) & ((current_opcode(15) $ (current_opcode(14))) # (!current_opcode(13)))) # (!current_opcode(12) & ((current_opcode(15)) # (current_opcode(14) $ (!current_opcode(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(15),
	datab => current_opcode(14),
	datac => current_opcode(12),
	datad => current_opcode(13),
	combout => \Mux27~0_combout\);

-- Location: LCCOMB_X11_Y16_N28
\e_disp4x7seg|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_disp4x7seg|Mux6~1_combout\ = (\e_disp4x7seg|Mux6~0_combout\ & (((\Mux27~0_combout\)) # (!\e_disp4x7seg|digitSelect\(1)))) # (!\e_disp4x7seg|Mux6~0_combout\ & (\e_disp4x7seg|digitSelect\(1) & (\Mux20~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_disp4x7seg|Mux6~0_combout\,
	datab => \e_disp4x7seg|digitSelect\(1),
	datac => \Mux20~0_combout\,
	datad => \Mux27~0_combout\,
	combout => \e_disp4x7seg|Mux6~1_combout\);

-- Location: LCCOMB_X12_Y12_N2
\Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux12~0_combout\ = (current_opcode(5) & (!current_opcode(7) & ((!current_opcode(6)) # (!current_opcode(4))))) # (!current_opcode(5) & (!current_opcode(4) & (current_opcode(7) $ (!current_opcode(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011001000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(7),
	datab => current_opcode(5),
	datac => current_opcode(4),
	datad => current_opcode(6),
	combout => \Mux12~0_combout\);

-- Location: LCCOMB_X12_Y12_N4
\Mux26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux26~0_combout\ = (current_opcode(14) & (!current_opcode(12) & (current_opcode(15) $ (!current_opcode(13))))) # (!current_opcode(14) & (!current_opcode(15) & ((!current_opcode(13)) # (!current_opcode(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(14),
	datab => current_opcode(15),
	datac => current_opcode(12),
	datad => current_opcode(13),
	combout => \Mux26~0_combout\);

-- Location: LCCOMB_X12_Y15_N0
\Mux19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux19~0_combout\ = (current_opcode(8) & (current_opcode(11) $ (((!current_opcode(9)) # (!current_opcode(10)))))) # (!current_opcode(8) & (!current_opcode(11) & (!current_opcode(10) & !current_opcode(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(8),
	datab => current_opcode(11),
	datac => current_opcode(10),
	datad => current_opcode(9),
	combout => \Mux19~0_combout\);

-- Location: LCCOMB_X12_Y15_N18
\Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~0_combout\ = (current_opcode(0) & (current_opcode(3) $ (((current_opcode(1)) # (!current_opcode(2)))))) # (!current_opcode(0) & (!current_opcode(3) & (!current_opcode(2) & current_opcode(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(3),
	datab => current_opcode(0),
	datac => current_opcode(2),
	datad => current_opcode(1),
	combout => \Mux5~0_combout\);

-- Location: LCCOMB_X12_Y15_N28
\e_disp4x7seg|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_disp4x7seg|Mux5~0_combout\ = (\e_disp4x7seg|digitSelect\(0) & (((\e_disp4x7seg|digitSelect\(1))))) # (!\e_disp4x7seg|digitSelect\(0) & ((\e_disp4x7seg|digitSelect\(1) & (!\Mux19~0_combout\)) # (!\e_disp4x7seg|digitSelect\(1) & ((!\Mux5~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux19~0_combout\,
	datab => \e_disp4x7seg|digitSelect\(0),
	datac => \e_disp4x7seg|digitSelect\(1),
	datad => \Mux5~0_combout\,
	combout => \e_disp4x7seg|Mux5~0_combout\);

-- Location: LCCOMB_X12_Y12_N14
\e_disp4x7seg|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_disp4x7seg|Mux5~1_combout\ = (\e_disp4x7seg|digitSelect\(0) & ((\e_disp4x7seg|Mux5~0_combout\ & ((!\Mux26~0_combout\))) # (!\e_disp4x7seg|Mux5~0_combout\ & (!\Mux12~0_combout\)))) # (!\e_disp4x7seg|digitSelect\(0) & (((\e_disp4x7seg|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_disp4x7seg|digitSelect\(0),
	datab => \Mux12~0_combout\,
	datac => \Mux26~0_combout\,
	datad => \e_disp4x7seg|Mux5~0_combout\,
	combout => \e_disp4x7seg|Mux5~1_combout\);

-- Location: LCCOMB_X11_Y15_N26
\Mux25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux25~0_combout\ = (current_opcode(13) & ((current_opcode(14) & (!current_opcode(15))) # (!current_opcode(14) & ((!current_opcode(12)))))) # (!current_opcode(13) & (!current_opcode(15) & ((!current_opcode(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(15),
	datab => current_opcode(14),
	datac => current_opcode(12),
	datad => current_opcode(13),
	combout => \Mux25~0_combout\);

-- Location: LCCOMB_X12_Y13_N22
\Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux18~0_combout\ = (current_opcode(9) & ((current_opcode(10) & ((!current_opcode(11)))) # (!current_opcode(10) & (current_opcode(8))))) # (!current_opcode(9) & (((current_opcode(8) & !current_opcode(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(9),
	datab => current_opcode(10),
	datac => current_opcode(8),
	datad => current_opcode(11),
	combout => \Mux18~0_combout\);

-- Location: LCCOMB_X12_Y15_N12
\Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~0_combout\ = (current_opcode(1) & (!current_opcode(3) & (current_opcode(0)))) # (!current_opcode(1) & ((current_opcode(2) & (!current_opcode(3))) # (!current_opcode(2) & ((current_opcode(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(3),
	datab => current_opcode(0),
	datac => current_opcode(2),
	datad => current_opcode(1),
	combout => \Mux4~0_combout\);

-- Location: LCCOMB_X12_Y15_N30
\Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux11~0_combout\ = (current_opcode(5) & (!current_opcode(4) & (!current_opcode(7)))) # (!current_opcode(5) & ((current_opcode(6) & ((!current_opcode(7)))) # (!current_opcode(6) & (!current_opcode(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(4),
	datab => current_opcode(7),
	datac => current_opcode(6),
	datad => current_opcode(5),
	combout => \Mux11~0_combout\);

-- Location: LCCOMB_X12_Y15_N6
\e_disp4x7seg|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_disp4x7seg|Mux4~0_combout\ = (\e_disp4x7seg|digitSelect\(1) & (((\e_disp4x7seg|digitSelect\(0))))) # (!\e_disp4x7seg|digitSelect\(1) & ((\e_disp4x7seg|digitSelect\(0) & ((!\Mux11~0_combout\))) # (!\e_disp4x7seg|digitSelect\(0) & (!\Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux4~0_combout\,
	datab => \e_disp4x7seg|digitSelect\(1),
	datac => \Mux11~0_combout\,
	datad => \e_disp4x7seg|digitSelect\(0),
	combout => \e_disp4x7seg|Mux4~0_combout\);

-- Location: LCCOMB_X12_Y15_N4
\e_disp4x7seg|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_disp4x7seg|Mux4~1_combout\ = (\e_disp4x7seg|digitSelect\(1) & ((\e_disp4x7seg|Mux4~0_combout\ & (!\Mux25~0_combout\)) # (!\e_disp4x7seg|Mux4~0_combout\ & ((!\Mux18~0_combout\))))) # (!\e_disp4x7seg|digitSelect\(1) & (((\e_disp4x7seg|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux25~0_combout\,
	datab => \Mux18~0_combout\,
	datac => \e_disp4x7seg|digitSelect\(1),
	datad => \e_disp4x7seg|Mux4~0_combout\,
	combout => \e_disp4x7seg|Mux4~1_combout\);

-- Location: LCCOMB_X12_Y12_N30
\Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux24~0_combout\ = (current_opcode(13) & (!current_opcode(15) & (current_opcode(14) $ (!current_opcode(12))))) # (!current_opcode(13) & ((current_opcode(14) & ((!current_opcode(12)))) # (!current_opcode(14) & (current_opcode(15) & current_opcode(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(14),
	datab => current_opcode(15),
	datac => current_opcode(12),
	datad => current_opcode(13),
	combout => \Mux24~0_combout\);

-- Location: LCCOMB_X12_Y15_N26
\Mux17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux17~0_combout\ = (current_opcode(9) & (!current_opcode(11) & (current_opcode(8) $ (current_opcode(10))))) # (!current_opcode(9) & ((current_opcode(8) & ((current_opcode(10)))) # (!current_opcode(8) & (current_opcode(11) & !current_opcode(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(8),
	datab => current_opcode(11),
	datac => current_opcode(10),
	datad => current_opcode(9),
	combout => \Mux17~0_combout\);

-- Location: LCCOMB_X12_Y15_N24
\Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux3~0_combout\ = (current_opcode(1) & ((current_opcode(0) & ((current_opcode(2)))) # (!current_opcode(0) & (current_opcode(3) & !current_opcode(2))))) # (!current_opcode(1) & (!current_opcode(3) & (current_opcode(0) $ (current_opcode(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(3),
	datab => current_opcode(0),
	datac => current_opcode(2),
	datad => current_opcode(1),
	combout => \Mux3~0_combout\);

-- Location: LCCOMB_X12_Y15_N22
\e_disp4x7seg|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_disp4x7seg|Mux3~0_combout\ = (\e_disp4x7seg|digitSelect\(0) & (((\e_disp4x7seg|digitSelect\(1))))) # (!\e_disp4x7seg|digitSelect\(0) & ((\e_disp4x7seg|digitSelect\(1) & (!\Mux17~0_combout\)) # (!\e_disp4x7seg|digitSelect\(1) & ((!\Mux3~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux17~0_combout\,
	datab => \e_disp4x7seg|digitSelect\(0),
	datac => \e_disp4x7seg|digitSelect\(1),
	datad => \Mux3~0_combout\,
	combout => \e_disp4x7seg|Mux3~0_combout\);

-- Location: LCCOMB_X12_Y12_N8
\Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux10~0_combout\ = (current_opcode(5) & ((current_opcode(4) & (current_opcode(7) & !current_opcode(6))) # (!current_opcode(4) & ((current_opcode(6)))))) # (!current_opcode(5) & (!current_opcode(7) & (current_opcode(4) $ (!current_opcode(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(7),
	datab => current_opcode(5),
	datac => current_opcode(4),
	datad => current_opcode(6),
	combout => \Mux10~0_combout\);

-- Location: LCCOMB_X12_Y12_N24
\e_disp4x7seg|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_disp4x7seg|Mux3~1_combout\ = (\e_disp4x7seg|Mux3~0_combout\ & (((!\e_disp4x7seg|digitSelect\(0))) # (!\Mux24~0_combout\))) # (!\e_disp4x7seg|Mux3~0_combout\ & (((!\Mux10~0_combout\ & \e_disp4x7seg|digitSelect\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux24~0_combout\,
	datab => \e_disp4x7seg|Mux3~0_combout\,
	datac => \Mux10~0_combout\,
	datad => \e_disp4x7seg|digitSelect\(0),
	combout => \e_disp4x7seg|Mux3~1_combout\);

-- Location: LCCOMB_X12_Y13_N24
\Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux16~0_combout\ = (current_opcode(10) & (current_opcode(11) & ((!current_opcode(8)) # (!current_opcode(9))))) # (!current_opcode(10) & (!current_opcode(9) & (!current_opcode(8) & !current_opcode(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(9),
	datab => current_opcode(10),
	datac => current_opcode(8),
	datad => current_opcode(11),
	combout => \Mux16~0_combout\);

-- Location: LCCOMB_X11_Y15_N4
\Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux23~0_combout\ = (current_opcode(15) & (current_opcode(14) & ((current_opcode(12)) # (!current_opcode(13))))) # (!current_opcode(15) & (!current_opcode(14) & (current_opcode(12) & !current_opcode(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(15),
	datab => current_opcode(14),
	datac => current_opcode(12),
	datad => current_opcode(13),
	combout => \Mux23~0_combout\);

-- Location: LCCOMB_X12_Y15_N20
\Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux9~0_combout\ = (current_opcode(7) & (current_opcode(6) & ((current_opcode(4)) # (current_opcode(5))))) # (!current_opcode(7) & (current_opcode(4) & (!current_opcode(6) & current_opcode(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(4),
	datab => current_opcode(7),
	datac => current_opcode(6),
	datad => current_opcode(5),
	combout => \Mux9~0_combout\);

-- Location: LCCOMB_X12_Y15_N2
\Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux2~0_combout\ = (current_opcode(3) & (current_opcode(2) & ((current_opcode(1)) # (!current_opcode(0))))) # (!current_opcode(3) & (!current_opcode(0) & (!current_opcode(2) & current_opcode(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(3),
	datab => current_opcode(0),
	datac => current_opcode(2),
	datad => current_opcode(1),
	combout => \Mux2~0_combout\);

-- Location: LCCOMB_X12_Y15_N16
\e_disp4x7seg|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_disp4x7seg|Mux2~0_combout\ = (\e_disp4x7seg|digitSelect\(1) & (((\e_disp4x7seg|digitSelect\(0))))) # (!\e_disp4x7seg|digitSelect\(1) & ((\e_disp4x7seg|digitSelect\(0) & (!\Mux9~0_combout\)) # (!\e_disp4x7seg|digitSelect\(0) & ((!\Mux2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux9~0_combout\,
	datab => \Mux2~0_combout\,
	datac => \e_disp4x7seg|digitSelect\(1),
	datad => \e_disp4x7seg|digitSelect\(0),
	combout => \e_disp4x7seg|Mux2~0_combout\);

-- Location: LCCOMB_X12_Y15_N14
\e_disp4x7seg|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_disp4x7seg|Mux2~1_combout\ = (\e_disp4x7seg|digitSelect\(1) & ((\e_disp4x7seg|Mux2~0_combout\ & ((!\Mux23~0_combout\))) # (!\e_disp4x7seg|Mux2~0_combout\ & (!\Mux16~0_combout\)))) # (!\e_disp4x7seg|digitSelect\(1) & (((\e_disp4x7seg|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux16~0_combout\,
	datab => \e_disp4x7seg|digitSelect\(1),
	datac => \Mux23~0_combout\,
	datad => \e_disp4x7seg|Mux2~0_combout\,
	combout => \e_disp4x7seg|Mux2~1_combout\);

-- Location: LCCOMB_X12_Y12_N6
\Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux8~0_combout\ = (current_opcode(7) & ((current_opcode(4) & ((current_opcode(6)))) # (!current_opcode(4) & (current_opcode(5))))) # (!current_opcode(7) & (current_opcode(6) & (current_opcode(5) $ (!current_opcode(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(7),
	datab => current_opcode(5),
	datac => current_opcode(4),
	datad => current_opcode(6),
	combout => \Mux8~0_combout\);

-- Location: LCCOMB_X11_Y16_N18
\Mux22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux22~0_combout\ = (current_opcode(15) & ((current_opcode(12) & (current_opcode(14))) # (!current_opcode(12) & ((!current_opcode(13)))))) # (!current_opcode(15) & (current_opcode(14) & (current_opcode(12) $ (current_opcode(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(12),
	datab => current_opcode(14),
	datac => current_opcode(15),
	datad => current_opcode(13),
	combout => \Mux22~0_combout\);

-- Location: LCCOMB_X11_Y16_N30
\Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux1~0_combout\ = (current_opcode(1) & ((current_opcode(0) & ((current_opcode(3)))) # (!current_opcode(0) & (current_opcode(2))))) # (!current_opcode(1) & (current_opcode(2) & (current_opcode(3) $ (current_opcode(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(1),
	datab => current_opcode(2),
	datac => current_opcode(3),
	datad => current_opcode(0),
	combout => \Mux1~0_combout\);

-- Location: LCCOMB_X14_Y14_N0
\Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux15~0_combout\ = (current_opcode(9) & (current_opcode(10) & (current_opcode(8) $ (current_opcode(11))))) # (!current_opcode(9) & ((current_opcode(8) & ((current_opcode(11)))) # (!current_opcode(8) & (current_opcode(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(8),
	datab => current_opcode(9),
	datac => current_opcode(10),
	datad => current_opcode(11),
	combout => \Mux15~0_combout\);

-- Location: LCCOMB_X11_Y16_N24
\e_disp4x7seg|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_disp4x7seg|Mux1~0_combout\ = (\e_disp4x7seg|digitSelect\(0) & (\e_disp4x7seg|digitSelect\(1))) # (!\e_disp4x7seg|digitSelect\(0) & ((\e_disp4x7seg|digitSelect\(1) & ((!\Mux15~0_combout\))) # (!\e_disp4x7seg|digitSelect\(1) & (!\Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_disp4x7seg|digitSelect\(0),
	datab => \e_disp4x7seg|digitSelect\(1),
	datac => \Mux1~0_combout\,
	datad => \Mux15~0_combout\,
	combout => \e_disp4x7seg|Mux1~0_combout\);

-- Location: LCCOMB_X11_Y16_N12
\e_disp4x7seg|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_disp4x7seg|Mux1~1_combout\ = (\e_disp4x7seg|Mux1~0_combout\ & (((!\e_disp4x7seg|digitSelect\(0)) # (!\Mux22~0_combout\)))) # (!\e_disp4x7seg|Mux1~0_combout\ & (!\Mux8~0_combout\ & ((\e_disp4x7seg|digitSelect\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux8~0_combout\,
	datab => \Mux22~0_combout\,
	datac => \e_disp4x7seg|Mux1~0_combout\,
	datad => \e_disp4x7seg|digitSelect\(0),
	combout => \e_disp4x7seg|Mux1~1_combout\);

-- Location: LCCOMB_X11_Y15_N14
\Mux21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux21~0_combout\ = (current_opcode(15) & (!current_opcode(12) & (current_opcode(14) $ (!current_opcode(13))))) # (!current_opcode(15) & (current_opcode(13) & (current_opcode(14) $ (!current_opcode(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(15),
	datab => current_opcode(14),
	datac => current_opcode(12),
	datad => current_opcode(13),
	combout => \Mux21~0_combout\);

-- Location: LCCOMB_X12_Y13_N2
\Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux14~0_combout\ = (current_opcode(10) & (current_opcode(9) & (current_opcode(8) $ (!current_opcode(11))))) # (!current_opcode(10) & (current_opcode(8) & (current_opcode(9) $ (current_opcode(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(9),
	datab => current_opcode(10),
	datac => current_opcode(8),
	datad => current_opcode(11),
	combout => \Mux14~0_combout\);

-- Location: LCCOMB_X11_Y16_N26
\Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux0~0_combout\ = (current_opcode(2) & (!current_opcode(1) & (current_opcode(3) $ (!current_opcode(0))))) # (!current_opcode(2) & (current_opcode(0) & (current_opcode(1) $ (!current_opcode(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(1),
	datab => current_opcode(2),
	datac => current_opcode(3),
	datad => current_opcode(0),
	combout => \Mux0~0_combout\);

-- Location: LCCOMB_X13_Y13_N2
\Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux7~0_combout\ = (current_opcode(7) & (!current_opcode(4) & (current_opcode(5) $ (current_opcode(6))))) # (!current_opcode(7) & (!current_opcode(5) & (current_opcode(4) $ (!current_opcode(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_opcode(5),
	datab => current_opcode(4),
	datac => current_opcode(7),
	datad => current_opcode(6),
	combout => \Mux7~0_combout\);

-- Location: LCCOMB_X11_Y16_N20
\e_disp4x7seg|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_disp4x7seg|Mux0~0_combout\ = (\e_disp4x7seg|digitSelect\(0) & ((\e_disp4x7seg|digitSelect\(1)) # ((!\Mux7~0_combout\)))) # (!\e_disp4x7seg|digitSelect\(0) & (!\e_disp4x7seg|digitSelect\(1) & (!\Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_disp4x7seg|digitSelect\(0),
	datab => \e_disp4x7seg|digitSelect\(1),
	datac => \Mux0~0_combout\,
	datad => \Mux7~0_combout\,
	combout => \e_disp4x7seg|Mux0~0_combout\);

-- Location: LCCOMB_X11_Y16_N22
\e_disp4x7seg|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_disp4x7seg|Mux0~1_combout\ = (\e_disp4x7seg|digitSelect\(1) & ((\e_disp4x7seg|Mux0~0_combout\ & (!\Mux21~0_combout\)) # (!\e_disp4x7seg|Mux0~0_combout\ & ((!\Mux14~0_combout\))))) # (!\e_disp4x7seg|digitSelect\(1) & (((\e_disp4x7seg|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux21~0_combout\,
	datab => \e_disp4x7seg|digitSelect\(1),
	datac => \Mux14~0_combout\,
	datad => \e_disp4x7seg|Mux0~0_combout\,
	combout => \e_disp4x7seg|Mux0~1_combout\);

-- Location: LCCOMB_X11_Y16_N8
\e_disp4x7seg|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_disp4x7seg|Mux11~0_combout\ = (\e_disp4x7seg|digitSelect\(0)) # (\e_disp4x7seg|digitSelect\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_disp4x7seg|digitSelect\(0),
	datad => \e_disp4x7seg|digitSelect\(1),
	combout => \e_disp4x7seg|Mux11~0_combout\);

-- Location: LCCOMB_X11_Y16_N14
\e_disp4x7seg|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_disp4x7seg|Mux9~0_combout\ = (\e_disp4x7seg|digitSelect\(0) & !\e_disp4x7seg|digitSelect\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_disp4x7seg|digitSelect\(0),
	datad => \e_disp4x7seg|digitSelect\(1),
	combout => \e_disp4x7seg|Mux9~0_combout\);

-- Location: LCCOMB_X11_Y16_N0
\e_disp4x7seg|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_disp4x7seg|Mux9~1_combout\ = (!\e_disp4x7seg|digitSelect\(0) & \e_disp4x7seg|digitSelect\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_disp4x7seg|digitSelect\(0),
	datad => \e_disp4x7seg|digitSelect\(1),
	combout => \e_disp4x7seg|Mux9~1_combout\);

-- Location: LCCOMB_X11_Y16_N2
\e_disp4x7seg|Mux9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_disp4x7seg|Mux9~2_combout\ = (\e_disp4x7seg|digitSelect\(0) & \e_disp4x7seg|digitSelect\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_disp4x7seg|digitSelect\(0),
	datad => \e_disp4x7seg|digitSelect\(1),
	combout => \e_disp4x7seg|Mux9~2_combout\);

-- Location: LCCOMB_X30_Y10_N0
\e_vgaController|out_vgaHSync~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_vgaController|out_vgaHSync~0_combout\ = (\e_vgaController|hCounter\(7) & (\e_vgaController|hCounter\(9) & !\e_vgaController|hCounter\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vgaController|hCounter\(7),
	datac => \e_vgaController|hCounter\(9),
	datad => \e_vgaController|hCounter\(8),
	combout => \e_vgaController|out_vgaHSync~0_combout\);

-- Location: LCCOMB_X31_Y10_N20
\e_vgaController|out_vgaHSync~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_vgaController|out_vgaHSync~1_combout\ = ((\e_vgaController|hCounter\(4) & (\e_vgaController|hCounter\(6) & \e_vgaController|hCounter\(5))) # (!\e_vgaController|hCounter\(4) & (!\e_vgaController|hCounter\(6) & !\e_vgaController|hCounter\(5)))) # 
-- (!\e_vgaController|out_vgaHSync~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vgaController|hCounter\(4),
	datab => \e_vgaController|hCounter\(6),
	datac => \e_vgaController|out_vgaHSync~0_combout\,
	datad => \e_vgaController|hCounter\(5),
	combout => \e_vgaController|out_vgaHSync~1_combout\);

-- Location: LCCOMB_X31_Y12_N22
\e_vgaController|out_vgaVSync~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_vgaController|out_vgaVSync~0_combout\ = (\e_vgaController|vCounter\(9)) # ((\e_vgaController|vCounter\(2) & ((\e_vgaController|vCounter\(0)) # (\e_vgaController|vCounter\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vgaController|vCounter\(0),
	datab => \e_vgaController|vCounter\(9),
	datac => \e_vgaController|vCounter\(2),
	datad => \e_vgaController|vCounter\(1),
	combout => \e_vgaController|out_vgaVSync~0_combout\);

-- Location: LCCOMB_X31_Y12_N12
\e_vgaController|LessThan5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_vgaController|LessThan5~0_combout\ = (\e_vgaController|vCounter\(8) & (\e_vgaController|vCounter\(6) & (\e_vgaController|vCounter\(5) & \e_vgaController|vCounter\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vgaController|vCounter\(8),
	datab => \e_vgaController|vCounter\(6),
	datac => \e_vgaController|vCounter\(5),
	datad => \e_vgaController|vCounter\(7),
	combout => \e_vgaController|LessThan5~0_combout\);

-- Location: LCCOMB_X31_Y12_N4
\e_vgaController|out_vgaVSync~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_vgaController|out_vgaVSync~1_combout\ = (\e_vgaController|LessThan2~0_combout\) # ((\e_vgaController|vCounter\(4)) # ((\e_vgaController|out_vgaVSync~0_combout\) # (!\e_vgaController|LessThan5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vgaController|LessThan2~0_combout\,
	datab => \e_vgaController|vCounter\(4),
	datac => \e_vgaController|out_vgaVSync~0_combout\,
	datad => \e_vgaController|LessThan5~0_combout\,
	combout => \e_vgaController|out_vgaVSync~1_combout\);

-- Location: LCCOMB_X31_Y12_N28
\e_vgaController|out_isDisplaying~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_vgaController|out_isDisplaying~0_combout\ = (!\e_vgaController|vCounter\(9) & (((!\e_vgaController|hCounter\(8) & !\e_vgaController|hCounter\(7))) # (!\e_vgaController|hCounter\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vgaController|vCounter\(9),
	datab => \e_vgaController|hCounter\(8),
	datac => \e_vgaController|hCounter\(9),
	datad => \e_vgaController|hCounter\(7),
	combout => \e_vgaController|out_isDisplaying~0_combout\);

-- Location: LCCOMB_X31_Y12_N2
\display~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display~0_combout\ = (\e_vgaController|vCounter\(9)) # ((\e_vgaController|hCounter\(9)) # (\e_vgaController|vCounter\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vgaController|vCounter\(9),
	datac => \e_vgaController|hCounter\(9),
	datad => \e_vgaController|vCounter\(8),
	combout => \display~0_combout\);

-- Location: FF_X31_Y12_N3
\vga_outColor[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \display~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vga_outColor(0));

-- Location: LCCOMB_X31_Y12_N18
\e_vgaController|out_vgaRGB[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_vgaController|out_vgaRGB[0]~0_combout\ = (!\e_vgaController|LessThan5~0_combout\ & (\e_vgaController|out_isDisplaying~0_combout\ & vga_outColor(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vgaController|LessThan5~0_combout\,
	datab => \e_vgaController|out_isDisplaying~0_combout\,
	datad => vga_outColor(0),
	combout => \e_vgaController|out_vgaRGB[0]~0_combout\);

-- Location: LCCOMB_X29_Y10_N24
\Mux61~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~0_combout\ = (\e_vgaController|hCounter\(3) & (((\e_vram|altsyncram_component|auto_generated|q_b\(37)) # (\e_vgaController|hCounter\(4))))) # (!\e_vgaController|hCounter\(3) & (\e_vram|altsyncram_component|auto_generated|q_b\(36) & 
-- ((!\e_vgaController|hCounter\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_b\(36),
	datab => \e_vram|altsyncram_component|auto_generated|q_b\(37),
	datac => \e_vgaController|hCounter\(3),
	datad => \e_vgaController|hCounter\(4),
	combout => \Mux61~0_combout\);

-- Location: LCCOMB_X29_Y10_N22
\Mux61~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~1_combout\ = (\e_vgaController|hCounter\(4) & ((\Mux61~0_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_b\(39)))) # (!\Mux61~0_combout\ & (\e_vram|altsyncram_component|auto_generated|q_b\(38))))) # (!\e_vgaController|hCounter\(4) & 
-- (((\Mux61~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_b\(38),
	datab => \e_vgaController|hCounter\(4),
	datac => \e_vram|altsyncram_component|auto_generated|q_b\(39),
	datad => \Mux61~0_combout\,
	combout => \Mux61~1_combout\);

-- Location: LCCOMB_X29_Y10_N2
\Mux61~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~7_combout\ = (\e_vgaController|hCounter\(3) & ((\e_vram|altsyncram_component|auto_generated|q_b\(45)) # ((\e_vgaController|hCounter\(4))))) # (!\e_vgaController|hCounter\(3) & (((\e_vram|altsyncram_component|auto_generated|q_b\(44) & 
-- !\e_vgaController|hCounter\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_b\(45),
	datab => \e_vram|altsyncram_component|auto_generated|q_b\(44),
	datac => \e_vgaController|hCounter\(3),
	datad => \e_vgaController|hCounter\(4),
	combout => \Mux61~7_combout\);

-- Location: LCCOMB_X29_Y10_N8
\Mux61~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~8_combout\ = (\e_vgaController|hCounter\(4) & ((\Mux61~7_combout\ & (\e_vram|altsyncram_component|auto_generated|q_b\(47))) # (!\Mux61~7_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_b\(46)))))) # (!\e_vgaController|hCounter\(4) & 
-- (((\Mux61~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_b\(47),
	datab => \e_vgaController|hCounter\(4),
	datac => \e_vram|altsyncram_component|auto_generated|q_b\(46),
	datad => \Mux61~7_combout\,
	combout => \Mux61~8_combout\);

-- Location: LCCOMB_X29_Y10_N20
\Mux61~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~2_combout\ = (\e_vgaController|hCounter\(3) & (((\e_vgaController|hCounter\(4))))) # (!\e_vgaController|hCounter\(3) & ((\e_vgaController|hCounter\(4) & ((\e_vram|altsyncram_component|auto_generated|q_b\(42)))) # (!\e_vgaController|hCounter\(4) & 
-- (\e_vram|altsyncram_component|auto_generated|q_b\(40)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_b\(40),
	datab => \e_vram|altsyncram_component|auto_generated|q_b\(42),
	datac => \e_vgaController|hCounter\(3),
	datad => \e_vgaController|hCounter\(4),
	combout => \Mux61~2_combout\);

-- Location: LCCOMB_X29_Y10_N26
\Mux61~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~3_combout\ = (\e_vgaController|hCounter\(3) & ((\Mux61~2_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_b\(43)))) # (!\Mux61~2_combout\ & (\e_vram|altsyncram_component|auto_generated|q_b\(41))))) # (!\e_vgaController|hCounter\(3) & 
-- (((\Mux61~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_b\(41),
	datab => \e_vgaController|hCounter\(3),
	datac => \e_vram|altsyncram_component|auto_generated|q_b\(43),
	datad => \Mux61~2_combout\,
	combout => \Mux61~3_combout\);

-- Location: LCCOMB_X29_Y10_N16
\Mux61~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~4_combout\ = (\e_vgaController|hCounter\(3) & (((\e_vgaController|hCounter\(4))))) # (!\e_vgaController|hCounter\(3) & ((\e_vgaController|hCounter\(4) & ((\e_vram|altsyncram_component|auto_generated|q_b\(34)))) # (!\e_vgaController|hCounter\(4) & 
-- (\e_vram|altsyncram_component|auto_generated|q_b\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_b\(32),
	datab => \e_vram|altsyncram_component|auto_generated|q_b\(34),
	datac => \e_vgaController|hCounter\(3),
	datad => \e_vgaController|hCounter\(4),
	combout => \Mux61~4_combout\);

-- Location: LCCOMB_X29_Y10_N18
\Mux61~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~5_combout\ = (\e_vgaController|hCounter\(3) & ((\Mux61~4_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_b\(35)))) # (!\Mux61~4_combout\ & (\e_vram|altsyncram_component|auto_generated|q_b\(33))))) # (!\e_vgaController|hCounter\(3) & 
-- (((\Mux61~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_b\(33),
	datab => \e_vram|altsyncram_component|auto_generated|q_b\(35),
	datac => \e_vgaController|hCounter\(3),
	datad => \Mux61~4_combout\,
	combout => \Mux61~5_combout\);

-- Location: LCCOMB_X29_Y10_N28
\Mux61~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~6_combout\ = (\e_vgaController|hCounter\(6) & ((\e_vgaController|hCounter\(5)) # ((\Mux61~3_combout\)))) # (!\e_vgaController|hCounter\(6) & (!\e_vgaController|hCounter\(5) & ((\Mux61~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vgaController|hCounter\(6),
	datab => \e_vgaController|hCounter\(5),
	datac => \Mux61~3_combout\,
	datad => \Mux61~5_combout\,
	combout => \Mux61~6_combout\);

-- Location: LCCOMB_X29_Y10_N6
\Mux61~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~9_combout\ = (\e_vgaController|hCounter\(5) & ((\Mux61~6_combout\ & ((\Mux61~8_combout\))) # (!\Mux61~6_combout\ & (\Mux61~1_combout\)))) # (!\e_vgaController|hCounter\(5) & (((\Mux61~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux61~1_combout\,
	datab => \e_vgaController|hCounter\(5),
	datac => \Mux61~8_combout\,
	datad => \Mux61~6_combout\,
	combout => \Mux61~9_combout\);

-- Location: LCCOMB_X32_Y10_N12
\Mux61~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~38_combout\ = (\e_vgaController|hCounter\(6) & ((\e_vram|altsyncram_component|auto_generated|q_b\(59)) # ((\e_vgaController|hCounter\(5))))) # (!\e_vgaController|hCounter\(6) & (((!\e_vgaController|hCounter\(5) & 
-- \e_vram|altsyncram_component|auto_generated|q_b\(51)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_b\(59),
	datab => \e_vgaController|hCounter\(6),
	datac => \e_vgaController|hCounter\(5),
	datad => \e_vram|altsyncram_component|auto_generated|q_b\(51),
	combout => \Mux61~38_combout\);

-- Location: LCCOMB_X32_Y10_N14
\Mux61~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~39_combout\ = (\e_vgaController|hCounter\(5) & ((\Mux61~38_combout\ & (\e_vram|altsyncram_component|auto_generated|q_b\(63))) # (!\Mux61~38_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_b\(55)))))) # (!\e_vgaController|hCounter\(5) & 
-- (((\Mux61~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_b\(63),
	datab => \e_vram|altsyncram_component|auto_generated|q_b\(55),
	datac => \e_vgaController|hCounter\(5),
	datad => \Mux61~38_combout\,
	combout => \Mux61~39_combout\);

-- Location: LCCOMB_X30_Y10_N4
\Mux61~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~31_combout\ = (\e_vgaController|hCounter\(5) & (((\e_vgaController|hCounter\(6))))) # (!\e_vgaController|hCounter\(5) & ((\e_vgaController|hCounter\(6) & (\e_vram|altsyncram_component|auto_generated|q_b\(57))) # (!\e_vgaController|hCounter\(6) & 
-- ((\e_vram|altsyncram_component|auto_generated|q_b\(49))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_b\(57),
	datab => \e_vgaController|hCounter\(5),
	datac => \e_vgaController|hCounter\(6),
	datad => \e_vram|altsyncram_component|auto_generated|q_b\(49),
	combout => \Mux61~31_combout\);

-- Location: LCCOMB_X30_Y10_N30
\Mux61~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~32_combout\ = (\e_vgaController|hCounter\(5) & ((\Mux61~31_combout\ & (\e_vram|altsyncram_component|auto_generated|q_b\(61))) # (!\Mux61~31_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_b\(53)))))) # (!\e_vgaController|hCounter\(5) & 
-- (((\Mux61~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_b\(61),
	datab => \e_vgaController|hCounter\(5),
	datac => \Mux61~31_combout\,
	datad => \e_vram|altsyncram_component|auto_generated|q_b\(53),
	combout => \Mux61~32_combout\);

-- Location: LCCOMB_X31_Y10_N22
\Mux61~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~35_combout\ = (\e_vgaController|hCounter\(6) & (((\e_vgaController|hCounter\(5))))) # (!\e_vgaController|hCounter\(6) & ((\e_vgaController|hCounter\(5) & ((\e_vram|altsyncram_component|auto_generated|q_b\(52)))) # (!\e_vgaController|hCounter\(5) & 
-- (\e_vram|altsyncram_component|auto_generated|q_b\(48)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_b\(48),
	datab => \e_vgaController|hCounter\(6),
	datac => \e_vram|altsyncram_component|auto_generated|q_b\(52),
	datad => \e_vgaController|hCounter\(5),
	combout => \Mux61~35_combout\);

-- Location: LCCOMB_X31_Y10_N8
\Mux61~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~36_combout\ = (\e_vgaController|hCounter\(6) & ((\Mux61~35_combout\ & (\e_vram|altsyncram_component|auto_generated|q_b\(60))) # (!\Mux61~35_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_b\(56)))))) # (!\e_vgaController|hCounter\(6) & 
-- (((\Mux61~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_b\(60),
	datab => \e_vgaController|hCounter\(6),
	datac => \Mux61~35_combout\,
	datad => \e_vram|altsyncram_component|auto_generated|q_b\(56),
	combout => \Mux61~36_combout\);

-- Location: LCCOMB_X31_Y10_N18
\Mux61~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~33_combout\ = (\e_vgaController|hCounter\(6) & (((\e_vgaController|hCounter\(5))))) # (!\e_vgaController|hCounter\(6) & ((\e_vgaController|hCounter\(5) & ((\e_vram|altsyncram_component|auto_generated|q_b\(54)))) # (!\e_vgaController|hCounter\(5) & 
-- (\e_vram|altsyncram_component|auto_generated|q_b\(50)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_b\(50),
	datab => \e_vgaController|hCounter\(6),
	datac => \e_vram|altsyncram_component|auto_generated|q_b\(54),
	datad => \e_vgaController|hCounter\(5),
	combout => \Mux61~33_combout\);

-- Location: LCCOMB_X31_Y10_N12
\Mux61~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~34_combout\ = (\e_vgaController|hCounter\(6) & ((\Mux61~33_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_b\(62)))) # (!\Mux61~33_combout\ & (\e_vram|altsyncram_component|auto_generated|q_b\(58))))) # (!\e_vgaController|hCounter\(6) & 
-- (((\Mux61~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_b\(58),
	datab => \e_vgaController|hCounter\(6),
	datac => \e_vram|altsyncram_component|auto_generated|q_b\(62),
	datad => \Mux61~33_combout\,
	combout => \Mux61~34_combout\);

-- Location: LCCOMB_X31_Y10_N14
\Mux61~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~37_combout\ = (\e_vgaController|hCounter\(3) & (\e_vgaController|hCounter\(4))) # (!\e_vgaController|hCounter\(3) & ((\e_vgaController|hCounter\(4) & ((\Mux61~34_combout\))) # (!\e_vgaController|hCounter\(4) & (\Mux61~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vgaController|hCounter\(3),
	datab => \e_vgaController|hCounter\(4),
	datac => \Mux61~36_combout\,
	datad => \Mux61~34_combout\,
	combout => \Mux61~37_combout\);

-- Location: LCCOMB_X32_Y10_N8
\Mux61~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~40_combout\ = (\e_vgaController|hCounter\(3) & ((\Mux61~37_combout\ & (\Mux61~39_combout\)) # (!\Mux61~37_combout\ & ((\Mux61~32_combout\))))) # (!\e_vgaController|hCounter\(3) & (((\Mux61~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vgaController|hCounter\(3),
	datab => \Mux61~39_combout\,
	datac => \Mux61~32_combout\,
	datad => \Mux61~37_combout\,
	combout => \Mux61~40_combout\);

-- Location: LCCOMB_X31_Y10_N30
\Mux61~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~10_combout\ = (\e_vgaController|hCounter\(5) & (((\e_vgaController|hCounter\(6))))) # (!\e_vgaController|hCounter\(5) & ((\e_vgaController|hCounter\(6) & (\e_vram|altsyncram_component|auto_generated|q_b\(26))) # (!\e_vgaController|hCounter\(6) & 
-- ((\e_vram|altsyncram_component|auto_generated|q_b\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_b\(26),
	datab => \e_vgaController|hCounter\(5),
	datac => \e_vram|altsyncram_component|auto_generated|q_b\(18),
	datad => \e_vgaController|hCounter\(6),
	combout => \Mux61~10_combout\);

-- Location: LCCOMB_X31_Y10_N28
\Mux61~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~11_combout\ = (\e_vgaController|hCounter\(5) & ((\Mux61~10_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_b\(30)))) # (!\Mux61~10_combout\ & (\e_vram|altsyncram_component|auto_generated|q_b\(22))))) # (!\e_vgaController|hCounter\(5) & 
-- (((\Mux61~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_b\(22),
	datab => \e_vgaController|hCounter\(5),
	datac => \Mux61~10_combout\,
	datad => \e_vram|altsyncram_component|auto_generated|q_b\(30),
	combout => \Mux61~11_combout\);

-- Location: LCCOMB_X31_Y10_N0
\Mux61~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~17_combout\ = (\e_vgaController|hCounter\(6) & (((\e_vgaController|hCounter\(5))))) # (!\e_vgaController|hCounter\(6) & ((\e_vgaController|hCounter\(5) & ((\e_vram|altsyncram_component|auto_generated|q_b\(23)))) # (!\e_vgaController|hCounter\(5) & 
-- (\e_vram|altsyncram_component|auto_generated|q_b\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_b\(19),
	datab => \e_vgaController|hCounter\(6),
	datac => \e_vram|altsyncram_component|auto_generated|q_b\(23),
	datad => \e_vgaController|hCounter\(5),
	combout => \Mux61~17_combout\);

-- Location: LCCOMB_X31_Y10_N26
\Mux61~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~18_combout\ = (\e_vgaController|hCounter\(6) & ((\Mux61~17_combout\ & (\e_vram|altsyncram_component|auto_generated|q_b\(31))) # (!\Mux61~17_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_b\(27)))))) # (!\e_vgaController|hCounter\(6) & 
-- (((\Mux61~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_b\(31),
	datab => \e_vgaController|hCounter\(6),
	datac => \e_vram|altsyncram_component|auto_generated|q_b\(27),
	datad => \Mux61~17_combout\,
	combout => \Mux61~18_combout\);

-- Location: LCCOMB_X31_Y10_N10
\Mux61~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~12_combout\ = (\e_vgaController|hCounter\(5) & ((\e_vram|altsyncram_component|auto_generated|q_b\(21)) # ((\e_vgaController|hCounter\(6))))) # (!\e_vgaController|hCounter\(5) & (((\e_vram|altsyncram_component|auto_generated|q_b\(17) & 
-- !\e_vgaController|hCounter\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_b\(21),
	datab => \e_vgaController|hCounter\(5),
	datac => \e_vram|altsyncram_component|auto_generated|q_b\(17),
	datad => \e_vgaController|hCounter\(6),
	combout => \Mux61~12_combout\);

-- Location: LCCOMB_X31_Y10_N4
\Mux61~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~13_combout\ = (\e_vgaController|hCounter\(6) & ((\Mux61~12_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_b\(29)))) # (!\Mux61~12_combout\ & (\e_vram|altsyncram_component|auto_generated|q_b\(25))))) # (!\e_vgaController|hCounter\(6) & 
-- (((\Mux61~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_b\(25),
	datab => \e_vgaController|hCounter\(6),
	datac => \e_vram|altsyncram_component|auto_generated|q_b\(29),
	datad => \Mux61~12_combout\,
	combout => \Mux61~13_combout\);

-- Location: LCCOMB_X31_Y10_N6
\Mux61~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~14_combout\ = (\e_vgaController|hCounter\(5) & (((\e_vgaController|hCounter\(6))))) # (!\e_vgaController|hCounter\(5) & ((\e_vgaController|hCounter\(6) & ((\e_vram|altsyncram_component|auto_generated|q_b\(24)))) # (!\e_vgaController|hCounter\(6) & 
-- (\e_vram|altsyncram_component|auto_generated|q_b\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_b\(16),
	datab => \e_vgaController|hCounter\(5),
	datac => \e_vram|altsyncram_component|auto_generated|q_b\(24),
	datad => \e_vgaController|hCounter\(6),
	combout => \Mux61~14_combout\);

-- Location: LCCOMB_X31_Y10_N24
\Mux61~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~15_combout\ = (\e_vgaController|hCounter\(5) & ((\Mux61~14_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_b\(28)))) # (!\Mux61~14_combout\ & (\e_vram|altsyncram_component|auto_generated|q_b\(20))))) # (!\e_vgaController|hCounter\(5) & 
-- (((\Mux61~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_b\(20),
	datab => \e_vgaController|hCounter\(5),
	datac => \e_vram|altsyncram_component|auto_generated|q_b\(28),
	datad => \Mux61~14_combout\,
	combout => \Mux61~15_combout\);

-- Location: LCCOMB_X31_Y10_N2
\Mux61~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~16_combout\ = (\e_vgaController|hCounter\(3) & ((\e_vgaController|hCounter\(4)) # ((\Mux61~13_combout\)))) # (!\e_vgaController|hCounter\(3) & (!\e_vgaController|hCounter\(4) & ((\Mux61~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vgaController|hCounter\(3),
	datab => \e_vgaController|hCounter\(4),
	datac => \Mux61~13_combout\,
	datad => \Mux61~15_combout\,
	combout => \Mux61~16_combout\);

-- Location: LCCOMB_X31_Y10_N16
\Mux61~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~19_combout\ = (\e_vgaController|hCounter\(4) & ((\Mux61~16_combout\ & ((\Mux61~18_combout\))) # (!\Mux61~16_combout\ & (\Mux61~11_combout\)))) # (!\e_vgaController|hCounter\(4) & (((\Mux61~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vgaController|hCounter\(4),
	datab => \Mux61~11_combout\,
	datac => \Mux61~18_combout\,
	datad => \Mux61~16_combout\,
	combout => \Mux61~19_combout\);

-- Location: LCCOMB_X32_Y10_N30
\Mux61~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~20_combout\ = (\e_vgaController|hCounter\(4) & (((\e_vgaController|hCounter\(3))))) # (!\e_vgaController|hCounter\(4) & ((\e_vgaController|hCounter\(3) & (\e_vram|altsyncram_component|auto_generated|q_b\(9))) # (!\e_vgaController|hCounter\(3) & 
-- ((\e_vram|altsyncram_component|auto_generated|q_b\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_b\(9),
	datab => \e_vram|altsyncram_component|auto_generated|q_b\(8),
	datac => \e_vgaController|hCounter\(4),
	datad => \e_vgaController|hCounter\(3),
	combout => \Mux61~20_combout\);

-- Location: LCCOMB_X32_Y10_N28
\Mux61~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~21_combout\ = (\e_vgaController|hCounter\(4) & ((\Mux61~20_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_b\(11)))) # (!\Mux61~20_combout\ & (\e_vram|altsyncram_component|auto_generated|q_b\(10))))) # (!\e_vgaController|hCounter\(4) & 
-- (((\Mux61~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vgaController|hCounter\(4),
	datab => \e_vram|altsyncram_component|auto_generated|q_b\(10),
	datac => \Mux61~20_combout\,
	datad => \e_vram|altsyncram_component|auto_generated|q_b\(11),
	combout => \Mux61~21_combout\);

-- Location: LCCOMB_X32_Y10_N0
\Mux61~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~27_combout\ = (\e_vgaController|hCounter\(4) & ((\e_vram|altsyncram_component|auto_generated|q_b\(14)) # ((\e_vgaController|hCounter\(3))))) # (!\e_vgaController|hCounter\(4) & (((\e_vram|altsyncram_component|auto_generated|q_b\(12) & 
-- !\e_vgaController|hCounter\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_b\(14),
	datab => \e_vram|altsyncram_component|auto_generated|q_b\(12),
	datac => \e_vgaController|hCounter\(4),
	datad => \e_vgaController|hCounter\(3),
	combout => \Mux61~27_combout\);

-- Location: LCCOMB_X32_Y10_N26
\Mux61~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~28_combout\ = (\e_vgaController|hCounter\(3) & ((\Mux61~27_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_b\(15)))) # (!\Mux61~27_combout\ & (\e_vram|altsyncram_component|auto_generated|q_b\(13))))) # (!\e_vgaController|hCounter\(3) & 
-- (((\Mux61~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vgaController|hCounter\(3),
	datab => \e_vram|altsyncram_component|auto_generated|q_b\(13),
	datac => \e_vram|altsyncram_component|auto_generated|q_b\(15),
	datad => \Mux61~27_combout\,
	combout => \Mux61~28_combout\);

-- Location: LCCOMB_X32_Y10_N22
\Mux61~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~22_combout\ = (\e_vgaController|hCounter\(4) & ((\e_vram|altsyncram_component|auto_generated|q_b\(6)) # ((\e_vgaController|hCounter\(3))))) # (!\e_vgaController|hCounter\(4) & (((\e_vram|altsyncram_component|auto_generated|q_b\(4) & 
-- !\e_vgaController|hCounter\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_b\(6),
	datab => \e_vram|altsyncram_component|auto_generated|q_b\(4),
	datac => \e_vgaController|hCounter\(4),
	datad => \e_vgaController|hCounter\(3),
	combout => \Mux61~22_combout\);

-- Location: LCCOMB_X32_Y10_N4
\Mux61~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~23_combout\ = (\e_vgaController|hCounter\(3) & ((\Mux61~22_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_b\(7)))) # (!\Mux61~22_combout\ & (\e_vram|altsyncram_component|auto_generated|q_b\(5))))) # (!\e_vgaController|hCounter\(3) & 
-- (((\Mux61~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vgaController|hCounter\(3),
	datab => \e_vram|altsyncram_component|auto_generated|q_b\(5),
	datac => \Mux61~22_combout\,
	datad => \e_vram|altsyncram_component|auto_generated|q_b\(7),
	combout => \Mux61~23_combout\);

-- Location: LCCOMB_X32_Y10_N10
\Mux61~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~24_combout\ = (\e_vgaController|hCounter\(4) & ((\e_vram|altsyncram_component|auto_generated|q_b\(2)) # ((\e_vgaController|hCounter\(3))))) # (!\e_vgaController|hCounter\(4) & (((\e_vram|altsyncram_component|auto_generated|q_b\(0) & 
-- !\e_vgaController|hCounter\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vram|altsyncram_component|auto_generated|q_b\(2),
	datab => \e_vram|altsyncram_component|auto_generated|q_b\(0),
	datac => \e_vgaController|hCounter\(4),
	datad => \e_vgaController|hCounter\(3),
	combout => \Mux61~24_combout\);

-- Location: LCCOMB_X32_Y10_N24
\Mux61~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~25_combout\ = (\e_vgaController|hCounter\(3) & ((\Mux61~24_combout\ & ((\e_vram|altsyncram_component|auto_generated|q_b\(3)))) # (!\Mux61~24_combout\ & (\e_vram|altsyncram_component|auto_generated|q_b\(1))))) # (!\e_vgaController|hCounter\(3) & 
-- (((\Mux61~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vgaController|hCounter\(3),
	datab => \e_vram|altsyncram_component|auto_generated|q_b\(1),
	datac => \e_vram|altsyncram_component|auto_generated|q_b\(3),
	datad => \Mux61~24_combout\,
	combout => \Mux61~25_combout\);

-- Location: LCCOMB_X32_Y10_N18
\Mux61~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~26_combout\ = (\e_vgaController|hCounter\(5) & ((\e_vgaController|hCounter\(6)) # ((\Mux61~23_combout\)))) # (!\e_vgaController|hCounter\(5) & (!\e_vgaController|hCounter\(6) & ((\Mux61~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vgaController|hCounter\(5),
	datab => \e_vgaController|hCounter\(6),
	datac => \Mux61~23_combout\,
	datad => \Mux61~25_combout\,
	combout => \Mux61~26_combout\);

-- Location: LCCOMB_X32_Y10_N20
\Mux61~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~29_combout\ = (\e_vgaController|hCounter\(6) & ((\Mux61~26_combout\ & ((\Mux61~28_combout\))) # (!\Mux61~26_combout\ & (\Mux61~21_combout\)))) # (!\e_vgaController|hCounter\(6) & (((\Mux61~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vgaController|hCounter\(6),
	datab => \Mux61~21_combout\,
	datac => \Mux61~28_combout\,
	datad => \Mux61~26_combout\,
	combout => \Mux61~29_combout\);

-- Location: LCCOMB_X32_Y10_N2
\Mux61~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~30_combout\ = (\e_vgaController|hCounter\(7) & ((\e_vgaController|hCounter\(8)) # ((\Mux61~19_combout\)))) # (!\e_vgaController|hCounter\(7) & (!\e_vgaController|hCounter\(8) & ((\Mux61~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vgaController|hCounter\(7),
	datab => \e_vgaController|hCounter\(8),
	datac => \Mux61~19_combout\,
	datad => \Mux61~29_combout\,
	combout => \Mux61~30_combout\);

-- Location: LCCOMB_X32_Y10_N6
\Mux61~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~41_combout\ = (\e_vgaController|hCounter\(8) & ((\Mux61~30_combout\ & ((\Mux61~40_combout\))) # (!\Mux61~30_combout\ & (\Mux61~9_combout\)))) # (!\e_vgaController|hCounter\(8) & (((\Mux61~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vgaController|hCounter\(8),
	datab => \Mux61~9_combout\,
	datac => \Mux61~40_combout\,
	datad => \Mux61~30_combout\,
	combout => \Mux61~41_combout\);

-- Location: LCCOMB_X32_Y10_N16
\vga_outColor~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \vga_outColor~0_combout\ = (!\e_vgaController|vCounter\(9) & (!\e_vgaController|hCounter\(9) & (!\e_vgaController|vCounter\(8) & \Mux61~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vgaController|vCounter\(9),
	datab => \e_vgaController|hCounter\(9),
	datac => \e_vgaController|vCounter\(8),
	datad => \Mux61~41_combout\,
	combout => \vga_outColor~0_combout\);

-- Location: FF_X32_Y10_N17
\vga_outColor[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \in_clk_50mhz~inputclkctrl_outclk\,
	d => \vga_outColor~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => vga_outColor(2));

-- Location: LCCOMB_X31_Y12_N16
\e_vgaController|out_vgaRGB[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \e_vgaController|out_vgaRGB[2]~1_combout\ = (!\e_vgaController|LessThan5~0_combout\ & (\e_vgaController|out_isDisplaying~0_combout\ & vga_outColor(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \e_vgaController|LessThan5~0_combout\,
	datab => \e_vgaController|out_isDisplaying~0_combout\,
	datad => vga_outColor(2),
	combout => \e_vgaController|out_vgaRGB[2]~1_combout\);

ww_out_buzzer <= \out_buzzer~output_o\;

ww_out_leds(0) <= \out_leds[0]~output_o\;

ww_out_leds(1) <= \out_leds[1]~output_o\;

ww_out_leds(2) <= \out_leds[2]~output_o\;

ww_out_leds(3) <= \out_leds[3]~output_o\;

ww_out_7seg(0) <= \out_7seg[0]~output_o\;

ww_out_7seg(1) <= \out_7seg[1]~output_o\;

ww_out_7seg(2) <= \out_7seg[2]~output_o\;

ww_out_7seg(3) <= \out_7seg[3]~output_o\;

ww_out_7seg(4) <= \out_7seg[4]~output_o\;

ww_out_7seg(5) <= \out_7seg[5]~output_o\;

ww_out_7seg(6) <= \out_7seg[6]~output_o\;

ww_out_7seg(7) <= \out_7seg[7]~output_o\;

ww_out_7segDigitSelect(0) <= \out_7segDigitSelect[0]~output_o\;

ww_out_7segDigitSelect(1) <= \out_7segDigitSelect[1]~output_o\;

ww_out_7segDigitSelect(2) <= \out_7segDigitSelect[2]~output_o\;

ww_out_7segDigitSelect(3) <= \out_7segDigitSelect[3]~output_o\;

ww_out_vgaHSync <= \out_vgaHSync~output_o\;

ww_out_vgaVSync <= \out_vgaVSync~output_o\;

ww_out_vgaRGB(0) <= \out_vgaRGB[0]~output_o\;

ww_out_vgaRGB(1) <= \out_vgaRGB[1]~output_o\;

ww_out_vgaRGB(2) <= \out_vgaRGB[2]~output_o\;
END structure;


