

================================================================
== Vitis HLS Report for 'conv1_Pipeline_KR_KC2'
================================================================
* Date:           Wed Nov  1 16:45:17 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      445|      445|  4.450 us|  4.450 us|  445|  445|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- KR_KC   |      443|      443|        20|         12|         12|    36|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    3|       -|      -|    -|
|Expression       |        -|    -|       0|    300|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     78|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    343|    -|
|Register         |        -|    -|     478|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|     478|    721|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+----------------+---------+----+---+----+-----+
    |      Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+----------------+---------+----+---+----+-----+
    |mux_2_1_32_1_1_U72  |mux_2_1_32_1_1  |        0|   0|  0|   9|    0|
    |mux_2_1_32_1_1_U73  |mux_2_1_32_1_1  |        0|   0|  0|   9|    0|
    |mux_4_2_32_1_1_U74  |mux_4_2_32_1_1  |        0|   0|  0|  20|    0|
    |mux_4_2_32_1_1_U75  |mux_4_2_32_1_1  |        0|   0|  0|  20|    0|
    |mux_4_2_32_1_1_U76  |mux_4_2_32_1_1  |        0|   0|  0|  20|    0|
    +--------------------+----------------+---------+----+---+----+-----+
    |Total               |                |        0|   0|  0|  78|    0|
    +--------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_3ns_9ns_8ns_11_4_1_U78  |mac_muladd_3ns_9ns_8ns_11_4_1  |  i0 * i1 + i2|
    |mac_muladd_3ns_9ns_9ns_11_4_1_U77  |mac_muladd_3ns_9ns_9ns_11_4_1  |  i0 * i1 + i2|
    |mac_muladd_3ns_9ns_9ns_11_4_1_U79  |mac_muladd_3ns_9ns_9ns_11_4_1  |  i0 * i1 + i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln54_2_fu_488_p2      |         +|   0|  0|  12|           4|           1|
    |add_ln54_fu_482_p2        |         +|   0|  0|  13|           6|           1|
    |add_ln56_fu_570_p2        |         +|   0|  0|  12|           4|           2|
    |add_ln61_2_fu_658_p2      |         +|   0|  0|  16|           9|           9|
    |add_ln61_fu_599_p2        |         +|   0|  0|  16|           9|           9|
    |add_ln63_11_fu_414_p2     |         +|   0|  0|  18|           9|           9|
    |add_ln63_12_fu_452_p2     |         +|   0|  0|  18|           9|           9|
    |add_ln63_14_fu_498_p2     |         +|   0|  0|  13|           6|           6|
    |add_ln63_15_fu_516_p2     |         +|   0|  0|  16|           9|           9|
    |add_ln63_16_fu_540_p2     |         +|   0|  0|  13|           6|           6|
    |add_ln63_17_fu_622_p2     |         +|   0|  0|  18|           9|           9|
    |add_ln63_19_fu_646_p2     |         +|   0|  0|  18|           9|           9|
    |add_ln63_fu_396_p2        |         +|   0|  0|  13|           6|           6|
    |empty_fu_428_p2           |         +|   0|  0|  12|           5|           5|
    |p_mid153_fu_554_p2        |         +|   0|  0|  12|           5|           5|
    |icmp_ln54_fu_476_p2       |      icmp|   0|  0|  13|           6|           6|
    |icmp_ln56_fu_470_p2       |      icmp|   0|  0|  12|           4|           4|
    |or_ln56_fu_464_p2         |        or|   0|  0|   4|           4|           1|
    |select_ln54_13_fu_699_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln54_14_fu_631_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln54_15_fu_741_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln54_16_fu_636_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln54_fu_528_p3     |    select|   0|  0|   4|           1|           4|
    |select_ln56_fu_576_p3     |    select|   0|  0|   4|           1|           4|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 300|         126|         157|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                 Name                                | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------------------------+----+-----------+-----+-----------+
    |add52_2_125_fu_88                                                    |   9|          2|   32|         64|
    |ap_NS_fsm                                                            |  65|         13|    1|         13|
    |ap_done_int                                                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                                              |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten55_load                               |   9|          2|    6|         12|
    |ap_sig_allocacmp_kc_2                                                |   9|          2|    4|          8|
    |ap_sig_allocacmp_kr_2                                                |   9|          2|    4|          8|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address0    |  20|          4|   11|         44|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address0    |  20|          4|   11|         44|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_address0    |  20|          4|   11|         44|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0      |  20|          4|   11|         44|
    |grp_fu_329_p0                                                        |  20|          4|   32|        128|
    |grp_fu_329_p1                                                        |  20|          4|   32|        128|
    |grp_fu_334_p0                                                        |  20|          4|   32|        128|
    |grp_fu_334_p1                                                        |  20|          4|   32|        128|
    |indvar_flatten55_fu_100                                              |   9|          2|    6|         12|
    |kc_fu_92                                                             |   9|          2|    4|          8|
    |kr_fu_96                                                             |   9|          2|    4|          8|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_address0  |  14|          3|    9|         27|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_address0  |  14|          3|    9|         27|
    +---------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                | 343|         71|  254|        881|
    +---------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add52_2_125_fu_88                |  32|   0|   32|          0|
    |add52_2_reg_1059                 |  32|   0|   32|          0|
    |add_ln61_2_reg_934               |   9|   0|    9|          0|
    |add_ln61_reg_899                 |   9|   0|    9|          0|
    |add_ln63_16_reg_871              |   6|   0|    6|          0|
    |ap_CS_fsm                        |  12|   0|   12|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |icmp_ln54_reg_867                |   1|   0|    1|          0|
    |icmp_ln56_reg_859                |   1|   0|    1|          0|
    |icmp_ln56_reg_859_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten55_fu_100          |   6|   0|    6|          0|
    |kc_fu_92                         |   4|   0|    4|          0|
    |kr_fu_96                         |   4|   0|    4|          0|
    |lshr_ln56_2_mid1_reg_883         |   3|   0|    3|          0|
    |lshr_ln56_2_reg_829              |   3|   0|    3|          0|
    |mul_2_1_reg_1054                 |  32|   0|   32|          0|
    |mul_2_mid1_reg_1049              |  32|   0|   32|          0|
    |mul_2_reg_1039                   |  32|   0|   32|          0|
    |or_ln56_reg_854                  |   3|   0|    4|          1|
    |select_ln54_13_reg_1004          |   2|   0|    2|          0|
    |select_ln54_14_reg_914           |   3|   0|    3|          0|
    |select_ln54_15_reg_1065          |  32|   0|   32|          0|
    |tmp_10_reg_974                   |  32|   0|   32|          0|
    |tmp_11_reg_949                   |  32|   0|   32|          0|
    |tmp_12_mid1_reg_919              |  32|   0|   32|          0|
    |tmp_12_reg_1034                  |  32|   0|   32|          0|
    |tmp_13_mid1_reg_1009             |  32|   0|   32|          0|
    |tmp_s_reg_904                    |  32|   0|   32|          0|
    |trunc_ln54_2_reg_877             |   2|   0|    2|          0|
    |trunc_ln54_reg_823               |   2|   0|    2|          0|
    |zext_ln52_6_cast_reg_818         |   8|   0|   11|          3|
    |zext_ln52_7_cast_reg_812         |   8|   0|    9|          1|
    |zext_ln63_17_reg_839             |   4|   0|    9|          5|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 478|   0|  488|         10|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|                              RTL Ports                              | Dir | Bits|  Protocol  |                        Source Object                       |    C Type    |
+---------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|ap_clk                                                               |   in|    1|  ap_ctrl_hs|                                       conv1_Pipeline_KR_KC2|  return value|
|ap_rst                                                               |   in|    1|  ap_ctrl_hs|                                       conv1_Pipeline_KR_KC2|  return value|
|ap_start                                                             |   in|    1|  ap_ctrl_hs|                                       conv1_Pipeline_KR_KC2|  return value|
|ap_done                                                              |  out|    1|  ap_ctrl_hs|                                       conv1_Pipeline_KR_KC2|  return value|
|ap_idle                                                              |  out|    1|  ap_ctrl_hs|                                       conv1_Pipeline_KR_KC2|  return value|
|ap_ready                                                             |  out|    1|  ap_ctrl_hs|                                       conv1_Pipeline_KR_KC2|  return value|
|grp_fu_2133_p_din0                                                   |  out|   32|  ap_ctrl_hs|                                       conv1_Pipeline_KR_KC2|  return value|
|grp_fu_2133_p_din1                                                   |  out|   32|  ap_ctrl_hs|                                       conv1_Pipeline_KR_KC2|  return value|
|grp_fu_2133_p_opcode                                                 |  out|    2|  ap_ctrl_hs|                                       conv1_Pipeline_KR_KC2|  return value|
|grp_fu_2133_p_dout0                                                  |   in|   32|  ap_ctrl_hs|                                       conv1_Pipeline_KR_KC2|  return value|
|grp_fu_2133_p_ce                                                     |  out|    1|  ap_ctrl_hs|                                       conv1_Pipeline_KR_KC2|  return value|
|grp_fu_2137_p_din0                                                   |  out|   32|  ap_ctrl_hs|                                       conv1_Pipeline_KR_KC2|  return value|
|grp_fu_2137_p_din1                                                   |  out|   32|  ap_ctrl_hs|                                       conv1_Pipeline_KR_KC2|  return value|
|grp_fu_2137_p_dout0                                                  |   in|   32|  ap_ctrl_hs|                                       conv1_Pipeline_KR_KC2|  return value|
|grp_fu_2137_p_ce                                                     |  out|    1|  ap_ctrl_hs|                                       conv1_Pipeline_KR_KC2|  return value|
|select_ln63_2                                                        |   in|   32|     ap_none|                                               select_ln63_2|        scalar|
|or_ln63                                                              |   in|    5|     ap_none|                                                     or_ln63|        scalar|
|zext_ln52_5                                                          |   in|    4|     ap_none|                                                 zext_ln52_5|        scalar|
|zext_ln52_7                                                          |   in|    8|     ap_none|                                                 zext_ln52_7|        scalar|
|trunc_ln                                                             |   in|    1|     ap_none|                                                    trunc_ln|        scalar|
|zext_ln52_6                                                          |   in|    8|     ap_none|                                                 zext_ln52_6|        scalar|
|add52_2_out                                                          |  out|   32|      ap_vld|                                                 add52_2_out|       pointer|
|add52_2_out_ap_vld                                                   |  out|    1|      ap_vld|                                                 add52_2_out|       pointer|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_address0  |  out|    9|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_ce0       |  out|    1|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_q0        |   in|   32|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_address1  |  out|    9|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_ce1       |  out|    1|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_q1        |   in|   32|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_address0  |  out|    9|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_ce0       |  out|    1|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_q0        |   in|   32|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_address1  |  out|    9|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_ce1       |  out|    1|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_q1        |   in|   32|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_address0    |  out|   11|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_in_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_ce0         |  out|    1|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_in_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_q0          |   in|   32|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_in_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address0    |  out|   11|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_in_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce0         |  out|    1|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_in_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_q0          |   in|   32|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_in_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0      |  out|   11|   ap_memory|      conv1_float_255_255_float_1_9_9_float_float_255_255_in|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce0           |  out|    1|   ap_memory|      conv1_float_255_255_float_1_9_9_float_float_255_255_in|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_q0            |   in|   32|   ap_memory|      conv1_float_255_255_float_1_9_9_float_float_255_255_in|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address0    |  out|   11|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_in_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce0         |  out|    1|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_in_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_q0          |   in|   32|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_in_2|         array|
+---------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 12, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 12, D = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.59>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%add52_2_125 = alloca i32 1"   --->   Operation 23 'alloca' 'add52_2_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%kc = alloca i32 1"   --->   Operation 24 'alloca' 'kc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%kr = alloca i32 1"   --->   Operation 25 'alloca' 'kr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten55 = alloca i32 1"   --->   Operation 26 'alloca' 'indvar_flatten55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln52_6_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln52_6"   --->   Operation 27 'read' 'zext_ln52_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %trunc_ln"   --->   Operation 28 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln52_7_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln52_7"   --->   Operation 29 'read' 'zext_ln52_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln52_5_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln52_5"   --->   Operation 30 'read' 'zext_ln52_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%or_ln63_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %or_ln63"   --->   Operation 31 'read' 'or_ln63_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%select_ln63_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %select_ln63_2"   --->   Operation 32 'read' 'select_ln63_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln52_7_cast = zext i8 %zext_ln52_7_read"   --->   Operation 33 'zext' 'zext_ln52_7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln52_5_cast = zext i4 %zext_ln52_5_read"   --->   Operation 34 'zext' 'zext_ln52_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln52_6_cast = zext i8 %zext_ln52_6_read"   --->   Operation 35 'zext' 'zext_ln52_6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%or_ln63_cast = zext i5 %or_ln63_read"   --->   Operation 36 'zext' 'or_ln63_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten55"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %kr"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %kc"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %select_ln63_2_read, i32 %add52_2_125"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.2.0.split"   --->   Operation 41 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%kc_2 = load i4 %kc" [src/conv1.cpp:56]   --->   Operation 42 'load' 'kc_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%kr_2 = load i4 %kr" [src/conv1.cpp:54]   --->   Operation 43 'load' 'kr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%indvar_flatten55_load = load i6 %indvar_flatten55" [src/conv1.cpp:54]   --->   Operation 44 'load' 'indvar_flatten55_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i4 %kr_2" [src/conv1.cpp:63]   --->   Operation 45 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.78ns)   --->   "%add_ln63 = add i6 %or_ln63_cast, i6 %zext_ln63" [src/conv1.cpp:63]   --->   Operation 46 'add' 'add_ln63' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln63_16 = zext i6 %add_ln63" [src/conv1.cpp:63]   --->   Operation 47 'zext' 'zext_ln63_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln63, i3 0" [src/conv1.cpp:63]   --->   Operation 48 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_11 = add i9 %p_shl, i9 %zext_ln63_16" [src/conv1.cpp:63]   --->   Operation 49 'add' 'add_ln63_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i4 %kr_2" [src/conv1.cpp:54]   --->   Operation 50 'trunc' 'trunc_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i4 %kr_2" [src/conv1.cpp:54]   --->   Operation 51 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.79ns)   --->   "%empty = add i5 %zext_ln54, i5 %zext_ln52_5_cast" [src/conv1.cpp:54]   --->   Operation 52 'add' 'empty' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%lshr_ln56_2 = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %empty, i32 2, i32 4" [src/conv1.cpp:56]   --->   Operation 53 'partselect' 'lshr_ln56_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i3 %lshr_ln56_2" [src/conv1.cpp:58]   --->   Operation 54 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_13)   --->   "%mul_ln58 = mul i11 %zext_ln58, i11 263" [src/conv1.cpp:58]   --->   Operation 55 'mul' 'mul_ln58' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln63_17 = zext i4 %kc_2" [src/conv1.cpp:63]   --->   Operation 56 'zext' 'zext_ln63_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.00ns) (root node of TernaryAdder)   --->   "%add_ln63_12 = add i9 %add_ln63_11, i9 %zext_ln63_17" [src/conv1.cpp:63]   --->   Operation 57 'add' 'add_ln63_12' <Predicate = true> <Delay = 1.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln63_18 = zext i9 %add_ln63_12" [src/conv1.cpp:63]   --->   Operation 58 'zext' 'zext_ln63_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %zext_ln63_18" [src/conv1.cpp:63]   --->   Operation 59 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %zext_ln63_18" [src/conv1.cpp:63]   --->   Operation 60 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr" [src/conv1.cpp:63]   --->   Operation 61 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_1 : Operation 62 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr" [src/conv1.cpp:63]   --->   Operation 62 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%or_ln56 = or i4 %kc_2, i4 1" [src/conv1.cpp:56]   --->   Operation 63 'or' 'or_ln56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.79ns)   --->   "%icmp_ln56 = icmp_ult  i4 %or_ln56, i4 9" [src/conv1.cpp:56]   --->   Operation 64 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.78ns)   --->   "%icmp_ln54 = icmp_eq  i6 %indvar_flatten55_load, i6 36" [src/conv1.cpp:54]   --->   Operation 65 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.78ns)   --->   "%add_ln54 = add i6 %indvar_flatten55_load, i6 1" [src/conv1.cpp:54]   --->   Operation 66 'add' 'add_ln54' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %for.inc53.2, void %for.inc56.2.exitStub" [src/conv1.cpp:54]   --->   Operation 67 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.79ns)   --->   "%add_ln54_2 = add i4 %kr_2, i4 1" [src/conv1.cpp:54]   --->   Operation 68 'add' 'add_ln54_2' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln63_21 = zext i4 %add_ln54_2" [src/conv1.cpp:63]   --->   Operation 69 'zext' 'zext_ln63_21' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.78ns)   --->   "%add_ln63_14 = add i6 %or_ln63_cast, i6 %zext_ln63_21" [src/conv1.cpp:63]   --->   Operation 70 'add' 'add_ln63_14' <Predicate = (!icmp_ln54)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln63_22 = zext i6 %add_ln63_14" [src/conv1.cpp:63]   --->   Operation 71 'zext' 'zext_ln63_22' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln63_14, i3 0" [src/conv1.cpp:63]   --->   Operation 72 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.77ns)   --->   "%add_ln63_15 = add i9 %p_shl3, i9 %zext_ln63_22" [src/conv1.cpp:63]   --->   Operation 73 'add' 'add_ln63_15' <Predicate = (!icmp_ln54)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln54_4 = zext i9 %add_ln63_15" [src/conv1.cpp:54]   --->   Operation 74 'zext' 'zext_ln54_4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.39ns)   --->   "%select_ln54 = select i1 %icmp_ln56, i4 %kr_2, i4 %add_ln54_2" [src/conv1.cpp:54]   --->   Operation 75 'select' 'select_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln63_23 = zext i4 %select_ln54" [src/conv1.cpp:63]   --->   Operation 76 'zext' 'zext_ln63_23' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.78ns)   --->   "%add_ln63_16 = add i6 %or_ln63_cast, i6 %zext_ln63_23" [src/conv1.cpp:63]   --->   Operation 77 'add' 'add_ln63_16' <Predicate = (!icmp_ln54)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln54_2 = trunc i4 %add_ln54_2" [src/conv1.cpp:54]   --->   Operation 78 'trunc' 'trunc_ln54_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln54_5 = zext i4 %add_ln54_2" [src/conv1.cpp:54]   --->   Operation 79 'zext' 'zext_ln54_5' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.79ns)   --->   "%p_mid153 = add i5 %zext_ln54_5, i5 %zext_ln52_5_cast" [src/conv1.cpp:54]   --->   Operation 80 'add' 'p_mid153' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%lshr_ln56_2_mid1 = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %p_mid153, i32 2, i32 4" [src/conv1.cpp:56]   --->   Operation 81 'partselect' 'lshr_ln56_2_mid1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_3 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %zext_ln54_4" [src/conv1.cpp:63]   --->   Operation 82 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_3 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %zext_ln54_4" [src/conv1.cpp:63]   --->   Operation 83 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 84 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_3 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_3" [src/conv1.cpp:63]   --->   Operation 84 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_3' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_1 : Operation 85 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_3 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_3" [src/conv1.cpp:63]   --->   Operation 85 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_3' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_1 : Operation 86 [1/1] (0.79ns)   --->   "%add_ln56 = add i4 %kc_2, i4 2" [src/conv1.cpp:56]   --->   Operation 86 'add' 'add_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.39ns)   --->   "%select_ln56 = select i1 %icmp_ln56, i4 %add_ln56, i4 2" [src/conv1.cpp:56]   --->   Operation 87 'select' 'select_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.42ns)   --->   "%store_ln56 = store i6 %add_ln54, i6 %indvar_flatten55" [src/conv1.cpp:56]   --->   Operation 88 'store' 'store_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.42>
ST_1 : Operation 89 [1/1] (0.42ns)   --->   "%store_ln56 = store i4 %select_ln54, i4 %kr" [src/conv1.cpp:56]   --->   Operation 89 'store' 'store_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.42>
ST_1 : Operation 90 [1/1] (0.42ns)   --->   "%store_ln56 = store i4 %select_ln56, i4 %kc" [src/conv1.cpp:56]   --->   Operation 90 'store' 'store_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.63>
ST_2 : Operation 91 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_13)   --->   "%mul_ln58 = mul i11 %zext_ln58, i11 263" [src/conv1.cpp:58]   --->   Operation 91 'mul' 'mul_ln58' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 92 [1/1] (0.76ns)   --->   "%add_ln61 = add i9 %zext_ln63_17, i9 %zext_ln52_7_cast" [src/conv1.cpp:61]   --->   Operation 92 'add' 'add_ln61' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr" [src/conv1.cpp:63]   --->   Operation 93 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_2 : Operation 94 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr" [src/conv1.cpp:63]   --->   Operation 94 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_2 : Operation 95 [1/1] (0.42ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load, i1 %trunc_ln_read" [src/conv1.cpp:63]   --->   Operation 95 'mux' 'tmp_s' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln63_24 = zext i6 %add_ln63_16" [src/conv1.cpp:63]   --->   Operation 96 'zext' 'zext_ln63_24' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln63_16, i3 0" [src/conv1.cpp:63]   --->   Operation 97 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_17 = add i9 %p_shl4, i9 %zext_ln63_24" [src/conv1.cpp:63]   --->   Operation 98 'add' 'add_ln63_17' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln54_6 = zext i3 %lshr_ln56_2_mid1" [src/conv1.cpp:54]   --->   Operation 99 'zext' 'zext_ln54_6' <Predicate = (!icmp_ln54 & !icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 100 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_18)   --->   "%mul_ln54 = mul i11 %zext_ln54_6, i11 263" [src/conv1.cpp:54]   --->   Operation 100 'mul' 'mul_ln54' <Predicate = (!icmp_ln54 & !icmp_ln56)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 101 [1/1] (0.20ns)   --->   "%select_ln54_14 = select i1 %icmp_ln56, i3 %lshr_ln56_2, i3 %lshr_ln56_2_mid1" [src/conv1.cpp:54]   --->   Operation 101 'select' 'select_ln54_14' <Predicate = (!icmp_ln54)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 102 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_3 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_3" [src/conv1.cpp:63]   --->   Operation 102 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_3' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_2 : Operation 103 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_3 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_3" [src/conv1.cpp:63]   --->   Operation 103 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_3' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_2 : Operation 104 [1/1] (0.42ns)   --->   "%tmp_12_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_3, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_3, i1 %trunc_ln_read" [src/conv1.cpp:63]   --->   Operation 104 'mux' 'tmp_12_mid1' <Predicate = (!icmp_ln54 & !icmp_ln56)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.39ns)   --->   "%select_ln54_16 = select i1 %icmp_ln56, i4 %or_ln56, i4 1" [src/conv1.cpp:54]   --->   Operation 105 'select' 'select_ln54_16' <Predicate = (!icmp_ln54)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln63_27 = zext i4 %select_ln54_16" [src/conv1.cpp:63]   --->   Operation 106 'zext' 'zext_ln63_27' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (1.00ns) (root node of TernaryAdder)   --->   "%add_ln63_19 = add i9 %add_ln63_17, i9 %zext_ln63_27" [src/conv1.cpp:63]   --->   Operation 107 'add' 'add_ln63_19' <Predicate = (!icmp_ln54)> <Delay = 1.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln63_28 = zext i9 %add_ln63_19" [src/conv1.cpp:63]   --->   Operation 108 'zext' 'zext_ln63_28' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_4 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %zext_ln63_28" [src/conv1.cpp:63]   --->   Operation 109 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_4 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %zext_ln63_28" [src/conv1.cpp:63]   --->   Operation 110 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.76ns)   --->   "%add_ln61_2 = add i9 %zext_ln63_27, i9 %zext_ln52_7_cast" [src/conv1.cpp:61]   --->   Operation 111 'add' 'add_ln61_2' <Predicate = (!icmp_ln54)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_4 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_4" [src/conv1.cpp:63]   --->   Operation 112 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_4' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_2 : Operation 113 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_4 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_4" [src/conv1.cpp:63]   --->   Operation 113 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_4' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>

State 3 <SV = 2> <Delay = 1.66>
ST_3 : Operation 114 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_13)   --->   "%mul_ln58 = mul i11 %zext_ln58, i11 263" [src/conv1.cpp:58]   --->   Operation 114 'mul' 'mul_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln63_19 = zext i9 %add_ln61" [src/conv1.cpp:63]   --->   Operation 115 'zext' 'zext_ln63_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_13 = add i11 %mul_ln58, i11 %zext_ln63_19" [src/conv1.cpp:63]   --->   Operation 116 'add' 'add_ln63_13' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 117 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_18)   --->   "%mul_ln54 = mul i11 %zext_ln54_6, i11 263" [src/conv1.cpp:54]   --->   Operation 117 'mul' 'mul_ln54' <Predicate = (!icmp_ln54 & !icmp_ln56)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln63_25 = zext i3 %select_ln54_14" [src/conv1.cpp:63]   --->   Operation 118 'zext' 'zext_ln63_25' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 119 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_20)   --->   "%mul_ln63 = mul i11 %zext_ln63_25, i11 263" [src/conv1.cpp:63]   --->   Operation 119 'mul' 'mul_ln63' <Predicate = (!icmp_ln54)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 120 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_4 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_4" [src/conv1.cpp:63]   --->   Operation 120 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_4' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_3 : Operation 121 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_4 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_4" [src/conv1.cpp:63]   --->   Operation 121 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_4' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_3 : Operation 122 [1/1] (0.42ns)   --->   "%tmp_11 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_4, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_4, i1 %trunc_ln_read" [src/conv1.cpp:63]   --->   Operation 122 'mux' 'tmp_11' <Predicate = (!icmp_ln54)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.88>
ST_4 : Operation 123 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_13 = add i11 %mul_ln58, i11 %zext_ln63_19" [src/conv1.cpp:63]   --->   Operation 123 'add' 'add_ln63_13' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln63_20 = zext i11 %add_ln63_13" [src/conv1.cpp:63]   --->   Operation 124 'zext' 'zext_ln63_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_64 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3, i64 0, i64 %zext_ln63_20" [src/conv1.cpp:63]   --->   Operation 125 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_65 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln63_20" [src/conv1.cpp:63]   --->   Operation 126 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_66 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln63_20" [src/conv1.cpp:63]   --->   Operation 127 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_67 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln63_20" [src/conv1.cpp:63]   --->   Operation 128 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_68 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_64" [src/conv1.cpp:63]   --->   Operation 129 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_68' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_4 : Operation 130 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_69 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_66" [src/conv1.cpp:63]   --->   Operation 130 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_69' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_4 : Operation 131 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_70 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_67" [src/conv1.cpp:63]   --->   Operation 131 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_4 : Operation 132 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_71 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_65" [src/conv1.cpp:63]   --->   Operation 132 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_71' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_4 : Operation 133 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_18)   --->   "%mul_ln54 = mul i11 %zext_ln54_6, i11 263" [src/conv1.cpp:54]   --->   Operation 133 'mul' 'mul_ln54' <Predicate = (!icmp_ln54 & !icmp_ln56)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 134 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_20)   --->   "%mul_ln63 = mul i11 %zext_ln63_25, i11 263" [src/conv1.cpp:63]   --->   Operation 134 'mul' 'mul_ln63' <Predicate = (!icmp_ln54)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 135 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_18 = add i11 %mul_ln54, i11 %zext_ln52_6_cast" [src/conv1.cpp:63]   --->   Operation 135 'add' 'add_ln63_18' <Predicate = (!icmp_ln54 & !icmp_ln56)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.88>
ST_5 : Operation 136 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_68 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_64" [src/conv1.cpp:63]   --->   Operation 136 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_68' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_5 : Operation 137 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_69 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_66" [src/conv1.cpp:63]   --->   Operation 137 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_69' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_5 : Operation 138 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_70 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_67" [src/conv1.cpp:63]   --->   Operation 138 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_5 : Operation 139 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_71 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_65" [src/conv1.cpp:63]   --->   Operation 139 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_71' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_5 : Operation 140 [1/1] (0.52ns)   --->   "%tmp_10 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_70, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_71, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_68, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_69, i2 %trunc_ln54" [src/conv1.cpp:63]   --->   Operation 140 'mux' 'tmp_10' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_20)   --->   "%mul_ln63 = mul i11 %zext_ln63_25, i11 263" [src/conv1.cpp:63]   --->   Operation 141 'mul' 'mul_ln63' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 142 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_18 = add i11 %mul_ln54, i11 %zext_ln52_6_cast" [src/conv1.cpp:63]   --->   Operation 142 'add' 'add_ln63_18' <Predicate = (!icmp_ln54 & !icmp_ln56)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln63_26 = zext i11 %add_ln63_18" [src/conv1.cpp:63]   --->   Operation 143 'zext' 'zext_ln63_26' <Predicate = (!icmp_ln54 & !icmp_ln56)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_72 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3, i64 0, i64 %zext_ln63_26" [src/conv1.cpp:63]   --->   Operation 144 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_72' <Predicate = (!icmp_ln54 & !icmp_ln56)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_73 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln63_26" [src/conv1.cpp:63]   --->   Operation 145 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_73' <Predicate = (!icmp_ln54 & !icmp_ln56)> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_74 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln63_26" [src/conv1.cpp:63]   --->   Operation 146 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_74' <Predicate = (!icmp_ln54 & !icmp_ln56)> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_75 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln63_26" [src/conv1.cpp:63]   --->   Operation 147 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_75' <Predicate = (!icmp_ln54 & !icmp_ln56)> <Delay = 0.00>
ST_5 : Operation 148 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_76 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_72" [src/conv1.cpp:63]   --->   Operation 148 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_76' <Predicate = (!icmp_ln54 & !icmp_ln56)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_5 : Operation 149 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_77 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_74" [src/conv1.cpp:63]   --->   Operation 149 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_77' <Predicate = (!icmp_ln54 & !icmp_ln56)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_5 : Operation 150 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_78 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_75" [src/conv1.cpp:63]   --->   Operation 150 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_78' <Predicate = (!icmp_ln54 & !icmp_ln56)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_5 : Operation 151 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_79 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_73" [src/conv1.cpp:63]   --->   Operation 151 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_79' <Predicate = (!icmp_ln54 & !icmp_ln56)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln63_29 = zext i9 %add_ln61_2" [src/conv1.cpp:63]   --->   Operation 152 'zext' 'zext_ln63_29' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 153 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_20 = add i11 %mul_ln63, i11 %zext_ln63_29" [src/conv1.cpp:63]   --->   Operation 153 'add' 'add_ln63_20' <Predicate = (!icmp_ln54)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : [1/1] (0.96ns)   --->   Input mux for Operation 154 '%mul_2 = fmul i32 %tmp_s, i32 %tmp_10'
ST_6 : Operation 154 [3/3] (6.05ns)   --->   "%mul_2 = fmul i32 %tmp_s, i32 %tmp_10" [src/conv1.cpp:63]   --->   Operation 154 'fmul' 'mul_2' <Predicate = true> <Delay = 6.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.17ns)   --->   "%select_ln54_13 = select i1 %icmp_ln56, i2 %trunc_ln54, i2 %trunc_ln54_2" [src/conv1.cpp:54]   --->   Operation 155 'select' 'select_ln54_13' <Predicate = (!icmp_ln54)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 156 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_76 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_72" [src/conv1.cpp:63]   --->   Operation 156 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_76' <Predicate = (!icmp_ln54 & !icmp_ln56)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_6 : Operation 157 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_77 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_74" [src/conv1.cpp:63]   --->   Operation 157 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_77' <Predicate = (!icmp_ln54 & !icmp_ln56)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_6 : Operation 158 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_78 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_75" [src/conv1.cpp:63]   --->   Operation 158 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_78' <Predicate = (!icmp_ln54 & !icmp_ln56)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_6 : Operation 159 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_79 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_73" [src/conv1.cpp:63]   --->   Operation 159 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_79' <Predicate = (!icmp_ln54 & !icmp_ln56)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_6 : Operation 160 [1/1] (0.52ns)   --->   "%tmp_13_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_78, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_79, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_76, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_77, i2 %trunc_ln54_2" [src/conv1.cpp:63]   --->   Operation 160 'mux' 'tmp_13_mid1' <Predicate = (!icmp_ln54 & !icmp_ln56)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 161 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_20 = add i11 %mul_ln63, i11 %zext_ln63_29" [src/conv1.cpp:63]   --->   Operation 161 'add' 'add_ln63_20' <Predicate = (!icmp_ln54)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln63_30 = zext i11 %add_ln63_20" [src/conv1.cpp:63]   --->   Operation 162 'zext' 'zext_ln63_30' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_80 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3, i64 0, i64 %zext_ln63_30" [src/conv1.cpp:63]   --->   Operation 163 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_80' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_81 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln63_30" [src/conv1.cpp:63]   --->   Operation 164 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_81' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_82 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln63_30" [src/conv1.cpp:63]   --->   Operation 165 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_82' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_83 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln63_30" [src/conv1.cpp:63]   --->   Operation 166 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_83' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 167 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_84 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_80" [src/conv1.cpp:63]   --->   Operation 167 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_84' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_6 : Operation 168 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_85 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_82" [src/conv1.cpp:63]   --->   Operation 168 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_85' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_6 : Operation 169 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_86 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_83" [src/conv1.cpp:63]   --->   Operation 169 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_86' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_6 : Operation 170 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_87 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_81" [src/conv1.cpp:63]   --->   Operation 170 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_87' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 171 [2/3] (7.01ns)   --->   "%mul_2 = fmul i32 %tmp_s, i32 %tmp_10" [src/conv1.cpp:63]   --->   Operation 171 'fmul' 'mul_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (0.96ns)   --->   Input mux for Operation 172 '%mul_2_mid1 = fmul i32 %tmp_12_mid1, i32 %tmp_13_mid1'
ST_7 : Operation 172 [3/3] (6.05ns)   --->   "%mul_2_mid1 = fmul i32 %tmp_12_mid1, i32 %tmp_13_mid1" [src/conv1.cpp:63]   --->   Operation 172 'fmul' 'mul_2_mid1' <Predicate = (!icmp_ln54 & !icmp_ln56)> <Delay = 6.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 173 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_84 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_80" [src/conv1.cpp:63]   --->   Operation 173 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_84' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_7 : Operation 174 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_85 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_82" [src/conv1.cpp:63]   --->   Operation 174 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_85' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_7 : Operation 175 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_86 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_83" [src/conv1.cpp:63]   --->   Operation 175 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_86' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_7 : Operation 176 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_87 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_81" [src/conv1.cpp:63]   --->   Operation 176 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_87' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_7 : Operation 177 [1/1] (0.52ns)   --->   "%tmp_12 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_86, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_87, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_84, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_85, i2 %select_ln54_13" [src/conv1.cpp:63]   --->   Operation 177 'mux' 'tmp_12' <Predicate = (!icmp_ln54)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 178 [1/3] (7.01ns)   --->   "%mul_2 = fmul i32 %tmp_s, i32 %tmp_10" [src/conv1.cpp:63]   --->   Operation 178 'fmul' 'mul_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 179 [2/3] (7.01ns)   --->   "%mul_2_mid1 = fmul i32 %tmp_12_mid1, i32 %tmp_13_mid1" [src/conv1.cpp:63]   --->   Operation 179 'fmul' 'mul_2_mid1' <Predicate = (!icmp_ln54 & !icmp_ln56)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : [1/1] (0.96ns)   --->   Input mux for Operation 180 '%mul_2_1 = fmul i32 %tmp_11, i32 %tmp_12'
ST_8 : Operation 180 [3/3] (6.05ns)   --->   "%mul_2_1 = fmul i32 %tmp_11, i32 %tmp_12" [src/conv1.cpp:63]   --->   Operation 180 'fmul' 'mul_2_1' <Predicate = (!icmp_ln54)> <Delay = 6.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%add52_2_125_load = load i32 %add52_2_125" [src/conv1.cpp:63]   --->   Operation 181 'load' 'add52_2_125_load' <Predicate = true> <Delay = 0.00>
ST_9 : [1/1] (0.80ns)   --->   Input mux for Operation 182 '%add52_2 = fadd i32 %add52_2_125_load, i32 %mul_2'
ST_9 : Operation 182 [4/4] (5.62ns)   --->   "%add52_2 = fadd i32 %add52_2_125_load, i32 %mul_2" [src/conv1.cpp:63]   --->   Operation 182 'fadd' 'add52_2' <Predicate = true> <Delay = 5.62> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 183 [1/3] (7.01ns)   --->   "%mul_2_mid1 = fmul i32 %tmp_12_mid1, i32 %tmp_13_mid1" [src/conv1.cpp:63]   --->   Operation 183 'fmul' 'mul_2_mid1' <Predicate = (!icmp_ln54 & !icmp_ln56)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 184 [2/3] (7.01ns)   --->   "%mul_2_1 = fmul i32 %tmp_11, i32 %tmp_12" [src/conv1.cpp:63]   --->   Operation 184 'fmul' 'mul_2_1' <Predicate = (!icmp_ln54)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 185 [3/4] (6.43ns)   --->   "%add52_2 = fadd i32 %add52_2_125_load, i32 %mul_2" [src/conv1.cpp:63]   --->   Operation 185 'fadd' 'add52_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 186 [1/3] (7.01ns)   --->   "%mul_2_1 = fmul i32 %tmp_11, i32 %tmp_12" [src/conv1.cpp:63]   --->   Operation 186 'fmul' 'mul_2_1' <Predicate = (!icmp_ln54)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 187 [2/4] (6.43ns)   --->   "%add52_2 = fadd i32 %add52_2_125_load, i32 %mul_2" [src/conv1.cpp:63]   --->   Operation 187 'fadd' 'add52_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 188 [1/1] (0.00ns)   --->   "%specpipeline_ln58 = specpipeline void @_ssdm_op_SpecPipeline, i32 12, i32 0, i32 0, i32 0, void @empty_14" [src/conv1.cpp:58]   --->   Operation 188 'specpipeline' 'specpipeline_ln58' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 189 [1/4] (6.43ns)   --->   "%add52_2 = fadd i32 %add52_2_125_load, i32 %mul_2" [src/conv1.cpp:63]   --->   Operation 189 'fadd' 'add52_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 204 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add52_2_out, i32 %add52_2" [src/conv1.cpp:63]   --->   Operation 204 'write' 'write_ln63' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 205 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 205 'ret' 'ret_ln0' <Predicate = (icmp_ln54)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : [1/1] (0.80ns)   --->   Input mux for Operation 190 '%add52_2_mid1 = fadd i32 %add52_2, i32 %mul_2_mid1'
ST_13 : Operation 190 [4/4] (5.62ns)   --->   "%add52_2_mid1 = fadd i32 %add52_2, i32 %mul_2_mid1" [src/conv1.cpp:63]   --->   Operation 190 'fadd' 'add52_2_mid1' <Predicate = (!icmp_ln56)> <Delay = 5.62> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 191 [3/4] (6.43ns)   --->   "%add52_2_mid1 = fadd i32 %add52_2, i32 %mul_2_mid1" [src/conv1.cpp:63]   --->   Operation 191 'fadd' 'add52_2_mid1' <Predicate = (!icmp_ln56)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 192 [2/4] (6.43ns)   --->   "%add52_2_mid1 = fadd i32 %add52_2, i32 %mul_2_mid1" [src/conv1.cpp:63]   --->   Operation 192 'fadd' 'add52_2_mid1' <Predicate = (!icmp_ln56)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.88>
ST_16 : Operation 193 [1/4] (6.43ns)   --->   "%add52_2_mid1 = fadd i32 %add52_2, i32 %mul_2_mid1" [src/conv1.cpp:63]   --->   Operation 193 'fadd' 'add52_2_mid1' <Predicate = (!icmp_ln56)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 194 [1/1] (0.44ns)   --->   "%select_ln54_15 = select i1 %icmp_ln56, i32 %add52_2, i32 %add52_2_mid1" [src/conv1.cpp:54]   --->   Operation 194 'select' 'select_ln54_15' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.43>
ST_17 : [1/1] (0.80ns)   --->   Input mux for Operation 195 '%add52_2_1 = fadd i32 %select_ln54_15, i32 %mul_2_1'
ST_17 : Operation 195 [4/4] (5.62ns)   --->   "%add52_2_1 = fadd i32 %select_ln54_15, i32 %mul_2_1" [src/conv1.cpp:63]   --->   Operation 195 'fadd' 'add52_2_1' <Predicate = true> <Delay = 5.62> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 196 [3/4] (6.43ns)   --->   "%add52_2_1 = fadd i32 %select_ln54_15, i32 %mul_2_1" [src/conv1.cpp:63]   --->   Operation 196 'fadd' 'add52_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.43>
ST_19 : Operation 197 [2/4] (6.43ns)   --->   "%add52_2_1 = fadd i32 %select_ln54_15, i32 %mul_2_1" [src/conv1.cpp:63]   --->   Operation 197 'fadd' 'add52_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.86>
ST_20 : Operation 198 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @KR_KC_str"   --->   Operation 198 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 199 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 36, i64 36, i64 36"   --->   Operation 199 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 200 [1/1] (0.00ns)   --->   "%specpipeline_ln58 = specpipeline void @_ssdm_op_SpecPipeline, i32 12, i32 0, i32 0, i32 0, void @empty_14" [src/conv1.cpp:58]   --->   Operation 200 'specpipeline' 'specpipeline_ln58' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 201 [1/4] (6.43ns)   --->   "%add52_2_1 = fadd i32 %select_ln54_15, i32 %mul_2_1" [src/conv1.cpp:63]   --->   Operation 201 'fadd' 'add52_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 202 [1/1] (0.42ns)   --->   "%store_ln56 = store i32 %add52_2_1, i32 %add52_2_125" [src/conv1.cpp:56]   --->   Operation 202 'store' 'store_ln56' <Predicate = true> <Delay = 0.42>
ST_20 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc.2.0.split" [src/conv1.cpp:56]   --->   Operation 203 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ select_ln63_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ or_ln63]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln52_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln52_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln52_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add52_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_in_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_in_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_in]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_in_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
add52_2_125                                                       (alloca           ) [ 011111111111111111111]
kc                                                                (alloca           ) [ 010000000000000000000]
kr                                                                (alloca           ) [ 010000000000000000000]
indvar_flatten55                                                  (alloca           ) [ 010000000000000000000]
zext_ln52_6_read                                                  (read             ) [ 000000000000000000000]
trunc_ln_read                                                     (read             ) [ 001100000000000000000]
zext_ln52_7_read                                                  (read             ) [ 000000000000000000000]
zext_ln52_5_read                                                  (read             ) [ 000000000000000000000]
or_ln63_read                                                      (read             ) [ 000000000000000000000]
select_ln63_2_read                                                (read             ) [ 000000000000000000000]
zext_ln52_7_cast                                                  (zext             ) [ 001000000000000000000]
zext_ln52_5_cast                                                  (zext             ) [ 000000000000000000000]
zext_ln52_6_cast                                                  (zext             ) [ 001111000000000000000]
or_ln63_cast                                                      (zext             ) [ 000000000000000000000]
store_ln0                                                         (store            ) [ 000000000000000000000]
store_ln0                                                         (store            ) [ 000000000000000000000]
store_ln0                                                         (store            ) [ 000000000000000000000]
store_ln0                                                         (store            ) [ 000000000000000000000]
br_ln0                                                            (br               ) [ 000000000000000000000]
kc_2                                                              (load             ) [ 000000000000000000000]
kr_2                                                              (load             ) [ 000000000000000000000]
indvar_flatten55_load                                             (load             ) [ 000000000000000000000]
zext_ln63                                                         (zext             ) [ 000000000000000000000]
add_ln63                                                          (add              ) [ 000000000000000000000]
zext_ln63_16                                                      (zext             ) [ 000000000000000000000]
p_shl                                                             (bitconcatenate   ) [ 000000000000000000000]
add_ln63_11                                                       (add              ) [ 000000000000000000000]
trunc_ln54                                                        (trunc            ) [ 001111100000000000000]
zext_ln54                                                         (zext             ) [ 000000000000000000000]
empty                                                             (add              ) [ 000000000000000000000]
lshr_ln56_2                                                       (partselect       ) [ 001000000000000000000]
zext_ln58                                                         (zext             ) [ 001100000000000000000]
zext_ln63_17                                                      (zext             ) [ 001000000000000000000]
add_ln63_12                                                       (add              ) [ 000000000000000000000]
zext_ln63_18                                                      (zext             ) [ 000000000000000000000]
p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr   (getelementptr    ) [ 001000000000000000000]
p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr   (getelementptr    ) [ 001000000000000000000]
or_ln56                                                           (or               ) [ 001000000000000000000]
icmp_ln56                                                         (icmp             ) [ 011111111111111110000]
icmp_ln54                                                         (icmp             ) [ 011111111111100000000]
add_ln54                                                          (add              ) [ 000000000000000000000]
br_ln54                                                           (br               ) [ 000000000000000000000]
add_ln54_2                                                        (add              ) [ 000000000000000000000]
zext_ln63_21                                                      (zext             ) [ 000000000000000000000]
add_ln63_14                                                       (add              ) [ 000000000000000000000]
zext_ln63_22                                                      (zext             ) [ 000000000000000000000]
p_shl3                                                            (bitconcatenate   ) [ 000000000000000000000]
add_ln63_15                                                       (add              ) [ 000000000000000000000]
zext_ln54_4                                                       (zext             ) [ 000000000000000000000]
select_ln54                                                       (select           ) [ 000000000000000000000]
zext_ln63_23                                                      (zext             ) [ 000000000000000000000]
add_ln63_16                                                       (add              ) [ 001000000000000000000]
trunc_ln54_2                                                      (trunc            ) [ 001111100000000000000]
zext_ln54_5                                                       (zext             ) [ 000000000000000000000]
p_mid153                                                          (add              ) [ 000000000000000000000]
lshr_ln56_2_mid1                                                  (partselect       ) [ 001000000000000000000]
p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_3 (getelementptr    ) [ 001000000000000000000]
p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_3 (getelementptr    ) [ 001000000000000000000]
add_ln56                                                          (add              ) [ 000000000000000000000]
select_ln56                                                       (select           ) [ 000000000000000000000]
store_ln56                                                        (store            ) [ 000000000000000000000]
store_ln56                                                        (store            ) [ 000000000000000000000]
store_ln56                                                        (store            ) [ 000000000000000000000]
add_ln61                                                          (add              ) [ 000100000000000000000]
p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load   (load             ) [ 000000000000000000000]
p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load   (load             ) [ 000000000000000000000]
tmp_s                                                             (mux              ) [ 000111111000000000000]
zext_ln63_24                                                      (zext             ) [ 000000000000000000000]
p_shl4                                                            (bitconcatenate   ) [ 000000000000000000000]
add_ln63_17                                                       (add              ) [ 000000000000000000000]
zext_ln54_6                                                       (zext             ) [ 000110000000000000000]
select_ln54_14                                                    (select           ) [ 000100000000000000000]
p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_3 (load             ) [ 000000000000000000000]
p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_3 (load             ) [ 000000000000000000000]
tmp_12_mid1                                                       (mux              ) [ 000111111100000000000]
select_ln54_16                                                    (select           ) [ 000000000000000000000]
zext_ln63_27                                                      (zext             ) [ 000000000000000000000]
add_ln63_19                                                       (add              ) [ 000000000000000000000]
zext_ln63_28                                                      (zext             ) [ 000000000000000000000]
p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_4 (getelementptr    ) [ 000100000000000000000]
p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_4 (getelementptr    ) [ 000100000000000000000]
add_ln61_2                                                        (add              ) [ 000111000000000000000]
mul_ln58                                                          (mul              ) [ 000010000000000000000]
zext_ln63_19                                                      (zext             ) [ 000010000000000000000]
zext_ln63_25                                                      (zext             ) [ 000011000000000000000]
p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_4 (load             ) [ 000000000000000000000]
p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_4 (load             ) [ 000000000000000000000]
tmp_11                                                            (mux              ) [ 000011111110000000000]
add_ln63_13                                                       (add              ) [ 000000000000000000000]
zext_ln63_20                                                      (zext             ) [ 000000000000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_in_64         (getelementptr    ) [ 000001000000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_in_65         (getelementptr    ) [ 000001000000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_in_66         (getelementptr    ) [ 000001000000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_in_67         (getelementptr    ) [ 000001000000000000000]
mul_ln54                                                          (mul              ) [ 000001000000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_in_68         (load             ) [ 000000000000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_in_69         (load             ) [ 000000000000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_in_70         (load             ) [ 000000000000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_in_71         (load             ) [ 000000000000000000000]
tmp_10                                                            (mux              ) [ 000000111000000000000]
mul_ln63                                                          (mul              ) [ 000000100000000000000]
add_ln63_18                                                       (add              ) [ 000000000000000000000]
zext_ln63_26                                                      (zext             ) [ 000000000000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_in_72         (getelementptr    ) [ 000000100000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_in_73         (getelementptr    ) [ 000000100000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_in_74         (getelementptr    ) [ 000000100000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_in_75         (getelementptr    ) [ 000000100000000000000]
zext_ln63_29                                                      (zext             ) [ 000000100000000000000]
select_ln54_13                                                    (select           ) [ 000000010000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_in_76         (load             ) [ 000000000000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_in_77         (load             ) [ 000000000000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_in_78         (load             ) [ 000000000000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_in_79         (load             ) [ 000000000000000000000]
tmp_13_mid1                                                       (mux              ) [ 000000011100000000000]
add_ln63_20                                                       (add              ) [ 000000000000000000000]
zext_ln63_30                                                      (zext             ) [ 000000000000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_in_80         (getelementptr    ) [ 000000010000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_in_81         (getelementptr    ) [ 000000010000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_in_82         (getelementptr    ) [ 000000010000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_in_83         (getelementptr    ) [ 000000010000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_in_84         (load             ) [ 000000000000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_in_85         (load             ) [ 000000000000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_in_86         (load             ) [ 000000000000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_in_87         (load             ) [ 000000000000000000000]
tmp_12                                                            (mux              ) [ 000000001110000000000]
mul_2                                                             (fmul             ) [ 000000000111100000000]
add52_2_125_load                                                  (load             ) [ 000000000011100000000]
mul_2_mid1                                                        (fmul             ) [ 011110000011111110000]
mul_2_1                                                           (fmul             ) [ 011111111001111111111]
specpipeline_ln58                                                 (specpipeline     ) [ 000000000000000000000]
add52_2                                                           (fadd             ) [ 011110000000011110000]
add52_2_mid1                                                      (fadd             ) [ 000000000000000000000]
select_ln54_15                                                    (select           ) [ 000001111000000001111]
specloopname_ln0                                                  (specloopname     ) [ 000000000000000000000]
speclooptripcount_ln0                                             (speclooptripcount) [ 000000000000000000000]
specpipeline_ln58                                                 (specpipeline     ) [ 000000000000000000000]
add52_2_1                                                         (fadd             ) [ 000000000000000000000]
store_ln56                                                        (store            ) [ 000000000000000000000]
br_ln56                                                           (br               ) [ 000000000000000000000]
write_ln63                                                        (write            ) [ 000000000000000000000]
ret_ln0                                                           (ret              ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="select_ln63_2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln63_2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="or_ln63">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="or_ln63"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln52_5">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln52_5"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="zext_ln52_7">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln52_7"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="trunc_ln">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="zext_ln52_6">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln52_6"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="add52_2_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add52_2_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2float.i1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4float.i2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="KR_KC_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="add52_2_125_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add52_2_125/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="kc_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kc/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="kr_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kr/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="indvar_flatten55_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten55/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="zext_ln52_6_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="0"/>
<pin id="107" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln52_6_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="trunc_ln_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="zext_ln52_7_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="0"/>
<pin id="119" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln52_7_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="zext_ln52_5_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="4" slack="0"/>
<pin id="124" dir="0" index="1" bw="4" slack="0"/>
<pin id="125" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln52_5_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="or_ln63_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="5" slack="0"/>
<pin id="130" dir="0" index="1" bw="5" slack="0"/>
<pin id="131" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="or_ln63_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="select_ln63_2_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln63_2_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="write_ln63_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="32" slack="0"/>
<pin id="144" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln63/12 "/>
</bind>
</comp>

<comp id="147" class="1004" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="9" slack="0"/>
<pin id="151" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="9" slack="0"/>
<pin id="158" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_access_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="9" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="0" slack="0"/>
<pin id="166" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="167" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="168" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="3" bw="32" slack="0"/>
<pin id="169" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load/1 p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_3/1 p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_4/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="9" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="0" slack="0"/>
<pin id="176" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="177" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="178" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="3" bw="32" slack="0"/>
<pin id="179" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load/1 p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_3/1 p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_4/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_3_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="9" slack="0"/>
<pin id="185" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_3/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_3_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="9" slack="0"/>
<pin id="192" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_3/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_4_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="9" slack="0"/>
<pin id="201" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_4/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_4_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="9" slack="0"/>
<pin id="208" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_4/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_64_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="11" slack="0"/>
<pin id="217" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_64/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_65_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="11" slack="0"/>
<pin id="224" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_65/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_66_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="11" slack="0"/>
<pin id="231" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_66/4 "/>
</bind>
</comp>

<comp id="234" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_67_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="11" slack="0"/>
<pin id="238" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_67/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_access_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="11" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_68/4 conv1_float_255_255_float_1_9_9_float_float_255_255_in_76/5 conv1_float_255_255_float_1_9_9_float_float_255_255_in_84/6 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_access_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="11" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_69/4 conv1_float_255_255_float_1_9_9_float_float_255_255_in_77/5 conv1_float_255_255_float_1_9_9_float_float_255_255_in_85/6 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_access_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="11" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_70/4 conv1_float_255_255_float_1_9_9_float_float_255_255_in_78/5 conv1_float_255_255_float_1_9_9_float_float_255_255_in_86/6 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_access_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="11" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_71/4 conv1_float_255_255_float_1_9_9_float_float_255_255_in_79/5 conv1_float_255_255_float_1_9_9_float_float_255_255_in_87/6 "/>
</bind>
</comp>

<comp id="265" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_72_gep_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="11" slack="0"/>
<pin id="269" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_72/5 "/>
</bind>
</comp>

<comp id="272" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_73_gep_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="11" slack="0"/>
<pin id="276" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_73/5 "/>
</bind>
</comp>

<comp id="279" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_74_gep_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="11" slack="0"/>
<pin id="283" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_74/5 "/>
</bind>
</comp>

<comp id="286" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_75_gep_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="11" slack="0"/>
<pin id="290" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_75/5 "/>
</bind>
</comp>

<comp id="297" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_80_gep_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="11" slack="0"/>
<pin id="301" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_80/6 "/>
</bind>
</comp>

<comp id="304" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_81_gep_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="11" slack="0"/>
<pin id="308" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_81/6 "/>
</bind>
</comp>

<comp id="311" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_82_gep_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="11" slack="0"/>
<pin id="315" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_82/6 "/>
</bind>
</comp>

<comp id="318" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_83_gep_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="0" index="2" bw="11" slack="0"/>
<pin id="322" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_83/6 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="1"/>
<pin id="332" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add52_2/9 add52_2_mid1/13 add52_2_1/17 "/>
</bind>
</comp>

<comp id="334" class="1004" name="grp_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="4"/>
<pin id="336" dir="0" index="1" bw="32" slack="1"/>
<pin id="337" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_2/6 mul_2_mid1/7 mul_2_1/8 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="0" index="2" bw="32" slack="0"/>
<pin id="342" dir="0" index="3" bw="1" slack="1"/>
<pin id="343" dir="1" index="4" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_12_mid1/2 tmp_11/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="zext_ln52_7_cast_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="0"/>
<pin id="349" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_7_cast/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="zext_ln52_5_cast_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="4" slack="0"/>
<pin id="353" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_5_cast/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="zext_ln52_6_cast_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="0"/>
<pin id="357" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_6_cast/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="or_ln63_cast_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="5" slack="0"/>
<pin id="361" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="or_ln63_cast/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="store_ln0_store_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="6" slack="0"/>
<pin id="366" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="store_ln0_store_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="4" slack="0"/>
<pin id="371" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="store_ln0_store_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="4" slack="0"/>
<pin id="376" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="store_ln0_store_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="kc_2_load_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="4" slack="0"/>
<pin id="385" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kc_2/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="kr_2_load_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="4" slack="0"/>
<pin id="388" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kr_2/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="indvar_flatten55_load_load_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="6" slack="0"/>
<pin id="391" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten55_load/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="zext_ln63_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="4" slack="0"/>
<pin id="394" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="add_ln63_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="5" slack="0"/>
<pin id="398" dir="0" index="1" bw="4" slack="0"/>
<pin id="399" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="zext_ln63_16_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="6" slack="0"/>
<pin id="404" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_16/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="p_shl_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="9" slack="0"/>
<pin id="408" dir="0" index="1" bw="6" slack="0"/>
<pin id="409" dir="0" index="2" bw="1" slack="0"/>
<pin id="410" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="add_ln63_11_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="9" slack="0"/>
<pin id="416" dir="0" index="1" bw="6" slack="0"/>
<pin id="417" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_11/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="trunc_ln54_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="4" slack="0"/>
<pin id="422" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="zext_ln54_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="4" slack="0"/>
<pin id="426" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="empty_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="4" slack="0"/>
<pin id="430" dir="0" index="1" bw="4" slack="0"/>
<pin id="431" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="lshr_ln56_2_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="3" slack="0"/>
<pin id="436" dir="0" index="1" bw="5" slack="0"/>
<pin id="437" dir="0" index="2" bw="3" slack="0"/>
<pin id="438" dir="0" index="3" bw="4" slack="0"/>
<pin id="439" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln56_2/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="zext_ln58_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="3" slack="0"/>
<pin id="446" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="zext_ln63_17_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="4" slack="0"/>
<pin id="450" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_17/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="add_ln63_12_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="9" slack="0"/>
<pin id="454" dir="0" index="1" bw="4" slack="0"/>
<pin id="455" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_12/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="zext_ln63_18_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="9" slack="0"/>
<pin id="460" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_18/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="or_ln56_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="4" slack="0"/>
<pin id="466" dir="0" index="1" bw="4" slack="0"/>
<pin id="467" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln56/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="icmp_ln56_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="4" slack="0"/>
<pin id="472" dir="0" index="1" bw="4" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="icmp_ln54_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="6" slack="0"/>
<pin id="478" dir="0" index="1" bw="6" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="add_ln54_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="6" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="add_ln54_2_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="4" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54_2/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="zext_ln63_21_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="4" slack="0"/>
<pin id="496" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_21/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="add_ln63_14_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="5" slack="0"/>
<pin id="500" dir="0" index="1" bw="4" slack="0"/>
<pin id="501" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_14/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="zext_ln63_22_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="6" slack="0"/>
<pin id="506" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_22/1 "/>
</bind>
</comp>

<comp id="508" class="1004" name="p_shl3_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="9" slack="0"/>
<pin id="510" dir="0" index="1" bw="6" slack="0"/>
<pin id="511" dir="0" index="2" bw="1" slack="0"/>
<pin id="512" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="add_ln63_15_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="9" slack="0"/>
<pin id="518" dir="0" index="1" bw="6" slack="0"/>
<pin id="519" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_15/1 "/>
</bind>
</comp>

<comp id="522" class="1004" name="zext_ln54_4_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="9" slack="0"/>
<pin id="524" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_4/1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="select_ln54_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="0" index="1" bw="4" slack="0"/>
<pin id="531" dir="0" index="2" bw="4" slack="0"/>
<pin id="532" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54/1 "/>
</bind>
</comp>

<comp id="536" class="1004" name="zext_ln63_23_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="4" slack="0"/>
<pin id="538" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_23/1 "/>
</bind>
</comp>

<comp id="540" class="1004" name="add_ln63_16_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="5" slack="0"/>
<pin id="542" dir="0" index="1" bw="4" slack="0"/>
<pin id="543" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_16/1 "/>
</bind>
</comp>

<comp id="546" class="1004" name="trunc_ln54_2_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="4" slack="0"/>
<pin id="548" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54_2/1 "/>
</bind>
</comp>

<comp id="550" class="1004" name="zext_ln54_5_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="4" slack="0"/>
<pin id="552" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_5/1 "/>
</bind>
</comp>

<comp id="554" class="1004" name="p_mid153_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="4" slack="0"/>
<pin id="556" dir="0" index="1" bw="4" slack="0"/>
<pin id="557" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid153/1 "/>
</bind>
</comp>

<comp id="560" class="1004" name="lshr_ln56_2_mid1_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="3" slack="0"/>
<pin id="562" dir="0" index="1" bw="5" slack="0"/>
<pin id="563" dir="0" index="2" bw="3" slack="0"/>
<pin id="564" dir="0" index="3" bw="4" slack="0"/>
<pin id="565" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln56_2_mid1/1 "/>
</bind>
</comp>

<comp id="570" class="1004" name="add_ln56_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="4" slack="0"/>
<pin id="572" dir="0" index="1" bw="3" slack="0"/>
<pin id="573" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/1 "/>
</bind>
</comp>

<comp id="576" class="1004" name="select_ln56_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="4" slack="0"/>
<pin id="579" dir="0" index="2" bw="4" slack="0"/>
<pin id="580" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln56/1 "/>
</bind>
</comp>

<comp id="584" class="1004" name="store_ln56_store_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="6" slack="0"/>
<pin id="586" dir="0" index="1" bw="6" slack="0"/>
<pin id="587" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/1 "/>
</bind>
</comp>

<comp id="589" class="1004" name="store_ln56_store_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="4" slack="0"/>
<pin id="591" dir="0" index="1" bw="4" slack="0"/>
<pin id="592" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/1 "/>
</bind>
</comp>

<comp id="594" class="1004" name="store_ln56_store_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="4" slack="0"/>
<pin id="596" dir="0" index="1" bw="4" slack="0"/>
<pin id="597" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/1 "/>
</bind>
</comp>

<comp id="599" class="1004" name="add_ln61_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="4" slack="1"/>
<pin id="601" dir="0" index="1" bw="8" slack="1"/>
<pin id="602" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61/2 "/>
</bind>
</comp>

<comp id="603" class="1004" name="tmp_s_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="0"/>
<pin id="605" dir="0" index="1" bw="32" slack="0"/>
<pin id="606" dir="0" index="2" bw="32" slack="0"/>
<pin id="607" dir="0" index="3" bw="1" slack="1"/>
<pin id="608" dir="1" index="4" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="612" class="1004" name="zext_ln63_24_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="6" slack="1"/>
<pin id="614" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_24/2 "/>
</bind>
</comp>

<comp id="615" class="1004" name="p_shl4_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="9" slack="0"/>
<pin id="617" dir="0" index="1" bw="6" slack="1"/>
<pin id="618" dir="0" index="2" bw="1" slack="0"/>
<pin id="619" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/2 "/>
</bind>
</comp>

<comp id="622" class="1004" name="add_ln63_17_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="9" slack="0"/>
<pin id="624" dir="0" index="1" bw="6" slack="0"/>
<pin id="625" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_17/2 "/>
</bind>
</comp>

<comp id="628" class="1004" name="zext_ln54_6_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="3" slack="1"/>
<pin id="630" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_6/2 "/>
</bind>
</comp>

<comp id="631" class="1004" name="select_ln54_14_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="1"/>
<pin id="633" dir="0" index="1" bw="3" slack="1"/>
<pin id="634" dir="0" index="2" bw="3" slack="1"/>
<pin id="635" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54_14/2 "/>
</bind>
</comp>

<comp id="636" class="1004" name="select_ln54_16_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="1"/>
<pin id="638" dir="0" index="1" bw="4" slack="1"/>
<pin id="639" dir="0" index="2" bw="4" slack="0"/>
<pin id="640" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54_16/2 "/>
</bind>
</comp>

<comp id="642" class="1004" name="zext_ln63_27_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="4" slack="0"/>
<pin id="644" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_27/2 "/>
</bind>
</comp>

<comp id="646" class="1004" name="add_ln63_19_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="9" slack="0"/>
<pin id="648" dir="0" index="1" bw="4" slack="0"/>
<pin id="649" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_19/2 "/>
</bind>
</comp>

<comp id="652" class="1004" name="zext_ln63_28_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="9" slack="0"/>
<pin id="654" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_28/2 "/>
</bind>
</comp>

<comp id="658" class="1004" name="add_ln61_2_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="4" slack="0"/>
<pin id="660" dir="0" index="1" bw="8" slack="1"/>
<pin id="661" dir="1" index="2" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61_2/2 "/>
</bind>
</comp>

<comp id="663" class="1004" name="zext_ln63_19_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="9" slack="1"/>
<pin id="665" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_19/3 "/>
</bind>
</comp>

<comp id="666" class="1004" name="zext_ln63_25_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="3" slack="1"/>
<pin id="668" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_25/3 "/>
</bind>
</comp>

<comp id="669" class="1004" name="zext_ln63_20_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="11" slack="0"/>
<pin id="671" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_20/4 "/>
</bind>
</comp>

<comp id="676" class="1004" name="tmp_10_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="0"/>
<pin id="678" dir="0" index="1" bw="32" slack="0"/>
<pin id="679" dir="0" index="2" bw="32" slack="0"/>
<pin id="680" dir="0" index="3" bw="32" slack="0"/>
<pin id="681" dir="0" index="4" bw="32" slack="0"/>
<pin id="682" dir="0" index="5" bw="2" slack="4"/>
<pin id="683" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="689" class="1004" name="zext_ln63_26_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="11" slack="0"/>
<pin id="691" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_26/5 "/>
</bind>
</comp>

<comp id="696" class="1004" name="zext_ln63_29_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="9" slack="3"/>
<pin id="698" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_29/5 "/>
</bind>
</comp>

<comp id="699" class="1004" name="select_ln54_13_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="5"/>
<pin id="701" dir="0" index="1" bw="2" slack="5"/>
<pin id="702" dir="0" index="2" bw="2" slack="5"/>
<pin id="703" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54_13/6 "/>
</bind>
</comp>

<comp id="704" class="1004" name="tmp_13_mid1_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="0"/>
<pin id="706" dir="0" index="1" bw="32" slack="0"/>
<pin id="707" dir="0" index="2" bw="32" slack="0"/>
<pin id="708" dir="0" index="3" bw="32" slack="0"/>
<pin id="709" dir="0" index="4" bw="32" slack="0"/>
<pin id="710" dir="0" index="5" bw="2" slack="5"/>
<pin id="711" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_13_mid1/6 "/>
</bind>
</comp>

<comp id="717" class="1004" name="zext_ln63_30_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="11" slack="0"/>
<pin id="719" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_30/6 "/>
</bind>
</comp>

<comp id="724" class="1004" name="tmp_12_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="0"/>
<pin id="726" dir="0" index="1" bw="32" slack="0"/>
<pin id="727" dir="0" index="2" bw="32" slack="0"/>
<pin id="728" dir="0" index="3" bw="32" slack="0"/>
<pin id="729" dir="0" index="4" bw="32" slack="0"/>
<pin id="730" dir="0" index="5" bw="2" slack="1"/>
<pin id="731" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_12/7 "/>
</bind>
</comp>

<comp id="737" class="1004" name="add52_2_125_load_load_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="8"/>
<pin id="739" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add52_2_125_load/9 "/>
</bind>
</comp>

<comp id="741" class="1004" name="select_ln54_15_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="15"/>
<pin id="743" dir="0" index="1" bw="32" slack="4"/>
<pin id="744" dir="0" index="2" bw="32" slack="0"/>
<pin id="745" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54_15/16 "/>
</bind>
</comp>

<comp id="747" class="1004" name="store_ln56_store_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="0"/>
<pin id="749" dir="0" index="1" bw="32" slack="19"/>
<pin id="750" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/20 "/>
</bind>
</comp>

<comp id="752" class="1007" name="grp_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="3" slack="0"/>
<pin id="754" dir="0" index="1" bw="9" slack="0"/>
<pin id="755" dir="0" index="2" bw="9" slack="0"/>
<pin id="756" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln58/1 add_ln63_13/3 "/>
</bind>
</comp>

<comp id="761" class="1007" name="grp_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="3" slack="0"/>
<pin id="763" dir="0" index="1" bw="9" slack="0"/>
<pin id="764" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="765" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln54/2 add_ln63_18/4 "/>
</bind>
</comp>

<comp id="769" class="1007" name="grp_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="3" slack="0"/>
<pin id="771" dir="0" index="1" bw="9" slack="0"/>
<pin id="772" dir="0" index="2" bw="9" slack="0"/>
<pin id="773" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln63/3 add_ln63_20/5 "/>
</bind>
</comp>

<comp id="778" class="1005" name="add52_2_125_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="32" slack="0"/>
<pin id="780" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add52_2_125 "/>
</bind>
</comp>

<comp id="785" class="1005" name="kc_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="4" slack="0"/>
<pin id="787" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="kc "/>
</bind>
</comp>

<comp id="792" class="1005" name="kr_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="4" slack="0"/>
<pin id="794" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="kr "/>
</bind>
</comp>

<comp id="799" class="1005" name="indvar_flatten55_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="6" slack="0"/>
<pin id="801" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten55 "/>
</bind>
</comp>

<comp id="806" class="1005" name="trunc_ln_read_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="1"/>
<pin id="808" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln_read "/>
</bind>
</comp>

<comp id="812" class="1005" name="zext_ln52_7_cast_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="9" slack="1"/>
<pin id="814" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln52_7_cast "/>
</bind>
</comp>

<comp id="818" class="1005" name="zext_ln52_6_cast_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="11" slack="3"/>
<pin id="820" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln52_6_cast "/>
</bind>
</comp>

<comp id="823" class="1005" name="trunc_ln54_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="2" slack="4"/>
<pin id="825" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln54 "/>
</bind>
</comp>

<comp id="829" class="1005" name="lshr_ln56_2_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="3" slack="1"/>
<pin id="831" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln56_2 "/>
</bind>
</comp>

<comp id="834" class="1005" name="zext_ln58_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="11" slack="1"/>
<pin id="836" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln58 "/>
</bind>
</comp>

<comp id="839" class="1005" name="zext_ln63_17_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="9" slack="1"/>
<pin id="841" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln63_17 "/>
</bind>
</comp>

<comp id="844" class="1005" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="9" slack="1"/>
<pin id="846" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr "/>
</bind>
</comp>

<comp id="849" class="1005" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="9" slack="1"/>
<pin id="851" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr "/>
</bind>
</comp>

<comp id="854" class="1005" name="or_ln56_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="4" slack="1"/>
<pin id="856" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="or_ln56 "/>
</bind>
</comp>

<comp id="859" class="1005" name="icmp_ln56_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="1" slack="1"/>
<pin id="861" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln56 "/>
</bind>
</comp>

<comp id="867" class="1005" name="icmp_ln54_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="1" slack="1"/>
<pin id="869" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln54 "/>
</bind>
</comp>

<comp id="871" class="1005" name="add_ln63_16_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="6" slack="1"/>
<pin id="873" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln63_16 "/>
</bind>
</comp>

<comp id="877" class="1005" name="trunc_ln54_2_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="2" slack="5"/>
<pin id="879" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln54_2 "/>
</bind>
</comp>

<comp id="883" class="1005" name="lshr_ln56_2_mid1_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="3" slack="1"/>
<pin id="885" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln56_2_mid1 "/>
</bind>
</comp>

<comp id="889" class="1005" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_3_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="9" slack="1"/>
<pin id="891" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_3 "/>
</bind>
</comp>

<comp id="894" class="1005" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_3_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="9" slack="1"/>
<pin id="896" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_3 "/>
</bind>
</comp>

<comp id="899" class="1005" name="add_ln61_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="9" slack="1"/>
<pin id="901" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln61 "/>
</bind>
</comp>

<comp id="904" class="1005" name="tmp_s_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="32" slack="4"/>
<pin id="906" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="909" class="1005" name="zext_ln54_6_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="11" slack="1"/>
<pin id="911" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln54_6 "/>
</bind>
</comp>

<comp id="914" class="1005" name="select_ln54_14_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="3" slack="1"/>
<pin id="916" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln54_14 "/>
</bind>
</comp>

<comp id="919" class="1005" name="tmp_12_mid1_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="32" slack="5"/>
<pin id="921" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_12_mid1 "/>
</bind>
</comp>

<comp id="924" class="1005" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_4_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="9" slack="1"/>
<pin id="926" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_4 "/>
</bind>
</comp>

<comp id="929" class="1005" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_4_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="9" slack="1"/>
<pin id="931" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_4 "/>
</bind>
</comp>

<comp id="934" class="1005" name="add_ln61_2_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="9" slack="3"/>
<pin id="936" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="add_ln61_2 "/>
</bind>
</comp>

<comp id="939" class="1005" name="zext_ln63_19_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="11" slack="1"/>
<pin id="941" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln63_19 "/>
</bind>
</comp>

<comp id="944" class="1005" name="zext_ln63_25_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="11" slack="1"/>
<pin id="946" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln63_25 "/>
</bind>
</comp>

<comp id="949" class="1005" name="tmp_11_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="32" slack="5"/>
<pin id="951" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="954" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_64_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="11" slack="1"/>
<pin id="956" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_64 "/>
</bind>
</comp>

<comp id="959" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_65_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="11" slack="1"/>
<pin id="961" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_65 "/>
</bind>
</comp>

<comp id="964" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_66_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="11" slack="1"/>
<pin id="966" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_66 "/>
</bind>
</comp>

<comp id="969" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_67_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="11" slack="1"/>
<pin id="971" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_67 "/>
</bind>
</comp>

<comp id="974" class="1005" name="tmp_10_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="32" slack="1"/>
<pin id="976" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="979" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_72_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="11" slack="1"/>
<pin id="981" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_72 "/>
</bind>
</comp>

<comp id="984" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_73_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="11" slack="1"/>
<pin id="986" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_73 "/>
</bind>
</comp>

<comp id="989" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_74_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="11" slack="1"/>
<pin id="991" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_74 "/>
</bind>
</comp>

<comp id="994" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_75_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="11" slack="1"/>
<pin id="996" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_75 "/>
</bind>
</comp>

<comp id="999" class="1005" name="zext_ln63_29_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="11" slack="1"/>
<pin id="1001" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln63_29 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="select_ln54_13_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="2" slack="1"/>
<pin id="1006" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln54_13 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="tmp_13_mid1_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="32" slack="1"/>
<pin id="1011" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13_mid1 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_80_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="11" slack="1"/>
<pin id="1016" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_80 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_81_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="11" slack="1"/>
<pin id="1021" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_81 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_82_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="11" slack="1"/>
<pin id="1026" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_82 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_83_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="11" slack="1"/>
<pin id="1031" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_83 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="tmp_12_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="32" slack="1"/>
<pin id="1036" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="mul_2_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="32" slack="1"/>
<pin id="1041" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_2 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="add52_2_125_load_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="32" slack="1"/>
<pin id="1046" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add52_2_125_load "/>
</bind>
</comp>

<comp id="1049" class="1005" name="mul_2_mid1_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="32" slack="4"/>
<pin id="1051" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="mul_2_mid1 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="mul_2_1_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="32" slack="7"/>
<pin id="1056" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="mul_2_1 "/>
</bind>
</comp>

<comp id="1059" class="1005" name="add52_2_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="32" slack="1"/>
<pin id="1061" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add52_2 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="select_ln54_15_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="32" slack="1"/>
<pin id="1067" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln54_15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="26" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="26" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="26" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="26" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="28" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="30" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="28" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="32" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="34" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="36" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="86" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="12" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="14" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="54" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="16" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="54" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="170"><net_src comp="147" pin="3"/><net_sink comp="161" pin=2"/></net>

<net id="180"><net_src comp="154" pin="3"/><net_sink comp="171" pin=2"/></net>

<net id="186"><net_src comp="14" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="54" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="16" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="54" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="181" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="196"><net_src comp="188" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="202"><net_src comp="14" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="54" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="16" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="54" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="197" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="212"><net_src comp="204" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="218"><net_src comp="18" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="54" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="24" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="54" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="20" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="54" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="22" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="54" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="246"><net_src comp="213" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="252"><net_src comp="227" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="258"><net_src comp="234" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="264"><net_src comp="220" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="270"><net_src comp="18" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="54" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="277"><net_src comp="24" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="54" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="284"><net_src comp="20" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="54" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="291"><net_src comp="22" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="54" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="265" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="294"><net_src comp="279" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="295"><net_src comp="286" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="296"><net_src comp="272" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="302"><net_src comp="18" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="54" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="309"><net_src comp="24" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="54" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="316"><net_src comp="20" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="54" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="323"><net_src comp="22" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="54" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="297" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="326"><net_src comp="311" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="327"><net_src comp="318" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="328"><net_src comp="304" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="333"><net_src comp="329" pin="2"/><net_sink comp="140" pin=2"/></net>

<net id="344"><net_src comp="66" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="161" pin="3"/><net_sink comp="338" pin=1"/></net>

<net id="346"><net_src comp="171" pin="3"/><net_sink comp="338" pin=2"/></net>

<net id="350"><net_src comp="116" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="122" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="104" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="128" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="38" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="372"><net_src comp="40" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="377"><net_src comp="40" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="382"><net_src comp="134" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="395"><net_src comp="386" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="359" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="392" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="405"><net_src comp="396" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="411"><net_src comp="42" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="396" pin="2"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="44" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="418"><net_src comp="406" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="402" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="423"><net_src comp="386" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="386" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="432"><net_src comp="424" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="351" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="440"><net_src comp="46" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="428" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="442"><net_src comp="48" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="443"><net_src comp="50" pin="0"/><net_sink comp="434" pin=3"/></net>

<net id="447"><net_src comp="434" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="383" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="456"><net_src comp="414" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="448" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="461"><net_src comp="452" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="463"><net_src comp="458" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="468"><net_src comp="383" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="56" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="464" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="58" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="389" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="60" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="389" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="62" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="386" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="56" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="497"><net_src comp="488" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="502"><net_src comp="359" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="494" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="507"><net_src comp="498" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="513"><net_src comp="42" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="498" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="515"><net_src comp="44" pin="0"/><net_sink comp="508" pin=2"/></net>

<net id="520"><net_src comp="508" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="504" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="525"><net_src comp="516" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="527"><net_src comp="522" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="533"><net_src comp="470" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="386" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="535"><net_src comp="488" pin="2"/><net_sink comp="528" pin=2"/></net>

<net id="539"><net_src comp="528" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="544"><net_src comp="359" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="536" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="549"><net_src comp="488" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="553"><net_src comp="488" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="558"><net_src comp="550" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="351" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="566"><net_src comp="46" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="554" pin="2"/><net_sink comp="560" pin=1"/></net>

<net id="568"><net_src comp="48" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="569"><net_src comp="50" pin="0"/><net_sink comp="560" pin=3"/></net>

<net id="574"><net_src comp="383" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="64" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="581"><net_src comp="470" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="582"><net_src comp="570" pin="2"/><net_sink comp="576" pin=1"/></net>

<net id="583"><net_src comp="64" pin="0"/><net_sink comp="576" pin=2"/></net>

<net id="588"><net_src comp="482" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="593"><net_src comp="528" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="598"><net_src comp="576" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="609"><net_src comp="66" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="610"><net_src comp="161" pin="7"/><net_sink comp="603" pin=1"/></net>

<net id="611"><net_src comp="171" pin="7"/><net_sink comp="603" pin=2"/></net>

<net id="620"><net_src comp="42" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="44" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="626"><net_src comp="615" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="612" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="641"><net_src comp="56" pin="0"/><net_sink comp="636" pin=2"/></net>

<net id="645"><net_src comp="636" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="650"><net_src comp="622" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="642" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="655"><net_src comp="646" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="657"><net_src comp="652" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="662"><net_src comp="642" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="672"><net_src comp="669" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="674"><net_src comp="669" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="675"><net_src comp="669" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="684"><net_src comp="68" pin="0"/><net_sink comp="676" pin=0"/></net>

<net id="685"><net_src comp="253" pin="3"/><net_sink comp="676" pin=1"/></net>

<net id="686"><net_src comp="259" pin="3"/><net_sink comp="676" pin=2"/></net>

<net id="687"><net_src comp="241" pin="3"/><net_sink comp="676" pin=3"/></net>

<net id="688"><net_src comp="247" pin="3"/><net_sink comp="676" pin=4"/></net>

<net id="692"><net_src comp="689" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="694"><net_src comp="689" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="695"><net_src comp="689" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="712"><net_src comp="68" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="713"><net_src comp="253" pin="3"/><net_sink comp="704" pin=1"/></net>

<net id="714"><net_src comp="259" pin="3"/><net_sink comp="704" pin=2"/></net>

<net id="715"><net_src comp="241" pin="3"/><net_sink comp="704" pin=3"/></net>

<net id="716"><net_src comp="247" pin="3"/><net_sink comp="704" pin=4"/></net>

<net id="720"><net_src comp="717" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="722"><net_src comp="717" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="723"><net_src comp="717" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="732"><net_src comp="68" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="733"><net_src comp="253" pin="3"/><net_sink comp="724" pin=1"/></net>

<net id="734"><net_src comp="259" pin="3"/><net_sink comp="724" pin=2"/></net>

<net id="735"><net_src comp="241" pin="3"/><net_sink comp="724" pin=3"/></net>

<net id="736"><net_src comp="247" pin="3"/><net_sink comp="724" pin=4"/></net>

<net id="740"><net_src comp="737" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="746"><net_src comp="329" pin="2"/><net_sink comp="741" pin=2"/></net>

<net id="751"><net_src comp="329" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="757"><net_src comp="444" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="758"><net_src comp="52" pin="0"/><net_sink comp="752" pin=1"/></net>

<net id="759"><net_src comp="663" pin="1"/><net_sink comp="752" pin=2"/></net>

<net id="760"><net_src comp="752" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="766"><net_src comp="628" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="767"><net_src comp="52" pin="0"/><net_sink comp="761" pin=1"/></net>

<net id="768"><net_src comp="761" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="774"><net_src comp="666" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="775"><net_src comp="52" pin="0"/><net_sink comp="769" pin=1"/></net>

<net id="776"><net_src comp="696" pin="1"/><net_sink comp="769" pin=2"/></net>

<net id="777"><net_src comp="769" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="781"><net_src comp="88" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="783"><net_src comp="778" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="784"><net_src comp="778" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="788"><net_src comp="92" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="790"><net_src comp="785" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="791"><net_src comp="785" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="795"><net_src comp="96" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="797"><net_src comp="792" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="798"><net_src comp="792" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="802"><net_src comp="100" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="804"><net_src comp="799" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="805"><net_src comp="799" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="809"><net_src comp="110" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="603" pin=3"/></net>

<net id="811"><net_src comp="806" pin="1"/><net_sink comp="338" pin=3"/></net>

<net id="815"><net_src comp="347" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="817"><net_src comp="812" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="821"><net_src comp="355" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="761" pin=1"/></net>

<net id="826"><net_src comp="420" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="676" pin=5"/></net>

<net id="828"><net_src comp="823" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="832"><net_src comp="434" pin="4"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="837"><net_src comp="444" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="842"><net_src comp="448" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="847"><net_src comp="147" pin="3"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="852"><net_src comp="154" pin="3"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="857"><net_src comp="464" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="862"><net_src comp="470" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="864"><net_src comp="859" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="865"><net_src comp="859" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="866"><net_src comp="859" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="870"><net_src comp="476" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="874"><net_src comp="540" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="876"><net_src comp="871" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="880"><net_src comp="546" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="699" pin=2"/></net>

<net id="882"><net_src comp="877" pin="1"/><net_sink comp="704" pin=5"/></net>

<net id="886"><net_src comp="560" pin="4"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="888"><net_src comp="883" pin="1"/><net_sink comp="631" pin=2"/></net>

<net id="892"><net_src comp="181" pin="3"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="897"><net_src comp="188" pin="3"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="902"><net_src comp="599" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="907"><net_src comp="603" pin="4"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="912"><net_src comp="628" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="917"><net_src comp="631" pin="3"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="922"><net_src comp="338" pin="4"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="927"><net_src comp="197" pin="3"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="932"><net_src comp="204" pin="3"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="937"><net_src comp="658" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="942"><net_src comp="663" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="947"><net_src comp="666" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="952"><net_src comp="338" pin="4"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="957"><net_src comp="213" pin="3"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="962"><net_src comp="220" pin="3"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="967"><net_src comp="227" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="972"><net_src comp="234" pin="3"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="977"><net_src comp="676" pin="6"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="982"><net_src comp="265" pin="3"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="987"><net_src comp="272" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="992"><net_src comp="279" pin="3"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="997"><net_src comp="286" pin="3"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="1002"><net_src comp="696" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="769" pin=1"/></net>

<net id="1007"><net_src comp="699" pin="3"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="724" pin=5"/></net>

<net id="1012"><net_src comp="704" pin="6"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="1017"><net_src comp="297" pin="3"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="1022"><net_src comp="304" pin="3"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="1027"><net_src comp="311" pin="3"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="1032"><net_src comp="318" pin="3"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="1037"><net_src comp="724" pin="6"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="1042"><net_src comp="334" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="1047"><net_src comp="737" pin="1"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="1052"><net_src comp="334" pin="2"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="1057"><net_src comp="334" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="1062"><net_src comp="329" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="1064"><net_src comp="1059" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="1068"><net_src comp="741" pin="3"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="329" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: add52_2_out | {12 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0 | {}
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0 | {}
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_in_3 | {}
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_in_1 | {}
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_in | {}
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_in_2 | {}
 - Input state : 
	Port: conv1_Pipeline_KR_KC2 : select_ln63_2 | {1 }
	Port: conv1_Pipeline_KR_KC2 : or_ln63 | {1 }
	Port: conv1_Pipeline_KR_KC2 : zext_ln52_5 | {1 }
	Port: conv1_Pipeline_KR_KC2 : zext_ln52_7 | {1 }
	Port: conv1_Pipeline_KR_KC2 : trunc_ln | {1 }
	Port: conv1_Pipeline_KR_KC2 : zext_ln52_6 | {1 }
	Port: conv1_Pipeline_KR_KC2 : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0 | {1 2 3 }
	Port: conv1_Pipeline_KR_KC2 : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0 | {1 2 3 }
	Port: conv1_Pipeline_KR_KC2 : conv1_float_255_255_float_1_9_9_float_float_255_255_in_3 | {4 5 6 7 }
	Port: conv1_Pipeline_KR_KC2 : conv1_float_255_255_float_1_9_9_float_float_255_255_in_1 | {4 5 6 7 }
	Port: conv1_Pipeline_KR_KC2 : conv1_float_255_255_float_1_9_9_float_float_255_255_in | {4 5 6 7 }
	Port: conv1_Pipeline_KR_KC2 : conv1_float_255_255_float_1_9_9_float_float_255_255_in_2 | {4 5 6 7 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		kc_2 : 1
		kr_2 : 1
		indvar_flatten55_load : 1
		zext_ln63 : 2
		add_ln63 : 3
		zext_ln63_16 : 4
		p_shl : 4
		add_ln63_11 : 5
		trunc_ln54 : 2
		zext_ln54 : 2
		empty : 3
		lshr_ln56_2 : 4
		zext_ln58 : 5
		mul_ln58 : 6
		zext_ln63_17 : 2
		add_ln63_12 : 6
		zext_ln63_18 : 7
		p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr : 8
		p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr : 8
		p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load : 9
		p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load : 9
		or_ln56 : 2
		icmp_ln56 : 2
		icmp_ln54 : 2
		add_ln54 : 2
		br_ln54 : 3
		add_ln54_2 : 2
		zext_ln63_21 : 3
		add_ln63_14 : 4
		zext_ln63_22 : 5
		p_shl3 : 5
		add_ln63_15 : 6
		zext_ln54_4 : 7
		select_ln54 : 3
		zext_ln63_23 : 4
		add_ln63_16 : 5
		trunc_ln54_2 : 3
		zext_ln54_5 : 3
		p_mid153 : 4
		lshr_ln56_2_mid1 : 5
		p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_3 : 8
		p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_3 : 8
		p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_3 : 9
		p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_3 : 9
		add_ln56 : 2
		select_ln56 : 3
		store_ln56 : 3
		store_ln56 : 4
		store_ln56 : 4
	State 2
		tmp_s : 1
		add_ln63_17 : 1
		mul_ln54 : 1
		tmp_12_mid1 : 1
		zext_ln63_27 : 1
		add_ln63_19 : 2
		zext_ln63_28 : 3
		p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_4 : 4
		p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_4 : 4
		add_ln61_2 : 2
		p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_4 : 5
		p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_4 : 5
	State 3
		add_ln63_13 : 1
		mul_ln63 : 1
		tmp_11 : 1
	State 4
		zext_ln63_20 : 1
		conv1_float_255_255_float_1_9_9_float_float_255_255_in_64 : 2
		conv1_float_255_255_float_1_9_9_float_float_255_255_in_65 : 2
		conv1_float_255_255_float_1_9_9_float_float_255_255_in_66 : 2
		conv1_float_255_255_float_1_9_9_float_float_255_255_in_67 : 2
		conv1_float_255_255_float_1_9_9_float_float_255_255_in_68 : 3
		conv1_float_255_255_float_1_9_9_float_float_255_255_in_69 : 3
		conv1_float_255_255_float_1_9_9_float_float_255_255_in_70 : 3
		conv1_float_255_255_float_1_9_9_float_float_255_255_in_71 : 3
		add_ln63_18 : 1
	State 5
		tmp_10 : 1
		zext_ln63_26 : 1
		conv1_float_255_255_float_1_9_9_float_float_255_255_in_72 : 2
		conv1_float_255_255_float_1_9_9_float_float_255_255_in_73 : 2
		conv1_float_255_255_float_1_9_9_float_float_255_255_in_74 : 2
		conv1_float_255_255_float_1_9_9_float_float_255_255_in_75 : 2
		conv1_float_255_255_float_1_9_9_float_float_255_255_in_76 : 3
		conv1_float_255_255_float_1_9_9_float_float_255_255_in_77 : 3
		conv1_float_255_255_float_1_9_9_float_float_255_255_in_78 : 3
		conv1_float_255_255_float_1_9_9_float_float_255_255_in_79 : 3
		add_ln63_20 : 1
	State 6
		tmp_13_mid1 : 1
		zext_ln63_30 : 1
		conv1_float_255_255_float_1_9_9_float_float_255_255_in_80 : 2
		conv1_float_255_255_float_1_9_9_float_float_255_255_in_81 : 2
		conv1_float_255_255_float_1_9_9_float_float_255_255_in_82 : 2
		conv1_float_255_255_float_1_9_9_float_float_255_255_in_83 : 2
		conv1_float_255_255_float_1_9_9_float_float_255_255_in_84 : 3
		conv1_float_255_255_float_1_9_9_float_float_255_255_in_85 : 3
		conv1_float_255_255_float_1_9_9_float_float_255_255_in_86 : 3
		conv1_float_255_255_float_1_9_9_float_float_255_255_in_87 : 3
	State 7
		tmp_12 : 1
	State 8
	State 9
		add52_2 : 1
	State 10
	State 11
	State 12
		write_ln63 : 1
	State 13
	State 14
	State 15
	State 16
		select_ln54_15 : 1
	State 17
	State 18
	State 19
	State 20
		store_ln56 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_329           |    2    |   227   |   214   |
|----------|--------------------------------|---------|---------|---------|
|   fmul   |           grp_fu_334           |    3    |   128   |   135   |
|----------|--------------------------------|---------|---------|---------|
|          |         add_ln63_fu_396        |    0    |    0    |    12   |
|          |       add_ln63_11_fu_414       |    0    |    0    |    18   |
|          |          empty_fu_428          |    0    |    0    |    12   |
|          |       add_ln63_12_fu_452       |    0    |    0    |    18   |
|          |         add_ln54_fu_482        |    0    |    0    |    13   |
|          |        add_ln54_2_fu_488       |    0    |    0    |    12   |
|          |       add_ln63_14_fu_498       |    0    |    0    |    12   |
|    add   |       add_ln63_15_fu_516       |    0    |    0    |    16   |
|          |       add_ln63_16_fu_540       |    0    |    0    |    12   |
|          |         p_mid153_fu_554        |    0    |    0    |    12   |
|          |         add_ln56_fu_570        |    0    |    0    |    12   |
|          |         add_ln61_fu_599        |    0    |    0    |    15   |
|          |       add_ln63_17_fu_622       |    0    |    0    |    18   |
|          |       add_ln63_19_fu_646       |    0    |    0    |    18   |
|          |        add_ln61_2_fu_658       |    0    |    0    |    15   |
|----------|--------------------------------|---------|---------|---------|
|          |           grp_fu_338           |    0    |    0    |    9    |
|          |          tmp_s_fu_603          |    0    |    0    |    9    |
|    mux   |          tmp_10_fu_676         |    0    |    0    |    20   |
|          |       tmp_13_mid1_fu_704       |    0    |    0    |    20   |
|          |          tmp_12_fu_724         |    0    |    0    |    20   |
|----------|--------------------------------|---------|---------|---------|
|          |       select_ln54_fu_528       |    0    |    0    |    4    |
|          |       select_ln56_fu_576       |    0    |    0    |    4    |
|  select  |      select_ln54_14_fu_631     |    0    |    0    |    3    |
|          |      select_ln54_16_fu_636     |    0    |    0    |    4    |
|          |      select_ln54_13_fu_699     |    0    |    0    |    2    |
|          |      select_ln54_15_fu_741     |    0    |    0    |    32   |
|----------|--------------------------------|---------|---------|---------|
|   icmp   |        icmp_ln56_fu_470        |    0    |    0    |    12   |
|          |        icmp_ln54_fu_476        |    0    |    0    |    13   |
|----------|--------------------------------|---------|---------|---------|
|          |           grp_fu_752           |    1    |    0    |    0    |
|  muladd  |           grp_fu_761           |    1    |    0    |    0    |
|          |           grp_fu_769           |    1    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |  zext_ln52_6_read_read_fu_104  |    0    |    0    |    0    |
|          |    trunc_ln_read_read_fu_110   |    0    |    0    |    0    |
|   read   |  zext_ln52_7_read_read_fu_116  |    0    |    0    |    0    |
|          |  zext_ln52_5_read_read_fu_122  |    0    |    0    |    0    |
|          |    or_ln63_read_read_fu_128    |    0    |    0    |    0    |
|          | select_ln63_2_read_read_fu_134 |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   write  |     write_ln63_write_fu_140    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |     zext_ln52_7_cast_fu_347    |    0    |    0    |    0    |
|          |     zext_ln52_5_cast_fu_351    |    0    |    0    |    0    |
|          |     zext_ln52_6_cast_fu_355    |    0    |    0    |    0    |
|          |       or_ln63_cast_fu_359      |    0    |    0    |    0    |
|          |        zext_ln63_fu_392        |    0    |    0    |    0    |
|          |       zext_ln63_16_fu_402      |    0    |    0    |    0    |
|          |        zext_ln54_fu_424        |    0    |    0    |    0    |
|          |        zext_ln58_fu_444        |    0    |    0    |    0    |
|          |       zext_ln63_17_fu_448      |    0    |    0    |    0    |
|          |       zext_ln63_18_fu_458      |    0    |    0    |    0    |
|          |       zext_ln63_21_fu_494      |    0    |    0    |    0    |
|          |       zext_ln63_22_fu_504      |    0    |    0    |    0    |
|   zext   |       zext_ln54_4_fu_522       |    0    |    0    |    0    |
|          |       zext_ln63_23_fu_536      |    0    |    0    |    0    |
|          |       zext_ln54_5_fu_550       |    0    |    0    |    0    |
|          |       zext_ln63_24_fu_612      |    0    |    0    |    0    |
|          |       zext_ln54_6_fu_628       |    0    |    0    |    0    |
|          |       zext_ln63_27_fu_642      |    0    |    0    |    0    |
|          |       zext_ln63_28_fu_652      |    0    |    0    |    0    |
|          |       zext_ln63_19_fu_663      |    0    |    0    |    0    |
|          |       zext_ln63_25_fu_666      |    0    |    0    |    0    |
|          |       zext_ln63_20_fu_669      |    0    |    0    |    0    |
|          |       zext_ln63_26_fu_689      |    0    |    0    |    0    |
|          |       zext_ln63_29_fu_696      |    0    |    0    |    0    |
|          |       zext_ln63_30_fu_717      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          p_shl_fu_406          |    0    |    0    |    0    |
|bitconcatenate|          p_shl3_fu_508         |    0    |    0    |    0    |
|          |          p_shl4_fu_615         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   trunc  |        trunc_ln54_fu_420       |    0    |    0    |    0    |
|          |       trunc_ln54_2_fu_546      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|partselect|       lshr_ln56_2_fu_434       |    0    |    0    |    0    |
|          |     lshr_ln56_2_mid1_fu_560    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|    or    |         or_ln56_fu_464         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    8    |   355   |   716   |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------------------------------------------+--------+
|                                                                         |   FF   |
+-------------------------------------------------------------------------+--------+
|                        add52_2_125_load_reg_1044                        |   32   |
|                           add52_2_125_reg_778                           |   32   |
|                             add52_2_reg_1059                            |   32   |
|                            add_ln61_2_reg_934                           |    9   |
|                             add_ln61_reg_899                            |    9   |
|                           add_ln63_16_reg_871                           |    6   |
|    conv1_float_255_255_float_1_9_9_float_float_255_255_in_64_reg_954    |   11   |
|    conv1_float_255_255_float_1_9_9_float_float_255_255_in_65_reg_959    |   11   |
|    conv1_float_255_255_float_1_9_9_float_float_255_255_in_66_reg_964    |   11   |
|    conv1_float_255_255_float_1_9_9_float_float_255_255_in_67_reg_969    |   11   |
|    conv1_float_255_255_float_1_9_9_float_float_255_255_in_72_reg_979    |   11   |
|    conv1_float_255_255_float_1_9_9_float_float_255_255_in_73_reg_984    |   11   |
|    conv1_float_255_255_float_1_9_9_float_float_255_255_in_74_reg_989    |   11   |
|    conv1_float_255_255_float_1_9_9_float_float_255_255_in_75_reg_994    |   11   |
|    conv1_float_255_255_float_1_9_9_float_float_255_255_in_80_reg_1014   |   11   |
|    conv1_float_255_255_float_1_9_9_float_float_255_255_in_81_reg_1019   |   11   |
|    conv1_float_255_255_float_1_9_9_float_float_255_255_in_82_reg_1024   |   11   |
|    conv1_float_255_255_float_1_9_9_float_float_255_255_in_83_reg_1029   |   11   |
|                            icmp_ln54_reg_867                            |    1   |
|                            icmp_ln56_reg_859                            |    1   |
|                         indvar_flatten55_reg_799                        |    6   |
|                                kc_reg_785                               |    4   |
|                                kr_reg_792                               |    4   |
|                         lshr_ln56_2_mid1_reg_883                        |    3   |
|                           lshr_ln56_2_reg_829                           |    3   |
|                             mul_2_1_reg_1054                            |   32   |
|                           mul_2_mid1_reg_1049                           |   32   |
|                              mul_2_reg_1039                             |   32   |
|                             or_ln56_reg_854                             |    4   |
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_3_reg_889|    9   |
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_4_reg_924|    9   |
| p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_reg_844 |    9   |
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_3_reg_894|    9   |
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_4_reg_929|    9   |
| p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_reg_849 |    9   |
|                         select_ln54_13_reg_1004                         |    2   |
|                          select_ln54_14_reg_914                         |    3   |
|                         select_ln54_15_reg_1065                         |   32   |
|                              tmp_10_reg_974                             |   32   |
|                              tmp_11_reg_949                             |   32   |
|                           tmp_12_mid1_reg_919                           |   32   |
|                             tmp_12_reg_1034                             |   32   |
|                           tmp_13_mid1_reg_1009                          |   32   |
|                              tmp_s_reg_904                              |   32   |
|                           trunc_ln54_2_reg_877                          |    2   |
|                            trunc_ln54_reg_823                           |    2   |
|                          trunc_ln_read_reg_806                          |    1   |
|                         zext_ln52_6_cast_reg_818                        |   11   |
|                         zext_ln52_7_cast_reg_812                        |    9   |
|                           zext_ln54_6_reg_909                           |   11   |
|                            zext_ln58_reg_834                            |   11   |
|                           zext_ln63_17_reg_839                          |    9   |
|                           zext_ln63_19_reg_939                          |   11   |
|                           zext_ln63_25_reg_944                          |   11   |
|                           zext_ln63_29_reg_999                          |   11   |
+-------------------------------------------------------------------------+--------+
|                                  Total                                  |   746  |
+-------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_161 |  p0  |   4  |   9  |   36   ||    20   |
| grp_access_fu_161 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_171 |  p0  |   4  |   9  |   36   ||    20   |
| grp_access_fu_171 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_241 |  p0  |   6  |  11  |   66   ||    31   |
| grp_access_fu_247 |  p0  |   6  |  11  |   66   ||    31   |
| grp_access_fu_253 |  p0  |   6  |  11  |   66   ||    31   |
| grp_access_fu_259 |  p0  |   6  |  11  |   66   ||    31   |
|     grp_fu_329    |  p0  |   4  |  32  |   128  ||    20   |
|     grp_fu_329    |  p1  |   3  |  32  |   96   ||    14   |
|     grp_fu_334    |  p0  |   3  |  32  |   96   ||    14   |
|     grp_fu_334    |  p1  |   3  |  32  |   96   ||    14   |
|     grp_fu_752    |  p0  |   2  |   3  |    6   ||    9    |
|     grp_fu_752    |  p1  |   2  |   9  |   18   ||    9    |
|     grp_fu_761    |  p0  |   2  |   3  |    6   ||    9    |
|     grp_fu_761    |  p1  |   2  |   9  |   18   ||    9    |
|     grp_fu_769    |  p0  |   2  |   3  |    6   ||    9    |
|     grp_fu_769    |  p1  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   824  ||  8.911  ||   298   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |   355  |   716  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   298  |
|  Register |    -   |    -   |   746  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    8   |  1101  |  1014  |
+-----------+--------+--------+--------+--------+
