
*** Running vivado
    with args -log cksum.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source cksum.tcl -notrace


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source cksum.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1697.465 ; gain = 8.023 ; free physical = 9451 ; free virtual = 13584
Command: link_design -top cksum -part xcku040-ffva1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/amd/training/Pipelining/lab/KCU105/cksum/cksum.gen/sources_1/ip/clk_gen/clk_gen.dcp' for cell 'clk_gen_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2333.762 ; gain = 0.000 ; free physical = 8843 ; free virtual = 12976
INFO: [Netlist 29-17] Analyzing 193 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'cksum' is not ideal for floorplanning, since the cellview 'cksum' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/amd/training/Pipelining/lab/KCU105/cksum/cksum.gen/sources_1/ip/clk_gen/clk_gen_board.xdc] for cell 'clk_gen_inst/inst'
Finished Parsing XDC File [/home/amd/training/Pipelining/lab/KCU105/cksum/cksum.gen/sources_1/ip/clk_gen/clk_gen_board.xdc] for cell 'clk_gen_inst/inst'
Parsing XDC File [/home/amd/training/Pipelining/lab/KCU105/cksum/cksum.gen/sources_1/ip/clk_gen/clk_gen.xdc] for cell 'clk_gen_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/amd/training/Pipelining/lab/KCU105/cksum/cksum.gen/sources_1/ip/clk_gen/clk_gen.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/amd/training/Pipelining/lab/KCU105/cksum/cksum.gen/sources_1/ip/clk_gen/clk_gen.xdc:57]
Finished Parsing XDC File [/home/amd/training/Pipelining/lab/KCU105/cksum/cksum.gen/sources_1/ip/clk_gen/clk_gen.xdc] for cell 'clk_gen_inst/inst'
Parsing XDC File [/home/amd/training/Pipelining/lab/KCU105/cksum/cksum.srcs/constrs_1/imports/support/cksum.xdc]
WARNING: [Constraints 18-619] A clock with name 'SysClk_in' already exists, overwriting the previous clock with the same name. [/home/amd/training/Pipelining/lab/KCU105/cksum/cksum.srcs/constrs_1/imports/support/cksum.xdc:1]
Finished Parsing XDC File [/home/amd/training/Pipelining/lab/KCU105/cksum/cksum.srcs/constrs_1/imports/support/cksum.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2662.879 ; gain = 0.000 ; free physical = 8654 ; free virtual = 12787
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 138 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 138 instances

10 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2662.879 ; gain = 894.727 ; free physical = 8654 ; free virtual = 12787
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2702.898 ; gain = 32.016 ; free physical = 8651 ; free virtual = 12785

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: e7d24e47

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2702.898 ; gain = 0.000 ; free physical = 8651 ; free virtual = 12785

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 128b686ca

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2990.664 ; gain = 0.000 ; free physical = 8425 ; free virtual = 12558
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 124c02950

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2990.664 ; gain = 0.000 ; free physical = 8425 ; free virtual = 12558
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: caca19f4

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2990.664 ; gain = 0.000 ; free physical = 8425 ; free virtual = 12558
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Sweep, 16 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: caca19f4

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2990.664 ; gain = 0.000 ; free physical = 8424 ; free virtual = 12558
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: caca19f4

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2990.664 ; gain = 0.000 ; free physical = 8424 ; free virtual = 12558
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: caca19f4

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2990.664 ; gain = 0.000 ; free physical = 8424 ; free virtual = 12558
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               1  |                                             16  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2990.664 ; gain = 0.000 ; free physical = 8424 ; free virtual = 12558
Ending Logic Optimization Task | Checksum: 151771349

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2990.664 ; gain = 0.000 ; free physical = 8424 ; free virtual = 12558

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 151771349

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2990.664 ; gain = 0.000 ; free physical = 8424 ; free virtual = 12558

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 151771349

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2990.664 ; gain = 0.000 ; free physical = 8424 ; free virtual = 12558

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2990.664 ; gain = 0.000 ; free physical = 8424 ; free virtual = 12558
Ending Netlist Obfuscation Task | Checksum: 151771349

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2990.664 ; gain = 0.000 ; free physical = 8424 ; free virtual = 12558
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/amd/training/Pipelining/lab/KCU105/cksum/cksum.runs/impl_pipe1/cksum_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file cksum_drc_opted.rpt -pb cksum_drc_opted.pb -rpx cksum_drc_opted.rpx
Command: report_drc -file cksum_drc_opted.rpt -pb cksum_drc_opted.pb -rpx cksum_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/amd/training/Pipelining/lab/KCU105/cksum/cksum.runs/impl_pipe1/cksum_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3050.562 ; gain = 0.000 ; free physical = 8364 ; free virtual = 12498
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 80a273e0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3050.562 ; gain = 0.000 ; free physical = 8364 ; free virtual = 12498
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3050.562 ; gain = 0.000 ; free physical = 8364 ; free virtual = 12498

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1daf3cd10

Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 3803.367 ; gain = 752.805 ; free physical = 7873 ; free virtual = 12007

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 28540a077

Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 3806.379 ; gain = 755.816 ; free physical = 7845 ; free virtual = 11979

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 28540a077

Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 3806.379 ; gain = 755.816 ; free physical = 7845 ; free virtual = 11979
Phase 1 Placer Initialization | Checksum: 28540a077

Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 3806.379 ; gain = 755.816 ; free physical = 7845 ; free virtual = 11979

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1ee85287e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 3806.379 ; gain = 755.816 ; free physical = 7845 ; free virtual = 11978

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2c0b2f309

Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 3806.379 ; gain = 755.816 ; free physical = 7844 ; free virtual = 11978

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2c0b2f309

Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 3806.379 ; gain = 755.816 ; free physical = 7844 ; free virtual = 11978

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 2665fa81c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 3809.391 ; gain = 758.828 ; free physical = 7798 ; free virtual = 11932

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3809.391 ; gain = 0.000 ; free physical = 7798 ; free virtual = 11932

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 2665fa81c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 3809.391 ; gain = 758.828 ; free physical = 7798 ; free virtual = 11932
Phase 2.4 Global Placement Core | Checksum: 29f728c7a

Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 3809.391 ; gain = 758.828 ; free physical = 7801 ; free virtual = 11935
Phase 2 Global Placement | Checksum: 29f728c7a

Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 3809.391 ; gain = 758.828 ; free physical = 7801 ; free virtual = 11935

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 26633bf07

Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 3809.391 ; gain = 758.828 ; free physical = 7801 ; free virtual = 11935

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2601afcf6

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 3809.391 ; gain = 758.828 ; free physical = 7801 ; free virtual = 11935

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 2708605c7

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 3809.391 ; gain = 758.828 ; free physical = 7793 ; free virtual = 11927

Phase 3.3.2 DP Optimization
Phase 3.3.2 DP Optimization | Checksum: 1e357a6e8

Time (s): cpu = 00:00:38 ; elapsed = 00:00:35 . Memory (MB): peak = 3809.391 ; gain = 758.828 ; free physical = 7782 ; free virtual = 11916

Phase 3.3.3 Flow Legalize Slice Clusters
Phase 3.3.3 Flow Legalize Slice Clusters | Checksum: 25864023a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:35 . Memory (MB): peak = 3809.391 ; gain = 758.828 ; free physical = 7783 ; free virtual = 11917

Phase 3.3.4 Slice Area Swap

Phase 3.3.4.1 Slice Area Swap Initial
Phase 3.3.4.1 Slice Area Swap Initial | Checksum: 25ce25940

Time (s): cpu = 00:00:38 ; elapsed = 00:00:35 . Memory (MB): peak = 3809.391 ; gain = 758.828 ; free physical = 7782 ; free virtual = 11916
Phase 3.3.4 Slice Area Swap | Checksum: 25ce25940

Time (s): cpu = 00:00:38 ; elapsed = 00:00:35 . Memory (MB): peak = 3809.391 ; gain = 758.828 ; free physical = 7765 ; free virtual = 11899
Phase 3.3 Small Shape DP | Checksum: 2718541ba

Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 3809.391 ; gain = 758.828 ; free physical = 7783 ; free virtual = 11917

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 259534c77

Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 3809.391 ; gain = 758.828 ; free physical = 7783 ; free virtual = 11917

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 2109391c6

Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 3809.391 ; gain = 758.828 ; free physical = 7783 ; free virtual = 11917

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 246fcb768

Time (s): cpu = 00:00:43 ; elapsed = 00:00:39 . Memory (MB): peak = 3809.391 ; gain = 758.828 ; free physical = 7786 ; free virtual = 11920
Phase 3 Detail Placement | Checksum: 246fcb768

Time (s): cpu = 00:00:43 ; elapsed = 00:00:39 . Memory (MB): peak = 3809.391 ; gain = 758.828 ; free physical = 7786 ; free virtual = 11920

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 190cecc3b

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.912 | TNS=-9.441 |
Phase 1 Physical Synthesis Initialization | Checksum: 1e3c4444b

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3809.391 ; gain = 0.000 ; free physical = 7778 ; free virtual = 11912
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 24cfb328f

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3809.391 ; gain = 0.000 ; free physical = 7778 ; free virtual = 11912
Phase 4.1.1.1 BUFG Insertion | Checksum: 190cecc3b

Time (s): cpu = 00:00:44 ; elapsed = 00:00:40 . Memory (MB): peak = 3809.391 ; gain = 758.828 ; free physical = 7778 ; free virtual = 11912

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.650. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1c58dc412

Time (s): cpu = 00:01:02 ; elapsed = 00:00:59 . Memory (MB): peak = 3809.391 ; gain = 758.828 ; free physical = 7773 ; free virtual = 11906

Time (s): cpu = 00:01:02 ; elapsed = 00:00:59 . Memory (MB): peak = 3809.391 ; gain = 758.828 ; free physical = 7773 ; free virtual = 11906
Phase 4.1 Post Commit Optimization | Checksum: 1c58dc412

Time (s): cpu = 00:01:02 ; elapsed = 00:00:59 . Memory (MB): peak = 3809.391 ; gain = 758.828 ; free physical = 7773 ; free virtual = 11906
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3809.391 ; gain = 0.000 ; free physical = 7779 ; free virtual = 11913

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2556bd13c

Time (s): cpu = 00:01:03 ; elapsed = 00:01:00 . Memory (MB): peak = 3809.391 ; gain = 758.828 ; free physical = 7787 ; free virtual = 11920

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                4x4|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2556bd13c

Time (s): cpu = 00:01:03 ; elapsed = 00:01:00 . Memory (MB): peak = 3809.391 ; gain = 758.828 ; free physical = 7787 ; free virtual = 11920
Phase 4.3 Placer Reporting | Checksum: 2556bd13c

Time (s): cpu = 00:01:03 ; elapsed = 00:01:00 . Memory (MB): peak = 3809.391 ; gain = 758.828 ; free physical = 7787 ; free virtual = 11920

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3809.391 ; gain = 0.000 ; free physical = 7787 ; free virtual = 11920

Time (s): cpu = 00:01:03 ; elapsed = 00:01:00 . Memory (MB): peak = 3809.391 ; gain = 758.828 ; free physical = 7787 ; free virtual = 11920
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d7c6d94f

Time (s): cpu = 00:01:03 ; elapsed = 00:01:00 . Memory (MB): peak = 3809.391 ; gain = 758.828 ; free physical = 7787 ; free virtual = 11920
Ending Placer Task | Checksum: 146b5be89

Time (s): cpu = 00:01:03 ; elapsed = 00:01:00 . Memory (MB): peak = 3809.391 ; gain = 758.828 ; free physical = 7787 ; free virtual = 11920
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:01 . Memory (MB): peak = 3809.391 ; gain = 764.766 ; free physical = 7837 ; free virtual = 11971
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3825.398 ; gain = 8.004 ; free physical = 7831 ; free virtual = 11968
INFO: [Common 17-1381] The checkpoint '/home/amd/training/Pipelining/lab/KCU105/cksum/cksum.runs/impl_pipe1/cksum_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file cksum_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3833.402 ; gain = 0.000 ; free physical = 7806 ; free virtual = 11941
INFO: [runtcl-4] Executing : report_utilization -file cksum_utilization_placed.rpt -pb cksum_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file cksum_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3833.402 ; gain = 0.000 ; free physical = 7837 ; free virtual = 11972
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3833.402 ; gain = 0.000 ; free physical = 7812 ; free virtual = 11947
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.80s |  WALL: 0.51s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3833.402 ; gain = 0.000 ; free physical = 7812 ; free virtual = 11947

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.638 | TNS=-5.720 |
Phase 1 Physical Synthesis Initialization | Checksum: 1ad1685ac

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.83 . Memory (MB): peak = 3833.402 ; gain = 0.000 ; free physical = 7788 ; free virtual = 11923
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.638 | TNS=-5.720 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1ad1685ac

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.86 . Memory (MB): peak = 3833.402 ; gain = 0.000 ; free physical = 7788 ; free virtual = 11923

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.638 | TNS=-5.720 |
INFO: [Physopt 32-702] Processed net In2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L3Chksum4[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L3ChksumPartial_reg[15]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net L3ChksumPartial[15]_i_2_n_0.  Re-placed instance L3ChksumPartial[15]_i_2
INFO: [Physopt 32-735] Processed net L3ChksumPartial[15]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.610 | TNS=-5.636 |
INFO: [Physopt 32-663] Processed net L3ChksumPartial[15]_i_2_n_0.  Re-placed instance L3ChksumPartial[15]_i_2
INFO: [Physopt 32-735] Processed net L3ChksumPartial[15]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.565 | TNS=-5.501 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 46 pins.
INFO: [Physopt 32-735] Processed net L3ChksumPartial[15]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.557 | TNS=-5.477 |
INFO: [Physopt 32-702] Processed net L3ChksumPartial[15]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net L3ChksumPartial[15]_i_18_n_0.  Re-placed instance L3ChksumPartial[15]_i_18
INFO: [Physopt 32-735] Processed net L3ChksumPartial[15]_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.544 | TNS=-5.438 |
INFO: [Physopt 32-702] Processed net L3ChksumPartial[15]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net L3ChksumPartial[15]_i_24_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net L3ChksumPartial[15]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L3ChksumPartial_reg[18]_i_10_n_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L3ChksumPartial_reg[15]_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L3ChksumPartial[15]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L3ChksumPartial0[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net In2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L3Chksum4[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L3ChksumPartial[15]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L3ChksumPartial[15]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L3ChksumPartial_reg[18]_i_10_n_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L3ChksumPartial[15]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L3ChksumPartial0[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.544 | TNS=-5.438 |
Phase 3 Critical Path Optimization | Checksum: 1ad1685ac

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3833.402 ; gain = 0.000 ; free physical = 7798 ; free virtual = 11933

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.544 | TNS=-5.438 |
INFO: [Physopt 32-702] Processed net In2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L3Chksum4[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L3ChksumPartial_reg[15]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L3ChksumPartial[15]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net L3ChksumPartial[15]_i_24_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net L3ChksumPartial[15]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L3ChksumPartial_reg[18]_i_10_n_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L3ChksumPartial_reg[15]_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L3ChksumPartial[15]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L3ChksumPartial0[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net In2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L3Chksum4[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L3ChksumPartial[15]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L3ChksumPartial[15]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L3ChksumPartial_reg[18]_i_10_n_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L3ChksumPartial[15]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L3ChksumPartial0[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.544 | TNS=-5.438 |
Phase 4 Critical Path Optimization | Checksum: 1ad1685ac

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3833.402 ; gain = 0.000 ; free physical = 7798 ; free virtual = 11933
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3833.402 ; gain = 0.000 ; free physical = 7798 ; free virtual = 11933
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3833.402 ; gain = 0.000 ; free physical = 7797 ; free virtual = 11932
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.544 | TNS=-5.438 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.094  |          0.282  |            0  |              0  |                     4  |           0  |           2  |  00:00:06  |
|  Total          |          0.094  |          0.282  |            0  |              0  |                     4  |           0  |           3  |  00:00:06  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3833.402 ; gain = 0.000 ; free physical = 7797 ; free virtual = 11932
Ending Physical Synthesis Task | Checksum: 294fa1009

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3833.402 ; gain = 0.000 ; free physical = 7797 ; free virtual = 11932
INFO: [Common 17-83] Releasing license: Implementation
133 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3833.402 ; gain = 0.000 ; free physical = 7809 ; free virtual = 11944
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3833.402 ; gain = 0.000 ; free physical = 7806 ; free virtual = 11945
INFO: [Common 17-1381] The checkpoint '/home/amd/training/Pipelining/lab/KCU105/cksum/cksum.runs/impl_pipe1/cksum_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 6d8900d7 ConstDB: 0 ShapeSum: c6be629f RouteDB: 8fde0d2a
Post Restoration Checksum: NetGraph: 9cfdf0d4 NumContArr: 29b1378d Constraints: 260b97b7 Timing: 0
Phase 1 Build RT Design | Checksum: ecbac018

Time (s): cpu = 00:01:49 ; elapsed = 00:01:36 . Memory (MB): peak = 3883.246 ; gain = 49.844 ; free physical = 7596 ; free virtual = 11732

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: ecbac018

Time (s): cpu = 00:01:49 ; elapsed = 00:01:36 . Memory (MB): peak = 3885.246 ; gain = 51.844 ; free physical = 7573 ; free virtual = 11708

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: ecbac018

Time (s): cpu = 00:01:49 ; elapsed = 00:01:36 . Memory (MB): peak = 3885.246 ; gain = 51.844 ; free physical = 7573 ; free virtual = 11708

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: f441d5d9

Time (s): cpu = 00:01:50 ; elapsed = 00:01:37 . Memory (MB): peak = 3961.246 ; gain = 127.844 ; free physical = 7568 ; free virtual = 11704

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 16ee8e902

Time (s): cpu = 00:01:51 ; elapsed = 00:01:37 . Memory (MB): peak = 3961.246 ; gain = 127.844 ; free physical = 7567 ; free virtual = 11703
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.567 | TNS=-4.372 | WHS=0.044  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 901
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 846
  Number of Partially Routed Nets     = 55
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1f43232ab

Time (s): cpu = 00:01:52 ; elapsed = 00:01:38 . Memory (MB): peak = 3966.246 ; gain = 132.844 ; free physical = 7558 ; free virtual = 11694

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1f43232ab

Time (s): cpu = 00:01:52 ; elapsed = 00:01:38 . Memory (MB): peak = 3966.246 ; gain = 132.844 ; free physical = 7558 ; free virtual = 11694
Phase 3 Initial Routing | Checksum: 138f51568

Time (s): cpu = 00:01:56 ; elapsed = 00:01:39 . Memory (MB): peak = 3966.246 ; gain = 132.844 ; free physical = 7551 ; free virtual = 11687

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 139
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.616 | TNS=-5.340 | WHS=0.049  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 21dc028f3

Time (s): cpu = 00:01:58 ; elapsed = 00:01:40 . Memory (MB): peak = 3966.246 ; gain = 132.844 ; free physical = 7547 ; free virtual = 11683

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.598 | TNS=-4.994 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 24c99e3ac

Time (s): cpu = 00:01:59 ; elapsed = 00:01:42 . Memory (MB): peak = 3966.246 ; gain = 132.844 ; free physical = 7543 ; free virtual = 11679

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.585 | TNS=-4.874 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1fe46d18f

Time (s): cpu = 00:02:00 ; elapsed = 00:01:42 . Memory (MB): peak = 3966.246 ; gain = 132.844 ; free physical = 7550 ; free virtual = 11686

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.550 | TNS=-4.358 | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 10a90901d

Time (s): cpu = 00:02:01 ; elapsed = 00:01:43 . Memory (MB): peak = 3966.246 ; gain = 132.844 ; free physical = 7539 ; free virtual = 11675

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.550 | TNS=-4.609 | WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 28d009454

Time (s): cpu = 00:02:02 ; elapsed = 00:01:44 . Memory (MB): peak = 3966.246 ; gain = 132.844 ; free physical = 7539 ; free virtual = 11675
Phase 4 Rip-up And Reroute | Checksum: 28d009454

Time (s): cpu = 00:02:02 ; elapsed = 00:01:44 . Memory (MB): peak = 3966.246 ; gain = 132.844 ; free physical = 7539 ; free virtual = 11675

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 241232791

Time (s): cpu = 00:02:02 ; elapsed = 00:01:45 . Memory (MB): peak = 3966.246 ; gain = 132.844 ; free physical = 7534 ; free virtual = 11670
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.550 | TNS=-4.609 | WHS=0.049  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 223e928e4

Time (s): cpu = 00:02:02 ; elapsed = 00:01:45 . Memory (MB): peak = 3966.246 ; gain = 132.844 ; free physical = 7533 ; free virtual = 11669

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 223e928e4

Time (s): cpu = 00:02:02 ; elapsed = 00:01:45 . Memory (MB): peak = 3966.246 ; gain = 132.844 ; free physical = 7533 ; free virtual = 11669
Phase 5 Delay and Skew Optimization | Checksum: 223e928e4

Time (s): cpu = 00:02:02 ; elapsed = 00:01:45 . Memory (MB): peak = 3966.246 ; gain = 132.844 ; free physical = 7533 ; free virtual = 11669

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d26a8107

Time (s): cpu = 00:02:03 ; elapsed = 00:01:45 . Memory (MB): peak = 3966.246 ; gain = 132.844 ; free physical = 7533 ; free virtual = 11669
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.550 | TNS=-4.490 | WHS=0.049  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1d26a8107

Time (s): cpu = 00:02:03 ; elapsed = 00:01:45 . Memory (MB): peak = 3966.246 ; gain = 132.844 ; free physical = 7533 ; free virtual = 11669
Phase 6 Post Hold Fix | Checksum: 1d26a8107

Time (s): cpu = 00:02:03 ; elapsed = 00:01:45 . Memory (MB): peak = 3966.246 ; gain = 132.844 ; free physical = 7533 ; free virtual = 11669

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.112651 %
  Global Horizontal Routing Utilization  = 0.044821 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 28.27%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 27.4262%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 30.7692%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 33.6538%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 159d96a7c

Time (s): cpu = 00:02:04 ; elapsed = 00:01:45 . Memory (MB): peak = 3966.246 ; gain = 132.844 ; free physical = 7533 ; free virtual = 11669

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 159d96a7c

Time (s): cpu = 00:02:04 ; elapsed = 00:01:45 . Memory (MB): peak = 3966.246 ; gain = 132.844 ; free physical = 7532 ; free virtual = 11668

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 159d96a7c

Time (s): cpu = 00:02:04 ; elapsed = 00:01:46 . Memory (MB): peak = 3966.246 ; gain = 132.844 ; free physical = 7532 ; free virtual = 11668

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.550 | TNS=-4.490 | WHS=0.049  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 159d96a7c

Time (s): cpu = 00:02:04 ; elapsed = 00:01:46 . Memory (MB): peak = 3966.246 ; gain = 132.844 ; free physical = 7532 ; free virtual = 11668
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:04 ; elapsed = 00:01:46 . Memory (MB): peak = 3966.246 ; gain = 132.844 ; free physical = 7573 ; free virtual = 11709

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
151 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:07 ; elapsed = 00:01:46 . Memory (MB): peak = 3966.246 ; gain = 132.844 ; free physical = 7573 ; free virtual = 11709
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3982.254 ; gain = 8.004 ; free physical = 7571 ; free virtual = 11711
INFO: [Common 17-1381] The checkpoint '/home/amd/training/Pipelining/lab/KCU105/cksum/cksum.runs/impl_pipe1/cksum_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file cksum_drc_routed.rpt -pb cksum_drc_routed.pb -rpx cksum_drc_routed.rpx
Command: report_drc -file cksum_drc_routed.rpt -pb cksum_drc_routed.pb -rpx cksum_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/amd/training/Pipelining/lab/KCU105/cksum/cksum.runs/impl_pipe1/cksum_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file cksum_methodology_drc_routed.rpt -pb cksum_methodology_drc_routed.pb -rpx cksum_methodology_drc_routed.rpx
Command: report_methodology -file cksum_methodology_drc_routed.rpt -pb cksum_methodology_drc_routed.pb -rpx cksum_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/amd/training/Pipelining/lab/KCU105/cksum/cksum.runs/impl_pipe1/cksum_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file cksum_power_routed.rpt -pb cksum_power_summary_routed.pb -rpx cksum_power_routed.rpx
Command: report_power -file cksum_power_routed.rpt -pb cksum_power_summary_routed.pb -rpx cksum_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
164 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file cksum_route_status.rpt -pb cksum_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file cksum_timing_summary_routed.rpt -pb cksum_timing_summary_routed.pb -rpx cksum_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file cksum_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file cksum_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file cksum_bus_skew_routed.rpt -pb cksum_bus_skew_routed.pb -rpx cksum_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Nov 25 23:17:36 2022...
