 
# Yosys synthesis script for ram_simple_dp_dc_with_re_512x32
# Read source files
read_verilog -sv ${ROOT_PATH}/yosys/install/share/yosys/rapidsilicon/${ARCHITECTURE}/cell_sim_blackbox.v
read_verilog  -I${ROOT_PATH}/${RTL_PATH} ${ROOT_PATH}/RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-2292/ram_simple_dp_dc_with_re_512x32.sv


# Technology mapping
hierarchy -top ram_simple_dp_dc_with_re_512x32



plugin -i synth-rs

synth_rs -tech ${SYNTH_SETTING}
# write_blif ram_simple_dp_dc_with_re_512x32.blif

write_verilog -noexpr -nodec ${TOP}_post_synth.v
