<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3081" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3081{left:782px;bottom:68px;letter-spacing:0.09px;}
#t2_3081{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3081{left:644px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3081{left:70px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t5_3081{left:70px;bottom:1071px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t6_3081{left:70px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t7_3081{left:70px;bottom:1037px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t8_3081{left:70px;bottom:1013px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t9_3081{left:70px;bottom:996px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#ta_3081{left:70px;bottom:979px;letter-spacing:-0.14px;word-spacing:-1.09px;}
#tb_3081{left:70px;bottom:962px;letter-spacing:-0.14px;word-spacing:-0.9px;}
#tc_3081{left:70px;bottom:946px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#td_3081{left:70px;bottom:921px;letter-spacing:-0.14px;word-spacing:-0.74px;}
#te_3081{left:70px;bottom:904px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tf_3081{left:70px;bottom:888px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tg_3081{left:70px;bottom:829px;letter-spacing:0.12px;}
#th_3081{left:152px;bottom:829px;letter-spacing:0.15px;word-spacing:0.01px;}
#ti_3081{left:70px;bottom:805px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_3081{left:70px;bottom:788px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tk_3081{left:70px;bottom:764px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tl_3081{left:70px;bottom:747px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tm_3081{left:70px;bottom:730px;letter-spacing:-0.15px;word-spacing:-0.79px;}
#tn_3081{left:70px;bottom:713px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#to_3081{left:70px;bottom:689px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tp_3081{left:70px;bottom:672px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tq_3081{left:70px;bottom:655px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#tr_3081{left:70px;bottom:639px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ts_3081{left:70px;bottom:580px;letter-spacing:0.12px;}
#tt_3081{left:152px;bottom:580px;letter-spacing:0.14px;word-spacing:0.01px;}
#tu_3081{left:70px;bottom:556px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tv_3081{left:70px;bottom:539px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tw_3081{left:70px;bottom:522px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tx_3081{left:70px;bottom:498px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ty_3081{left:70px;bottom:481px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tz_3081{left:70px;bottom:464px;letter-spacing:-0.14px;word-spacing:-0.93px;}
#t10_3081{left:70px;bottom:448px;letter-spacing:-0.14px;word-spacing:-1.29px;}
#t11_3081{left:70px;bottom:431px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t12_3081{left:70px;bottom:406px;letter-spacing:-0.15px;word-spacing:-1.19px;}
#t13_3081{left:70px;bottom:389px;letter-spacing:-0.15px;word-spacing:-1.07px;}
#t14_3081{left:70px;bottom:373px;letter-spacing:-0.16px;word-spacing:-0.84px;}

.s1_3081{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3081{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3081{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3081{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3081" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3081Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3081" style="-webkit-user-select: none;"><object width="935" height="1210" data="3081/3081.svg" type="image/svg+xml" id="pdf3081" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3081" class="t s1_3081">Vol. 3A </span><span id="t2_3081" class="t s1_3081">2-25 </span>
<span id="t3_3081" class="t s2_3081">SYSTEM ARCHITECTURE OVERVIEW </span>
<span id="t4_3081" class="t s3_3081">The LAR (load access rights) instruction verifies the accessibility of a specified segment and loads access rights </span>
<span id="t5_3081" class="t s3_3081">information from the segment’s segment descriptor into a general-purpose register. Software can then examine </span>
<span id="t6_3081" class="t s3_3081">the access rights to determine if the segment type is compatible with its intended use. See Section 5.10.1, </span>
<span id="t7_3081" class="t s3_3081">“Checking Access Rights (LAR Instruction),” for a detailed explanation of the function and use of this instruction. </span>
<span id="t8_3081" class="t s3_3081">The LSL (load segment limit) instruction verifies the accessibility of a specified segment and loads the segment </span>
<span id="t9_3081" class="t s3_3081">limit from the segment’s segment descriptor into a general-purpose register. Software can then compare the </span>
<span id="ta_3081" class="t s3_3081">segment limit with an offset into the segment to determine whether the offset lies within the segment. See Section </span>
<span id="tb_3081" class="t s3_3081">5.10.3, “Checking That the Pointer Offset Is Within Limits (LSL Instruction),” for a detailed explanation of the func- </span>
<span id="tc_3081" class="t s3_3081">tion and use of this instruction. </span>
<span id="td_3081" class="t s3_3081">The VERR (verify for reading) and VERW (verify for writing) instructions verify if a selected segment is readable or </span>
<span id="te_3081" class="t s3_3081">writable, respectively, at a given CPL. See Section 5.10.2, “Checking Read/Write Rights (VERR and VERW Instruc- </span>
<span id="tf_3081" class="t s3_3081">tions),” for a detailed explanation of the function and use of these instructions. </span>
<span id="tg_3081" class="t s4_3081">2.8.3 </span><span id="th_3081" class="t s4_3081">Loading and Storing Debug Registers </span>
<span id="ti_3081" class="t s3_3081">Internal debugging facilities in the processor are controlled by a set of 8 debug registers (DR0-DR7). The MOV </span>
<span id="tj_3081" class="t s3_3081">instruction allows setup data to be loaded to and stored from these registers. </span>
<span id="tk_3081" class="t s3_3081">On processors that support Intel 64 architecture, debug registers DR0-DR7 are 64 bits. In 32-bit modes and </span>
<span id="tl_3081" class="t s3_3081">compatibility mode, writes to a debug register fill the upper 32 bits with zeros. Reads return the lower 32 bits. In </span>
<span id="tm_3081" class="t s3_3081">64-bit mode, the upper 32 bits of DR6-DR7 are reserved and must be written with zeros. Writing one to any of the </span>
<span id="tn_3081" class="t s3_3081">upper 32 bits causes an exception, #GP(0). </span>
<span id="to_3081" class="t s3_3081">In 64-bit mode, MOV DRn instructions read or write all 64 bits of a debug register (operand-size prefixes are </span>
<span id="tp_3081" class="t s3_3081">ignored). All 64 bits of DR0-DR3 are writable by software. However, MOV DRn instructions do not check that </span>
<span id="tq_3081" class="t s3_3081">addresses written to DR0-DR3 are in the limits of the implementation. Address matching is supported only on valid </span>
<span id="tr_3081" class="t s3_3081">addresses generated by the processor implementation. </span>
<span id="ts_3081" class="t s4_3081">2.8.4 </span><span id="tt_3081" class="t s4_3081">Invalidating Caches and TLBs </span>
<span id="tu_3081" class="t s3_3081">The processor provides several instructions for use in explicitly invalidating its caches and TLB entries. The INVD </span>
<span id="tv_3081" class="t s3_3081">(invalidate cache with no writeback) instruction invalidates all data and instruction entries in the internal caches </span>
<span id="tw_3081" class="t s3_3081">and sends a signal to the external caches indicating that they should also be invalidated. </span>
<span id="tx_3081" class="t s3_3081">The WBINVD (invalidate cache with writeback) instruction performs the same function as the INVD instruction, </span>
<span id="ty_3081" class="t s3_3081">except that it writes back modified lines in its internal caches to memory before it invalidates the caches. After </span>
<span id="tz_3081" class="t s3_3081">invalidating the caches local to the executing logical processor or processor core, WBINVD signals caches higher in </span>
<span id="t10_3081" class="t s3_3081">the cache hierarchy (caches shared with the invalidating logical processor or core) to write back any data they have </span>
<span id="t11_3081" class="t s3_3081">in modified state at the time of instruction execution and to invalidate their contents. </span>
<span id="t12_3081" class="t s3_3081">Note, non-shared caches may not be written back nor invalidated. In Figure 2-10 below, if code executing on either </span>
<span id="t13_3081" class="t s3_3081">LP0 or LP1 were to execute a WBINVD, the shared L1 and L2 for LP0/LP1 will be written back and invalidated as will </span>
<span id="t14_3081" class="t s3_3081">the shared L3. However, the L1 and L2 caches not shared with LP0 and LP1 will not be written back nor invalidated. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
