{
  "module_name": "mt6797-reg.h",
  "hash_id": "b4ec4332366ef597a0d69846df416768f37c4b3b5c13be540552e108ca4548fb",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/mediatek/mt6797/mt6797-reg.h",
  "human_readable_source": " \n \n\n#ifndef _MT6797_REG_H_\n#define _MT6797_REG_H_\n\n#define AUDIO_TOP_CON0            0x0000\n#define AUDIO_TOP_CON1            0x0004\n#define AUDIO_TOP_CON3            0x000c\n#define AFE_DAC_CON0              0x0010\n#define AFE_DAC_CON1              0x0014\n#define AFE_I2S_CON               0x0018\n#define AFE_DAIBT_CON0            0x001c\n#define AFE_CONN0                 0x0020\n#define AFE_CONN1                 0x0024\n#define AFE_CONN2                 0x0028\n#define AFE_CONN3                 0x002c\n#define AFE_CONN4                 0x0030\n#define AFE_I2S_CON1              0x0034\n#define AFE_I2S_CON2              0x0038\n#define AFE_MRGIF_CON             0x003c\n#define AFE_DL1_BASE              0x0040\n#define AFE_DL1_CUR               0x0044\n#define AFE_DL1_END               0x0048\n#define AFE_I2S_CON3              0x004c\n#define AFE_DL2_BASE              0x0050\n#define AFE_DL2_CUR               0x0054\n#define AFE_DL2_END               0x0058\n#define AFE_CONN5                 0x005c\n#define AFE_CONN_24BIT            0x006c\n#define AFE_AWB_BASE              0x0070\n#define AFE_AWB_END               0x0078\n#define AFE_AWB_CUR               0x007c\n#define AFE_VUL_BASE              0x0080\n#define AFE_VUL_END               0x0088\n#define AFE_VUL_CUR               0x008c\n#define AFE_DAI_BASE              0x0090\n#define AFE_DAI_END               0x0098\n#define AFE_DAI_CUR               0x009c\n#define AFE_CONN6                 0x00bc\n#define AFE_MEMIF_MSB             0x00cc\n#define AFE_MEMIF_MON0            0x00d0\n#define AFE_MEMIF_MON1            0x00d4\n#define AFE_MEMIF_MON2            0x00d8\n#define AFE_MEMIF_MON4            0x00e0\n#define AFE_ADDA_DL_SRC2_CON0     0x0108\n#define AFE_ADDA_DL_SRC2_CON1     0x010c\n#define AFE_ADDA_UL_SRC_CON0      0x0114\n#define AFE_ADDA_UL_SRC_CON1      0x0118\n#define AFE_ADDA_TOP_CON0         0x0120\n#define AFE_ADDA_UL_DL_CON0       0x0124\n#define AFE_ADDA_SRC_DEBUG        0x012c\n#define AFE_ADDA_SRC_DEBUG_MON0   0x0130\n#define AFE_ADDA_SRC_DEBUG_MON1   0x0134\n#define AFE_ADDA_NEWIF_CFG0       0x0138\n#define AFE_ADDA_NEWIF_CFG1       0x013c\n#define AFE_ADDA_NEWIF_CFG2       0x0140\n#define AFE_DMA_CTL               0x0150\n#define AFE_DMA_MON0              0x0154\n#define AFE_DMA_MON1              0x0158\n#define AFE_SIDETONE_DEBUG        0x01d0\n#define AFE_SIDETONE_MON          0x01d4\n#define AFE_SIDETONE_CON0         0x01e0\n#define AFE_SIDETONE_COEFF        0x01e4\n#define AFE_SIDETONE_CON1         0x01e8\n#define AFE_SIDETONE_GAIN         0x01ec\n#define AFE_SGEN_CON0             0x01f0\n#define AFE_SINEGEN_CON_TDM       0x01fc\n#define AFE_TOP_CON0              0x0200\n#define AFE_ADDA_PREDIS_CON0      0x0260\n#define AFE_ADDA_PREDIS_CON1      0x0264\n#define AFE_MRGIF_MON0            0x0270\n#define AFE_MRGIF_MON1            0x0274\n#define AFE_MRGIF_MON2            0x0278\n#define AFE_I2S_MON               0x027c\n#define AFE_MOD_DAI_BASE          0x0330\n#define AFE_MOD_DAI_END           0x0338\n#define AFE_MOD_DAI_CUR           0x033c\n#define AFE_VUL_D2_BASE           0x0350\n#define AFE_VUL_D2_END            0x0358\n#define AFE_VUL_D2_CUR            0x035c\n#define AFE_DL3_BASE              0x0360\n#define AFE_DL3_CUR               0x0364\n#define AFE_DL3_END               0x0368\n#define AFE_HDMI_OUT_CON0         0x0370\n#define AFE_HDMI_BASE             0x0374\n#define AFE_HDMI_CUR              0x0378\n#define AFE_HDMI_END              0x037c\n#define AFE_HDMI_CONN0            0x0390\n#define AFE_IRQ3_MCU_CNT_MON      0x0398\n#define AFE_IRQ4_MCU_CNT_MON      0x039c\n#define AFE_IRQ_MCU_CON           0x03a0\n#define AFE_IRQ_MCU_STATUS        0x03a4\n#define AFE_IRQ_MCU_CLR           0x03a8\n#define AFE_IRQ_MCU_CNT1          0x03ac\n#define AFE_IRQ_MCU_CNT2          0x03b0\n#define AFE_IRQ_MCU_EN            0x03b4\n#define AFE_IRQ_MCU_MON2          0x03b8\n#define AFE_IRQ_MCU_CNT5          0x03bc\n#define AFE_IRQ1_MCU_CNT_MON      0x03c0\n#define AFE_IRQ2_MCU_CNT_MON      0x03c4\n#define AFE_IRQ1_MCU_EN_CNT_MON   0x03c8\n#define AFE_IRQ5_MCU_CNT_MON      0x03cc\n#define AFE_MEMIF_MINLEN          0x03d0\n#define AFE_MEMIF_MAXLEN          0x03d4\n#define AFE_MEMIF_PBUF_SIZE       0x03d8\n#define AFE_IRQ_MCU_CNT7          0x03dc\n#define AFE_IRQ7_MCU_CNT_MON      0x03e0\n#define AFE_IRQ_MCU_CNT3          0x03e4\n#define AFE_IRQ_MCU_CNT4          0x03e8\n#define AFE_APLL1_TUNER_CFG       0x03f0\n#define AFE_APLL2_TUNER_CFG       0x03f4\n#define AFE_MEMIF_HD_MODE         0x03f8\n#define AFE_MEMIF_HDALIGN         0x03fc\n#define AFE_GAIN1_CON0            0x0410\n#define AFE_GAIN1_CON1            0x0414\n#define AFE_GAIN1_CON2            0x0418\n#define AFE_GAIN1_CON3            0x041c\n#define AFE_CONN7                 0x0420\n#define AFE_GAIN1_CUR             0x0424\n#define AFE_GAIN2_CON0            0x0428\n#define AFE_GAIN2_CON1            0x042c\n#define AFE_GAIN2_CON2            0x0430\n#define AFE_GAIN2_CON3            0x0434\n#define AFE_CONN8                 0x0438\n#define AFE_GAIN2_CUR             0x043c\n#define AFE_CONN9                 0x0440\n#define AFE_CONN10                0x0444\n#define AFE_CONN11                0x0448\n#define AFE_CONN12                0x044c\n#define AFE_CONN13                0x0450\n#define AFE_CONN14                0x0454\n#define AFE_CONN15                0x0458\n#define AFE_CONN16                0x045c\n#define AFE_CONN17                0x0460\n#define AFE_CONN18                0x0464\n#define AFE_CONN19                0x0468\n#define AFE_CONN20                0x046c\n#define AFE_CONN21                0x0470\n#define AFE_CONN22                0x0474\n#define AFE_CONN23                0x0478\n#define AFE_CONN24                0x047c\n#define AFE_CONN_RS               0x0494\n#define AFE_CONN_DI               0x0498\n#define AFE_CONN25                0x04b0\n#define AFE_CONN26                0x04b4\n#define AFE_CONN27                0x04b8\n#define AFE_CONN28                0x04bc\n#define AFE_CONN29                0x04c0\n#define AFE_SRAM_DELSEL_CON0      0x04f0\n#define AFE_SRAM_DELSEL_CON1      0x04f4\n#define AFE_ASRC_CON0             0x0500\n#define AFE_ASRC_CON1             0x0504\n#define AFE_ASRC_CON2             0x0508\n#define AFE_ASRC_CON3             0x050c\n#define AFE_ASRC_CON4             0x0510\n#define AFE_ASRC_CON5             0x0514\n#define AFE_ASRC_CON6             0x0518\n#define AFE_ASRC_CON7             0x051c\n#define AFE_ASRC_CON8             0x0520\n#define AFE_ASRC_CON9             0x0524\n#define AFE_ASRC_CON10            0x0528\n#define AFE_ASRC_CON11            0x052c\n#define PCM_INTF_CON1             0x0530\n#define PCM_INTF_CON2             0x0538\n#define PCM2_INTF_CON             0x053c\n#define AFE_TDM_CON1              0x0548\n#define AFE_TDM_CON2              0x054c\n#define AFE_ASRC_CON13            0x0550\n#define AFE_ASRC_CON14            0x0554\n#define AFE_ASRC_CON15            0x0558\n#define AFE_ASRC_CON16            0x055c\n#define AFE_ASRC_CON17            0x0560\n#define AFE_ASRC_CON18            0x0564\n#define AFE_ASRC_CON19            0x0568\n#define AFE_ASRC_CON20            0x056c\n#define AFE_ASRC_CON21            0x0570\n#define CLK_AUDDIV_0              0x05a0\n#define CLK_AUDDIV_1              0x05a4\n#define CLK_AUDDIV_2              0x05a8\n#define CLK_AUDDIV_3              0x05ac\n#define AUDIO_TOP_DBG_CON         0x05c8\n#define AUDIO_TOP_DBG_MON0        0x05cc\n#define AUDIO_TOP_DBG_MON1        0x05d0\n#define AUDIO_TOP_DBG_MON2        0x05d4\n#define AFE_ADDA2_TOP_CON0        0x0600\n#define AFE_ASRC4_CON0            0x06c0\n#define AFE_ASRC4_CON1            0x06c4\n#define AFE_ASRC4_CON2            0x06c8\n#define AFE_ASRC4_CON3            0x06cc\n#define AFE_ASRC4_CON4            0x06d0\n#define AFE_ASRC4_CON5            0x06d4\n#define AFE_ASRC4_CON6            0x06d8\n#define AFE_ASRC4_CON7            0x06dc\n#define AFE_ASRC4_CON8            0x06e0\n#define AFE_ASRC4_CON9            0x06e4\n#define AFE_ASRC4_CON10           0x06e8\n#define AFE_ASRC4_CON11           0x06ec\n#define AFE_ASRC4_CON12           0x06f0\n#define AFE_ASRC4_CON13           0x06f4\n#define AFE_ASRC4_CON14           0x06f8\n#define AFE_ASRC2_CON0            0x0700\n#define AFE_ASRC2_CON1            0x0704\n#define AFE_ASRC2_CON2            0x0708\n#define AFE_ASRC2_CON3            0x070c\n#define AFE_ASRC2_CON4            0x0710\n#define AFE_ASRC2_CON5            0x0714\n#define AFE_ASRC2_CON6            0x0718\n#define AFE_ASRC2_CON7            0x071c\n#define AFE_ASRC2_CON8            0x0720\n#define AFE_ASRC2_CON9            0x0724\n#define AFE_ASRC2_CON10           0x0728\n#define AFE_ASRC2_CON11           0x072c\n#define AFE_ASRC2_CON12           0x0730\n#define AFE_ASRC2_CON13           0x0734\n#define AFE_ASRC2_CON14           0x0738\n#define AFE_ASRC3_CON0            0x0740\n#define AFE_ASRC3_CON1            0x0744\n#define AFE_ASRC3_CON2            0x0748\n#define AFE_ASRC3_CON3            0x074c\n#define AFE_ASRC3_CON4            0x0750\n#define AFE_ASRC3_CON5            0x0754\n#define AFE_ASRC3_CON6            0x0758\n#define AFE_ASRC3_CON7            0x075c\n#define AFE_ASRC3_CON8            0x0760\n#define AFE_ASRC3_CON9            0x0764\n#define AFE_ASRC3_CON10           0x0768\n#define AFE_ASRC3_CON11           0x076c\n#define AFE_ASRC3_CON12           0x0770\n#define AFE_ASRC3_CON13           0x0774\n#define AFE_ASRC3_CON14           0x0778\n#define AFE_GENERAL_REG0          0x0800\n#define AFE_GENERAL_REG1          0x0804\n#define AFE_GENERAL_REG2          0x0808\n#define AFE_GENERAL_REG3          0x080c\n#define AFE_GENERAL_REG4          0x0810\n#define AFE_GENERAL_REG5          0x0814\n#define AFE_GENERAL_REG6          0x0818\n#define AFE_GENERAL_REG7          0x081c\n#define AFE_GENERAL_REG8          0x0820\n#define AFE_GENERAL_REG9          0x0824\n#define AFE_GENERAL_REG10         0x0828\n#define AFE_GENERAL_REG11         0x082c\n#define AFE_GENERAL_REG12         0x0830\n#define AFE_GENERAL_REG13         0x0834\n#define AFE_GENERAL_REG14         0x0838\n#define AFE_GENERAL_REG15         0x083c\n#define AFE_CBIP_CFG0             0x0840\n#define AFE_CBIP_MON0             0x0844\n#define AFE_CBIP_SLV_MUX_MON0     0x0848\n#define AFE_CBIP_SLV_DECODER_MON0 0x084c\n\n#define AFE_MAX_REGISTER AFE_CBIP_SLV_DECODER_MON0\n#define AFE_IRQ_STATUS_BITS 0x5f\n\n \n#define AHB_IDLE_EN_INT_SFT                                 30\n#define AHB_IDLE_EN_INT_MASK                                0x1\n#define AHB_IDLE_EN_INT_MASK_SFT                            (0x1 << 30)\n#define AHB_IDLE_EN_EXT_SFT                                 29\n#define AHB_IDLE_EN_EXT_MASK                                0x1\n#define AHB_IDLE_EN_EXT_MASK_SFT                            (0x1 << 29)\n#define PDN_TML_SFT                                         27\n#define PDN_TML_MASK                                        0x1\n#define PDN_TML_MASK_SFT                                    (0x1 << 27)\n#define PDN_DAC_PREDIS_SFT                                  26\n#define PDN_DAC_PREDIS_MASK                                 0x1\n#define PDN_DAC_PREDIS_MASK_SFT                             (0x1 << 26)\n#define PDN_DAC_SFT                                         25\n#define PDN_DAC_MASK                                        0x1\n#define PDN_DAC_MASK_SFT                                    (0x1 << 25)\n#define PDN_ADC_SFT                                         24\n#define PDN_ADC_MASK                                        0x1\n#define PDN_ADC_MASK_SFT                                    (0x1 << 24)\n#define PDN_TDM_CK_SFT                                      20\n#define PDN_TDM_CK_MASK                                     0x1\n#define PDN_TDM_CK_MASK_SFT                                 (0x1 << 20)\n#define PDN_APLL_TUNER_SFT                                  19\n#define PDN_APLL_TUNER_MASK                                 0x1\n#define PDN_APLL_TUNER_MASK_SFT                             (0x1 << 19)\n#define PDN_APLL2_TUNER_SFT                                 18\n#define PDN_APLL2_TUNER_MASK                                0x1\n#define PDN_APLL2_TUNER_MASK_SFT                            (0x1 << 18)\n#define APB3_SEL_SFT                                        14\n#define APB3_SEL_MASK                                       0x1\n#define APB3_SEL_MASK_SFT                                   (0x1 << 14)\n#define APB_R2T_SFT                                         13\n#define APB_R2T_MASK                                        0x1\n#define APB_R2T_MASK_SFT                                    (0x1 << 13)\n#define APB_W2T_SFT                                         12\n#define APB_W2T_MASK                                        0x1\n#define APB_W2T_MASK_SFT                                    (0x1 << 12)\n#define PDN_24M_SFT                                         9\n#define PDN_24M_MASK                                        0x1\n#define PDN_24M_MASK_SFT                                    (0x1 << 9)\n#define PDN_22M_SFT                                         8\n#define PDN_22M_MASK                                        0x1\n#define PDN_22M_MASK_SFT                                    (0x1 << 8)\n#define PDN_ADDA4_ADC_SFT                                   7\n#define PDN_ADDA4_ADC_MASK                                  0x1\n#define PDN_ADDA4_ADC_MASK_SFT                              (0x1 << 7)\n#define PDN_I2S_SFT                                         6\n#define PDN_I2S_MASK                                        0x1\n#define PDN_I2S_MASK_SFT                                    (0x1 << 6)\n#define PDN_AFE_SFT                                         2\n#define PDN_AFE_MASK                                        0x1\n#define PDN_AFE_MASK_SFT                                    (0x1 << 2)\n\n \n#define PDN_ADC_HIRES_TML_SFT                               17\n#define PDN_ADC_HIRES_TML_MASK                              0x1\n#define PDN_ADC_HIRES_TML_MASK_SFT                          (0x1 << 17)\n#define PDN_ADC_HIRES_SFT                                   16\n#define PDN_ADC_HIRES_MASK                                  0x1\n#define PDN_ADC_HIRES_MASK_SFT                              (0x1 << 16)\n#define I2S4_BCLK_SW_CG_SFT                                 7\n#define I2S4_BCLK_SW_CG_MASK                                0x1\n#define I2S4_BCLK_SW_CG_MASK_SFT                            (0x1 << 7)\n#define I2S3_BCLK_SW_CG_SFT                                 6\n#define I2S3_BCLK_SW_CG_MASK                                0x1\n#define I2S3_BCLK_SW_CG_MASK_SFT                            (0x1 << 6)\n#define I2S2_BCLK_SW_CG_SFT                                 5\n#define I2S2_BCLK_SW_CG_MASK                                0x1\n#define I2S2_BCLK_SW_CG_MASK_SFT                            (0x1 << 5)\n#define I2S1_BCLK_SW_CG_SFT                                 4\n#define I2S1_BCLK_SW_CG_MASK                                0x1\n#define I2S1_BCLK_SW_CG_MASK_SFT                            (0x1 << 4)\n#define I2S_SOFT_RST2_SFT                                   2\n#define I2S_SOFT_RST2_MASK                                  0x1\n#define I2S_SOFT_RST2_MASK_SFT                              (0x1 << 2)\n#define I2S_SOFT_RST_SFT                                    1\n#define I2S_SOFT_RST_MASK                                   0x1\n#define I2S_SOFT_RST_MASK_SFT                               (0x1 << 1)\n\n \n#define AFE_AWB_RETM_SFT                                    31\n#define AFE_AWB_RETM_MASK                                   0x1\n#define AFE_AWB_RETM_MASK_SFT                               (0x1 << 31)\n#define AFE_DL1_DATA2_RETM_SFT                              30\n#define AFE_DL1_DATA2_RETM_MASK                             0x1\n#define AFE_DL1_DATA2_RETM_MASK_SFT                         (0x1 << 30)\n#define AFE_DL2_RETM_SFT                                    29\n#define AFE_DL2_RETM_MASK                                   0x1\n#define AFE_DL2_RETM_MASK_SFT                               (0x1 << 29)\n#define AFE_DL1_RETM_SFT                                    28\n#define AFE_DL1_RETM_MASK                                   0x1\n#define AFE_DL1_RETM_MASK_SFT                               (0x1 << 28)\n#define AFE_ON_RETM_SFT                                     27\n#define AFE_ON_RETM_MASK                                    0x1\n#define AFE_ON_RETM_MASK_SFT                                (0x1 << 27)\n#define MOD_DAI_DUP_WR_SFT                                  26\n#define MOD_DAI_DUP_WR_MASK                                 0x1\n#define MOD_DAI_DUP_WR_MASK_SFT                             (0x1 << 26)\n#define DAI_MODE_SFT                                        24\n#define DAI_MODE_MASK                                       0x3\n#define DAI_MODE_MASK_SFT                                   (0x3 << 24)\n#define VUL_DATA2_MODE_SFT                                  20\n#define VUL_DATA2_MODE_MASK                                 0xf\n#define VUL_DATA2_MODE_MASK_SFT                             (0xf << 20)\n#define DL1_DATA2_MODE_SFT                                  16\n#define DL1_DATA2_MODE_MASK                                 0xf\n#define DL1_DATA2_MODE_MASK_SFT                             (0xf << 16)\n#define DL3_MODE_SFT                                        12\n#define DL3_MODE_MASK                                       0xf\n#define DL3_MODE_MASK_SFT                                   (0xf << 12)\n#define VUL_DATA2_R_MONO_SFT                                11\n#define VUL_DATA2_R_MONO_MASK                               0x1\n#define VUL_DATA2_R_MONO_MASK_SFT                           (0x1 << 11)\n#define VUL_DATA2_DATA_SFT                                  10\n#define VUL_DATA2_DATA_MASK                                 0x1\n#define VUL_DATA2_DATA_MASK_SFT                             (0x1 << 10)\n#define VUL_DATA2_ON_SFT                                    9\n#define VUL_DATA2_ON_MASK                                   0x1\n#define VUL_DATA2_ON_MASK_SFT                               (0x1 << 9)\n#define DL1_DATA2_ON_SFT                                    8\n#define DL1_DATA2_ON_MASK                                   0x1\n#define DL1_DATA2_ON_MASK_SFT                               (0x1 << 8)\n#define MOD_DAI_ON_SFT                                      7\n#define MOD_DAI_ON_MASK                                     0x1\n#define MOD_DAI_ON_MASK_SFT                                 (0x1 << 7)\n#define AWB_ON_SFT                                          6\n#define AWB_ON_MASK                                         0x1\n#define AWB_ON_MASK_SFT                                     (0x1 << 6)\n#define DL3_ON_SFT                                          5\n#define DL3_ON_MASK                                         0x1\n#define DL3_ON_MASK_SFT                                     (0x1 << 5)\n#define DAI_ON_SFT                                          4\n#define DAI_ON_MASK                                         0x1\n#define DAI_ON_MASK_SFT                                     (0x1 << 4)\n#define VUL_ON_SFT                                          3\n#define VUL_ON_MASK                                         0x1\n#define VUL_ON_MASK_SFT                                     (0x1 << 3)\n#define DL2_ON_SFT                                          2\n#define DL2_ON_MASK                                         0x1\n#define DL2_ON_MASK_SFT                                     (0x1 << 2)\n#define DL1_ON_SFT                                          1\n#define DL1_ON_MASK                                         0x1\n#define DL1_ON_MASK_SFT                                     (0x1 << 1)\n#define AFE_ON_SFT                                          0\n#define AFE_ON_MASK                                         0x1\n#define AFE_ON_MASK_SFT                                     (0x1 << 0)\n\n \n#define MOD_DAI_MODE_SFT                                    30\n#define MOD_DAI_MODE_MASK                                   0x3\n#define MOD_DAI_MODE_MASK_SFT                               (0x3 << 30)\n#define DAI_DUP_WR_SFT                                      29\n#define DAI_DUP_WR_MASK                                     0x1\n#define DAI_DUP_WR_MASK_SFT                                 (0x1 << 29)\n#define VUL_R_MONO_SFT                                      28\n#define VUL_R_MONO_MASK                                     0x1\n#define VUL_R_MONO_MASK_SFT                                 (0x1 << 28)\n#define VUL_DATA_SFT                                        27\n#define VUL_DATA_MASK                                       0x1\n#define VUL_DATA_MASK_SFT                                   (0x1 << 27)\n#define AXI_2X1_CG_DISABLE_SFT                              26\n#define AXI_2X1_CG_DISABLE_MASK                             0x1\n#define AXI_2X1_CG_DISABLE_MASK_SFT                         (0x1 << 26)\n#define AWB_R_MONO_SFT                                      25\n#define AWB_R_MONO_MASK                                     0x1\n#define AWB_R_MONO_MASK_SFT                                 (0x1 << 25)\n#define AWB_DATA_SFT                                        24\n#define AWB_DATA_MASK                                       0x1\n#define AWB_DATA_MASK_SFT                                   (0x1 << 24)\n#define DL3_DATA_SFT                                        23\n#define DL3_DATA_MASK                                       0x1\n#define DL3_DATA_MASK_SFT                                   (0x1 << 23)\n#define DL2_DATA_SFT                                        22\n#define DL2_DATA_MASK                                       0x1\n#define DL2_DATA_MASK_SFT                                   (0x1 << 22)\n#define DL1_DATA_SFT                                        21\n#define DL1_DATA_MASK                                       0x1\n#define DL1_DATA_MASK_SFT                                   (0x1 << 21)\n#define DL1_DATA2_DATA_SFT                                  20\n#define DL1_DATA2_DATA_MASK                                 0x1\n#define DL1_DATA2_DATA_MASK_SFT                             (0x1 << 20)\n#define VUL_MODE_SFT                                        16\n#define VUL_MODE_MASK                                       0xf\n#define VUL_MODE_MASK_SFT                                   (0xf << 16)\n#define AWB_MODE_SFT                                        12\n#define AWB_MODE_MASK                                       0xf\n#define AWB_MODE_MASK_SFT                                   (0xf << 12)\n#define I2S_MODE_SFT                                        8\n#define I2S_MODE_MASK                                       0xf\n#define I2S_MODE_MASK_SFT                                   (0xf << 8)\n#define DL2_MODE_SFT                                        4\n#define DL2_MODE_MASK                                       0xf\n#define DL2_MODE_MASK_SFT                                   (0xf << 4)\n#define DL1_MODE_SFT                                        0\n#define DL1_MODE_MASK                                       0xf\n#define DL1_MODE_MASK_SFT                                   (0xf << 0)\n\n \n#define DL_2_INPUT_MODE_CTL_SFT                             28\n#define DL_2_INPUT_MODE_CTL_MASK                            0xf\n#define DL_2_INPUT_MODE_CTL_MASK_SFT                        (0xf << 28)\n#define DL_2_CH1_SATURATION_EN_CTL_SFT                      27\n#define DL_2_CH1_SATURATION_EN_CTL_MASK                     0x1\n#define DL_2_CH1_SATURATION_EN_CTL_MASK_SFT                 (0x1 << 27)\n#define DL_2_CH2_SATURATION_EN_CTL_SFT                      26\n#define DL_2_CH2_SATURATION_EN_CTL_MASK                     0x1\n#define DL_2_CH2_SATURATION_EN_CTL_MASK_SFT                 (0x1 << 26)\n#define DL_2_OUTPUT_SEL_CTL_SFT                             24\n#define DL_2_OUTPUT_SEL_CTL_MASK                            0x3\n#define DL_2_OUTPUT_SEL_CTL_MASK_SFT                        (0x3 << 24)\n#define DL_2_FADEIN_0START_EN_SFT                           16\n#define DL_2_FADEIN_0START_EN_MASK                          0x3\n#define DL_2_FADEIN_0START_EN_MASK_SFT                      (0x3 << 16)\n#define DL_DISABLE_HW_CG_CTL_SFT                            15\n#define DL_DISABLE_HW_CG_CTL_MASK                           0x1\n#define DL_DISABLE_HW_CG_CTL_MASK_SFT                       (0x1 << 15)\n#define C_DATA_EN_SEL_CTL_PRE_SFT                           14\n#define C_DATA_EN_SEL_CTL_PRE_MASK                          0x1\n#define C_DATA_EN_SEL_CTL_PRE_MASK_SFT                      (0x1 << 14)\n#define DL_2_SIDE_TONE_ON_CTL_PRE_SFT                       13\n#define DL_2_SIDE_TONE_ON_CTL_PRE_MASK                      0x1\n#define DL_2_SIDE_TONE_ON_CTL_PRE_MASK_SFT                  (0x1 << 13)\n#define DL_2_MUTE_CH1_OFF_CTL_PRE_SFT                       12\n#define DL_2_MUTE_CH1_OFF_CTL_PRE_MASK                      0x1\n#define DL_2_MUTE_CH1_OFF_CTL_PRE_MASK_SFT                  (0x1 << 12)\n#define DL_2_MUTE_CH2_OFF_CTL_PRE_SFT                       11\n#define DL_2_MUTE_CH2_OFF_CTL_PRE_MASK                      0x1\n#define DL_2_MUTE_CH2_OFF_CTL_PRE_MASK_SFT                  (0x1 << 11)\n#define DL2_ARAMPSP_CTL_PRE_SFT                             9\n#define DL2_ARAMPSP_CTL_PRE_MASK                            0x3\n#define DL2_ARAMPSP_CTL_PRE_MASK_SFT                        (0x3 << 9)\n#define DL_2_IIRMODE_CTL_PRE_SFT                            6\n#define DL_2_IIRMODE_CTL_PRE_MASK                           0x7\n#define DL_2_IIRMODE_CTL_PRE_MASK_SFT                       (0x7 << 6)\n#define DL_2_VOICE_MODE_CTL_PRE_SFT                         5\n#define DL_2_VOICE_MODE_CTL_PRE_MASK                        0x1\n#define DL_2_VOICE_MODE_CTL_PRE_MASK_SFT                    (0x1 << 5)\n#define D2_2_MUTE_CH1_ON_CTL_PRE_SFT                        4\n#define D2_2_MUTE_CH1_ON_CTL_PRE_MASK                       0x1\n#define D2_2_MUTE_CH1_ON_CTL_PRE_MASK_SFT                   (0x1 << 4)\n#define D2_2_MUTE_CH2_ON_CTL_PRE_SFT                        3\n#define D2_2_MUTE_CH2_ON_CTL_PRE_MASK                       0x1\n#define D2_2_MUTE_CH2_ON_CTL_PRE_MASK_SFT                   (0x1 << 3)\n#define DL_2_IIR_ON_CTL_PRE_SFT                             2\n#define DL_2_IIR_ON_CTL_PRE_MASK                            0x1\n#define DL_2_IIR_ON_CTL_PRE_MASK_SFT                        (0x1 << 2)\n#define DL_2_GAIN_ON_CTL_PRE_SFT                            1\n#define DL_2_GAIN_ON_CTL_PRE_MASK                           0x1\n#define DL_2_GAIN_ON_CTL_PRE_MASK_SFT                       (0x1 << 1)\n#define DL_2_SRC_ON_TMP_CTL_PRE_SFT                         0\n#define DL_2_SRC_ON_TMP_CTL_PRE_MASK                        0x1\n#define DL_2_SRC_ON_TMP_CTL_PRE_MASK_SFT                    (0x1 << 0)\n\n \n#define DL_2_GAIN_CTL_PRE_SFT                               16\n#define DL_2_GAIN_CTL_PRE_MASK                              0xffff\n#define DL_2_GAIN_CTL_PRE_MASK_SFT                          (0xffff << 16)\n#define DL_2_GAIN_MODE_CTL_SFT                              0\n#define DL_2_GAIN_MODE_CTL_MASK                             0x1\n#define DL_2_GAIN_MODE_CTL_MASK_SFT                         (0x1 << 0)\n\n \n#define C_COMB_OUT_SIN_GEN_CTL_SFT                          31\n#define C_COMB_OUT_SIN_GEN_CTL_MASK                         0x1\n#define C_COMB_OUT_SIN_GEN_CTL_MASK_SFT                     (0x1 << 31)\n#define C_BASEBAND_SIN_GEN_CTL_SFT                          30\n#define C_BASEBAND_SIN_GEN_CTL_MASK                         0x1\n#define C_BASEBAND_SIN_GEN_CTL_MASK_SFT                     (0x1 << 30)\n#define C_DIGMIC_PHASE_SEL_CH1_CTL_SFT                      27\n#define C_DIGMIC_PHASE_SEL_CH1_CTL_MASK                     0x7\n#define C_DIGMIC_PHASE_SEL_CH1_CTL_MASK_SFT                 (0x7 << 27)\n#define C_DIGMIC_PHASE_SEL_CH2_CTL_SFT                      24\n#define C_DIGMIC_PHASE_SEL_CH2_CTL_MASK                     0x7\n#define C_DIGMIC_PHASE_SEL_CH2_CTL_MASK_SFT                 (0x7 << 24)\n#define C_TWO_DIGITAL_MIC_CTL_SFT                           23\n#define C_TWO_DIGITAL_MIC_CTL_MASK                          0x1\n#define C_TWO_DIGITAL_MIC_CTL_MASK_SFT                      (0x1 << 23)\n#define UL_MODE_3P25M_CH2_CTL_SFT                           22\n#define UL_MODE_3P25M_CH2_CTL_MASK                          0x1\n#define UL_MODE_3P25M_CH2_CTL_MASK_SFT                      (0x1 << 22)\n#define UL_MODE_3P25M_CH1_CTL_SFT                           21\n#define UL_MODE_3P25M_CH1_CTL_MASK                          0x1\n#define UL_MODE_3P25M_CH1_CTL_MASK_SFT                      (0x1 << 21)\n#define UL_SRC_USE_CIC_OUT_CTL_SFT                          20\n#define UL_SRC_USE_CIC_OUT_CTL_MASK                         0x1\n#define UL_SRC_USE_CIC_OUT_CTL_MASK_SFT                     (0x1 << 20)\n#define UL_VOICE_MODE_CH1_CH2_CTL_SFT                       17\n#define UL_VOICE_MODE_CH1_CH2_CTL_MASK                      0x7\n#define UL_VOICE_MODE_CH1_CH2_CTL_MASK_SFT                  (0x7 << 17)\n#define DMIC_LOW_POWER_MODE_CTL_SFT                         14\n#define DMIC_LOW_POWER_MODE_CTL_MASK                        0x3\n#define DMIC_LOW_POWER_MODE_CTL_MASK_SFT                    (0x3 << 14)\n#define DMIC_48K_SEL_CTL_SFT                                13\n#define DMIC_48K_SEL_CTL_MASK                               0x1\n#define DMIC_48K_SEL_CTL_MASK_SFT                           (0x1 << 13)\n#define UL_DISABLE_HW_CG_CTL_SFT                            12\n#define UL_DISABLE_HW_CG_CTL_MASK                           0x1\n#define UL_DISABLE_HW_CG_CTL_MASK_SFT                       (0x1 << 12)\n#define UL_IIR_ON_TMP_CTL_SFT                               10\n#define UL_IIR_ON_TMP_CTL_MASK                              0x1\n#define UL_IIR_ON_TMP_CTL_MASK_SFT                          (0x1 << 10)\n#define UL_IIRMODE_CTL_SFT                                  7\n#define UL_IIRMODE_CTL_MASK                                 0x7\n#define UL_IIRMODE_CTL_MASK_SFT                             (0x7 << 7)\n#define DIGMIC_3P25M_1P625M_SEL_CTL_SFT                     5\n#define DIGMIC_3P25M_1P625M_SEL_CTL_MASK                    0x1\n#define DIGMIC_3P25M_1P625M_SEL_CTL_MASK_SFT                (0x1 << 5)\n#define AGC_260K_SEL_CH2_CTL_SFT                            4\n#define AGC_260K_SEL_CH2_CTL_MASK                           0x1\n#define AGC_260K_SEL_CH2_CTL_MASK_SFT                       (0x1 << 4)\n#define AGC_260K_SEL_CH1_CTL_SFT                            3\n#define AGC_260K_SEL_CH1_CTL_MASK                           0x1\n#define AGC_260K_SEL_CH1_CTL_MASK_SFT                       (0x1 << 3)\n#define UL_LOOP_BACK_MODE_CTL_SFT                           2\n#define UL_LOOP_BACK_MODE_CTL_MASK                          0x1\n#define UL_LOOP_BACK_MODE_CTL_MASK_SFT                      (0x1 << 2)\n#define UL_SDM_3_LEVEL_CTL_SFT                              1\n#define UL_SDM_3_LEVEL_CTL_MASK                             0x1\n#define UL_SDM_3_LEVEL_CTL_MASK_SFT                         (0x1 << 1)\n#define UL_SRC_ON_TMP_CTL_SFT                               0\n#define UL_SRC_ON_TMP_CTL_MASK                              0x1\n#define UL_SRC_ON_TMP_CTL_MASK_SFT                          (0x1 << 0)\n\n \n#define C_SDM_RESET_CTL_SFT                                 31\n#define C_SDM_RESET_CTL_MASK                                0x1\n#define C_SDM_RESET_CTL_MASK_SFT                            (0x1 << 31)\n#define ADITHON_CTL_SFT                                     30\n#define ADITHON_CTL_MASK                                    0x1\n#define ADITHON_CTL_MASK_SFT                                (0x1 << 30)\n#define ADITHVAL_CTL_SFT                                    28\n#define ADITHVAL_CTL_MASK                                   0x3\n#define ADITHVAL_CTL_MASK_SFT                               (0x3 << 28)\n#define C_DAC_EN_CTL_SFT                                    27\n#define C_DAC_EN_CTL_MASK                                   0x1\n#define C_DAC_EN_CTL_MASK_SFT                               (0x1 << 27)\n#define C_MUTE_SW_CTL_SFT                                   26\n#define C_MUTE_SW_CTL_MASK                                  0x1\n#define C_MUTE_SW_CTL_MASK_SFT                              (0x1 << 26)\n#define ASDM_SRC_SEL_CTL_SFT                                25\n#define ASDM_SRC_SEL_CTL_MASK                               0x1\n#define ASDM_SRC_SEL_CTL_MASK_SFT                           (0x1 << 25)\n#define C_AMP_DIV_CH2_CTL_SFT                               21\n#define C_AMP_DIV_CH2_CTL_MASK                              0x7\n#define C_AMP_DIV_CH2_CTL_MASK_SFT                          (0x7 << 21)\n#define C_FREQ_DIV_CH2_CTL_SFT                              16\n#define C_FREQ_DIV_CH2_CTL_MASK                             0x1f\n#define C_FREQ_DIV_CH2_CTL_MASK_SFT                         (0x1f << 16)\n#define C_SINE_MODE_CH2_CTL_SFT                             12\n#define C_SINE_MODE_CH2_CTL_MASK                            0xf\n#define C_SINE_MODE_CH2_CTL_MASK_SFT                        (0xf << 12)\n#define C_AMP_DIV_CH1_CTL_SFT                               9\n#define C_AMP_DIV_CH1_CTL_MASK                              0x7\n#define C_AMP_DIV_CH1_CTL_MASK_SFT                          (0x7 << 9)\n#define C_FREQ_DIV_CH1_CTL_SFT                              4\n#define C_FREQ_DIV_CH1_CTL_MASK                             0x1f\n#define C_FREQ_DIV_CH1_CTL_MASK_SFT                         (0x1f << 4)\n#define C_SINE_MODE_CH1_CTL_SFT                             0\n#define C_SINE_MODE_CH1_CTL_MASK                            0xf\n#define C_SINE_MODE_CH1_CTL_MASK_SFT                        (0xf << 0)\n\n \n#define C_LOOP_BACK_MODE_CTL_SFT                            12\n#define C_LOOP_BACK_MODE_CTL_MASK                           0xf\n#define C_LOOP_BACK_MODE_CTL_MASK_SFT                       (0xf << 12)\n#define C_EXT_ADC_CTL_SFT                                   0\n#define C_EXT_ADC_CTL_MASK                                  0x1\n#define C_EXT_ADC_CTL_MASK_SFT                              (0x1 << 0)\n\n \n#define AFE_UL_DL_CON0_RESERVED_SFT                         1\n#define AFE_UL_DL_CON0_RESERVED_MASK                        0x3fff\n#define AFE_UL_DL_CON0_RESERVED_MASK_SFT                    (0x3fff << 1)\n#define ADDA_AFE_ON_SFT                                     0\n#define ADDA_AFE_ON_MASK                                    0x1\n#define ADDA_AFE_ON_MASK_SFT                                (0x1 << 0)\n\n \n#define IRQ7_MCU_MODE_SFT                                   24\n#define IRQ7_MCU_MODE_MASK                                  0xf\n#define IRQ7_MCU_MODE_MASK_SFT                              (0xf << 24)\n#define IRQ4_MCU_MODE_SFT                                   20\n#define IRQ4_MCU_MODE_MASK                                  0xf\n#define IRQ4_MCU_MODE_MASK_SFT                              (0xf << 20)\n#define IRQ3_MCU_MODE_SFT                                   16\n#define IRQ3_MCU_MODE_MASK                                  0xf\n#define IRQ3_MCU_MODE_MASK_SFT                              (0xf << 16)\n#define IRQ7_MCU_ON_SFT                                     14\n#define IRQ7_MCU_ON_MASK                                    0x1\n#define IRQ7_MCU_ON_MASK_SFT                                (0x1 << 14)\n#define IRQ5_MCU_ON_SFT                                     12\n#define IRQ5_MCU_ON_MASK                                    0x1\n#define IRQ5_MCU_ON_MASK_SFT                                (0x1 << 12)\n#define IRQ2_MCU_MODE_SFT                                   8\n#define IRQ2_MCU_MODE_MASK                                  0xf\n#define IRQ2_MCU_MODE_MASK_SFT                              (0xf << 8)\n#define IRQ1_MCU_MODE_SFT                                   4\n#define IRQ1_MCU_MODE_MASK                                  0xf\n#define IRQ1_MCU_MODE_MASK_SFT                              (0xf << 4)\n#define IRQ4_MCU_ON_SFT                                     3\n#define IRQ4_MCU_ON_MASK                                    0x1\n#define IRQ4_MCU_ON_MASK_SFT                                (0x1 << 3)\n#define IRQ3_MCU_ON_SFT                                     2\n#define IRQ3_MCU_ON_MASK                                    0x1\n#define IRQ3_MCU_ON_MASK_SFT                                (0x1 << 2)\n#define IRQ2_MCU_ON_SFT                                     1\n#define IRQ2_MCU_ON_MASK                                    0x1\n#define IRQ2_MCU_ON_MASK_SFT                                (0x1 << 1)\n#define IRQ1_MCU_ON_SFT                                     0\n#define IRQ1_MCU_ON_MASK                                    0x1\n#define IRQ1_MCU_ON_MASK_SFT                                (0x1 << 0)\n\n \n#define AFE_IRQ_CM4_EN_SFT                                  16\n#define AFE_IRQ_CM4_EN_MASK                                 0x7f\n#define AFE_IRQ_CM4_EN_MASK_SFT                             (0x7f << 16)\n#define AFE_IRQ_MD32_EN_SFT                                 8\n#define AFE_IRQ_MD32_EN_MASK                                0x7f\n#define AFE_IRQ_MD32_EN_MASK_SFT                            (0x7f << 8)\n#define AFE_IRQ_MCU_EN_SFT                                  0\n#define AFE_IRQ_MCU_EN_MASK                                 0x7f\n#define AFE_IRQ_MCU_EN_MASK_SFT                             (0x7f << 0)\n\n \n#define IRQ7_MCU_CLR_SFT                                    6\n#define IRQ7_MCU_CLR_MASK                                   0x1\n#define IRQ7_MCU_CLR_MASK_SFT                               (0x1 << 6)\n#define IRQ5_MCU_CLR_SFT                                    4\n#define IRQ5_MCU_CLR_MASK                                   0x1\n#define IRQ5_MCU_CLR_MASK_SFT                               (0x1 << 4)\n#define IRQ4_MCU_CLR_SFT                                    3\n#define IRQ4_MCU_CLR_MASK                                   0x1\n#define IRQ4_MCU_CLR_MASK_SFT                               (0x1 << 3)\n#define IRQ3_MCU_CLR_SFT                                    2\n#define IRQ3_MCU_CLR_MASK                                   0x1\n#define IRQ3_MCU_CLR_MASK_SFT                               (0x1 << 2)\n#define IRQ2_MCU_CLR_SFT                                    1\n#define IRQ2_MCU_CLR_MASK                                   0x1\n#define IRQ2_MCU_CLR_MASK_SFT                               (0x1 << 1)\n#define IRQ1_MCU_CLR_SFT                                    0\n#define IRQ1_MCU_CLR_MASK                                   0x1\n#define IRQ1_MCU_CLR_MASK_SFT                               (0x1 << 0)\n\n \n#define AFE_IRQ_MCU_CNT1_SFT                                0\n#define AFE_IRQ_MCU_CNT1_MASK                               0x3ffff\n#define AFE_IRQ_MCU_CNT1_MASK_SFT                           (0x3ffff << 0)\n\n \n#define AFE_IRQ_MCU_CNT2_SFT                                0\n#define AFE_IRQ_MCU_CNT2_MASK                               0x3ffff\n#define AFE_IRQ_MCU_CNT2_MASK_SFT                           (0x3ffff << 0)\n\n \n#define AFE_IRQ_MCU_CNT3_SFT                                0\n#define AFE_IRQ_MCU_CNT3_MASK                               0x3ffff\n#define AFE_IRQ_MCU_CNT3_MASK_SFT                           (0x3ffff << 0)\n\n \n#define AFE_IRQ_MCU_CNT4_SFT                                0\n#define AFE_IRQ_MCU_CNT4_MASK                               0x3ffff\n#define AFE_IRQ_MCU_CNT4_MASK_SFT                           (0x3ffff << 0)\n\n \n#define AFE_IRQ_MCU_CNT5_SFT                                0\n#define AFE_IRQ_MCU_CNT5_MASK                               0x3ffff\n#define AFE_IRQ_MCU_CNT5_MASK_SFT                           (0x3ffff << 0)\n\n \n#define AFE_IRQ_MCU_CNT7_SFT                                0\n#define AFE_IRQ_MCU_CNT7_MASK                               0x3ffff\n#define AFE_IRQ_MCU_CNT7_MASK_SFT                           (0x3ffff << 0)\n\n \n#define CPU_COMPACT_MODE_SFT                                23\n#define CPU_COMPACT_MODE_MASK                               0x1\n#define CPU_COMPACT_MODE_MASK_SFT                           (0x1 << 23)\n#define CPU_HD_ALIGN_SFT                                    22\n#define CPU_HD_ALIGN_MASK                                   0x1\n#define CPU_HD_ALIGN_MASK_SFT                               (0x1 << 22)\n\n \n#define HDMI_HD_SFT                                         20\n#define HDMI_HD_MASK                                        0x3\n#define HDMI_HD_MASK_SFT                                    (0x3 << 20)\n#define MOD_DAI_HD_SFT                                      18\n#define MOD_DAI_HD_MASK                                     0x3\n#define MOD_DAI_HD_MASK_SFT                                 (0x3 << 18)\n#define DAI_HD_SFT                                          16\n#define DAI_HD_MASK                                         0x3\n#define DAI_HD_MASK_SFT                                     (0x3 << 16)\n#define VUL_DATA2_HD_SFT                                    12\n#define VUL_DATA2_HD_MASK                                   0x3\n#define VUL_DATA2_HD_MASK_SFT                               (0x3 << 12)\n#define VUL_HD_SFT                                          10\n#define VUL_HD_MASK                                         0x3\n#define VUL_HD_MASK_SFT                                     (0x3 << 10)\n#define AWB_HD_SFT                                          8\n#define AWB_HD_MASK                                         0x3\n#define AWB_HD_MASK_SFT                                     (0x3 << 8)\n#define DL3_HD_SFT                                          6\n#define DL3_HD_MASK                                         0x3\n#define DL3_HD_MASK_SFT                                     (0x3 << 6)\n#define DL2_HD_SFT                                          4\n#define DL2_HD_MASK                                         0x3\n#define DL2_HD_MASK_SFT                                     (0x3 << 4)\n#define DL1_DATA2_HD_SFT                                    2\n#define DL1_DATA2_HD_MASK                                   0x3\n#define DL1_DATA2_HD_MASK_SFT                               (0x3 << 2)\n#define DL1_HD_SFT                                          0\n#define DL1_HD_MASK                                         0x3\n#define DL1_HD_MASK_SFT                                     (0x3 << 0)\n\n \n#define HDMI_NORMAL_MODE_SFT                                26\n#define HDMI_NORMAL_MODE_MASK                               0x1\n#define HDMI_NORMAL_MODE_MASK_SFT                           (0x1 << 26)\n#define MOD_DAI_NORMAL_MODE_SFT                             25\n#define MOD_DAI_NORMAL_MODE_MASK                            0x1\n#define MOD_DAI_NORMAL_MODE_MASK_SFT                        (0x1 << 25)\n#define DAI_NORMAL_MODE_SFT                                 24\n#define DAI_NORMAL_MODE_MASK                                0x1\n#define DAI_NORMAL_MODE_MASK_SFT                            (0x1 << 24)\n#define VUL_DATA2_NORMAL_MODE_SFT                           22\n#define VUL_DATA2_NORMAL_MODE_MASK                          0x1\n#define VUL_DATA2_NORMAL_MODE_MASK_SFT                      (0x1 << 22)\n#define VUL_NORMAL_MODE_SFT                                 21\n#define VUL_NORMAL_MODE_MASK                                0x1\n#define VUL_NORMAL_MODE_MASK_SFT                            (0x1 << 21)\n#define AWB_NORMAL_MODE_SFT                                 20\n#define AWB_NORMAL_MODE_MASK                                0x1\n#define AWB_NORMAL_MODE_MASK_SFT                            (0x1 << 20)\n#define DL3_NORMAL_MODE_SFT                                 19\n#define DL3_NORMAL_MODE_MASK                                0x1\n#define DL3_NORMAL_MODE_MASK_SFT                            (0x1 << 19)\n#define DL2_NORMAL_MODE_SFT                                 18\n#define DL2_NORMAL_MODE_MASK                                0x1\n#define DL2_NORMAL_MODE_MASK_SFT                            (0x1 << 18)\n#define DL1_DATA2_NORMAL_MODE_SFT                           17\n#define DL1_DATA2_NORMAL_MODE_MASK                          0x1\n#define DL1_DATA2_NORMAL_MODE_MASK_SFT                      (0x1 << 17)\n#define DL1_NORMAL_MODE_SFT                                 16\n#define DL1_NORMAL_MODE_MASK                                0x1\n#define DL1_NORMAL_MODE_MASK_SFT                            (0x1 << 16)\n#define HDMI_HD_ALIGN_SFT                                   10\n#define HDMI_HD_ALIGN_MASK                                  0x1\n#define HDMI_HD_ALIGN_MASK_SFT                              (0x1 << 10)\n#define MOD_DAI_HD_ALIGN_SFT                                9\n#define MOD_DAI_HD_ALIGN_MASK                               0x1\n#define MOD_DAI_HD_ALIGN_MASK_SFT                           (0x1 << 9)\n#define DAI_ALIGN_SFT                                       8\n#define DAI_ALIGN_MASK                                      0x1\n#define DAI_ALIGN_MASK_SFT                                  (0x1 << 8)\n#define VUL2_HD_ALIGN_SFT                                   7\n#define VUL2_HD_ALIGN_MASK                                  0x1\n#define VUL2_HD_ALIGN_MASK_SFT                              (0x1 << 7)\n#define VUL_DATA2_HD_ALIGN_SFT                              6\n#define VUL_DATA2_HD_ALIGN_MASK                             0x1\n#define VUL_DATA2_HD_ALIGN_MASK_SFT                         (0x1 << 6)\n#define VUL_HD_ALIGN_SFT                                    5\n#define VUL_HD_ALIGN_MASK                                   0x1\n#define VUL_HD_ALIGN_MASK_SFT                               (0x1 << 5)\n#define AWB_HD_ALIGN_SFT                                    4\n#define AWB_HD_ALIGN_MASK                                   0x1\n#define AWB_HD_ALIGN_MASK_SFT                               (0x1 << 4)\n#define DL3_HD_ALIGN_SFT                                    3\n#define DL3_HD_ALIGN_MASK                                   0x1\n#define DL3_HD_ALIGN_MASK_SFT                               (0x1 << 3)\n#define DL2_HD_ALIGN_SFT                                    2\n#define DL2_HD_ALIGN_MASK                                   0x1\n#define DL2_HD_ALIGN_MASK_SFT                               (0x1 << 2)\n#define DL1_DATA2_HD_ALIGN_SFT                              1\n#define DL1_DATA2_HD_ALIGN_MASK                             0x1\n#define DL1_DATA2_HD_ALIGN_MASK_SFT                         (0x1 << 1)\n#define DL1_HD_ALIGN_SFT                                    0\n#define DL1_HD_ALIGN_MASK                                   0x1\n#define DL1_HD_ALIGN_MASK_SFT                               (0x1 << 0)\n\n \n#define PCM_FIX_VALUE_SEL_SFT                               31\n#define PCM_FIX_VALUE_SEL_MASK                              0x1\n#define PCM_FIX_VALUE_SEL_MASK_SFT                          (0x1 << 31)\n#define PCM_BUFFER_LOOPBACK_SFT                             30\n#define PCM_BUFFER_LOOPBACK_MASK                            0x1\n#define PCM_BUFFER_LOOPBACK_MASK_SFT                        (0x1 << 30)\n#define PCM_PARALLEL_LOOPBACK_SFT                           29\n#define PCM_PARALLEL_LOOPBACK_MASK                          0x1\n#define PCM_PARALLEL_LOOPBACK_MASK_SFT                      (0x1 << 29)\n#define PCM_SERIAL_LOOPBACK_SFT                             28\n#define PCM_SERIAL_LOOPBACK_MASK                            0x1\n#define PCM_SERIAL_LOOPBACK_MASK_SFT                        (0x1 << 28)\n#define PCM_DAI_PCM_LOOPBACK_SFT                            27\n#define PCM_DAI_PCM_LOOPBACK_MASK                           0x1\n#define PCM_DAI_PCM_LOOPBACK_MASK_SFT                       (0x1 << 27)\n#define PCM_I2S_PCM_LOOPBACK_SFT                            26\n#define PCM_I2S_PCM_LOOPBACK_MASK                           0x1\n#define PCM_I2S_PCM_LOOPBACK_MASK_SFT                       (0x1 << 26)\n#define PCM_SYNC_DELSEL_SFT                                 25\n#define PCM_SYNC_DELSEL_MASK                                0x1\n#define PCM_SYNC_DELSEL_MASK_SFT                            (0x1 << 25)\n#define PCM_TX_LR_SWAP_SFT                                  24\n#define PCM_TX_LR_SWAP_MASK                                 0x1\n#define PCM_TX_LR_SWAP_MASK_SFT                             (0x1 << 24)\n#define PCM_SYNC_OUT_INV_SFT                                23\n#define PCM_SYNC_OUT_INV_MASK                               0x1\n#define PCM_SYNC_OUT_INV_MASK_SFT                           (0x1 << 23)\n#define PCM_BCLK_OUT_INV_SFT                                22\n#define PCM_BCLK_OUT_INV_MASK                               0x1\n#define PCM_BCLK_OUT_INV_MASK_SFT                           (0x1 << 22)\n#define PCM_SYNC_IN_INV_SFT                                 21\n#define PCM_SYNC_IN_INV_MASK                                0x1\n#define PCM_SYNC_IN_INV_MASK_SFT                            (0x1 << 21)\n#define PCM_BCLK_IN_INV_SFT                                 20\n#define PCM_BCLK_IN_INV_MASK                                0x1\n#define PCM_BCLK_IN_INV_MASK_SFT                            (0x1 << 20)\n#define PCM_TX_LCH_RPT_SFT                                  19\n#define PCM_TX_LCH_RPT_MASK                                 0x1\n#define PCM_TX_LCH_RPT_MASK_SFT                             (0x1 << 19)\n#define PCM_VBT_16K_MODE_SFT                                18\n#define PCM_VBT_16K_MODE_MASK                               0x1\n#define PCM_VBT_16K_MODE_MASK_SFT                           (0x1 << 18)\n#define PCM_EXT_MODEM_SFT                                   17\n#define PCM_EXT_MODEM_MASK                                  0x1\n#define PCM_EXT_MODEM_MASK_SFT                              (0x1 << 17)\n#define PCM_24BIT_SFT                                       16\n#define PCM_24BIT_MASK                                      0x1\n#define PCM_24BIT_MASK_SFT                                  (0x1 << 16)\n#define PCM_WLEN_SFT                                        14\n#define PCM_WLEN_MASK                                       0x3\n#define PCM_WLEN_MASK_SFT                                   (0x3 << 14)\n#define PCM_SYNC_LENGTH_SFT                                 9\n#define PCM_SYNC_LENGTH_MASK                                0x1f\n#define PCM_SYNC_LENGTH_MASK_SFT                            (0x1f << 9)\n#define PCM_SYNC_TYPE_SFT                                   8\n#define PCM_SYNC_TYPE_MASK                                  0x1\n#define PCM_SYNC_TYPE_MASK_SFT                              (0x1 << 8)\n#define PCM_BT_MODE_SFT                                     7\n#define PCM_BT_MODE_MASK                                    0x1\n#define PCM_BT_MODE_MASK_SFT                                (0x1 << 7)\n#define PCM_BYP_ASRC_SFT                                    6\n#define PCM_BYP_ASRC_MASK                                   0x1\n#define PCM_BYP_ASRC_MASK_SFT                               (0x1 << 6)\n#define PCM_SLAVE_SFT                                       5\n#define PCM_SLAVE_MASK                                      0x1\n#define PCM_SLAVE_MASK_SFT                                  (0x1 << 5)\n#define PCM_MODE_SFT                                        3\n#define PCM_MODE_MASK                                       0x3\n#define PCM_MODE_MASK_SFT                                   (0x3 << 3)\n#define PCM_FMT_SFT                                         1\n#define PCM_FMT_MASK                                        0x3\n#define PCM_FMT_MASK_SFT                                    (0x3 << 1)\n#define PCM_EN_SFT                                          0\n#define PCM_EN_MASK                                         0x1\n#define PCM_EN_MASK_SFT                                     (0x1 << 0)\n\n \n#define PCM1_TX_FIFO_OV_SFT                                 31\n#define PCM1_TX_FIFO_OV_MASK                                0x1\n#define PCM1_TX_FIFO_OV_MASK_SFT                            (0x1 << 31)\n#define PCM1_RX_FIFO_OV_SFT                                 30\n#define PCM1_RX_FIFO_OV_MASK                                0x1\n#define PCM1_RX_FIFO_OV_MASK_SFT                            (0x1 << 30)\n#define PCM2_TX_FIFO_OV_SFT                                 29\n#define PCM2_TX_FIFO_OV_MASK                                0x1\n#define PCM2_TX_FIFO_OV_MASK_SFT                            (0x1 << 29)\n#define PCM2_RX_FIFO_OV_SFT                                 28\n#define PCM2_RX_FIFO_OV_MASK                                0x1\n#define PCM2_RX_FIFO_OV_MASK_SFT                            (0x1 << 28)\n#define PCM1_SYNC_GLITCH_SFT                                27\n#define PCM1_SYNC_GLITCH_MASK                               0x1\n#define PCM1_SYNC_GLITCH_MASK_SFT                           (0x1 << 27)\n#define PCM2_SYNC_GLITCH_SFT                                26\n#define PCM2_SYNC_GLITCH_MASK                               0x1\n#define PCM2_SYNC_GLITCH_MASK_SFT                           (0x1 << 26)\n#define PCM1_PCM2_LOOPBACK_SFT                              15\n#define PCM1_PCM2_LOOPBACK_MASK                             0x1\n#define PCM1_PCM2_LOOPBACK_MASK_SFT                         (0x1 << 15)\n#define DAI_PCM_LOOPBACK_CH_SFT                             13\n#define DAI_PCM_LOOPBACK_CH_MASK                            0x1\n#define DAI_PCM_LOOPBACK_CH_MASK_SFT                        (0x1 << 13)\n#define I2S_PCM_LOOPBACK_CH_SFT                             12\n#define I2S_PCM_LOOPBACK_CH_MASK                            0x1\n#define I2S_PCM_LOOPBACK_CH_MASK_SFT                        (0x1 << 12)\n#define PCM_USE_MD3_SFT                                     8\n#define PCM_USE_MD3_MASK                                    0x1\n#define PCM_USE_MD3_MASK_SFT                                (0x1 << 8)\n#define TX_FIX_VALUE_SFT                                    0\n#define TX_FIX_VALUE_MASK                                   0xff\n#define TX_FIX_VALUE_MASK_SFT                               (0xff << 0)\n\n \n#define PCM2_TX_FIX_VALUE_SFT                                24\n#define PCM2_TX_FIX_VALUE_MASK                               0xff\n#define PCM2_TX_FIX_VALUE_MASK_SFT                           (0xff << 24)\n#define PCM2_FIX_VALUE_SEL_SFT                               23\n#define PCM2_FIX_VALUE_SEL_MASK                              0x1\n#define PCM2_FIX_VALUE_SEL_MASK_SFT                          (0x1 << 23)\n#define PCM2_BUFFER_LOOPBACK_SFT                             22\n#define PCM2_BUFFER_LOOPBACK_MASK                            0x1\n#define PCM2_BUFFER_LOOPBACK_MASK_SFT                        (0x1 << 22)\n#define PCM2_PARALLEL_LOOPBACK_SFT                           21\n#define PCM2_PARALLEL_LOOPBACK_MASK                          0x1\n#define PCM2_PARALLEL_LOOPBACK_MASK_SFT                      (0x1 << 21)\n#define PCM2_SERIAL_LOOPBACK_SFT                             20\n#define PCM2_SERIAL_LOOPBACK_MASK                            0x1\n#define PCM2_SERIAL_LOOPBACK_MASK_SFT                        (0x1 << 20)\n#define PCM2_DAI_PCM_LOOPBACK_SFT                            19\n#define PCM2_DAI_PCM_LOOPBACK_MASK                           0x1\n#define PCM2_DAI_PCM_LOOPBACK_MASK_SFT                       (0x1 << 19)\n#define PCM2_I2S_PCM_LOOPBACK_SFT                            18\n#define PCM2_I2S_PCM_LOOPBACK_MASK                           0x1\n#define PCM2_I2S_PCM_LOOPBACK_MASK_SFT                       (0x1 << 18)\n#define PCM2_SYNC_DELSEL_SFT                                 17\n#define PCM2_SYNC_DELSEL_MASK                                0x1\n#define PCM2_SYNC_DELSEL_MASK_SFT                            (0x1 << 17)\n#define PCM2_TX_LR_SWAP_SFT                                  16\n#define PCM2_TX_LR_SWAP_MASK                                 0x1\n#define PCM2_TX_LR_SWAP_MASK_SFT                             (0x1 << 16)\n#define PCM2_SYNC_IN_INV_SFT                                 15\n#define PCM2_SYNC_IN_INV_MASK                                0x1\n#define PCM2_SYNC_IN_INV_MASK_SFT                            (0x1 << 15)\n#define PCM2_BCLK_IN_INV_SFT                                 14\n#define PCM2_BCLK_IN_INV_MASK                                0x1\n#define PCM2_BCLK_IN_INV_MASK_SFT                            (0x1 << 14)\n#define PCM2_TX_LCH_RPT_SFT                                  13\n#define PCM2_TX_LCH_RPT_MASK                                 0x1\n#define PCM2_TX_LCH_RPT_MASK_SFT                             (0x1 << 13)\n#define PCM2_VBT_16K_MODE_SFT                                12\n#define PCM2_VBT_16K_MODE_MASK                               0x1\n#define PCM2_VBT_16K_MODE_MASK_SFT                           (0x1 << 12)\n#define PCM2_LOOPBACK_CH_SEL_SFT                             10\n#define PCM2_LOOPBACK_CH_SEL_MASK                            0x3\n#define PCM2_LOOPBACK_CH_SEL_MASK_SFT                        (0x3 << 10)\n#define PCM2_TX2_BT_MODE_SFT                                 8\n#define PCM2_TX2_BT_MODE_MASK                                0x1\n#define PCM2_TX2_BT_MODE_MASK_SFT                            (0x1 << 8)\n#define PCM2_BT_MODE_SFT                                     7\n#define PCM2_BT_MODE_MASK                                    0x1\n#define PCM2_BT_MODE_MASK_SFT                                (0x1 << 7)\n#define PCM2_AFIFO_SFT                                       6\n#define PCM2_AFIFO_MASK                                      0x1\n#define PCM2_AFIFO_MASK_SFT                                  (0x1 << 6)\n#define PCM2_WLEN_SFT                                        5\n#define PCM2_WLEN_MASK                                       0x1\n#define PCM2_WLEN_MASK_SFT                                   (0x1 << 5)\n#define PCM2_MODE_SFT                                        3\n#define PCM2_MODE_MASK                                       0x3\n#define PCM2_MODE_MASK_SFT                                   (0x3 << 3)\n#define PCM2_FMT_SFT                                         1\n#define PCM2_FMT_MASK                                        0x3\n#define PCM2_FMT_MASK_SFT                                    (0x3 << 1)\n#define PCM2_EN_SFT                                          0\n#define PCM2_EN_MASK                                         0x1\n#define PCM2_EN_MASK_SFT                                     (0x1 << 0)\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}