{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1639175008761 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1639175008761 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 10 17:23:28 2021 " "Processing started: Fri Dec 10 17:23:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1639175008761 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1639175008761 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pong -c Pong_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pong -c Pong_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1639175008761 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "PLL_PIXEL_CLK.qip " "Tcl Script File PLL_PIXEL_CLK.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE PLL_PIXEL_CLK.qip " "set_global_assignment -name QIP_FILE PLL_PIXEL_CLK.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1639175008884 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1639175008884 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1639175009043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong_top.v 3 3 " "Found 3 design units, including 3 entities, in source file pong_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_VGA " "Found entity 1: DE0_VGA" {  } { { "./DE0_VGA.v" "" { Text "C:/Users/carte/OneDrive/Documents/ECE275/Pong_275/Pong/DE0_VGA.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639175009083 ""} { "Info" "ISGN_ENTITY_NAME" "2 Pong_top " "Found entity 2: Pong_top" {  } { { "Pong_top.v" "" { Text "C:/Users/carte/OneDrive/Documents/ECE275/Pong_275/Pong/Pong_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639175009083 ""} { "Info" "ISGN_ENTITY_NAME" "3 make_box " "Found entity 3: make_box" {  } { { "Pong_top.v" "" { Text "C:/Users/carte/OneDrive/Documents/ECE275/Pong_275/Pong/Pong_top.v" 245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639175009083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639175009083 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "move_ball.v(25) " "Verilog HDL information at move_ball.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "move_ball.v" "" { Text "C:/Users/carte/OneDrive/Documents/ECE275/Pong_275/Pong/move_ball.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1639175009083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "move_ball.v 2 2 " "Found 2 design units, including 2 entities, in source file move_ball.v" { { "Info" "ISGN_ENTITY_NAME" "1 move_ball " "Found entity 1: move_ball" {  } { { "move_ball.v" "" { Text "C:/Users/carte/OneDrive/Documents/ECE275/Pong_275/Pong/move_ball.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639175009083 ""} { "Info" "ISGN_ENTITY_NAME" "2 testbench " "Found entity 2: testbench" {  } { { "move_ball.v" "" { Text "C:/Users/carte/OneDrive/Documents/ECE275/Pong_275/Pong/move_ball.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639175009083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639175009083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paddle_input.v 1 1 " "Found 1 design units, including 1 entities, in source file paddle_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 Paddle_input " "Found entity 1: Paddle_input" {  } { { "Paddle_input.v" "" { Text "C:/Users/carte/OneDrive/Documents/ECE275/Pong_275/Pong/Paddle_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639175009093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639175009093 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "new_clock.v(6) " "Verilog HDL information at new_clock.v(6): always construct contains both blocking and non-blocking assignments" {  } { { "new_clock.v" "" { Text "C:/Users/carte/OneDrive/Documents/ECE275/Pong_275/Pong/new_clock.v" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1639175009093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file new_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 new_clock " "Found entity 1: new_clock" {  } { { "new_clock.v" "" { Text "C:/Users/carte/OneDrive/Documents/ECE275/Pong_275/Pong/new_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639175009093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639175009093 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "score_right_width Pong_top.v(188) " "Verilog HDL Implicit Net warning at Pong_top.v(188): created implicit net for \"score_right_width\"" {  } { { "Pong_top.v" "" { Text "C:/Users/carte/OneDrive/Documents/ECE275/Pong_275/Pong/Pong_top.v" 188 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639175009093 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "score_right_height Pong_top.v(189) " "Verilog HDL Implicit Net warning at Pong_top.v(189): created implicit net for \"score_right_height\"" {  } { { "Pong_top.v" "" { Text "C:/Users/carte/OneDrive/Documents/ECE275/Pong_275/Pong/Pong_top.v" 189 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639175009093 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "score_right_x_location Pong_top.v(190) " "Verilog HDL Implicit Net warning at Pong_top.v(190): created implicit net for \"score_right_x_location\"" {  } { { "Pong_top.v" "" { Text "C:/Users/carte/OneDrive/Documents/ECE275/Pong_275/Pong/Pong_top.v" 190 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639175009093 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "score_right_y_location Pong_top.v(191) " "Verilog HDL Implicit Net warning at Pong_top.v(191): created implicit net for \"score_right_y_location\"" {  } { { "Pong_top.v" "" { Text "C:/Users/carte/OneDrive/Documents/ECE275/Pong_275/Pong/Pong_top.v" 191 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639175009093 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "score_right Pong_top.v(193) " "Verilog HDL Implicit Net warning at Pong_top.v(193): created implicit net for \"score_right\"" {  } { { "Pong_top.v" "" { Text "C:/Users/carte/OneDrive/Documents/ECE275/Pong_275/Pong/Pong_top.v" 193 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639175009093 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Pong_top " "Elaborating entity \"Pong_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1639175009133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "new_clock new_clock:m1 " "Elaborating entity \"new_clock\" for hierarchy \"new_clock:m1\"" {  } { { "Pong_top.v" "m1" { Text "C:/Users/carte/OneDrive/Documents/ECE275/Pong_275/Pong/Pong_top.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009133 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 new_clock.v(13) " "Verilog HDL assignment warning at new_clock.v(13): truncated value with size 32 to match size of target (28)" {  } { { "new_clock.v" "" { Text "C:/Users/carte/OneDrive/Documents/ECE275/Pong_275/Pong/new_clock.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639175009138 "|Pong_top|new_clock:m1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "make_box make_box:draw_P1_paddle " "Elaborating entity \"make_box\" for hierarchy \"make_box:draw_P1_paddle\"" {  } { { "Pong_top.v" "draw_P1_paddle" { Text "C:/Users/carte/OneDrive/Documents/ECE275/Pong_275/Pong/Pong_top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "move_ball move_ball:b1 " "Elaborating entity \"move_ball\" for hierarchy \"move_ball:b1\"" {  } { { "Pong_top.v" "b1" { Text "C:/Users/carte/OneDrive/Documents/ECE275/Pong_275/Pong/Pong_top.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009143 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 move_ball.v(64) " "Verilog HDL assignment warning at move_ball.v(64): truncated value with size 32 to match size of target (10)" {  } { { "move_ball.v" "" { Text "C:/Users/carte/OneDrive/Documents/ECE275/Pong_275/Pong/move_ball.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639175009153 "|Pong_top|move_ball:b1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 move_ball.v(65) " "Verilog HDL assignment warning at move_ball.v(65): truncated value with size 32 to match size of target (10)" {  } { { "move_ball.v" "" { Text "C:/Users/carte/OneDrive/Documents/ECE275/Pong_275/Pong/move_ball.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639175009153 "|Pong_top|move_ball:b1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 move_ball.v(84) " "Verilog HDL assignment warning at move_ball.v(84): truncated value with size 32 to match size of target (10)" {  } { { "move_ball.v" "" { Text "C:/Users/carte/OneDrive/Documents/ECE275/Pong_275/Pong/move_ball.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639175009153 "|Pong_top|move_ball:b1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Paddle_input Paddle_input:v1 " "Elaborating entity \"Paddle_input\" for hierarchy \"Paddle_input:v1\"" {  } { { "Pong_top.v" "v1" { Text "C:/Users/carte/OneDrive/Documents/ECE275/Pong_275/Pong/Pong_top.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009188 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Paddle_input.v(24) " "Verilog HDL assignment warning at Paddle_input.v(24): truncated value with size 32 to match size of target (10)" {  } { { "Paddle_input.v" "" { Text "C:/Users/carte/OneDrive/Documents/ECE275/Pong_275/Pong/Paddle_input.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639175009193 "|Pong_top|Paddle_input:v1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Paddle_input.v(28) " "Verilog HDL assignment warning at Paddle_input.v(28): truncated value with size 32 to match size of target (10)" {  } { { "Paddle_input.v" "" { Text "C:/Users/carte/OneDrive/Documents/ECE275/Pong_275/Pong/Paddle_input.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639175009193 "|Pong_top|Paddle_input:v1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_VGA DE0_VGA:VGA_Driver " "Elaborating entity \"DE0_VGA\" for hierarchy \"DE0_VGA:VGA_Driver\"" {  } { { "Pong_top.v" "VGA_Driver" { Text "C:/Users/carte/OneDrive/Documents/ECE275/Pong_275/Pong/Pong_top.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009193 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DE0_VGA.v(53) " "Verilog HDL assignment warning at DE0_VGA.v(53): truncated value with size 32 to match size of target (11)" {  } { { "./DE0_VGA.v" "" { Text "C:/Users/carte/OneDrive/Documents/ECE275/Pong_275/Pong/DE0_VGA.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639175009193 "|Pong_top|DE0_VGA:VGA_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DE0_VGA.v(54) " "Verilog HDL assignment warning at DE0_VGA.v(54): truncated value with size 32 to match size of target (11)" {  } { { "./DE0_VGA.v" "" { Text "C:/Users/carte/OneDrive/Documents/ECE275/Pong_275/Pong/DE0_VGA.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639175009193 "|Pong_top|DE0_VGA:VGA_Driver"}
{ "Warning" "WSGN_SEARCH_FILE" "pll_pixel_clk.v 1 1 " "Using design file pll_pixel_clk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_PIXEL_CLK " "Found entity 1: PLL_PIXEL_CLK" {  } { { "pll_pixel_clk.v" "" { Text "C:/Users/carte/OneDrive/Documents/ECE275/Pong_275/Pong/pll_pixel_clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639175009223 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1639175009223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_PIXEL_CLK DE0_VGA:VGA_Driver\|PLL_PIXEL_CLK:pll_inst0 " "Elaborating entity \"PLL_PIXEL_CLK\" for hierarchy \"DE0_VGA:VGA_Driver\|PLL_PIXEL_CLK:pll_inst0\"" {  } { { "./DE0_VGA.v" "pll_inst0" { Text "C:/Users/carte/OneDrive/Documents/ECE275/Pong_275/Pong/DE0_VGA.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll DE0_VGA:VGA_Driver\|PLL_PIXEL_CLK:pll_inst0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"DE0_VGA:VGA_Driver\|PLL_PIXEL_CLK:pll_inst0\|altpll:altpll_component\"" {  } { { "pll_pixel_clk.v" "altpll_component" { Text "C:/Users/carte/OneDrive/Documents/ECE275/Pong_275/Pong/pll_pixel_clk.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009263 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_VGA:VGA_Driver\|PLL_PIXEL_CLK:pll_inst0\|altpll:altpll_component " "Elaborated megafunction instantiation \"DE0_VGA:VGA_Driver\|PLL_PIXEL_CLK:pll_inst0\|altpll:altpll_component\"" {  } { { "pll_pixel_clk.v" "" { Text "C:/Users/carte/OneDrive/Documents/ECE275/Pong_275/Pong/pll_pixel_clk.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639175009272 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_VGA:VGA_Driver\|PLL_PIXEL_CLK:pll_inst0\|altpll:altpll_component " "Instantiated megafunction \"DE0_VGA:VGA_Driver\|PLL_PIXEL_CLK:pll_inst0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2000 " "Parameter \"clk0_divide_by\" = \"2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1007 " "Parameter \"clk0_multiply_by\" = \"1007\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL_PIXEL_CLK " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL_PIXEL_CLK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009274 ""}  } { { "pll_pixel_clk.v" "" { Text "C:/Users/carte/OneDrive/Documents/ECE275/Pong_275/Pong/pll_pixel_clk.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1639175009274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_pixel_clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_pixel_clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_PIXEL_CLK_altpll " "Found entity 1: PLL_PIXEL_CLK_altpll" {  } { { "db/pll_pixel_clk_altpll.v" "" { Text "C:/Users/carte/OneDrive/Documents/ECE275/Pong_275/Pong/db/pll_pixel_clk_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639175009334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639175009334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_PIXEL_CLK_altpll DE0_VGA:VGA_Driver\|PLL_PIXEL_CLK:pll_inst0\|altpll:altpll_component\|PLL_PIXEL_CLK_altpll:auto_generated " "Elaborating entity \"PLL_PIXEL_CLK_altpll\" for hierarchy \"DE0_VGA:VGA_Driver\|PLL_PIXEL_CLK:pll_inst0\|altpll:altpll_component\|PLL_PIXEL_CLK_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639175009334 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slow_clock\[9\] " "Net \"slow_clock\[9\]\" is missing source, defaulting to GND" {  } { { "Pong_top.v" "slow_clock\[9\]" { Text "C:/Users/carte/OneDrive/Documents/ECE275/Pong_275/Pong/Pong_top.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639175009393 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slow_clock\[8\] " "Net \"slow_clock\[8\]\" is missing source, defaulting to GND" {  } { { "Pong_top.v" "slow_clock\[8\]" { Text "C:/Users/carte/OneDrive/Documents/ECE275/Pong_275/Pong/Pong_top.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639175009393 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slow_clock\[7\] " "Net \"slow_clock\[7\]\" is missing source, defaulting to GND" {  } { { "Pong_top.v" "slow_clock\[7\]" { Text "C:/Users/carte/OneDrive/Documents/ECE275/Pong_275/Pong/Pong_top.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639175009393 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slow_clock\[6\] " "Net \"slow_clock\[6\]\" is missing source, defaulting to GND" {  } { { "Pong_top.v" "slow_clock\[6\]" { Text "C:/Users/carte/OneDrive/Documents/ECE275/Pong_275/Pong/Pong_top.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639175009393 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slow_clock\[5\] " "Net \"slow_clock\[5\]\" is missing source, defaulting to GND" {  } { { "Pong_top.v" "slow_clock\[5\]" { Text "C:/Users/carte/OneDrive/Documents/ECE275/Pong_275/Pong/Pong_top.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639175009393 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slow_clock\[4\] " "Net \"slow_clock\[4\]\" is missing source, defaulting to GND" {  } { { "Pong_top.v" "slow_clock\[4\]" { Text "C:/Users/carte/OneDrive/Documents/ECE275/Pong_275/Pong/Pong_top.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639175009393 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slow_clock\[3\] " "Net \"slow_clock\[3\]\" is missing source, defaulting to GND" {  } { { "Pong_top.v" "slow_clock\[3\]" { Text "C:/Users/carte/OneDrive/Documents/ECE275/Pong_275/Pong/Pong_top.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639175009393 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slow_clock\[2\] " "Net \"slow_clock\[2\]\" is missing source, defaulting to GND" {  } { { "Pong_top.v" "slow_clock\[2\]" { Text "C:/Users/carte/OneDrive/Documents/ECE275/Pong_275/Pong/Pong_top.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639175009393 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slow_clock\[1\] " "Net \"slow_clock\[1\]\" is missing source, defaulting to GND" {  } { { "Pong_top.v" "slow_clock\[1\]" { Text "C:/Users/carte/OneDrive/Documents/ECE275/Pong_275/Pong/Pong_top.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639175009393 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639175009393 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1639175009933 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1639175010161 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "44 " "44 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1639175010442 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/carte/OneDrive/Documents/ECE275/Pong_275/Pong/output_files/Pong_top.map.smsg " "Generated suppressed messages file C:/Users/carte/OneDrive/Documents/ECE275/Pong_275/Pong/output_files/Pong_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1639175010489 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1639175010614 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639175010614 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "448 " "Implemented 448 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1639175010677 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1639175010677 ""} { "Info" "ICUT_CUT_TM_LCELLS" "429 " "Implemented 429 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1639175010677 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1639175010677 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1639175010677 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4595 " "Peak virtual memory: 4595 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1639175010708 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 10 17:23:30 2021 " "Processing ended: Fri Dec 10 17:23:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1639175010708 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1639175010708 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1639175010708 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1639175010708 ""}
