$date
	Sun Oct 23 06:48:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#112618
b11000 &
b11000 %
1$
b11000 !
1"
#112619
0"
#112622
b1100 &
b1100 %
#112626
b110 &
b110 %
#112630
b11 &
b11 %
#112634
b1010 &
b1010 %
#112638
b101 &
b101 %
#112642
b10000 &
b10000 %
#112646
b1000 &
b1000 %
#112650
b100 &
b100 %
#112654
b10 &
b10 %
#112658
b1 &
b1 %
1#
#112662
b0 &
0#
b0 %
0$
#1112063
b111 !
1"
#1112066
b111 &
b111 %
1$
#1112067
0"
#1112070
b10110 &
b10110 %
#1112074
b1011 &
b1011 %
#1112078
b100010 &
b100010 %
#1112082
b10001 &
b10001 %
#1112086
b110100 &
b110100 %
#1112090
b11010 &
b11010 %
#1112094
b1101 &
b1101 %
#1112098
b101000 &
b101000 %
#1112102
b10100 &
b10100 %
#1112106
b1010 &
b1010 %
#1112110
b101 &
b101 %
#1112114
b10000 &
b10000 %
#1112118
b1000 &
b1000 %
#1112122
b100 &
b100 %
#1112126
b10 &
b10 %
#1112130
b1 &
b1 %
1#
#1112134
b0 &
0#
b0 %
0$
#2158090
b10000 &
b10000 %
1$
b10000 !
1"
#2158091
0"
#2158094
b1000 &
b1000 %
#2158098
b100 &
b100 %
#2158102
b10 &
b10 %
#2158106
b1 &
b1 %
1#
#2158110
b0 &
0#
b0 %
0$
#4500012
