/*   ==================================================================
 
     >>>>>>>>>>>>>>>>>>>>>>> COPYRIGHT NOTICE <<<<<<<<<<<<<<<<<<<<<<<<<
     ------------------------------------------------------------------
     Copyright (c) 2019-2023 by Lattice Semiconductor Corporation
     ALL RIGHTS RESERVED
     ------------------------------------------------------------------
 
       IMPORTANT: THIS FILE IS USED BY OR GENERATED BY the LATTICE PROPELâ„¢
       DEVELOPMENT SUITE, WHICH INCLUDES PROPEL BUILDER AND PROPEL SDK.
 
       Lattice grants permission to use this code pursuant to the
       terms of the Lattice Propel License Agreement.
 
     DISCLAIMER:
 
    LATTICE MAKES NO WARRANTIES ON THIS FILE OR ITS CONTENTS,
    WHETHER EXPRESSED, IMPLIED, STATUTORY,
    OR IN ANY PROVISION OF THE LATTICE PROPEL LICENSE AGREEMENT OR
    COMMUNICATION WITH LICENSEE,
    AND LATTICE SPECIFICALLY DISCLAIMS ANY IMPLIED WARRANTY OF
    MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE.
    LATTICE DOES NOT WARRANT THAT THE FUNCTIONS CONTAINED HEREIN WILL MEET
    LICENSEE 'S REQUIREMENTS, OR THAT LICENSEE' S OPERATION OF ANY DEVICE,
    SOFTWARE OR SYSTEM USING THIS FILE OR ITS CONTENTS WILL BE
    UNINTERRUPTED OR ERROR FREE,
    OR THAT DEFECTS HEREIN WILL BE CORRECTED.
    LICENSEE ASSUMES RESPONSIBILITY FOR SELECTION OF MATERIALS TO ACHIEVE
    ITS INTENDED RESULTS, AND FOR THE PROPER INSTALLATION, USE,
    AND RESULTS OBTAINED THEREFROM.
    LICENSEE ASSUMES THE ENTIRE RISK OF THE FILE AND ITS CONTENTS PROVING
    DEFECTIVE OR FAILING TO PERFORM PROPERLY AND IN SUCH EVENT,
    LICENSEE SHALL ASSUME THE ENTIRE COST AND RISK OF ANY REPAIR, SERVICE,
    CORRECTION,
    OR ANY OTHER LIABILITIES OR DAMAGES CAUSED BY OR ASSOCIATED WITH THE
    SOFTWARE.IN NO EVENT SHALL LATTICE BE LIABLE TO ANY PARTY FOR DIRECT,
    INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES,
    INCLUDING LOST PROFITS,
    ARISING OUT OF THE USE OF THIS FILE OR ITS CONTENTS,
    EVEN IF LATTICE HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
    LATTICE 'S SOLE LIABILITY, AND LICENSEE' S SOLE REMEDY,
    IS SET FORTH ABOVE.
    LATTICE DOES NOT WARRANT OR REPRESENT THAT THIS FILE,
    ITS CONTENTS OR USE THEREOF DOES NOT INFRINGE ON THIRD PARTIES'
    INTELLECTUAL PROPERTY RIGHTS, INCLUDING ANY PATENT. IT IS THE USER' S
    RESPONSIBILITY TO VERIFY THE USER SOFTWARE DESIGN FOR CONSISTENCY AND
    FUNCTIONALITY THROUGH THE USE OF FORMAL SOFTWARE VALIDATION METHODS.
     ------------------------------------------------------------------
 
     ================================================================== */
 
#ifndef SYS_PLATFORM_H
#define SYS_PLATFORM_H

/* cpu mode setting */
#define INST_C_EXT
#define INST_M_EXT
#define INST_A_EXT
#include <riscv_errors.h>

/* general info */
#define DEVICE_FAMILY "LAV-AT"

/* ip instance base address */

#define CPU0_INST_NAME "cpu0_inst"
#define CPU0_INST_CLINT_BASE_ADDR 0xf2000000
#define CPU0_INST_PLIC_BASE_ADDR 0xfc000000

#define GPIO0_INST_GPIO_MEM_MAP_NAME "gpio0_inst_gpio_mem_map"
#define GPIO0_INST_GPIO_MEM_MAP_BASE_ADDR 0x40000000

#define LPDDR4_MC_CONTR0_INST_MEMC_DATA_MEM_MAP_NAME "lpddr4_mc_contr0_inst_memc_data_mem_map"
#define LPDDR4_MC_CONTR0_INST_MEMC_DATA_MEM_MAP_BASE_ADDR 0x80000000

#define LPDDR4_MC_CONTR0_INST_MEMC_REG_MEM_MAP_NAME "lpddr4_mc_contr0_inst_memc_reg_mem_map"
#define LPDDR4_MC_CONTR0_INST_MEMC_REG_MEM_MAP_BASE_ADDR 0x40092000

#define MBCONFIG0_INST_FPGA_MULTIBOOT_CONFIG_APB_MEM_MAP_NAME "mbconfig0_inst_fpga_multiboot_config_apb_mem_map"
#define MBCONFIG0_INST_FPGA_MULTIBOOT_CONFIG_APB_MEM_MAP_BASE_ADDR 0x40097000

#define QSPI0_INST_QSPI_FLASH_CONTROLLER_MEM_MAP_AXI4_NAME "qspi0_inst_qspi_flash_controller_mem_map_axi4"
#define QSPI0_INST_QSPI_FLASH_CONTROLLER_MEM_MAP_AXI4_BASE_ADDR 0x40300000

#define SGDMA0_INST_SGDMA_MEM_MAP_NAME "sgdma0_inst_sgdma_mem_map"
#define SGDMA0_INST_SGDMA_MEM_MAP_BASE_ADDR 0x40098000

#define SYSMEM0_INST_AXI4_S0_MODEL_MEM_MAP_NAME "sysmem0_inst_axi4_s0_model_mem_map"
#define SYSMEM0_INST_AXI4_S0_MODEL_MEM_MAP_BASE_ADDR 0x0

#define TSE_MAC0_INST_TSE_ETHERNET_MAC_MEM_MAP_NAME "tse_mac0_inst_tse_ethernet_mac_mem_map"
#define TSE_MAC0_INST_TSE_ETHERNET_MAC_MEM_MAP_BASE_ADDR 0x40001000

#define UART0_INST_UART_MEM_MAP_NAME "uart0_inst_uart_mem_map"
#define UART0_INST_UART_MEM_MAP_BASE_ADDR 0x40090000


/* cpu0_inst parameters */
#define CPU0_INST_AXI_ID_NUM_DATA 0
#define CPU0_INST_AXI_ID_NUM_INSTR 0
#define CPU0_INST_AXI_ID_WIDTH 4
#define CPU0_INST_AXI_INSTR_BASE_ADDR 0x00000000
#define CPU0_INST_AXI_INSTR_BASE_ADDR_INPUT 00000000
#define CPU0_INST_AXI_REG_TYPE 0
#define CPU0_INST_A_EXT True
#define CPU0_INST_BAUD_RATE 115200
#define CPU0_INST_BAUD_RATE_TYPE 0
#define CPU0_INST_CACHE_ENABLE True
#define CPU0_INST_CACHE_ENV True
#define CPU0_INST_CDC_S10 False
#define CPU0_INST_CDC_S11 False
#define CPU0_INST_CDC_S12 False
#define CPU0_INST_CDC_S13 False
#define CPU0_INST_CDC_S14 False
#define CPU0_INST_CDC_S15 False
#define CPU0_INST_CDC_S16 False
#define CPU0_INST_CDC_S17 False
#define CPU0_INST_CDC_S18 False
#define CPU0_INST_CDC_S19 False
#define CPU0_INST_CDC_S2 False
#define CPU0_INST_CDC_S20 False
#define CPU0_INST_CDC_S21 False
#define CPU0_INST_CDC_S22 False
#define CPU0_INST_CDC_S23 False
#define CPU0_INST_CDC_S24 False
#define CPU0_INST_CDC_S25 False
#define CPU0_INST_CDC_S26 False
#define CPU0_INST_CDC_S27 False
#define CPU0_INST_CDC_S28 False
#define CPU0_INST_CDC_S29 False
#define CPU0_INST_CDC_S3 False
#define CPU0_INST_CDC_S30 False
#define CPU0_INST_CDC_S31 False
#define CPU0_INST_CDC_S4 False
#define CPU0_INST_CDC_S5 False
#define CPU0_INST_CDC_S6 False
#define CPU0_INST_CDC_S7 False
#define CPU0_INST_CDC_S8 False
#define CPU0_INST_CDC_S9 False
#define CPU0_INST_CDC_SYNC2 0b000000000000000000000000000000
#define CPU0_INST_CFU_EN False
#define CPU0_INST_CFU_N_CFUS 1
#define CPU0_INST_CLK_DIVISOR 868
#define CPU0_INST_C_EXT True
#define CPU0_INST_DBUS_WRAPPER False
#define CPU0_INST_DCACHE_ENABLE True
#define CPU0_INST_DCACHE_RANGE_HIGH 0x40000000
#define CPU0_INST_DCACHE_RANGE_LOW 0x00000000
#define CPU0_INST_DEBUG_ENABLE True
#define CPU0_INST_DEVICE LAV-AT
#define CPU0_INST_F_EXT False
#define CPU0_INST_HW_WATCHPOINT 0
#define CPU0_INST_IBUS_WRAPPER False
#define CPU0_INST_ICACHE_ENABLE True
#define CPU0_INST_ICACHE_RANGE_HIGH 0x40000000
#define CPU0_INST_ICACHE_RANGE_LOW 0x00000000
#define CPU0_INST_INSTR_PORT_ENABLE True
#define CPU0_INST_IRQ_NMI_EN False
#define CPU0_INST_IRQ_NUM 6
#define CPU0_INST_IRQ_PRIORITY_WIDTH 3
#define CPU0_INST_IRQ_SUPERVISOR_EN False
#define CPU0_INST_JTAG_CHANNEL 14
#define CPU0_INST_JTAG_TYPE Hard
#define CPU0_INST_LCR_DATA_BITS 8
#define CPU0_INST_LCR_PARITY_ENABLE False
#define CPU0_INST_LCR_STOP_BITS 1
#define CPU0_INST_MODE Balanced
#define CPU0_INST_M_EXT True
#define CPU0_INST_RESET_VECTOR 0x00000000
#define CPU0_INST_RUN_TIME_DEBUG False
#define CPU0_INST_SOFT_JTAG False
#define CPU0_INST_STANDARD_BAUD_RATE 115200
#define CPU0_INST_STDOUT_SIM False
#define CPU0_INST_STDOUT_SIMFAST False
#define CPU0_INST_SYS_CLOCK_FREQ 100.0
#define CPU0_INST_TCM_BASE_ADDR 0x00000000
#define CPU0_INST_TCM_BASE_ADDR_INPUT 00000000
#define CPU0_INST_TCM_ENABLE False
#define CPU0_INST_UART_EN False
#define CPU0_INST_UART_SIM_EN False

/* gpio0_inst parameters */
#define GPIO0_INST_GPIO_DIRS 0x000000FF
#define GPIO_INST_GPIO_DIRS GPIO0_INST_GPIO_DIRS
#define GPIO0_INST_LINES_NUM 8
#define GPIO_INST_LINES_NUM GPIO0_INST_LINES_NUM

/* lpddr4_mc_contr0_inst parameters */
#define LPDDR4_MC_CONTR0_INST_ADRCTRL_DELAY_VAL 0
#define LPDDR4_MC_CONTR0_INST_ADRCTRL_DELAY_VAL_INCR True
#define LPDDR4_MC_CONTR0_INST_AHBL_ADDR_WIDTH 30
#define LPDDR4_MC_CONTR0_INST_AHBL_DATA_WIDTH 128
#define LPDDR4_MC_CONTR0_INST_APB_ADDR_WIDTH 11
#define LPDDR4_MC_CONTR0_INST_APB_DATA_WIDTH 32
#define LPDDR4_MC_CONTR0_INST_APB_INTF_EN True
#define LPDDR4_MC_CONTR0_INST_AXI 1
#define LPDDR4_MC_CONTR0_INST_AXI_ADDR_WIDTH 30
#define LPDDR4_MC_CONTR0_INST_AXI_CTRL_WIDTH 19
#define LPDDR4_MC_CONTR0_INST_AXI_DATA_WIDTH 256
#define LPDDR4_MC_CONTR0_INST_AXI_ID_WIDTH 4
#define LPDDR4_MC_CONTR0_INST_AXI_LEN_WIDTH 8
#define LPDDR4_MC_CONTR0_INST_AXI_QOS_WIDTH 4
#define LPDDR4_MC_CONTR0_INST_AXI_STRB_WIDTH 32
#define LPDDR4_MC_CONTR0_INST_BANK_ADDR_HI 14
#define LPDDR4_MC_CONTR0_INST_BANK_ADDR_LO 12
#define LPDDR4_MC_CONTR0_INST_BANK_WIDTH 3
#define LPDDR4_MC_CONTR0_INST_BG_ADDR_HI 6
#define LPDDR4_MC_CONTR0_INST_BG_ADDR_LO 5
#define LPDDR4_MC_CONTR0_INST_BG_WIDTH 2
#define LPDDR4_MC_CONTR0_INST_BI_RD_DATA_Q_DEPTH 4
#define LPDDR4_MC_CONTR0_INST_BI_RD_DATA_Q_WIDTH 256
#define LPDDR4_MC_CONTR0_INST_BUS_WIDTH 32
#define LPDDR4_MC_CONTR0_INST_CAS2CAS_VALUE 2
#define LPDDR4_MC_CONTR0_INST_CA_CTL 4
#define LPDDR4_MC_CONTR0_INST_CA_ODT_VAL 2
#define LPDDR4_MC_CONTR0_INST_CA_ODT_VAL_DDR4 4
#define LPDDR4_MC_CONTR0_INST_CA_ODT_VAL_LPDDR4 2
#define LPDDR4_MC_CONTR0_INST_CA_SLEW_RATE SLOW
#define LPDDR4_MC_CONTR0_INST_CA_WIDTH 6
#define LPDDR4_MC_CONTR0_INST_CK_DELAY_VAL 4
#define LPDDR4_MC_CONTR0_INST_CK_DELAY_VAL_INCR True
#define LPDDR4_MC_CONTR0_INST_CK_DQS_IO LVSTL11D_I
#define LPDDR4_MC_CONTR0_INST_CK_SLEW_RATE SLOW
#define LPDDR4_MC_CONTR0_INST_CK_WIDTH 2
#define LPDDR4_MC_CONTR0_INST_CLK0_BYP 0
#define LPDDR4_MC_CONTR0_INST_CLK0_DEL 1
#define LPDDR4_MC_CONTR0_INST_CLK0_PHI 1
#define LPDDR4_MC_CONTR0_INST_CLK1_BYP 0
#define LPDDR4_MC_CONTR0_INST_CLK1_DEL 1
#define LPDDR4_MC_CONTR0_INST_CLK1_PHI 1
#define LPDDR4_MC_CONTR0_INST_CLK2_BYP 0
#define LPDDR4_MC_CONTR0_INST_CLK2_DEL 1
#define LPDDR4_MC_CONTR0_INST_CLK2_PHI 1
#define LPDDR4_MC_CONTR0_INST_CLK3_BYP 0
#define LPDDR4_MC_CONTR0_INST_CLK3_DEL 1
#define LPDDR4_MC_CONTR0_INST_CLK3_PHI 1
#define LPDDR4_MC_CONTR0_INST_CLK4_BYP 0
#define LPDDR4_MC_CONTR0_INST_CLK4_DEL 1
#define LPDDR4_MC_CONTR0_INST_CLK4_PHI 1
#define LPDDR4_MC_CONTR0_INST_CLK5_BYP 0
#define LPDDR4_MC_CONTR0_INST_CLK5_DEL 1
#define LPDDR4_MC_CONTR0_INST_CLK5_PHI 1
#define LPDDR4_MC_CONTR0_INST_CLK6_BYP 0
#define LPDDR4_MC_CONTR0_INST_CLK6_DEL 2
#define LPDDR4_MC_CONTR0_INST_CLK6_PHI 1
#define LPDDR4_MC_CONTR0_INST_CLK7_BYP 0
#define LPDDR4_MC_CONTR0_INST_CLK7_DEL 1
#define LPDDR4_MC_CONTR0_INST_CLK7_PHI 1
#define LPDDR4_MC_CONTR0_INST_CLK_FREQ 800
#define LPDDR4_MC_CONTR0_INST_CLK_GEAR 4
#define LPDDR4_MC_CONTR0_INST_COL_ADDR_F_HI 4
#define LPDDR4_MC_CONTR0_INST_COL_ADDR_F_LO 2
#define LPDDR4_MC_CONTR0_INST_COL_ADDR_HI 11
#define LPDDR4_MC_CONTR0_INST_COL_ADDR_LO 2
#define LPDDR4_MC_CONTR0_INST_COL_ADDR_S_HI 13
#define LPDDR4_MC_CONTR0_INST_COL_ADDR_S_LO 7
#define LPDDR4_MC_CONTR0_INST_COL_WIDTH 10
#define LPDDR4_MC_CONTR0_INST_CPU_GRP_DEF CPU_GRP_EN
#define LPDDR4_MC_CONTR0_INST_CPU_GRP_EN True
#define LPDDR4_MC_CONTR0_INST_CS_WIDTH 1
#define LPDDR4_MC_CONTR0_INST_CTRL_Q_DEPTH 64
#define LPDDR4_MC_CONTR0_INST_DATA_CLK_EN True
#define LPDDR4_MC_CONTR0_INST_DATA_INTERFACE AXI4
#define LPDDR4_MC_CONTR0_INST_DBG_PORTS_EN False
#define LPDDR4_MC_CONTR0_INST_DBI_ENABLE False
#define LPDDR4_MC_CONTR0_INST_DDR_CLK_PERIOD 1.25
#define LPDDR4_MC_CONTR0_INST_DDR_CMD_FREQ 800.0
#define LPDDR4_MC_CONTR0_INST_DDR_DENSITY 4
#define LPDDR4_MC_CONTR0_INST_DDR_DENSITY_DEF DDR_DENSITY_4GB
#define LPDDR4_MC_CONTR0_INST_DDR_PROTOCOL_DEF LPDDR4
#define LPDDR4_MC_CONTR0_INST_DDR_TYPE 12
#define LPDDR4_MC_CONTR0_INST_DDR_WIDTH 32
#define LPDDR4_MC_CONTR0_INST_DEVICE_NAME LAV-AT-E70ES1
#define LPDDR4_MC_CONTR0_INST_DQS_OE_WIDTH 16
#define LPDDR4_MC_CONTR0_INST_DQS_SLEW_RATE SLOW
#define LPDDR4_MC_CONTR0_INST_DQS_WIDTH 4
#define LPDDR4_MC_CONTR0_INST_DQ_DATA_PER_EDGE 36
#define LPDDR4_MC_CONTR0_INST_DQ_ODT_VAL 4
#define LPDDR4_MC_CONTR0_INST_DQ_ODT_VAL_DDR4 2
#define LPDDR4_MC_CONTR0_INST_DQ_ODT_VAL_LPDDR4 4
#define LPDDR4_MC_CONTR0_INST_DQ_SLEW_RATE SLOW
#define LPDDR4_MC_CONTR0_INST_DQ_WIDTH 32
#define LPDDR4_MC_CONTR0_INST_DUT_INST_NAME tb_top.u_eval_top.u_lpddr4_mc_contr0
#define LPDDR4_MC_CONTR0_INST_ECC_DEF ECC_DIS
#define LPDDR4_MC_CONTR0_INST_ECC_WIDTH 0
#define LPDDR4_MC_CONTR0_INST_ECC_WIDTH_PER_EDGE 0
#define LPDDR4_MC_CONTR0_INST_EN_CLK0_CLKEN 0
#define LPDDR4_MC_CONTR0_INST_EN_CLK0_OUT 0
#define LPDDR4_MC_CONTR0_INST_EN_CLK1_CLKEN 0
#define LPDDR4_MC_CONTR0_INST_EN_CLK1_OUT 0
#define LPDDR4_MC_CONTR0_INST_EN_CLK2_CLKEN 0
#define LPDDR4_MC_CONTR0_INST_EN_CLK2_OUT 0
#define LPDDR4_MC_CONTR0_INST_EN_CLK3_CLKEN 0
#define LPDDR4_MC_CONTR0_INST_EN_CLK3_OUT 0
#define LPDDR4_MC_CONTR0_INST_EN_CLK4_CLKEN 0
#define LPDDR4_MC_CONTR0_INST_EN_CLK4_OUT 0
#define LPDDR4_MC_CONTR0_INST_EN_CLK5_CLKEN 0
#define LPDDR4_MC_CONTR0_INST_EN_CLK5_OUT 0
#define LPDDR4_MC_CONTR0_INST_EN_CLK6_CLKEN 0
#define LPDDR4_MC_CONTR0_INST_EN_CLK6_OUT 1
#define LPDDR4_MC_CONTR0_INST_EN_CLK7_CLKEN 0
#define LPDDR4_MC_CONTR0_INST_EN_CLK7_OUT 0
#define LPDDR4_MC_CONTR0_INST_EN_EXT_CLKDIV 1
#define LPDDR4_MC_CONTR0_INST_EN_FAST_LOCK 0
#define LPDDR4_MC_CONTR0_INST_EN_LOCK_DETECT 1
#define LPDDR4_MC_CONTR0_INST_EN_PLL_RST 1
#define LPDDR4_MC_CONTR0_INST_EN_SYNC_CLK0 0
#define LPDDR4_MC_CONTR0_INST_EN_USR_FBKCLK 0
#define LPDDR4_MC_CONTR0_INST_EXT_FBK_DELAY 3
#define LPDDR4_MC_CONTR0_INST_FBKSEL_CLKOUT 0
#define LPDDR4_MC_CONTR0_INST_GATE_SIM 0
#define LPDDR4_MC_CONTR0_INST_GEAR_RATIO 8
#define LPDDR4_MC_CONTR0_INST_IDLE_TIME 5000
#define LPDDR4_MC_CONTR0_INST_INTERFACE_TYPE LPDDR4
#define LPDDR4_MC_CONTR0_INST_IO_TYPE LVSTL11_I
#define LPDDR4_MC_CONTR0_INST_LPDDR_MC_CA_WIDTH 24
#define LPDDR4_MC_CONTR0_INST_LPDDR_MC_CK_WIDTH 8
#define LPDDR4_MC_CONTR0_INST_LPDDR_MC_CS_WIDTH 4
#define LPDDR4_MC_CONTR0_INST_LPDDR_MC_ODT_WIDTH 4
#define LPDDR4_MC_CONTR0_INST_MANUALLY_ADJUST False
#define LPDDR4_MC_CONTR0_INST_MAX_BURST_LEN 64
#define LPDDR4_MC_CONTR0_INST_MC2PHY_DM_WIDTH 32
#define LPDDR4_MC_CONTR0_INST_MC2PHY_DQS_WIDTH 32
#define LPDDR4_MC_CONTR0_INST_MC2PHY_DQ_CTRL_WIDTH 4
#define LPDDR4_MC_CONTR0_INST_MC2PHY_DQ_WIDTH 256
#define LPDDR4_MC_CONTR0_INST_MC_CA_DRV 34_OHM
#define LPDDR4_MC_CONTR0_INST_MC_CA_ZQ 7
#define LPDDR4_MC_CONTR0_INST_MC_DQ_DRV 34_OHM
#define LPDDR4_MC_CONTR0_INST_MC_DQ_ZQ 7
#define LPDDR4_MC_CONTR0_INST_MC_ODT_VAL 48
#define LPDDR4_MC_CONTR0_INST_MEM_MAP_SIZE 1073741824
#define LPDDR4_MC_CONTR0_INST_MWR2MWR_DDR 32
#define LPDDR4_MC_CONTR0_INST_MWR2MWR_VALUE 8
#define LPDDR4_MC_CONTR0_INST_NATIVE 0
#define LPDDR4_MC_CONTR0_INST_NUM_BANKS 8
#define LPDDR4_MC_CONTR0_INST_NUM_RANKS 1
#define LPDDR4_MC_CONTR0_INST_NUM_REQS 8
#define LPDDR4_MC_CONTR0_INST_ODTD_CA False
#define LPDDR4_MC_CONTR0_INST_ODTE_CK False
#define LPDDR4_MC_CONTR0_INST_ODTE_CS False
#define LPDDR4_MC_CONTR0_INST_ODT_WIDTH 1
#define LPDDR4_MC_CONTR0_INST_OFFSET_HI 1
#define LPDDR4_MC_CONTR0_INST_OFFSET_LO 0
#define LPDDR4_MC_CONTR0_INST_ORDER_ID_WIDTH 3
#define LPDDR4_MC_CONTR0_INST_PHASE_SHIFT_TYPE 0
#define LPDDR4_MC_CONTR0_INST_PHY2MC_DM_WIDTH 32
#define LPDDR4_MC_CONTR0_INST_PHY2MC_DQS_WIDTH 32
#define LPDDR4_MC_CONTR0_INST_PHY2MC_DQ_WIDTH 256
#define LPDDR4_MC_CONTR0_INST_PIPELINE_EN False
#define LPDDR4_MC_CONTR0_INST_PLL_BWADJ 0x0000000F
#define LPDDR4_MC_CONTR0_INST_PLL_CLKF 0x00080000
#define LPDDR4_MC_CONTR0_INST_PLL_CLKOD0 0x00000000
#define LPDDR4_MC_CONTR0_INST_PLL_CLKOD1 0x00000000
#define LPDDR4_MC_CONTR0_INST_PLL_CLKOD2 0x00000000
#define LPDDR4_MC_CONTR0_INST_PLL_CLKOD3 0x00000000
#define LPDDR4_MC_CONTR0_INST_PLL_CLKOD4 0x00000000
#define LPDDR4_MC_CONTR0_INST_PLL_CLKOD5 0x00000000
#define LPDDR4_MC_CONTR0_INST_PLL_CLKOD6 0x00000001
#define LPDDR4_MC_CONTR0_INST_PLL_CLKOD7 0x00000013
#define LPDDR4_MC_CONTR0_INST_PLL_CLKR 0x00
#define LPDDR4_MC_CONTR0_INST_PLL_CLKS 0x00000000
#define LPDDR4_MC_CONTR0_INST_PLL_CLKV 0x00000000
#define LPDDR4_MC_CONTR0_INST_PLL_DITHEN 1
#define LPDDR4_MC_CONTR0_INST_PLL_EN True
#define LPDDR4_MC_CONTR0_INST_PLL_ENSAT 1
#define LPDDR4_MC_CONTR0_INST_PLL_INTFBK 1
#define LPDDR4_MC_CONTR0_INST_PLL_SSEN 0
#define LPDDR4_MC_CONTR0_INST_PLL_VERSION PLL_2024_1
#define LPDDR4_MC_CONTR0_INST_PWR_DOWN_EN False
#define LPDDR4_MC_CONTR0_INST_RANK_WIDTH 1
#define LPDDR4_MC_CONTR0_INST_RD_POSTAMBLE 1
#define LPDDR4_MC_CONTR0_INST_RD_PREAMBLE 2
#define LPDDR4_MC_CONTR0_INST_READ_LATENCY 14
#define LPDDR4_MC_CONTR0_INST_REFCLK_FREQ 100.0
#define LPDDR4_MC_CONTR0_INST_REFCLK_FREQ_INT 100
#define LPDDR4_MC_CONTR0_INST_REFCLK_SEL 0
#define LPDDR4_MC_CONTR0_INST_REF_OUTSTANDING 7
#define LPDDR4_MC_CONTR0_INST_REF_PERIOD_NS 3904
#define LPDDR4_MC_CONTR0_INST_REF_PERIOD_VALUE 780.0
#define LPDDR4_MC_CONTR0_INST_REF_PERIOD_WIDTH 11
#define LPDDR4_MC_CONTR0_INST_ROW_ADDR_HI 29
#define LPDDR4_MC_CONTR0_INST_ROW_ADDR_LO 15
#define LPDDR4_MC_CONTR0_INST_ROW_WIDTH 15
#define LPDDR4_MC_CONTR0_INST_RVL_DEBUG_STR RVL_DEBUG_EN
#define LPDDR4_MC_CONTR0_INST_SB_ECC_ENABLE False
#define LPDDR4_MC_CONTR0_INST_SCH_NUM_RD_SUPPORTED 4
#define LPDDR4_MC_CONTR0_INST_SCH_NUM_WR_SUPPORTED 4
#define LPDDR4_MC_CONTR0_INST_SCH_WR_DATA_Q_DEPTH 256
#define LPDDR4_MC_CONTR0_INST_SCH_WR_DATA_Q_WIDTH 288
#define LPDDR4_MC_CONTR0_INST_SIM_VAL 0
#define LPDDR4_MC_CONTR0_INST_SOC_ODT_VAL 6
#define LPDDR4_MC_CONTR0_INST_SOC_ODT_VAL_DDR4 0
#define LPDDR4_MC_CONTR0_INST_SOC_ODT_VAL_LPDDR4 6
#define LPDDR4_MC_CONTR0_INST_TCCD_DDR 8
#define LPDDR4_MC_CONTR0_INST_TCCD_VALUE 2
#define LPDDR4_MC_CONTR0_INST_TDQSS 1
#define LPDDR4_MC_CONTR0_INST_TEMPERATURE_SEC 32
#define LPDDR4_MC_CONTR0_INST_TEMPERATURE_VALF 6400000000.0
#define LPDDR4_MC_CONTR0_INST_TEMPERATURE_VALUE 0x17D784000
#define LPDDR4_MC_CONTR0_INST_TEMPERATURE_WIDTH 33
#define LPDDR4_MC_CONTR0_INST_TFAW_DDR 40
#define LPDDR4_MC_CONTR0_INST_TFAW_VALUE 10
#define LPDDR4_MC_CONTR0_INST_TMRD_DDR 12
#define LPDDR4_MC_CONTR0_INST_TMRD_VALUE 3
#define LPDDR4_MC_CONTR0_INST_TMRR_DDR 28
#define LPDDR4_MC_CONTR0_INST_TMRR_VALUE 7
#define LPDDR4_MC_CONTR0_INST_TRAS_DDR 34
#define LPDDR4_MC_CONTR0_INST_TRAS_NS 42
#define LPDDR4_MC_CONTR0_INST_TRAS_VALUE 9
#define LPDDR4_MC_CONTR0_INST_TRCD_DDR 15
#define LPDDR4_MC_CONTR0_INST_TRCD_NS 18.0
#define LPDDR4_MC_CONTR0_INST_TRCD_VALUE 4
#define LPDDR4_MC_CONTR0_INST_TRD2PRE_DDR 8
#define LPDDR4_MC_CONTR0_INST_TRD2PRE_VALUE 2
#define LPDDR4_MC_CONTR0_INST_TRFC_DDR 144
#define LPDDR4_MC_CONTR0_INST_TRFC_NS 180
#define LPDDR4_MC_CONTR0_INST_TRFC_VALUE 36
#define LPDDR4_MC_CONTR0_INST_TRPAB_DDR 17
#define LPDDR4_MC_CONTR0_INST_TRPAB_NS 21
#define LPDDR4_MC_CONTR0_INST_TRPAB_VALUE 3
#define LPDDR4_MC_CONTR0_INST_TRPPB_DDR 15
#define LPDDR4_MC_CONTR0_INST_TRPPB_NS 18
#define LPDDR4_MC_CONTR0_INST_TRPPB_VALUE 4
#define LPDDR4_MC_CONTR0_INST_TRRD_DDR 8
#define LPDDR4_MC_CONTR0_INST_TRRD_NS 10
#define LPDDR4_MC_CONTR0_INST_TRRD_VALUE 2
#define LPDDR4_MC_CONTR0_INST_TRTP_DDR 6
#define LPDDR4_MC_CONTR0_INST_TRTP_NS 7.5
#define LPDDR4_MC_CONTR0_INST_TRTP_VALUE 2
#define LPDDR4_MC_CONTR0_INST_TRTW_DDR 36.0
#define LPDDR4_MC_CONTR0_INST_TRTW_VALUE 9.0
#define LPDDR4_MC_CONTR0_INST_TWR2PRE_DDR 32
#define LPDDR4_MC_CONTR0_INST_TWR2PRE_VALUE 8
#define LPDDR4_MC_CONTR0_INST_TWR2RD_VALUE 5
#define LPDDR4_MC_CONTR0_INST_TWR_DDR 15
#define LPDDR4_MC_CONTR0_INST_TWR_NS 18
#define LPDDR4_MC_CONTR0_INST_TWR_VALUE 4
#define LPDDR4_MC_CONTR0_INST_TXPSR_DDR 150
#define LPDDR4_MC_CONTR0_INST_TXPSR_VALUE 38
#define LPDDR4_MC_CONTR0_INST_TXP_DDR 11.0
#define LPDDR4_MC_CONTR0_INST_TXP_VALUE 3.0
#define LPDDR4_MC_CONTR0_INST_TZQCAL_DDR 24
#define LPDDR4_MC_CONTR0_INST_TZQCAL_NS 30
#define LPDDR4_MC_CONTR0_INST_TZQCAL_VALUE 6
#define LPDDR4_MC_CONTR0_INST_VCO_FREQ 3200.0
#define LPDDR4_MC_CONTR0_INST_WAIT_FOR_LOCK 1
#define LPDDR4_MC_CONTR0_INST_WRITE_LATENCY 8
#define LPDDR4_MC_CONTR0_INST_WR_POSTAMBLE 1
#define LPDDR4_MC_CONTR0_INST_WR_PREAMBLE 2
#define LPDDR4_MC_CONTR0_INST_X8ODTD False
#define LPDDR4_MC_CONTR0_INST_ZQSTART2LATCH_SEC 1
#define LPDDR4_MC_CONTR0_INST_ZQSTART2LATCH_VALUE 200.0
#define LPDDR4_MC_CONTR0_INST_ZQ_PERIOD_SEC 32
#define LPDDR4_MC_CONTR0_INST_ZQ_PERIOD_VALF 6400000000.0
#define LPDDR4_MC_CONTR0_INST_ZQ_PERIOD_VALUE 0x17D784000
#define LPDDR4_MC_CONTR0_INST_ZQ_PERIOD_WIDTH 33
#define LPDDR4_MC_CONTR0_INST_GET_USER_INPUT get_user_input:
#define LPDDR4_MC_CONTR0_INST_GUI_B_DIV_DISP 16
#define LPDDR4_MC_CONTR0_INST_GUI_CFG_SEL -1
#define LPDDR4_MC_CONTR0_INST_GUI_CHECK_RANGE_MDIV True
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT {0:
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_0_BYP False
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_0_CLKEN False
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_0_DIV_DISP 2
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_0_EN True
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_0_FREQ 1600
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_0_FREQ_DISP 800.0
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_0_NAME 6
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_0_PHASE 0
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_0_PPM 0.0
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_0_TOL 0.0
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_1_BYP False
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_1_CLKEN False
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_1_DIV_DISP 25
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_1_EN False
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_1_FREQ 100.0
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_1_FREQ_DISP 100.0
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_1_NAME 0
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_1_PHASE 0
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_1_PPM 0.0
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_1_TOL 0.0
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_2_BYP False
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_2_CLKEN False
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_2_DIV_DISP 25
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_2_EN False
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_2_FREQ 100.0
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_2_FREQ_DISP 100.0
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_2_NAME 1
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_2_PHASE 0
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_2_PPM 0.0
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_2_TOL 0.0
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_3_BYP False
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_3_CLKEN False
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_3_DIV_DISP 25
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_3_EN False
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_3_FREQ 100.0
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_3_FREQ_DISP 100.0
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_3_NAME 2
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_3_PHASE 0
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_3_PPM 0.0
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_3_TOL 0.0
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_4_BYP False
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_4_CLKEN False
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_4_DIV_DISP 25
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_4_EN False
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_4_FREQ 100.0
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_4_FREQ_DISP 100.0
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_4_NAME 3
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_4_PHASE 0
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_4_PPM 0.0
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_4_TOL 0.0
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_5_BYP False
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_5_CLKEN False
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_5_DIV_DISP 25
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_5_EN False
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_5_FREQ 100.0
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_5_FREQ_DISP 100.0
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_5_NAME 4
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_5_PHASE 0
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_5_PPM 0.0
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_5_TOL 0.0
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_6_BYP False
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_6_CLKEN False
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_6_DIV_DISP 25
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_6_EN False
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_6_FREQ 100.0
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_6_FREQ_DISP 100.0
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_6_NAME 5
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_6_PHASE 0
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_6_PPM 0.0
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_6_TOL 0.0
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_7_BYP False
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_7_CLKEN False
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_7_DIV_DISP 25
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_7_EN False
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_7_FREQ 100.0
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_7_FREQ_DISP 100.0
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_7_NAME 7
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_7_PHASE 0
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_7_PPM 0.0
#define LPDDR4_MC_CONTR0_INST_GUI_CLKOUT_7_TOL 0.0
#define LPDDR4_MC_CONTR0_INST_GUI_EN_DITHER True
#define LPDDR4_MC_CONTR0_INST_GUI_EN_DYN_PHASE False
#define LPDDR4_MC_CONTR0_INST_GUI_EN_FAST_LOCK False
#define LPDDR4_MC_CONTR0_INST_GUI_EN_MISC_PORTS False
#define LPDDR4_MC_CONTR0_INST_GUI_EN_PLL_LOCK True
#define LPDDR4_MC_CONTR0_INST_GUI_EN_PLL_RESET True
#define LPDDR4_MC_CONTR0_INST_GUI_EN_REFCLK_PIN False
#define LPDDR4_MC_CONTR0_INST_GUI_EN_SATURATION True
#define LPDDR4_MC_CONTR0_INST_GUI_EN_SSC False
#define LPDDR4_MC_CONTR0_INST_GUI_EN_SYNC False
#define LPDDR4_MC_CONTR0_INST_GUI_FBK_MODE 0
#define LPDDR4_MC_CONTR0_INST_GUI_FLOAT_N_DIV_DISP 32.0
#define LPDDR4_MC_CONTR0_INST_GUI_FRAC_N_DIV_DISP 0
#define LPDDR4_MC_CONTR0_INST_GUI_INT_N_DIV_DISP 32
#define LPDDR4_MC_CONTR0_INST_GUI_M_DIV_DISP 1
#define LPDDR4_MC_CONTR0_INST_GUI_MAX_ERROR 2
#define LPDDR4_MC_CONTR0_INST_GUI_MAX_FVCO 4000
#define LPDDR4_MC_CONTR0_INST_GUI_MAX_M_DIV 64
#define LPDDR4_MC_CONTR0_INST_GUI_MIN_FVCO 1600
#define LPDDR4_MC_CONTR0_INST_GUI_NUM_CLKOUT 1
#define LPDDR4_MC_CONTR0_INST_GUI_OPTIM_PRIO JITTER
#define LPDDR4_MC_CONTR0_INST_GUI_PHASEDET_FREQ 100.0
#define LPDDR4_MC_CONTR0_INST_GUI_REFCLK_FREQ 100.0
#define LPDDR4_MC_CONTR0_INST_GUI_REFCLK_FREQ_DDRX 100.0
#define LPDDR4_MC_CONTR0_INST_GUI_REFCLK_FREQ_LPDDR4 100.0
#define LPDDR4_MC_CONTR0_INST_GUI_REFCLK_IO_TYPE LVDS
#define LPDDR4_MC_CONTR0_INST_GUI_REG_INTERFACE None
#define LPDDR4_MC_CONTR0_INST_GUI_S_DIV_DISP 0
#define LPDDR4_MC_CONTR0_INST_GUI_SEL_OUT_DIV_PATH 1
#define LPDDR4_MC_CONTR0_INST_GUI_SET_MIN_NDIV 2
#define LPDDR4_MC_CONTR0_INST_GUI_SET_MIN_NDIV_DISP 2
#define LPDDR4_MC_CONTR0_INST_GUI_SIM_TYPE 0
#define LPDDR4_MC_CONTR0_INST_GUI_SSC_FBW_ADJ 1
#define LPDDR4_MC_CONTR0_INST_GUI_SSC_MOD_DEPTH 2.5
#define LPDDR4_MC_CONTR0_INST_GUI_SSC_MOD_DEPTH_DISP 2.5
#define LPDDR4_MC_CONTR0_INST_GUI_SSC_MOD_FREQ 30.0
#define LPDDR4_MC_CONTR0_INST_GUI_SSC_MOD_FREQ_DISP 30.0
#define LPDDR4_MC_CONTR0_INST_GUI_SSC_N_DIV_DISP 0
#define LPDDR4_MC_CONTR0_INST_GUI_SSC_PROFILE DOWN
#define LPDDR4_MC_CONTR0_INST_GUI_USE_ECLK_FBPATH False
#define LPDDR4_MC_CONTR0_INST_GUI_V_DIV_DISP 0
#define LPDDR4_MC_CONTR0_INST_GUI_VCO_FREQ 3200.0
#define LPDDR4_MC_CONTR0_INST_GUI_WAIT_FOR_LOCK True
#define LPDDR4_MC_CONTR0_INST_PRINT_ATTRIBUTES print_attr:
#define LPDDR4_MC_CONTR0_INST_SET_ATTR set_attr:
#define LPDDR4_MC_CONTR0_INST_SET_ATTRIBUTES dummy_val_expr

/* mbconfig0_inst parameters */
#define MBCONFIG0_INST_SIM 0

/* qspi0_inst parameters */
#define QSPI0_INST_ADDRESS_DEPTH_RX 512
#define QSPI0_INST_ADDRESS_DEPTH_TX 512
#define QSPI0_INST_AXI4L_INTF_MEMORY_MAP_SIZE 0
#define QSPI0_INST_AXI_ID_WIDTH 4
#define QSPI0_INST_BLOCK_ERASE_TYPE1 0x20
#define QSPI0_INST_BLOCK_ERASE_TYPE2 0x52
#define QSPI0_INST_BLOCK_ERASE_TYPE3 0xD8
#define QSPI0_INST_CHIP_ERASE 0x60
#define QSPI0_INST_DUAL_INPUT_FAST_PROGRAM 0xA2
#define QSPI0_INST_DUAL_INPUT_OUTPUT_FAST_READ 0xBB
#define QSPI0_INST_DUAL_OUTPUT_FAST_READ 0x3B
#define QSPI0_INST_DUMMY_CYCLES 8
#define QSPI0_INST_ENTER_4_BYTE_ADDRESS_MODE 0xB7
#define QSPI0_INST_ENTER_QUAD_INPUT_OUTPUT_MODE 0x35
#define QSPI0_INST_EXIT_4_BYTE_ADDRESS_MODE 0xE9
#define QSPI0_INST_EXTENDED_DUAL_INPUT_FAST_PROGRAM 0xD2
#define QSPI0_INST_EXTENDED_QUAD_INPUT_FAST_PROGRAM 0x38
#define QSPI0_INST_FAST_READ 0x0B
#define QSPI0_INST_FLASH_MEMORY_MAP_SIZE 0
#define QSPI0_INST_INTERFACE_DATA_WIDTH 32
#define QSPI0_INST_INTERNAL_CLOCK_FREQUENCY 125
#define QSPI0_INST_MAIN_INTF_MEMORY_MAP_SIZE 4096
#define QSPI0_INST_MINIMUM_FLASH_ADDRESS_ALIGNMENT 0
#define QSPI0_INST_MINIMUM_FLASH_ADDRESS_ALIGNMENT_MAP 0x00000000
#define QSPI0_INST_MINIMUM_IDLE_TIME_BETWEEN_TRANSFER 0
#define QSPI0_INST_MULTIPLE_IO_READ_ID 0xAF
#define QSPI0_INST_NUMBER_OF_SLAVE_SELECT_LINES 1
#define QSPI0_INST_PAGE_PROGRAM 0x02
#define QSPI0_INST_PMI_FAMILY LAV-AT
#define QSPI0_INST_QUAD_INPUT_FAST_PROGRAM 0x32
#define QSPI0_INST_QUAD_INPUT_OUTPUT_FAST_READ 0xEB
#define QSPI0_INST_QUAD_OUTPUT_FAST_READ 0x6B
#define QSPI0_INST_READ_ACCESS 0x1
#define QSPI0_INST_READ_CONFIGURATION_REGISTER 0xB5
#define QSPI0_INST_READ_DATA 0x03
#define QSPI0_INST_READ_ELECTRONIC_ID 0xAB
#define QSPI0_INST_READ_ID 0x9F
#define QSPI0_INST_READ_MANUFACTURER_AND_DEVICE_ID 0x90
#define QSPI0_INST_READ_MANUFACTURER_AND_DEVICE_ID_DUAL_IO 0x92
#define QSPI0_INST_READ_MANUFACTURER_AND_DEVICE_ID_QUAD_IO 0x94
#define QSPI0_INST_READ_STATUS_REGISTER_1 0x05
#define QSPI0_INST_READ_STATUS_REGISTER_2 0x35
#define QSPI0_INST_READ_STATUS_REGISTER_3 0x15
#define QSPI0_INST_REGISTER_BLOCK_BASE_ADDRESS 00000000
#define QSPI0_INST_REGISTER_BLOCK_SIZE 1
#define QSPI0_INST_RESET_QUAD_INPUT_OUTPUT_MODE 0xF5
#define QSPI0_INST_SIZE_FLASH_ADDRESS_SPACE_MAP 0x00000000
#define QSPI0_INST_SPI_CLOCK_FREQUENCY 62.5
#define QSPI0_INST_SPI_CLOCK_FREQUENCY_DIVIDER 2
#define QSPI0_INST_SPI_CLOCK_PHASE 1
#define QSPI0_INST_SPI_CLOCK_POLARITY 1
#define QSPI0_INST_SYSTEM_CLOCK_FREQUENCY 125
#define QSPI0_INST_WRITE_ACCESS 0x0
#define QSPI0_INST_WRITE_DISABLE 0x04
#define QSPI0_INST_WRITE_ENABLE 0x06
#define QSPI0_INST_WRITE_STATUS_CONFIGURATION_REGISTER 0x01
#define QSPI0_INST_ADDRESS_LANE_WIDTH 0
#define QSPI0_INST_AXI_ADDRESS_MAP 00000000
#define QSPI0_INST_CHIP_SELECT_BEHAVIOR De-assert
#define QSPI0_INST_COMMAND_LANE_WIDTH 0
#define QSPI0_INST_CS_HIGH_TIME 30
#define QSPI0_INST_DATA_ENDIANNESS Big-endian
#define QSPI0_INST_DATA_LANE_WIDTH 0
#define QSPI0_INST_DUMMY_CLOCK_CYCLES 8
#define QSPI0_INST_ENABLE_BACK_TO_BACK_TRANSFER False
#define QSPI0_INST_ENABLE_FLASH_ADDRESS_MAPPING False
#define QSPI0_INST_ENABLE_IO_PRIMITIVE True
#define QSPI0_INST_ENABLE_OPTION_AXI4L_FOR_REGISTER_ACCESS False
#define QSPI0_INST_ENABLE_QPI_MODE False
#define QSPI0_INST_ENABLE_RECEIVE_FIFO False
#define QSPI0_INST_ENABLE_TRANSMIT_FIFO False
#define QSPI0_INST_FIRST_TRANSMITTED_BIT MSB
#define QSPI0_INST_FLASH_ADDRESS_WIDTH 1
#define QSPI0_INST_INTERFACE AXI4
#define QSPI0_INST_READ_COMMAND_TYPE Fast
#define QSPI0_INST_STARTING_OFFSET_ADDRESS 00000000
#define QSPI0_INST_SUPPORTED_PROTOCOL Quad
#define QSPI0_INST_WRITE_COMMAND_TYPE Page

/* sgdma0_inst parameters */
#define SGDMA0_INST_AXIL_AWIDTH 32
#define SGDMA0_INST_AXIL_DWIDTH 32
#define SGDMA0_INST_AXIL_DWIDTH_D8 4
#define SGDMA0_INST_AXI_AWIDTH 32
#define SGDMA0_INST_AXI_DWIDTH 32
#define SGDMA0_INST_AXI_DWIDTH_D8 4
#define SGDMA0_INST_AXI_ID_WIDTH 2
#define SGDMA0_INST_BD_AWIDTH 32
#define SGDMA0_INST_BD_DWIDTH 32
#define SGDMA0_INST_BD_DWIDTH_D8 4
#define SGDMA0_INST_MM2S_FIFO_DEPTH 2048
#define SGDMA0_INST_S2MM_FIFO_DEPTH 2048
#define SGDMA0_INST_TDATA_WIDTH 8
#define SGDMA0_INST_TDATA_WIDTH_D8 1
#define SGDMA0_INST_TDEST_WIDTH 4
#define SGDMA0_INST_TID_WIDTH 4
#define SGDMA0_INST_TYPE_BIFUR_SEL LAV-AT

/* tse_mac0_inst parameters */
#define TSE_MAC0_INST_CLASSIC_TSMAC 0
#define TSE_MAC0_INST_DATA_WIDTH 8
#define TSE_MAC0_INST_FAMILY LAV-AT
#define TSE_MAC0_INST_GBE_MAC 1
#define TSE_MAC0_INST_GMII_STYLE 0
#define TSE_MAC0_INST_IF_DATA_WIDTH 32
#define TSE_MAC0_INST_INTERFACE APB
#define TSE_MAC0_INST_IP_OPTION MAC
#define TSE_MAC0_INST_LANE_ID AUTO
#define TSE_MAC0_INST_LOOPBACK_MODE DISABLED
#define TSE_MAC0_INST_LOOPBACK_MPCS False
#define TSE_MAC0_INST_MAC_N_SGMII_OPERATING_OPTION 2
#define TSE_MAC0_INST_MAC_OPERATING_OPTION 1
#define TSE_MAC0_INST_MIIM_MODULE 1
#define TSE_MAC0_INST_MIIM_OPTIONS True
#define TSE_MAC0_INST_MII_GMII 0
#define TSE_MAC0_INST_OFFSET_WIDTH 11
#define TSE_MAC0_INST_RGMII 0
#define TSE_MAC0_INST_RMII 0
#define TSE_MAC0_INST_RX_CTC_MODE 0
#define TSE_MAC0_INST_RX_STATS_CNTR True
#define TSE_MAC0_INST_SGMII_TSMAC 0
#define TSE_MAC0_INST_STATIC_HI_THR 32
#define TSE_MAC0_INST_STATIC_LO_THR 16
#define TSE_MAC0_INST_STATS_CNTR 0
#define TSE_MAC0_INST_STATS_WIDTH 32
#define TSE_MAC0_INST_TX_STATS_CNTR True
#define TSE_MAC0_INST_TYPE_BIFUR_SEL MAC_ONLY
#define TSE_MAC0_INST_USE_CDR_REFCLK_IN False
#define TSE_MAC0_INST_USE_EXT_PLL 0
#define TSE_MAC0_INST_USE_MDIO 0

/* uart0_inst parameters */
#define UART0_INST_BAUD_RATE 115200
#define UART_INST_BAUD_RATE UART0_INST_BAUD_RATE
#define UART0_INST_DATA_WIDTH 8
#define UART0_INST_STOP_BITS 1
#define UART0_INST_SYS_CLK 100.0
#define UART_INST_SYS_CLK UART0_INST_SYS_CLK

/* interrupt */

#define UART0_INST_IRQ 2
#define GPIO0_INST_IRQ 3
#define QSPI0_INST_IRQ 4
#define TSE_MAC0_INST_IRQ 5
#define SGDMA0_INST_IRQ 6

#endif
