Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.2 (win32) Build 272601 Sat Jun 15 11:18:47 MDT 2013
| Date         : Tue Aug 27 20:03:44 2013
| Host         :  running 32-bit Service Pack 1  (build 7601)
| Command      : report_clock_utilization -file motor_clock_utilization_placed.rpt
| Design       : motor
| Device       : xc7z020
-----------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of Local Clocks
6. Clock Regions : Key Resource Utilization
7. Net wise resources used in clock region X0Y0

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+------------+
| Type  | Used | Available | Num Locked |
+-------+------+-----------+------------+
| BUFG  |    1 |        32 |          0 |
| BUFH  |    0 |        72 |          0 |
| BUFIO |    0 |        16 |          0 |
| MMCM  |    0 |         4 |          0 |
| BUFR  |    0 |        16 |          0 |
| BUFMR |    0 |         8 |          0 |
+-------+------+-----------+------------+


2. Details of Global Clocks
---------------------------

+-------+--------------------+---------------+--------------+--------+---------------+-----------+
|       |                    |               |   Num Loads  |        |               |           |
+-------+--------------------+---------------+------+-------+--------+---------------+-----------+
| Index | BUFG Cell          | Net Name      | BELs | Sites | Locked | MaxDelay (ns) | Skew (ns) |
+-------+--------------------+---------------+------+-------+--------+---------------+-----------+
|     1 | clk_IBUF_BUFG_inst | clk_IBUF_BUFG |   23 |     6 |     no |         1.994 |     0.155 |
+-------+--------------------+---------------+------+-------+--------+---------------+-----------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of Local Clocks
--------------------------

6. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   23 | 20000 |    0 |  4000 |    0 |   120 |    0 |    30 |    0 |    60 |
| X1Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 25600 |    0 |  3400 |    0 |   120 |    0 |    30 |    0 |    40 |
| X0Y1              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  9600 |    0 |  1600 |    0 |    40 |    0 |    10 |    0 |    20 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  3400 |    0 |   120 |    0 |    30 |    0 |    40 |
| X0Y2              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  9600 |    0 |  1600 |    0 |    36 |    0 |     9 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  3400 |    0 |   108 |    0 |    27 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites


7. Net wise resources used in clock region X0Y0
-----------------------------------------------

+-------------+--------+-----------+-----------+---------+---------+-----+-------+----------+------+----------------+
| Source Type | Locked | MMCM Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | PLLs | Clock Net Name |
+-------------+--------+-----------+-----------+---------+---------+-----+-------+----------+------+----------------+
| BUFG        |   no   |         0 |         0 |       0 |       0 |  23 |     0 |        0 |    0 | clk_IBUF_BUFG  |
+-------------+--------+-----------+-----------+---------+---------+-----+-------+----------+------+----------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y0 [get_cells clk_IBUF_BUFG_inst]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X0Y28 [get_ports clk]

# Clock net "clk_IBUF_BUFG" driven by instance "clk_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock CLKAG_clk_IBUF_BUFG
add_cells_to_pblock [get_pblocks  CLKAG_clk_IBUF_BUFG] [get_cells  -filter { IS_PRIMITIVE==1 } -of_object [get_pins -leaf -filter {DIRECTION==IN} -of_objects [get_nets  -hierarchical clk_IBUF_BUFG]]]
resize_pblock [get_pblocks CLKAG_clk_IBUF_BUFG] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup
