[2025-09-17 03:57:45] START suite=qualcomm_srv trace=srv508_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv508_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2627255 heartbeat IPC: 3.806 cumulative IPC: 3.806 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5065980 heartbeat IPC: 4.101 cumulative IPC: 3.948 (Simulation time: 00 hr 01 min 15 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5065980 cumulative IPC: 3.948 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5065980 cumulative IPC: 3.948 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 13643290 heartbeat IPC: 1.166 cumulative IPC: 1.166 (Simulation time: 00 hr 02 min 25 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 22271136 heartbeat IPC: 1.159 cumulative IPC: 1.162 (Simulation time: 00 hr 03 min 37 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 31101777 heartbeat IPC: 1.132 cumulative IPC: 1.152 (Simulation time: 00 hr 04 min 47 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 39952885 heartbeat IPC: 1.13 cumulative IPC: 1.147 (Simulation time: 00 hr 05 min 56 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 48750928 heartbeat IPC: 1.137 cumulative IPC: 1.145 (Simulation time: 00 hr 07 min 05 sec)
Heartbeat CPU 0 instructions: 80000019 cycles: 57495214 heartbeat IPC: 1.144 cumulative IPC: 1.144 (Simulation time: 00 hr 08 min 09 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv508_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000019 cycles: 66226696 heartbeat IPC: 1.145 cumulative IPC: 1.145 (Simulation time: 00 hr 09 min 16 sec)
Heartbeat CPU 0 instructions: 100000021 cycles: 74790638 heartbeat IPC: 1.168 cumulative IPC: 1.147 (Simulation time: 00 hr 10 min 27 sec)
Heartbeat CPU 0 instructions: 110000025 cycles: 83414669 heartbeat IPC: 1.16 cumulative IPC: 1.149 (Simulation time: 00 hr 11 min 35 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 86917234 cumulative IPC: 1.151 (Simulation time: 00 hr 12 min 46 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 86917234 cumulative IPC: 1.151 (Simulation time: 00 hr 12 min 46 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv508_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.151 instructions: 100000002 cycles: 86917234
CPU 0 Branch Prediction Accuracy: 92.56% MPKI: 13.37 Average ROB Occupancy at Mispredict: 28.01
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1272
BRANCH_INDIRECT: 0.3633
BRANCH_CONDITIONAL: 11.47
BRANCH_DIRECT_CALL: 0.4687
BRANCH_INDIRECT_CALL: 0.5269
BRANCH_RETURN: 0.4121


====Backend Stall Breakdown====
ROB_STALL: 54928
LQ_STALL: 0
SQ_STALL: 338011


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 52.875
REPLAY_LOAD: 20.780703
NON_REPLAY_LOAD: 4.970443

== Total ==
ADDR_TRANS: 1269
REPLAY_LOAD: 2369
NON_REPLAY_LOAD: 51290

== Counts ==
ADDR_TRANS: 24
REPLAY_LOAD: 114
NON_REPLAY_LOAD: 10319

cpu0->cpu0_STLB TOTAL        ACCESS:    2053794 HIT:    2039771 MISS:      14023 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2053794 HIT:    2039771 MISS:      14023 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 71.26 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9625821 HIT:    8456978 MISS:    1168843 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7852755 HIT:    6797967 MISS:    1054788 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     595477 HIT:     501238 MISS:      94239 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1154621 HIT:    1144714 MISS:       9907 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      22968 HIT:      13059 MISS:       9909 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.41 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15419559 HIT:    7942514 MISS:    7477045 MSHR_MERGE:    1799469
cpu0->cpu0_L1I LOAD         ACCESS:   15419559 HIT:    7942514 MISS:    7477045 MSHR_MERGE:    1799469
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.89 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29714131 HIT:   25226636 MISS:    4487495 MSHR_MERGE:    1693864
cpu0->cpu0_L1D LOAD         ACCESS:   16523957 HIT:   13862431 MISS:    2661526 MSHR_MERGE:     486341
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13161948 HIT:   11359078 MISS:    1802870 MSHR_MERGE:    1207392
cpu0->cpu0_L1D TRANSLATION  ACCESS:      28226 HIT:       5127 MISS:      23099 MSHR_MERGE:        131
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 18.1 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12614101 HIT:   10513564 MISS:    2100537 MSHR_MERGE:    1054877
cpu0->cpu0_ITLB LOAD         ACCESS:   12614101 HIT:   10513564 MISS:    2100537 MSHR_MERGE:    1054877
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.319 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28222624 HIT:   26866375 MISS:    1356249 MSHR_MERGE:     348115
cpu0->cpu0_DTLB LOAD         ACCESS:   28222624 HIT:   26866375 MISS:    1356249 MSHR_MERGE:     348115
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.644 cycles
cpu0->LLC TOTAL        ACCESS:    1328005 HIT:    1308628 MISS:      19377 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1054788 HIT:    1040404 MISS:      14384 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      94239 HIT:      91578 MISS:       2661 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     169069 HIT:     169045 MISS:         24 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       9909 HIT:       7601 MISS:       2308 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 105 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:          3
  ROW_BUFFER_MISS:      19350
  AVG DBUS CONGESTED CYCLE: 3.07
Channel 0 WQ ROW_BUFFER_HIT:         24
  ROW_BUFFER_MISS:        780
  FULL:          0
Channel 0 REFRESHES ISSUED:       7243

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       507945       545842       100318         1705
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           59         1755         1858          163
  STLB miss resolved @ L2C                0         2722         2341         2418          129
  STLB miss resolved @ LLC                0          213          735         3175          570
  STLB miss resolved @ MEM                0            1          502         1947          971

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             181822        58153      1367788       163336           76
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            5         1273          505           13
  STLB miss resolved @ L2C                0         1160         7270         2309            4
  STLB miss resolved @ LLC                0          364         2128         1725           12
  STLB miss resolved @ MEM                0            0           56           94           44
[2025-09-17 04:10:32] END   suite=qualcomm_srv trace=srv508_ap (rc=0)
