#-----------------------------------------------------------
# PlanAhead v14.2 (64-bit)
# Build 194362 by xbuild on Fri Jul 20 18:52:11 MDT 2012
# Start of session at: Sat Sep 20 16:17:11 2014
# Process ID: 5752
# Log file: D:/xilinx/gates/planAhead_run_1/planAhead.log
# Journal file: D:/xilinx/gates/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/xilinx/gates/pa.fromNetlist.tcl
# create_project -name gates -dir "D:/xilinx/gates/planAhead_run_1" -part xc3s200pq208-5
Parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Finished parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Finished parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
Finished parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/xilinx/gates/gs1.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/xilinx/gates} }
# set_property target_constrs_file "gs1.ucf" [current_fileset -constrset]
Adding file 'D:/xilinx/gates/gs1.ucf' to fileset 'constrs_1'
# add_files [list {gs1.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s200pq208-5
Release 14.2 - ngc2edif P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design gs1.ngc ...
WARNING:NetListWriters:298 - No output is written to gs1.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file gs1.edif ...
ngc2edif: Total memory usage is 81340 kilobytes

Parsing EDIF File [./planAhead_run_1/gates.data/cache/gs1_ngc_c45d9c8a.edif]
Finished Parsing EDIF File [./planAhead_run_1/gates.data/cache/gs1_ngc_c45d9c8a.edif]
ERROR: [EDIF 20-103] No cell is specified in file './gs1.ngc'. The design is empty.
exit
INFO: [Common 17-206] Exiting PlanAhead...
INFO: [Common 17-83] Releasing license: PlanAhead
