{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1539898399530 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1539898399532 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 19 00:33:19 2018 " "Processing started: Fri Oct 19 00:33:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1539898399532 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1539898399532 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off barrel_shifter -c barrel_shifter " "Command: quartus_map --read_settings_files=on --write_settings_files=off barrel_shifter -c barrel_shifter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1539898399533 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1539898400310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrel_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file barrel_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 barrel_shifter " "Found entity 1: barrel_shifter" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539898401015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539898401015 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "barrel_shifter " "Elaborating entity \"barrel_shifter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1539898401157 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "barrel_shifter.v(30) " "Verilog HDL Case Statement warning at barrel_shifter.v(30): incomplete case statement has no default case item" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1539898401581 "|barrel_shifter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out barrel_shifter.v(30) " "Verilog HDL Always Construct warning at barrel_shifter.v(30): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1539898401582 "|barrel_shifter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_ barrel_shifter.v(30) " "Verilog HDL Always Construct warning at barrel_shifter.v(30): inferring latch(es) for variable \"cnt_\", which holds its previous value in one or more paths through the always construct" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1539898401583 "|barrel_shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] barrel_shifter.v(30) " "Inferred latch for \"out\[0\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539898401786 "|barrel_shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] barrel_shifter.v(30) " "Inferred latch for \"out\[1\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539898401787 "|barrel_shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] barrel_shifter.v(30) " "Inferred latch for \"out\[2\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539898401788 "|barrel_shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] barrel_shifter.v(30) " "Inferred latch for \"out\[3\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539898401789 "|barrel_shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] barrel_shifter.v(30) " "Inferred latch for \"out\[4\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539898401790 "|barrel_shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] barrel_shifter.v(30) " "Inferred latch for \"out\[5\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539898401791 "|barrel_shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] barrel_shifter.v(30) " "Inferred latch for \"out\[6\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539898401791 "|barrel_shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] barrel_shifter.v(30) " "Inferred latch for \"out\[7\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539898401792 "|barrel_shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] barrel_shifter.v(30) " "Inferred latch for \"out\[8\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539898401793 "|barrel_shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] barrel_shifter.v(30) " "Inferred latch for \"out\[9\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539898401794 "|barrel_shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] barrel_shifter.v(30) " "Inferred latch for \"out\[10\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539898401796 "|barrel_shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] barrel_shifter.v(30) " "Inferred latch for \"out\[11\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539898401797 "|barrel_shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] barrel_shifter.v(30) " "Inferred latch for \"out\[12\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539898401799 "|barrel_shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] barrel_shifter.v(30) " "Inferred latch for \"out\[13\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539898401800 "|barrel_shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] barrel_shifter.v(30) " "Inferred latch for \"out\[14\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539898401802 "|barrel_shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] barrel_shifter.v(30) " "Inferred latch for \"out\[15\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539898401804 "|barrel_shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] barrel_shifter.v(30) " "Inferred latch for \"out\[16\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539898401805 "|barrel_shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] barrel_shifter.v(30) " "Inferred latch for \"out\[17\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539898401807 "|barrel_shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] barrel_shifter.v(30) " "Inferred latch for \"out\[18\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539898401808 "|barrel_shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] barrel_shifter.v(30) " "Inferred latch for \"out\[19\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539898401809 "|barrel_shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] barrel_shifter.v(30) " "Inferred latch for \"out\[20\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539898401810 "|barrel_shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] barrel_shifter.v(30) " "Inferred latch for \"out\[21\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539898401811 "|barrel_shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] barrel_shifter.v(30) " "Inferred latch for \"out\[22\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539898401812 "|barrel_shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] barrel_shifter.v(30) " "Inferred latch for \"out\[23\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539898401813 "|barrel_shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] barrel_shifter.v(30) " "Inferred latch for \"out\[24\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539898401814 "|barrel_shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] barrel_shifter.v(30) " "Inferred latch for \"out\[25\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539898401815 "|barrel_shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] barrel_shifter.v(30) " "Inferred latch for \"out\[26\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539898401815 "|barrel_shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] barrel_shifter.v(30) " "Inferred latch for \"out\[27\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539898401816 "|barrel_shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] barrel_shifter.v(30) " "Inferred latch for \"out\[28\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539898401817 "|barrel_shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] barrel_shifter.v(30) " "Inferred latch for \"out\[29\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539898401818 "|barrel_shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] barrel_shifter.v(30) " "Inferred latch for \"out\[30\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539898401819 "|barrel_shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] barrel_shifter.v(30) " "Inferred latch for \"out\[31\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539898401820 "|barrel_shifter"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[0\]\$latch " "Latch out\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA logick_rotate_ariphmetic_shift\[0\] " "Ports D and ENA on the latch are fed by the same signal logick_rotate_ariphmetic_shift\[0\]" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539898404497 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539898404497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[1\]\$latch " "Latch out\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA logick_rotate_ariphmetic_shift\[0\] " "Ports D and ENA on the latch are fed by the same signal logick_rotate_ariphmetic_shift\[0\]" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539898404497 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539898404497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[2\]\$latch " "Latch out\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA logick_rotate_ariphmetic_shift\[0\] " "Ports D and ENA on the latch are fed by the same signal logick_rotate_ariphmetic_shift\[0\]" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539898404498 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539898404498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[3\]\$latch " "Latch out\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA logick_rotate_ariphmetic_shift\[0\] " "Ports D and ENA on the latch are fed by the same signal logick_rotate_ariphmetic_shift\[0\]" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539898404498 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539898404498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[4\]\$latch " "Latch out\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA logick_rotate_ariphmetic_shift\[1\] " "Ports D and ENA on the latch are fed by the same signal logick_rotate_ariphmetic_shift\[1\]" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539898404498 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539898404498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[5\]\$latch " "Latch out\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA logick_rotate_ariphmetic_shift\[1\] " "Ports D and ENA on the latch are fed by the same signal logick_rotate_ariphmetic_shift\[1\]" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539898404498 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539898404498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[6\]\$latch " "Latch out\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA logick_rotate_ariphmetic_shift\[1\] " "Ports D and ENA on the latch are fed by the same signal logick_rotate_ariphmetic_shift\[1\]" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539898404498 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539898404498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[7\]\$latch " "Latch out\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA logick_rotate_ariphmetic_shift\[1\] " "Ports D and ENA on the latch are fed by the same signal logick_rotate_ariphmetic_shift\[1\]" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539898404498 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539898404498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[8\]\$latch " "Latch out\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA logick_rotate_ariphmetic_shift\[0\] " "Ports D and ENA on the latch are fed by the same signal logick_rotate_ariphmetic_shift\[0\]" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539898404498 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539898404498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[9\]\$latch " "Latch out\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA logick_rotate_ariphmetic_shift\[0\] " "Ports D and ENA on the latch are fed by the same signal logick_rotate_ariphmetic_shift\[0\]" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539898404499 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539898404499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[10\]\$latch " "Latch out\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA logick_rotate_ariphmetic_shift\[0\] " "Ports D and ENA on the latch are fed by the same signal logick_rotate_ariphmetic_shift\[0\]" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539898404499 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539898404499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[11\]\$latch " "Latch out\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA logick_rotate_ariphmetic_shift\[0\] " "Ports D and ENA on the latch are fed by the same signal logick_rotate_ariphmetic_shift\[0\]" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539898404499 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539898404499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[12\]\$latch " "Latch out\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA logick_rotate_ariphmetic_shift\[0\] " "Ports D and ENA on the latch are fed by the same signal logick_rotate_ariphmetic_shift\[0\]" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539898404499 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539898404499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[13\]\$latch " "Latch out\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA logick_rotate_ariphmetic_shift\[0\] " "Ports D and ENA on the latch are fed by the same signal logick_rotate_ariphmetic_shift\[0\]" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539898404499 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539898404499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[14\]\$latch " "Latch out\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA logick_rotate_ariphmetic_shift\[0\] " "Ports D and ENA on the latch are fed by the same signal logick_rotate_ariphmetic_shift\[0\]" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539898404499 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539898404499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[15\]\$latch " "Latch out\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA logick_rotate_ariphmetic_shift\[0\] " "Ports D and ENA on the latch are fed by the same signal logick_rotate_ariphmetic_shift\[0\]" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539898404499 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539898404499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[16\]\$latch " "Latch out\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA logick_rotate_ariphmetic_shift\[1\] " "Ports D and ENA on the latch are fed by the same signal logick_rotate_ariphmetic_shift\[1\]" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539898404499 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539898404499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[17\]\$latch " "Latch out\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA logick_rotate_ariphmetic_shift\[1\] " "Ports D and ENA on the latch are fed by the same signal logick_rotate_ariphmetic_shift\[1\]" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539898404500 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539898404500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[18\]\$latch " "Latch out\[18\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA logick_rotate_ariphmetic_shift\[1\] " "Ports D and ENA on the latch are fed by the same signal logick_rotate_ariphmetic_shift\[1\]" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539898404500 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539898404500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[19\]\$latch " "Latch out\[19\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA logick_rotate_ariphmetic_shift\[1\] " "Ports D and ENA on the latch are fed by the same signal logick_rotate_ariphmetic_shift\[1\]" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539898404500 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539898404500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[20\]\$latch " "Latch out\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA logick_rotate_ariphmetic_shift\[1\] " "Ports D and ENA on the latch are fed by the same signal logick_rotate_ariphmetic_shift\[1\]" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539898404500 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539898404500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[21\]\$latch " "Latch out\[21\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA logick_rotate_ariphmetic_shift\[1\] " "Ports D and ENA on the latch are fed by the same signal logick_rotate_ariphmetic_shift\[1\]" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539898404500 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539898404500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[22\]\$latch " "Latch out\[22\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA logick_rotate_ariphmetic_shift\[1\] " "Ports D and ENA on the latch are fed by the same signal logick_rotate_ariphmetic_shift\[1\]" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539898404500 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539898404500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[23\]\$latch " "Latch out\[23\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA logick_rotate_ariphmetic_shift\[1\] " "Ports D and ENA on the latch are fed by the same signal logick_rotate_ariphmetic_shift\[1\]" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539898404500 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539898404500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[24\]\$latch " "Latch out\[24\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA logick_rotate_ariphmetic_shift\[1\] " "Ports D and ENA on the latch are fed by the same signal logick_rotate_ariphmetic_shift\[1\]" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539898404501 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539898404501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[25\]\$latch " "Latch out\[25\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA logick_rotate_ariphmetic_shift\[1\] " "Ports D and ENA on the latch are fed by the same signal logick_rotate_ariphmetic_shift\[1\]" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539898404501 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539898404501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[26\]\$latch " "Latch out\[26\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA logick_rotate_ariphmetic_shift\[1\] " "Ports D and ENA on the latch are fed by the same signal logick_rotate_ariphmetic_shift\[1\]" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539898404501 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539898404501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[27\]\$latch " "Latch out\[27\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA logick_rotate_ariphmetic_shift\[1\] " "Ports D and ENA on the latch are fed by the same signal logick_rotate_ariphmetic_shift\[1\]" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539898404501 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539898404501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[28\]\$latch " "Latch out\[28\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA logick_rotate_ariphmetic_shift\[0\] " "Ports D and ENA on the latch are fed by the same signal logick_rotate_ariphmetic_shift\[0\]" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539898404501 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539898404501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[29\]\$latch " "Latch out\[29\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA logick_rotate_ariphmetic_shift\[0\] " "Ports D and ENA on the latch are fed by the same signal logick_rotate_ariphmetic_shift\[0\]" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539898404501 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539898404501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[30\]\$latch " "Latch out\[30\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA logick_rotate_ariphmetic_shift\[0\] " "Ports D and ENA on the latch are fed by the same signal logick_rotate_ariphmetic_shift\[0\]" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539898404501 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539898404501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[31\]\$latch " "Latch out\[31\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA logick_rotate_ariphmetic_shift\[0\] " "Ports D and ENA on the latch are fed by the same signal logick_rotate_ariphmetic_shift\[0\]" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539898404501 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/3 barrel_shifter/Quartus 32 bit/barrel_shifter.v" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539898404501 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1539898411722 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539898411722 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2707 " "Implemented 2707 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "40 " "Implemented 40 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1539898412732 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1539898412732 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2635 " "Implemented 2635 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1539898412732 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1539898412732 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "590 " "Peak virtual memory: 590 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1539898412747 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 19 00:33:32 2018 " "Processing ended: Fri Oct 19 00:33:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1539898412747 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1539898412747 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1539898412747 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1539898412747 ""}
