module my_datamemory
(
	input write_ena,
	input clk,
	input [31:0] data_wr,
	input [31:0] addr,
	output [31:0] data_rd
	
);

reg [31:0] mem[31:0];


endmodule;