Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 19e90d64b52149dea7d37e78a899aadf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'A11' [D:/vivado/Multiplier/Multiplier.srcs/sim_1/new/test.v:47]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'A21' [D:/vivado/Multiplier/Multiplier.srcs/sim_1/new/test.v:48]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'A31' [D:/vivado/Multiplier/Multiplier.srcs/sim_1/new/test.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.add_muti
Compiling module xil_defaultlib.Multiplier
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
