<!-- HTML header for doxygen 1.9.1-->
<!DOCTYPE html
    PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
    <meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=9" />
    <meta name="generator" content="Doxygen 1.9.5" />
    <meta name="viewport" content="width=device-width, initial-scale=1" />
    <title>libudmaio example: axi_vdma::mm2s_vdmacr_t Struct Reference</title>
    <link href="tabs.css" rel="stylesheet" type="text/css" />
    <script type="text/javascript" src="jquery.js"></script>
    <script type="text/javascript" src="dynsections.js"></script>
    <link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
    <link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
    <link href="doxygen.css" rel="stylesheet" type="text/css" />
    <link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only-darkmode-toggle.css" rel="stylesheet" type="text/css"/>
    <!-- ... other metadata & script includes ... -->
    <script type="text/javascript" src="doxygen-awesome-darkmode-toggle.js"></script>
    <script type="text/javascript">
        DoxygenAwesomeDarkModeToggle.init()
    </script>
</head>
<body>
    <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
        <div id="titlearea">
            <table cellspacing="0" cellpadding="0">
                <tbody>
                    <tr style="height: 56px;">
                        <td id="projectalign" style="padding-left: 0.5em;">
                            <div id="projectname">libudmaio example
                            </div>
                            <div id="projectbrief">Userspace DMA I/O library example application</div>
                        </td>
                    </tr>
                </tbody>
            </table>
        </div>
        <!-- end header part --><!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('structaxi__vdma_1_1mm2s__vdmacr__t.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="structaxi__vdma_1_1mm2s__vdmacr__t-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">axi_vdma::mm2s_vdmacr_t Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_axi_vdma_8hpp_source.html">AxiVdma.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a0d4137575a65684657464f45a75eef0c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__vdma_1_1mm2s__vdmacr__t.html#a0d4137575a65684657464f45a75eef0c">rs</a>: 1</td></tr>
<tr class="memdesc:a0d4137575a65684657464f45a75eef0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1). 0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations. 1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.  <a href="structaxi__vdma_1_1mm2s__vdmacr__t.html#a0d4137575a65684657464f45a75eef0c">More...</a><br /></td></tr>
<tr class="separator:a0d4137575a65684657464f45a75eef0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66d01725a663ec2ae34b75294c412e1d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__vdma_1_1mm2s__vdmacr__t.html#a66d01725a663ec2ae34b75294c412e1d">circular_park</a>: 1</td></tr>
<tr class="separator:a66d01725a663ec2ae34b75294c412e1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a319b89ad3132c4c7a1d9bf2f42d9b4"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__vdma_1_1mm2s__vdmacr__t.html#a3a319b89ad3132c4c7a1d9bf2f42d9b4">reset</a>: 1</td></tr>
<tr class="memdesc:a3a319b89ad3132c4c7a1d9bf2f42d9b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Soft reset for AXI VDMA MM2S channel. Setting this bit to a 1 causes the AXI VDMA MM2S channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the MM2S channel. After completion of a soft reset all MM2S registers and bits are in the default state. This bit will be zero at the end of the reset cycle. 0 - Normal operation 1 - Reset in progress.  <a href="structaxi__vdma_1_1mm2s__vdmacr__t.html#a3a319b89ad3132c4c7a1d9bf2f42d9b4">More...</a><br /></td></tr>
<tr class="separator:a3a319b89ad3132c4c7a1d9bf2f42d9b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79f5987e87f03ff719ed8e52a66e6572"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__vdma_1_1mm2s__vdmacr__t.html#a79f5987e87f03ff719ed8e52a66e6572">genlock_en</a>: 1</td></tr>
<tr class="memdesc:a79f5987e87f03ff719ed8e52a66e6572"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables Genlock or Dynamic Genlock Synchronization. 0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by MM2S. 1 - Genlock or Dynamic Genlock Synchronization enabled. MM2S synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.  <a href="structaxi__vdma_1_1mm2s__vdmacr__t.html#a79f5987e87f03ff719ed8e52a66e6572">More...</a><br /></td></tr>
<tr class="separator:a79f5987e87f03ff719ed8e52a66e6572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a457e65a9f68ef160761d0e94726bdbc5"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__vdma_1_1mm2s__vdmacr__t.html#a457e65a9f68ef160761d0e94726bdbc5">frame_cnt_en</a>: 1</td></tr>
<tr class="memdesc:a457e65a9f68ef160761d0e94726bdbc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the MM2S channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the MM2S channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.  <a href="structaxi__vdma_1_1mm2s__vdmacr__t.html#a457e65a9f68ef160761d0e94726bdbc5">More...</a><br /></td></tr>
<tr class="separator:a457e65a9f68ef160761d0e94726bdbc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e5f25d3dabc4b900ac16ea154051dbe"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__vdma_1_1mm2s__vdmacr__t.html#a3e5f25d3dabc4b900ac16ea154051dbe">rsvd_6_5</a>: 2</td></tr>
<tr class="separator:a3e5f25d3dabc4b900ac16ea154051dbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af196483aa662f34a11ed05b720721e89"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__vdma_1_1mm2s__vdmacr__t.html#af196483aa662f34a11ed05b720721e89">genlock_src</a>: 1</td></tr>
<tr class="memdesc:af196483aa662f34a11ed05b720721e89"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair. 0 - External Genlock 1 - Internal Genlock.  <a href="structaxi__vdma_1_1mm2s__vdmacr__t.html#af196483aa662f34a11ed05b720721e89">More...</a><br /></td></tr>
<tr class="separator:af196483aa662f34a11ed05b720721e89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb555c876ffb82828783280cfb4200ee"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__vdma_1_1mm2s__vdmacr__t.html#afb555c876ffb82828783280cfb4200ee">rd_pntr_num</a>: 4</td></tr>
<tr class="memdesc:afb555c876ffb82828783280cfb4200ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates the master in control when MM2S channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise. 0000b - Controlling entity is Entity 1 0001b - Controller entity is Entity 2 0010b - Controller entity is Entity 3 and so on.  <a href="structaxi__vdma_1_1mm2s__vdmacr__t.html#afb555c876ffb82828783280cfb4200ee">More...</a><br /></td></tr>
<tr class="separator:afb555c876ffb82828783280cfb4200ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18ef24a84100f83d26d2cafa2503acf4"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__vdma_1_1mm2s__vdmacr__t.html#a18ef24a84100f83d26d2cafa2503acf4">frm_cnt_irq_en</a>: 1</td></tr>
<tr class="memdesc:a18ef24a84100f83d26d2cafa2503acf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero. 0 - Frame Count Interrupt disabled 1 - Frame Count Interrupt enabled.  <a href="structaxi__vdma_1_1mm2s__vdmacr__t.html#a18ef24a84100f83d26d2cafa2503acf4">More...</a><br /></td></tr>
<tr class="separator:a18ef24a84100f83d26d2cafa2503acf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53f1afa9bfb100ef27c29be7e084c498"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__vdma_1_1mm2s__vdmacr__t.html#a53f1afa9bfb100ef27c29be7e084c498">dly_cnt_irq_en</a>: 1</td></tr>
<tr class="memdesc:a53f1afa9bfb100ef27c29be7e084c498"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out. 0 - Delay Count Interrupt disabled 1 - Delay Count Interrupt enabled.  <a href="structaxi__vdma_1_1mm2s__vdmacr__t.html#a53f1afa9bfb100ef27c29be7e084c498">More...</a><br /></td></tr>
<tr class="separator:a53f1afa9bfb100ef27c29be7e084c498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e04eff800ea010d1808bfd3196ed8ef"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__vdma_1_1mm2s__vdmacr__t.html#a4e04eff800ea010d1808bfd3196ed8ef">err_irq_en</a>: 1</td></tr>
<tr class="memdesc:a4e04eff800ea010d1808bfd3196ed8ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out. 0 - Error Interrupt disabled 1 - Error Interrupt enabled.  <a href="structaxi__vdma_1_1mm2s__vdmacr__t.html#a4e04eff800ea010d1808bfd3196ed8ef">More...</a><br /></td></tr>
<tr class="separator:a4e04eff800ea010d1808bfd3196ed8ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10c6433ebfa2451f97f24e31f057148f"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__vdma_1_1mm2s__vdmacr__t.html#a10c6433ebfa2451f97f24e31f057148f">repeat_en</a>: 1</td></tr>
<tr class="memdesc:a10c6433ebfa2451f97f24e31f057148f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master. 0 - Advance to next frame on frame errors 1 - Repeat previous frame on frame errors.  <a href="structaxi__vdma_1_1mm2s__vdmacr__t.html#a10c6433ebfa2451f97f24e31f057148f">More...</a><br /></td></tr>
<tr class="separator:a10c6433ebfa2451f97f24e31f057148f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabb8d9e81a6e0e6c66147930cbfcd5da"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__vdma_1_1mm2s__vdmacr__t.html#aabb8d9e81a6e0e6c66147930cbfcd5da">irq_frame_count</a></td></tr>
<tr class="separator:aabb8d9e81a6e0e6c66147930cbfcd5da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aead7b3a366eb0fdd62da2b11b803f064"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__vdma_1_1mm2s__vdmacr__t.html#aead7b3a366eb0fdd62da2b11b803f064">irq_delay_count</a></td></tr>
<tr class="separator:aead7b3a366eb0fdd62da2b11b803f064"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >MM2S VDMA Control Register </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a66d01725a663ec2ae34b75294c412e1d" name="a66d01725a663ec2ae34b75294c412e1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66d01725a663ec2ae34b75294c412e1d">&#9670;&#160;</a></span>circular_park</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool axi_vdma::mm2s_vdmacr_t::circular_park</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Indicates frame buffer Circular mode or frame buffer Park mode. 0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef. 1 - Circular Mode. Engine continuously circles through frame buffers. </p>

</div>
</div>
<a id="a53f1afa9bfb100ef27c29be7e084c498" name="a53f1afa9bfb100ef27c29be7e084c498"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53f1afa9bfb100ef27c29be7e084c498">&#9670;&#160;</a></span>dly_cnt_irq_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool axi_vdma::mm2s_vdmacr_t::dly_cnt_irq_en</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out. 0 - Delay Count Interrupt disabled 1 - Delay Count Interrupt enabled. </p>

</div>
</div>
<a id="a4e04eff800ea010d1808bfd3196ed8ef" name="a4e04eff800ea010d1808bfd3196ed8ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e04eff800ea010d1808bfd3196ed8ef">&#9670;&#160;</a></span>err_irq_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool axi_vdma::mm2s_vdmacr_t::err_irq_en</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out. 0 - Error Interrupt disabled 1 - Error Interrupt enabled. </p>

</div>
</div>
<a id="a457e65a9f68ef160761d0e94726bdbc5" name="a457e65a9f68ef160761d0e94726bdbc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a457e65a9f68ef160761d0e94726bdbc5">&#9670;&#160;</a></span>frame_cnt_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool axi_vdma::mm2s_vdmacr_t::frame_cnt_en</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the MM2S channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the MM2S channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted. </p>

</div>
</div>
<a id="a18ef24a84100f83d26d2cafa2503acf4" name="a18ef24a84100f83d26d2cafa2503acf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18ef24a84100f83d26d2cafa2503acf4">&#9670;&#160;</a></span>frm_cnt_irq_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool axi_vdma::mm2s_vdmacr_t::frm_cnt_irq_en</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero. 0 - Frame Count Interrupt disabled 1 - Frame Count Interrupt enabled. </p>

</div>
</div>
<a id="a79f5987e87f03ff719ed8e52a66e6572" name="a79f5987e87f03ff719ed8e52a66e6572"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79f5987e87f03ff719ed8e52a66e6572">&#9670;&#160;</a></span>genlock_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool axi_vdma::mm2s_vdmacr_t::genlock_en</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables Genlock or Dynamic Genlock Synchronization. 0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by MM2S. 1 - Genlock or Dynamic Genlock Synchronization enabled. MM2S synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero. </p>

</div>
</div>
<a id="af196483aa662f34a11ed05b720721e89" name="af196483aa662f34a11ed05b720721e89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af196483aa662f34a11ed05b720721e89">&#9670;&#160;</a></span>genlock_src</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool axi_vdma::mm2s_vdmacr_t::genlock_src</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair. 0 - External Genlock 1 - Internal Genlock. </p>

</div>
</div>
<a id="aead7b3a366eb0fdd62da2b11b803f064" name="aead7b3a366eb0fdd62da2b11b803f064"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aead7b3a366eb0fdd62da2b11b803f064">&#9670;&#160;</a></span>irq_delay_count</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t axi_vdma::mm2s_vdmacr_t::irq_delay_count</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the MM2S channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( m_axis_mm2s_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value. Setting this value to zero disables the delay counter interrupt. </p>

</div>
</div>
<a id="aabb8d9e81a6e0e6c66147930cbfcd5da" name="aabb8d9e81a6e0e6c66147930cbfcd5da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabb8d9e81a6e0e6c66147930cbfcd5da">&#9670;&#160;</a></span>irq_frame_count</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t axi_vdma::mm2s_vdmacr_t::irq_frame_count</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting. When the count reaches zero, an interrupt out is generated by the MM2S channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value. The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01. When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process. </p>

</div>
</div>
<a id="afb555c876ffb82828783280cfb4200ee" name="afb555c876ffb82828783280cfb4200ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb555c876ffb82828783280cfb4200ee">&#9670;&#160;</a></span>rd_pntr_num</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned axi_vdma::mm2s_vdmacr_t::rd_pntr_num</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Indicates the master in control when MM2S channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise. 0000b - Controlling entity is Entity 1 0001b - Controller entity is Entity 2 0010b - Controller entity is Entity 3 and so on. </p>

</div>
</div>
<a id="a10c6433ebfa2451f97f24e31f057148f" name="a10c6433ebfa2451f97f24e31f057148f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10c6433ebfa2451f97f24e31f057148f">&#9670;&#160;</a></span>repeat_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool axi_vdma::mm2s_vdmacr_t::repeat_en</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master. 0 - Advance to next frame on frame errors 1 - Repeat previous frame on frame errors. </p>

</div>
</div>
<a id="a3a319b89ad3132c4c7a1d9bf2f42d9b4" name="a3a319b89ad3132c4c7a1d9bf2f42d9b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a319b89ad3132c4c7a1d9bf2f42d9b4">&#9670;&#160;</a></span>reset</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool axi_vdma::mm2s_vdmacr_t::reset</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Soft reset for AXI VDMA MM2S channel. Setting this bit to a 1 causes the AXI VDMA MM2S channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the MM2S channel. After completion of a soft reset all MM2S registers and bits are in the default state. This bit will be zero at the end of the reset cycle. 0 - Normal operation 1 - Reset in progress. </p>

</div>
</div>
<a id="a0d4137575a65684657464f45a75eef0c" name="a0d4137575a65684657464f45a75eef0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d4137575a65684657464f45a75eef0c">&#9670;&#160;</a></span>rs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool axi_vdma::mm2s_vdmacr_t::rs</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1). 0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations. 1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early. </p>

</div>
</div>
<a id="a3e5f25d3dabc4b900ac16ea154051dbe" name="a3e5f25d3dabc4b900ac16ea154051dbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e5f25d3dabc4b900ac16ea154051dbe">&#9670;&#160;</a></span>rsvd_6_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned axi_vdma::mm2s_vdmacr_t::rsvd_6_5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="_axi_vdma_8hpp_source.html">AxiVdma.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="namespaceaxi__vdma.html">axi_vdma</a></li><li class="navelem"><a class="el" href="structaxi__vdma_1_1mm2s__vdmacr__t.html">mm2s_vdmacr_t</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5 </li>
  </ul>
</div>
</body>
</html>
