[
 {
  "InstFile" : "E:/FPGA/example/fpga_project/src/top.v",
  "InstLine" : 1,
  "InstName" : "top",
  "ModuleFile" : "E:/FPGA/example/fpga_project/src/top.v",
  "ModuleLine" : 1,
  "ModuleName" : "top",
  "SubInsts" : [
   {
    "InstFile" : "E:/FPGA/example/fpga_project/src/top.v",
    "InstLine" : 24,
    "InstName" : "my_pll",
    "ModuleFile" : "E:/FPGA/example/fpga_project/src/gowin_rpll/gowin_rpll.v",
    "ModuleLine" : 10,
    "ModuleName" : "Gowin_rPLL"
   },
   {
    "InstFile" : "E:/FPGA/example/fpga_project/src/top.v",
    "InstLine" : 46,
    "InstName" : "D_mem_unit",
    "ModuleFile" : "E:/FPGA/example/fpga_project/src/Memory.v",
    "ModuleLine" : 1,
    "ModuleName" : "Memory"
   },
   {
    "InstFile" : "E:/FPGA/example/fpga_project/src/top.v",
    "InstLine" : 55,
    "InstName" : "processor",
    "ModuleFile" : "E:/FPGA/example/fpga_project/src/femtorv32_quark.v",
    "ModuleLine" : 38,
    "ModuleName" : "FemtoRV32"
   },
   {
    "InstFile" : "E:/FPGA/example/fpga_project/src/top.v",
    "InstLine" : 67,
    "InstName" : "gpio_unit",
    "ModuleFile" : "E:/FPGA/example/fpga_project/src/gpio_ip.v",
    "ModuleLine" : 3,
    "ModuleName" : "gpio_ip"
   },
   {
    "InstFile" : "E:/FPGA/example/fpga_project/src/top.v",
    "InstLine" : 86,
    "InstName" : "uart_unit",
    "ModuleFile" : "E:/FPGA/example/fpga_project/src/uart_ip.v",
    "ModuleLine" : 1,
    "ModuleName" : "uart_ip",
    "SubInsts" : [
     {
      "InstFile" : "E:/FPGA/example/fpga_project/src/uart_ip.v",
      "InstLine" : 38,
      "InstName" : "uart_regs_interface_u0",
      "ModuleFile" : "E:/FPGA/example/fpga_project/src/regs_uart.v",
      "ModuleLine" : 3,
      "ModuleName" : "regs_uart"
     },
     {
      "InstFile" : "E:/FPGA/example/fpga_project/src/uart_ip.v",
      "InstLine" : 59,
      "InstName" : "uart_transmitter_u1",
      "ModuleFile" : "E:/FPGA/example/fpga_project/src/uart_tx.v",
      "ModuleLine" : 10,
      "ModuleName" : "uart_tx"
     }
    ]
   },
   {
    "InstFile" : "E:/FPGA/example/fpga_project/src/top.v",
    "InstLine" : 107,
    "InstName" : "dv_sel",
    "ModuleFile" : "E:/FPGA/example/fpga_project/src/device_select.v",
    "ModuleLine" : 1,
    "ModuleName" : "device_select"
   }
  ]
 }
]