
---------- Begin Simulation Statistics ----------
simSeconds                                   0.002630                       # Number of seconds simulated (Second)
simTicks                                   2630302000                       # Number of ticks simulated (Tick)
finalTick                                  2630302000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     12.09                       # Real time elapsed on the host (Second)
hostTickRate                                217536867                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     717440                       # Number of bytes of host memory used (Byte)
simInsts                                      1390852                       # Number of instructions simulated (Count)
simOps                                        2573877                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   115027                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     212866                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          2630303                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.891145                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.528780                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         2681475                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      189                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        2663630                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   1220                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               107781                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            163356                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  99                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             2608491                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.021138                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.391180                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   1476983     56.62%     56.62% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    360329     13.81%     70.44% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    269536     10.33%     80.77% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    242343      9.29%     90.06% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    259300      9.94%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 4                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               2608491                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                       0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerArith            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatArith             0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatConvert            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerReduce            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatReduce            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorMisc                   0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerExtension            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorConfig                 0                       # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         2817      0.11%      0.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       1687529     63.35%     63.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult          847      0.03%     63.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          1631      0.06%     63.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       100749      3.78%     67.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     67.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     67.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     67.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     67.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     67.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     67.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd          489      0.02%     67.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu         1447      0.05%     67.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            2      0.00%     67.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt         1180      0.04%     67.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         1117      0.04%     67.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     67.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     67.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     67.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift          399      0.01%     67.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     67.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     67.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd       100000      3.75%     71.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     71.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     71.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            2      0.00%     71.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     71.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     71.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult       100000      3.75%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead        32800      1.23%     76.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite        15239      0.57%     76.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       203394      7.64%     84.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite       413988     15.54%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        2663630                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.012670                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                   0                       # FU busy when requested (Count)
system.cpu.fuBusyRate                               0                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  6090360                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 1850109                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         1731823                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   1846611                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   939372                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           908732                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     1737626                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       923187                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                      5851                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                             501                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           21812                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads         236352                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        430924                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads         1247                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores         1047                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch          372      0.15%      0.15% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return          1554      0.61%      0.76% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect         1806      0.71%      1.47% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          238      0.09%      1.57% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond       246930     97.42%     98.99% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond         1855      0.73%     99.72% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.72% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond          710      0.28%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total         253465                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch          336      1.69%      1.69% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return          625      3.14%      4.83% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect          983      4.94%      9.78% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          127      0.64%     10.42% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond        16240     81.69%     92.10% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond         1091      5.49%     97.59% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     97.59% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond          479      2.41%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total         19881                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch           62      1.46%      1.46% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            2      0.05%      1.51% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          353      8.31%      9.82% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          103      2.42%     12.24% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond         3210     75.56%     87.81% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          322      7.58%     95.39% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     95.39% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          196      4.61%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total         4248                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch           36      0.02%      0.02% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return          929      0.40%      0.41% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect          823      0.35%      0.77% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          111      0.05%      0.81% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       230689     98.76%     99.57% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond          764      0.33%     99.90% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.90% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond          231      0.10%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total       233583                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch           36      0.98%      0.98% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.98% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          197      5.35%      6.33% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          100      2.72%      9.05% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond         3044     82.74%     91.79% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          154      4.19%     95.98% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     95.98% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          148      4.02%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total         3679                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget        23285      9.19%      9.19% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB       228489     90.15%     99.33% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS         1554      0.61%     99.95% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect          137      0.05%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total       253465                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         3604     91.13%     91.13% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return          321      8.12%     99.24% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            2      0.05%     99.29% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect           28      0.71%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total         3955                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted            247302                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       225827                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect              4248                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            650                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted         3936                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted           312                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups               253465                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 3573                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  237454                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.936832                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            1435                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups             948                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                137                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              811                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch          372      0.15%      0.15% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return         1554      0.61%      0.76% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect         1806      0.71%      1.47% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          238      0.09%      1.57% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond       246930     97.42%     98.99% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond         1855      0.73%     99.72% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.72% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond          710      0.28%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total       253465                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          153      0.96%      0.96% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return         1554      9.71%     10.66% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          529      3.30%     13.97% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          238      1.49%     15.45% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond        12397     77.43%     92.88% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          430      2.69%     95.57% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     95.57% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond          710      4.43%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total         16011                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          353      9.88%      9.88% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      9.88% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond         2898     81.11%     90.99% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          322      9.01%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total         3573                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          353      9.88%      9.88% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      9.88% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond         2898     81.11%     90.99% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          322      9.01%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total         3573                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   2630302000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups          948                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits          137                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses          811                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          299                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords         1247                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            4                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                 2669                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                   2664                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes               1735                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                    929                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                 929                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts          105297                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              90                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              3896                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      2579789                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.997708                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.502432                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         1621457     62.85%     62.85% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          255468      9.90%     72.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          170687      6.62%     79.37% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          151673      5.88%     85.25% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          380504     14.75%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      2579789                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          60                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                   934                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         1391      0.05%      0.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      1626518     63.19%     63.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult          724      0.03%     63.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         1493      0.06%     63.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       100412      3.90%     67.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     67.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     67.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     67.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     67.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     67.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     67.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          424      0.02%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu          919      0.04%     67.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            2      0.00%     67.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          970      0.04%     67.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         1017      0.04%     67.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     67.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     67.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          201      0.01%     67.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     67.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     67.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd       100000      3.89%     71.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     71.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            2      0.00%     71.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     71.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     71.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult       100000      3.89%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead        25158      0.98%     76.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite        12418      0.48%     76.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       201070      7.81%     84.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite       401158     15.59%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      2573877                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        380504                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts              1390852                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                2573877                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP        1390852                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP          2573877                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.891145                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.528780                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs             639804                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts             906538                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts           2267883                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts           226228                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts          413576                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass         1391      0.05%      0.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu      1626518     63.19%     63.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult          724      0.03%     63.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv         1493      0.06%     63.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       100412      3.90%     67.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     67.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     67.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     67.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     67.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     67.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     67.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     67.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd          424      0.02%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu          919      0.04%     67.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            2      0.00%     67.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt          970      0.04%     67.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc         1017      0.04%     67.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     67.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     67.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     67.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift          201      0.01%     67.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     67.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     67.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     67.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd       100000      3.89%     71.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     71.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     71.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            2      0.00%     71.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     71.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult       100000      3.89%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead        25158      0.98%     76.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite        12418      0.48%     76.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead       201070      7.81%     84.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite       401158     15.59%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total      2573877                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl       233583                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl       232276                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl         1271                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl       230689                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl         2858                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall          934                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn          929                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data         494279                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total            494279                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data        494279                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total           494279                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       150763                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          150763                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       150763                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         150763                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   6529065999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   6529065999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   6529065999                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   6529065999                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data       645042                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total        645042                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data       645042                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total       645042                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.233726                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.233726                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.233726                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.233726                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 43306.819306                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 43306.819306                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 43306.819306                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 43306.819306                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         7115                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          347                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      20.504323                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        50392                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             50392                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       140329                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        140329                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       140329                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       140329                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        10434                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        10434                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        10434                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.dcache.prefetcher        67053                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        77487                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    633710999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    633710999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    633710999                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.dcache.prefetcher   3956246299                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   4589957298                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.016176                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.016176                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.016176                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.120127                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 60735.192544                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 60735.192544                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 60735.192544                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 59001.779175                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 59235.191684                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  76465                       # number of replacements (Count)
system.cpu.dcache.HardPFReq.mshrMisses::cpu.dcache.prefetcher        67053                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMisses::total        67053                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMissLatency::cpu.dcache.prefetcher   3956246299                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissLatency::total   3956246299                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.avgMshrMissLatency::cpu.dcache.prefetcher 59001.779175                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.HardPFReq.avgMshrMissLatency::total 59001.779175                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data           26                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total           26                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            4                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total            4                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::cpu.data       198000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total       198000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data           30                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total           30                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.133333                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.133333                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::cpu.data        49500                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total        49500                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrMisses::cpu.data            4                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total            4                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data       620000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total       620000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::cpu.data     0.133333                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.133333                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data       155000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total       155000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data           30                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total           30                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data           30                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total           30                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       112192                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          112192                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       119303                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        119303                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   5325324000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   5325324000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       231495                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       231495                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.515359                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.515359                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 44636.966380                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 44636.966380                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       110968                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       110968                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         8335                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         8335                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    517713000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    517713000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.036005                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.036005                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 62113.137373                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 62113.137373                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       382087                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         382087                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        31460                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        31460                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   1203741999                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   1203741999                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       413547                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       413547                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.076074                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.076074                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 38262.619167                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 38262.619167                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data        29361                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total        29361                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         2099                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         2099                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    115997999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    115997999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.005076                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.005076                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 55263.458313                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 55263.458313                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2630302000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.prefetcher.demandMshrMisses        10434                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.pfIssued           69151                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfUnused             680                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUseful           20055                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.dcache.prefetcher.accuracy        0.290017                       # accuracy of the prefetcher (Count)
system.cpu.dcache.prefetcher.coverage        0.657778                       # coverage brought by this prefetcher (Count)
system.cpu.dcache.prefetcher.pfHitInCache         1039                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInMSHR         1059                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInWB              0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.dcache.prefetcher.pfLate              2098                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfIdentified       294272                       # number of prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.pfBufferHit       168087                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.dcache.prefetcher.pfRemovedDemand         8094                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.dcache.prefetcher.pfSpanPage          7262                       # number of prefetches that crossed the page (Count)
system.cpu.dcache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2630302000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1003.215843                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               571826                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              77489                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               7.379447                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              168000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   112.480859                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::cpu.dcache.prefetcher   890.734984                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.109845                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.dcache.prefetcher     0.869858                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.979703                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1022          750                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.occupanciesTaskId::1024          274                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1022::0           82                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::1          661                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::2            7                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           48                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          224                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1022     0.732422                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.267578                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            1367693                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           1367693                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2630302000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   142017                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               1777224                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    458012                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                226558                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   4680                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               225950                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   721                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                2715484                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2267                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts             2657779                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches           240673                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts          234681                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts         428668                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            1.010446                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads        1221208                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites       1151725                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads        1024388                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites        506451                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads       2625402                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites      1245697                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs            663349                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads      1146336                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches             230180                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       2453855                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   10740                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  376                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2725                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                    126623                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  1003                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            2608491                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.063441                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.710222                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  1848835     70.88%     70.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                     6215      0.24%     71.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   120091      4.60%     75.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                     5822      0.22%     75.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   627528     24.06%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                4                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              2608491                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts               1495904                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.568719                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches             253465                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.096363                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles       146134                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst         125428                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            125428                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        125428                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           125428                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1195                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1195                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1195                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1195                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     58247999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     58247999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     58247999                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     58247999                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       126623                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        126623                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       126623                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       126623                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.009437                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.009437                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.009437                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.009437                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 48743.095397                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 48743.095397                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 48743.095397                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 48743.095397                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          334                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           16                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      20.875000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          555                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           555                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          555                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          555                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          640                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          640                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          640                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.icache.prefetcher         1398                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2038                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     35159999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     35159999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     35159999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.icache.prefetcher     79731713                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    114891712                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.005054                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.005054                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.005054                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.icache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.016095                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 54937.498437                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 54937.498437                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 54937.498437                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.icache.prefetcher 57032.698856                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 56374.736016                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1053                       # number of replacements (Count)
system.cpu.icache.HardPFReq.mshrMisses::cpu.icache.prefetcher         1398                       # number of HardPFReq MSHR misses (Count)
system.cpu.icache.HardPFReq.mshrMisses::total         1398                       # number of HardPFReq MSHR misses (Count)
system.cpu.icache.HardPFReq.mshrMissLatency::cpu.icache.prefetcher     79731713                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.icache.HardPFReq.mshrMissLatency::total     79731713                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.icache.HardPFReq.mshrMissRate::cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.icache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.icache.HardPFReq.avgMshrMissLatency::cpu.icache.prefetcher 57032.698856                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.icache.HardPFReq.avgMshrMissLatency::total 57032.698856                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.hits::cpu.inst       125428                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          125428                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1195                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1195                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     58247999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     58247999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       126623                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       126623                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.009437                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.009437                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 48743.095397                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 48743.095397                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          555                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          555                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          640                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          640                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     35159999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     35159999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.005054                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.005054                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 54937.498437                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 54937.498437                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2630302000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.prefetcher.demandMshrMisses          640                       # demands not covered by prefetchs (Count)
system.cpu.icache.prefetcher.pfIssued            1933                       # number of hwpf issued (Count)
system.cpu.icache.prefetcher.pfUnused             226                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.icache.prefetcher.pfUseful             574                       # number of useful prefetch (Count)
system.cpu.icache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.icache.prefetcher.accuracy        0.296948                       # accuracy of the prefetcher (Count)
system.cpu.icache.prefetcher.coverage        0.472817                       # coverage brought by this prefetcher (Count)
system.cpu.icache.prefetcher.pfHitInCache          382                       # number of prefetches hitting in cache (Count)
system.cpu.icache.prefetcher.pfHitInMSHR          153                       # number of prefetches hitting in a MSHR (Count)
system.cpu.icache.prefetcher.pfHitInWB              0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.icache.prefetcher.pfLate               535                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.icache.prefetcher.pfIdentified         2352                       # number of prefetch candidates identified (Count)
system.cpu.icache.prefetcher.pfBufferHit          180                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.icache.prefetcher.pfRemovedDemand           55                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.icache.prefetcher.pfSpanPage            38                       # number of prefetches that crossed the page (Count)
system.cpu.icache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2630302000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           924.011441                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               127465                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2037                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs              62.574865                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               80000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   294.103433                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.occupancies::cpu.icache.prefetcher   629.908008                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.287210                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::cpu.icache.prefetcher     0.615145                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.902355                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1022          666                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.occupanciesTaskId::1024          316                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1022::0          118                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1022::1          121                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1022::3          427                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::0           56                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           47                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          213                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1022     0.650391                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.308594                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses             255283                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses            255283                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2630302000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      4680                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                      24022                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   251019                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                2681664                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  236                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   236352                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  430924                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    64                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                         0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                   251222                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             41                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect            358                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         4355                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 4713                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                  2654594                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                 2640555                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   1769381                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   2412695                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.003898                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.733363                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                        1332                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   10124                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    4                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  41                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  17348                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    3                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    300                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             226228                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             25.988344                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            36.127842                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 109207     48.27%     48.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 4207      1.86%     50.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                37561     16.60%     66.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                20587      9.10%     75.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                17681      7.82%     83.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                19901      8.80%     92.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 6507      2.88%     95.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 1494      0.66%     95.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  613      0.27%     96.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  500      0.22%     96.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                578      0.26%     96.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                729      0.32%     97.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                817      0.36%     97.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               1005      0.44%     97.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                915      0.40%     98.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                797      0.35%     98.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                629      0.28%     98.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                493      0.22%     99.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                347      0.15%     99.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                222      0.10%     99.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                119      0.05%     99.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 88      0.04%     99.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 59      0.03%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 27      0.01%     99.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 19      0.01%     99.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 14      0.01%     99.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 14      0.01%     99.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                131      0.06%     99.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                217      0.10%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                208      0.09%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              542      0.24%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              579                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               226228                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  233042                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  428672                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       719                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                     12974                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2630302000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  127009                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       568                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2630302000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   2630302000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   4680                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   207537                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  924711                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles            724                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    617252                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                853587                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                2702532                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 79532                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.SQFullEvents                 745622                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             4953037                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     9520954                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  2688566                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   1032107                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               4740655                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   212373                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      53                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  39                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    595838                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          4868696                       # The number of ROB reads (Count)
system.cpu.rob.writes                         5387156                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  1390852                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    2573877                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    40                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp                77425                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty          99336                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict              65017                       # Transaction distribution (Count)
system.l2bus.transDist::HardPFReq               80834                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeReq                  2                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeResp                 2                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                2101                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp               2101                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq           77426                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         5125                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port       231447                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                   236572                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port       130176                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port      8184384                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                   8314560                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                            167672                       # Total snoops (Count)
system.l2bus.snoopTraffic                     3132608                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples              247390                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.089983                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.286243                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                    225135     91.00%     91.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                     22249      8.99%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         6      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 2                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                247390                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2630302000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy            307936793                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             6114996                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy           232471997                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests          157438                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests        77721                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops             22238                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops        22232                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            6                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst               203                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data               729                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.dcache.prefetcher          518                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.icache.prefetcher          157                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                 1607                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst              203                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data              729                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.dcache.prefetcher          518                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.icache.prefetcher          157                       # number of overall hits (Count)
system.l2cache.overallHits::total                1607                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             435                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data            9707                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.dcache.prefetcher        66535                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.icache.prefetcher         1240                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total              77917                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            435                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data           9707                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.dcache.prefetcher        66535                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.icache.prefetcher         1240                       # number of overall misses (Count)
system.l2cache.overallMisses::total             77917                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     30287935                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data    596917928                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.dcache.prefetcher   3886431807                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.icache.prefetcher     76842817                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total    4590480487                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     30287935                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data    596917928                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.dcache.prefetcher   3886431807                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.icache.prefetcher     76842817                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total   4590480487                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst           638                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data         10436                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.dcache.prefetcher        67053                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.icache.prefetcher         1397                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total            79524                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst          638                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data        10436                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.dcache.prefetcher        67053                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.icache.prefetcher         1397                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total           79524                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.681818                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.930146                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.dcache.prefetcher     0.992275                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.icache.prefetcher     0.887616                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.979792                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.681818                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.930146                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.dcache.prefetcher     0.992275                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.icache.prefetcher     0.887616                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.979792                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 69627.436782                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 61493.553930                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.dcache.prefetcher 58411.840490                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.icache.prefetcher 61970.013710                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 58915.005544                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 69627.436782                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 61493.553930                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.dcache.prefetcher 58411.840490                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.icache.prefetcher 61970.013710                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 58915.005544                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs          19865                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs           1094                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs         18.158135                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks           48944                       # number of writebacks (Count)
system.l2cache.writebacks::total                48944                       # number of writebacks (Count)
system.l2cache.demandMshrHits::cpu.inst             6                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::cpu.data          2332                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::cpu.dcache.prefetcher        60696                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::cpu.icache.prefetcher          262                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::total            63296                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.inst            6                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.data         2332                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.dcache.prefetcher        60696                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.icache.prefetcher          262                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::total           63296                       # number of overall MSHR hits (Count)
system.l2cache.demandMshrMisses::cpu.inst          429                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data         7375                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.dcache.prefetcher         5839                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.icache.prefetcher          978                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total          14621                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          429                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data         7375                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.dcache.prefetcher         5839                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.icache.prefetcher          978                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::l2cache.prefetcher        65320                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total         79941                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     29261935                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data    497335929                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.dcache.prefetcher    396639927                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.icache.prefetcher     62351068                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total    985588859                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     29261935                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data    497335929                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.dcache.prefetcher    396639927                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.icache.prefetcher     62351068                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::l2cache.prefetcher   4313868540                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total   5299457399                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.672414                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.706688                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.dcache.prefetcher     0.087080                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.icache.prefetcher     0.700072                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.183856                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.672414                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.706688                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.dcache.prefetcher     0.087080                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.icache.prefetcher     0.700072                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::l2cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     1.005244                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 68209.638695                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 67435.380203                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.dcache.prefetcher 67929.427470                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.icache.prefetcher 63753.648262                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 67409.127898                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 68209.638695                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 67435.380203                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 67929.427470                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.icache.prefetcher 63753.648262                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::l2cache.prefetcher 66042.078077                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 66292.107917                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                     86835                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks        10147                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total        10147                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.HardPFReq.mshrMisses::l2cache.prefetcher        65320                       # number of HardPFReq MSHR misses (Count)
system.l2cache.HardPFReq.mshrMisses::total        65320                       # number of HardPFReq MSHR misses (Count)
system.l2cache.HardPFReq.mshrMissLatency::l2cache.prefetcher   4313868540                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache.HardPFReq.mshrMissLatency::total   4313868540                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache.HardPFReq.mshrMissRate::l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache.HardPFReq.avgMshrMissLatency::l2cache.prefetcher 66042.078077                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache.HardPFReq.avgMshrMissLatency::total 66042.078077                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.hits::cpu.data           114                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total              114                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data         1987                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total           1987                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data    108899977                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total    108899977                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data         2101                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total         2101                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.945740                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.945740                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 54806.228988                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 54806.228988                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrHits::cpu.data          842                       # number of ReadExReq MSHR hits (Count)
system.l2cache.ReadExReq.mshrHits::total          842                       # number of ReadExReq MSHR hits (Count)
system.l2cache.ReadExReq.mshrMisses::cpu.data         1145                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total         1145                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data     87621977                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total     87621977                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.544979                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.544979                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 76525.744105                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 76525.744105                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst          203                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data          615                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.dcache.prefetcher          518                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.icache.prefetcher          157                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total         1493                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst          435                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data         7720                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.dcache.prefetcher        66535                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.icache.prefetcher         1240                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total        75930                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     30287935                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data    488017951                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.dcache.prefetcher   3886431807                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.icache.prefetcher     76842817                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total   4481580510                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst          638                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data         8335                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.dcache.prefetcher        67053                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.icache.prefetcher         1397                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total        77423                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.681818                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.926215                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.dcache.prefetcher     0.992275                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.icache.prefetcher     0.887616                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.980716                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 69627.436782                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 63214.760492                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.dcache.prefetcher 58411.840490                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.icache.prefetcher 61970.013710                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 59022.527460                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrHits::cpu.inst            6                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::cpu.data         1490                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::cpu.dcache.prefetcher        60696                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::cpu.icache.prefetcher          262                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::total        62454                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst          429                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data         6230                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.dcache.prefetcher         5839                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.icache.prefetcher          978                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total        13476                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     29261935                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data    409713952                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.dcache.prefetcher    396639927                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.icache.prefetcher     62351068                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total    897966882                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.672414                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.747451                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.dcache.prefetcher     0.087080                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.icache.prefetcher     0.700072                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.174057                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 68209.638695                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 65764.679294                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.dcache.prefetcher 67929.427470                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.icache.prefetcher 63753.648262                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 66634.526714                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.hits::cpu.data            2                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.hits::total               2                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.accesses::cpu.data            2                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.accesses::total            2                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.hits::writebacks        50392                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total        50392                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks        50392                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total        50392                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   2630302000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.prefetcher.demandMshrMisses        14621                       # demands not covered by prefetchs (Count)
system.l2cache.prefetcher.pfIssued              66921                       # number of hwpf issued (Count)
system.l2cache.prefetcher.pfUnused                709                       # number of HardPF blocks evicted w/o reference (Count)
system.l2cache.prefetcher.pfUseful               1110                       # number of useful prefetch (Count)
system.l2cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2cache.prefetcher.accuracy           0.016587                       # accuracy of the prefetcher (Count)
system.l2cache.prefetcher.coverage           0.070561                       # coverage brought by this prefetcher (Count)
system.l2cache.prefetcher.pfHitInCache           1599                       # number of prefetches hitting in cache (Count)
system.l2cache.prefetcher.pfHitInMSHR               2                       # number of prefetches hitting in a MSHR (Count)
system.l2cache.prefetcher.pfHitInWB                 0                       # number of prefetches hit in the Write Buffer (Count)
system.l2cache.prefetcher.pfLate                 1601                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2cache.prefetcher.pfIdentified         152200                       # number of prefetch candidates identified (Count)
system.l2cache.prefetcher.pfBufferHit           35895                       # number of redundant prefetches already in prefetch queue (Count)
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2cache.prefetcher.pfRemovedDemand        11180                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2cache.prefetcher.pfRemovedFull            60                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2cache.prefetcher.pfSpanPage             3634                       # number of prefetches that crossed the page (Count)
system.l2cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2630302000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             3956.162089                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                  148852                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                 90931                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  1.636977                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks   477.906324                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst    19.899985                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data   327.385523                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.dcache.prefetcher   214.247502                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.icache.prefetcher    47.563510                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::l2cache.prefetcher  2869.159244                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.116676                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.004858                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.079928                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.dcache.prefetcher     0.052307                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.icache.prefetcher     0.011612                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::l2cache.prefetcher     0.700478                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.965860                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1022         3270                       # Occupied blocks per task id (Count)
system.l2cache.tags.occupanciesTaskId::1024          826                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1022::0             293                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1022::1            1711                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1022::2            1266                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::0              87                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1             431                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2             308                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1022     0.798340                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.ratioOccsTaskId::1024     0.201660                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses                404999                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses               404999                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2630302000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples     48944.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples       429.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples      7369.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.dcache.prefetcher::samples      5847.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.icache.prefetcher::samples       978.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_l2cache.prefetcher::samples     65249.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000201074500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          3055                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          3055                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               197344                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               46016                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        79884                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       48944                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      79884                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     48944                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      12                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.76                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.25                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  79884                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                 48944                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    47389                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                    30435                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                     1925                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                      123                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       6                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      14                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     409                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    1082                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    2852                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    3162                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    3243                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    3310                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    3443                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    3701                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    3665                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    3441                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    3422                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    3311                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    3407                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    3440                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    3583                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    3408                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      29                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         3055                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       26.135843                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      21.657740                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      75.387019                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-127           3050     99.84%     99.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-255            1      0.03%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-383            1      0.03%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::384-511            1      0.03%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::640-767            1      0.03%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3968-4095            1      0.03%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           3055                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         3055                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.013093                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.012163                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.182284                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              3037     99.41%     99.41% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 3      0.10%     99.51% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                10      0.33%     99.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 3      0.10%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 2      0.07%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           3055                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                      768                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  5112576                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               3132416                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               1943722051.68836117                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               1190895950.35094833                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     2630282000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       20417.01                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        27456                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data       471616                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.dcache.prefetcher       374208                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.icache.prefetcher        62592                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::l2cache.prefetcher      4175936                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks      3130880                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 10438345.102577574551                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 179301084.058028310537                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.dcache.prefetcher 142268074.160305529833                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.icache.prefetcher 23796507.017064958811                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::l2cache.prefetcher 1587626059.669193744659                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 1190311986.988566160202                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          429                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data         7375                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.dcache.prefetcher         5851                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.icache.prefetcher          978                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::l2cache.prefetcher        65251                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks        48944                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     14743524                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data    251040667                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.dcache.prefetcher    191252374                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.icache.prefetcher     28020042                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::l2cache.prefetcher   2269224435                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks  63578621995                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     34367.19                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     34039.41                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.dcache.prefetcher     32687.13                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.icache.prefetcher     28650.35                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::l2cache.prefetcher     34776.85                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks   1299007.48                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        27456                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data       472000                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.dcache.prefetcher       374464                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.icache.prefetcher        62592                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::l2cache.prefetcher      4176000                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         5112512                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        27456                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        27456                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks      3132416                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      3132416                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           429                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data          7375                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.dcache.prefetcher         5851                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.icache.prefetcher          978                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::l2cache.prefetcher        65250                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            79883                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks        48944                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           48944                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        10438345                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       179447075                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.dcache.prefetcher    142365401                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.icache.prefetcher     23796507                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::l2cache.prefetcher   1587650391                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total         1943697720                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     10438345                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       10438345                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks   1190895950                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total        1190895950                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks   1190895950                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       10438345                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      179447075                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.dcache.prefetcher    142365401                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.icache.prefetcher     23796507                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::l2cache.prefetcher   1587650391                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        3134593670                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 79872                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                48920                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          5204                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          5127                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          4992                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          5089                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          4934                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          5080                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          5072                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          4915                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          4923                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          4806                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         4793                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         4898                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         4943                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         4932                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         4993                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         5171                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          3220                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          3118                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          3026                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          3013                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          3023                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          3165                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          3051                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          2971                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          2981                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          3025                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         2982                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         3118                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         3033                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         2986                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         3047                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         3161                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               1256681042                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              399360000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          2754281042                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 15733.69                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            34483.69                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                72203                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               39254                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             90.40                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            80.24                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        17323                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   475.631242                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   307.452062                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   368.258670                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         3626     20.93%     20.93% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         2946     17.01%     37.94% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         1787     10.32%     48.25% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         1511      8.72%     56.98% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         1187      6.85%     63.83% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          902      5.21%     69.04% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          897      5.18%     74.21% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         1399      8.08%     82.29% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151         3068     17.71%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        17323                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead            5111808                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten         3130880                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW              1943.430070                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW              1190.311987                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    24.48                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                15.18                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                9.30                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                86.54                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2630302000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         62924820                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         33422565                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       288548820                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      128344140                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 207133680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   1038216240                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    135748800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy     1894339065                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    720.198314                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    333063316                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     87620000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   2209618684                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         60847080                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         32318220                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       281737260                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      127018260                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 207133680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   1038241320                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    135727680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy     1883023500                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    715.896312                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    333799805                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     87620000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   2208882195                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   2630302000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               78737                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         48944                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             25870                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1145                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1145                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          78739                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port       234580                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total       234580                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  234580                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port      8244864                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total      8244864                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  8244864                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              79884                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    79884    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                79884                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2630302000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy           400157710                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy          419961610                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         154698                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        74816                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
