<style type='text/css'>/*<![CDATA[*/
div.rbtoc1759724901613 {padding: 0px;}
div.rbtoc1759724901613 ul {list-style: disc;margin-left: 0px;}
div.rbtoc1759724901613 li {margin-left: 0px;padding-left: 0px;}

/*]]>*/</style><div class='toc-macro rbtoc1759724901613'>
<ul class='toc-indentation'>
<li><a href='#nativeInterface-ACE_Lite_E-Overview'>Overview</a></li>
<li><a href='#nativeInterface-ACE_Lite_E-StimulusDescription'>Stimulus Description</a></li>
<li><a href='#nativeInterface-ACE_Lite_E-FunctionalCoverageandChecks'>Functional Coverage and Checks</a>
<ul class='toc-indentation'>
<li><a href='#nativeInterface-ACE_Lite_E-WriteChannelTransactions'>Write Channel Transactions</a>
<ul class='toc-indentation'>
<li><a href='#nativeInterface-ACE_Lite_E-Coherent'>Coherent</a>
<ul class='toc-indentation'>
<li><a href='#nativeInterface-ACE_Lite_E-AtomicStore'>AtomicStore</a></li>
<li><a href='#nativeInterface-ACE_Lite_E-AtomicLoad'>AtomicLoad</a></li>
<li><a href='#nativeInterface-ACE_Lite_E-AtomicSwap'>AtomicSwap</a></li>
<li><a href='#nativeInterface-ACE_Lite_E-AtomicCompare'>AtomicCompare</a></li>
<li><a href='#nativeInterface-ACE_Lite_E-StashOnceShared'>StashOnceShared</a></li>
<li><a href='#nativeInterface-ACE_Lite_E-StashOnceUnique'>StashOnceUnique</a></li>
<li><a href='#nativeInterface-ACE_Lite_E-WriteUniqueFullStash'>WriteUniqueFullStash</a></li>
<li><a href='#nativeInterface-ACE_Lite_E-WriteUniquePtlStash'>WriteUniquePtlStash</a></li>
</ul>
</li>
<li><a href='#nativeInterface-ACE_Lite_E-Non-Coherent'>Non-Coherent</a>
<ul class='toc-indentation'>
<li><a href='#nativeInterface-ACE_Lite_E-AtomicStore.1'>AtomicStore</a></li>
<li><a href='#nativeInterface-ACE_Lite_E-AtomicLoad.1'>AtomicLoad</a></li>
<li><a href='#nativeInterface-ACE_Lite_E-AtomicSwap.1'>AtomicSwap</a></li>
<li><a href='#nativeInterface-ACE_Lite_E-AtomicCompare.1'>AtomicCompare</a></li>
</ul>
</li>
</ul>
</li>
<li><a href='#nativeInterface-ACE_Lite_E-ReadChannelTransactions'>Read Channel Transactions</a>
<ul class='toc-indentation'>
<li><a href='#nativeInterface-ACE_Lite_E-CacheMaintenanceTxn'>Cache Maintenance Txn</a>
<ul class='toc-indentation'>
<li><a href='#nativeInterface-ACE_Lite_E-Coherent.1'>Coherent</a>
<ul class='toc-indentation'>
<li><a href='#nativeInterface-ACE_Lite_E-CleanSharedPersist'>CleanSharedPersist</a></li>
<li><a href='#nativeInterface-ACE_Lite_E-RdonceCleanInvalid'>RdonceCleanInvalid</a></li>
<li><a href='#nativeInterface-ACE_Lite_E-RdonceMakeInvalid'>RdonceMakeInvalid</a></li>
</ul>
</li>
<li><a href='#nativeInterface-ACE_Lite_E-NonCoherent'>NonCoherent</a>
<ul class='toc-indentation'>
<li><a href='#nativeInterface-ACE_Lite_E-CleanSharedPersist.1'>CleanSharedPersist</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
<li><a href='#nativeInterface-ACE_Lite_E-ReadRespChannel'>Read Resp Channel</a></li>
<li><a href='#nativeInterface-ACE_Lite_E-WriteRespChannel'>Write Resp Channel</a></li>
</ul>
</li>
<li><a href='#nativeInterface-ACE_Lite_E-DirectedTestcase'>Directed Testcase</a></li>
<li><a href='#nativeInterface-ACE_Lite_E-Configs'>Configs</a></li>
</ul>
</div><h1 id="nativeInterface-ACE_Lite_E-Overview">Overview</h1><p>ACE-Lite-E is actually ACE5-Lite that extends the capabilities of the ACE-Lite protocol. Properties are used to describe new capablity like Atomic_Transactions, Cache_Stash_Transactions, DeAllocation_Transactions, Persist_CMO.</p><p><strong>Reference Documents Location/Links: </strong>​</p><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs?preview=/16160456/20414546/Ncore%20Supplemental%20Architecture%20Specification.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs?preview=/16160456/20414546/Ncore%20Supplemental%20Architecture%20Specification.pdf</a></p><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%203.4%20Supplemental%20Architecture%20Specification.pdf?version=2&amp;modificationDate=1677813553692&amp;cacheVersion=1&amp;api=v2" rel="nofollow">Ncore 3.4 Supplemental Architecture Specification.pdf</a> Rev: 0.87, March 2, 2023</p><p><a class="external-link" data-card-appearance="inline" href="https://developer.arm.com/documentation/ihi0022/hc/?lang=en" rel="nofollow">https://developer.arm.com/documentation/ihi0022/hc/?lang=en</a>  AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p class="media-group"><a href="/wiki/spaces/ENGR/pages/109641770/nativeInterface+-+ACE_Lite_E?preview=%2F109641770%2F239501441%2FIHI0022H_c_amba_axi_protocol_spec.pdf"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-pdf.png'); width: 333px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">IHI0022H_c_amba_axi_prot…</span></a></p><h1 id="nativeInterface-ACE_Lite_E-StimulusDescription">Stimulus Description</h1><p> </p><div class="table-wrap"><table data-layout="full-width" data-local-id="9c61e472-66b5-481c-8d62-5e0c396650c5" class="confluenceTable"><colgroup><col style="width: 126.0px;"/><col style="width: 327.0px;"/><col style="width: 263.0px;"/><col style="width: 224.0px;"/><col style="width: 116.0px;"/><col style="width: 94.0px;"/><col style="width: 85.0px;"/><col style="width: 91.0px;"/><col style="width: 107.0px;"/><col style="width: 71.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Name of the field</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Constraint</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash-Tag</strong></p></th><th class="confluenceTh"><p><strong>TB Location</strong></p></th><th class="confluenceTh"><p><strong>Priority</strong></p></th><th class="confluenceTh"><p><strong>Implemented</strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>axaddr</p></td><td class="confluenceTd"><p>addr will be covered in the following distinct bins-</p><ol start="1"><li><p>cache-aligned (ex. for 64B cacheline-size, addr[5:0]=0)</p></li><li><p>cache-unaligned &amp;&amp; burst-size aligned</p></li></ol><p>(ex. for 64B cacheline and 16B bus-size, addr[5:4]!=0 &amp;&amp; addr[3:0]==0</p><ol start="1"><li><p>cache-unaligned &amp;&amp; burst-size unaligned</p></li></ol><p>(ex. for 64B cacheline and 16B bus-size, addr[5:4]!=0 and addr[3:0]!=0)</p><p> </p></td><td class="confluenceTd"><p>randomized in address_manager based on address regions:</p><p><u>coherent addr</u></p><p>addr_mgr.get_coh_addr</p><p> </p><p><u>non-coherent dmi addr</u></p><p>addr_mgr.get_noncoh_addr</p><p> </p><p><u>IO coherent/DII addr</u></p><p>addr_mgr.get_iocoh_addr</p><p> </p><p>For WRAP burst: The start address must be aligned to the size of each transfer.</p><p>For INCR burst: Completely unaligned start address possible</p><p>For EXCLUSIVE ops- address must be aligned to total number of bytes in the transaction.</p><p>ex. for a 128B exclusive, addr[6:0]==0.</p><p>EXCLUSIVE ops are always non-coherent RDNOSNP, WRNOSNP (ie axdomain inside {non-shareable, system_shareable}</p><p>For ATOMIC ops, ATMSTR, ATMLD, ATMSWP- address must be aligned to data-size, ie aligned to axsize.</p><p>ATMCMP - address must be aligned to axsize/2</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>A3.4.1 Address structure</p><p>A7.2 Exclusive accesses</p><p>A7.2.4 Exclusive access restrictions</p><p /><p /><p /></td><td class="confluenceTd"><p>#Stimulus.IOAIU.axaddr</p></td><td class="confluenceTd"><p>addr_mgr.svh</p><p>axi_txn.sv</p><p>axi_seq.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>axlen</p></td><td class="confluenceTd"><p>Burst-Length indicates number of data transfers or beats</p><p>Burst_Length = axlen + 1</p></td><td class="confluenceTd"><p>For INCR: 0-255</p><p>For WRAP: 1,3,7,15</p><p>For EXCLUSIVE ops - axlen &lt;= 15</p><p>For ATOMIC ops, ATMLD, ATMST, ATMSWP, Outbound data value size: 1, 2, 4, 8 byte</p><p>So, axlen == 0</p><p>For ATMCMP - Outbound data size: 2, 4, 8, 16, 32 byte</p><p>8B bus-width, axlen inside {0, 1, 3}</p><p>16B bus-width, axlen inside {0, 1}</p><p>32B bus-width, axlen inside {0}</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>A3.4.1 Address structure- Burst length</p><p>A7.2 Exclusive accesses</p><p>A7.2.4 Exclusive access restrictions</p><p>E1.1.3 Atomic transactions attributes</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.axlen</p></td><td class="confluenceTd"><p>axi_txn.sv</p><p>axi_seq.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>axsize</p></td><td class="confluenceTd"><p>The maximum number of bytes to transfer in each data transfer, or beat</p></td><td class="confluenceTd"><p>The size of any transfer must not exceed the data bus width of either agent in the transaction</p><p>if axlen=0, narrow transfers are possible. arsize=0,1,2...log2(bus-wdth)</p><p>if axlen&gt;0, wide transfers, entire bus width should be utilized for the transfer</p><p>arsize=log2(bus-width)</p><p>Narrow bursts are limited to only a single beat</p><p>For EXCLUSIVE ops, following should hold true:</p><p>(2 ** axsize) x axlen &lt;= 128B</p><p>For ATOMIC ops, ATMLD, ATMST,</p><p>ATMSWP, Outbound data value size: 1, 2, 4, 8 byte</p><p>So, arsize == 0, 1, 2, 3</p><p>For ATMCMP - Outbound data size: 2, 4, 8, 16, 32 byte</p><p>So, arsize == 1, 2, 3, 4, 5</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>A3.4.1 Address structure-Burst size</p><p>A7.2 Exclusive accesses</p><p>A7.2.4 Exclusive access restrictions</p><p>E1.1.3 Atomic transactions attributes</p><p>E1.1.5 Request attributes for Atomic transactions</p><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%203.4%20Supplemental%20Architecture%20Specification.pdf?version=2&amp;modificationDate=1677813553692&amp;cacheVersion=1&amp;api=v2" rel="nofollow">Ncore 3.4 Supplemental Architecture Specification.pdf</a> Rev: 0.87, March 2, 2023</p><p>1.2 Burst limitations</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.axsize</p></td><td class="confluenceTd"><p>axi_txn.sv</p><p>axi_seq.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>axburst</p></td><td class="confluenceTd"><p>burst_type defines how the address for each transfer in a burst changes with respect to previous transfer</p></td><td class="confluenceTd"><p>INCR, WRAP</p><p>burst must not cross 4K boundary</p><p>FIXED burst_type is not supported</p><p>For ATOMIC ops, ATMLD, ATMST,</p><p>ATMSWP, burst_type must be INCR</p><p>For ATMCMP transactions where the address of the transaction is aligned to the total size of the outgoing data (indicating the Compare value is sent first, followed by the Swap value) the burst type must be INCR.<br/>For ATMCMP transactions where the address of the transaction is not aligned to the total size of the outgoing data (indicating the Swap value is sent first, followed by the Compare value) the burst type must be WRAP.</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>A3.4.1 Address structure-Burst type</p><p>E1.1.3 Atomic transactions attributes</p><p>E1.1.5 Request attributes for Atomic transactions</p><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%203.4%20Supplemental%20Architecture%20Specification.pdf?version=2&amp;modificationDate=1677813553692&amp;cacheVersion=1&amp;api=v2" rel="nofollow">Ncore 3.4 Supplemental Architecture Specification.pdf</a> Rev: 0.87, March 2, 2023</p><p>1.2 Burst limitations</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.axburst</p></td><td class="confluenceTd"><p>axi_txn.sv</p><p>axi_seq.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>axsnoop</p></td><td class="confluenceTd"><p>Indicates the transaction type for sharable read/write transactions</p></td><td class="confluenceTd"><p>cmdtype inside {RDNOSNP, RDONCE, CLNSHRD, CLNSHRDPER, CLNINVLD, MKINVLD, WRNOSNP, WRUNQ, WRLNUNQ. WRUNQPTLSTASH, WRUNQFULLSTASH, STASHONCESHARED, STASHONCEUNIQUE}</p><p>For ATM transactions, AWSNOOP is set to 0</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>E1.1.5 Request attributes for Atomic transactions</p><p>E1.2.1 Stash transaction types</p><p>Table D3-3 AxCACHE and AxDOMAIN signal combinations</p><p>Table E1-4 Permitted Stash transaction write address control signal combinations</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.axsnoop</p></td><td class="confluenceTd"><p>axi_txn.sv</p><p>axi_seq.sv</p></td><td class="confluenceTd"><p> High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>awatop</p></td><td class="confluenceTd"><p>This signal is added to ACE-Lite-E interface to support atomic transactions</p></td><td class="confluenceTd"><p /><span class="confluence-embedded-file-wrapper image-center-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-center" width="204" src="https://arterisip.atlassian.net/wiki/download/attachments/109641770/image-20221228-151025.png?api=v2"></span><p>Below table applies to ATMLD/ATMST</p><span class="confluence-embedded-file-wrapper image-center-wrapper"><img class="confluence-embedded-image image-center" src="https://arterisip.atlassian.net/wiki/download/attachments/109641770/image-20221228-162613.png?api=v2"></span><p /></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>E1.1.6 Atomic transaction signaling</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>axdomain</p></td><td class="confluenceTd"><p>The interconnect component uses shareability information to determine what other Manager components must be snooped to complete the transaction.</p></td><td class="confluenceTd"><p>Coherent transactions: axdomain inside {0b01, 0b10}</p><p>For non-coherent transactions axdomain inside {0b00, 0b11}</p><p>(cmdtype == RDNOSNP) → ardomain inside {0b00, 0b11}</p><p>(cmdtype == RDONCE) → ardomain inside {0b10, 0b01}</p><p>(cmdtype inside {CLNSHRD, CLNINV, MKINV}) → ardomain inside {0b00, 0b10, 0b01}</p><p>ATM transactions, permitted to use all legal combinations of AWCACHE and AWDOMAIN, as shown in Table C3-3, AxCACHE and AxDOMAIN signal combinations.</p><p>Ncore 3.x supports only cacheable coherent and non-coherent atomics to normal memory connected below a DMI. Ncore<br/>does not support atomic transactions to non-cacheable device memory or cacheable normal memory below a DII.</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table D3-3 AxCACHE and AxDOMAIN signal combinations</p><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%203.4%20Supplemental%20Architecture%20Specification.pdf?version=2&amp;modificationDate=1677813553692&amp;cacheVersion=1&amp;api=v2" rel="nofollow">Ncore 3.4 Supplemental Architecture Specification.pdf</a> Rev: 0.87, March 2, 2023</p><p>1.2 Burst limitations</p><p /><p /><p /></td><td class="confluenceTd"><p>#Stimulus.IOAIU.axdomain</p></td><td class="confluenceTd"><p>axi_txn.sv</p><p>axi_seq.sv</p></td><td class="confluenceTd"><p> High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>axcache</p></td><td class="confluenceTd"><p>axcache values define the memory attribute signalling</p><p>0 - Bufferable</p><p>1 - Modifiable</p><p>2 - Read Allocate</p><p>3 - Write Allocate</p></td><td class="confluenceTd"><p>all values from Table A4-5 Memory type encoding</p><p> </p><p>For EXCLUSIVE ops-</p><ol start="1"><li><p>The value of the AxCACHE signals must guarantee that the slave that is monitoring the exclusive access sees the transaction. For example, an exclusive access must not have an AxCACHE value that indicates that the transaction is Cacheable, i.e AxCACHE[3:2] = 'b00</p></li><li><p>If there is a buffer or cache which might respond to an exclusive access before it reaches the monitor, then the exclusive access must be Non-bufferable  i.e AxCACHE[0]=0</p></li></ol><p>ATM transactions, permitted to use all legal combinations of AWCACHE and AWDOMAIN, as shown in Table C3-3, AxCACHE and AxDOMAIN signal combinations.</p><p>Ncore 3.x supports only cacheable coherent and non-coherent atomics to normal memory connected below a DMI. Ncore<br/>does not support atomic transactions to non-cacheable device memory or cacheable normal memory below a DII.</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table A4-5 Memory type encoding</p><p>Table D3-3 AxCACHE and AxDOMAIN signal combinations</p><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%203.4%20Supplemental%20Architecture%20Specification.pdf?version=2&amp;modificationDate=1677813553692&amp;cacheVersion=1&amp;api=v2" rel="nofollow">Ncore 3.4 Supplemental Architecture Specification.pdf</a> Rev: 0.87, March 2, 2023</p><p>1.2 Burst limitations</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.axcache</p></td><td class="confluenceTd"><p>axi_txn.sv</p><p>axi_seq.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>axid</p></td><td class="confluenceTd"><p>transaction ID</p></td><td class="confluenceTd"><p>axid_collision: all transactions issued with same axid</p><p>Check that if axid_collision is set, all transactions are issued with same axid</p><p>Atomic transactions must not use AXI ID values that are used by non-atomic transactions which are outstanding at the same time. This applies to transactions on either the AR or AW channel. This ensures that there are no ordering constraints between atomic transactions and non-atomic transactions.<br/>Atomic transactions and non-atomic transactions can use the same AXI ID value, provided one transaction has fully completed before the other is issued.<br/>Multiple atomic transactions that are outstanding at the same time must not use the same AXI ID value.</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>A4.8 Legacy considerations</p><p>In AXI4, all Device transactions using the same ID to the same Subordinate must be ordered with respect to each other.</p><p>E1.1.4 ID use for Atomic transactions</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.axid_collision</p><p>#Check.IOAIU.axid_collision</p></td><td class="confluenceTd"><p>axi_txn.sv</p><p>axi_seq.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>axlock</p></td><td class="confluenceTd"><span class="confluence-embedded-file-wrapper image-center-wrapper"><img class="confluence-embedded-image image-center" src="https://arterisip.atlassian.net/wiki/download/attachments/109641770/image-20221021-195116.png?api=v2"></span><p> </p></td><td class="confluenceTd"><p>randomize both values with the following distribution-</p><p>0: 90%</p><p>1: 10%</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>A7.3 Locked accesses<br/>AXI4 does not support locked transactions.</p><p>E1.1.5 Request attributes for Atomic transactions</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.axlock</p></td><td class="confluenceTd"><p>axi_txn.sv</p><p>axi_seq.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>axprot</p></td><td class="confluenceTd"><p> </p><span class="confluence-embedded-file-wrapper image-center-wrapper"><img class="confluence-embedded-image image-center" src="https://arterisip.atlassian.net/wiki/download/attachments/109641770/protection_encoding.JPG?api=v2"></span></td><td class="confluenceTd"><p>completely randomize axprot[2:0]</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>A4.7 Access permissions</p><p>Table A4-6 Protection encoding</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.axprot</p></td><td class="confluenceTd"><p>axi_txn.sv</p><p>axi_seq.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>axqos</p></td><td class="confluenceTd"><p>AxQOS is used as a priority indicator for the associated write or read transaction. A higher value indicates a higher priority transaction.</p></td><td class="confluenceTd"><p>randomize to the following values by default (on config with fnQosEnable=1)</p><p>0b0000 - 5% (interface does not participate in any qos scheme)</p><p>0b0000 - 0b1111 - 95%</p><p>user can specify a deterministic value.</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>A8.1.1 QoS interface signals</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.axqos</p></td><td class="confluenceTd"><p>axi_txn.sv</p><p>axi_seq.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>axregion</p></td><td class="confluenceTd"><p>Ncore does not get this signal, since wRegion is always set to 0</p></td><td class="confluenceTd"><p>completely randomize with no constraints</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>A8.2 Multiple region signaling</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.axregion</p></td><td class="confluenceTd"><p>axi_txn.sv</p><p>axi_seq.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>axuser</p></td><td class="confluenceTd"><p>The user signals can be used to<br/>augment information to a transaction</p></td><td class="confluenceTd"><p>completely randomize with no constraints</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>A8.3 User-defined signaling</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.axuser</p></td><td class="confluenceTd"><p>axi_txn.sv</p><p>axi_seq.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr></tbody></table></div><p /><h1 id="nativeInterface-ACE_Lite_E-FunctionalCoverageandChecks">Functional Coverage and Checks</h1><h2 id="nativeInterface-ACE_Lite_E-WriteChannelTransactions">Write Channel Transactions</h2><p>Refer to - <a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/67928141/ACE-Lite#Write-Channel-Transactions" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/67928141/ACE-Lite#Write-Channel-Transactions</a> . All of them apply to ACE-Lite-E as well. </p><h3 id="nativeInterface-ACE_Lite_E-Coherent">Coherent</h3><h4 id="nativeInterface-ACE_Lite_E-AtomicStore">AtomicStore</h4><div class="table-wrap"><table data-layout="full-width" data-local-id="f78f1463-79d6-4559-a762-ec174518da2c" class="confluenceTable"><colgroup><col style="width: 218.0px;"/><col style="width: 140.0px;"/><col style="width: 278.0px;"/><col style="width: 166.0px;"/><col style="width: 156.0px;"/><col style="width: 91.0px;"/><col style="width: 133.0px;"/><col style="width: 148.0px;"/><col style="width: 314.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Description</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>TB Location</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Priority </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Implemented </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>coherent normal,Write through write allocate</p></td><td rowspan="5" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table A4-5 Memory type encoding</p><p>Table D3-3 AxCACHE and AxDOMAIN signal combinations</p><p>E1.1.5 Request attributes for Atomic transactions</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain iff (awcache == 'b1010  &amp;&amp; awdomain inside {00, 11} &amp;&amp; awsnoop == 'b0000 &amp;&amp; awlock == 0 &amp;&amp; awatop[5:4]=='b01 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsAtomics.ww_wtwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write through read &amp; write allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain iff (awcache == 'b1110  &amp;&amp; awdomain inside {00, 11} &amp;&amp; awsnoop == 'b0000 &amp;&amp; awlock == 0 &amp;&amp; awatop[5:4]=='b01 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsAtomics.ww_wtrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write back no allocate / read allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain iff (awcache == 'b0111  &amp;&amp; awdomain inside {00, 11} &amp;&amp; awsnoop == 'b0000 &amp;&amp; awlock == 0 &amp;&amp; awatop[5:4]=='b01 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsAtomics.ww_wbralloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal,Write back write allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain iff (awcache == 'b1011  &amp;&amp; awdomain inside {00, 11} &amp;&amp; awsnoop == 'b0000 &amp;&amp; awlock == 0 &amp;&amp; awatop[5:4]=='b01 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsAtomics.ww_wbwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write back read and write allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain iff (awcache == 'b1111  &amp;&amp; awdomain inside {00, 11} &amp;&amp; awsnoop == 'b0000 &amp;&amp; awlock == 0 &amp;&amp; awatop[5:4]=='b01 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsAtomics.ww_wbrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h4 id="nativeInterface-ACE_Lite_E-AtomicLoad">AtomicLoad</h4><div class="table-wrap"><table data-layout="full-width" data-local-id="9d554b2f-b889-4a27-8145-81318ffc2a92" class="confluenceTable"><colgroup><col style="width: 218.0px;"/><col style="width: 140.0px;"/><col style="width: 278.0px;"/><col style="width: 166.0px;"/><col style="width: 150.0px;"/><col style="width: 106.0px;"/><col style="width: 134.0px;"/><col style="width: 138.0px;"/><col style="width: 314.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Description</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>TB Location</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Priority </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Implemented </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>coherent normal,Write through write allocate</p></td><td rowspan="5" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table A4-5 Memory type encoding</p><p>Table D3-3 AxCACHE and AxDOMAIN signal combinations</p><p>E1.1.5 Request attributes for Atomic transactions</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain iff (awcache == 'b1010  &amp;&amp; awdomain inside {00, 11} &amp;&amp; awsnoop == 'b0000 &amp;&amp; awlock == 0 &amp;&amp; awatop[5:4]=='b10 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsAtomics.ww_wtwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write through read &amp; write allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain iff (awcache == 'b1110  &amp;&amp; awdomain inside {00, 11} &amp;&amp; awsnoop == 'b0000 &amp;&amp; awlock == 0 &amp;&amp; awatop[5:4]=='b10 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsAtomics.ww_wtrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write back no allocate / read allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain iff (awcache == 'b0111  &amp;&amp; awdomain inside {00, 11} &amp;&amp; awsnoop == 'b0000 &amp;&amp; awlock == 0 &amp;&amp; awatop[5:4]=='b10 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsAtomics.ww_wbralloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal,Write back write allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain iff (awcache == 'b1011  &amp;&amp; awdomain inside {00, 11} &amp;&amp; awsnoop == 'b0000 &amp;&amp; awlock == 0 &amp;&amp; awatop[5:4]=='b10 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsAtomics.ww_wbwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write back read and write allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain iff (awcache == 'b1111  &amp;&amp; awdomain inside {00, 11} &amp;&amp; awsnoop == 'b0000 &amp;&amp; awlock == 0 &amp;&amp; awatop[5:4]=='b10 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsAtomics.ww_wbrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h4 id="nativeInterface-ACE_Lite_E-AtomicSwap">AtomicSwap</h4><div class="table-wrap"><table data-layout="full-width" data-local-id="776fd82b-8b25-4fd2-afe1-2aa939518654" class="confluenceTable"><colgroup><col style="width: 218.0px;"/><col style="width: 140.0px;"/><col style="width: 278.0px;"/><col style="width: 166.0px;"/><col style="width: 129.0px;"/><col style="width: 75.0px;"/><col style="width: 120.0px;"/><col style="width: 204.0px;"/><col style="width: 314.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Description</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>TB Location</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Priority </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Implemented </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>coherent normal,Write through write allocate</p></td><td rowspan="5" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table A4-5 Memory type encoding</p><p>Table D3-3 AxCACHE and AxDOMAIN signal combinations</p><p>E1.1.5 Request attributes for Atomic transactions</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain iff (awcache == 'b1010  &amp;&amp; awdomain inside {00, 11} &amp;&amp; awsnoop == 'b0000 &amp;&amp; awlock == 0 &amp;&amp; awatop== 6'b110000 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsAtomics.ww_wtwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write through read &amp; write allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain iff (awcache == 'b1110  &amp;&amp; awdomain inside {00, 11} &amp;&amp; awsnoop == 'b0000 &amp;&amp; awlock == 0 &amp;&amp; awatop== 6'b110000 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsAtomics.ww_wtrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write back no allocate / read allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain iff (awcache == 'b0111  &amp;&amp; awdomain inside {00, 11} &amp;&amp; awsnoop == 'b0000 &amp;&amp; awlock == 0 &amp;&amp; awatop== 6'b110000 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsAtomics.ww_wbralloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal,Write back write allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain iff (awcache == 'b1011  &amp;&amp; awdomain inside {00, 11} &amp;&amp; awsnoop == 'b0000 &amp;&amp; awlock == 0 &amp;&amp; awatop== 6'b110000 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsAtomics.ww_wbwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write back read and write allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain iff (awcache == 'b1111  &amp;&amp; awdomain inside {00, 11} &amp;&amp; awsnoop == 'b0000 &amp;&amp; awlock == 0 &amp;&amp; awatop== 6'b110000 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsAtomics.ww_wbrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h4 id="nativeInterface-ACE_Lite_E-AtomicCompare">AtomicCompare</h4><div class="table-wrap"><table data-layout="full-width" data-local-id="769e8d42-d418-4ad1-8804-8a2f122d67df" class="confluenceTable"><colgroup><col style="width: 218.0px;"/><col style="width: 140.0px;"/><col style="width: 278.0px;"/><col style="width: 166.0px;"/><col style="width: 129.0px;"/><col style="width: 75.0px;"/><col style="width: 120.0px;"/><col style="width: 204.0px;"/><col style="width: 314.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Description</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>TB Location</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Priority </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Implemented </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>coherent normal,Write through write allocate</p></td><td rowspan="5" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table A4-5 Memory type encoding</p><p>Table D3-3 AxCACHE and AxDOMAIN signal combinations</p><p>E1.1.5 Request attributes for Atomic transactions</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain iff (awcache == 'b1010  &amp;&amp; awdomain inside {00, 11} &amp;&amp; awsnoop == 'b0000 &amp;&amp; awlock == 0 &amp;&amp; awatop== 6'b110000 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsAtomics.ww_wtwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write through read &amp; write allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain iff (awcache == 'b1110  &amp;&amp; awdomain inside {00, 11} &amp;&amp; awsnoop == 'b0000 &amp;&amp; awlock == 0 &amp;&amp; awatop== 6'b110000 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsAtomics.ww_wtrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write back no allocate / read allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain iff (awcache == 'b0111  &amp;&amp; awdomain inside {00, 11} &amp;&amp; awsnoop == 'b0000 &amp;&amp; awlock == 0 &amp;&amp; awatop== 6'b110000 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsAtomics.ww_wbralloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal,Write back write allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain iff (awcache == 'b1011  &amp;&amp; awdomain inside {00, 11} &amp;&amp; awsnoop == 'b0000 &amp;&amp; awlock == 0 &amp;&amp; awatop== 6'b110000 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsAtomics.ww_wbwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write back read and write allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain iff (awcache == 'b1111  &amp;&amp; awdomain inside {00, 11} &amp;&amp; awsnoop == 'b0000 &amp;&amp; awlock == 0 &amp;&amp; awatop== 6'b110000 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsAtomics.ww_wbrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h4 id="nativeInterface-ACE_Lite_E-StashOnceShared">StashOnceShared</h4><div class="table-wrap"><table data-layout="full-width" data-local-id="5903b876-de2c-4612-93b2-86c0605e35be" class="confluenceTable"><colgroup><col style="width: 218.0px;"/><col style="width: 140.0px;"/><col style="width: 278.0px;"/><col style="width: 166.0px;"/><col style="width: 129.0px;"/><col style="width: 75.0px;"/><col style="width: 120.0px;"/><col style="width: 204.0px;"/><col style="width: 314.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Description</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>TB Location</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Priority </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Implemented </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>coherent normal, non-cacheable, non-bufferable</p></td><td rowspan="7" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>E1.2.2 Stash transaction signaling</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain iff (awcache == 'b0010  &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 'b1100 &amp;&amp; awlock == 0 &amp;&amp; ((awlen+1) * (2**awsize) == SYS_nSysCacheline))</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsStash.ncnornonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Non-cacheable, Bufferable</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain iff (awcache == 'b0011  &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 'b1100 &amp;&amp; awlock == 0 &amp;&amp; ((awlen+1) * (2**awsize) == SYS_nSysCacheline))</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsStash.norncbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal,Write through write allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain iff (awcache == 'b1010  &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 'b1100 &amp;&amp; awlock == 0 &amp;&amp; ((awlen+1) * (2**awsize) == SYS_nSysCacheline))</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsStash.wtwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write through read &amp; write allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain iff (awcache == 'b1110  &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 'b1100 &amp;&amp; awlock == 0 &amp;&amp; ((awlen+1) * (2**awsize) == SYS_nSysCacheline))</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsStash.wtrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write back no allocate / read allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain iff (awcache == 'b0111  &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 'b1100 &amp;&amp; awlock == 0 &amp;&amp; ((awlen+1) * (2**awsize) == SYS_nSysCacheline))</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsStash.wbralloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal,Write back write allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain iff (awcache == 'b1011  &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 'b1100 &amp;&amp; awlock == 0 &amp;&amp; ((awlen+1) * (2**awsize) == SYS_nSysCacheline))</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsStash.wbwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write back read and write allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain iff (awcache == 'b1111  &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 'b1100 &amp;&amp; awlock == 0 &amp;&amp; ((awlen+1) * (2**awsize) == SYS_nSysCacheline))</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsStash.wbrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h4 id="nativeInterface-ACE_Lite_E-StashOnceUnique">StashOnceUnique</h4><div class="table-wrap"><table data-layout="full-width" data-local-id="043f14c4-a871-40e3-9ca1-422bc9089b70" class="confluenceTable"><colgroup><col style="width: 218.0px;"/><col style="width: 140.0px;"/><col style="width: 278.0px;"/><col style="width: 166.0px;"/><col style="width: 129.0px;"/><col style="width: 75.0px;"/><col style="width: 120.0px;"/><col style="width: 204.0px;"/><col style="width: 314.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Description</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>TB Location</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Priority </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Implemented </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>coherent normal, non-cacheable, non-bufferable</p></td><td rowspan="7" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>E1.2.2 Stash transaction signaling</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain iff (awcache == 'b0010  &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 'b1101 &amp;&amp; awlock == 0 &amp;&amp; ((awlen+1) * (2**awsize) == SYS_nSysCacheline))</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsStash.ncnornonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Non-cacheable, Bufferable</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain iff (awcache == 'b0011  &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop =='b1101 &amp;&amp; awlock == 0 &amp;&amp; ((awlen+1) * (2**awsize) == SYS_nSysCacheline))</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsStash.norncbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal,Write through write allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain iff (awcache == 'b1010  &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 'b1101 &amp;&amp; awlock == 0 &amp;&amp; ((awlen+1) * (2**awsize) == SYS_nSysCacheline))</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsStash.wtwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write through read &amp; write allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain iff (awcache == 'b1110  &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 'b1101 &amp;&amp; awlock == 0 &amp;&amp; ((awlen+1) * (2**awsize) == SYS_nSysCacheline))</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsStash.wtrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write back no allocate / read allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain iff (awcache == 'b0111  &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 'b1101 &amp;&amp; awlock == 0 &amp;&amp; ((awlen+1) * (2**awsize) == SYS_nSysCacheline))</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsStash.wbralloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal,Write back write allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain iff (awcache == 'b1011  &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 'b1101 &amp;&amp; awlock == 0 &amp;&amp; ((awlen+1) * (2**awsize) == SYS_nSysCacheline))</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsStash.wbwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write back read and write allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain iff (awcache == 'b1111  &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 'b1101 &amp;&amp; awlock == 0 &amp;&amp; ((awlen+1) * (2**awsize) == SYS_nSysCacheline))</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsStash.wbrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h4 id="nativeInterface-ACE_Lite_E-WriteUniqueFullStash">WriteUniqueFullStash</h4><div class="table-wrap"><table data-layout="full-width" data-local-id="b73840cb-ef1c-4f16-ae4b-ab5a423779bc" class="confluenceTable"><colgroup><col style="width: 218.0px;"/><col style="width: 140.0px;"/><col style="width: 278.0px;"/><col style="width: 166.0px;"/><col style="width: 129.0px;"/><col style="width: 75.0px;"/><col style="width: 120.0px;"/><col style="width: 204.0px;"/><col style="width: 314.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Description</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>TB Location</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Priority </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Implemented </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>coherent normal, non-cacheable, non-bufferable</p></td><td rowspan="7" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>E1.2.2 Stash transaction signaling</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain ,burst_type iff (awcache == 'b0010  &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 'b1001 &amp;&amp; awlock == 0 &amp;&amp; ((awlen+1) * (2**awsize) == SYS_nSysCacheline))</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsStash.ncnornonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Non-cacheable, Bufferable</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain ,burst_type iff (awcache == 'b0011  &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop =='b1001 &amp;&amp; awlock == 0 &amp;&amp; ((awlen+1) * (2**awsize) == SYS_nSysCacheline))</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsStash.norncbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal,Write through write allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain ,burst_type iff (awcache == 'b1010  &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 'b1001 &amp;&amp; awlock == 0 &amp;&amp; ((awlen+1) * (2**awsize) == SYS_nSysCacheline))</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsStash.wtwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write through read &amp; write allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain ,burst_type iff (awcache == 'b1110  &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 'b1001 &amp;&amp; awlock == 0 &amp;&amp; ((awlen+1) * (2**awsize) == SYS_nSysCacheline))</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsStash.wtrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write back no allocate / read allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain ,burst_type iff (awcache == 'b0111  &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 'b1001 &amp;&amp; awlock == 0 &amp;&amp; ((awlen+1) * (2**awsize) == SYS_nSysCacheline))</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsStash.wbralloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal,Write back write allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain ,burst_type iff (awcache == 'b1011  &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 'b1001 &amp;&amp; awlock == 0 &amp;&amp; ((awlen+1) * (2**awsize) == SYS_nSysCacheline))</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsStash.wbwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write back read and write allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain ,burst_type iff (awcache == 'b1111  &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 'b1001 &amp;&amp; awlock == 0 &amp;&amp; ((awlen+1) * (2**awsize) == SYS_nSysCacheline))</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsStash.wbrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h4 id="nativeInterface-ACE_Lite_E-WriteUniquePtlStash">WriteUniquePtlStash</h4><div class="table-wrap"><table data-layout="full-width" data-local-id="bdbbb534-8397-4c74-a5a0-daca97241aa6" class="confluenceTable"><colgroup><col style="width: 218.0px;"/><col style="width: 140.0px;"/><col style="width: 296.0px;"/><col style="width: 148.0px;"/><col style="width: 129.0px;"/><col style="width: 75.0px;"/><col style="width: 120.0px;"/><col style="width: 204.0px;"/><col style="width: 314.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Description</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>TB Location</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Priority </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Implemented </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>coherent normal, non-cacheable, non-bufferable</p></td><td rowspan="7" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>E1.2.2 Stash transaction signaling</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain ,burst_type iff (awcache == 'b0010  &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 'b1000 &amp;&amp; awlock == 0 &amp;&amp; awlock == 0 &amp;&amp; ((awlen+1) * (2**awsize) == SYS_nSysCacheline))</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsStash.ncnornonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Non-cacheable, Bufferable</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain ,burst_type iff (awcache == 'b0011 &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 'b1000 &amp;&amp; awlock == 0 &amp;&amp; awlock == 0 &amp;&amp; ((awlen+1) * (2**awsize) == SYS_nSysCacheline))</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsStash.norncbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal,Write through write allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain ,burst_type iff (awcache == 'b1010  &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 'b1000 &amp;&amp; awlock == 0 &amp;&amp; awlock == 0 &amp;&amp; ((awlen+1) * (2**awsize) == SYS_nSysCacheline))</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsStash.wtwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write through read &amp; write allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain ,burst_type iff (awcache == 'b1110 &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 'b1000 &amp;&amp; awlock == 0 &amp;&amp; awlock == 0 &amp;&amp; ((awlen+1) * (2**awsize) == SYS_nSysCacheline))</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsStash.wtrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write back no allocate / read allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain ,burst_type iff (awcache == 'b0111 &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 'b1000 &amp;&amp; awlock == 0 &amp;&amp; awlock == 0 &amp;&amp; ((awlen+1) * (2**awsize) == SYS_nSysCacheline))</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsStash.wbralloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal,Write back write allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain ,burst_type iff (awcache == 'b1011 &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 'b1000 &amp;&amp; awlock == 0 &amp;&amp; awlock == 0 &amp;&amp; ((awlen+1) * (2**awsize) == SYS_nSysCacheline))</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsStash.wbwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write back read and write allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain ,burst_type iff (awcache == 'b1111 &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 'b1000 &amp;&amp; awlock == 0 &amp;&amp; awlock == 0 &amp;&amp; ((awlen+1) * (2**awsize) == SYS_nSysCacheline))</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsStash.wbrwalloc</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h3 id="nativeInterface-ACE_Lite_E-Non-Coherent">Non-Coherent</h3><h4 id="nativeInterface-ACE_Lite_E-AtomicStore.1">AtomicStore</h4><div class="table-wrap"><table data-layout="full-width" data-local-id="d5ed6286-9f29-4122-a602-edb434af8649" class="confluenceTable"><colgroup><col style="width: 218.0px;"/><col style="width: 140.0px;"/><col style="width: 278.0px;"/><col style="width: 166.0px;"/><col style="width: 129.0px;"/><col style="width: 75.0px;"/><col style="width: 120.0px;"/><col style="width: 204.0px;"/><col style="width: 314.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Description</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>TB Location</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Priority </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Implemented </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>non-coherent normal,Write through write allocate</p></td><td rowspan="5" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table A4-5 Memory type encoding</p><p>Table D3-3 AxCACHE and AxDOMAIN signal combinations</p><p>E1.1.5 Request attributes for Atomic transactions</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain iff (awcache == 'b1010  &amp;&amp; awdomain inside {00, 11} &amp;&amp; awsnoop == 'b0000 &amp;&amp; awlock == 0 &amp;&amp; awatop[5:4]=='b01 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxnsAtomics.ww_wtwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>non-coherent normal, Write through read &amp; write allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain iff (awcache == 'b1110  &amp;&amp; awdomain inside {00, 11} &amp;&amp; awsnoop == 'b0000 &amp;&amp; awlock == 0 &amp;&amp; awatop[5:4]=='b01 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxnsAtomics.ww_wtrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>non-coherent normal, Write back no allocate / read allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain iff (awcache == 'b0111  &amp;&amp; awdomain inside {00, 11} &amp;&amp; awsnoop == 'b0000 &amp;&amp; awlock == 0 &amp;&amp; awatop[5:4]=='b01 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxnsAtomics.ww_wbralloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>non-coherent normal,Write back write allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain iff (awcache == 'b1011  &amp;&amp; awdomain inside {00, 11} &amp;&amp; awsnoop == 'b0000 &amp;&amp; awlock == 0 &amp;&amp; awatop[5:4]=='b01 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxnsAtomics.ww_wbwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>non-coherent normal, Write back read and write allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain iff (awcache == 'b1111  &amp;&amp; awdomain inside {00, 11} &amp;&amp; awsnoop == 'b0000 &amp;&amp; awlock == 0 &amp;&amp; awatop[5:4]=='b01 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxnsAtomics.ww_wbrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h4 id="nativeInterface-ACE_Lite_E-AtomicLoad.1">AtomicLoad</h4><div class="table-wrap"><table data-layout="full-width" data-local-id="15160cfd-79d5-4f1f-bf14-bb6ff526b5d5" class="confluenceTable"><colgroup><col style="width: 218.0px;"/><col style="width: 140.0px;"/><col style="width: 278.0px;"/><col style="width: 166.0px;"/><col style="width: 129.0px;"/><col style="width: 75.0px;"/><col style="width: 120.0px;"/><col style="width: 204.0px;"/><col style="width: 314.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Description</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>TB Location</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Priority </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Implemented </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>non-coherent normal,Write through write allocate</p></td><td rowspan="5" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table A4-5 Memory type encoding</p><p>Table D3-3 AxCACHE and AxDOMAIN signal combinations</p><p>E1.1.5 Request attributes for Atomic transactions</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain iff (awcache == 'b1010  &amp;&amp; awdomain inside {00, 11} &amp;&amp; awsnoop == 'b0000 &amp;&amp; awlock == 0 &amp;&amp; awatop[5:4]=='b10 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxnsAtomics.ww_wtwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>non-coherent normal, Write through read &amp; write allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain iff (awcache == 'b1110  &amp;&amp; awdomain inside {00, 11} &amp;&amp; awsnoop == 'b0000 &amp;&amp; awlock == 0 &amp;&amp; awatop[5:4]=='b10 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxnsAtomics.ww_wtrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>non-coherent normal, Write back no allocate / read allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain iff (awcache == 'b0111  &amp;&amp; awdomain inside {00, 11} &amp;&amp; awsnoop == 'b0000 &amp;&amp; awlock == 0 &amp;&amp; awatop[5:4]=='b10 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxnsAtomics.ww_wbralloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>non-coherent normal,Write back write allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain iff (awcache == 'b1011  &amp;&amp; awdomain inside {00, 11} &amp;&amp; awsnoop == 'b0000 &amp;&amp; awlock == 0 &amp;&amp; awatop[5:4]=='b10 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxnsAtomics.ww_wbwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>non-coherent normal, Write back read and write allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain iff (awcache == 'b1111  &amp;&amp; awdomain inside {00, 11} &amp;&amp; awsnoop == 'b0000 &amp;&amp; awlock == 0 &amp;&amp; awatop[5:4]=='b10 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxnsAtomics.ww_wbrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h4 id="nativeInterface-ACE_Lite_E-AtomicSwap.1">AtomicSwap</h4><div class="table-wrap"><table data-layout="full-width" data-local-id="8a469714-8c08-49d4-83e0-e0dfe1480fe0" class="confluenceTable"><colgroup><col style="width: 218.0px;"/><col style="width: 140.0px;"/><col style="width: 278.0px;"/><col style="width: 166.0px;"/><col style="width: 129.0px;"/><col style="width: 75.0px;"/><col style="width: 120.0px;"/><col style="width: 204.0px;"/><col style="width: 314.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Description</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>TB Location</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Priority </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Implemented </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>non-coherent normal,Write through write allocate</p></td><td rowspan="5" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table A4-5 Memory type encoding</p><p>Table D3-3 AxCACHE and AxDOMAIN signal combinations</p><p>E1.1.5 Request attributes for Atomic transactions</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain iff (awcache == 'b1010  &amp;&amp; awdomain inside {00, 11} &amp;&amp; awsnoop == 'b0000 &amp;&amp; awlock == 0 &amp;&amp; awatop== 6'b110000 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxnsAtomics.ww_wtwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>non-coherent normal, Write through read &amp; write allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain iff (awcache == 'b1110  &amp;&amp; awdomain inside {00, 11} &amp;&amp; awsnoop == 'b0000 &amp;&amp; awlock == 0 &amp;&amp; awatop== 6'b110000 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxnsAtomics.ww_wtrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>non-coherent normal, Write back no allocate / read allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain iff (awcache == 'b0111  &amp;&amp; awdomain inside {00, 11} &amp;&amp; awsnoop == 'b0000 &amp;&amp; awlock == 0 &amp;&amp; awatop== 6'b110000 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxnsAtomics.ww_wbralloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>non-coherent normal,Write back write allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain iff (awcache == 'b1011  &amp;&amp; awdomain inside {00, 11} &amp;&amp; awsnoop == 'b0000 &amp;&amp; awlock == 0 &amp;&amp; awatop== 6'b110000 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxnsAtomics.ww_wbwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>non-coherent normal, Write back read and write allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain iff (awcache == 'b1111  &amp;&amp; awdomain inside {00, 11} &amp;&amp; awsnoop == 'b0000 &amp;&amp; awlock == 0 &amp;&amp; awatop== 6'b110000 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxnsAtomics.ww_wbrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h4 id="nativeInterface-ACE_Lite_E-AtomicCompare.1">AtomicCompare</h4><div class="table-wrap"><table data-layout="full-width" data-local-id="7ebb4b8e-3b99-4c2f-98ca-310a922b2ce7" class="confluenceTable"><colgroup><col style="width: 218.0px;"/><col style="width: 140.0px;"/><col style="width: 278.0px;"/><col style="width: 166.0px;"/><col style="width: 129.0px;"/><col style="width: 75.0px;"/><col style="width: 120.0px;"/><col style="width: 204.0px;"/><col style="width: 314.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Description</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>TB Location</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Priority </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Implemented </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>non-coherent normal,Write through write allocate</p></td><td rowspan="5" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table A4-5 Memory type encoding</p><p>Table D3-3 AxCACHE and AxDOMAIN signal combinations</p><p>E1.1.5 Request attributes for Atomic transactions</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain iff (awcache == 'b1010  &amp;&amp; awdomain inside {00, 11} &amp;&amp; awsnoop == 'b0000 &amp;&amp; awlock == 0 &amp;&amp; awatop== 6'b110000 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxnsAtomics.ww_wtwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>non-coherent normal, Write through read &amp; write allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain iff (awcache == 'b1110  &amp;&amp; awdomain inside {00, 11} &amp;&amp; awsnoop == 'b0000 &amp;&amp; awlock == 0 &amp;&amp; awatop== 6'b110000 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxnsAtomics.ww_wtrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>non-coherent normal, Write back no allocate / read allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain iff (awcache == 'b0111  &amp;&amp; awdomain inside {00, 11} &amp;&amp; awsnoop == 'b0000 &amp;&amp; awlock == 0 &amp;&amp; awatop== 6'b110000 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxnsAtomics.ww_wbralloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>non-coherent normal,Write back write allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain iff (awcache == 'b1011  &amp;&amp; awdomain inside {00, 11} &amp;&amp; awsnoop == 'b0000 &amp;&amp; awlock == 0 &amp;&amp; awatop== 6'b110000 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxnsAtomics.ww_wbwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>non-coherent normal, Write back read and write allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_awdomain iff (awcache == 'b1111  &amp;&amp; awdomain inside {00, 11} &amp;&amp; awsnoop == 'b0000 &amp;&amp; awlock == 0 &amp;&amp; awatop== 6'b110000 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxnsAtomics.ww_wbrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h2 id="nativeInterface-ACE_Lite_E-ReadChannelTransactions">Read Channel Transactions</h2><p>Refer to -  <a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/67928141/ACE-Lite#Read-Channel-Transactions" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/67928141/ACE-Lite#Read-Channel-Transactions</a> . All of them apply to ACE-Lite-E as well. </p><h3 id="nativeInterface-ACE_Lite_E-CacheMaintenanceTxn">Cache Maintenance Txn</h3><h4 id="nativeInterface-ACE_Lite_E-Coherent.1">Coherent</h4><h5 id="nativeInterface-ACE_Lite_E-CleanSharedPersist">CleanSharedPersist</h5><div class="table-wrap"><table data-layout="full-width" data-local-id="99e18cf5-3119-4a66-82c6-8f7bc0c0d340" class="confluenceTable"><colgroup><col style="width: 218.0px;"/><col style="width: 140.0px;"/><col style="width: 278.0px;"/><col style="width: 185.0px;"/><col style="width: 110.0px;"/><col style="width: 75.0px;"/><col style="width: 120.0px;"/><col style="width: 204.0px;"/><col style="width: 314.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Description</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>TB Location</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Priority </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Implemented </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>coherent normal, non-cacheable, non-bufferable</p></td><td rowspan="7" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>D7.7 Cache maintenance for Persistence</p></td><td class="confluenceTd"><p>cross cp_araddr_type_align , cp_ardomain iff (arcache == 'b0010  &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 'b1010 &amp;&amp; ((arlen+1) * (2**arsize) == SYS_nSysCacheline)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohCleanSharedPersist.ncnornonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Non-cacheable, Bufferable</p></td><td class="confluenceTd"><p>cross cp_araddr_type_align , cp_ardomain iff (arcache == 'b0011 &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 'b1010 &amp;&amp; ((arlen+1) * (2**arsize) == SYS_nSysCacheline)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohCleanSharedPersist.norncbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal,Write through write allocate</p></td><td class="confluenceTd"><p>cross cp_araddr_type_align , cp_ardomain iff (arcache == 'b1010  &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 'b1010 &amp;&amp; ((arlen+1) * (2**arsize) == SYS_nSysCacheline)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohCleanSharedPersist.wtwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write through read &amp; write allocate</p></td><td class="confluenceTd"><p>cross cp_araddr_type_align , cp_ardomain iff (arcache == 'b1110  &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 'b1010 &amp;&amp; ((arlen+1) * (2**arsize) == SYS_nSysCacheline)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohCleanSharedPersist.wtrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write back no allocate / read allocate</p></td><td class="confluenceTd"><p>cross cp_araddr_type_align , cp_ardomain iff (arcache == 'b0111  &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 'b1010 &amp;&amp; ((arlen+1) * (2**arsize) == SYS_nSysCacheline)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohCleanSharedPersist.wbralloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal,Write back write allocate</p></td><td class="confluenceTd"><p>cross cp_araddr_type_align , cp_ardomain iff (arcache == 'b1011  &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 'b1010 &amp;&amp; ((arlen+1) * (2**arsize) == SYS_nSysCacheline)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohCleanSharedPersist.wbwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write back read and write allocate</p></td><td class="confluenceTd"><p>cross cp_araddr_type_align , cp_ardomain iff (arcache == 'b1111  &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 'b1010 &amp;&amp; ((arlen+1) * (2**arsize) == SYS_nSysCacheline)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohCleanSharedPersist.wbrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h5 id="nativeInterface-ACE_Lite_E-RdonceCleanInvalid">RdonceCleanInvalid</h5><div class="table-wrap"><table data-layout="full-width" data-local-id="a2c6d992-730d-4ee0-b1f2-eb561b72bbb3" class="confluenceTable"><colgroup><col style="width: 218.0px;"/><col style="width: 140.0px;"/><col style="width: 278.0px;"/><col style="width: 166.0px;"/><col style="width: 129.0px;"/><col style="width: 75.0px;"/><col style="width: 120.0px;"/><col style="width: 204.0px;"/><col style="width: 314.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Description</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>TB Location</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Priority </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Implemented </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>coherent normal, non-cacheable, non-bufferable</p></td><td rowspan="7" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>E1.3.1 Deallocating transaction types</p></td><td class="confluenceTd"><p>cross cp_araddr_type_align , cp_ardomain iff (arcache == 'b0010  &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 'b0100 &amp;&amp; ((arlen+1) * (2**arsize) == SYS_nSysCacheline)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohRdonceCleanInvalid.ncnornonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Non-cacheable, Bufferable</p></td><td class="confluenceTd"><p>cross cp_araddr_type_align , cp_ardomain iff (arcache == 'b0011 &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 'b0100 &amp;&amp; ((arlen+1) * (2**arsize) == SYS_nSysCacheline)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohRdonceCleanInvalid.norncbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal,Write through write allocate</p></td><td class="confluenceTd"><p>cross cp_araddr_type_align , cp_ardomain iff (arcache == 'b1010  &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 'b0100 &amp;&amp; ((arlen+1) * (2**arsize) == SYS_nSysCacheline)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohRdonceCleanInvalid.wtwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write through read &amp; write allocate</p></td><td class="confluenceTd"><p>cross cp_araddr_type_align , cp_ardomain iff (arcache == 'b1110  &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 'b0100 &amp;&amp; ((arlen+1) * (2**arsize) == SYS_nSysCacheline)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohRdonceCleanInvalid.wtrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write back no allocate / read allocate</p></td><td class="confluenceTd"><p>cross cp_araddr_type_align , cp_ardomain iff (arcache == 'b0111  &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 'b0100 &amp;&amp; ((arlen+1) * (2**arsize) == SYS_nSysCacheline)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohRdonceCleanInvalid.wbralloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal,Write back write allocate</p></td><td class="confluenceTd"><p>cross cp_araddr_type_align , cp_ardomain iff (arcache == 'b1011  &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 'b0100 &amp;&amp; ((arlen+1) * (2**arsize) == SYS_nSysCacheline)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohRdonceCleanInvalid.wbwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write back read and write allocate</p></td><td class="confluenceTd"><p>cross cp_araddr_type_align , cp_ardomain iff (arcache == 'b1111  &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 'b0100 &amp;&amp; ((arlen+1) * (2**arsize) == SYS_nSysCacheline)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohRdonceCleanInvalid.wbrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h5 id="nativeInterface-ACE_Lite_E-RdonceMakeInvalid">RdonceMakeInvalid</h5><div class="table-wrap"><table data-layout="full-width" data-local-id="5e177cf4-97ff-42ad-8f82-5e51ffa9d824" class="confluenceTable"><colgroup><col style="width: 218.0px;"/><col style="width: 140.0px;"/><col style="width: 278.0px;"/><col style="width: 166.0px;"/><col style="width: 129.0px;"/><col style="width: 75.0px;"/><col style="width: 120.0px;"/><col style="width: 204.0px;"/><col style="width: 314.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Description</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>TB Location</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Priority </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Implemented </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>coherent normal, non-cacheable, non-bufferable</p></td><td rowspan="7" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>E1.3.1 Deallocating transaction types</p></td><td class="confluenceTd"><p>cross cp_araddr_type_align , cp_ardomain iff (arcache == 'b0010  &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 'b0101 &amp;&amp; ((arlen+1) * (2**arsize) == SYS_nSysCacheline)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohRdonceMakeInvalid.ncnornonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Non-cacheable, Bufferable</p></td><td class="confluenceTd"><p>cross cp_araddr_type_align , cp_ardomain iff (arcache == 'b0011 &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 'b0101 &amp;&amp; ((arlen+1) * (2**arsize) == SYS_nSysCacheline)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohRdonceMakeInvalid.norncbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal,Write through write allocate</p></td><td class="confluenceTd"><p>cross cp_araddr_type_align , cp_ardomain iff (arcache == 'b1010  &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 'b0101 &amp;&amp; ((arlen+1) * (2**arsize) == SYS_nSysCacheline)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohRdonceMakeInvalid.wtwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write through read &amp; write allocate</p></td><td class="confluenceTd"><p>cross cp_araddr_type_align , cp_ardomain iff (arcache == 'b1110  &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 'b0101 &amp;&amp; ((arlen+1) * (2**arsize) == SYS_nSysCacheline)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohRdonceMakeInvalid.wtrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write back no allocate / read allocate</p></td><td class="confluenceTd"><p>cross cp_araddr_type_align , cp_ardomain iff (arcache == 'b0111  &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 'b0101 &amp;&amp; ((arlen+1) * (2**arsize) == SYS_nSysCacheline)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohRdonceMakeInvalid.wbralloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal,Write back write allocate</p></td><td class="confluenceTd"><p>cross cp_araddr_type_align , cp_ardomain iff (arcache == 'b1011  &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 'b0101 &amp;&amp; ((arlen+1) * (2**arsize) == SYS_nSysCacheline)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohRdonceMakeInvalid.wbwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write back read and write allocate</p></td><td class="confluenceTd"><p>cross cp_araddr_type_align , cp_ardomain iff (arcache == 'b1111  &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 'b0101 &amp;&amp; ((arlen+1) * (2**arsize) == SYS_nSysCacheline)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohRdonceMakeInvalid.wbrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h4 id="nativeInterface-ACE_Lite_E-NonCoherent">NonCoherent</h4><h5 id="nativeInterface-ACE_Lite_E-CleanSharedPersist.1">CleanSharedPersist</h5><div class="table-wrap"><table data-layout="full-width" data-local-id="c6738a11-38a2-4f1e-b5a0-a483e40e00a1" class="confluenceTable"><colgroup><col style="width: 218.0px;"/><col style="width: 140.0px;"/><col style="width: 278.0px;"/><col style="width: 166.0px;"/><col style="width: 129.0px;"/><col style="width: 75.0px;"/><col style="width: 120.0px;"/><col style="width: 204.0px;"/><col style="width: 314.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Description</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>TB Location</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Priority </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Implemented </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>coherent normal, non-cacheable, non-bufferable</p></td><td rowspan="7" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>E1.3.1 Deallocating transaction types</p></td><td class="confluenceTd"><p>cross cp_araddr_type_align , cp_ardomain iff (arcache == 'b0010  &amp;&amp; ardomain inside {00, 11} &amp;&amp; arsnoop == 'b1010 &amp;&amp; ((arlen+1) * (2**arsize) == SYS_nSysCacheline)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohCleanSharedPersist.ncnornonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Non-cacheable, Bufferable</p></td><td class="confluenceTd"><p>cross cp_araddr_type_align , cp_ardomain iff (arcache == 'b0011 &amp;&amp; ardomain inside {00, 11} &amp;&amp; arsnoop == 'b1010 &amp;&amp; ((arlen+1) * (2**arsize) == SYS_nSysCacheline)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohCleanSharedPersist.norncbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal,Write through write allocate</p></td><td class="confluenceTd"><p>cross cp_araddr_type_align , cp_ardomain iff (arcache == 'b1010  &amp;&amp; ardomain inside {00, 11} &amp;&amp; arsnoop == 'b1010 &amp;&amp; ((arlen+1) * (2**arsize) == SYS_nSysCacheline)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohCleanSharedPersist.wtwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write through read &amp; write allocate</p></td><td class="confluenceTd"><p>cross cp_araddr_type_align , cp_ardomain iff (arcache == 'b1110  &amp;&amp; ardomain inside {00, 11} &amp;&amp; arsnoop == 'b1010 &amp;&amp; ((arlen+1) * (2**arsize) == SYS_nSysCacheline)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohCleanSharedPersist.wtrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write back no allocate / read allocate</p></td><td class="confluenceTd"><p>cross cp_araddr_type_align , cp_ardomain iff (arcache == 'b0111  &amp;&amp; ardomain inside {00, 11} &amp;&amp; arsnoop == 'b1010 &amp;&amp; ((arlen+1) * (2**arsize) == SYS_nSysCacheline)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohCleanSharedPersist.wbralloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal,Write back write allocate</p></td><td class="confluenceTd"><p>cross cp_araddr_type_align , cp_ardomain iff (arcache == 'b1011  &amp;&amp; ardomain inside {00, 11} &amp;&amp; arsnoop == 'b1010 &amp;&amp; ((arlen+1) * (2**arsize) == SYS_nSysCacheline)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohCleanSharedPersist.wbwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write back read and write allocate</p></td><td class="confluenceTd"><p>cross cp_araddr_type_align , cp_ardomain iff (arcache == 'b1111  &amp;&amp; ardomain inside {00, 11} &amp;&amp; arsnoop == 'b1010 &amp;&amp; ((arlen+1) * (2**arsize) == SYS_nSysCacheline)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohCleanSharedPersist.wbrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h2 id="nativeInterface-ACE_Lite_E-ReadRespChannel"> Read Resp Channel </h2><p>Refer to - <a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/67928141/ACE-Lite#Read-Resp-Channel" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/67928141/ACE-Lite#Read-Resp-Channel</a> . They apply to ACE-Lite-E as well. </p><p> </p><h2 id="nativeInterface-ACE_Lite_E-WriteRespChannel">Write Resp Channel</h2><p> Refer to - <a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/67928141/ACE-Lite#Write-Resp-Channel" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/67928141/ACE-Lite#Write-Resp-Channel</a> . They apply to ACE-Lite-E as well. </p><h1 id="nativeInterface-ACE_Lite_E-DirectedTestcase">Directed Testcase</h1><p>This section will be populated post coverage analysis as we discover coverage holes that don't seem to be hit by random testcases.</p><h1 id="nativeInterface-ACE_Lite_E-Configs">Configs</h1><p>Below are the configs and testcases this feature will be exercised, and coverage collected/analyzed and closed.</p><div class="table-wrap"><table data-layout="full-width" data-local-id="26dff62c-5ebc-4e9d-b1f9-36973878a303" class="confluenceTable"><colgroup><col style="width: 795.0px;"/><col style="width: 627.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Configs Name/Description</strong></p></th><th class="confluenceTh"><p><strong>Testcases Name/Description</strong></p></th></tr><tr><td class="confluenceTd"><p>hw_cfg_nxp_auto → ACE-Lite-E config</p></td><td class="confluenceTd"><p>coh_noncoh_rd → random coh and noncoh read transactions</p><p>coh_noncoh_wr → random coh and noncoh write transactions</p><p>coh_noncoh_rd_wr→ random coh and noncoh read and write transactions</p><p>coh_noncoh_rd_wr_snp → random coh and noncoh read/write transactions with incoming SMI snoop traffic(DVMs)</p></td></tr></tbody></table></div><p> </p>