-- VHDL for IBM SMS ALD page 11.10.20.1
-- Title: LOGIC GATE RING EXTENSION R-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 6/26/2020 12:35:03 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_11_10_20_1_LOGIC_GATE_RING_EXTENSION_R_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_LOGIC_RING_ON_ADVANCE_2:	 in STD_LOGIC;
		PS_LOGIC_GATE_Z:	 in STD_LOGIC;
		PS_LOGIC_RING_OFF_ADVANCE_2:	 in STD_LOGIC;
		MS_LOGIC_GATE_Z:	 in STD_LOGIC;
		MS_PROGRAM_RESET_3:	 in STD_LOGIC;
		PS_E_CYCLE_REQUIRED:	 in STD_LOGIC;
		PS_E_CH_OVLP_IN_PROCESS:	 in STD_LOGIC;
		PS_LOGIC_GATE_A_CONTROL:	 in STD_LOGIC;
		PS_F_CYCLE_REQUIRED:	 in STD_LOGIC;
		PS_F_CH_OVLP_IN_PROCESS:	 in STD_LOGIC;
		MS_LOGIC_GATE_R:	 out STD_LOGIC;
		PS_LOGIC_GATE_R:	 out STD_LOGIC;
		MS_LOGIC_GATE_A_DOT_R_CHECK:	 out STD_LOGIC);
end ALD_11_10_20_1_LOGIC_GATE_RING_EXTENSION_R_ACC;

architecture behavioral of ALD_11_10_20_1_LOGIC_GATE_RING_EXTENSION_R_ACC is 

	signal OUT_3B_F: STD_LOGIC;
	signal OUT_3B_B: STD_LOGIC;
	signal OUT_2B_D: STD_LOGIC;
	signal OUT_2C_C: STD_LOGIC;
	signal OUT_4E_D: STD_LOGIC;
	signal OUT_3E_B: STD_LOGIC;
	signal OUT_5F_C: STD_LOGIC;
	signal OUT_4F_F: STD_LOGIC;
	signal OUT_4G_R: STD_LOGIC;
	signal OUT_2G_C: STD_LOGIC;
	signal OUT_5H_D: STD_LOGIC;
	signal OUT_2H_F: STD_LOGIC;
	signal OUT_5I_B: STD_LOGIC;
	signal OUT_DOT_4E: STD_LOGIC;
	signal OUT_DOT_1G: STD_LOGIC;
	signal OUT_DOT_5H: STD_LOGIC;

begin


	SMS_DEY_3B: entity SMS_DEY
	    port map (
		FPGA_CLK => FPGA_CLK,
		GATEON => PS_LOGIC_GATE_Z,	-- Pin K
		ACSET => PS_LOGIC_RING_ON_ADVANCE_2,	-- Pin H
		GATEOFF => MS_LOGIC_GATE_Z,	-- Pin E
		ACRESET => PS_LOGIC_RING_OFF_ADVANCE_2,	-- Pin A
		DCRESET => MS_PROGRAM_RESET_3,	-- Pin P
		DCRFORCE => OUT_3E_B,	-- Pin T
		OUTON => OUT_3B_F,
		OUTOFF => OUT_3B_B,
		GROUND => OPEN,
		DCSFORCE => OPEN );

	OUT_2B_D <= NOT OUT_3B_F;
	OUT_2C_C <= NOT OUT_3B_B;
	OUT_4E_D <= NOT OUT_2B_D;
	OUT_3E_B <= NOT OUT_DOT_4E;
	OUT_5F_C <= NOT(PS_E_CYCLE_REQUIRED AND PS_E_CH_OVLP_IN_PROCESS );
	OUT_4F_F <= NOT OUT_5F_C;
	OUT_4G_R <= NOT OUT_DOT_5H;
	OUT_2G_C <= NOT OUT_DOT_4E;
	OUT_5H_D <= NOT PS_F_CYCLE_REQUIRED;
	OUT_2H_F <= NOT PS_LOGIC_GATE_A_CONTROL;
	OUT_5I_B <= NOT PS_F_CH_OVLP_IN_PROCESS;
	OUT_DOT_4E <= OUT_4E_D OR OUT_4F_F OR OUT_4G_R;
	OUT_DOT_1G <= OUT_2G_C OR OUT_2H_F;
	OUT_DOT_5H <= OUT_5H_D OR OUT_5I_B;

	MS_LOGIC_GATE_R <= OUT_2B_D;
	PS_LOGIC_GATE_R <= OUT_2C_C;
	MS_LOGIC_GATE_A_DOT_R_CHECK <= OUT_DOT_1G;


end;
