module module_0 (
    input logic id_1,
    input logic [id_1 : id_1] id_2,
    input [id_1 : id_1] id_3,
    input logic id_4,
    input id_5,
    input id_6,
    id_7,
    output id_8,
    output logic [id_7 : id_1] id_9,
    input id_10,
    output id_11,
    output id_12
);
  id_13 id_14 (
      .id_1 (id_10),
      .id_12(id_6),
      .id_11(1),
      .id_10(id_9 * id_1 - id_12),
      .id_4 (id_3),
      .id_3 (id_2)
  );
endmodule
