###############################################################
#  Generated by:      Cadence Innovus 17.11-s080_1
#  OS:                Linux x86_64(Host ID microelnsys)
#  Generated on:      Fri Oct 26 16:19:32 2018
#  Design:            DLX
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix DLX_postRoute -outDir timingReports
###############################################################
Path 1: VIOLATED Hold Check with Pin dp/mem_unit/mem_reg/TMP_Q_reg[14]/CK 
Endpoint:   dp/mem_unit/mem_reg/TMP_Q_reg[14]/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: EXT_MEM_IN[14]                      (^) triggered by  leading edge 
of '@'
Path Groups: {CLK}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
= Required Time                 0.004
  Arrival Time                  0.004
  Slack Time                   -0.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                                     |      |                |         |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------+---------+-------+---------+----------| 
     | EXT_MEM_IN[14]                      |  ^   | EXT_MEM_IN[14] |         |       |   0.000 |    0.001 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[14]/D |  ^   | EXT_MEM_IN[14] | DFFR_X1 | 0.004 |   0.004 |    0.004 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                      |      |     |         |       |  Time   |   Time   | 
     |--------------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                                  |  ^   | CLK |         |       |   0.000 |   -0.001 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[14]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |   -0.001 | 
     +------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin dp/mem_unit/mem_reg/TMP_Q_reg[15]/CK 
Endpoint:   dp/mem_unit/mem_reg/TMP_Q_reg[15]/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: EXT_MEM_IN[15]                      (^) triggered by  leading edge 
of '@'
Path Groups: {CLK}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
= Required Time                 0.004
  Arrival Time                  0.003
  Slack Time                   -0.000
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                                     |      |                |         |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------+---------+-------+---------+----------| 
     | EXT_MEM_IN[15]                      |  ^   | EXT_MEM_IN[15] |         |       |   0.000 |    0.000 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[15]/D |  ^   | EXT_MEM_IN[15] | DFFR_X1 | 0.003 |   0.003 |    0.004 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                      |      |     |         |       |  Time   |   Time   | 
     |--------------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                                  |  ^   | CLK |         |       |   0.000 |   -0.000 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[15]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |   -0.000 | 
     +------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Hold Check with Pin dp/mem_unit/mem_reg/TMP_Q_reg[13]/CK 
Endpoint:   dp/mem_unit/mem_reg/TMP_Q_reg[13]/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: EXT_MEM_IN[13]                      (^) triggered by  leading edge 
of '@'
Path Groups: {CLK}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
= Required Time                 0.004
  Arrival Time                  0.004
  Slack Time                   -0.000
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                                     |      |                |         |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------+---------+-------+---------+----------| 
     | EXT_MEM_IN[13]                      |  ^   | EXT_MEM_IN[13] |         |       |   0.000 |    0.000 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[13]/D |  ^   | EXT_MEM_IN[13] | DFFR_X1 | 0.004 |   0.004 |    0.004 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                      |      |     |         |       |  Time   |   Time   | 
     |--------------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                                  |  ^   | CLK |         |       |   0.000 |   -0.000 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[13]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |   -0.000 | 
     +------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin dp/mem_unit/mem_reg/TMP_Q_reg[12]/CK 
Endpoint:   dp/mem_unit/mem_reg/TMP_Q_reg[12]/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: EXT_MEM_IN[12]                      (^) triggered by  leading edge 
of '@'
Path Groups: {CLK}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
= Required Time                 0.004
  Arrival Time                  0.004
  Slack Time                    0.000
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                                     |      |                |         |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------+---------+-------+---------+----------| 
     | EXT_MEM_IN[12]                      |  ^   | EXT_MEM_IN[12] |         |       |   0.000 |   -0.000 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[12]/D |  ^   | EXT_MEM_IN[12] | DFFR_X1 | 0.004 |   0.004 |    0.004 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                      |      |     |         |       |  Time   |   Time   | 
     |--------------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                                  |  ^   | CLK |         |       |   0.000 |    0.000 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[12]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.000 | 
     +------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin cu/FUNPP1/TMP_Q_reg[4]/CK 
Endpoint:   cu/FUNPP1/TMP_Q_reg[4]/D (^) checked with  leading edge of 'CLK'
Beginpoint: IRAM_OUT[4]              (^) triggered by  leading edge of '@'
Path Groups: {CLK}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
= Required Time                 0.004
  Arrival Time                  0.004
  Slack Time                    0.000
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |     Net     |  Cell   | Delay | Arrival | Required | 
     |                          |      |             |         |       |  Time   |   Time   | 
     |--------------------------+------+-------------+---------+-------+---------+----------| 
     | IRAM_OUT[4]              |  ^   | IRAM_OUT[4] |         |       |   0.000 |   -0.000 | 
     | cu/FUNPP1/TMP_Q_reg[4]/D |  ^   | IRAM_OUT[4] | DFFR_X1 | 0.004 |   0.004 |    0.004 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                           |      |     |         |       |  Time   |   Time   | 
     |---------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                       |  ^   | CLK |         |       |   0.000 |    0.000 | 
     | cu/FUNPP1/TMP_Q_reg[4]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.000 | 
     +-------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin dp/mem_unit/mem_reg/TMP_Q_reg[4]/CK 
Endpoint:   dp/mem_unit/mem_reg/TMP_Q_reg[4]/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: EXT_MEM_IN[4]                      (^) triggered by  leading edge 
of '@'
Path Groups: {CLK}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
= Required Time                 0.004
  Arrival Time                  0.004
  Slack Time                    0.000
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |      Net      |  Cell   | Delay | Arrival | Required | 
     |                                    |      |               |         |       |  Time   |   Time   | 
     |------------------------------------+------+---------------+---------+-------+---------+----------| 
     | EXT_MEM_IN[4]                      |  ^   | EXT_MEM_IN[4] |         |       |   0.000 |   -0.000 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[4]/D |  ^   | EXT_MEM_IN[4] | DFFR_X1 | 0.004 |   0.004 |    0.004 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                     |      |     |         |       |  Time   |   Time   | 
     |-------------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                                 |  ^   | CLK |         |       |   0.000 |    0.000 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[4]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.000 | 
     +-----------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin dp/mem_unit/mem_reg/TMP_Q_reg[11]/CK 
Endpoint:   dp/mem_unit/mem_reg/TMP_Q_reg[11]/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: EXT_MEM_IN[11]                      (^) triggered by  leading edge 
of '@'
Path Groups: {CLK}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
= Required Time                 0.004
  Arrival Time                  0.005
  Slack Time                    0.000
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                                     |      |                |         |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------+---------+-------+---------+----------| 
     | EXT_MEM_IN[11]                      |  ^   | EXT_MEM_IN[11] |         |       |   0.000 |   -0.000 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[11]/D |  ^   | EXT_MEM_IN[11] | DFFR_X1 | 0.005 |   0.005 |    0.004 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                      |      |     |         |       |  Time   |   Time   | 
     |--------------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                                  |  ^   | CLK |         |       |   0.000 |    0.000 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[11]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.000 | 
     +------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin dp/mem_unit/mem_reg/TMP_Q_reg[10]/CK 
Endpoint:   dp/mem_unit/mem_reg/TMP_Q_reg[10]/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: EXT_MEM_IN[10]                      (^) triggered by  leading edge 
of '@'
Path Groups: {CLK}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
= Required Time                 0.005
  Arrival Time                  0.005
  Slack Time                    0.000
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                                     |      |                |         |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------+---------+-------+---------+----------| 
     | EXT_MEM_IN[10]                      |  ^   | EXT_MEM_IN[10] |         |       |   0.000 |   -0.000 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[10]/D |  ^   | EXT_MEM_IN[10] | DFFR_X1 | 0.005 |   0.005 |    0.005 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                      |      |     |         |       |  Time   |   Time   | 
     |--------------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                                  |  ^   | CLK |         |       |   0.000 |    0.000 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[10]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.000 | 
     +------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin dp/mem_unit/mem_reg/TMP_Q_reg[5]/CK 
Endpoint:   dp/mem_unit/mem_reg/TMP_Q_reg[5]/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: EXT_MEM_IN[5]                      (^) triggered by  leading edge 
of '@'
Path Groups: {CLK}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
= Required Time                 0.004
  Arrival Time                  0.004
  Slack Time                    0.000
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |      Net      |  Cell   | Delay | Arrival | Required | 
     |                                    |      |               |         |       |  Time   |   Time   | 
     |------------------------------------+------+---------------+---------+-------+---------+----------| 
     | EXT_MEM_IN[5]                      |  ^   | EXT_MEM_IN[5] |         |       |   0.000 |   -0.000 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[5]/D |  ^   | EXT_MEM_IN[5] | DFFR_X1 | 0.004 |   0.004 |    0.004 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                     |      |     |         |       |  Time   |   Time   | 
     |-------------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                                 |  ^   | CLK |         |       |   0.000 |    0.000 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[5]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.000 | 
     +-----------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin dp/mem_unit/mem_reg/TMP_Q_reg[6]/CK 
Endpoint:   dp/mem_unit/mem_reg/TMP_Q_reg[6]/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: EXT_MEM_IN[6]                      (^) triggered by  leading edge 
of '@'
Path Groups: {CLK}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
= Required Time                 0.004
  Arrival Time                  0.005
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |      Net      |  Cell   | Delay | Arrival | Required | 
     |                                    |      |               |         |       |  Time   |   Time   | 
     |------------------------------------+------+---------------+---------+-------+---------+----------| 
     | EXT_MEM_IN[6]                      |  ^   | EXT_MEM_IN[6] |         |       |   0.000 |   -0.001 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[6]/D |  ^   | EXT_MEM_IN[6] | DFFR_X1 | 0.005 |   0.005 |    0.004 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                     |      |     |         |       |  Time   |   Time   | 
     |-------------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                                 |  ^   | CLK |         |       |   0.000 |    0.001 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[6]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.001 | 
     +-----------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin dp/mem_unit/mem_reg/TMP_Q_reg[8]/CK 
Endpoint:   dp/mem_unit/mem_reg/TMP_Q_reg[8]/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: EXT_MEM_IN[8]                      (^) triggered by  leading edge 
of '@'
Path Groups: {CLK}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
= Required Time                 0.004
  Arrival Time                  0.005
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |      Net      |  Cell   | Delay | Arrival | Required | 
     |                                    |      |               |         |       |  Time   |   Time   | 
     |------------------------------------+------+---------------+---------+-------+---------+----------| 
     | EXT_MEM_IN[8]                      |  ^   | EXT_MEM_IN[8] |         |       |   0.000 |   -0.001 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[8]/D |  ^   | EXT_MEM_IN[8] | DFFR_X1 | 0.005 |   0.005 |    0.004 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                     |      |     |         |       |  Time   |   Time   | 
     |-------------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                                 |  ^   | CLK |         |       |   0.000 |    0.001 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[8]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.001 | 
     +-----------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin cu/FUNPP1/TMP_Q_reg[5]/CK 
Endpoint:   cu/FUNPP1/TMP_Q_reg[5]/D (^) checked with  leading edge of 'CLK'
Beginpoint: IRAM_OUT[5]              (^) triggered by  leading edge of '@'
Path Groups: {CLK}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
= Required Time                 0.005
  Arrival Time                  0.005
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |     Net     |  Cell   | Delay | Arrival | Required | 
     |                          |      |             |         |       |  Time   |   Time   | 
     |--------------------------+------+-------------+---------+-------+---------+----------| 
     | IRAM_OUT[5]              |  ^   | IRAM_OUT[5] |         |       |   0.000 |   -0.001 | 
     | cu/FUNPP1/TMP_Q_reg[5]/D |  ^   | IRAM_OUT[5] | DFFR_X1 | 0.005 |   0.005 |    0.005 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                           |      |     |         |       |  Time   |   Time   | 
     |---------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                       |  ^   | CLK |         |       |   0.000 |    0.001 | 
     | cu/FUNPP1/TMP_Q_reg[5]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.001 | 
     +-------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin cu/FUNPP1/TMP_Q_reg[2]/CK 
Endpoint:   cu/FUNPP1/TMP_Q_reg[2]/D (^) checked with  leading edge of 'CLK'
Beginpoint: IRAM_OUT[2]              (^) triggered by  leading edge of '@'
Path Groups: {CLK}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
= Required Time                 0.005
  Arrival Time                  0.006
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |     Net     |  Cell   | Delay | Arrival | Required | 
     |                          |      |             |         |       |  Time   |   Time   | 
     |--------------------------+------+-------------+---------+-------+---------+----------| 
     | IRAM_OUT[2]              |  ^   | IRAM_OUT[2] |         |       |   0.000 |   -0.001 | 
     | cu/FUNPP1/TMP_Q_reg[2]/D |  ^   | IRAM_OUT[2] | DFFR_X1 | 0.006 |   0.006 |    0.005 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                           |      |     |         |       |  Time   |   Time   | 
     |---------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                       |  ^   | CLK |         |       |   0.000 |    0.001 | 
     | cu/FUNPP1/TMP_Q_reg[2]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.001 | 
     +-------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin dp/mem_unit/mem_reg/TMP_Q_reg[7]/CK 
Endpoint:   dp/mem_unit/mem_reg/TMP_Q_reg[7]/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: EXT_MEM_IN[7]                      (^) triggered by  leading edge 
of '@'
Path Groups: {CLK}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
= Required Time                 0.004
  Arrival Time                  0.005
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |      Net      |  Cell   | Delay | Arrival | Required | 
     |                                    |      |               |         |       |  Time   |   Time   | 
     |------------------------------------+------+---------------+---------+-------+---------+----------| 
     | EXT_MEM_IN[7]                      |  ^   | EXT_MEM_IN[7] |         |       |   0.000 |   -0.001 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[7]/D |  ^   | EXT_MEM_IN[7] | DFFR_X1 | 0.005 |   0.005 |    0.004 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                     |      |     |         |       |  Time   |   Time   | 
     |-------------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                                 |  ^   | CLK |         |       |   0.000 |    0.001 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[7]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.001 | 
     +-----------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin dp/mem_unit/mem_reg/TMP_Q_reg[9]/CK 
Endpoint:   dp/mem_unit/mem_reg/TMP_Q_reg[9]/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: EXT_MEM_IN[9]                      (^) triggered by  leading edge 
of '@'
Path Groups: {CLK}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
= Required Time                 0.004
  Arrival Time                  0.006
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |      Net      |  Cell   | Delay | Arrival | Required | 
     |                                    |      |               |         |       |  Time   |   Time   | 
     |------------------------------------+------+---------------+---------+-------+---------+----------| 
     | EXT_MEM_IN[9]                      |  ^   | EXT_MEM_IN[9] |         |       |   0.000 |   -0.001 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[9]/D |  ^   | EXT_MEM_IN[9] | DFFR_X1 | 0.006 |   0.006 |    0.004 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                     |      |     |         |       |  Time   |   Time   | 
     |-------------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                                 |  ^   | CLK |         |       |   0.000 |    0.001 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[9]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.001 | 
     +-----------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin cu/FUNPP1/TMP_Q_reg[1]/CK 
Endpoint:   cu/FUNPP1/TMP_Q_reg[1]/D (^) checked with  leading edge of 'CLK'
Beginpoint: IRAM_OUT[1]              (^) triggered by  leading edge of '@'
Path Groups: {CLK}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
= Required Time                 0.004
  Arrival Time                  0.006
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |     Net     |  Cell   | Delay | Arrival | Required | 
     |                          |      |             |         |       |  Time   |   Time   | 
     |--------------------------+------+-------------+---------+-------+---------+----------| 
     | IRAM_OUT[1]              |  ^   | IRAM_OUT[1] |         |       |   0.000 |   -0.001 | 
     | cu/FUNPP1/TMP_Q_reg[1]/D |  ^   | IRAM_OUT[1] | DFFR_X1 | 0.006 |   0.006 |    0.004 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                           |      |     |         |       |  Time   |   Time   | 
     |---------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                       |  ^   | CLK |         |       |   0.000 |    0.001 | 
     | cu/FUNPP1/TMP_Q_reg[1]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.001 | 
     +-------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin cu/FUNPP1/TMP_Q_reg[0]/CK 
Endpoint:   cu/FUNPP1/TMP_Q_reg[0]/D (^) checked with  leading edge of 'CLK'
Beginpoint: IRAM_OUT[0]              (^) triggered by  leading edge of '@'
Path Groups: {CLK}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
= Required Time                 0.005
  Arrival Time                  0.006
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |     Net     |  Cell   | Delay | Arrival | Required | 
     |                          |      |             |         |       |  Time   |   Time   | 
     |--------------------------+------+-------------+---------+-------+---------+----------| 
     | IRAM_OUT[0]              |  ^   | IRAM_OUT[0] |         |       |   0.000 |   -0.001 | 
     | cu/FUNPP1/TMP_Q_reg[0]/D |  ^   | IRAM_OUT[0] | DFFR_X1 | 0.006 |   0.006 |    0.005 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                           |      |     |         |       |  Time   |   Time   | 
     |---------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                       |  ^   | CLK |         |       |   0.000 |    0.001 | 
     | cu/FUNPP1/TMP_Q_reg[0]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.001 | 
     +-------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin dp/mem_unit/mem_reg/TMP_Q_reg[3]/CK 
Endpoint:   dp/mem_unit/mem_reg/TMP_Q_reg[3]/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: EXT_MEM_IN[3]                      (^) triggered by  leading edge 
of '@'
Path Groups: {CLK}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
= Required Time                 0.005
  Arrival Time                  0.006
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |      Net      |  Cell   | Delay | Arrival | Required | 
     |                                    |      |               |         |       |  Time   |   Time   | 
     |------------------------------------+------+---------------+---------+-------+---------+----------| 
     | EXT_MEM_IN[3]                      |  ^   | EXT_MEM_IN[3] |         |       |   0.000 |   -0.001 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[3]/D |  ^   | EXT_MEM_IN[3] | DFFR_X1 | 0.006 |   0.006 |    0.005 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                     |      |     |         |       |  Time   |   Time   | 
     |-------------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                                 |  ^   | CLK |         |       |   0.000 |    0.001 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[3]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.001 | 
     +-----------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin dp/mem_unit/mem_reg/TMP_Q_reg[2]/CK 
Endpoint:   dp/mem_unit/mem_reg/TMP_Q_reg[2]/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: EXT_MEM_IN[2]                      (^) triggered by  leading edge 
of '@'
Path Groups: {CLK}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
= Required Time                 0.005
  Arrival Time                  0.006
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |      Net      |  Cell   | Delay | Arrival | Required | 
     |                                    |      |               |         |       |  Time   |   Time   | 
     |------------------------------------+------+---------------+---------+-------+---------+----------| 
     | EXT_MEM_IN[2]                      |  ^   | EXT_MEM_IN[2] |         |       |   0.000 |   -0.001 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[2]/D |  ^   | EXT_MEM_IN[2] | DFFR_X1 | 0.006 |   0.006 |    0.005 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                     |      |     |         |       |  Time   |   Time   | 
     |-------------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                                 |  ^   | CLK |         |       |   0.000 |    0.001 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[2]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.001 | 
     +-----------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin cu/FUNPP1/TMP_Q_reg[3]/CK 
Endpoint:   cu/FUNPP1/TMP_Q_reg[3]/D (^) checked with  leading edge of 'CLK'
Beginpoint: IRAM_OUT[3]              (^) triggered by  leading edge of '@'
Path Groups: {CLK}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
= Required Time                 0.005
  Arrival Time                  0.006
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |     Net     |  Cell   | Delay | Arrival | Required | 
     |                          |      |             |         |       |  Time   |   Time   | 
     |--------------------------+------+-------------+---------+-------+---------+----------| 
     | IRAM_OUT[3]              |  ^   | IRAM_OUT[3] |         |       |   0.000 |   -0.002 | 
     | cu/FUNPP1/TMP_Q_reg[3]/D |  ^   | IRAM_OUT[3] | DFFR_X1 | 0.006 |   0.006 |    0.005 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                           |      |     |         |       |  Time   |   Time   | 
     |---------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                       |  ^   | CLK |         |       |   0.000 |    0.002 | 
     | cu/FUNPP1/TMP_Q_reg[3]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.002 | 
     +-------------------------------------------------------------------------------+ 
Path 21: MET Removal Check with Pin cu/pipe2_WR/Q_reg[0]/CK 
Endpoint:   cu/pipe2_WR/Q_reg[0]/RN                        (^) checked with  
leading edge of 'CLK'
Beginpoint: dp/ife_unit/BP_UNIT/PRED_HISTORY_reg[1][32]/QN (^) triggered by  
leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
+ Removal                       0.257
+ Phase Shift                   0.000
= Required Time                 0.257
  Arrival Time                  0.259
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                |      |                                    |           |       |  Time   |   Time   | 
     |------------------------------------------------+------+------------------------------------+-----------+-------+---------+----------| 
     | CLK                                            |  ^   | CLK                                |           |       |   0.000 |   -0.002 | 
     | dp/ife_unit/BP_UNIT/PRED_HISTORY_reg[1][32]/CK |  ^   | CLK                                | DFFR_X1   | 0.000 |   0.000 |   -0.002 | 
     | dp/ife_unit/BP_UNIT/PRED_HISTORY_reg[1][32]/QN |  ^   | dp/ife_unit/BP_UNIT/n749           | DFFR_X1   | 0.069 |   0.069 |    0.067 | 
     | dp/ife_unit/BP_UNIT/FE_PHC292_n749/A           |  ^   | dp/ife_unit/BP_UNIT/n749           | CLKBUF_X1 | 0.000 |   0.069 |    0.067 | 
     | dp/ife_unit/BP_UNIT/FE_PHC292_n749/Z           |  ^   | dp/ife_unit/BP_UNIT/FE_PHN292_n749 | CLKBUF_X1 | 0.028 |   0.097 |    0.095 | 
     | dp/ife_unit/BP_UNIT/FE_PHC296_n749/A           |  ^   | dp/ife_unit/BP_UNIT/FE_PHN292_n749 | CLKBUF_X1 | 0.000 |   0.097 |    0.095 | 
     | dp/ife_unit/BP_UNIT/FE_PHC296_n749/Z           |  ^   | dp/ife_unit/BP_UNIT/FE_PHN296_n749 | CLKBUF_X1 | 0.028 |   0.125 |    0.123 | 
     | dp/ife_unit/BP_UNIT/U1334/A2                   |  ^   | dp/ife_unit/BP_UNIT/FE_PHN296_n749 | NOR2_X1   | 0.000 |   0.125 |    0.123 | 
     | dp/ife_unit/BP_UNIT/U1334/ZN                   |  v   | dp/MISS_HIT[0]                     | NOR2_X1   | 0.013 |   0.138 |    0.136 | 
     | dp/U13/B2                                      |  v   | dp/MISS_HIT[0]                     | AOI21_X1  | 0.000 |   0.138 |    0.136 | 
     | dp/U13/ZN                                      |  ^   | dp/FE_OFN111_FLUSH                 | AOI21_X1  | 0.035 |   0.173 |    0.171 | 
     | dp/FE_OFC107_FLUSH/A                           |  ^   | dp/FE_OFN111_FLUSH                 | BUF_X2    | 0.000 |   0.173 |    0.171 | 
     | dp/FE_OFC107_FLUSH/Z                           |  ^   | FLUSH                              | BUF_X2    | 0.078 |   0.251 |    0.249 | 
     | cu/pipe2_WR/Q_reg[0]/RN                        |  ^   | FLUSH                              | DFFR_X1   | 0.008 |   0.259 |    0.257 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |           Pin           | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                         |      |     |         |       |  Time   |   Time   | 
     |-------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                     |  ^   | CLK |         |       |   0.000 |    0.002 | 
     | cu/pipe2_WR/Q_reg[0]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.002 | 
     +-----------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin dp/mem_unit/mem_reg/TMP_Q_reg[0]/CK 
Endpoint:   dp/mem_unit/mem_reg/TMP_Q_reg[0]/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: EXT_MEM_IN[0]                      (^) triggered by  leading edge 
of '@'
Path Groups: {CLK}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
= Required Time                 0.005
  Arrival Time                  0.007
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |      Net      |  Cell   | Delay | Arrival | Required | 
     |                                    |      |               |         |       |  Time   |   Time   | 
     |------------------------------------+------+---------------+---------+-------+---------+----------| 
     | EXT_MEM_IN[0]                      |  ^   | EXT_MEM_IN[0] |         |       |   0.000 |   -0.002 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[0]/D |  ^   | EXT_MEM_IN[0] | DFFR_X1 | 0.007 |   0.007 |    0.005 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                     |      |     |         |       |  Time   |   Time   | 
     |-------------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                                 |  ^   | CLK |         |       |   0.000 |    0.002 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[0]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.002 | 
     +-----------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin dp/mem_unit/mem_reg/TMP_Q_reg[1]/CK 
Endpoint:   dp/mem_unit/mem_reg/TMP_Q_reg[1]/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: EXT_MEM_IN[1]                      (^) triggered by  leading edge 
of '@'
Path Groups: {CLK}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
= Required Time                 0.005
  Arrival Time                  0.008
  Slack Time                    0.003
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |      Net      |  Cell   | Delay | Arrival | Required | 
     |                                    |      |               |         |       |  Time   |   Time   | 
     |------------------------------------+------+---------------+---------+-------+---------+----------| 
     | EXT_MEM_IN[1]                      |  ^   | EXT_MEM_IN[1] |         |       |   0.000 |   -0.003 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[1]/D |  ^   | EXT_MEM_IN[1] | DFFR_X1 | 0.008 |   0.008 |    0.005 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                     |      |     |         |       |  Time   |   Time   | 
     |-------------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                                 |  ^   | CLK |         |       |   0.000 |    0.003 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[1]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.003 | 
     +-----------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin cu/OPPP1/TMP_Q_reg[2]/CK 
Endpoint:   cu/OPPP1/TMP_Q_reg[2]/D (^) checked with  leading edge of 'CLK'
Beginpoint: IRAM_OUT[28]            (^) triggered by  leading edge of '@'
Path Groups: {CLK}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.008
+ Phase Shift                   0.000
= Required Time                 0.008
  Arrival Time                  0.012
  Slack Time                    0.004
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |           Pin           | Edge |     Net      |  Cell   | Delay | Arrival | Required | 
     |                         |      |              |         |       |  Time   |   Time   | 
     |-------------------------+------+--------------+---------+-------+---------+----------| 
     | IRAM_OUT[28]            |  ^   | IRAM_OUT[28] |         |       |   0.000 |   -0.004 | 
     | cu/OPPP1/TMP_Q_reg[2]/D |  ^   | IRAM_OUT[28] | DFFR_X1 | 0.012 |   0.012 |    0.008 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |           Pin            | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                          |      |     |         |       |  Time   |   Time   | 
     |--------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                      |  ^   | CLK |         |       |   0.000 |    0.004 | 
     | cu/OPPP1/TMP_Q_reg[2]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.004 | 
     +------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin cu/OPPP1/TMP_Q_reg[4]/CK 
Endpoint:   cu/OPPP1/TMP_Q_reg[4]/D (^) checked with  leading edge of 'CLK'
Beginpoint: IRAM_OUT[30]            (^) triggered by  leading edge of '@'
Path Groups: {CLK}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.007
+ Phase Shift                   0.000
= Required Time                 0.007
  Arrival Time                  0.012
  Slack Time                    0.005
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |           Pin           | Edge |     Net      |  Cell   | Delay | Arrival | Required | 
     |                         |      |              |         |       |  Time   |   Time   | 
     |-------------------------+------+--------------+---------+-------+---------+----------| 
     | IRAM_OUT[30]            |  ^   | IRAM_OUT[30] |         |       |   0.000 |   -0.005 | 
     | cu/OPPP1/TMP_Q_reg[4]/D |  ^   | IRAM_OUT[30] | DFFR_X1 | 0.012 |   0.012 |    0.007 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |           Pin            | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                          |      |     |         |       |  Time   |   Time   | 
     |--------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                      |  ^   | CLK |         |       |   0.000 |    0.005 | 
     | cu/OPPP1/TMP_Q_reg[4]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.005 | 
     +------------------------------------------------------------------------------+ 
Path 26: MET Removal Check with Pin dp/ife_unit/PC/TMP_Q_reg[30]/CK 
Endpoint:   dp/ife_unit/PC/TMP_Q_reg[30]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: dp/ife_unit/TMP_RST_reg/Q       (^) triggered by  leading edge of 
'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
+ Removal                       0.285
+ Phase Shift                   0.000
= Required Time                 0.285
  Arrival Time                  0.291
  Slack Time                    0.006
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                    |      |                                  |           |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-----------+-------+---------+----------| 
     | CLK                                |  ^   | CLK                              |           |       |   0.000 |   -0.006 | 
     | dp/ife_unit/TMP_RST_reg/CK         |  ^   | CLK                              | DFF_X1    | 0.000 |   0.000 |   -0.006 | 
     | dp/ife_unit/TMP_RST_reg/Q          |  ^   | dp/ife_unit/TMP_RST              | DFF_X1    | 0.084 |   0.084 |    0.079 | 
     | dp/ife_unit/FE_PHC294_TMP_RST/A    |  ^   | dp/ife_unit/TMP_RST              | CLKBUF_X1 | 0.000 |   0.084 |    0.079 | 
     | dp/ife_unit/FE_PHC294_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN294_TMP_RST    | CLKBUF_X1 | 0.026 |   0.111 |    0.105 | 
     | dp/ife_unit/FE_PHC300_TMP_RST/A    |  ^   | dp/ife_unit/FE_PHN294_TMP_RST    | BUF_X1    | 0.000 |   0.111 |    0.105 | 
     | dp/ife_unit/FE_PHC300_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN300_TMP_RST    | BUF_X1    | 0.019 |   0.130 |    0.124 | 
     | dp/ife_unit/FE_PHC298_TMP_RST/A    |  ^   | dp/ife_unit/FE_PHN300_TMP_RST    | CLKBUF_X1 | 0.000 |   0.130 |    0.124 | 
     | dp/ife_unit/FE_PHC298_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN298_TMP_RST    | CLKBUF_X1 | 0.025 |   0.155 |    0.149 | 
     | dp/ife_unit/PC/FE_PHC269_TMP_RST/A |  ^   | dp/ife_unit/FE_PHN298_TMP_RST    | CLKBUF_X1 | 0.000 |   0.155 |    0.149 | 
     | dp/ife_unit/PC/FE_PHC269_TMP_RST/Z |  ^   | dp/ife_unit/PC/FE_PHN269_TMP_RST | CLKBUF_X1 | 0.028 |   0.183 |    0.177 | 
     | dp/ife_unit/PC/FE_OFC55_TMP_RST/A  |  ^   | dp/ife_unit/PC/FE_PHN269_TMP_RST | BUF_X2    | 0.000 |   0.183 |    0.177 | 
     | dp/ife_unit/PC/FE_OFC55_TMP_RST/Z  |  ^   | dp/ife_unit/PC/FE_OFN55_TMP_RST  | BUF_X2    | 0.107 |   0.290 |    0.284 | 
     | dp/ife_unit/PC/TMP_Q_reg[30]/RN    |  ^   | dp/ife_unit/PC/FE_OFN55_TMP_RST  | DFFR_X1   | 0.001 |   0.291 |    0.285 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                 |      |     |         |       |  Time   |   Time   | 
     |---------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                             |  ^   | CLK |         |       |   0.000 |    0.006 | 
     | dp/ife_unit/PC/TMP_Q_reg[30]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.006 | 
     +-------------------------------------------------------------------------------------+ 
Path 27: MET Removal Check with Pin dp/ife_unit/PC/TMP_Q_reg[29]/CK 
Endpoint:   dp/ife_unit/PC/TMP_Q_reg[29]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: dp/ife_unit/TMP_RST_reg/Q       (^) triggered by  leading edge of 
'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
+ Removal                       0.285
+ Phase Shift                   0.000
= Required Time                 0.285
  Arrival Time                  0.291
  Slack Time                    0.006
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                    |      |                                  |           |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-----------+-------+---------+----------| 
     | CLK                                |  ^   | CLK                              |           |       |   0.000 |   -0.006 | 
     | dp/ife_unit/TMP_RST_reg/CK         |  ^   | CLK                              | DFF_X1    | 0.000 |   0.000 |   -0.006 | 
     | dp/ife_unit/TMP_RST_reg/Q          |  ^   | dp/ife_unit/TMP_RST              | DFF_X1    | 0.084 |   0.084 |    0.079 | 
     | dp/ife_unit/FE_PHC294_TMP_RST/A    |  ^   | dp/ife_unit/TMP_RST              | CLKBUF_X1 | 0.000 |   0.084 |    0.079 | 
     | dp/ife_unit/FE_PHC294_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN294_TMP_RST    | CLKBUF_X1 | 0.026 |   0.111 |    0.105 | 
     | dp/ife_unit/FE_PHC300_TMP_RST/A    |  ^   | dp/ife_unit/FE_PHN294_TMP_RST    | BUF_X1    | 0.000 |   0.111 |    0.105 | 
     | dp/ife_unit/FE_PHC300_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN300_TMP_RST    | BUF_X1    | 0.019 |   0.130 |    0.124 | 
     | dp/ife_unit/FE_PHC298_TMP_RST/A    |  ^   | dp/ife_unit/FE_PHN300_TMP_RST    | CLKBUF_X1 | 0.000 |   0.130 |    0.124 | 
     | dp/ife_unit/FE_PHC298_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN298_TMP_RST    | CLKBUF_X1 | 0.025 |   0.155 |    0.149 | 
     | dp/ife_unit/PC/FE_PHC269_TMP_RST/A |  ^   | dp/ife_unit/FE_PHN298_TMP_RST    | CLKBUF_X1 | 0.000 |   0.155 |    0.149 | 
     | dp/ife_unit/PC/FE_PHC269_TMP_RST/Z |  ^   | dp/ife_unit/PC/FE_PHN269_TMP_RST | CLKBUF_X1 | 0.028 |   0.183 |    0.177 | 
     | dp/ife_unit/PC/FE_OFC55_TMP_RST/A  |  ^   | dp/ife_unit/PC/FE_PHN269_TMP_RST | BUF_X2    | 0.000 |   0.183 |    0.177 | 
     | dp/ife_unit/PC/FE_OFC55_TMP_RST/Z  |  ^   | dp/ife_unit/PC/FE_OFN55_TMP_RST  | BUF_X2    | 0.107 |   0.290 |    0.284 | 
     | dp/ife_unit/PC/TMP_Q_reg[29]/RN    |  ^   | dp/ife_unit/PC/FE_OFN55_TMP_RST  | DFFR_X1   | 0.001 |   0.291 |    0.285 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                 |      |     |         |       |  Time   |   Time   | 
     |---------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                             |  ^   | CLK |         |       |   0.000 |    0.006 | 
     | dp/ife_unit/PC/TMP_Q_reg[29]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.006 | 
     +-------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin cu/OPPP1/TMP_Q_reg[3]/CK 
Endpoint:   cu/OPPP1/TMP_Q_reg[3]/D (^) checked with  leading edge of 'CLK'
Beginpoint: IRAM_OUT[29]            (^) triggered by  leading edge of '@'
Path Groups: {CLK}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.007
+ Phase Shift                   0.000
= Required Time                 0.007
  Arrival Time                  0.014
  Slack Time                    0.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |           Pin           | Edge |     Net      |  Cell   | Delay | Arrival | Required | 
     |                         |      |              |         |       |  Time   |   Time   | 
     |-------------------------+------+--------------+---------+-------+---------+----------| 
     | IRAM_OUT[29]            |  ^   | IRAM_OUT[29] |         |       |   0.000 |   -0.006 | 
     | cu/OPPP1/TMP_Q_reg[3]/D |  ^   | IRAM_OUT[29] | DFFR_X1 | 0.014 |   0.014 |    0.007 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |           Pin            | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                          |      |     |         |       |  Time   |   Time   | 
     |--------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                      |  ^   | CLK |         |       |   0.000 |    0.006 | 
     | cu/OPPP1/TMP_Q_reg[3]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.006 | 
     +------------------------------------------------------------------------------+ 
Path 29: MET Removal Check with Pin dp/ife_unit/PC/TMP_Q_reg[28]/CK 
Endpoint:   dp/ife_unit/PC/TMP_Q_reg[28]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: dp/ife_unit/TMP_RST_reg/Q       (^) triggered by  leading edge of 
'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
+ Removal                       0.285
+ Phase Shift                   0.000
= Required Time                 0.285
  Arrival Time                  0.291
  Slack Time                    0.006
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                    |      |                                  |           |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-----------+-------+---------+----------| 
     | CLK                                |  ^   | CLK                              |           |       |   0.000 |   -0.006 | 
     | dp/ife_unit/TMP_RST_reg/CK         |  ^   | CLK                              | DFF_X1    | 0.000 |   0.000 |   -0.006 | 
     | dp/ife_unit/TMP_RST_reg/Q          |  ^   | dp/ife_unit/TMP_RST              | DFF_X1    | 0.084 |   0.084 |    0.078 | 
     | dp/ife_unit/FE_PHC294_TMP_RST/A    |  ^   | dp/ife_unit/TMP_RST              | CLKBUF_X1 | 0.000 |   0.084 |    0.078 | 
     | dp/ife_unit/FE_PHC294_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN294_TMP_RST    | CLKBUF_X1 | 0.026 |   0.111 |    0.105 | 
     | dp/ife_unit/FE_PHC300_TMP_RST/A    |  ^   | dp/ife_unit/FE_PHN294_TMP_RST    | BUF_X1    | 0.000 |   0.111 |    0.105 | 
     | dp/ife_unit/FE_PHC300_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN300_TMP_RST    | BUF_X1    | 0.019 |   0.130 |    0.124 | 
     | dp/ife_unit/FE_PHC298_TMP_RST/A    |  ^   | dp/ife_unit/FE_PHN300_TMP_RST    | CLKBUF_X1 | 0.000 |   0.130 |    0.124 | 
     | dp/ife_unit/FE_PHC298_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN298_TMP_RST    | CLKBUF_X1 | 0.025 |   0.155 |    0.149 | 
     | dp/ife_unit/PC/FE_PHC269_TMP_RST/A |  ^   | dp/ife_unit/FE_PHN298_TMP_RST    | CLKBUF_X1 | 0.000 |   0.155 |    0.149 | 
     | dp/ife_unit/PC/FE_PHC269_TMP_RST/Z |  ^   | dp/ife_unit/PC/FE_PHN269_TMP_RST | CLKBUF_X1 | 0.028 |   0.183 |    0.177 | 
     | dp/ife_unit/PC/FE_OFC55_TMP_RST/A  |  ^   | dp/ife_unit/PC/FE_PHN269_TMP_RST | BUF_X2    | 0.000 |   0.183 |    0.177 | 
     | dp/ife_unit/PC/FE_OFC55_TMP_RST/Z  |  ^   | dp/ife_unit/PC/FE_OFN55_TMP_RST  | BUF_X2    | 0.107 |   0.290 |    0.284 | 
     | dp/ife_unit/PC/TMP_Q_reg[28]/RN    |  ^   | dp/ife_unit/PC/FE_OFN55_TMP_RST  | DFFR_X1   | 0.001 |   0.291 |    0.285 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                 |      |     |         |       |  Time   |   Time   | 
     |---------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                             |  ^   | CLK |         |       |   0.000 |    0.006 | 
     | dp/ife_unit/PC/TMP_Q_reg[28]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.006 | 
     +-------------------------------------------------------------------------------------+ 
Path 30: MET Removal Check with Pin dp/ife_unit/PC/TMP_Q_reg[27]/CK 
Endpoint:   dp/ife_unit/PC/TMP_Q_reg[27]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: dp/ife_unit/TMP_RST_reg/Q       (^) triggered by  leading edge of 
'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
+ Removal                       0.285
+ Phase Shift                   0.000
= Required Time                 0.285
  Arrival Time                  0.291
  Slack Time                    0.006
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                    |      |                                  |           |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-----------+-------+---------+----------| 
     | CLK                                |  ^   | CLK                              |           |       |   0.000 |   -0.006 | 
     | dp/ife_unit/TMP_RST_reg/CK         |  ^   | CLK                              | DFF_X1    | 0.000 |   0.000 |   -0.006 | 
     | dp/ife_unit/TMP_RST_reg/Q          |  ^   | dp/ife_unit/TMP_RST              | DFF_X1    | 0.084 |   0.084 |    0.078 | 
     | dp/ife_unit/FE_PHC294_TMP_RST/A    |  ^   | dp/ife_unit/TMP_RST              | CLKBUF_X1 | 0.000 |   0.084 |    0.078 | 
     | dp/ife_unit/FE_PHC294_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN294_TMP_RST    | CLKBUF_X1 | 0.026 |   0.111 |    0.105 | 
     | dp/ife_unit/FE_PHC300_TMP_RST/A    |  ^   | dp/ife_unit/FE_PHN294_TMP_RST    | BUF_X1    | 0.000 |   0.111 |    0.105 | 
     | dp/ife_unit/FE_PHC300_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN300_TMP_RST    | BUF_X1    | 0.019 |   0.130 |    0.124 | 
     | dp/ife_unit/FE_PHC298_TMP_RST/A    |  ^   | dp/ife_unit/FE_PHN300_TMP_RST    | CLKBUF_X1 | 0.000 |   0.130 |    0.124 | 
     | dp/ife_unit/FE_PHC298_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN298_TMP_RST    | CLKBUF_X1 | 0.025 |   0.155 |    0.149 | 
     | dp/ife_unit/PC/FE_PHC269_TMP_RST/A |  ^   | dp/ife_unit/FE_PHN298_TMP_RST    | CLKBUF_X1 | 0.000 |   0.155 |    0.149 | 
     | dp/ife_unit/PC/FE_PHC269_TMP_RST/Z |  ^   | dp/ife_unit/PC/FE_PHN269_TMP_RST | CLKBUF_X1 | 0.028 |   0.183 |    0.177 | 
     | dp/ife_unit/PC/FE_OFC55_TMP_RST/A  |  ^   | dp/ife_unit/PC/FE_PHN269_TMP_RST | BUF_X2    | 0.000 |   0.183 |    0.177 | 
     | dp/ife_unit/PC/FE_OFC55_TMP_RST/Z  |  ^   | dp/ife_unit/PC/FE_OFN55_TMP_RST  | BUF_X2    | 0.107 |   0.290 |    0.284 | 
     | dp/ife_unit/PC/TMP_Q_reg[27]/RN    |  ^   | dp/ife_unit/PC/FE_OFN55_TMP_RST  | DFFR_X1   | 0.001 |   0.291 |    0.285 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                 |      |     |         |       |  Time   |   Time   | 
     |---------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                             |  ^   | CLK |         |       |   0.000 |    0.006 | 
     | dp/ife_unit/PC/TMP_Q_reg[27]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.006 | 
     +-------------------------------------------------------------------------------------+ 
Path 31: MET Removal Check with Pin dp/ife_unit/PC/TMP_Q_reg[22]/CK 
Endpoint:   dp/ife_unit/PC/TMP_Q_reg[22]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: dp/ife_unit/TMP_RST_reg/Q       (^) triggered by  leading edge of 
'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
+ Removal                       0.285
+ Phase Shift                   0.000
= Required Time                 0.285
  Arrival Time                  0.291
  Slack Time                    0.006
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                    |      |                                  |           |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-----------+-------+---------+----------| 
     | CLK                                |  ^   | CLK                              |           |       |   0.000 |   -0.006 | 
     | dp/ife_unit/TMP_RST_reg/CK         |  ^   | CLK                              | DFF_X1    | 0.000 |   0.000 |   -0.006 | 
     | dp/ife_unit/TMP_RST_reg/Q          |  ^   | dp/ife_unit/TMP_RST              | DFF_X1    | 0.084 |   0.084 |    0.078 | 
     | dp/ife_unit/FE_PHC294_TMP_RST/A    |  ^   | dp/ife_unit/TMP_RST              | CLKBUF_X1 | 0.000 |   0.084 |    0.078 | 
     | dp/ife_unit/FE_PHC294_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN294_TMP_RST    | CLKBUF_X1 | 0.026 |   0.111 |    0.104 | 
     | dp/ife_unit/FE_PHC300_TMP_RST/A    |  ^   | dp/ife_unit/FE_PHN294_TMP_RST    | BUF_X1    | 0.000 |   0.111 |    0.104 | 
     | dp/ife_unit/FE_PHC300_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN300_TMP_RST    | BUF_X1    | 0.019 |   0.130 |    0.124 | 
     | dp/ife_unit/FE_PHC298_TMP_RST/A    |  ^   | dp/ife_unit/FE_PHN300_TMP_RST    | CLKBUF_X1 | 0.000 |   0.130 |    0.124 | 
     | dp/ife_unit/FE_PHC298_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN298_TMP_RST    | CLKBUF_X1 | 0.025 |   0.155 |    0.149 | 
     | dp/ife_unit/PC/FE_PHC269_TMP_RST/A |  ^   | dp/ife_unit/FE_PHN298_TMP_RST    | CLKBUF_X1 | 0.000 |   0.155 |    0.149 | 
     | dp/ife_unit/PC/FE_PHC269_TMP_RST/Z |  ^   | dp/ife_unit/PC/FE_PHN269_TMP_RST | CLKBUF_X1 | 0.028 |   0.183 |    0.177 | 
     | dp/ife_unit/PC/FE_OFC55_TMP_RST/A  |  ^   | dp/ife_unit/PC/FE_PHN269_TMP_RST | BUF_X2    | 0.000 |   0.183 |    0.177 | 
     | dp/ife_unit/PC/FE_OFC55_TMP_RST/Z  |  ^   | dp/ife_unit/PC/FE_OFN55_TMP_RST  | BUF_X2    | 0.107 |   0.290 |    0.284 | 
     | dp/ife_unit/PC/TMP_Q_reg[22]/RN    |  ^   | dp/ife_unit/PC/FE_OFN55_TMP_RST  | DFFR_X1   | 0.001 |   0.291 |    0.285 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                 |      |     |         |       |  Time   |   Time   | 
     |---------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                             |  ^   | CLK |         |       |   0.000 |    0.006 | 
     | dp/ife_unit/PC/TMP_Q_reg[22]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.006 | 
     +-------------------------------------------------------------------------------------+ 
Path 32: MET Removal Check with Pin dp/ife_unit/PC/TMP_Q_reg[24]/CK 
Endpoint:   dp/ife_unit/PC/TMP_Q_reg[24]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: dp/ife_unit/TMP_RST_reg/Q       (^) triggered by  leading edge of 
'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
+ Removal                       0.285
+ Phase Shift                   0.000
= Required Time                 0.285
  Arrival Time                  0.291
  Slack Time                    0.006
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                    |      |                                  |           |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-----------+-------+---------+----------| 
     | CLK                                |  ^   | CLK                              |           |       |   0.000 |   -0.006 | 
     | dp/ife_unit/TMP_RST_reg/CK         |  ^   | CLK                              | DFF_X1    | 0.000 |   0.000 |   -0.006 | 
     | dp/ife_unit/TMP_RST_reg/Q          |  ^   | dp/ife_unit/TMP_RST              | DFF_X1    | 0.084 |   0.084 |    0.078 | 
     | dp/ife_unit/FE_PHC294_TMP_RST/A    |  ^   | dp/ife_unit/TMP_RST              | CLKBUF_X1 | 0.000 |   0.084 |    0.078 | 
     | dp/ife_unit/FE_PHC294_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN294_TMP_RST    | CLKBUF_X1 | 0.026 |   0.111 |    0.104 | 
     | dp/ife_unit/FE_PHC300_TMP_RST/A    |  ^   | dp/ife_unit/FE_PHN294_TMP_RST    | BUF_X1    | 0.000 |   0.111 |    0.104 | 
     | dp/ife_unit/FE_PHC300_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN300_TMP_RST    | BUF_X1    | 0.019 |   0.130 |    0.124 | 
     | dp/ife_unit/FE_PHC298_TMP_RST/A    |  ^   | dp/ife_unit/FE_PHN300_TMP_RST    | CLKBUF_X1 | 0.000 |   0.130 |    0.124 | 
     | dp/ife_unit/FE_PHC298_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN298_TMP_RST    | CLKBUF_X1 | 0.025 |   0.155 |    0.149 | 
     | dp/ife_unit/PC/FE_PHC269_TMP_RST/A |  ^   | dp/ife_unit/FE_PHN298_TMP_RST    | CLKBUF_X1 | 0.000 |   0.155 |    0.149 | 
     | dp/ife_unit/PC/FE_PHC269_TMP_RST/Z |  ^   | dp/ife_unit/PC/FE_PHN269_TMP_RST | CLKBUF_X1 | 0.028 |   0.183 |    0.177 | 
     | dp/ife_unit/PC/FE_OFC55_TMP_RST/A  |  ^   | dp/ife_unit/PC/FE_PHN269_TMP_RST | BUF_X2    | 0.000 |   0.183 |    0.177 | 
     | dp/ife_unit/PC/FE_OFC55_TMP_RST/Z  |  ^   | dp/ife_unit/PC/FE_OFN55_TMP_RST  | BUF_X2    | 0.107 |   0.290 |    0.284 | 
     | dp/ife_unit/PC/TMP_Q_reg[24]/RN    |  ^   | dp/ife_unit/PC/FE_OFN55_TMP_RST  | DFFR_X1   | 0.001 |   0.291 |    0.285 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                 |      |     |         |       |  Time   |   Time   | 
     |---------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                             |  ^   | CLK |         |       |   0.000 |    0.006 | 
     | dp/ife_unit/PC/TMP_Q_reg[24]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.006 | 
     +-------------------------------------------------------------------------------------+ 
Path 33: MET Removal Check with Pin dp/ife_unit/PC/TMP_Q_reg[25]/CK 
Endpoint:   dp/ife_unit/PC/TMP_Q_reg[25]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: dp/ife_unit/TMP_RST_reg/Q       (^) triggered by  leading edge of 
'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
+ Removal                       0.285
+ Phase Shift                   0.000
= Required Time                 0.285
  Arrival Time                  0.292
  Slack Time                    0.007
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                    |      |                                  |           |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-----------+-------+---------+----------| 
     | CLK                                |  ^   | CLK                              |           |       |   0.000 |   -0.007 | 
     | dp/ife_unit/TMP_RST_reg/CK         |  ^   | CLK                              | DFF_X1    | 0.000 |   0.000 |   -0.007 | 
     | dp/ife_unit/TMP_RST_reg/Q          |  ^   | dp/ife_unit/TMP_RST              | DFF_X1    | 0.084 |   0.084 |    0.078 | 
     | dp/ife_unit/FE_PHC294_TMP_RST/A    |  ^   | dp/ife_unit/TMP_RST              | CLKBUF_X1 | 0.000 |   0.084 |    0.078 | 
     | dp/ife_unit/FE_PHC294_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN294_TMP_RST    | CLKBUF_X1 | 0.026 |   0.111 |    0.104 | 
     | dp/ife_unit/FE_PHC300_TMP_RST/A    |  ^   | dp/ife_unit/FE_PHN294_TMP_RST    | BUF_X1    | 0.000 |   0.111 |    0.104 | 
     | dp/ife_unit/FE_PHC300_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN300_TMP_RST    | BUF_X1    | 0.019 |   0.130 |    0.123 | 
     | dp/ife_unit/FE_PHC298_TMP_RST/A    |  ^   | dp/ife_unit/FE_PHN300_TMP_RST    | CLKBUF_X1 | 0.000 |   0.130 |    0.123 | 
     | dp/ife_unit/FE_PHC298_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN298_TMP_RST    | CLKBUF_X1 | 0.025 |   0.155 |    0.149 | 
     | dp/ife_unit/PC/FE_PHC269_TMP_RST/A |  ^   | dp/ife_unit/FE_PHN298_TMP_RST    | CLKBUF_X1 | 0.000 |   0.155 |    0.149 | 
     | dp/ife_unit/PC/FE_PHC269_TMP_RST/Z |  ^   | dp/ife_unit/PC/FE_PHN269_TMP_RST | CLKBUF_X1 | 0.028 |   0.183 |    0.177 | 
     | dp/ife_unit/PC/FE_OFC55_TMP_RST/A  |  ^   | dp/ife_unit/PC/FE_PHN269_TMP_RST | BUF_X2    | 0.000 |   0.183 |    0.177 | 
     | dp/ife_unit/PC/FE_OFC55_TMP_RST/Z  |  ^   | dp/ife_unit/PC/FE_OFN55_TMP_RST  | BUF_X2    | 0.107 |   0.290 |    0.283 | 
     | dp/ife_unit/PC/TMP_Q_reg[25]/RN    |  ^   | dp/ife_unit/PC/FE_OFN55_TMP_RST  | DFFR_X1   | 0.002 |   0.292 |    0.285 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                 |      |     |         |       |  Time   |   Time   | 
     |---------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                             |  ^   | CLK |         |       |   0.000 |    0.007 | 
     | dp/ife_unit/PC/TMP_Q_reg[25]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.007 | 
     +-------------------------------------------------------------------------------------+ 
Path 34: MET Removal Check with Pin dp/ife_unit/PC/TMP_Q_reg[26]/CK 
Endpoint:   dp/ife_unit/PC/TMP_Q_reg[26]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: dp/ife_unit/TMP_RST_reg/Q       (^) triggered by  leading edge of 
'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
+ Removal                       0.285
+ Phase Shift                   0.000
= Required Time                 0.285
  Arrival Time                  0.292
  Slack Time                    0.007
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                    |      |                                  |           |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-----------+-------+---------+----------| 
     | CLK                                |  ^   | CLK                              |           |       |   0.000 |   -0.007 | 
     | dp/ife_unit/TMP_RST_reg/CK         |  ^   | CLK                              | DFF_X1    | 0.000 |   0.000 |   -0.007 | 
     | dp/ife_unit/TMP_RST_reg/Q          |  ^   | dp/ife_unit/TMP_RST              | DFF_X1    | 0.084 |   0.084 |    0.078 | 
     | dp/ife_unit/FE_PHC294_TMP_RST/A    |  ^   | dp/ife_unit/TMP_RST              | CLKBUF_X1 | 0.000 |   0.084 |    0.078 | 
     | dp/ife_unit/FE_PHC294_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN294_TMP_RST    | CLKBUF_X1 | 0.026 |   0.111 |    0.104 | 
     | dp/ife_unit/FE_PHC300_TMP_RST/A    |  ^   | dp/ife_unit/FE_PHN294_TMP_RST    | BUF_X1    | 0.000 |   0.111 |    0.104 | 
     | dp/ife_unit/FE_PHC300_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN300_TMP_RST    | BUF_X1    | 0.019 |   0.130 |    0.123 | 
     | dp/ife_unit/FE_PHC298_TMP_RST/A    |  ^   | dp/ife_unit/FE_PHN300_TMP_RST    | CLKBUF_X1 | 0.000 |   0.130 |    0.123 | 
     | dp/ife_unit/FE_PHC298_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN298_TMP_RST    | CLKBUF_X1 | 0.025 |   0.155 |    0.149 | 
     | dp/ife_unit/PC/FE_PHC269_TMP_RST/A |  ^   | dp/ife_unit/FE_PHN298_TMP_RST    | CLKBUF_X1 | 0.000 |   0.155 |    0.149 | 
     | dp/ife_unit/PC/FE_PHC269_TMP_RST/Z |  ^   | dp/ife_unit/PC/FE_PHN269_TMP_RST | CLKBUF_X1 | 0.028 |   0.183 |    0.177 | 
     | dp/ife_unit/PC/FE_OFC55_TMP_RST/A  |  ^   | dp/ife_unit/PC/FE_PHN269_TMP_RST | BUF_X2    | 0.000 |   0.183 |    0.177 | 
     | dp/ife_unit/PC/FE_OFC55_TMP_RST/Z  |  ^   | dp/ife_unit/PC/FE_OFN55_TMP_RST  | BUF_X2    | 0.107 |   0.290 |    0.283 | 
     | dp/ife_unit/PC/TMP_Q_reg[26]/RN    |  ^   | dp/ife_unit/PC/FE_OFN55_TMP_RST  | DFFR_X1   | 0.002 |   0.292 |    0.285 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                 |      |     |         |       |  Time   |   Time   | 
     |---------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                             |  ^   | CLK |         |       |   0.000 |    0.007 | 
     | dp/ife_unit/PC/TMP_Q_reg[26]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.007 | 
     +-------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin cu/OPPP1/TMP_Q_reg[0]/CK 
Endpoint:   cu/OPPP1/TMP_Q_reg[0]/D (^) checked with  leading edge of 'CLK'
Beginpoint: IRAM_OUT[26]            (^) triggered by  leading edge of '@'
Path Groups: {CLK}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.009
+ Phase Shift                   0.000
= Required Time                 0.009
  Arrival Time                  0.015
  Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |           Pin           | Edge |     Net      |  Cell   | Delay | Arrival | Required | 
     |                         |      |              |         |       |  Time   |   Time   | 
     |-------------------------+------+--------------+---------+-------+---------+----------| 
     | IRAM_OUT[26]            |  ^   | IRAM_OUT[26] |         |       |   0.000 |   -0.007 | 
     | cu/OPPP1/TMP_Q_reg[0]/D |  ^   | IRAM_OUT[26] | DFFR_X1 | 0.015 |   0.015 |    0.009 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |           Pin            | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                          |      |     |         |       |  Time   |   Time   | 
     |--------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                      |  ^   | CLK |         |       |   0.000 |    0.007 | 
     | cu/OPPP1/TMP_Q_reg[0]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.007 | 
     +------------------------------------------------------------------------------+ 
Path 36: MET Removal Check with Pin dp/ife_unit/PC/TMP_Q_reg[21]/CK 
Endpoint:   dp/ife_unit/PC/TMP_Q_reg[21]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: dp/ife_unit/TMP_RST_reg/Q       (^) triggered by  leading edge of 
'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
+ Removal                       0.285
+ Phase Shift                   0.000
= Required Time                 0.285
  Arrival Time                  0.292
  Slack Time                    0.007
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                    |      |                                  |           |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-----------+-------+---------+----------| 
     | CLK                                |  ^   | CLK                              |           |       |   0.000 |   -0.007 | 
     | dp/ife_unit/TMP_RST_reg/CK         |  ^   | CLK                              | DFF_X1    | 0.000 |   0.000 |   -0.007 | 
     | dp/ife_unit/TMP_RST_reg/Q          |  ^   | dp/ife_unit/TMP_RST              | DFF_X1    | 0.084 |   0.084 |    0.077 | 
     | dp/ife_unit/FE_PHC294_TMP_RST/A    |  ^   | dp/ife_unit/TMP_RST              | CLKBUF_X1 | 0.000 |   0.084 |    0.077 | 
     | dp/ife_unit/FE_PHC294_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN294_TMP_RST    | CLKBUF_X1 | 0.026 |   0.111 |    0.104 | 
     | dp/ife_unit/FE_PHC300_TMP_RST/A    |  ^   | dp/ife_unit/FE_PHN294_TMP_RST    | BUF_X1    | 0.000 |   0.111 |    0.104 | 
     | dp/ife_unit/FE_PHC300_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN300_TMP_RST    | BUF_X1    | 0.019 |   0.130 |    0.123 | 
     | dp/ife_unit/FE_PHC298_TMP_RST/A    |  ^   | dp/ife_unit/FE_PHN300_TMP_RST    | CLKBUF_X1 | 0.000 |   0.130 |    0.123 | 
     | dp/ife_unit/FE_PHC298_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN298_TMP_RST    | CLKBUF_X1 | 0.025 |   0.155 |    0.148 | 
     | dp/ife_unit/PC/FE_PHC269_TMP_RST/A |  ^   | dp/ife_unit/FE_PHN298_TMP_RST    | CLKBUF_X1 | 0.000 |   0.155 |    0.148 | 
     | dp/ife_unit/PC/FE_PHC269_TMP_RST/Z |  ^   | dp/ife_unit/PC/FE_PHN269_TMP_RST | CLKBUF_X1 | 0.028 |   0.183 |    0.176 | 
     | dp/ife_unit/PC/FE_OFC55_TMP_RST/A  |  ^   | dp/ife_unit/PC/FE_PHN269_TMP_RST | BUF_X2    | 0.000 |   0.183 |    0.176 | 
     | dp/ife_unit/PC/FE_OFC55_TMP_RST/Z  |  ^   | dp/ife_unit/PC/FE_OFN55_TMP_RST  | BUF_X2    | 0.107 |   0.290 |    0.283 | 
     | dp/ife_unit/PC/TMP_Q_reg[21]/RN    |  ^   | dp/ife_unit/PC/FE_OFN55_TMP_RST  | DFFR_X1   | 0.002 |   0.292 |    0.285 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                 |      |     |         |       |  Time   |   Time   | 
     |---------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                             |  ^   | CLK |         |       |   0.000 |    0.007 | 
     | dp/ife_unit/PC/TMP_Q_reg[21]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.007 | 
     +-------------------------------------------------------------------------------------+ 
Path 37: MET Removal Check with Pin dp/ife_unit/PC/TMP_Q_reg[20]/CK 
Endpoint:   dp/ife_unit/PC/TMP_Q_reg[20]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: dp/ife_unit/TMP_RST_reg/Q       (^) triggered by  leading edge of 
'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
+ Removal                       0.285
+ Phase Shift                   0.000
= Required Time                 0.285
  Arrival Time                  0.293
  Slack Time                    0.008
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                    |      |                                  |           |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-----------+-------+---------+----------| 
     | CLK                                |  ^   | CLK                              |           |       |   0.000 |   -0.008 | 
     | dp/ife_unit/TMP_RST_reg/CK         |  ^   | CLK                              | DFF_X1    | 0.000 |   0.000 |   -0.008 | 
     | dp/ife_unit/TMP_RST_reg/Q          |  ^   | dp/ife_unit/TMP_RST              | DFF_X1    | 0.084 |   0.084 |    0.077 | 
     | dp/ife_unit/FE_PHC294_TMP_RST/A    |  ^   | dp/ife_unit/TMP_RST              | CLKBUF_X1 | 0.000 |   0.084 |    0.077 | 
     | dp/ife_unit/FE_PHC294_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN294_TMP_RST    | CLKBUF_X1 | 0.026 |   0.111 |    0.103 | 
     | dp/ife_unit/FE_PHC300_TMP_RST/A    |  ^   | dp/ife_unit/FE_PHN294_TMP_RST    | BUF_X1    | 0.000 |   0.111 |    0.103 | 
     | dp/ife_unit/FE_PHC300_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN300_TMP_RST    | BUF_X1    | 0.019 |   0.130 |    0.122 | 
     | dp/ife_unit/FE_PHC298_TMP_RST/A    |  ^   | dp/ife_unit/FE_PHN300_TMP_RST    | CLKBUF_X1 | 0.000 |   0.130 |    0.122 | 
     | dp/ife_unit/FE_PHC298_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN298_TMP_RST    | CLKBUF_X1 | 0.025 |   0.155 |    0.148 | 
     | dp/ife_unit/PC/FE_PHC269_TMP_RST/A |  ^   | dp/ife_unit/FE_PHN298_TMP_RST    | CLKBUF_X1 | 0.000 |   0.155 |    0.148 | 
     | dp/ife_unit/PC/FE_PHC269_TMP_RST/Z |  ^   | dp/ife_unit/PC/FE_PHN269_TMP_RST | CLKBUF_X1 | 0.028 |   0.183 |    0.176 | 
     | dp/ife_unit/PC/FE_OFC55_TMP_RST/A  |  ^   | dp/ife_unit/PC/FE_PHN269_TMP_RST | BUF_X2    | 0.000 |   0.183 |    0.176 | 
     | dp/ife_unit/PC/FE_OFC55_TMP_RST/Z  |  ^   | dp/ife_unit/PC/FE_OFN55_TMP_RST  | BUF_X2    | 0.107 |   0.290 |    0.282 | 
     | dp/ife_unit/PC/TMP_Q_reg[20]/RN    |  ^   | dp/ife_unit/PC/FE_OFN55_TMP_RST  | DFFR_X1   | 0.003 |   0.293 |    0.285 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                 |      |     |         |       |  Time   |   Time   | 
     |---------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                             |  ^   | CLK |         |       |   0.000 |    0.008 | 
     | dp/ife_unit/PC/TMP_Q_reg[20]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.008 | 
     +-------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin cu/OPPP1/TMP_Q_reg[1]/CK 
Endpoint:   cu/OPPP1/TMP_Q_reg[1]/D (^) checked with  leading edge of 'CLK'
Beginpoint: IRAM_OUT[27]            (^) triggered by  leading edge of '@'
Path Groups: {CLK}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.010
+ Phase Shift                   0.000
= Required Time                 0.010
  Arrival Time                  0.019
  Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |           Pin           | Edge |     Net      |  Cell   | Delay | Arrival | Required | 
     |                         |      |              |         |       |  Time   |   Time   | 
     |-------------------------+------+--------------+---------+-------+---------+----------| 
     | IRAM_OUT[27]            |  ^   | IRAM_OUT[27] |         |       |   0.000 |   -0.009 | 
     | cu/OPPP1/TMP_Q_reg[1]/D |  ^   | IRAM_OUT[27] | DFFR_X1 | 0.019 |   0.019 |    0.010 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |           Pin            | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                          |      |     |         |       |  Time   |   Time   | 
     |--------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                      |  ^   | CLK |         |       |   0.000 |    0.009 | 
     | cu/OPPP1/TMP_Q_reg[1]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.009 | 
     +------------------------------------------------------------------------------+ 
Path 39: MET Removal Check with Pin dp/ife_unit/PC/TMP_Q_reg[19]/CK 
Endpoint:   dp/ife_unit/PC/TMP_Q_reg[19]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: dp/ife_unit/TMP_RST_reg/Q       (^) triggered by  leading edge of 
'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
+ Removal                       0.285
+ Phase Shift                   0.000
= Required Time                 0.285
  Arrival Time                  0.294
  Slack Time                    0.009
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                    |      |                                  |           |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-----------+-------+---------+----------| 
     | CLK                                |  ^   | CLK                              |           |       |   0.000 |   -0.009 | 
     | dp/ife_unit/TMP_RST_reg/CK         |  ^   | CLK                              | DFF_X1    | 0.000 |   0.000 |   -0.009 | 
     | dp/ife_unit/TMP_RST_reg/Q          |  ^   | dp/ife_unit/TMP_RST              | DFF_X1    | 0.084 |   0.084 |    0.076 | 
     | dp/ife_unit/FE_PHC294_TMP_RST/A    |  ^   | dp/ife_unit/TMP_RST              | CLKBUF_X1 | 0.000 |   0.084 |    0.076 | 
     | dp/ife_unit/FE_PHC294_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN294_TMP_RST    | CLKBUF_X1 | 0.026 |   0.111 |    0.102 | 
     | dp/ife_unit/FE_PHC300_TMP_RST/A    |  ^   | dp/ife_unit/FE_PHN294_TMP_RST    | BUF_X1    | 0.000 |   0.111 |    0.102 | 
     | dp/ife_unit/FE_PHC300_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN300_TMP_RST    | BUF_X1    | 0.019 |   0.130 |    0.121 | 
     | dp/ife_unit/FE_PHC298_TMP_RST/A    |  ^   | dp/ife_unit/FE_PHN300_TMP_RST    | CLKBUF_X1 | 0.000 |   0.130 |    0.121 | 
     | dp/ife_unit/FE_PHC298_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN298_TMP_RST    | CLKBUF_X1 | 0.025 |   0.155 |    0.147 | 
     | dp/ife_unit/PC/FE_PHC269_TMP_RST/A |  ^   | dp/ife_unit/FE_PHN298_TMP_RST    | CLKBUF_X1 | 0.000 |   0.155 |    0.147 | 
     | dp/ife_unit/PC/FE_PHC269_TMP_RST/Z |  ^   | dp/ife_unit/PC/FE_PHN269_TMP_RST | CLKBUF_X1 | 0.028 |   0.183 |    0.175 | 
     | dp/ife_unit/PC/FE_OFC55_TMP_RST/A  |  ^   | dp/ife_unit/PC/FE_PHN269_TMP_RST | BUF_X2    | 0.000 |   0.183 |    0.175 | 
     | dp/ife_unit/PC/FE_OFC55_TMP_RST/Z  |  ^   | dp/ife_unit/PC/FE_OFN55_TMP_RST  | BUF_X2    | 0.107 |   0.290 |    0.281 | 
     | dp/ife_unit/PC/TMP_Q_reg[19]/RN    |  ^   | dp/ife_unit/PC/FE_OFN55_TMP_RST  | DFFR_X1   | 0.004 |   0.294 |    0.285 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                 |      |     |         |       |  Time   |   Time   | 
     |---------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                             |  ^   | CLK |         |       |   0.000 |    0.009 | 
     | dp/ife_unit/PC/TMP_Q_reg[19]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.009 | 
     +-------------------------------------------------------------------------------------+ 
Path 40: MET Removal Check with Pin dp/ife_unit/PC/TMP_Q_reg[18]/CK 
Endpoint:   dp/ife_unit/PC/TMP_Q_reg[18]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: dp/ife_unit/TMP_RST_reg/Q       (^) triggered by  leading edge of 
'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
+ Removal                       0.285
+ Phase Shift                   0.000
= Required Time                 0.285
  Arrival Time                  0.295
  Slack Time                    0.009
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                    |      |                                  |           |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-----------+-------+---------+----------| 
     | CLK                                |  ^   | CLK                              |           |       |   0.000 |   -0.009 | 
     | dp/ife_unit/TMP_RST_reg/CK         |  ^   | CLK                              | DFF_X1    | 0.000 |   0.000 |   -0.009 | 
     | dp/ife_unit/TMP_RST_reg/Q          |  ^   | dp/ife_unit/TMP_RST              | DFF_X1    | 0.084 |   0.084 |    0.075 | 
     | dp/ife_unit/FE_PHC294_TMP_RST/A    |  ^   | dp/ife_unit/TMP_RST              | CLKBUF_X1 | 0.000 |   0.084 |    0.075 | 
     | dp/ife_unit/FE_PHC294_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN294_TMP_RST    | CLKBUF_X1 | 0.026 |   0.111 |    0.101 | 
     | dp/ife_unit/FE_PHC300_TMP_RST/A    |  ^   | dp/ife_unit/FE_PHN294_TMP_RST    | BUF_X1    | 0.000 |   0.111 |    0.101 | 
     | dp/ife_unit/FE_PHC300_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN300_TMP_RST    | BUF_X1    | 0.019 |   0.130 |    0.121 | 
     | dp/ife_unit/FE_PHC298_TMP_RST/A    |  ^   | dp/ife_unit/FE_PHN300_TMP_RST    | CLKBUF_X1 | 0.000 |   0.130 |    0.121 | 
     | dp/ife_unit/FE_PHC298_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN298_TMP_RST    | CLKBUF_X1 | 0.025 |   0.155 |    0.146 | 
     | dp/ife_unit/PC/FE_PHC269_TMP_RST/A |  ^   | dp/ife_unit/FE_PHN298_TMP_RST    | CLKBUF_X1 | 0.000 |   0.155 |    0.146 | 
     | dp/ife_unit/PC/FE_PHC269_TMP_RST/Z |  ^   | dp/ife_unit/PC/FE_PHN269_TMP_RST | CLKBUF_X1 | 0.028 |   0.183 |    0.174 | 
     | dp/ife_unit/PC/FE_OFC55_TMP_RST/A  |  ^   | dp/ife_unit/PC/FE_PHN269_TMP_RST | BUF_X2    | 0.000 |   0.183 |    0.174 | 
     | dp/ife_unit/PC/FE_OFC55_TMP_RST/Z  |  ^   | dp/ife_unit/PC/FE_OFN55_TMP_RST  | BUF_X2    | 0.107 |   0.290 |    0.281 | 
     | dp/ife_unit/PC/TMP_Q_reg[18]/RN    |  ^   | dp/ife_unit/PC/FE_OFN55_TMP_RST  | DFFR_X1   | 0.005 |   0.295 |    0.285 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                 |      |     |         |       |  Time   |   Time   | 
     |---------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                             |  ^   | CLK |         |       |   0.000 |    0.009 | 
     | dp/ife_unit/PC/TMP_Q_reg[18]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.009 | 
     +-------------------------------------------------------------------------------------+ 
Path 41: MET Removal Check with Pin dp/ife_unit/PC/TMP_Q_reg[16]/CK 
Endpoint:   dp/ife_unit/PC/TMP_Q_reg[16]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: dp/ife_unit/TMP_RST_reg/Q       (^) triggered by  leading edge of 
'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
+ Removal                       0.285
+ Phase Shift                   0.000
= Required Time                 0.285
  Arrival Time                  0.295
  Slack Time                    0.010
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                    |      |                                  |           |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-----------+-------+---------+----------| 
     | CLK                                |  ^   | CLK                              |           |       |   0.000 |   -0.010 | 
     | dp/ife_unit/TMP_RST_reg/CK         |  ^   | CLK                              | DFF_X1    | 0.000 |   0.000 |   -0.010 | 
     | dp/ife_unit/TMP_RST_reg/Q          |  ^   | dp/ife_unit/TMP_RST              | DFF_X1    | 0.084 |   0.084 |    0.075 | 
     | dp/ife_unit/FE_PHC294_TMP_RST/A    |  ^   | dp/ife_unit/TMP_RST              | CLKBUF_X1 | 0.000 |   0.084 |    0.075 | 
     | dp/ife_unit/FE_PHC294_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN294_TMP_RST    | CLKBUF_X1 | 0.026 |   0.111 |    0.101 | 
     | dp/ife_unit/FE_PHC300_TMP_RST/A    |  ^   | dp/ife_unit/FE_PHN294_TMP_RST    | BUF_X1    | 0.000 |   0.111 |    0.101 | 
     | dp/ife_unit/FE_PHC300_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN300_TMP_RST    | BUF_X1    | 0.019 |   0.130 |    0.120 | 
     | dp/ife_unit/FE_PHC298_TMP_RST/A    |  ^   | dp/ife_unit/FE_PHN300_TMP_RST    | CLKBUF_X1 | 0.000 |   0.130 |    0.120 | 
     | dp/ife_unit/FE_PHC298_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN298_TMP_RST    | CLKBUF_X1 | 0.025 |   0.155 |    0.145 | 
     | dp/ife_unit/PC/FE_PHC269_TMP_RST/A |  ^   | dp/ife_unit/FE_PHN298_TMP_RST    | CLKBUF_X1 | 0.000 |   0.155 |    0.145 | 
     | dp/ife_unit/PC/FE_PHC269_TMP_RST/Z |  ^   | dp/ife_unit/PC/FE_PHN269_TMP_RST | CLKBUF_X1 | 0.028 |   0.183 |    0.173 | 
     | dp/ife_unit/PC/FE_OFC55_TMP_RST/A  |  ^   | dp/ife_unit/PC/FE_PHN269_TMP_RST | BUF_X2    | 0.000 |   0.183 |    0.173 | 
     | dp/ife_unit/PC/FE_OFC55_TMP_RST/Z  |  ^   | dp/ife_unit/PC/FE_OFN55_TMP_RST  | BUF_X2    | 0.107 |   0.290 |    0.280 | 
     | dp/ife_unit/PC/TMP_Q_reg[16]/RN    |  ^   | dp/ife_unit/PC/FE_OFN55_TMP_RST  | DFFR_X1   | 0.005 |   0.295 |    0.285 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                 |      |     |         |       |  Time   |   Time   | 
     |---------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                             |  ^   | CLK |         |       |   0.000 |    0.010 | 
     | dp/ife_unit/PC/TMP_Q_reg[16]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.010 | 
     +-------------------------------------------------------------------------------------+ 
Path 42: MET Removal Check with Pin dp/ife_unit/PC/TMP_Q_reg[17]/CK 
Endpoint:   dp/ife_unit/PC/TMP_Q_reg[17]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: dp/ife_unit/TMP_RST_reg/Q       (^) triggered by  leading edge of 
'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
+ Removal                       0.285
+ Phase Shift                   0.000
= Required Time                 0.285
  Arrival Time                  0.295
  Slack Time                    0.010
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                    |      |                                  |           |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-----------+-------+---------+----------| 
     | CLK                                |  ^   | CLK                              |           |       |   0.000 |   -0.010 | 
     | dp/ife_unit/TMP_RST_reg/CK         |  ^   | CLK                              | DFF_X1    | 0.000 |   0.000 |   -0.010 | 
     | dp/ife_unit/TMP_RST_reg/Q          |  ^   | dp/ife_unit/TMP_RST              | DFF_X1    | 0.084 |   0.084 |    0.074 | 
     | dp/ife_unit/FE_PHC294_TMP_RST/A    |  ^   | dp/ife_unit/TMP_RST              | CLKBUF_X1 | 0.000 |   0.084 |    0.074 | 
     | dp/ife_unit/FE_PHC294_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN294_TMP_RST    | CLKBUF_X1 | 0.026 |   0.111 |    0.101 | 
     | dp/ife_unit/FE_PHC300_TMP_RST/A    |  ^   | dp/ife_unit/FE_PHN294_TMP_RST    | BUF_X1    | 0.000 |   0.111 |    0.101 | 
     | dp/ife_unit/FE_PHC300_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN300_TMP_RST    | BUF_X1    | 0.019 |   0.130 |    0.120 | 
     | dp/ife_unit/FE_PHC298_TMP_RST/A    |  ^   | dp/ife_unit/FE_PHN300_TMP_RST    | CLKBUF_X1 | 0.000 |   0.130 |    0.120 | 
     | dp/ife_unit/FE_PHC298_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN298_TMP_RST    | CLKBUF_X1 | 0.025 |   0.155 |    0.145 | 
     | dp/ife_unit/PC/FE_PHC269_TMP_RST/A |  ^   | dp/ife_unit/FE_PHN298_TMP_RST    | CLKBUF_X1 | 0.000 |   0.155 |    0.145 | 
     | dp/ife_unit/PC/FE_PHC269_TMP_RST/Z |  ^   | dp/ife_unit/PC/FE_PHN269_TMP_RST | CLKBUF_X1 | 0.028 |   0.183 |    0.173 | 
     | dp/ife_unit/PC/FE_OFC55_TMP_RST/A  |  ^   | dp/ife_unit/PC/FE_PHN269_TMP_RST | BUF_X2    | 0.000 |   0.183 |    0.173 | 
     | dp/ife_unit/PC/FE_OFC55_TMP_RST/Z  |  ^   | dp/ife_unit/PC/FE_OFN55_TMP_RST  | BUF_X2    | 0.107 |   0.290 |    0.280 | 
     | dp/ife_unit/PC/TMP_Q_reg[17]/RN    |  ^   | dp/ife_unit/PC/FE_OFN55_TMP_RST  | DFFR_X1   | 0.005 |   0.295 |    0.285 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                 |      |     |         |       |  Time   |   Time   | 
     |---------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                             |  ^   | CLK |         |       |   0.000 |    0.010 | 
     | dp/ife_unit/PC/TMP_Q_reg[17]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.010 | 
     +-------------------------------------------------------------------------------------+ 
Path 43: MET Removal Check with Pin dp/ife_unit/PC/TMP_Q_reg[15]/CK 
Endpoint:   dp/ife_unit/PC/TMP_Q_reg[15]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: dp/ife_unit/TMP_RST_reg/Q       (^) triggered by  leading edge of 
'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
+ Removal                       0.285
+ Phase Shift                   0.000
= Required Time                 0.285
  Arrival Time                  0.295
  Slack Time                    0.010
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                    |      |                                  |           |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-----------+-------+---------+----------| 
     | CLK                                |  ^   | CLK                              |           |       |   0.000 |   -0.010 | 
     | dp/ife_unit/TMP_RST_reg/CK         |  ^   | CLK                              | DFF_X1    | 0.000 |   0.000 |   -0.010 | 
     | dp/ife_unit/TMP_RST_reg/Q          |  ^   | dp/ife_unit/TMP_RST              | DFF_X1    | 0.084 |   0.084 |    0.074 | 
     | dp/ife_unit/FE_PHC294_TMP_RST/A    |  ^   | dp/ife_unit/TMP_RST              | CLKBUF_X1 | 0.000 |   0.084 |    0.074 | 
     | dp/ife_unit/FE_PHC294_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN294_TMP_RST    | CLKBUF_X1 | 0.026 |   0.111 |    0.101 | 
     | dp/ife_unit/FE_PHC300_TMP_RST/A    |  ^   | dp/ife_unit/FE_PHN294_TMP_RST    | BUF_X1    | 0.000 |   0.111 |    0.101 | 
     | dp/ife_unit/FE_PHC300_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN300_TMP_RST    | BUF_X1    | 0.019 |   0.130 |    0.120 | 
     | dp/ife_unit/FE_PHC298_TMP_RST/A    |  ^   | dp/ife_unit/FE_PHN300_TMP_RST    | CLKBUF_X1 | 0.000 |   0.130 |    0.120 | 
     | dp/ife_unit/FE_PHC298_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN298_TMP_RST    | CLKBUF_X1 | 0.025 |   0.155 |    0.145 | 
     | dp/ife_unit/PC/FE_PHC269_TMP_RST/A |  ^   | dp/ife_unit/FE_PHN298_TMP_RST    | CLKBUF_X1 | 0.000 |   0.155 |    0.145 | 
     | dp/ife_unit/PC/FE_PHC269_TMP_RST/Z |  ^   | dp/ife_unit/PC/FE_PHN269_TMP_RST | CLKBUF_X1 | 0.028 |   0.183 |    0.173 | 
     | dp/ife_unit/PC/FE_OFC55_TMP_RST/A  |  ^   | dp/ife_unit/PC/FE_PHN269_TMP_RST | BUF_X2    | 0.000 |   0.183 |    0.173 | 
     | dp/ife_unit/PC/FE_OFC55_TMP_RST/Z  |  ^   | dp/ife_unit/PC/FE_OFN55_TMP_RST  | BUF_X2    | 0.107 |   0.290 |    0.280 | 
     | dp/ife_unit/PC/TMP_Q_reg[15]/RN    |  ^   | dp/ife_unit/PC/FE_OFN55_TMP_RST  | DFFR_X1   | 0.005 |   0.295 |    0.285 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                 |      |     |         |       |  Time   |   Time   | 
     |---------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                             |  ^   | CLK |         |       |   0.000 |    0.010 | 
     | dp/ife_unit/PC/TMP_Q_reg[15]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.010 | 
     +-------------------------------------------------------------------------------------+ 
Path 44: MET Removal Check with Pin dp/ife_unit/PC/TMP_Q_reg[13]/CK 
Endpoint:   dp/ife_unit/PC/TMP_Q_reg[13]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: dp/ife_unit/TMP_RST_reg/Q       (^) triggered by  leading edge of 
'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
+ Removal                       0.285
+ Phase Shift                   0.000
= Required Time                 0.285
  Arrival Time                  0.296
  Slack Time                    0.010
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                    |      |                                  |           |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-----------+-------+---------+----------| 
     | CLK                                |  ^   | CLK                              |           |       |   0.000 |   -0.010 | 
     | dp/ife_unit/TMP_RST_reg/CK         |  ^   | CLK                              | DFF_X1    | 0.000 |   0.000 |   -0.010 | 
     | dp/ife_unit/TMP_RST_reg/Q          |  ^   | dp/ife_unit/TMP_RST              | DFF_X1    | 0.084 |   0.084 |    0.074 | 
     | dp/ife_unit/FE_PHC294_TMP_RST/A    |  ^   | dp/ife_unit/TMP_RST              | CLKBUF_X1 | 0.000 |   0.084 |    0.074 | 
     | dp/ife_unit/FE_PHC294_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN294_TMP_RST    | CLKBUF_X1 | 0.026 |   0.111 |    0.100 | 
     | dp/ife_unit/FE_PHC300_TMP_RST/A    |  ^   | dp/ife_unit/FE_PHN294_TMP_RST    | BUF_X1    | 0.000 |   0.111 |    0.100 | 
     | dp/ife_unit/FE_PHC300_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN300_TMP_RST    | BUF_X1    | 0.019 |   0.130 |    0.120 | 
     | dp/ife_unit/FE_PHC298_TMP_RST/A    |  ^   | dp/ife_unit/FE_PHN300_TMP_RST    | CLKBUF_X1 | 0.000 |   0.130 |    0.120 | 
     | dp/ife_unit/FE_PHC298_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN298_TMP_RST    | CLKBUF_X1 | 0.025 |   0.155 |    0.145 | 
     | dp/ife_unit/PC/FE_PHC269_TMP_RST/A |  ^   | dp/ife_unit/FE_PHN298_TMP_RST    | CLKBUF_X1 | 0.000 |   0.155 |    0.145 | 
     | dp/ife_unit/PC/FE_PHC269_TMP_RST/Z |  ^   | dp/ife_unit/PC/FE_PHN269_TMP_RST | CLKBUF_X1 | 0.028 |   0.183 |    0.173 | 
     | dp/ife_unit/PC/FE_OFC55_TMP_RST/A  |  ^   | dp/ife_unit/PC/FE_PHN269_TMP_RST | BUF_X2    | 0.000 |   0.183 |    0.173 | 
     | dp/ife_unit/PC/FE_OFC55_TMP_RST/Z  |  ^   | dp/ife_unit/PC/FE_OFN55_TMP_RST  | BUF_X2    | 0.107 |   0.290 |    0.280 | 
     | dp/ife_unit/PC/TMP_Q_reg[13]/RN    |  ^   | dp/ife_unit/PC/FE_OFN55_TMP_RST  | DFFR_X1   | 0.006 |   0.296 |    0.285 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                 |      |     |         |       |  Time   |   Time   | 
     |---------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                             |  ^   | CLK |         |       |   0.000 |    0.010 | 
     | dp/ife_unit/PC/TMP_Q_reg[13]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.010 | 
     +-------------------------------------------------------------------------------------+ 
Path 45: MET Removal Check with Pin dp/ife_unit/PC/TMP_Q_reg[14]/CK 
Endpoint:   dp/ife_unit/PC/TMP_Q_reg[14]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: dp/ife_unit/TMP_RST_reg/Q       (^) triggered by  leading edge of 
'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
+ Removal                       0.285
+ Phase Shift                   0.000
= Required Time                 0.285
  Arrival Time                  0.296
  Slack Time                    0.010
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                    |      |                                  |           |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-----------+-------+---------+----------| 
     | CLK                                |  ^   | CLK                              |           |       |   0.000 |   -0.010 | 
     | dp/ife_unit/TMP_RST_reg/CK         |  ^   | CLK                              | DFF_X1    | 0.000 |   0.000 |   -0.010 | 
     | dp/ife_unit/TMP_RST_reg/Q          |  ^   | dp/ife_unit/TMP_RST              | DFF_X1    | 0.084 |   0.084 |    0.074 | 
     | dp/ife_unit/FE_PHC294_TMP_RST/A    |  ^   | dp/ife_unit/TMP_RST              | CLKBUF_X1 | 0.000 |   0.084 |    0.074 | 
     | dp/ife_unit/FE_PHC294_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN294_TMP_RST    | CLKBUF_X1 | 0.026 |   0.111 |    0.100 | 
     | dp/ife_unit/FE_PHC300_TMP_RST/A    |  ^   | dp/ife_unit/FE_PHN294_TMP_RST    | BUF_X1    | 0.000 |   0.111 |    0.100 | 
     | dp/ife_unit/FE_PHC300_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN300_TMP_RST    | BUF_X1    | 0.019 |   0.130 |    0.120 | 
     | dp/ife_unit/FE_PHC298_TMP_RST/A    |  ^   | dp/ife_unit/FE_PHN300_TMP_RST    | CLKBUF_X1 | 0.000 |   0.130 |    0.120 | 
     | dp/ife_unit/FE_PHC298_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN298_TMP_RST    | CLKBUF_X1 | 0.025 |   0.155 |    0.145 | 
     | dp/ife_unit/PC/FE_PHC269_TMP_RST/A |  ^   | dp/ife_unit/FE_PHN298_TMP_RST    | CLKBUF_X1 | 0.000 |   0.155 |    0.145 | 
     | dp/ife_unit/PC/FE_PHC269_TMP_RST/Z |  ^   | dp/ife_unit/PC/FE_PHN269_TMP_RST | CLKBUF_X1 | 0.028 |   0.183 |    0.173 | 
     | dp/ife_unit/PC/FE_OFC55_TMP_RST/A  |  ^   | dp/ife_unit/PC/FE_PHN269_TMP_RST | BUF_X2    | 0.000 |   0.183 |    0.173 | 
     | dp/ife_unit/PC/FE_OFC55_TMP_RST/Z  |  ^   | dp/ife_unit/PC/FE_OFN55_TMP_RST  | BUF_X2    | 0.107 |   0.290 |    0.280 | 
     | dp/ife_unit/PC/TMP_Q_reg[14]/RN    |  ^   | dp/ife_unit/PC/FE_OFN55_TMP_RST  | DFFR_X1   | 0.006 |   0.296 |    0.285 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                 |      |     |         |       |  Time   |   Time   | 
     |---------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                             |  ^   | CLK |         |       |   0.000 |    0.010 | 
     | dp/ife_unit/PC/TMP_Q_reg[14]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.010 | 
     +-------------------------------------------------------------------------------------+ 
Path 46: MET Removal Check with Pin dp/ife_unit/PC/TMP_Q_reg[11]/CK 
Endpoint:   dp/ife_unit/PC/TMP_Q_reg[11]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: dp/ife_unit/TMP_RST_reg/Q       (^) triggered by  leading edge of 
'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
+ Removal                       0.285
+ Phase Shift                   0.000
= Required Time                 0.285
  Arrival Time                  0.296
  Slack Time                    0.011
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                    |      |                                  |           |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-----------+-------+---------+----------| 
     | CLK                                |  ^   | CLK                              |           |       |   0.000 |   -0.011 | 
     | dp/ife_unit/TMP_RST_reg/CK         |  ^   | CLK                              | DFF_X1    | 0.000 |   0.000 |   -0.011 | 
     | dp/ife_unit/TMP_RST_reg/Q          |  ^   | dp/ife_unit/TMP_RST              | DFF_X1    | 0.084 |   0.084 |    0.074 | 
     | dp/ife_unit/FE_PHC294_TMP_RST/A    |  ^   | dp/ife_unit/TMP_RST              | CLKBUF_X1 | 0.000 |   0.084 |    0.074 | 
     | dp/ife_unit/FE_PHC294_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN294_TMP_RST    | CLKBUF_X1 | 0.026 |   0.111 |    0.100 | 
     | dp/ife_unit/FE_PHC300_TMP_RST/A    |  ^   | dp/ife_unit/FE_PHN294_TMP_RST    | BUF_X1    | 0.000 |   0.111 |    0.100 | 
     | dp/ife_unit/FE_PHC300_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN300_TMP_RST    | BUF_X1    | 0.019 |   0.130 |    0.119 | 
     | dp/ife_unit/FE_PHC298_TMP_RST/A    |  ^   | dp/ife_unit/FE_PHN300_TMP_RST    | CLKBUF_X1 | 0.000 |   0.130 |    0.119 | 
     | dp/ife_unit/FE_PHC298_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN298_TMP_RST    | CLKBUF_X1 | 0.025 |   0.155 |    0.145 | 
     | dp/ife_unit/PC/FE_PHC269_TMP_RST/A |  ^   | dp/ife_unit/FE_PHN298_TMP_RST    | CLKBUF_X1 | 0.000 |   0.155 |    0.145 | 
     | dp/ife_unit/PC/FE_PHC269_TMP_RST/Z |  ^   | dp/ife_unit/PC/FE_PHN269_TMP_RST | CLKBUF_X1 | 0.028 |   0.183 |    0.173 | 
     | dp/ife_unit/PC/FE_OFC55_TMP_RST/A  |  ^   | dp/ife_unit/PC/FE_PHN269_TMP_RST | BUF_X2    | 0.000 |   0.183 |    0.173 | 
     | dp/ife_unit/PC/FE_OFC55_TMP_RST/Z  |  ^   | dp/ife_unit/PC/FE_OFN55_TMP_RST  | BUF_X2    | 0.107 |   0.290 |    0.279 | 
     | dp/ife_unit/PC/TMP_Q_reg[11]/RN    |  ^   | dp/ife_unit/PC/FE_OFN55_TMP_RST  | DFFR_X1   | 0.006 |   0.296 |    0.285 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                 |      |     |         |       |  Time   |   Time   | 
     |---------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                             |  ^   | CLK |         |       |   0.000 |    0.011 | 
     | dp/ife_unit/PC/TMP_Q_reg[11]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.011 | 
     +-------------------------------------------------------------------------------------+ 
Path 47: MET Removal Check with Pin dp/ife_unit/PC/TMP_Q_reg[12]/CK 
Endpoint:   dp/ife_unit/PC/TMP_Q_reg[12]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: dp/ife_unit/TMP_RST_reg/Q       (^) triggered by  leading edge of 
'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
+ Removal                       0.285
+ Phase Shift                   0.000
= Required Time                 0.285
  Arrival Time                  0.296
  Slack Time                    0.011
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                    |      |                                  |           |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-----------+-------+---------+----------| 
     | CLK                                |  ^   | CLK                              |           |       |   0.000 |   -0.011 | 
     | dp/ife_unit/TMP_RST_reg/CK         |  ^   | CLK                              | DFF_X1    | 0.000 |   0.000 |   -0.011 | 
     | dp/ife_unit/TMP_RST_reg/Q          |  ^   | dp/ife_unit/TMP_RST              | DFF_X1    | 0.084 |   0.084 |    0.074 | 
     | dp/ife_unit/FE_PHC294_TMP_RST/A    |  ^   | dp/ife_unit/TMP_RST              | CLKBUF_X1 | 0.000 |   0.084 |    0.074 | 
     | dp/ife_unit/FE_PHC294_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN294_TMP_RST    | CLKBUF_X1 | 0.026 |   0.111 |    0.100 | 
     | dp/ife_unit/FE_PHC300_TMP_RST/A    |  ^   | dp/ife_unit/FE_PHN294_TMP_RST    | BUF_X1    | 0.000 |   0.111 |    0.100 | 
     | dp/ife_unit/FE_PHC300_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN300_TMP_RST    | BUF_X1    | 0.019 |   0.130 |    0.119 | 
     | dp/ife_unit/FE_PHC298_TMP_RST/A    |  ^   | dp/ife_unit/FE_PHN300_TMP_RST    | CLKBUF_X1 | 0.000 |   0.130 |    0.119 | 
     | dp/ife_unit/FE_PHC298_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN298_TMP_RST    | CLKBUF_X1 | 0.025 |   0.155 |    0.145 | 
     | dp/ife_unit/PC/FE_PHC269_TMP_RST/A |  ^   | dp/ife_unit/FE_PHN298_TMP_RST    | CLKBUF_X1 | 0.000 |   0.155 |    0.145 | 
     | dp/ife_unit/PC/FE_PHC269_TMP_RST/Z |  ^   | dp/ife_unit/PC/FE_PHN269_TMP_RST | CLKBUF_X1 | 0.028 |   0.183 |    0.173 | 
     | dp/ife_unit/PC/FE_OFC55_TMP_RST/A  |  ^   | dp/ife_unit/PC/FE_PHN269_TMP_RST | BUF_X2    | 0.000 |   0.183 |    0.173 | 
     | dp/ife_unit/PC/FE_OFC55_TMP_RST/Z  |  ^   | dp/ife_unit/PC/FE_OFN55_TMP_RST  | BUF_X2    | 0.107 |   0.290 |    0.279 | 
     | dp/ife_unit/PC/TMP_Q_reg[12]/RN    |  ^   | dp/ife_unit/PC/FE_OFN55_TMP_RST  | DFFR_X1   | 0.006 |   0.296 |    0.285 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                 |      |     |         |       |  Time   |   Time   | 
     |---------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                             |  ^   | CLK |         |       |   0.000 |    0.011 | 
     | dp/ife_unit/PC/TMP_Q_reg[12]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.011 | 
     +-------------------------------------------------------------------------------------+ 
Path 48: MET Removal Check with Pin dp/ife_unit/PC/TMP_Q_reg[2]/CK 
Endpoint:   dp/ife_unit/PC/TMP_Q_reg[2]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: dp/ife_unit/TMP_RST_reg/Q      (^) triggered by  leading edge of 
'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
+ Removal                       0.285
+ Phase Shift                   0.000
= Required Time                 0.285
  Arrival Time                  0.296
  Slack Time                    0.011
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                    |      |                                  |           |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-----------+-------+---------+----------| 
     | CLK                                |  ^   | CLK                              |           |       |   0.000 |   -0.011 | 
     | dp/ife_unit/TMP_RST_reg/CK         |  ^   | CLK                              | DFF_X1    | 0.000 |   0.000 |   -0.011 | 
     | dp/ife_unit/TMP_RST_reg/Q          |  ^   | dp/ife_unit/TMP_RST              | DFF_X1    | 0.084 |   0.084 |    0.074 | 
     | dp/ife_unit/FE_PHC294_TMP_RST/A    |  ^   | dp/ife_unit/TMP_RST              | CLKBUF_X1 | 0.000 |   0.084 |    0.074 | 
     | dp/ife_unit/FE_PHC294_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN294_TMP_RST    | CLKBUF_X1 | 0.026 |   0.111 |    0.100 | 
     | dp/ife_unit/FE_PHC300_TMP_RST/A    |  ^   | dp/ife_unit/FE_PHN294_TMP_RST    | BUF_X1    | 0.000 |   0.111 |    0.100 | 
     | dp/ife_unit/FE_PHC300_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN300_TMP_RST    | BUF_X1    | 0.019 |   0.130 |    0.119 | 
     | dp/ife_unit/FE_PHC298_TMP_RST/A    |  ^   | dp/ife_unit/FE_PHN300_TMP_RST    | CLKBUF_X1 | 0.000 |   0.130 |    0.119 | 
     | dp/ife_unit/FE_PHC298_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN298_TMP_RST    | CLKBUF_X1 | 0.025 |   0.155 |    0.144 | 
     | dp/ife_unit/PC/FE_PHC269_TMP_RST/A |  ^   | dp/ife_unit/FE_PHN298_TMP_RST    | CLKBUF_X1 | 0.000 |   0.155 |    0.144 | 
     | dp/ife_unit/PC/FE_PHC269_TMP_RST/Z |  ^   | dp/ife_unit/PC/FE_PHN269_TMP_RST | CLKBUF_X1 | 0.028 |   0.183 |    0.172 | 
     | dp/ife_unit/PC/FE_OFC55_TMP_RST/A  |  ^   | dp/ife_unit/PC/FE_PHN269_TMP_RST | BUF_X2    | 0.000 |   0.183 |    0.172 | 
     | dp/ife_unit/PC/FE_OFC55_TMP_RST/Z  |  ^   | dp/ife_unit/PC/FE_OFN55_TMP_RST  | BUF_X2    | 0.107 |   0.290 |    0.279 | 
     | dp/ife_unit/PC/TMP_Q_reg[2]/RN     |  ^   | dp/ife_unit/PC/FE_OFN55_TMP_RST  | DFFR_X1   | 0.006 |   0.296 |    0.285 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |              Pin               | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                |      |     |         |       |  Time   |   Time   | 
     |--------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                            |  ^   | CLK |         |       |   0.000 |    0.011 | 
     | dp/ife_unit/PC/TMP_Q_reg[2]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.011 | 
     +------------------------------------------------------------------------------------+ 
Path 49: MET Removal Check with Pin dp/ife_unit/PC/TMP_Q_reg[0]/CK 
Endpoint:   dp/ife_unit/PC/TMP_Q_reg[0]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: dp/ife_unit/TMP_RST_reg/Q      (^) triggered by  leading edge of 
'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
+ Removal                       0.285
+ Phase Shift                   0.000
= Required Time                 0.285
  Arrival Time                  0.296
  Slack Time                    0.011
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                    |      |                                  |           |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-----------+-------+---------+----------| 
     | CLK                                |  ^   | CLK                              |           |       |   0.000 |   -0.011 | 
     | dp/ife_unit/TMP_RST_reg/CK         |  ^   | CLK                              | DFF_X1    | 0.000 |   0.000 |   -0.011 | 
     | dp/ife_unit/TMP_RST_reg/Q          |  ^   | dp/ife_unit/TMP_RST              | DFF_X1    | 0.084 |   0.084 |    0.073 | 
     | dp/ife_unit/FE_PHC294_TMP_RST/A    |  ^   | dp/ife_unit/TMP_RST              | CLKBUF_X1 | 0.000 |   0.084 |    0.073 | 
     | dp/ife_unit/FE_PHC294_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN294_TMP_RST    | CLKBUF_X1 | 0.026 |   0.111 |    0.100 | 
     | dp/ife_unit/FE_PHC300_TMP_RST/A    |  ^   | dp/ife_unit/FE_PHN294_TMP_RST    | BUF_X1    | 0.000 |   0.111 |    0.100 | 
     | dp/ife_unit/FE_PHC300_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN300_TMP_RST    | BUF_X1    | 0.019 |   0.130 |    0.119 | 
     | dp/ife_unit/FE_PHC298_TMP_RST/A    |  ^   | dp/ife_unit/FE_PHN300_TMP_RST    | CLKBUF_X1 | 0.000 |   0.130 |    0.119 | 
     | dp/ife_unit/FE_PHC298_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN298_TMP_RST    | CLKBUF_X1 | 0.025 |   0.155 |    0.144 | 
     | dp/ife_unit/PC/FE_PHC269_TMP_RST/A |  ^   | dp/ife_unit/FE_PHN298_TMP_RST    | CLKBUF_X1 | 0.000 |   0.155 |    0.144 | 
     | dp/ife_unit/PC/FE_PHC269_TMP_RST/Z |  ^   | dp/ife_unit/PC/FE_PHN269_TMP_RST | CLKBUF_X1 | 0.028 |   0.183 |    0.172 | 
     | dp/ife_unit/PC/FE_OFC55_TMP_RST/A  |  ^   | dp/ife_unit/PC/FE_PHN269_TMP_RST | BUF_X2    | 0.000 |   0.183 |    0.172 | 
     | dp/ife_unit/PC/FE_OFC55_TMP_RST/Z  |  ^   | dp/ife_unit/PC/FE_OFN55_TMP_RST  | BUF_X2    | 0.107 |   0.290 |    0.279 | 
     | dp/ife_unit/PC/TMP_Q_reg[0]/RN     |  ^   | dp/ife_unit/PC/FE_OFN55_TMP_RST  | DFFR_X1   | 0.006 |   0.296 |    0.285 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |              Pin               | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                |      |     |         |       |  Time   |   Time   | 
     |--------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                            |  ^   | CLK |         |       |   0.000 |    0.011 | 
     | dp/ife_unit/PC/TMP_Q_reg[0]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.011 | 
     +------------------------------------------------------------------------------------+ 
Path 50: MET Removal Check with Pin dp/ife_unit/PC/TMP_Q_reg[1]/CK 
Endpoint:   dp/ife_unit/PC/TMP_Q_reg[1]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: dp/ife_unit/TMP_RST_reg/Q      (^) triggered by  leading edge of 
'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
+ Removal                       0.285
+ Phase Shift                   0.000
= Required Time                 0.285
  Arrival Time                  0.297
  Slack Time                    0.012
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                    |      |                                  |           |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-----------+-------+---------+----------| 
     | CLK                                |  ^   | CLK                              |           |       |   0.000 |   -0.012 | 
     | dp/ife_unit/TMP_RST_reg/CK         |  ^   | CLK                              | DFF_X1    | 0.000 |   0.000 |   -0.012 | 
     | dp/ife_unit/TMP_RST_reg/Q          |  ^   | dp/ife_unit/TMP_RST              | DFF_X1    | 0.084 |   0.084 |    0.073 | 
     | dp/ife_unit/FE_PHC294_TMP_RST/A    |  ^   | dp/ife_unit/TMP_RST              | CLKBUF_X1 | 0.000 |   0.084 |    0.073 | 
     | dp/ife_unit/FE_PHC294_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN294_TMP_RST    | CLKBUF_X1 | 0.026 |   0.111 |    0.099 | 
     | dp/ife_unit/FE_PHC300_TMP_RST/A    |  ^   | dp/ife_unit/FE_PHN294_TMP_RST    | BUF_X1    | 0.000 |   0.111 |    0.099 | 
     | dp/ife_unit/FE_PHC300_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN300_TMP_RST    | BUF_X1    | 0.019 |   0.130 |    0.118 | 
     | dp/ife_unit/FE_PHC298_TMP_RST/A    |  ^   | dp/ife_unit/FE_PHN300_TMP_RST    | CLKBUF_X1 | 0.000 |   0.130 |    0.118 | 
     | dp/ife_unit/FE_PHC298_TMP_RST/Z    |  ^   | dp/ife_unit/FE_PHN298_TMP_RST    | CLKBUF_X1 | 0.025 |   0.155 |    0.144 | 
     | dp/ife_unit/PC/FE_PHC269_TMP_RST/A |  ^   | dp/ife_unit/FE_PHN298_TMP_RST    | CLKBUF_X1 | 0.000 |   0.155 |    0.144 | 
     | dp/ife_unit/PC/FE_PHC269_TMP_RST/Z |  ^   | dp/ife_unit/PC/FE_PHN269_TMP_RST | CLKBUF_X1 | 0.028 |   0.183 |    0.172 | 
     | dp/ife_unit/PC/FE_OFC55_TMP_RST/A  |  ^   | dp/ife_unit/PC/FE_PHN269_TMP_RST | BUF_X2    | 0.000 |   0.183 |    0.172 | 
     | dp/ife_unit/PC/FE_OFC55_TMP_RST/Z  |  ^   | dp/ife_unit/PC/FE_OFN55_TMP_RST  | BUF_X2    | 0.107 |   0.290 |    0.278 | 
     | dp/ife_unit/PC/TMP_Q_reg[1]/RN     |  ^   | dp/ife_unit/PC/FE_OFN55_TMP_RST  | DFFR_X1   | 0.007 |   0.297 |    0.285 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |              Pin               | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                |      |     |         |       |  Time   |   Time   | 
     |--------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                            |  ^   | CLK |         |       |   0.000 |    0.012 | 
     | dp/ife_unit/PC/TMP_Q_reg[1]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.012 | 
     +------------------------------------------------------------------------------------+ 

