{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1696011900704 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1696011900705 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 29 15:25:00 2023 " "Processing started: Fri Sep 29 15:25:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1696011900705 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1696011900705 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProcessadorMulticiclo -c ProcessadorMulticiclo " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProcessadorMulticiclo -c ProcessadorMulticiclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1696011900705 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1696011901463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processadormulticiclo.v 1 1 " "Found 1 design units, including 1 entities, in source file processadormulticiclo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProcessadorMulticiclo " "Found entity 1: ProcessadorMulticiclo" {  } { { "ProcessadorMulticiclo.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/ProcessadorMulticiclo.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696011901570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1696011901570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificador.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodificador.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/decodificador.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696011901574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1696011901574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradoresr.v 1 1 " "Found 1 design units, including 1 entities, in source file registradoresr.v" { { "Info" "ISGN_ENTITY_NAME" "1 registradoresR " "Found entity 1: registradoresR" {  } { { "registradoresR.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/registradoresR.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696011901582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1696011901582 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "contadoresR.v(13) " "Verilog HDL information at contadoresR.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "contadoresR.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/contadoresR.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1696011901587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadoresr.v 1 1 " "Found 1 design units, including 1 entities, in source file contadoresr.v" { { "Info" "ISGN_ENTITY_NAME" "1 contadoresR " "Found entity 1: contadoresR" {  } { { "contadoresR.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/contadoresR.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696011901588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1696011901588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradoresi.v 1 1 " "Found 1 design units, including 1 entities, in source file registradoresi.v" { { "Info" "ISGN_ENTITY_NAME" "1 registradoresI " "Found entity 1: registradoresI" {  } { { "registradoresI.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/registradoresI.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696011901592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1696011901592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/counter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696011901597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1696011901597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/ULA.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696011901601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1696011901601 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus II megafunction library" {  } { { "mux.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/mux.v" 6 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1696011901605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/mux.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696011901605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1696011901605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduloteste.v 1 1 " "Found 1 design units, including 1 entities, in source file moduloteste.v" { { "Info" "ISGN_ENTITY_NAME" "1 moduloTeste " "Found entity 1: moduloTeste" {  } { { "moduloTeste.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/moduloTeste.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696011901611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1696011901611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memlpm.v 1 1 " "Found 1 design units, including 1 entities, in source file memlpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemLPM " "Found entity 1: MemLPM" {  } { { "MemLPM.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/MemLPM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696011901616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1696011901616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file dec3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec3to8 " "Found entity 1: dec3to8" {  } { { "dec3to8.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/dec3to8.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696011901620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1696011901620 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "moduloTeste " "Elaborating entity \"moduloTeste\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1696011901720 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[16\] moduloTeste.v(22) " "Output port \"LEDR\[16\]\" at moduloTeste.v(22) has no driver" {  } { { "moduloTeste.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/moduloTeste.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1696011901722 "|moduloTeste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8..1\] moduloTeste.v(27) " "Output port \"LEDG\[8..1\]\" at moduloTeste.v(27) has no driver" {  } { { "moduloTeste.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/moduloTeste.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1696011901722 "|moduloTeste"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProcessadorMulticiclo ProcessadorMulticiclo:processador " "Elaborating entity \"ProcessadorMulticiclo\" for hierarchy \"ProcessadorMulticiclo:processador\"" {  } { { "moduloTeste.v" "processador" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/moduloTeste.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696011901725 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "G ProcessadorMulticiclo.v(119) " "Verilog HDL Always Construct warning at ProcessadorMulticiclo.v(119): variable \"G\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ProcessadorMulticiclo.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/ProcessadorMulticiclo.v" 119 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1696011901728 "|moduloTeste|ProcessadorMulticiclo:processador"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ProcessadorMulticiclo.v(107) " "Verilog HDL Case Statement warning at ProcessadorMulticiclo.v(107): incomplete case statement has no default case item" {  } { { "ProcessadorMulticiclo.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/ProcessadorMulticiclo.v" 107 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1696011901728 "|moduloTeste|ProcessadorMulticiclo:processador"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ProcessadorMulticiclo.v(147) " "Verilog HDL Case Statement warning at ProcessadorMulticiclo.v(147): incomplete case statement has no default case item" {  } { { "ProcessadorMulticiclo.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/ProcessadorMulticiclo.v" 147 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1696011901728 "|moduloTeste|ProcessadorMulticiclo:processador"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ProcessadorMulticiclo.v(169) " "Verilog HDL Case Statement warning at ProcessadorMulticiclo.v(169): incomplete case statement has no default case item" {  } { { "ProcessadorMulticiclo.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/ProcessadorMulticiclo.v" 169 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1696011901728 "|moduloTeste|ProcessadorMulticiclo:processador"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ProcessadorMulticiclo.v(191) " "Verilog HDL Case Statement warning at ProcessadorMulticiclo.v(191): incomplete case statement has no default case item" {  } { { "ProcessadorMulticiclo.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/ProcessadorMulticiclo.v" 191 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1696011901728 "|moduloTeste|ProcessadorMulticiclo:processador"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ProcessadorMulticiclo.v(97) " "Verilog HDL Case Statement warning at ProcessadorMulticiclo.v(97): incomplete case statement has no default case item" {  } { { "ProcessadorMulticiclo.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/ProcessadorMulticiclo.v" 97 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1696011901728 "|moduloTeste|ProcessadorMulticiclo:processador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter ProcessadorMulticiclo:processador\|counter:Tstep " "Elaborating entity \"counter\" for hierarchy \"ProcessadorMulticiclo:processador\|counter:Tstep\"" {  } { { "ProcessadorMulticiclo.v" "Tstep" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/ProcessadorMulticiclo.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696011901731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 ProcessadorMulticiclo:processador\|dec3to8:RegX " "Elaborating entity \"dec3to8\" for hierarchy \"ProcessadorMulticiclo:processador\|dec3to8:RegX\"" {  } { { "ProcessadorMulticiclo.v" "RegX" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/ProcessadorMulticiclo.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696011901736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradoresR ProcessadorMulticiclo:processador\|registradoresR:Reg0 " "Elaborating entity \"registradoresR\" for hierarchy \"ProcessadorMulticiclo:processador\|registradoresR:Reg0\"" {  } { { "ProcessadorMulticiclo.v" "Reg0" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/ProcessadorMulticiclo.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696011901744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadoresR ProcessadorMulticiclo:processador\|contadoresR:Reg7 " "Elaborating entity \"contadoresR\" for hierarchy \"ProcessadorMulticiclo:processador\|contadoresR:Reg7\"" {  } { { "ProcessadorMulticiclo.v" "Reg7" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/ProcessadorMulticiclo.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696011901782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradoresI ProcessadorMulticiclo:processador\|registradoresI:RegI " "Elaborating entity \"registradoresI\" for hierarchy \"ProcessadorMulticiclo:processador\|registradoresI:RegI\"" {  } { { "ProcessadorMulticiclo.v" "RegI" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/ProcessadorMulticiclo.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696011901786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ProcessadorMulticiclo:processador\|ULA:ula " "Elaborating entity \"ULA\" for hierarchy \"ProcessadorMulticiclo:processador\|ULA:ula\"" {  } { { "ProcessadorMulticiclo.v" "ula" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/ProcessadorMulticiclo.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696011901790 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ULA.v(25) " "Verilog HDL Case Statement warning at ULA.v(25): incomplete case statement has no default case item" {  } { { "ULA.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/ULA.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1696011901791 "|moduloTeste|ProcessadorMulticiclo:processador|ULA:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ResultadoULA ULA.v(24) " "Verilog HDL Always Construct warning at ULA.v(24): inferring latch(es) for variable \"ResultadoULA\", which holds its previous value in one or more paths through the always construct" {  } { { "ULA.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/ULA.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1696011901792 "|moduloTeste|ProcessadorMulticiclo:processador|ULA:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ResultadoULA\[0\] ULA.v(24) " "Inferred latch for \"ResultadoULA\[0\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1696011901792 "|moduloTeste|ProcessadorMulticiclo:processador|ULA:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ResultadoULA\[1\] ULA.v(24) " "Inferred latch for \"ResultadoULA\[1\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1696011901792 "|moduloTeste|ProcessadorMulticiclo:processador|ULA:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ResultadoULA\[2\] ULA.v(24) " "Inferred latch for \"ResultadoULA\[2\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1696011901792 "|moduloTeste|ProcessadorMulticiclo:processador|ULA:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ResultadoULA\[3\] ULA.v(24) " "Inferred latch for \"ResultadoULA\[3\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1696011901792 "|moduloTeste|ProcessadorMulticiclo:processador|ULA:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ResultadoULA\[4\] ULA.v(24) " "Inferred latch for \"ResultadoULA\[4\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1696011901792 "|moduloTeste|ProcessadorMulticiclo:processador|ULA:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ResultadoULA\[5\] ULA.v(24) " "Inferred latch for \"ResultadoULA\[5\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1696011901792 "|moduloTeste|ProcessadorMulticiclo:processador|ULA:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ResultadoULA\[6\] ULA.v(24) " "Inferred latch for \"ResultadoULA\[6\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1696011901792 "|moduloTeste|ProcessadorMulticiclo:processador|ULA:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ResultadoULA\[7\] ULA.v(24) " "Inferred latch for \"ResultadoULA\[7\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1696011901792 "|moduloTeste|ProcessadorMulticiclo:processador|ULA:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ResultadoULA\[8\] ULA.v(24) " "Inferred latch for \"ResultadoULA\[8\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1696011901792 "|moduloTeste|ProcessadorMulticiclo:processador|ULA:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ResultadoULA\[9\] ULA.v(24) " "Inferred latch for \"ResultadoULA\[9\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1696011901793 "|moduloTeste|ProcessadorMulticiclo:processador|ULA:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ResultadoULA\[10\] ULA.v(24) " "Inferred latch for \"ResultadoULA\[10\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1696011901793 "|moduloTeste|ProcessadorMulticiclo:processador|ULA:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ResultadoULA\[11\] ULA.v(24) " "Inferred latch for \"ResultadoULA\[11\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1696011901793 "|moduloTeste|ProcessadorMulticiclo:processador|ULA:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ResultadoULA\[12\] ULA.v(24) " "Inferred latch for \"ResultadoULA\[12\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1696011901793 "|moduloTeste|ProcessadorMulticiclo:processador|ULA:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ResultadoULA\[13\] ULA.v(24) " "Inferred latch for \"ResultadoULA\[13\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1696011901793 "|moduloTeste|ProcessadorMulticiclo:processador|ULA:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ResultadoULA\[14\] ULA.v(24) " "Inferred latch for \"ResultadoULA\[14\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1696011901793 "|moduloTeste|ProcessadorMulticiclo:processador|ULA:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ResultadoULA\[15\] ULA.v(24) " "Inferred latch for \"ResultadoULA\[15\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1696011901793 "|moduloTeste|ProcessadorMulticiclo:processador|ULA:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux ProcessadorMulticiclo:processador\|mux:MUX " "Elaborating entity \"mux\" for hierarchy \"ProcessadorMulticiclo:processador\|mux:MUX\"" {  } { { "ProcessadorMulticiclo.v" "MUX" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/ProcessadorMulticiclo.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696011901798 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DIN mux.v(14) " "Verilog HDL Always Construct warning at mux.v(14): variable \"DIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/mux.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1696011901800 "|moduloTeste|ProcessadorMulticiclo:processador|mux:MUX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "G mux.v(15) " "Verilog HDL Always Construct warning at mux.v(15): variable \"G\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/mux.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1696011901800 "|moduloTeste|ProcessadorMulticiclo:processador|mux:MUX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R0 mux.v(18) " "Verilog HDL Always Construct warning at mux.v(18): variable \"R0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/mux.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1696011901800 "|moduloTeste|ProcessadorMulticiclo:processador|mux:MUX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R1 mux.v(19) " "Verilog HDL Always Construct warning at mux.v(19): variable \"R1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/mux.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1696011901800 "|moduloTeste|ProcessadorMulticiclo:processador|mux:MUX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R2 mux.v(20) " "Verilog HDL Always Construct warning at mux.v(20): variable \"R2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/mux.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1696011901800 "|moduloTeste|ProcessadorMulticiclo:processador|mux:MUX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R3 mux.v(21) " "Verilog HDL Always Construct warning at mux.v(21): variable \"R3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/mux.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1696011901800 "|moduloTeste|ProcessadorMulticiclo:processador|mux:MUX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R4 mux.v(22) " "Verilog HDL Always Construct warning at mux.v(22): variable \"R4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/mux.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1696011901800 "|moduloTeste|ProcessadorMulticiclo:processador|mux:MUX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R5 mux.v(23) " "Verilog HDL Always Construct warning at mux.v(23): variable \"R5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/mux.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1696011901801 "|moduloTeste|ProcessadorMulticiclo:processador|mux:MUX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R6 mux.v(24) " "Verilog HDL Always Construct warning at mux.v(24): variable \"R6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/mux.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1696011901801 "|moduloTeste|ProcessadorMulticiclo:processador|mux:MUX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R7 mux.v(25) " "Verilog HDL Always Construct warning at mux.v(25): variable \"R7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/mux.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1696011901801 "|moduloTeste|ProcessadorMulticiclo:processador|mux:MUX"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mux.v(17) " "Verilog HDL Case Statement warning at mux.v(17): incomplete case statement has no default case item" {  } { { "mux.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/mux.v" 17 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1696011901801 "|moduloTeste|ProcessadorMulticiclo:processador|mux:MUX"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mux.v(17) " "Verilog HDL Case Statement information at mux.v(17): all case item expressions in this case statement are onehot" {  } { { "mux.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/mux.v" 17 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1696011901801 "|moduloTeste|ProcessadorMulticiclo:processador|mux:MUX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MUXOut mux.v(13) " "Verilog HDL Always Construct warning at mux.v(13): inferring latch(es) for variable \"MUXOut\", which holds its previous value in one or more paths through the always construct" {  } { { "mux.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/mux.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1696011901801 "|moduloTeste|ProcessadorMulticiclo:processador|mux:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUXOut\[0\] mux.v(15) " "Inferred latch for \"MUXOut\[0\]\" at mux.v(15)" {  } { { "mux.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/mux.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1696011901801 "|moduloTeste|ProcessadorMulticiclo:processador|mux:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUXOut\[1\] mux.v(15) " "Inferred latch for \"MUXOut\[1\]\" at mux.v(15)" {  } { { "mux.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/mux.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1696011901801 "|moduloTeste|ProcessadorMulticiclo:processador|mux:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUXOut\[2\] mux.v(15) " "Inferred latch for \"MUXOut\[2\]\" at mux.v(15)" {  } { { "mux.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/mux.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1696011901801 "|moduloTeste|ProcessadorMulticiclo:processador|mux:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUXOut\[3\] mux.v(15) " "Inferred latch for \"MUXOut\[3\]\" at mux.v(15)" {  } { { "mux.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/mux.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1696011901801 "|moduloTeste|ProcessadorMulticiclo:processador|mux:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUXOut\[4\] mux.v(15) " "Inferred latch for \"MUXOut\[4\]\" at mux.v(15)" {  } { { "mux.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/mux.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1696011901802 "|moduloTeste|ProcessadorMulticiclo:processador|mux:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUXOut\[5\] mux.v(15) " "Inferred latch for \"MUXOut\[5\]\" at mux.v(15)" {  } { { "mux.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/mux.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1696011901802 "|moduloTeste|ProcessadorMulticiclo:processador|mux:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUXOut\[6\] mux.v(15) " "Inferred latch for \"MUXOut\[6\]\" at mux.v(15)" {  } { { "mux.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/mux.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1696011901802 "|moduloTeste|ProcessadorMulticiclo:processador|mux:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUXOut\[7\] mux.v(15) " "Inferred latch for \"MUXOut\[7\]\" at mux.v(15)" {  } { { "mux.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/mux.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1696011901802 "|moduloTeste|ProcessadorMulticiclo:processador|mux:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUXOut\[8\] mux.v(15) " "Inferred latch for \"MUXOut\[8\]\" at mux.v(15)" {  } { { "mux.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/mux.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1696011901802 "|moduloTeste|ProcessadorMulticiclo:processador|mux:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUXOut\[9\] mux.v(15) " "Inferred latch for \"MUXOut\[9\]\" at mux.v(15)" {  } { { "mux.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/mux.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1696011901802 "|moduloTeste|ProcessadorMulticiclo:processador|mux:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUXOut\[10\] mux.v(15) " "Inferred latch for \"MUXOut\[10\]\" at mux.v(15)" {  } { { "mux.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/mux.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1696011901802 "|moduloTeste|ProcessadorMulticiclo:processador|mux:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUXOut\[11\] mux.v(15) " "Inferred latch for \"MUXOut\[11\]\" at mux.v(15)" {  } { { "mux.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/mux.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1696011901802 "|moduloTeste|ProcessadorMulticiclo:processador|mux:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUXOut\[12\] mux.v(15) " "Inferred latch for \"MUXOut\[12\]\" at mux.v(15)" {  } { { "mux.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/mux.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1696011901802 "|moduloTeste|ProcessadorMulticiclo:processador|mux:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUXOut\[13\] mux.v(15) " "Inferred latch for \"MUXOut\[13\]\" at mux.v(15)" {  } { { "mux.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/mux.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1696011901802 "|moduloTeste|ProcessadorMulticiclo:processador|mux:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUXOut\[14\] mux.v(15) " "Inferred latch for \"MUXOut\[14\]\" at mux.v(15)" {  } { { "mux.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/mux.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1696011901802 "|moduloTeste|ProcessadorMulticiclo:processador|mux:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUXOut\[15\] mux.v(15) " "Inferred latch for \"MUXOut\[15\]\" at mux.v(15)" {  } { { "mux.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/mux.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1696011901802 "|moduloTeste|ProcessadorMulticiclo:processador|mux:MUX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemLPM MemLPM:memoria " "Elaborating entity \"MemLPM\" for hierarchy \"MemLPM:memoria\"" {  } { { "moduloTeste.v" "memoria" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/moduloTeste.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696011901807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MemLPM:memoria\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MemLPM:memoria\|altsyncram:altsyncram_component\"" {  } { { "MemLPM.v" "altsyncram_component" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/MemLPM.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696011901887 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemLPM:memoria\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MemLPM:memoria\|altsyncram:altsyncram_component\"" {  } { { "MemLPM.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/MemLPM.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696011901892 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemLPM:memoria\|altsyncram:altsyncram_component " "Instantiated megafunction \"MemLPM:memoria\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696011901893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696011901893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file memInicializacao.mif " "Parameter \"init_file\" = \"memInicializacao.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696011901893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696011901893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696011901893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696011901893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696011901893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696011901893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696011901893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696011901893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696011901893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696011901893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696011901893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696011901893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696011901893 ""}  } { { "MemLPM.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/MemLPM.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1696011901893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9pf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9pf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9pf1 " "Found entity 1: altsyncram_9pf1" {  } { { "db/altsyncram_9pf1.tdf" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/db/altsyncram_9pf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696011902007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1696011902007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9pf1 MemLPM:memoria\|altsyncram:altsyncram_component\|altsyncram_9pf1:auto_generated " "Elaborating entity \"altsyncram_9pf1\" for hierarchy \"MemLPM:memoria\|altsyncram:altsyncram_component\|altsyncram_9pf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696011902009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador decodificador:Display0_DIN " "Elaborating entity \"decodificador\" for hierarchy \"decodificador:Display0_DIN\"" {  } { { "moduloTeste.v" "Display0_DIN" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/moduloTeste.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696011902018 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1696011903220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessadorMulticiclo:processador\|mux:MUX\|MUXOut\[0\] " "Latch ProcessadorMulticiclo:processador\|mux:MUX\|MUXOut\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessadorMulticiclo:processador\|counter:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal ProcessadorMulticiclo:processador\|counter:Tstep\|Q\[0\]" {  } { { "counter.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/counter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1696011903262 ""}  } { { "mux.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/mux.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1696011903262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessadorMulticiclo:processador\|mux:MUX\|MUXOut\[1\] " "Latch ProcessadorMulticiclo:processador\|mux:MUX\|MUXOut\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessadorMulticiclo:processador\|counter:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal ProcessadorMulticiclo:processador\|counter:Tstep\|Q\[0\]" {  } { { "counter.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/counter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1696011903262 ""}  } { { "mux.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/mux.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1696011903262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessadorMulticiclo:processador\|mux:MUX\|MUXOut\[2\] " "Latch ProcessadorMulticiclo:processador\|mux:MUX\|MUXOut\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessadorMulticiclo:processador\|counter:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal ProcessadorMulticiclo:processador\|counter:Tstep\|Q\[0\]" {  } { { "counter.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/counter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1696011903262 ""}  } { { "mux.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/mux.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1696011903262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessadorMulticiclo:processador\|mux:MUX\|MUXOut\[3\] " "Latch ProcessadorMulticiclo:processador\|mux:MUX\|MUXOut\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessadorMulticiclo:processador\|counter:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal ProcessadorMulticiclo:processador\|counter:Tstep\|Q\[0\]" {  } { { "counter.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/counter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1696011903263 ""}  } { { "mux.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/mux.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1696011903263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessadorMulticiclo:processador\|mux:MUX\|MUXOut\[4\] " "Latch ProcessadorMulticiclo:processador\|mux:MUX\|MUXOut\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessadorMulticiclo:processador\|counter:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal ProcessadorMulticiclo:processador\|counter:Tstep\|Q\[0\]" {  } { { "counter.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/counter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1696011903263 ""}  } { { "mux.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/mux.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1696011903263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessadorMulticiclo:processador\|mux:MUX\|MUXOut\[5\] " "Latch ProcessadorMulticiclo:processador\|mux:MUX\|MUXOut\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessadorMulticiclo:processador\|counter:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal ProcessadorMulticiclo:processador\|counter:Tstep\|Q\[0\]" {  } { { "counter.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/counter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1696011903263 ""}  } { { "mux.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/mux.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1696011903263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessadorMulticiclo:processador\|mux:MUX\|MUXOut\[6\] " "Latch ProcessadorMulticiclo:processador\|mux:MUX\|MUXOut\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessadorMulticiclo:processador\|counter:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal ProcessadorMulticiclo:processador\|counter:Tstep\|Q\[0\]" {  } { { "counter.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/counter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1696011903263 ""}  } { { "mux.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/mux.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1696011903263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessadorMulticiclo:processador\|mux:MUX\|MUXOut\[7\] " "Latch ProcessadorMulticiclo:processador\|mux:MUX\|MUXOut\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessadorMulticiclo:processador\|counter:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal ProcessadorMulticiclo:processador\|counter:Tstep\|Q\[0\]" {  } { { "counter.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/counter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1696011903264 ""}  } { { "mux.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/mux.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1696011903264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessadorMulticiclo:processador\|mux:MUX\|MUXOut\[8\] " "Latch ProcessadorMulticiclo:processador\|mux:MUX\|MUXOut\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessadorMulticiclo:processador\|counter:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal ProcessadorMulticiclo:processador\|counter:Tstep\|Q\[0\]" {  } { { "counter.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/counter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1696011903264 ""}  } { { "mux.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/mux.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1696011903264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessadorMulticiclo:processador\|mux:MUX\|MUXOut\[9\] " "Latch ProcessadorMulticiclo:processador\|mux:MUX\|MUXOut\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessadorMulticiclo:processador\|counter:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal ProcessadorMulticiclo:processador\|counter:Tstep\|Q\[0\]" {  } { { "counter.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/counter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1696011903264 ""}  } { { "mux.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/mux.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1696011903264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessadorMulticiclo:processador\|mux:MUX\|MUXOut\[10\] " "Latch ProcessadorMulticiclo:processador\|mux:MUX\|MUXOut\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessadorMulticiclo:processador\|counter:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal ProcessadorMulticiclo:processador\|counter:Tstep\|Q\[0\]" {  } { { "counter.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/counter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1696011903264 ""}  } { { "mux.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/mux.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1696011903264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessadorMulticiclo:processador\|mux:MUX\|MUXOut\[11\] " "Latch ProcessadorMulticiclo:processador\|mux:MUX\|MUXOut\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessadorMulticiclo:processador\|counter:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal ProcessadorMulticiclo:processador\|counter:Tstep\|Q\[0\]" {  } { { "counter.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/counter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1696011903265 ""}  } { { "mux.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/mux.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1696011903265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessadorMulticiclo:processador\|mux:MUX\|MUXOut\[12\] " "Latch ProcessadorMulticiclo:processador\|mux:MUX\|MUXOut\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessadorMulticiclo:processador\|counter:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal ProcessadorMulticiclo:processador\|counter:Tstep\|Q\[0\]" {  } { { "counter.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/counter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1696011903265 ""}  } { { "mux.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/mux.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1696011903265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessadorMulticiclo:processador\|mux:MUX\|MUXOut\[13\] " "Latch ProcessadorMulticiclo:processador\|mux:MUX\|MUXOut\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessadorMulticiclo:processador\|counter:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal ProcessadorMulticiclo:processador\|counter:Tstep\|Q\[0\]" {  } { { "counter.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/counter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1696011903265 ""}  } { { "mux.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/mux.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1696011903265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessadorMulticiclo:processador\|mux:MUX\|MUXOut\[14\] " "Latch ProcessadorMulticiclo:processador\|mux:MUX\|MUXOut\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessadorMulticiclo:processador\|counter:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal ProcessadorMulticiclo:processador\|counter:Tstep\|Q\[0\]" {  } { { "counter.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/counter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1696011903265 ""}  } { { "mux.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/mux.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1696011903265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessadorMulticiclo:processador\|mux:MUX\|MUXOut\[15\] " "Latch ProcessadorMulticiclo:processador\|mux:MUX\|MUXOut\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessadorMulticiclo:processador\|counter:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal ProcessadorMulticiclo:processador\|counter:Tstep\|Q\[0\]" {  } { { "counter.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/counter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1696011903266 ""}  } { { "mux.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/mux.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1696011903266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessadorMulticiclo:processador\|ULA:ula\|ResultadoULA\[0\] " "Latch ProcessadorMulticiclo:processador\|ULA:ula\|ResultadoULA\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessadorMulticiclo:processador\|registradoresI:RegI\|IR\[8\] " "Ports D and ENA on the latch are fed by the same signal ProcessadorMulticiclo:processador\|registradoresI:RegI\|IR\[8\]" {  } { { "registradoresI.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/registradoresI.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1696011903266 ""}  } { { "ULA.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/ULA.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1696011903266 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "moduloTeste.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/moduloTeste.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1696011903760 "|moduloTeste|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "moduloTeste.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/moduloTeste.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1696011903760 "|moduloTeste|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "moduloTeste.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/moduloTeste.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1696011903760 "|moduloTeste|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "moduloTeste.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/moduloTeste.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1696011903760 "|moduloTeste|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "moduloTeste.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/moduloTeste.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1696011903760 "|moduloTeste|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "moduloTeste.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/moduloTeste.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1696011903760 "|moduloTeste|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "moduloTeste.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/moduloTeste.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1696011903760 "|moduloTeste|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "moduloTeste.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/moduloTeste.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1696011903760 "|moduloTeste|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "moduloTeste.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/moduloTeste.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1696011903760 "|moduloTeste|LEDG[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1696011903760 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/output_files/ProcessadorMulticiclo.map.smsg " "Generated suppressed messages file E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/output_files/ProcessadorMulticiclo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1696011904908 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1696011905179 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696011905179 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "moduloTeste.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/moduloTeste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696011905358 "|moduloTeste|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "moduloTeste.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/moduloTeste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696011905358 "|moduloTeste|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "moduloTeste.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/moduloTeste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696011905358 "|moduloTeste|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "moduloTeste.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/moduloTeste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696011905358 "|moduloTeste|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "moduloTeste.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/moduloTeste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696011905358 "|moduloTeste|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "moduloTeste.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/moduloTeste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696011905358 "|moduloTeste|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "moduloTeste.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/moduloTeste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696011905358 "|moduloTeste|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "moduloTeste.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/moduloTeste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696011905358 "|moduloTeste|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "moduloTeste.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/moduloTeste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696011905358 "|moduloTeste|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "moduloTeste.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/moduloTeste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696011905358 "|moduloTeste|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "moduloTeste.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/moduloTeste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696011905358 "|moduloTeste|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "moduloTeste.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/moduloTeste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696011905358 "|moduloTeste|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "moduloTeste.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/moduloTeste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696011905358 "|moduloTeste|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "moduloTeste.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/moduloTeste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696011905358 "|moduloTeste|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "moduloTeste.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/moduloTeste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696011905358 "|moduloTeste|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "moduloTeste.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/moduloTeste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696011905358 "|moduloTeste|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "moduloTeste.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/moduloTeste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696011905358 "|moduloTeste|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "moduloTeste.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/moduloTeste.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696011905358 "|moduloTeste|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "moduloTeste.v" "" { Text "E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/moduloTeste.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696011905358 "|moduloTeste|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1696011905358 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "654 " "Implemented 654 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1696011905365 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1696011905365 ""} { "Info" "ICUT_CUT_TM_LCELLS" "533 " "Implemented 533 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1696011905365 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1696011905365 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1696011905365 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 89 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 89 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4617 " "Peak virtual memory: 4617 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1696011905429 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 29 15:25:05 2023 " "Processing ended: Fri Sep 29 15:25:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1696011905429 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1696011905429 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1696011905429 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1696011905429 ""}
