Analysis & Synthesis report for SAP1_Verilog
Thu Sep 21 19:45:53 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Port Connectivity Checks: "ALS_Registrador_de_Saida:registrador_saida_inst|ALS_CI74173:ALS_CI74173_inst2"
  6. Port Connectivity Checks: "ALS_Registrador_de_Saida:registrador_saida_inst|ALS_CI74173:ALS_CI74173_inst1"
  7. Port Connectivity Checks: "ALS_Registrador_B:registrador_b_inst|ALS_CI74173:ALS_CI74173_inst2"
  8. Port Connectivity Checks: "ALS_Registrador_B:registrador_b_inst|ALS_CI74173:ALS_CI74173_inst1"
  9. Port Connectivity Checks: "SomadorSubtrator:somador_subtrator_inst"
 10. Port Connectivity Checks: "ALS_Acumulador:acumulador_inst|ALS_CI74173:ALS_CI74173_inst2"
 11. Port Connectivity Checks: "ALS_Acumulador:acumulador_inst|ALS_CI74173:ALS_CI74173_inst1"
 12. Port Connectivity Checks: "ALS_Registrador_de_Instrucao:registrador_inst|ALS_CI74173:ALS_CI74173_inst2"
 13. Port Connectivity Checks: "ALS_Registrador_de_Instrucao:registrador_inst|ALS_CI74173:ALS_CI74173_inst1"
 14. Port Connectivity Checks: "ALS_RAM16x8:ram_inst"
 15. Port Connectivity Checks: "ALS_REM_e_MUX_AA:rem_and_mux_inst|ALS_CI74173:ALS_CI74173_inst"
 16. Analysis & Synthesis Messages
 17. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Thu Sep 21 19:45:53 2023           ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; SAP1_Verilog                                ;
; Top-level Entity Name              ; SAP1_Verilog                                ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; SAP1_Verilog       ; SAP1_Verilog       ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALS_Registrador_de_Saida:registrador_saida_inst|ALS_CI74173:ALS_CI74173_inst2" ;
+---------+-------+----------+------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                      ;
+---------+-------+----------+------------------------------------------------------------------------------+
; rst     ; Input ; Info     ; Stuck at GND                                                                 ;
; e_saida ; Input ; Info     ; Stuck at VCC                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALS_Registrador_de_Saida:registrador_saida_inst|ALS_CI74173:ALS_CI74173_inst1" ;
+---------+-------+----------+------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                      ;
+---------+-------+----------+------------------------------------------------------------------------------+
; rst     ; Input ; Info     ; Stuck at GND                                                                 ;
; e_saida ; Input ; Info     ; Stuck at VCC                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALS_Registrador_B:registrador_b_inst|ALS_CI74173:ALS_CI74173_inst2" ;
+---------+-------+----------+-------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                           ;
+---------+-------+----------+-------------------------------------------------------------------+
; rst     ; Input ; Info     ; Stuck at GND                                                      ;
; e_saida ; Input ; Info     ; Stuck at VCC                                                      ;
+---------+-------+----------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALS_Registrador_B:registrador_b_inst|ALS_CI74173:ALS_CI74173_inst1" ;
+---------+-------+----------+-------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                           ;
+---------+-------+----------+-------------------------------------------------------------------+
; rst     ; Input ; Info     ; Stuck at GND                                                      ;
; e_saida ; Input ; Info     ; Stuck at VCC                                                      ;
+---------+-------+----------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SomadorSubtrator:somador_subtrator_inst"                                                                                                                  ;
+----------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type    ; Severity         ; Details                                                                                                                                      ;
+----------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; a        ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; b        ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; sub      ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; eu       ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; s        ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; A        ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; B        ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; Cin      ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; Subtrair ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; S        ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; Cout     ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+----------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALS_Acumulador:acumulador_inst|ALS_CI74173:ALS_CI74173_inst2" ;
+---------+-------+----------+-------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                     ;
+---------+-------+----------+-------------------------------------------------------------+
; rst     ; Input ; Info     ; Stuck at GND                                                ;
; e_saida ; Input ; Info     ; Stuck at VCC                                                ;
+---------+-------+----------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALS_Acumulador:acumulador_inst|ALS_CI74173:ALS_CI74173_inst1" ;
+---------+-------+----------+-------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                     ;
+---------+-------+----------+-------------------------------------------------------------+
; rst     ; Input ; Info     ; Stuck at GND                                                ;
; e_saida ; Input ; Info     ; Stuck at VCC                                                ;
+---------+-------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALS_Registrador_de_Instrucao:registrador_inst|ALS_CI74173:ALS_CI74173_inst2" ;
+---------+-------+----------+----------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                    ;
+---------+-------+----------+----------------------------------------------------------------------------+
; e_saida ; Input ; Info     ; Stuck at VCC                                                               ;
+---------+-------+----------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALS_Registrador_de_Instrucao:registrador_inst|ALS_CI74173:ALS_CI74173_inst1" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALS_RAM16x8:ram_inst"                                                              ;
+------+-------+----------+-------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------+
; d    ; Bidir ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+-------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALS_REM_e_MUX_AA:rem_and_mux_inst|ALS_CI74173:ALS_CI74173_inst" ;
+---------+-------+----------+---------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                       ;
+---------+-------+----------+---------------------------------------------------------------+
; rst     ; Input ; Info     ; Stuck at GND                                                  ;
; e_saida ; Input ; Info     ; Stuck at VCC                                                  ;
+---------+-------+----------+---------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu Sep 21 19:45:48 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SAP1_Verilog -c SAP1_Verilog
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/pedro/desktop/sap1verilog/als_somador_subtrator/somadorsubtrator.v
    Info (12023): Found entity 1: SomadorSubtrator File: C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Somador_Subtrator/SomadorSubtrator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pedro/desktop/sap1verilog/als_rem_e_mux_aa/als_rem_e_mux_aa.v
    Info (12023): Found entity 1: ALS_REM_e_MUX_AA File: C:/Users/Pedro/Desktop/Sap1Verilog/ALS_REM_e_MUX_AA/ALS_REM_e_MUX_AA.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/pedro/desktop/sap1verilog/als_registrador_de_saida/als_registrador_de_saida.v
    Info (12023): Found entity 1: ALS_Registrador_de_Saida File: C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Registrador_de_Saida/ALS_Registrador_de_Saida.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/pedro/desktop/sap1verilog/als_registrador_de_instrucao/als_registrador_de_instrucao.v
    Info (12023): Found entity 1: ALS_Registrador_de_Instrucao File: C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Registrador_de_Instrucao/ALS_Registrador_de_Instrucao.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/pedro/desktop/sap1verilog/als_registrador_b/als_registrador_b.v
    Info (12023): Found entity 1: ALS_Registrador_B File: C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Registrador_B/ALS_Registrador_B.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/pedro/desktop/sap1verilog/als_ram16x8/als_ram16x8.v
    Info (12023): Found entity 1: ALS_RAM16x8 File: C:/Users/Pedro/Desktop/Sap1Verilog/ALS_RAM16x8/ALS_RAM16x8.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/pedro/desktop/sap1verilog/als_controlador_sequenciador/als_controlador_sequenciador.v
    Info (12023): Found entity 1: ALS_Controlador_Sequenciador File: C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Controlador_Sequenciador/ALS_Controlador_Sequenciador.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/pedro/desktop/sap1verilog/als_contador_de_programa/als_contador_de_programa.v
    Info (12023): Found entity 1: ALS_Contador_de_Programa File: C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Contador_de_Programa/ALS_Contador_de_Programa.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pedro/desktop/sap1verilog/als_contador_anel/als_contador_anel.v
    Info (12023): Found entity 1: ALS_Contador_Anel File: C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Contador_Anel/ALS_Contador_Anel.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pedro/desktop/sap1verilog/als_ci74173/als_ci74173.v
    Info (12023): Found entity 1: ALS_CI74173 File: C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/pedro/desktop/sap1verilog/als_ci74157/als_ci74157.v
    Info (12023): Found entity 1: ALS_CI74157 File: C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74157/ALS_CI74157.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/pedro/desktop/sap1verilog/als_acumulador/als_acumulador.v
    Info (12023): Found entity 1: ALS_Acumulador File: C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Acumulador/ALS_Acumulador.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sap1_verilog.v
    Info (12023): Found entity 1: SAP1_Verilog File: C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Verilog.v Line: 2
Info (12127): Elaborating entity "SAP1_Verilog" for the top level hierarchy
Info (12128): Elaborating entity "ALS_Contador_de_Programa" for hierarchy "ALS_Contador_de_Programa:contador_inst" File: C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Verilog.v Line: 35
Warning (10230): Verilog HDL assignment warning at ALS_Contador_de_Programa.v(14): truncated value with size 32 to match size of target (4) File: C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Contador_de_Programa/ALS_Contador_de_Programa.v Line: 14
Info (12128): Elaborating entity "ALS_Contador_Anel" for hierarchy "ALS_Contador_Anel:contadorinst" File: C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Verilog.v Line: 42
Info (12128): Elaborating entity "ALS_Controlador_Sequenciador" for hierarchy "ALS_Controlador_Sequenciador:controlador_inst" File: C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Verilog.v Line: 66
Info (12128): Elaborating entity "ALS_REM_e_MUX_AA" for hierarchy "ALS_REM_e_MUX_AA:rem_and_mux_inst" File: C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Verilog.v Line: 76
Info (12128): Elaborating entity "ALS_CI74173" for hierarchy "ALS_REM_e_MUX_AA:rem_and_mux_inst|ALS_CI74173:ALS_CI74173_inst" File: C:/Users/Pedro/Desktop/Sap1Verilog/ALS_REM_e_MUX_AA/ALS_REM_e_MUX_AA.v Line: 18
Info (12128): Elaborating entity "ALS_CI74157" for hierarchy "ALS_REM_e_MUX_AA:rem_and_mux_inst|ALS_CI74157:ALS_CI74157_inst" File: C:/Users/Pedro/Desktop/Sap1Verilog/ALS_REM_e_MUX_AA/ALS_REM_e_MUX_AA.v Line: 24
Info (12128): Elaborating entity "ALS_RAM16x8" for hierarchy "ALS_RAM16x8:ram_inst" File: C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Verilog.v Line: 93
Warning (10240): Verilog HDL Always Construct warning at ALS_RAM16x8.v(14): inferring latch(es) for variable "result", which holds its previous value in one or more paths through the always construct File: C:/Users/Pedro/Desktop/Sap1Verilog/ALS_RAM16x8/ALS_RAM16x8.v Line: 14
Info (10041): Inferred latch for "result[0]" at ALS_RAM16x8.v(35) File: C:/Users/Pedro/Desktop/Sap1Verilog/ALS_RAM16x8/ALS_RAM16x8.v Line: 35
Info (10041): Inferred latch for "result[1]" at ALS_RAM16x8.v(35) File: C:/Users/Pedro/Desktop/Sap1Verilog/ALS_RAM16x8/ALS_RAM16x8.v Line: 35
Info (10041): Inferred latch for "result[2]" at ALS_RAM16x8.v(35) File: C:/Users/Pedro/Desktop/Sap1Verilog/ALS_RAM16x8/ALS_RAM16x8.v Line: 35
Info (10041): Inferred latch for "result[3]" at ALS_RAM16x8.v(35) File: C:/Users/Pedro/Desktop/Sap1Verilog/ALS_RAM16x8/ALS_RAM16x8.v Line: 35
Info (10041): Inferred latch for "result[4]" at ALS_RAM16x8.v(35) File: C:/Users/Pedro/Desktop/Sap1Verilog/ALS_RAM16x8/ALS_RAM16x8.v Line: 35
Info (10041): Inferred latch for "result[5]" at ALS_RAM16x8.v(35) File: C:/Users/Pedro/Desktop/Sap1Verilog/ALS_RAM16x8/ALS_RAM16x8.v Line: 35
Info (10041): Inferred latch for "result[6]" at ALS_RAM16x8.v(35) File: C:/Users/Pedro/Desktop/Sap1Verilog/ALS_RAM16x8/ALS_RAM16x8.v Line: 35
Info (10041): Inferred latch for "result[7]" at ALS_RAM16x8.v(35) File: C:/Users/Pedro/Desktop/Sap1Verilog/ALS_RAM16x8/ALS_RAM16x8.v Line: 35
Info (12128): Elaborating entity "ALS_Registrador_de_Instrucao" for hierarchy "ALS_Registrador_de_Instrucao:registrador_inst" File: C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Verilog.v Line: 103
Info (12128): Elaborating entity "ALS_Acumulador" for hierarchy "ALS_Acumulador:acumulador_inst" File: C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Verilog.v Line: 112
Info (12128): Elaborating entity "SomadorSubtrator" for hierarchy "SomadorSubtrator:somador_subtrator_inst" File: C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Verilog.v Line: 123
Warning (10230): Verilog HDL assignment warning at SomadorSubtrator.v(15): truncated value with size 32 to match size of target (8) File: C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Somador_Subtrator/SomadorSubtrator.v Line: 15
Info (12128): Elaborating entity "ALS_Registrador_B" for hierarchy "ALS_Registrador_B:registrador_b_inst" File: C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Verilog.v Line: 131
Info (12128): Elaborating entity "ALS_Registrador_de_Saida" for hierarchy "ALS_Registrador_de_Saida:registrador_saida_inst" File: C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Verilog.v Line: 141
Error (12002): Port "a" does not exist in macrofunction "somador_subtrator_inst" File: C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Verilog.v Line: 123
Error (12002): Port "b" does not exist in macrofunction "somador_subtrator_inst" File: C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Verilog.v Line: 123
Error (12002): Port "eu" does not exist in macrofunction "somador_subtrator_inst" File: C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Verilog.v Line: 123
Error (12002): Port "s" does not exist in macrofunction "somador_subtrator_inst" File: C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Verilog.v Line: 123
Error (12002): Port "sub" does not exist in macrofunction "somador_subtrator_inst" File: C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Verilog.v Line: 123
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/output_files/SAP1_Verilog.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 5 warnings
    Error: Peak virtual memory: 4712 megabytes
    Error: Processing ended: Thu Sep 21 19:45:53 2023
    Error: Elapsed time: 00:00:05
    Error: Total CPU time (on all processors): 00:00:05


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/output_files/SAP1_Verilog.map.smsg.


