# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../new-sources/mpc106fsm.v" \
"../../../../../new-sources/mx9_sdramfsm.v" \
"../../../../../new-sources/powerpcfsm.v" \
"../../../../../new-sources/splitter1.v" \
"../../../../../new-sources/splitter2.v" \
"../../../../lab3-smp.ip_user_files/bd/design_1/ip/design_1_mpc106fsm_0_0/sim/design_1_mpc106fsm_0_0.v" \
"../../../../lab3-smp.ip_user_files/bd/design_1/ip/design_1_mx9_sdramfsm_0_0/sim/design_1_mx9_sdramfsm_0_0.v" \
"../../../../lab3-smp.ip_user_files/bd/design_1/ip/design_1_powerpcfsm_0_0/sim/design_1_powerpcfsm_0_0.v" \
"../../../../lab3-smp.ip_user_files/bd/design_1/ip/design_1_splitter1_0_0/sim/design_1_splitter1_0_0.v" \
"../../../../lab3-smp.ip_user_files/bd/design_1/ip/design_1_splitter2_0_0/sim/design_1_splitter2_0_0.v" \
"../../../../lab3-smp.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../lab3-smp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \
"../../../../lab3-smp.srcs/sim_1/new/simulation.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
