{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1528941750985 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1528941750985 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 13 19:02:30 2018 " "Processing started: Wed Jun 13 19:02:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1528941750985 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1528941750985 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off stackmachine -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off stackmachine -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1528941750985 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1528941751346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "H:/DATA/CSE141L/LAB4QUARTUS/top.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528941762368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528941762368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc.sv 1 1 " "Found 1 design units, including 1 entities, in source file sc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sc " "Found entity 1: sc" {  } { { "sc.sv" "" { Text "H:/DATA/CSE141L/LAB4QUARTUS/sc.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528941762383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528941762383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.sv 1 1 " "Found 1 design units, including 1 entities, in source file rf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rf " "Found entity 1: rf" {  } { { "rf.sv" "" { Text "H:/DATA/CSE141L/LAB4QUARTUS/rf.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528941762383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528941762383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "push_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file push_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 push_tb " "Found entity 1: push_tb" {  } { { "push_tb.sv" "" { Text "H:/DATA/CSE141L/LAB4QUARTUS/push_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528941762383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528941762383 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "lfsr_ptrn LFSR_ptrn program1_tb.sv(18) " "Verilog HDL Declaration information at program1_tb.sv(18): object \"lfsr_ptrn\" differs only in case from object \"LFSR_ptrn\" in the same scope" {  } { { "program1_tb.sv" "" { Text "H:/DATA/CSE141L/LAB4QUARTUS/program1_tb.sv" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1528941762399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program1_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file program1_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program1_tb " "Found entity 1: program1_tb" {  } { { "program1_tb.sv" "" { Text "H:/DATA/CSE141L/LAB4QUARTUS/program1_tb.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528941762399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528941762399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.sv" "" { Text "H:/DATA/CSE141L/LAB4QUARTUS/pc.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528941762399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528941762399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "mux8.sv" "" { Text "H:/DATA/CSE141L/LAB4QUARTUS/mux8.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528941762415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528941762415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux7.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux7 " "Found entity 1: mux7" {  } { { "mux7.sv" "" { Text "H:/DATA/CSE141L/LAB4QUARTUS/mux7.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528941762415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528941762415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux6.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux6 " "Found entity 1: mux6" {  } { { "mux6.sv" "" { Text "H:/DATA/CSE141L/LAB4QUARTUS/mux6.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528941762415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528941762415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux5 " "Found entity 1: mux5" {  } { { "mux5.sv" "" { Text "H:/DATA/CSE141L/LAB4QUARTUS/mux5.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528941762430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528941762430 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"case\";  expecting \";\" mux4.sv(10) " "Verilog HDL syntax error at mux4.sv(10) near text \"case\";  expecting \";\"" {  } { { "mux4.sv" "" { Text "H:/DATA/CSE141L/LAB4QUARTUS/mux4.sv" 10 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1528941762446 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "mux4 mux4.sv(2) " "Ignored design unit \"mux4\" at mux4.sv(2) due to previous errors" {  } { { "mux4.sv" "" { Text "H:/DATA/CSE141L/LAB4QUARTUS/mux4.sv" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1528941762461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.sv 0 0 " "Found 0 design units, including 0 entities, in source file mux4.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528941762461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "H:/DATA/CSE141L/LAB4QUARTUS/mux2.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528941762461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528941762461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.sv 1 1 " "Found 1 design units, including 1 entities, in source file mar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mar " "Found entity 1: mar" {  } { { "mar.sv" "" { Text "H:/DATA/CSE141L/LAB4QUARTUS/mar.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528941762477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528941762477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lut_sc.sv 1 1 " "Found 1 design units, including 1 entities, in source file lut_sc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lut_sc " "Found entity 1: lut_sc" {  } { { "lut_sc.sv" "" { Text "H:/DATA/CSE141L/LAB4QUARTUS/lut_sc.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528941762477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528941762477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem3.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem3 " "Found entity 1: imem3" {  } { { "imem3.sv" "" { Text "H:/DATA/CSE141L/LAB4QUARTUS/imem3.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528941762493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528941762493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem2.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem2 " "Found entity 1: imem2" {  } { { "imem2.sv" "" { Text "H:/DATA/CSE141L/LAB4QUARTUS/imem2.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528941762493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528941762493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "H:/DATA/CSE141L/LAB4QUARTUS/imem.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528941762493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528941762493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.sv" "" { Text "H:/DATA/CSE141L/LAB4QUARTUS/dmem.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528941762508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528941762508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "definitions.sv 1 0 " "Found 1 design units, including 0 entities, in source file definitions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 definitions (SystemVerilog) " "Found design unit 1: definitions (SystemVerilog)" {  } { { "definitions.sv" "" { Text "H:/DATA/CSE141L/LAB4QUARTUS/definitions.sv" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528941762508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528941762508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dc.sv 1 1 " "Found 1 design units, including 1 entities, in source file dc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dc " "Found entity 1: dc" {  } { { "dc.sv" "" { Text "H:/DATA/CSE141L/LAB4QUARTUS/dc.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528941762508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528941762508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt.sv 1 1 " "Found 1 design units, including 1 entities, in source file cnt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cnt " "Found entity 1: cnt" {  } { { "cnt.sv" "" { Text "H:/DATA/CSE141L/LAB4QUARTUS/cnt.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528941762524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528941762524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bar.sv 1 1 " "Found 1 design units, including 1 entities, in source file bar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bar " "Found entity 1: bar" {  } { { "bar.sv" "" { Text "H:/DATA/CSE141L/LAB4QUARTUS/bar.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528941762524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528941762524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "H:/DATA/CSE141L/LAB4QUARTUS/alu.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528941762524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528941762524 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/DATA/CSE141L/LAB4QUARTUS/output_files/top.map.smsg " "Generated suppressed messages file H:/DATA/CSE141L/LAB4QUARTUS/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1528941762571 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "634 " "Peak virtual memory: 634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1528941762711 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 13 19:02:42 2018 " "Processing ended: Wed Jun 13 19:02:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1528941762711 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1528941762711 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1528941762711 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1528941762711 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1528941763477 ""}
