

================================================================
== Vivado HLS Report for 'read_ocm'
================================================================
* Date:           Thu Mar 26 12:07:17 2020

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        ocm_try
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|   15|    2|   16|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 16
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (tmp)
	16  / (!tmp)
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
* FSM state operations: 

 <State 1>: 5.09ns
ST_1: start_read (4)  [1/1] 1.00ns
:0  %start_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %start)

ST_1: source_read (5)  [1/1] 1.00ns
:1  %source_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %source)

ST_1: source1 (6)  [1/1] 0.00ns
:2  %source1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %source_read, i32 2, i32 31)

ST_1: tmp_2 (7)  [1/1] 0.00ns
:3  %tmp_2 = zext i30 %source1 to i32

ST_1: SOURCE_BUS_addr (8)  [1/1] 0.00ns
:4  %SOURCE_BUS_addr = getelementptr i32* %SOURCE_BUS, i32 %tmp_2

ST_1: StgValue_22 (9)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32* %SOURCE_BUS), !map !9

ST_1: StgValue_23 (10)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32 %start) nounwind, !map !15

ST_1: StgValue_24 (11)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !21

ST_1: StgValue_25 (12)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @read_ocm_str) nounwind

ST_1: StgValue_26 (13)  [1/1] 0.00ns  loc: read_ocm.cpp:6
:9  call void (...)* @_ssdm_op_SpecInterface(i32* %SOURCE_BUS, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [11 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_27 (14)  [1/1] 0.00ns  loc: read_ocm.cpp:6
:10  call void (...)* @_ssdm_op_SpecInterface(i32 %source, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_28 (15)  [1/1] 0.00ns  loc: read_ocm.cpp:8
:11  call void (...)* @_ssdm_op_SpecInterface(i32 %start, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_29 (16)  [1/1] 0.00ns  loc: read_ocm.cpp:10
:12  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: tmp (17)  [1/1] 2.52ns  loc: read_ocm.cpp:12
:13  %tmp = icmp eq i32 %start_read, 1

ST_1: StgValue_31 (18)  [1/1] 1.57ns  loc: read_ocm.cpp:12
:14  br i1 %tmp, label %1, label %._crit_edge


 <State 2>: 8.75ns
ST_2: SOURCE_BUS_load_req (20)  [7/7] 8.75ns  loc: read_ocm.cpp:15
:0  %SOURCE_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %SOURCE_BUS_addr, i32 1)


 <State 3>: 8.75ns
ST_3: SOURCE_BUS_load_req (20)  [6/7] 8.75ns  loc: read_ocm.cpp:15
:0  %SOURCE_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %SOURCE_BUS_addr, i32 1)


 <State 4>: 8.75ns
ST_4: SOURCE_BUS_load_req (20)  [5/7] 8.75ns  loc: read_ocm.cpp:15
:0  %SOURCE_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %SOURCE_BUS_addr, i32 1)


 <State 5>: 8.75ns
ST_5: SOURCE_BUS_load_req (20)  [4/7] 8.75ns  loc: read_ocm.cpp:15
:0  %SOURCE_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %SOURCE_BUS_addr, i32 1)


 <State 6>: 8.75ns
ST_6: SOURCE_BUS_load_req (20)  [3/7] 8.75ns  loc: read_ocm.cpp:15
:0  %SOURCE_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %SOURCE_BUS_addr, i32 1)


 <State 7>: 8.75ns
ST_7: SOURCE_BUS_load_req (20)  [2/7] 8.75ns  loc: read_ocm.cpp:15
:0  %SOURCE_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %SOURCE_BUS_addr, i32 1)


 <State 8>: 8.75ns
ST_8: SOURCE_BUS_load_req (20)  [1/7] 8.75ns  loc: read_ocm.cpp:15
:0  %SOURCE_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %SOURCE_BUS_addr, i32 1)


 <State 9>: 8.75ns
ST_9: SOURCE_BUS_addr_read (21)  [1/1] 8.75ns  loc: read_ocm.cpp:15
:1  %SOURCE_BUS_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %SOURCE_BUS_addr)


 <State 10>: 8.75ns
ST_10: tmp_1 (22)  [1/1] 2.44ns  loc: read_ocm.cpp:15
:2  %tmp_1 = add nsw i32 %SOURCE_BUS_addr_read, 10

ST_10: SOURCE_BUS_addr_req (23)  [1/1] 8.75ns  loc: read_ocm.cpp:15
:3  %SOURCE_BUS_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %SOURCE_BUS_addr, i32 1)


 <State 11>: 8.75ns
ST_11: StgValue_42 (24)  [1/1] 8.75ns  loc: read_ocm.cpp:15
:4  call void @_ssdm_op_Write.m_axi.i32P(i32* %SOURCE_BUS_addr, i32 %tmp_1, i4 -1)


 <State 12>: 8.75ns
ST_12: SOURCE_BUS_addr_resp (25)  [5/5] 8.75ns  loc: read_ocm.cpp:15
:5  %SOURCE_BUS_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %SOURCE_BUS_addr)


 <State 13>: 8.75ns
ST_13: SOURCE_BUS_addr_resp (25)  [4/5] 8.75ns  loc: read_ocm.cpp:15
:5  %SOURCE_BUS_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %SOURCE_BUS_addr)


 <State 14>: 8.75ns
ST_14: SOURCE_BUS_addr_resp (25)  [3/5] 8.75ns  loc: read_ocm.cpp:15
:5  %SOURCE_BUS_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %SOURCE_BUS_addr)


 <State 15>: 8.75ns
ST_15: SOURCE_BUS_addr_resp (25)  [2/5] 8.75ns  loc: read_ocm.cpp:15
:5  %SOURCE_BUS_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %SOURCE_BUS_addr)


 <State 16>: 8.75ns
ST_16: SOURCE_BUS_addr_resp (25)  [1/5] 8.75ns  loc: read_ocm.cpp:15
:5  %SOURCE_BUS_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %SOURCE_BUS_addr)

ST_16: StgValue_48 (26)  [1/1] 1.57ns  loc: read_ocm.cpp:16
:6  br label %._crit_edge

ST_16: p_0 (28)  [1/1] 0.00ns  loc: read_ocm.cpp:15
._crit_edge:0  %p_0 = phi i32 [ %tmp_1, %1 ], [ -1, %0 ]

ST_16: StgValue_50 (29)  [1/1] 0.00ns  loc: read_ocm.cpp:21
._crit_edge:1  ret i32 %p_0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ SOURCE_BUS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ source]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ start]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
start_read           (read         ) [ 00000000000000000]
source_read          (read         ) [ 00000000000000000]
source1              (partselect   ) [ 00000000000000000]
tmp_2                (zext         ) [ 00000000000000000]
SOURCE_BUS_addr      (getelementptr) [ 00111111111111111]
StgValue_22          (specbitsmap  ) [ 00000000000000000]
StgValue_23          (specbitsmap  ) [ 00000000000000000]
StgValue_24          (specbitsmap  ) [ 00000000000000000]
StgValue_25          (spectopmodule) [ 00000000000000000]
StgValue_26          (specinterface) [ 00000000000000000]
StgValue_27          (specinterface) [ 00000000000000000]
StgValue_28          (specinterface) [ 00000000000000000]
StgValue_29          (specinterface) [ 00000000000000000]
tmp                  (icmp         ) [ 01111111111111111]
StgValue_31          (br           ) [ 01111111111111111]
SOURCE_BUS_load_req  (readreq      ) [ 00000000000000000]
SOURCE_BUS_addr_read (read         ) [ 00000000001000000]
tmp_1                (add          ) [ 01000000000111111]
SOURCE_BUS_addr_req  (writereq     ) [ 00000000000000000]
StgValue_42          (write        ) [ 00000000000000000]
SOURCE_BUS_addr_resp (writeresp    ) [ 00000000000000000]
StgValue_48          (br           ) [ 00000000000000000]
p_0                  (phi          ) [ 00000000000000001]
StgValue_50          (ret          ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="SOURCE_BUS">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SOURCE_BUS"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="source">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="source"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="start">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_ocm_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="15"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="start_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="start_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="source_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="source_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_writeresp_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="1"/>
<pin id="75" dir="0" index="2" bw="32" slack="0"/>
<pin id="85" dir="0" index="4" bw="1" slack="0"/>
<pin id="76" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="SOURCE_BUS_load_req/2 SOURCE_BUS_addr_req/10 StgValue_42/11 SOURCE_BUS_addr_resp/12 "/>
</bind>
</comp>

<comp id="79" class="1004" name="SOURCE_BUS_addr_read_read_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="8"/>
<pin id="82" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="SOURCE_BUS_addr_read/9 "/>
</bind>
</comp>

<comp id="89" class="1005" name="p_0_reg_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="15"/>
<pin id="91" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="p_0 (phireg) "/>
</bind>
</comp>

<comp id="93" class="1004" name="p_0_phi_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="6"/>
<pin id="95" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="1" slack="15"/>
<pin id="97" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="4" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0/16 "/>
</bind>
</comp>

<comp id="100" class="1004" name="source1_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="30" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="0" index="2" bw="3" slack="0"/>
<pin id="104" dir="0" index="3" bw="6" slack="0"/>
<pin id="105" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="source1/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_2_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="30" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="SOURCE_BUS_addr_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="30" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SOURCE_BUS_addr/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="1"/>
<pin id="128" dir="0" index="1" bw="5" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/10 "/>
</bind>
</comp>

<comp id="131" class="1005" name="SOURCE_BUS_addr_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="1"/>
<pin id="133" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="SOURCE_BUS_addr "/>
</bind>
</comp>

<comp id="137" class="1005" name="tmp_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="15"/>
<pin id="139" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="141" class="1005" name="SOURCE_BUS_addr_read_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="1"/>
<pin id="143" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="SOURCE_BUS_addr_read "/>
</bind>
</comp>

<comp id="146" class="1005" name="tmp_1_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="1"/>
<pin id="148" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="44" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="42" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="83"><net_src comp="46" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="84"><net_src comp="50" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="86"><net_src comp="52" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="87"><net_src comp="54" pin="0"/><net_sink comp="72" pin=4"/></net>

<net id="88"><net_src comp="56" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="92"><net_src comp="58" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="89" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="106"><net_src comp="8" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="66" pin="2"/><net_sink comp="100" pin=1"/></net>

<net id="108"><net_src comp="10" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="100" pin=3"/></net>

<net id="113"><net_src comp="100" pin="4"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="0" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="110" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="60" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="42" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="48" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="134"><net_src comp="114" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="136"><net_src comp="131" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="140"><net_src comp="120" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="79" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="149"><net_src comp="126" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="151"><net_src comp="146" pin="1"/><net_sink comp="93" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: SOURCE_BUS | {10 11 12 13 14 15 16 }
 - Input state : 
	Port: read_ocm : SOURCE_BUS | {2 3 4 5 6 7 8 9 }
	Port: read_ocm : source | {1 }
	Port: read_ocm : start | {1 }
  - Chain level:
	State 1
		tmp_2 : 1
		SOURCE_BUS_addr : 2
		StgValue_31 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		p_0 : 1
		StgValue_50 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|    add   |           tmp_1_fu_126          |    0    |    32   |
|----------|---------------------------------|---------|---------|
|   icmp   |            tmp_fu_120           |    0    |    11   |
|----------|---------------------------------|---------|---------|
|          |      start_read_read_fu_60      |    0    |    0    |
|   read   |      source_read_read_fu_66     |    0    |    0    |
|          | SOURCE_BUS_addr_read_read_fu_79 |    0    |    0    |
|----------|---------------------------------|---------|---------|
| writeresp|       grp_writeresp_fu_72       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|partselect|          source1_fu_100         |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   zext   |           tmp_2_fu_110          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |    43   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|SOURCE_BUS_addr_read_reg_141|   32   |
|   SOURCE_BUS_addr_reg_131  |   32   |
|         p_0_reg_89         |   32   |
|        tmp_1_reg_146       |   32   |
|         tmp_reg_137        |    1   |
+----------------------------+--------+
|            Total           |   129  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_72 |  p0  |   4  |   1  |    4   ||    1    |
| grp_writeresp_fu_72 |  p2  |   2  |  32  |   64   ||    32   |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   68   ||  3.142  ||    33   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   43   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   33   |
|  Register |    -   |   129  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   129  |   76   |
+-----------+--------+--------+--------+
