
testnuc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000079e4  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003a0  08007bb8  08007bb8  00008bb8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007f58  08007f58  000091d4  2**0
                  CONTENTS
  4 .ARM          00000008  08007f58  08007f58  00008f58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007f60  08007f60  000091d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007f60  08007f60  00008f60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007f64  08007f64  00008f64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08007f68  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005bc  200001d4  0800813c  000091d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000790  0800813c  00009790  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000091d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fec2  00000000  00000000  00009204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024ff  00000000  00000000  000190c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f68  00000000  00000000  0001b5c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c08  00000000  00000000  0001c530  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002458d  00000000  00000000  0001d138  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012970  00000000  00000000  000416c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e0ce5  00000000  00000000  00054035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00134d1a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005190  00000000  00000000  00134d60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004d  00000000  00000000  00139ef0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d4 	.word	0x200001d4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08007b9c 	.word	0x08007b9c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001d8 	.word	0x200001d8
 800020c:	08007b9c 	.word	0x08007b9c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b96a 	b.w	8000ed4 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	460c      	mov	r4, r1
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d14e      	bne.n	8000cc2 <__udivmoddi4+0xaa>
 8000c24:	4694      	mov	ip, r2
 8000c26:	458c      	cmp	ip, r1
 8000c28:	4686      	mov	lr, r0
 8000c2a:	fab2 f282 	clz	r2, r2
 8000c2e:	d962      	bls.n	8000cf6 <__udivmoddi4+0xde>
 8000c30:	b14a      	cbz	r2, 8000c46 <__udivmoddi4+0x2e>
 8000c32:	f1c2 0320 	rsb	r3, r2, #32
 8000c36:	4091      	lsls	r1, r2
 8000c38:	fa20 f303 	lsr.w	r3, r0, r3
 8000c3c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c40:	4319      	orrs	r1, r3
 8000c42:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c46:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c4a:	fa1f f68c 	uxth.w	r6, ip
 8000c4e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c52:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c56:	fb07 1114 	mls	r1, r7, r4, r1
 8000c5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5e:	fb04 f106 	mul.w	r1, r4, r6
 8000c62:	4299      	cmp	r1, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x64>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c6e:	f080 8112 	bcs.w	8000e96 <__udivmoddi4+0x27e>
 8000c72:	4299      	cmp	r1, r3
 8000c74:	f240 810f 	bls.w	8000e96 <__udivmoddi4+0x27e>
 8000c78:	3c02      	subs	r4, #2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	1a59      	subs	r1, r3, r1
 8000c7e:	fa1f f38e 	uxth.w	r3, lr
 8000c82:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c86:	fb07 1110 	mls	r1, r7, r0, r1
 8000c8a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c8e:	fb00 f606 	mul.w	r6, r0, r6
 8000c92:	429e      	cmp	r6, r3
 8000c94:	d90a      	bls.n	8000cac <__udivmoddi4+0x94>
 8000c96:	eb1c 0303 	adds.w	r3, ip, r3
 8000c9a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c9e:	f080 80fc 	bcs.w	8000e9a <__udivmoddi4+0x282>
 8000ca2:	429e      	cmp	r6, r3
 8000ca4:	f240 80f9 	bls.w	8000e9a <__udivmoddi4+0x282>
 8000ca8:	4463      	add	r3, ip
 8000caa:	3802      	subs	r0, #2
 8000cac:	1b9b      	subs	r3, r3, r6
 8000cae:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cb2:	2100      	movs	r1, #0
 8000cb4:	b11d      	cbz	r5, 8000cbe <__udivmoddi4+0xa6>
 8000cb6:	40d3      	lsrs	r3, r2
 8000cb8:	2200      	movs	r2, #0
 8000cba:	e9c5 3200 	strd	r3, r2, [r5]
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d905      	bls.n	8000cd2 <__udivmoddi4+0xba>
 8000cc6:	b10d      	cbz	r5, 8000ccc <__udivmoddi4+0xb4>
 8000cc8:	e9c5 0100 	strd	r0, r1, [r5]
 8000ccc:	2100      	movs	r1, #0
 8000cce:	4608      	mov	r0, r1
 8000cd0:	e7f5      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cd2:	fab3 f183 	clz	r1, r3
 8000cd6:	2900      	cmp	r1, #0
 8000cd8:	d146      	bne.n	8000d68 <__udivmoddi4+0x150>
 8000cda:	42a3      	cmp	r3, r4
 8000cdc:	d302      	bcc.n	8000ce4 <__udivmoddi4+0xcc>
 8000cde:	4290      	cmp	r0, r2
 8000ce0:	f0c0 80f0 	bcc.w	8000ec4 <__udivmoddi4+0x2ac>
 8000ce4:	1a86      	subs	r6, r0, r2
 8000ce6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cea:	2001      	movs	r0, #1
 8000cec:	2d00      	cmp	r5, #0
 8000cee:	d0e6      	beq.n	8000cbe <__udivmoddi4+0xa6>
 8000cf0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cf4:	e7e3      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cf6:	2a00      	cmp	r2, #0
 8000cf8:	f040 8090 	bne.w	8000e1c <__udivmoddi4+0x204>
 8000cfc:	eba1 040c 	sub.w	r4, r1, ip
 8000d00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d04:	fa1f f78c 	uxth.w	r7, ip
 8000d08:	2101      	movs	r1, #1
 8000d0a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d0e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d12:	fb08 4416 	mls	r4, r8, r6, r4
 8000d16:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d1a:	fb07 f006 	mul.w	r0, r7, r6
 8000d1e:	4298      	cmp	r0, r3
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0x11c>
 8000d22:	eb1c 0303 	adds.w	r3, ip, r3
 8000d26:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x11a>
 8000d2c:	4298      	cmp	r0, r3
 8000d2e:	f200 80cd 	bhi.w	8000ecc <__udivmoddi4+0x2b4>
 8000d32:	4626      	mov	r6, r4
 8000d34:	1a1c      	subs	r4, r3, r0
 8000d36:	fa1f f38e 	uxth.w	r3, lr
 8000d3a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d3e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d42:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d46:	fb00 f707 	mul.w	r7, r0, r7
 8000d4a:	429f      	cmp	r7, r3
 8000d4c:	d908      	bls.n	8000d60 <__udivmoddi4+0x148>
 8000d4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d52:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d56:	d202      	bcs.n	8000d5e <__udivmoddi4+0x146>
 8000d58:	429f      	cmp	r7, r3
 8000d5a:	f200 80b0 	bhi.w	8000ebe <__udivmoddi4+0x2a6>
 8000d5e:	4620      	mov	r0, r4
 8000d60:	1bdb      	subs	r3, r3, r7
 8000d62:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d66:	e7a5      	b.n	8000cb4 <__udivmoddi4+0x9c>
 8000d68:	f1c1 0620 	rsb	r6, r1, #32
 8000d6c:	408b      	lsls	r3, r1
 8000d6e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d72:	431f      	orrs	r7, r3
 8000d74:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d78:	fa04 f301 	lsl.w	r3, r4, r1
 8000d7c:	ea43 030c 	orr.w	r3, r3, ip
 8000d80:	40f4      	lsrs	r4, r6
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	0c38      	lsrs	r0, r7, #16
 8000d88:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d8c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d90:	fa1f fc87 	uxth.w	ip, r7
 8000d94:	fb00 441e 	mls	r4, r0, lr, r4
 8000d98:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d9c:	fb0e f90c 	mul.w	r9, lr, ip
 8000da0:	45a1      	cmp	r9, r4
 8000da2:	fa02 f201 	lsl.w	r2, r2, r1
 8000da6:	d90a      	bls.n	8000dbe <__udivmoddi4+0x1a6>
 8000da8:	193c      	adds	r4, r7, r4
 8000daa:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dae:	f080 8084 	bcs.w	8000eba <__udivmoddi4+0x2a2>
 8000db2:	45a1      	cmp	r9, r4
 8000db4:	f240 8081 	bls.w	8000eba <__udivmoddi4+0x2a2>
 8000db8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dbc:	443c      	add	r4, r7
 8000dbe:	eba4 0409 	sub.w	r4, r4, r9
 8000dc2:	fa1f f983 	uxth.w	r9, r3
 8000dc6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dca:	fb00 4413 	mls	r4, r0, r3, r4
 8000dce:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dd2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd6:	45a4      	cmp	ip, r4
 8000dd8:	d907      	bls.n	8000dea <__udivmoddi4+0x1d2>
 8000dda:	193c      	adds	r4, r7, r4
 8000ddc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000de0:	d267      	bcs.n	8000eb2 <__udivmoddi4+0x29a>
 8000de2:	45a4      	cmp	ip, r4
 8000de4:	d965      	bls.n	8000eb2 <__udivmoddi4+0x29a>
 8000de6:	3b02      	subs	r3, #2
 8000de8:	443c      	add	r4, r7
 8000dea:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dee:	fba0 9302 	umull	r9, r3, r0, r2
 8000df2:	eba4 040c 	sub.w	r4, r4, ip
 8000df6:	429c      	cmp	r4, r3
 8000df8:	46ce      	mov	lr, r9
 8000dfa:	469c      	mov	ip, r3
 8000dfc:	d351      	bcc.n	8000ea2 <__udivmoddi4+0x28a>
 8000dfe:	d04e      	beq.n	8000e9e <__udivmoddi4+0x286>
 8000e00:	b155      	cbz	r5, 8000e18 <__udivmoddi4+0x200>
 8000e02:	ebb8 030e 	subs.w	r3, r8, lr
 8000e06:	eb64 040c 	sbc.w	r4, r4, ip
 8000e0a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0e:	40cb      	lsrs	r3, r1
 8000e10:	431e      	orrs	r6, r3
 8000e12:	40cc      	lsrs	r4, r1
 8000e14:	e9c5 6400 	strd	r6, r4, [r5]
 8000e18:	2100      	movs	r1, #0
 8000e1a:	e750      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000e1c:	f1c2 0320 	rsb	r3, r2, #32
 8000e20:	fa20 f103 	lsr.w	r1, r0, r3
 8000e24:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e28:	fa24 f303 	lsr.w	r3, r4, r3
 8000e2c:	4094      	lsls	r4, r2
 8000e2e:	430c      	orrs	r4, r1
 8000e30:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e34:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e38:	fa1f f78c 	uxth.w	r7, ip
 8000e3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e40:	fb08 3110 	mls	r1, r8, r0, r3
 8000e44:	0c23      	lsrs	r3, r4, #16
 8000e46:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e4a:	fb00 f107 	mul.w	r1, r0, r7
 8000e4e:	4299      	cmp	r1, r3
 8000e50:	d908      	bls.n	8000e64 <__udivmoddi4+0x24c>
 8000e52:	eb1c 0303 	adds.w	r3, ip, r3
 8000e56:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e5a:	d22c      	bcs.n	8000eb6 <__udivmoddi4+0x29e>
 8000e5c:	4299      	cmp	r1, r3
 8000e5e:	d92a      	bls.n	8000eb6 <__udivmoddi4+0x29e>
 8000e60:	3802      	subs	r0, #2
 8000e62:	4463      	add	r3, ip
 8000e64:	1a5b      	subs	r3, r3, r1
 8000e66:	b2a4      	uxth	r4, r4
 8000e68:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e6c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e70:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e74:	fb01 f307 	mul.w	r3, r1, r7
 8000e78:	42a3      	cmp	r3, r4
 8000e7a:	d908      	bls.n	8000e8e <__udivmoddi4+0x276>
 8000e7c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e80:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e84:	d213      	bcs.n	8000eae <__udivmoddi4+0x296>
 8000e86:	42a3      	cmp	r3, r4
 8000e88:	d911      	bls.n	8000eae <__udivmoddi4+0x296>
 8000e8a:	3902      	subs	r1, #2
 8000e8c:	4464      	add	r4, ip
 8000e8e:	1ae4      	subs	r4, r4, r3
 8000e90:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e94:	e739      	b.n	8000d0a <__udivmoddi4+0xf2>
 8000e96:	4604      	mov	r4, r0
 8000e98:	e6f0      	b.n	8000c7c <__udivmoddi4+0x64>
 8000e9a:	4608      	mov	r0, r1
 8000e9c:	e706      	b.n	8000cac <__udivmoddi4+0x94>
 8000e9e:	45c8      	cmp	r8, r9
 8000ea0:	d2ae      	bcs.n	8000e00 <__udivmoddi4+0x1e8>
 8000ea2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ea6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eaa:	3801      	subs	r0, #1
 8000eac:	e7a8      	b.n	8000e00 <__udivmoddi4+0x1e8>
 8000eae:	4631      	mov	r1, r6
 8000eb0:	e7ed      	b.n	8000e8e <__udivmoddi4+0x276>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	e799      	b.n	8000dea <__udivmoddi4+0x1d2>
 8000eb6:	4630      	mov	r0, r6
 8000eb8:	e7d4      	b.n	8000e64 <__udivmoddi4+0x24c>
 8000eba:	46d6      	mov	lr, sl
 8000ebc:	e77f      	b.n	8000dbe <__udivmoddi4+0x1a6>
 8000ebe:	4463      	add	r3, ip
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	e74d      	b.n	8000d60 <__udivmoddi4+0x148>
 8000ec4:	4606      	mov	r6, r0
 8000ec6:	4623      	mov	r3, r4
 8000ec8:	4608      	mov	r0, r1
 8000eca:	e70f      	b.n	8000cec <__udivmoddi4+0xd4>
 8000ecc:	3e02      	subs	r6, #2
 8000ece:	4463      	add	r3, ip
 8000ed0:	e730      	b.n	8000d34 <__udivmoddi4+0x11c>
 8000ed2:	bf00      	nop

08000ed4 <__aeabi_idiv0>:
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop

08000ed8 <_write>:

UART_HandleTypeDef huart2;

/* USER CODE BEGIN PV */
int _write(int file, char *ptr, int len)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b084      	sub	sp, #16
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	60f8      	str	r0, [r7, #12]
 8000ee0:	60b9      	str	r1, [r7, #8]
 8000ee2:	607a      	str	r2, [r7, #4]
    if (HAL_UART_Transmit(&huart2, (uint8_t *)ptr, len, HAL_MAX_DELAY) != HAL_OK)
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	b29a      	uxth	r2, r3
 8000ee8:	f04f 33ff 	mov.w	r3, #4294967295
 8000eec:	68b9      	ldr	r1, [r7, #8]
 8000eee:	4807      	ldr	r0, [pc, #28]	@ (8000f0c <_write+0x34>)
 8000ef0:	f003 fda8 	bl	8004a44 <HAL_UART_Transmit>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d002      	beq.n	8000f00 <_write+0x28>
    {
        // Optionally handle error, but do *not* call printf here!
        return -1;  // Indicate error
 8000efa:	f04f 33ff 	mov.w	r3, #4294967295
 8000efe:	e000      	b.n	8000f02 <_write+0x2a>
    }
    return len;
 8000f00:	687b      	ldr	r3, [r7, #4]
}
 8000f02:	4618      	mov	r0, r3
 8000f04:	3710      	adds	r7, #16
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}
 8000f0a:	bf00      	nop
 8000f0c:	200005f4 	.word	0x200005f4

08000f10 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b082      	sub	sp, #8
 8000f14:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f16:	f000 febd 	bl	8001c94 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f1a:	f000 f863 	bl	8000fe4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f1e:	f000 fadf 	bl	80014e0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000f22:	f000 fab5 	bl	8001490 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000f26:	f000 fa89 	bl	800143c <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000f2a:	f000 f8c9 	bl	80010c0 <MX_ADC1_Init>
  MX_DAC_Init();
 8000f2e:	f000 f9ed 	bl	800130c <MX_DAC_Init>
  MX_TIM2_Init();
 8000f32:	f000 fa15 	bl	8001360 <MX_TIM2_Init>
  MX_ADC2_Init();
 8000f36:	f000 f945 	bl	80011c4 <MX_ADC2_Init>
  MX_ADC3_Init();
 8000f3a:	f000 f995 	bl	8001268 <MX_ADC3_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_DAC_Start(&hdac, DAC_CHANNEL_1);  // Wczenie DAC
 8000f3e:	2100      	movs	r1, #0
 8000f40:	481f      	ldr	r0, [pc, #124]	@ (8000fc0 <main+0xb0>)
 8000f42:	f001 fd64 	bl	8002a0e <HAL_DAC_Start>
  HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 1241);  // Ustawienie 1V
 8000f46:	f240 43d9 	movw	r3, #1241	@ 0x4d9
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	2100      	movs	r1, #0
 8000f4e:	481c      	ldr	r0, [pc, #112]	@ (8000fc0 <main+0xb0>)
 8000f50:	f001 fdb4 	bl	8002abc <HAL_DAC_SetValue>
  HAL_ADC_Start(&hadc1);
 8000f54:	481b      	ldr	r0, [pc, #108]	@ (8000fc4 <main+0xb4>)
 8000f56:	f000 ff77 	bl	8001e48 <HAL_ADC_Start>
  HAL_ADC_Start_DMA(&hadc2, tab, 128);
 8000f5a:	2280      	movs	r2, #128	@ 0x80
 8000f5c:	491a      	ldr	r1, [pc, #104]	@ (8000fc8 <main+0xb8>)
 8000f5e:	481b      	ldr	r0, [pc, #108]	@ (8000fcc <main+0xbc>)
 8000f60:	f001 f844 	bl	8001fec <HAL_ADC_Start_DMA>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_ADC_Start_DMA(&hadc1, AD_RES_BUFFER, 4);
 8000f64:	2204      	movs	r2, #4
 8000f66:	491a      	ldr	r1, [pc, #104]	@ (8000fd0 <main+0xc0>)
 8000f68:	4816      	ldr	r0, [pc, #88]	@ (8000fc4 <main+0xb4>)
 8000f6a:	f001 f83f 	bl	8001fec <HAL_ADC_Start_DMA>
	  	  	                           (AD_RES_BUFFER[0] * 3.3f) / 4095.0f,
	  	  	                           (AD_RES_BUFFER[1] * 3.3f) / 4095.0f,
	  	  	                           (AD_RES_BUFFER[2] * 3.3f) / 4095.0f,
	  	  	                           (AD_RES_BUFFER[3] * 3.3f) / 4095.0f);
	  	  	       printf("A");*/
	  	for (int i = 0;i<128;i++){
 8000f6e:	2300      	movs	r3, #0
 8000f70:	607b      	str	r3, [r7, #4]
 8000f72:	e019      	b.n	8000fa8 <main+0x98>
	  		printf("%.2f\n\r", (tab[1] * 3.3f) / 4095.0f);
 8000f74:	4b14      	ldr	r3, [pc, #80]	@ (8000fc8 <main+0xb8>)
 8000f76:	685b      	ldr	r3, [r3, #4]
 8000f78:	ee07 3a90 	vmov	s15, r3
 8000f7c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f80:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8000fd4 <main+0xc4>
 8000f84:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f88:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8000fd8 <main+0xc8>
 8000f8c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8000f90:	ee16 0a90 	vmov	r0, s13
 8000f94:	f7ff faf8 	bl	8000588 <__aeabi_f2d>
 8000f98:	4602      	mov	r2, r0
 8000f9a:	460b      	mov	r3, r1
 8000f9c:	480f      	ldr	r0, [pc, #60]	@ (8000fdc <main+0xcc>)
 8000f9e:	f004 fe27 	bl	8005bf0 <iprintf>
	  	for (int i = 0;i<128;i++){
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	3301      	adds	r3, #1
 8000fa6:	607b      	str	r3, [r7, #4]
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	2b7f      	cmp	r3, #127	@ 0x7f
 8000fac:	dde2      	ble.n	8000f74 <main+0x64>
	  	}
	  	printf("\n\n\n\n\n");
 8000fae:	480c      	ldr	r0, [pc, #48]	@ (8000fe0 <main+0xd0>)
 8000fb0:	f004 fe86 	bl	8005cc0 <puts>
	  	  	   HAL_Delay(1000);
 8000fb4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000fb8:	f000 fede 	bl	8001d78 <HAL_Delay>
	  HAL_ADC_Start_DMA(&hadc1, AD_RES_BUFFER, 4);
 8000fbc:	e7d2      	b.n	8000f64 <main+0x54>
 8000fbe:	bf00      	nop
 8000fc0:	20000598 	.word	0x20000598
 8000fc4:	20000400 	.word	0x20000400
 8000fc8:	20000200 	.word	0x20000200
 8000fcc:	20000448 	.word	0x20000448
 8000fd0:	200001f0 	.word	0x200001f0
 8000fd4:	40533333 	.word	0x40533333
 8000fd8:	457ff000 	.word	0x457ff000
 8000fdc:	08007bb8 	.word	0x08007bb8
 8000fe0:	08007bc0 	.word	0x08007bc0

08000fe4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b094      	sub	sp, #80	@ 0x50
 8000fe8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fea:	f107 031c 	add.w	r3, r7, #28
 8000fee:	2234      	movs	r2, #52	@ 0x34
 8000ff0:	2100      	movs	r1, #0
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f004 ff44 	bl	8005e80 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ff8:	f107 0308 	add.w	r3, r7, #8
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	601a      	str	r2, [r3, #0]
 8001000:	605a      	str	r2, [r3, #4]
 8001002:	609a      	str	r2, [r3, #8]
 8001004:	60da      	str	r2, [r3, #12]
 8001006:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001008:	2300      	movs	r3, #0
 800100a:	607b      	str	r3, [r7, #4]
 800100c:	4b2a      	ldr	r3, [pc, #168]	@ (80010b8 <SystemClock_Config+0xd4>)
 800100e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001010:	4a29      	ldr	r2, [pc, #164]	@ (80010b8 <SystemClock_Config+0xd4>)
 8001012:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001016:	6413      	str	r3, [r2, #64]	@ 0x40
 8001018:	4b27      	ldr	r3, [pc, #156]	@ (80010b8 <SystemClock_Config+0xd4>)
 800101a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800101c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001020:	607b      	str	r3, [r7, #4]
 8001022:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001024:	2300      	movs	r3, #0
 8001026:	603b      	str	r3, [r7, #0]
 8001028:	4b24      	ldr	r3, [pc, #144]	@ (80010bc <SystemClock_Config+0xd8>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001030:	4a22      	ldr	r2, [pc, #136]	@ (80010bc <SystemClock_Config+0xd8>)
 8001032:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001036:	6013      	str	r3, [r2, #0]
 8001038:	4b20      	ldr	r3, [pc, #128]	@ (80010bc <SystemClock_Config+0xd8>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001040:	603b      	str	r3, [r7, #0]
 8001042:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001044:	2302      	movs	r3, #2
 8001046:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001048:	2301      	movs	r3, #1
 800104a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800104c:	2310      	movs	r3, #16
 800104e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001050:	2302      	movs	r3, #2
 8001052:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001054:	2300      	movs	r3, #0
 8001056:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001058:	2310      	movs	r3, #16
 800105a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 800105c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001060:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001062:	2304      	movs	r3, #4
 8001064:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001066:	2302      	movs	r3, #2
 8001068:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800106a:	2302      	movs	r3, #2
 800106c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800106e:	f107 031c 	add.w	r3, r7, #28
 8001072:	4618      	mov	r0, r3
 8001074:	f002 fe0e 	bl	8003c94 <HAL_RCC_OscConfig>
 8001078:	4603      	mov	r3, r0
 800107a:	2b00      	cmp	r3, #0
 800107c:	d001      	beq.n	8001082 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800107e:	f000 fa9d 	bl	80015bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001082:	230f      	movs	r3, #15
 8001084:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001086:	2302      	movs	r3, #2
 8001088:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800108a:	2300      	movs	r3, #0
 800108c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800108e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001092:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001094:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001098:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800109a:	f107 0308 	add.w	r3, r7, #8
 800109e:	2102      	movs	r1, #2
 80010a0:	4618      	mov	r0, r3
 80010a2:	f002 faad 	bl	8003600 <HAL_RCC_ClockConfig>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d001      	beq.n	80010b0 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 80010ac:	f000 fa86 	bl	80015bc <Error_Handler>
  }
}
 80010b0:	bf00      	nop
 80010b2:	3750      	adds	r7, #80	@ 0x50
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}
 80010b8:	40023800 	.word	0x40023800
 80010bc:	40007000 	.word	0x40007000

080010c0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b084      	sub	sp, #16
 80010c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80010c6:	463b      	mov	r3, r7
 80010c8:	2200      	movs	r2, #0
 80010ca:	601a      	str	r2, [r3, #0]
 80010cc:	605a      	str	r2, [r3, #4]
 80010ce:	609a      	str	r2, [r3, #8]
 80010d0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80010d2:	4b39      	ldr	r3, [pc, #228]	@ (80011b8 <MX_ADC1_Init+0xf8>)
 80010d4:	4a39      	ldr	r2, [pc, #228]	@ (80011bc <MX_ADC1_Init+0xfc>)
 80010d6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 80010d8:	4b37      	ldr	r3, [pc, #220]	@ (80011b8 <MX_ADC1_Init+0xf8>)
 80010da:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80010de:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80010e0:	4b35      	ldr	r3, [pc, #212]	@ (80011b8 <MX_ADC1_Init+0xf8>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80010e6:	4b34      	ldr	r3, [pc, #208]	@ (80011b8 <MX_ADC1_Init+0xf8>)
 80010e8:	2201      	movs	r2, #1
 80010ea:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80010ec:	4b32      	ldr	r3, [pc, #200]	@ (80011b8 <MX_ADC1_Init+0xf8>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 80010f2:	4b31      	ldr	r3, [pc, #196]	@ (80011b8 <MX_ADC1_Init+0xf8>)
 80010f4:	2201      	movs	r2, #1
 80010f6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.NbrOfDiscConversion = 1;
 80010fa:	4b2f      	ldr	r3, [pc, #188]	@ (80011b8 <MX_ADC1_Init+0xf8>)
 80010fc:	2201      	movs	r2, #1
 80010fe:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001100:	4b2d      	ldr	r3, [pc, #180]	@ (80011b8 <MX_ADC1_Init+0xf8>)
 8001102:	2200      	movs	r2, #0
 8001104:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001106:	4b2c      	ldr	r3, [pc, #176]	@ (80011b8 <MX_ADC1_Init+0xf8>)
 8001108:	4a2d      	ldr	r2, [pc, #180]	@ (80011c0 <MX_ADC1_Init+0x100>)
 800110a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800110c:	4b2a      	ldr	r3, [pc, #168]	@ (80011b8 <MX_ADC1_Init+0xf8>)
 800110e:	2200      	movs	r2, #0
 8001110:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 8001112:	4b29      	ldr	r3, [pc, #164]	@ (80011b8 <MX_ADC1_Init+0xf8>)
 8001114:	2204      	movs	r2, #4
 8001116:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001118:	4b27      	ldr	r3, [pc, #156]	@ (80011b8 <MX_ADC1_Init+0xf8>)
 800111a:	2200      	movs	r2, #0
 800111c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001120:	4b25      	ldr	r3, [pc, #148]	@ (80011b8 <MX_ADC1_Init+0xf8>)
 8001122:	2201      	movs	r2, #1
 8001124:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001126:	4824      	ldr	r0, [pc, #144]	@ (80011b8 <MX_ADC1_Init+0xf8>)
 8001128:	f000 fe4a 	bl	8001dc0 <HAL_ADC_Init>
 800112c:	4603      	mov	r3, r0
 800112e:	2b00      	cmp	r3, #0
 8001130:	d001      	beq.n	8001136 <MX_ADC1_Init+0x76>
  {
    Error_Handler();
 8001132:	f000 fa43 	bl	80015bc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001136:	230a      	movs	r3, #10
 8001138:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800113a:	2301      	movs	r3, #1
 800113c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 800113e:	2306      	movs	r3, #6
 8001140:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001142:	463b      	mov	r3, r7
 8001144:	4619      	mov	r1, r3
 8001146:	481c      	ldr	r0, [pc, #112]	@ (80011b8 <MX_ADC1_Init+0xf8>)
 8001148:	f001 f87e 	bl	8002248 <HAL_ADC_ConfigChannel>
 800114c:	4603      	mov	r3, r0
 800114e:	2b00      	cmp	r3, #0
 8001150:	d001      	beq.n	8001156 <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 8001152:	f000 fa33 	bl	80015bc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8001156:	230b      	movs	r3, #11
 8001158:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800115a:	2302      	movs	r3, #2
 800115c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800115e:	463b      	mov	r3, r7
 8001160:	4619      	mov	r1, r3
 8001162:	4815      	ldr	r0, [pc, #84]	@ (80011b8 <MX_ADC1_Init+0xf8>)
 8001164:	f001 f870 	bl	8002248 <HAL_ADC_ConfigChannel>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	d001      	beq.n	8001172 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800116e:	f000 fa25 	bl	80015bc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8001172:	230c      	movs	r3, #12
 8001174:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8001176:	2303      	movs	r3, #3
 8001178:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800117a:	2300      	movs	r3, #0
 800117c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800117e:	463b      	mov	r3, r7
 8001180:	4619      	mov	r1, r3
 8001182:	480d      	ldr	r0, [pc, #52]	@ (80011b8 <MX_ADC1_Init+0xf8>)
 8001184:	f001 f860 	bl	8002248 <HAL_ADC_ConfigChannel>
 8001188:	4603      	mov	r3, r0
 800118a:	2b00      	cmp	r3, #0
 800118c:	d001      	beq.n	8001192 <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 800118e:	f000 fa15 	bl	80015bc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8001192:	230d      	movs	r3, #13
 8001194:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8001196:	2304      	movs	r3, #4
 8001198:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800119a:	463b      	mov	r3, r7
 800119c:	4619      	mov	r1, r3
 800119e:	4806      	ldr	r0, [pc, #24]	@ (80011b8 <MX_ADC1_Init+0xf8>)
 80011a0:	f001 f852 	bl	8002248 <HAL_ADC_ConfigChannel>
 80011a4:	4603      	mov	r3, r0
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d001      	beq.n	80011ae <MX_ADC1_Init+0xee>
  {
    Error_Handler();
 80011aa:	f000 fa07 	bl	80015bc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80011ae:	bf00      	nop
 80011b0:	3710      	adds	r7, #16
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	20000400 	.word	0x20000400
 80011bc:	40012000 	.word	0x40012000
 80011c0:	0f000001 	.word	0x0f000001

080011c4 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b084      	sub	sp, #16
 80011c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80011ca:	463b      	mov	r3, r7
 80011cc:	2200      	movs	r2, #0
 80011ce:	601a      	str	r2, [r3, #0]
 80011d0:	605a      	str	r2, [r3, #4]
 80011d2:	609a      	str	r2, [r3, #8]
 80011d4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 80011d6:	4b21      	ldr	r3, [pc, #132]	@ (800125c <MX_ADC2_Init+0x98>)
 80011d8:	4a21      	ldr	r2, [pc, #132]	@ (8001260 <MX_ADC2_Init+0x9c>)
 80011da:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 80011dc:	4b1f      	ldr	r3, [pc, #124]	@ (800125c <MX_ADC2_Init+0x98>)
 80011de:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80011e2:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80011e4:	4b1d      	ldr	r3, [pc, #116]	@ (800125c <MX_ADC2_Init+0x98>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 80011ea:	4b1c      	ldr	r3, [pc, #112]	@ (800125c <MX_ADC2_Init+0x98>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 80011f0:	4b1a      	ldr	r3, [pc, #104]	@ (800125c <MX_ADC2_Init+0x98>)
 80011f2:	2201      	movs	r2, #1
 80011f4:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80011f6:	4b19      	ldr	r3, [pc, #100]	@ (800125c <MX_ADC2_Init+0x98>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80011fe:	4b17      	ldr	r3, [pc, #92]	@ (800125c <MX_ADC2_Init+0x98>)
 8001200:	2200      	movs	r2, #0
 8001202:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001204:	4b15      	ldr	r3, [pc, #84]	@ (800125c <MX_ADC2_Init+0x98>)
 8001206:	4a17      	ldr	r2, [pc, #92]	@ (8001264 <MX_ADC2_Init+0xa0>)
 8001208:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800120a:	4b14      	ldr	r3, [pc, #80]	@ (800125c <MX_ADC2_Init+0x98>)
 800120c:	2200      	movs	r2, #0
 800120e:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8001210:	4b12      	ldr	r3, [pc, #72]	@ (800125c <MX_ADC2_Init+0x98>)
 8001212:	2201      	movs	r2, #1
 8001214:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8001216:	4b11      	ldr	r3, [pc, #68]	@ (800125c <MX_ADC2_Init+0x98>)
 8001218:	2201      	movs	r2, #1
 800121a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800121e:	4b0f      	ldr	r3, [pc, #60]	@ (800125c <MX_ADC2_Init+0x98>)
 8001220:	2201      	movs	r2, #1
 8001222:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001224:	480d      	ldr	r0, [pc, #52]	@ (800125c <MX_ADC2_Init+0x98>)
 8001226:	f000 fdcb 	bl	8001dc0 <HAL_ADC_Init>
 800122a:	4603      	mov	r3, r0
 800122c:	2b00      	cmp	r3, #0
 800122e:	d001      	beq.n	8001234 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8001230:	f000 f9c4 	bl	80015bc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001234:	2300      	movs	r3, #0
 8001236:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001238:	2301      	movs	r3, #1
 800123a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 800123c:	2302      	movs	r3, #2
 800123e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001240:	463b      	mov	r3, r7
 8001242:	4619      	mov	r1, r3
 8001244:	4805      	ldr	r0, [pc, #20]	@ (800125c <MX_ADC2_Init+0x98>)
 8001246:	f000 ffff 	bl	8002248 <HAL_ADC_ConfigChannel>
 800124a:	4603      	mov	r3, r0
 800124c:	2b00      	cmp	r3, #0
 800124e:	d001      	beq.n	8001254 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8001250:	f000 f9b4 	bl	80015bc <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001254:	bf00      	nop
 8001256:	3710      	adds	r7, #16
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}
 800125c:	20000448 	.word	0x20000448
 8001260:	40012100 	.word	0x40012100
 8001264:	0f000001 	.word	0x0f000001

08001268 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b084      	sub	sp, #16
 800126c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800126e:	463b      	mov	r3, r7
 8001270:	2200      	movs	r2, #0
 8001272:	601a      	str	r2, [r3, #0]
 8001274:	605a      	str	r2, [r3, #4]
 8001276:	609a      	str	r2, [r3, #8]
 8001278:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 800127a:	4b21      	ldr	r3, [pc, #132]	@ (8001300 <MX_ADC3_Init+0x98>)
 800127c:	4a21      	ldr	r2, [pc, #132]	@ (8001304 <MX_ADC3_Init+0x9c>)
 800127e:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8001280:	4b1f      	ldr	r3, [pc, #124]	@ (8001300 <MX_ADC3_Init+0x98>)
 8001282:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001286:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8001288:	4b1d      	ldr	r3, [pc, #116]	@ (8001300 <MX_ADC3_Init+0x98>)
 800128a:	2200      	movs	r2, #0
 800128c:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = DISABLE;
 800128e:	4b1c      	ldr	r3, [pc, #112]	@ (8001300 <MX_ADC3_Init+0x98>)
 8001290:	2200      	movs	r2, #0
 8001292:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8001294:	4b1a      	ldr	r3, [pc, #104]	@ (8001300 <MX_ADC3_Init+0x98>)
 8001296:	2200      	movs	r2, #0
 8001298:	761a      	strb	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800129a:	4b19      	ldr	r3, [pc, #100]	@ (8001300 <MX_ADC3_Init+0x98>)
 800129c:	2200      	movs	r2, #0
 800129e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80012a2:	4b17      	ldr	r3, [pc, #92]	@ (8001300 <MX_ADC3_Init+0x98>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80012a8:	4b15      	ldr	r3, [pc, #84]	@ (8001300 <MX_ADC3_Init+0x98>)
 80012aa:	4a17      	ldr	r2, [pc, #92]	@ (8001308 <MX_ADC3_Init+0xa0>)
 80012ac:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80012ae:	4b14      	ldr	r3, [pc, #80]	@ (8001300 <MX_ADC3_Init+0x98>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 80012b4:	4b12      	ldr	r3, [pc, #72]	@ (8001300 <MX_ADC3_Init+0x98>)
 80012b6:	2201      	movs	r2, #1
 80012b8:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 80012ba:	4b11      	ldr	r3, [pc, #68]	@ (8001300 <MX_ADC3_Init+0x98>)
 80012bc:	2200      	movs	r2, #0
 80012be:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80012c2:	4b0f      	ldr	r3, [pc, #60]	@ (8001300 <MX_ADC3_Init+0x98>)
 80012c4:	2201      	movs	r2, #1
 80012c6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80012c8:	480d      	ldr	r0, [pc, #52]	@ (8001300 <MX_ADC3_Init+0x98>)
 80012ca:	f000 fd79 	bl	8001dc0 <HAL_ADC_Init>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d001      	beq.n	80012d8 <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 80012d4:	f000 f972 	bl	80015bc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80012d8:	2301      	movs	r3, #1
 80012da:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80012dc:	2301      	movs	r3, #1
 80012de:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80012e0:	2300      	movs	r3, #0
 80012e2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80012e4:	463b      	mov	r3, r7
 80012e6:	4619      	mov	r1, r3
 80012e8:	4805      	ldr	r0, [pc, #20]	@ (8001300 <MX_ADC3_Init+0x98>)
 80012ea:	f000 ffad 	bl	8002248 <HAL_ADC_ConfigChannel>
 80012ee:	4603      	mov	r3, r0
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d001      	beq.n	80012f8 <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 80012f4:	f000 f962 	bl	80015bc <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80012f8:	bf00      	nop
 80012fa:	3710      	adds	r7, #16
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	20000490 	.word	0x20000490
 8001304:	40012200 	.word	0x40012200
 8001308:	0f000001 	.word	0x0f000001

0800130c <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b082      	sub	sp, #8
 8001310:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001312:	463b      	mov	r3, r7
 8001314:	2200      	movs	r2, #0
 8001316:	601a      	str	r2, [r3, #0]
 8001318:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 800131a:	4b0f      	ldr	r3, [pc, #60]	@ (8001358 <MX_DAC_Init+0x4c>)
 800131c:	4a0f      	ldr	r2, [pc, #60]	@ (800135c <MX_DAC_Init+0x50>)
 800131e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8001320:	480d      	ldr	r0, [pc, #52]	@ (8001358 <MX_DAC_Init+0x4c>)
 8001322:	f001 fb52 	bl	80029ca <HAL_DAC_Init>
 8001326:	4603      	mov	r3, r0
 8001328:	2b00      	cmp	r3, #0
 800132a:	d001      	beq.n	8001330 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 800132c:	f000 f946 	bl	80015bc <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001330:	2300      	movs	r3, #0
 8001332:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001334:	2300      	movs	r3, #0
 8001336:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001338:	463b      	mov	r3, r7
 800133a:	2200      	movs	r2, #0
 800133c:	4619      	mov	r1, r3
 800133e:	4806      	ldr	r0, [pc, #24]	@ (8001358 <MX_DAC_Init+0x4c>)
 8001340:	f001 fbe6 	bl	8002b10 <HAL_DAC_ConfigChannel>
 8001344:	4603      	mov	r3, r0
 8001346:	2b00      	cmp	r3, #0
 8001348:	d001      	beq.n	800134e <MX_DAC_Init+0x42>
  {
    Error_Handler();
 800134a:	f000 f937 	bl	80015bc <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 800134e:	bf00      	nop
 8001350:	3708      	adds	r7, #8
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}
 8001356:	bf00      	nop
 8001358:	20000598 	.word	0x20000598
 800135c:	40007400 	.word	0x40007400

08001360 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b08a      	sub	sp, #40	@ 0x28
 8001364:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001366:	f107 0320 	add.w	r3, r7, #32
 800136a:	2200      	movs	r2, #0
 800136c:	601a      	str	r2, [r3, #0]
 800136e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001370:	1d3b      	adds	r3, r7, #4
 8001372:	2200      	movs	r2, #0
 8001374:	601a      	str	r2, [r3, #0]
 8001376:	605a      	str	r2, [r3, #4]
 8001378:	609a      	str	r2, [r3, #8]
 800137a:	60da      	str	r2, [r3, #12]
 800137c:	611a      	str	r2, [r3, #16]
 800137e:	615a      	str	r2, [r3, #20]
 8001380:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001382:	4b2d      	ldr	r3, [pc, #180]	@ (8001438 <MX_TIM2_Init+0xd8>)
 8001384:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001388:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800138a:	4b2b      	ldr	r3, [pc, #172]	@ (8001438 <MX_TIM2_Init+0xd8>)
 800138c:	2200      	movs	r2, #0
 800138e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001390:	4b29      	ldr	r3, [pc, #164]	@ (8001438 <MX_TIM2_Init+0xd8>)
 8001392:	2200      	movs	r2, #0
 8001394:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001396:	4b28      	ldr	r3, [pc, #160]	@ (8001438 <MX_TIM2_Init+0xd8>)
 8001398:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800139c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800139e:	4b26      	ldr	r3, [pc, #152]	@ (8001438 <MX_TIM2_Init+0xd8>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80013a4:	4b24      	ldr	r3, [pc, #144]	@ (8001438 <MX_TIM2_Init+0xd8>)
 80013a6:	2280      	movs	r2, #128	@ 0x80
 80013a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80013aa:	4823      	ldr	r0, [pc, #140]	@ (8001438 <MX_TIM2_Init+0xd8>)
 80013ac:	f002 ff10 	bl	80041d0 <HAL_TIM_PWM_Init>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d001      	beq.n	80013ba <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 80013b6:	f000 f901 	bl	80015bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013ba:	2300      	movs	r3, #0
 80013bc:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013be:	2300      	movs	r3, #0
 80013c0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80013c2:	f107 0320 	add.w	r3, r7, #32
 80013c6:	4619      	mov	r1, r3
 80013c8:	481b      	ldr	r0, [pc, #108]	@ (8001438 <MX_TIM2_Init+0xd8>)
 80013ca:	f003 fa6f 	bl	80048ac <HAL_TIMEx_MasterConfigSynchronization>
 80013ce:	4603      	mov	r3, r0
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d001      	beq.n	80013d8 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 80013d4:	f000 f8f2 	bl	80015bc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80013d8:	2360      	movs	r3, #96	@ 0x60
 80013da:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80013dc:	2300      	movs	r3, #0
 80013de:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013e0:	2300      	movs	r3, #0
 80013e2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013e4:	2300      	movs	r3, #0
 80013e6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80013e8:	1d3b      	adds	r3, r7, #4
 80013ea:	2200      	movs	r2, #0
 80013ec:	4619      	mov	r1, r3
 80013ee:	4812      	ldr	r0, [pc, #72]	@ (8001438 <MX_TIM2_Init+0xd8>)
 80013f0:	f002 ff3e 	bl	8004270 <HAL_TIM_PWM_ConfigChannel>
 80013f4:	4603      	mov	r3, r0
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d001      	beq.n	80013fe <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 80013fa:	f000 f8df 	bl	80015bc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80013fe:	1d3b      	adds	r3, r7, #4
 8001400:	2208      	movs	r2, #8
 8001402:	4619      	mov	r1, r3
 8001404:	480c      	ldr	r0, [pc, #48]	@ (8001438 <MX_TIM2_Init+0xd8>)
 8001406:	f002 ff33 	bl	8004270 <HAL_TIM_PWM_ConfigChannel>
 800140a:	4603      	mov	r3, r0
 800140c:	2b00      	cmp	r3, #0
 800140e:	d001      	beq.n	8001414 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001410:	f000 f8d4 	bl	80015bc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001414:	1d3b      	adds	r3, r7, #4
 8001416:	220c      	movs	r2, #12
 8001418:	4619      	mov	r1, r3
 800141a:	4807      	ldr	r0, [pc, #28]	@ (8001438 <MX_TIM2_Init+0xd8>)
 800141c:	f002 ff28 	bl	8004270 <HAL_TIM_PWM_ConfigChannel>
 8001420:	4603      	mov	r3, r0
 8001422:	2b00      	cmp	r3, #0
 8001424:	d001      	beq.n	800142a <MX_TIM2_Init+0xca>
  {
    Error_Handler();
 8001426:	f000 f8c9 	bl	80015bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800142a:	4803      	ldr	r0, [pc, #12]	@ (8001438 <MX_TIM2_Init+0xd8>)
 800142c:	f000 fa66 	bl	80018fc <HAL_TIM_MspPostInit>

}
 8001430:	bf00      	nop
 8001432:	3728      	adds	r7, #40	@ 0x28
 8001434:	46bd      	mov	sp, r7
 8001436:	bd80      	pop	{r7, pc}
 8001438:	200005ac 	.word	0x200005ac

0800143c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001440:	4b11      	ldr	r3, [pc, #68]	@ (8001488 <MX_USART2_UART_Init+0x4c>)
 8001442:	4a12      	ldr	r2, [pc, #72]	@ (800148c <MX_USART2_UART_Init+0x50>)
 8001444:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001446:	4b10      	ldr	r3, [pc, #64]	@ (8001488 <MX_USART2_UART_Init+0x4c>)
 8001448:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800144c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800144e:	4b0e      	ldr	r3, [pc, #56]	@ (8001488 <MX_USART2_UART_Init+0x4c>)
 8001450:	2200      	movs	r2, #0
 8001452:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001454:	4b0c      	ldr	r3, [pc, #48]	@ (8001488 <MX_USART2_UART_Init+0x4c>)
 8001456:	2200      	movs	r2, #0
 8001458:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800145a:	4b0b      	ldr	r3, [pc, #44]	@ (8001488 <MX_USART2_UART_Init+0x4c>)
 800145c:	2200      	movs	r2, #0
 800145e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001460:	4b09      	ldr	r3, [pc, #36]	@ (8001488 <MX_USART2_UART_Init+0x4c>)
 8001462:	220c      	movs	r2, #12
 8001464:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001466:	4b08      	ldr	r3, [pc, #32]	@ (8001488 <MX_USART2_UART_Init+0x4c>)
 8001468:	2200      	movs	r2, #0
 800146a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800146c:	4b06      	ldr	r3, [pc, #24]	@ (8001488 <MX_USART2_UART_Init+0x4c>)
 800146e:	2200      	movs	r2, #0
 8001470:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001472:	4805      	ldr	r0, [pc, #20]	@ (8001488 <MX_USART2_UART_Init+0x4c>)
 8001474:	f003 fa96 	bl	80049a4 <HAL_UART_Init>
 8001478:	4603      	mov	r3, r0
 800147a:	2b00      	cmp	r3, #0
 800147c:	d001      	beq.n	8001482 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800147e:	f000 f89d 	bl	80015bc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001482:	bf00      	nop
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	200005f4 	.word	0x200005f4
 800148c:	40004400 	.word	0x40004400

08001490 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b082      	sub	sp, #8
 8001494:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001496:	2300      	movs	r3, #0
 8001498:	607b      	str	r3, [r7, #4]
 800149a:	4b10      	ldr	r3, [pc, #64]	@ (80014dc <MX_DMA_Init+0x4c>)
 800149c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800149e:	4a0f      	ldr	r2, [pc, #60]	@ (80014dc <MX_DMA_Init+0x4c>)
 80014a0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80014a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80014a6:	4b0d      	ldr	r3, [pc, #52]	@ (80014dc <MX_DMA_Init+0x4c>)
 80014a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014aa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80014ae:	607b      	str	r3, [r7, #4]
 80014b0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80014b2:	2200      	movs	r2, #0
 80014b4:	2100      	movs	r1, #0
 80014b6:	2038      	movs	r0, #56	@ 0x38
 80014b8:	f001 fa51 	bl	800295e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80014bc:	2038      	movs	r0, #56	@ 0x38
 80014be:	f001 fa6a 	bl	8002996 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80014c2:	2200      	movs	r2, #0
 80014c4:	2100      	movs	r1, #0
 80014c6:	203a      	movs	r0, #58	@ 0x3a
 80014c8:	f001 fa49 	bl	800295e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80014cc:	203a      	movs	r0, #58	@ 0x3a
 80014ce:	f001 fa62 	bl	8002996 <HAL_NVIC_EnableIRQ>

}
 80014d2:	bf00      	nop
 80014d4:	3708      	adds	r7, #8
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	40023800 	.word	0x40023800

080014e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b08a      	sub	sp, #40	@ 0x28
 80014e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014e6:	f107 0314 	add.w	r3, r7, #20
 80014ea:	2200      	movs	r2, #0
 80014ec:	601a      	str	r2, [r3, #0]
 80014ee:	605a      	str	r2, [r3, #4]
 80014f0:	609a      	str	r2, [r3, #8]
 80014f2:	60da      	str	r2, [r3, #12]
 80014f4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014f6:	2300      	movs	r3, #0
 80014f8:	613b      	str	r3, [r7, #16]
 80014fa:	4b2d      	ldr	r3, [pc, #180]	@ (80015b0 <MX_GPIO_Init+0xd0>)
 80014fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014fe:	4a2c      	ldr	r2, [pc, #176]	@ (80015b0 <MX_GPIO_Init+0xd0>)
 8001500:	f043 0304 	orr.w	r3, r3, #4
 8001504:	6313      	str	r3, [r2, #48]	@ 0x30
 8001506:	4b2a      	ldr	r3, [pc, #168]	@ (80015b0 <MX_GPIO_Init+0xd0>)
 8001508:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800150a:	f003 0304 	and.w	r3, r3, #4
 800150e:	613b      	str	r3, [r7, #16]
 8001510:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001512:	2300      	movs	r3, #0
 8001514:	60fb      	str	r3, [r7, #12]
 8001516:	4b26      	ldr	r3, [pc, #152]	@ (80015b0 <MX_GPIO_Init+0xd0>)
 8001518:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800151a:	4a25      	ldr	r2, [pc, #148]	@ (80015b0 <MX_GPIO_Init+0xd0>)
 800151c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001520:	6313      	str	r3, [r2, #48]	@ 0x30
 8001522:	4b23      	ldr	r3, [pc, #140]	@ (80015b0 <MX_GPIO_Init+0xd0>)
 8001524:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001526:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800152a:	60fb      	str	r3, [r7, #12]
 800152c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800152e:	2300      	movs	r3, #0
 8001530:	60bb      	str	r3, [r7, #8]
 8001532:	4b1f      	ldr	r3, [pc, #124]	@ (80015b0 <MX_GPIO_Init+0xd0>)
 8001534:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001536:	4a1e      	ldr	r2, [pc, #120]	@ (80015b0 <MX_GPIO_Init+0xd0>)
 8001538:	f043 0301 	orr.w	r3, r3, #1
 800153c:	6313      	str	r3, [r2, #48]	@ 0x30
 800153e:	4b1c      	ldr	r3, [pc, #112]	@ (80015b0 <MX_GPIO_Init+0xd0>)
 8001540:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001542:	f003 0301 	and.w	r3, r3, #1
 8001546:	60bb      	str	r3, [r7, #8]
 8001548:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800154a:	2300      	movs	r3, #0
 800154c:	607b      	str	r3, [r7, #4]
 800154e:	4b18      	ldr	r3, [pc, #96]	@ (80015b0 <MX_GPIO_Init+0xd0>)
 8001550:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001552:	4a17      	ldr	r2, [pc, #92]	@ (80015b0 <MX_GPIO_Init+0xd0>)
 8001554:	f043 0302 	orr.w	r3, r3, #2
 8001558:	6313      	str	r3, [r2, #48]	@ 0x30
 800155a:	4b15      	ldr	r3, [pc, #84]	@ (80015b0 <MX_GPIO_Init+0xd0>)
 800155c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800155e:	f003 0302 	and.w	r3, r3, #2
 8001562:	607b      	str	r3, [r7, #4]
 8001564:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001566:	2200      	movs	r2, #0
 8001568:	2120      	movs	r1, #32
 800156a:	4812      	ldr	r0, [pc, #72]	@ (80015b4 <MX_GPIO_Init+0xd4>)
 800156c:	f002 f82e 	bl	80035cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001570:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001574:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001576:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800157a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800157c:	2300      	movs	r3, #0
 800157e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001580:	f107 0314 	add.w	r3, r7, #20
 8001584:	4619      	mov	r1, r3
 8001586:	480c      	ldr	r0, [pc, #48]	@ (80015b8 <MX_GPIO_Init+0xd8>)
 8001588:	f001 fe8c 	bl	80032a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800158c:	2320      	movs	r3, #32
 800158e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001590:	2301      	movs	r3, #1
 8001592:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001594:	2300      	movs	r3, #0
 8001596:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001598:	2300      	movs	r3, #0
 800159a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800159c:	f107 0314 	add.w	r3, r7, #20
 80015a0:	4619      	mov	r1, r3
 80015a2:	4804      	ldr	r0, [pc, #16]	@ (80015b4 <MX_GPIO_Init+0xd4>)
 80015a4:	f001 fe7e 	bl	80032a4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80015a8:	bf00      	nop
 80015aa:	3728      	adds	r7, #40	@ 0x28
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bd80      	pop	{r7, pc}
 80015b0:	40023800 	.word	0x40023800
 80015b4:	40020000 	.word	0x40020000
 80015b8:	40020800 	.word	0x40020800

080015bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015bc:	b480      	push	{r7}
 80015be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015c0:	b672      	cpsid	i
}
 80015c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015c4:	bf00      	nop
 80015c6:	e7fd      	b.n	80015c4 <Error_Handler+0x8>

080015c8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b082      	sub	sp, #8
 80015cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015ce:	2300      	movs	r3, #0
 80015d0:	607b      	str	r3, [r7, #4]
 80015d2:	4b10      	ldr	r3, [pc, #64]	@ (8001614 <HAL_MspInit+0x4c>)
 80015d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015d6:	4a0f      	ldr	r2, [pc, #60]	@ (8001614 <HAL_MspInit+0x4c>)
 80015d8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80015dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80015de:	4b0d      	ldr	r3, [pc, #52]	@ (8001614 <HAL_MspInit+0x4c>)
 80015e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80015e6:	607b      	str	r3, [r7, #4]
 80015e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015ea:	2300      	movs	r3, #0
 80015ec:	603b      	str	r3, [r7, #0]
 80015ee:	4b09      	ldr	r3, [pc, #36]	@ (8001614 <HAL_MspInit+0x4c>)
 80015f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015f2:	4a08      	ldr	r2, [pc, #32]	@ (8001614 <HAL_MspInit+0x4c>)
 80015f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80015fa:	4b06      	ldr	r3, [pc, #24]	@ (8001614 <HAL_MspInit+0x4c>)
 80015fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001602:	603b      	str	r3, [r7, #0]
 8001604:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001606:	2007      	movs	r0, #7
 8001608:	f001 f99e 	bl	8002948 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800160c:	bf00      	nop
 800160e:	3708      	adds	r7, #8
 8001610:	46bd      	mov	sp, r7
 8001612:	bd80      	pop	{r7, pc}
 8001614:	40023800 	.word	0x40023800

08001618 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b08e      	sub	sp, #56	@ 0x38
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001620:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001624:	2200      	movs	r2, #0
 8001626:	601a      	str	r2, [r3, #0]
 8001628:	605a      	str	r2, [r3, #4]
 800162a:	609a      	str	r2, [r3, #8]
 800162c:	60da      	str	r2, [r3, #12]
 800162e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4a75      	ldr	r2, [pc, #468]	@ (800180c <HAL_ADC_MspInit+0x1f4>)
 8001636:	4293      	cmp	r3, r2
 8001638:	d158      	bne.n	80016ec <HAL_ADC_MspInit+0xd4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800163a:	2300      	movs	r3, #0
 800163c:	623b      	str	r3, [r7, #32]
 800163e:	4b74      	ldr	r3, [pc, #464]	@ (8001810 <HAL_ADC_MspInit+0x1f8>)
 8001640:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001642:	4a73      	ldr	r2, [pc, #460]	@ (8001810 <HAL_ADC_MspInit+0x1f8>)
 8001644:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001648:	6453      	str	r3, [r2, #68]	@ 0x44
 800164a:	4b71      	ldr	r3, [pc, #452]	@ (8001810 <HAL_ADC_MspInit+0x1f8>)
 800164c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800164e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001652:	623b      	str	r3, [r7, #32]
 8001654:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001656:	2300      	movs	r3, #0
 8001658:	61fb      	str	r3, [r7, #28]
 800165a:	4b6d      	ldr	r3, [pc, #436]	@ (8001810 <HAL_ADC_MspInit+0x1f8>)
 800165c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800165e:	4a6c      	ldr	r2, [pc, #432]	@ (8001810 <HAL_ADC_MspInit+0x1f8>)
 8001660:	f043 0304 	orr.w	r3, r3, #4
 8001664:	6313      	str	r3, [r2, #48]	@ 0x30
 8001666:	4b6a      	ldr	r3, [pc, #424]	@ (8001810 <HAL_ADC_MspInit+0x1f8>)
 8001668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800166a:	f003 0304 	and.w	r3, r3, #4
 800166e:	61fb      	str	r3, [r7, #28]
 8001670:	69fb      	ldr	r3, [r7, #28]
    PC0     ------> ADC1_IN10
    PC1     ------> ADC1_IN11
    PC2     ------> ADC1_IN12
    PC3     ------> ADC1_IN13
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001672:	230f      	movs	r3, #15
 8001674:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001676:	2303      	movs	r3, #3
 8001678:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800167a:	2300      	movs	r3, #0
 800167c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800167e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001682:	4619      	mov	r1, r3
 8001684:	4863      	ldr	r0, [pc, #396]	@ (8001814 <HAL_ADC_MspInit+0x1fc>)
 8001686:	f001 fe0d 	bl	80032a4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800168a:	4b63      	ldr	r3, [pc, #396]	@ (8001818 <HAL_ADC_MspInit+0x200>)
 800168c:	4a63      	ldr	r2, [pc, #396]	@ (800181c <HAL_ADC_MspInit+0x204>)
 800168e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001690:	4b61      	ldr	r3, [pc, #388]	@ (8001818 <HAL_ADC_MspInit+0x200>)
 8001692:	2200      	movs	r2, #0
 8001694:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001696:	4b60      	ldr	r3, [pc, #384]	@ (8001818 <HAL_ADC_MspInit+0x200>)
 8001698:	2200      	movs	r2, #0
 800169a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800169c:	4b5e      	ldr	r3, [pc, #376]	@ (8001818 <HAL_ADC_MspInit+0x200>)
 800169e:	2200      	movs	r2, #0
 80016a0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80016a2:	4b5d      	ldr	r3, [pc, #372]	@ (8001818 <HAL_ADC_MspInit+0x200>)
 80016a4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80016a8:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80016aa:	4b5b      	ldr	r3, [pc, #364]	@ (8001818 <HAL_ADC_MspInit+0x200>)
 80016ac:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80016b0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80016b2:	4b59      	ldr	r3, [pc, #356]	@ (8001818 <HAL_ADC_MspInit+0x200>)
 80016b4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80016b8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80016ba:	4b57      	ldr	r3, [pc, #348]	@ (8001818 <HAL_ADC_MspInit+0x200>)
 80016bc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80016c0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80016c2:	4b55      	ldr	r3, [pc, #340]	@ (8001818 <HAL_ADC_MspInit+0x200>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80016c8:	4b53      	ldr	r3, [pc, #332]	@ (8001818 <HAL_ADC_MspInit+0x200>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80016ce:	4852      	ldr	r0, [pc, #328]	@ (8001818 <HAL_ADC_MspInit+0x200>)
 80016d0:	f001 fa78 	bl	8002bc4 <HAL_DMA_Init>
 80016d4:	4603      	mov	r3, r0
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d001      	beq.n	80016de <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 80016da:	f7ff ff6f 	bl	80015bc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	4a4d      	ldr	r2, [pc, #308]	@ (8001818 <HAL_ADC_MspInit+0x200>)
 80016e2:	639a      	str	r2, [r3, #56]	@ 0x38
 80016e4:	4a4c      	ldr	r2, [pc, #304]	@ (8001818 <HAL_ADC_MspInit+0x200>)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 80016ea:	e08b      	b.n	8001804 <HAL_ADC_MspInit+0x1ec>
  else if(hadc->Instance==ADC2)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	4a4b      	ldr	r2, [pc, #300]	@ (8001820 <HAL_ADC_MspInit+0x208>)
 80016f2:	4293      	cmp	r3, r2
 80016f4:	d159      	bne.n	80017aa <HAL_ADC_MspInit+0x192>
    __HAL_RCC_ADC2_CLK_ENABLE();
 80016f6:	2300      	movs	r3, #0
 80016f8:	61bb      	str	r3, [r7, #24]
 80016fa:	4b45      	ldr	r3, [pc, #276]	@ (8001810 <HAL_ADC_MspInit+0x1f8>)
 80016fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016fe:	4a44      	ldr	r2, [pc, #272]	@ (8001810 <HAL_ADC_MspInit+0x1f8>)
 8001700:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001704:	6453      	str	r3, [r2, #68]	@ 0x44
 8001706:	4b42      	ldr	r3, [pc, #264]	@ (8001810 <HAL_ADC_MspInit+0x1f8>)
 8001708:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800170a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800170e:	61bb      	str	r3, [r7, #24]
 8001710:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001712:	2300      	movs	r3, #0
 8001714:	617b      	str	r3, [r7, #20]
 8001716:	4b3e      	ldr	r3, [pc, #248]	@ (8001810 <HAL_ADC_MspInit+0x1f8>)
 8001718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800171a:	4a3d      	ldr	r2, [pc, #244]	@ (8001810 <HAL_ADC_MspInit+0x1f8>)
 800171c:	f043 0301 	orr.w	r3, r3, #1
 8001720:	6313      	str	r3, [r2, #48]	@ 0x30
 8001722:	4b3b      	ldr	r3, [pc, #236]	@ (8001810 <HAL_ADC_MspInit+0x1f8>)
 8001724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001726:	f003 0301 	and.w	r3, r3, #1
 800172a:	617b      	str	r3, [r7, #20]
 800172c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800172e:	2301      	movs	r3, #1
 8001730:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001732:	2303      	movs	r3, #3
 8001734:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001736:	2300      	movs	r3, #0
 8001738:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800173a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800173e:	4619      	mov	r1, r3
 8001740:	4838      	ldr	r0, [pc, #224]	@ (8001824 <HAL_ADC_MspInit+0x20c>)
 8001742:	f001 fdaf 	bl	80032a4 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 8001746:	4b38      	ldr	r3, [pc, #224]	@ (8001828 <HAL_ADC_MspInit+0x210>)
 8001748:	4a38      	ldr	r2, [pc, #224]	@ (800182c <HAL_ADC_MspInit+0x214>)
 800174a:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 800174c:	4b36      	ldr	r3, [pc, #216]	@ (8001828 <HAL_ADC_MspInit+0x210>)
 800174e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001752:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001754:	4b34      	ldr	r3, [pc, #208]	@ (8001828 <HAL_ADC_MspInit+0x210>)
 8001756:	2200      	movs	r2, #0
 8001758:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800175a:	4b33      	ldr	r3, [pc, #204]	@ (8001828 <HAL_ADC_MspInit+0x210>)
 800175c:	2200      	movs	r2, #0
 800175e:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8001760:	4b31      	ldr	r3, [pc, #196]	@ (8001828 <HAL_ADC_MspInit+0x210>)
 8001762:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001766:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001768:	4b2f      	ldr	r3, [pc, #188]	@ (8001828 <HAL_ADC_MspInit+0x210>)
 800176a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800176e:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001770:	4b2d      	ldr	r3, [pc, #180]	@ (8001828 <HAL_ADC_MspInit+0x210>)
 8001772:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001776:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8001778:	4b2b      	ldr	r3, [pc, #172]	@ (8001828 <HAL_ADC_MspInit+0x210>)
 800177a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800177e:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8001780:	4b29      	ldr	r3, [pc, #164]	@ (8001828 <HAL_ADC_MspInit+0x210>)
 8001782:	2200      	movs	r2, #0
 8001784:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001786:	4b28      	ldr	r3, [pc, #160]	@ (8001828 <HAL_ADC_MspInit+0x210>)
 8001788:	2200      	movs	r2, #0
 800178a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800178c:	4826      	ldr	r0, [pc, #152]	@ (8001828 <HAL_ADC_MspInit+0x210>)
 800178e:	f001 fa19 	bl	8002bc4 <HAL_DMA_Init>
 8001792:	4603      	mov	r3, r0
 8001794:	2b00      	cmp	r3, #0
 8001796:	d001      	beq.n	800179c <HAL_ADC_MspInit+0x184>
      Error_Handler();
 8001798:	f7ff ff10 	bl	80015bc <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	4a22      	ldr	r2, [pc, #136]	@ (8001828 <HAL_ADC_MspInit+0x210>)
 80017a0:	639a      	str	r2, [r3, #56]	@ 0x38
 80017a2:	4a21      	ldr	r2, [pc, #132]	@ (8001828 <HAL_ADC_MspInit+0x210>)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80017a8:	e02c      	b.n	8001804 <HAL_ADC_MspInit+0x1ec>
  else if(hadc->Instance==ADC3)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	4a20      	ldr	r2, [pc, #128]	@ (8001830 <HAL_ADC_MspInit+0x218>)
 80017b0:	4293      	cmp	r3, r2
 80017b2:	d127      	bne.n	8001804 <HAL_ADC_MspInit+0x1ec>
    __HAL_RCC_ADC3_CLK_ENABLE();
 80017b4:	2300      	movs	r3, #0
 80017b6:	613b      	str	r3, [r7, #16]
 80017b8:	4b15      	ldr	r3, [pc, #84]	@ (8001810 <HAL_ADC_MspInit+0x1f8>)
 80017ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017bc:	4a14      	ldr	r2, [pc, #80]	@ (8001810 <HAL_ADC_MspInit+0x1f8>)
 80017be:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80017c2:	6453      	str	r3, [r2, #68]	@ 0x44
 80017c4:	4b12      	ldr	r3, [pc, #72]	@ (8001810 <HAL_ADC_MspInit+0x1f8>)
 80017c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80017cc:	613b      	str	r3, [r7, #16]
 80017ce:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017d0:	2300      	movs	r3, #0
 80017d2:	60fb      	str	r3, [r7, #12]
 80017d4:	4b0e      	ldr	r3, [pc, #56]	@ (8001810 <HAL_ADC_MspInit+0x1f8>)
 80017d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017d8:	4a0d      	ldr	r2, [pc, #52]	@ (8001810 <HAL_ADC_MspInit+0x1f8>)
 80017da:	f043 0301 	orr.w	r3, r3, #1
 80017de:	6313      	str	r3, [r2, #48]	@ 0x30
 80017e0:	4b0b      	ldr	r3, [pc, #44]	@ (8001810 <HAL_ADC_MspInit+0x1f8>)
 80017e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017e4:	f003 0301 	and.w	r3, r3, #1
 80017e8:	60fb      	str	r3, [r7, #12]
 80017ea:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80017ec:	2302      	movs	r3, #2
 80017ee:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017f0:	2303      	movs	r3, #3
 80017f2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f4:	2300      	movs	r3, #0
 80017f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017f8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017fc:	4619      	mov	r1, r3
 80017fe:	4809      	ldr	r0, [pc, #36]	@ (8001824 <HAL_ADC_MspInit+0x20c>)
 8001800:	f001 fd50 	bl	80032a4 <HAL_GPIO_Init>
}
 8001804:	bf00      	nop
 8001806:	3738      	adds	r7, #56	@ 0x38
 8001808:	46bd      	mov	sp, r7
 800180a:	bd80      	pop	{r7, pc}
 800180c:	40012000 	.word	0x40012000
 8001810:	40023800 	.word	0x40023800
 8001814:	40020800 	.word	0x40020800
 8001818:	200004d8 	.word	0x200004d8
 800181c:	40026410 	.word	0x40026410
 8001820:	40012100 	.word	0x40012100
 8001824:	40020000 	.word	0x40020000
 8001828:	20000538 	.word	0x20000538
 800182c:	40026440 	.word	0x40026440
 8001830:	40012200 	.word	0x40012200

08001834 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b08a      	sub	sp, #40	@ 0x28
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800183c:	f107 0314 	add.w	r3, r7, #20
 8001840:	2200      	movs	r2, #0
 8001842:	601a      	str	r2, [r3, #0]
 8001844:	605a      	str	r2, [r3, #4]
 8001846:	609a      	str	r2, [r3, #8]
 8001848:	60da      	str	r2, [r3, #12]
 800184a:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	4a17      	ldr	r2, [pc, #92]	@ (80018b0 <HAL_DAC_MspInit+0x7c>)
 8001852:	4293      	cmp	r3, r2
 8001854:	d127      	bne.n	80018a6 <HAL_DAC_MspInit+0x72>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8001856:	2300      	movs	r3, #0
 8001858:	613b      	str	r3, [r7, #16]
 800185a:	4b16      	ldr	r3, [pc, #88]	@ (80018b4 <HAL_DAC_MspInit+0x80>)
 800185c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800185e:	4a15      	ldr	r2, [pc, #84]	@ (80018b4 <HAL_DAC_MspInit+0x80>)
 8001860:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001864:	6413      	str	r3, [r2, #64]	@ 0x40
 8001866:	4b13      	ldr	r3, [pc, #76]	@ (80018b4 <HAL_DAC_MspInit+0x80>)
 8001868:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800186a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800186e:	613b      	str	r3, [r7, #16]
 8001870:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001872:	2300      	movs	r3, #0
 8001874:	60fb      	str	r3, [r7, #12]
 8001876:	4b0f      	ldr	r3, [pc, #60]	@ (80018b4 <HAL_DAC_MspInit+0x80>)
 8001878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800187a:	4a0e      	ldr	r2, [pc, #56]	@ (80018b4 <HAL_DAC_MspInit+0x80>)
 800187c:	f043 0301 	orr.w	r3, r3, #1
 8001880:	6313      	str	r3, [r2, #48]	@ 0x30
 8001882:	4b0c      	ldr	r3, [pc, #48]	@ (80018b4 <HAL_DAC_MspInit+0x80>)
 8001884:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001886:	f003 0301 	and.w	r3, r3, #1
 800188a:	60fb      	str	r3, [r7, #12]
 800188c:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800188e:	2310      	movs	r3, #16
 8001890:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001892:	2303      	movs	r3, #3
 8001894:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001896:	2300      	movs	r3, #0
 8001898:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800189a:	f107 0314 	add.w	r3, r7, #20
 800189e:	4619      	mov	r1, r3
 80018a0:	4805      	ldr	r0, [pc, #20]	@ (80018b8 <HAL_DAC_MspInit+0x84>)
 80018a2:	f001 fcff 	bl	80032a4 <HAL_GPIO_Init>

  /* USER CODE END DAC_MspInit 1 */

  }

}
 80018a6:	bf00      	nop
 80018a8:	3728      	adds	r7, #40	@ 0x28
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	40007400 	.word	0x40007400
 80018b4:	40023800 	.word	0x40023800
 80018b8:	40020000 	.word	0x40020000

080018bc <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80018bc:	b480      	push	{r7}
 80018be:	b085      	sub	sp, #20
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80018cc:	d10d      	bne.n	80018ea <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80018ce:	2300      	movs	r3, #0
 80018d0:	60fb      	str	r3, [r7, #12]
 80018d2:	4b09      	ldr	r3, [pc, #36]	@ (80018f8 <HAL_TIM_PWM_MspInit+0x3c>)
 80018d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018d6:	4a08      	ldr	r2, [pc, #32]	@ (80018f8 <HAL_TIM_PWM_MspInit+0x3c>)
 80018d8:	f043 0301 	orr.w	r3, r3, #1
 80018dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80018de:	4b06      	ldr	r3, [pc, #24]	@ (80018f8 <HAL_TIM_PWM_MspInit+0x3c>)
 80018e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018e2:	f003 0301 	and.w	r3, r3, #1
 80018e6:	60fb      	str	r3, [r7, #12]
 80018e8:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 80018ea:	bf00      	nop
 80018ec:	3714      	adds	r7, #20
 80018ee:	46bd      	mov	sp, r7
 80018f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f4:	4770      	bx	lr
 80018f6:	bf00      	nop
 80018f8:	40023800 	.word	0x40023800

080018fc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b08a      	sub	sp, #40	@ 0x28
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001904:	f107 0314 	add.w	r3, r7, #20
 8001908:	2200      	movs	r2, #0
 800190a:	601a      	str	r2, [r3, #0]
 800190c:	605a      	str	r2, [r3, #4]
 800190e:	609a      	str	r2, [r3, #8]
 8001910:	60da      	str	r2, [r3, #12]
 8001912:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800191c:	d13d      	bne.n	800199a <HAL_TIM_MspPostInit+0x9e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800191e:	2300      	movs	r3, #0
 8001920:	613b      	str	r3, [r7, #16]
 8001922:	4b20      	ldr	r3, [pc, #128]	@ (80019a4 <HAL_TIM_MspPostInit+0xa8>)
 8001924:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001926:	4a1f      	ldr	r2, [pc, #124]	@ (80019a4 <HAL_TIM_MspPostInit+0xa8>)
 8001928:	f043 0302 	orr.w	r3, r3, #2
 800192c:	6313      	str	r3, [r2, #48]	@ 0x30
 800192e:	4b1d      	ldr	r3, [pc, #116]	@ (80019a4 <HAL_TIM_MspPostInit+0xa8>)
 8001930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001932:	f003 0302 	and.w	r3, r3, #2
 8001936:	613b      	str	r3, [r7, #16]
 8001938:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800193a:	2300      	movs	r3, #0
 800193c:	60fb      	str	r3, [r7, #12]
 800193e:	4b19      	ldr	r3, [pc, #100]	@ (80019a4 <HAL_TIM_MspPostInit+0xa8>)
 8001940:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001942:	4a18      	ldr	r2, [pc, #96]	@ (80019a4 <HAL_TIM_MspPostInit+0xa8>)
 8001944:	f043 0301 	orr.w	r3, r3, #1
 8001948:	6313      	str	r3, [r2, #48]	@ 0x30
 800194a:	4b16      	ldr	r3, [pc, #88]	@ (80019a4 <HAL_TIM_MspPostInit+0xa8>)
 800194c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800194e:	f003 0301 	and.w	r3, r3, #1
 8001952:	60fb      	str	r3, [r7, #12]
 8001954:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PB2     ------> TIM2_CH4
    PB10     ------> TIM2_CH3
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_10;
 8001956:	f240 4304 	movw	r3, #1028	@ 0x404
 800195a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800195c:	2302      	movs	r3, #2
 800195e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001960:	2300      	movs	r3, #0
 8001962:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001964:	2300      	movs	r3, #0
 8001966:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001968:	2301      	movs	r3, #1
 800196a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800196c:	f107 0314 	add.w	r3, r7, #20
 8001970:	4619      	mov	r1, r3
 8001972:	480d      	ldr	r0, [pc, #52]	@ (80019a8 <HAL_TIM_MspPostInit+0xac>)
 8001974:	f001 fc96 	bl	80032a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001978:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800197c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800197e:	2302      	movs	r3, #2
 8001980:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001982:	2300      	movs	r3, #0
 8001984:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001986:	2300      	movs	r3, #0
 8001988:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800198a:	2301      	movs	r3, #1
 800198c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800198e:	f107 0314 	add.w	r3, r7, #20
 8001992:	4619      	mov	r1, r3
 8001994:	4805      	ldr	r0, [pc, #20]	@ (80019ac <HAL_TIM_MspPostInit+0xb0>)
 8001996:	f001 fc85 	bl	80032a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800199a:	bf00      	nop
 800199c:	3728      	adds	r7, #40	@ 0x28
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	40023800 	.word	0x40023800
 80019a8:	40020400 	.word	0x40020400
 80019ac:	40020000 	.word	0x40020000

080019b0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b08a      	sub	sp, #40	@ 0x28
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019b8:	f107 0314 	add.w	r3, r7, #20
 80019bc:	2200      	movs	r2, #0
 80019be:	601a      	str	r2, [r3, #0]
 80019c0:	605a      	str	r2, [r3, #4]
 80019c2:	609a      	str	r2, [r3, #8]
 80019c4:	60da      	str	r2, [r3, #12]
 80019c6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	4a19      	ldr	r2, [pc, #100]	@ (8001a34 <HAL_UART_MspInit+0x84>)
 80019ce:	4293      	cmp	r3, r2
 80019d0:	d12b      	bne.n	8001a2a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80019d2:	2300      	movs	r3, #0
 80019d4:	613b      	str	r3, [r7, #16]
 80019d6:	4b18      	ldr	r3, [pc, #96]	@ (8001a38 <HAL_UART_MspInit+0x88>)
 80019d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019da:	4a17      	ldr	r2, [pc, #92]	@ (8001a38 <HAL_UART_MspInit+0x88>)
 80019dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80019e2:	4b15      	ldr	r3, [pc, #84]	@ (8001a38 <HAL_UART_MspInit+0x88>)
 80019e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019ea:	613b      	str	r3, [r7, #16]
 80019ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019ee:	2300      	movs	r3, #0
 80019f0:	60fb      	str	r3, [r7, #12]
 80019f2:	4b11      	ldr	r3, [pc, #68]	@ (8001a38 <HAL_UART_MspInit+0x88>)
 80019f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019f6:	4a10      	ldr	r2, [pc, #64]	@ (8001a38 <HAL_UART_MspInit+0x88>)
 80019f8:	f043 0301 	orr.w	r3, r3, #1
 80019fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80019fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001a38 <HAL_UART_MspInit+0x88>)
 8001a00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a02:	f003 0301 	and.w	r3, r3, #1
 8001a06:	60fb      	str	r3, [r7, #12]
 8001a08:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001a0a:	230c      	movs	r3, #12
 8001a0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a0e:	2302      	movs	r3, #2
 8001a10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a12:	2300      	movs	r3, #0
 8001a14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a16:	2303      	movs	r3, #3
 8001a18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001a1a:	2307      	movs	r3, #7
 8001a1c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a1e:	f107 0314 	add.w	r3, r7, #20
 8001a22:	4619      	mov	r1, r3
 8001a24:	4805      	ldr	r0, [pc, #20]	@ (8001a3c <HAL_UART_MspInit+0x8c>)
 8001a26:	f001 fc3d 	bl	80032a4 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8001a2a:	bf00      	nop
 8001a2c:	3728      	adds	r7, #40	@ 0x28
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	40004400 	.word	0x40004400
 8001a38:	40023800 	.word	0x40023800
 8001a3c:	40020000 	.word	0x40020000

08001a40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a40:	b480      	push	{r7}
 8001a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a44:	bf00      	nop
 8001a46:	e7fd      	b.n	8001a44 <NMI_Handler+0x4>

08001a48 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a4c:	bf00      	nop
 8001a4e:	e7fd      	b.n	8001a4c <HardFault_Handler+0x4>

08001a50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a50:	b480      	push	{r7}
 8001a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a54:	bf00      	nop
 8001a56:	e7fd      	b.n	8001a54 <MemManage_Handler+0x4>

08001a58 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a5c:	bf00      	nop
 8001a5e:	e7fd      	b.n	8001a5c <BusFault_Handler+0x4>

08001a60 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a60:	b480      	push	{r7}
 8001a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a64:	bf00      	nop
 8001a66:	e7fd      	b.n	8001a64 <UsageFault_Handler+0x4>

08001a68 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a6c:	bf00      	nop
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a74:	4770      	bx	lr

08001a76 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a76:	b480      	push	{r7}
 8001a78:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a7a:	bf00      	nop
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a82:	4770      	bx	lr

08001a84 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a84:	b480      	push	{r7}
 8001a86:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a88:	bf00      	nop
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a90:	4770      	bx	lr

08001a92 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a92:	b580      	push	{r7, lr}
 8001a94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a96:	f000 f94f 	bl	8001d38 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a9a:	bf00      	nop
 8001a9c:	bd80      	pop	{r7, pc}
	...

08001aa0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001aa4:	4802      	ldr	r0, [pc, #8]	@ (8001ab0 <DMA2_Stream0_IRQHandler+0x10>)
 8001aa6:	f001 f993 	bl	8002dd0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001aaa:	bf00      	nop
 8001aac:	bd80      	pop	{r7, pc}
 8001aae:	bf00      	nop
 8001ab0:	200004d8 	.word	0x200004d8

08001ab4 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8001ab8:	4802      	ldr	r0, [pc, #8]	@ (8001ac4 <DMA2_Stream2_IRQHandler+0x10>)
 8001aba:	f001 f989 	bl	8002dd0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8001abe:	bf00      	nop
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	20000538 	.word	0x20000538

08001ac8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	af00      	add	r7, sp, #0
  return 1;
 8001acc:	2301      	movs	r3, #1
}
 8001ace:	4618      	mov	r0, r3
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad6:	4770      	bx	lr

08001ad8 <_kill>:

int _kill(int pid, int sig)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b082      	sub	sp, #8
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
 8001ae0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001ae2:	f004 fa1f 	bl	8005f24 <__errno>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	2216      	movs	r2, #22
 8001aea:	601a      	str	r2, [r3, #0]
  return -1;
 8001aec:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001af0:	4618      	mov	r0, r3
 8001af2:	3708      	adds	r7, #8
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}

08001af8 <_exit>:

void _exit (int status)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b082      	sub	sp, #8
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001b00:	f04f 31ff 	mov.w	r1, #4294967295
 8001b04:	6878      	ldr	r0, [r7, #4]
 8001b06:	f7ff ffe7 	bl	8001ad8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001b0a:	bf00      	nop
 8001b0c:	e7fd      	b.n	8001b0a <_exit+0x12>

08001b0e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b0e:	b580      	push	{r7, lr}
 8001b10:	b086      	sub	sp, #24
 8001b12:	af00      	add	r7, sp, #0
 8001b14:	60f8      	str	r0, [r7, #12]
 8001b16:	60b9      	str	r1, [r7, #8]
 8001b18:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	617b      	str	r3, [r7, #20]
 8001b1e:	e00a      	b.n	8001b36 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b20:	f3af 8000 	nop.w
 8001b24:	4601      	mov	r1, r0
 8001b26:	68bb      	ldr	r3, [r7, #8]
 8001b28:	1c5a      	adds	r2, r3, #1
 8001b2a:	60ba      	str	r2, [r7, #8]
 8001b2c:	b2ca      	uxtb	r2, r1
 8001b2e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b30:	697b      	ldr	r3, [r7, #20]
 8001b32:	3301      	adds	r3, #1
 8001b34:	617b      	str	r3, [r7, #20]
 8001b36:	697a      	ldr	r2, [r7, #20]
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	429a      	cmp	r2, r3
 8001b3c:	dbf0      	blt.n	8001b20 <_read+0x12>
  }

  return len;
 8001b3e:	687b      	ldr	r3, [r7, #4]
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	3718      	adds	r7, #24
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}

08001b48 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	b083      	sub	sp, #12
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b50:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b54:	4618      	mov	r0, r3
 8001b56:	370c      	adds	r7, #12
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5e:	4770      	bx	lr

08001b60 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b60:	b480      	push	{r7}
 8001b62:	b083      	sub	sp, #12
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
 8001b68:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b6a:	683b      	ldr	r3, [r7, #0]
 8001b6c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001b70:	605a      	str	r2, [r3, #4]
  return 0;
 8001b72:	2300      	movs	r3, #0
}
 8001b74:	4618      	mov	r0, r3
 8001b76:	370c      	adds	r7, #12
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7e:	4770      	bx	lr

08001b80 <_isatty>:

int _isatty(int file)
{
 8001b80:	b480      	push	{r7}
 8001b82:	b083      	sub	sp, #12
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b88:	2301      	movs	r3, #1
}
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	370c      	adds	r7, #12
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b94:	4770      	bx	lr

08001b96 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b96:	b480      	push	{r7}
 8001b98:	b085      	sub	sp, #20
 8001b9a:	af00      	add	r7, sp, #0
 8001b9c:	60f8      	str	r0, [r7, #12]
 8001b9e:	60b9      	str	r1, [r7, #8]
 8001ba0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001ba2:	2300      	movs	r3, #0
}
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	3714      	adds	r7, #20
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bae:	4770      	bx	lr

08001bb0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b086      	sub	sp, #24
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001bb8:	4a14      	ldr	r2, [pc, #80]	@ (8001c0c <_sbrk+0x5c>)
 8001bba:	4b15      	ldr	r3, [pc, #84]	@ (8001c10 <_sbrk+0x60>)
 8001bbc:	1ad3      	subs	r3, r2, r3
 8001bbe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001bc0:	697b      	ldr	r3, [r7, #20]
 8001bc2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001bc4:	4b13      	ldr	r3, [pc, #76]	@ (8001c14 <_sbrk+0x64>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d102      	bne.n	8001bd2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001bcc:	4b11      	ldr	r3, [pc, #68]	@ (8001c14 <_sbrk+0x64>)
 8001bce:	4a12      	ldr	r2, [pc, #72]	@ (8001c18 <_sbrk+0x68>)
 8001bd0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001bd2:	4b10      	ldr	r3, [pc, #64]	@ (8001c14 <_sbrk+0x64>)
 8001bd4:	681a      	ldr	r2, [r3, #0]
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	4413      	add	r3, r2
 8001bda:	693a      	ldr	r2, [r7, #16]
 8001bdc:	429a      	cmp	r2, r3
 8001bde:	d207      	bcs.n	8001bf0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001be0:	f004 f9a0 	bl	8005f24 <__errno>
 8001be4:	4603      	mov	r3, r0
 8001be6:	220c      	movs	r2, #12
 8001be8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001bea:	f04f 33ff 	mov.w	r3, #4294967295
 8001bee:	e009      	b.n	8001c04 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001bf0:	4b08      	ldr	r3, [pc, #32]	@ (8001c14 <_sbrk+0x64>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bf6:	4b07      	ldr	r3, [pc, #28]	@ (8001c14 <_sbrk+0x64>)
 8001bf8:	681a      	ldr	r2, [r3, #0]
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	4413      	add	r3, r2
 8001bfe:	4a05      	ldr	r2, [pc, #20]	@ (8001c14 <_sbrk+0x64>)
 8001c00:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c02:	68fb      	ldr	r3, [r7, #12]
}
 8001c04:	4618      	mov	r0, r3
 8001c06:	3718      	adds	r7, #24
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bd80      	pop	{r7, pc}
 8001c0c:	20020000 	.word	0x20020000
 8001c10:	00000400 	.word	0x00000400
 8001c14:	2000063c 	.word	0x2000063c
 8001c18:	20000790 	.word	0x20000790

08001c1c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c20:	4b06      	ldr	r3, [pc, #24]	@ (8001c3c <SystemInit+0x20>)
 8001c22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c26:	4a05      	ldr	r2, [pc, #20]	@ (8001c3c <SystemInit+0x20>)
 8001c28:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c2c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c30:	bf00      	nop
 8001c32:	46bd      	mov	sp, r7
 8001c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c38:	4770      	bx	lr
 8001c3a:	bf00      	nop
 8001c3c:	e000ed00 	.word	0xe000ed00

08001c40 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001c40:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001c78 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001c44:	f7ff ffea 	bl	8001c1c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001c48:	480c      	ldr	r0, [pc, #48]	@ (8001c7c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001c4a:	490d      	ldr	r1, [pc, #52]	@ (8001c80 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001c4c:	4a0d      	ldr	r2, [pc, #52]	@ (8001c84 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001c4e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c50:	e002      	b.n	8001c58 <LoopCopyDataInit>

08001c52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c56:	3304      	adds	r3, #4

08001c58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c5c:	d3f9      	bcc.n	8001c52 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c5e:	4a0a      	ldr	r2, [pc, #40]	@ (8001c88 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001c60:	4c0a      	ldr	r4, [pc, #40]	@ (8001c8c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001c62:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c64:	e001      	b.n	8001c6a <LoopFillZerobss>

08001c66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c68:	3204      	adds	r2, #4

08001c6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c6c:	d3fb      	bcc.n	8001c66 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001c6e:	f004 f95f 	bl	8005f30 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c72:	f7ff f94d 	bl	8000f10 <main>
  bx  lr    
 8001c76:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001c78:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001c7c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c80:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001c84:	08007f68 	.word	0x08007f68
  ldr r2, =_sbss
 8001c88:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001c8c:	20000790 	.word	0x20000790

08001c90 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c90:	e7fe      	b.n	8001c90 <ADC_IRQHandler>
	...

08001c94 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001c98:	4b0e      	ldr	r3, [pc, #56]	@ (8001cd4 <HAL_Init+0x40>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	4a0d      	ldr	r2, [pc, #52]	@ (8001cd4 <HAL_Init+0x40>)
 8001c9e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001ca2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001ca4:	4b0b      	ldr	r3, [pc, #44]	@ (8001cd4 <HAL_Init+0x40>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4a0a      	ldr	r2, [pc, #40]	@ (8001cd4 <HAL_Init+0x40>)
 8001caa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001cae:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001cb0:	4b08      	ldr	r3, [pc, #32]	@ (8001cd4 <HAL_Init+0x40>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	4a07      	ldr	r2, [pc, #28]	@ (8001cd4 <HAL_Init+0x40>)
 8001cb6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001cba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001cbc:	2003      	movs	r0, #3
 8001cbe:	f000 fe43 	bl	8002948 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001cc2:	2000      	movs	r0, #0
 8001cc4:	f000 f808 	bl	8001cd8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001cc8:	f7ff fc7e 	bl	80015c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ccc:	2300      	movs	r3, #0
}
 8001cce:	4618      	mov	r0, r3
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	40023c00 	.word	0x40023c00

08001cd8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b082      	sub	sp, #8
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ce0:	4b12      	ldr	r3, [pc, #72]	@ (8001d2c <HAL_InitTick+0x54>)
 8001ce2:	681a      	ldr	r2, [r3, #0]
 8001ce4:	4b12      	ldr	r3, [pc, #72]	@ (8001d30 <HAL_InitTick+0x58>)
 8001ce6:	781b      	ldrb	r3, [r3, #0]
 8001ce8:	4619      	mov	r1, r3
 8001cea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001cee:	fbb3 f3f1 	udiv	r3, r3, r1
 8001cf2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	f000 fe5b 	bl	80029b2 <HAL_SYSTICK_Config>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d001      	beq.n	8001d06 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d02:	2301      	movs	r3, #1
 8001d04:	e00e      	b.n	8001d24 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	2b0f      	cmp	r3, #15
 8001d0a:	d80a      	bhi.n	8001d22 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	6879      	ldr	r1, [r7, #4]
 8001d10:	f04f 30ff 	mov.w	r0, #4294967295
 8001d14:	f000 fe23 	bl	800295e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d18:	4a06      	ldr	r2, [pc, #24]	@ (8001d34 <HAL_InitTick+0x5c>)
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	e000      	b.n	8001d24 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d22:	2301      	movs	r3, #1
}
 8001d24:	4618      	mov	r0, r3
 8001d26:	3708      	adds	r7, #8
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bd80      	pop	{r7, pc}
 8001d2c:	20000000 	.word	0x20000000
 8001d30:	20000008 	.word	0x20000008
 8001d34:	20000004 	.word	0x20000004

08001d38 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d3c:	4b06      	ldr	r3, [pc, #24]	@ (8001d58 <HAL_IncTick+0x20>)
 8001d3e:	781b      	ldrb	r3, [r3, #0]
 8001d40:	461a      	mov	r2, r3
 8001d42:	4b06      	ldr	r3, [pc, #24]	@ (8001d5c <HAL_IncTick+0x24>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	4413      	add	r3, r2
 8001d48:	4a04      	ldr	r2, [pc, #16]	@ (8001d5c <HAL_IncTick+0x24>)
 8001d4a:	6013      	str	r3, [r2, #0]
}
 8001d4c:	bf00      	nop
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d54:	4770      	bx	lr
 8001d56:	bf00      	nop
 8001d58:	20000008 	.word	0x20000008
 8001d5c:	20000640 	.word	0x20000640

08001d60 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d60:	b480      	push	{r7}
 8001d62:	af00      	add	r7, sp, #0
  return uwTick;
 8001d64:	4b03      	ldr	r3, [pc, #12]	@ (8001d74 <HAL_GetTick+0x14>)
 8001d66:	681b      	ldr	r3, [r3, #0]
}
 8001d68:	4618      	mov	r0, r3
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d70:	4770      	bx	lr
 8001d72:	bf00      	nop
 8001d74:	20000640 	.word	0x20000640

08001d78 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b084      	sub	sp, #16
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d80:	f7ff ffee 	bl	8001d60 <HAL_GetTick>
 8001d84:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d90:	d005      	beq.n	8001d9e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d92:	4b0a      	ldr	r3, [pc, #40]	@ (8001dbc <HAL_Delay+0x44>)
 8001d94:	781b      	ldrb	r3, [r3, #0]
 8001d96:	461a      	mov	r2, r3
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	4413      	add	r3, r2
 8001d9c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001d9e:	bf00      	nop
 8001da0:	f7ff ffde 	bl	8001d60 <HAL_GetTick>
 8001da4:	4602      	mov	r2, r0
 8001da6:	68bb      	ldr	r3, [r7, #8]
 8001da8:	1ad3      	subs	r3, r2, r3
 8001daa:	68fa      	ldr	r2, [r7, #12]
 8001dac:	429a      	cmp	r2, r3
 8001dae:	d8f7      	bhi.n	8001da0 <HAL_Delay+0x28>
  {
  }
}
 8001db0:	bf00      	nop
 8001db2:	bf00      	nop
 8001db4:	3710      	adds	r7, #16
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}
 8001dba:	bf00      	nop
 8001dbc:	20000008 	.word	0x20000008

08001dc0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b084      	sub	sp, #16
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d101      	bne.n	8001dd6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001dd2:	2301      	movs	r3, #1
 8001dd4:	e033      	b.n	8001e3e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d109      	bne.n	8001df2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001dde:	6878      	ldr	r0, [r7, #4]
 8001de0:	f7ff fc1a 	bl	8001618 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2200      	movs	r2, #0
 8001de8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	2200      	movs	r2, #0
 8001dee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001df6:	f003 0310 	and.w	r3, r3, #16
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d118      	bne.n	8001e30 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e02:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001e06:	f023 0302 	bic.w	r3, r3, #2
 8001e0a:	f043 0202 	orr.w	r2, r3, #2
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001e12:	6878      	ldr	r0, [r7, #4]
 8001e14:	f000 fb4a 	bl	80024ac <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e22:	f023 0303 	bic.w	r3, r3, #3
 8001e26:	f043 0201 	orr.w	r2, r3, #1
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	641a      	str	r2, [r3, #64]	@ 0x40
 8001e2e:	e001      	b.n	8001e34 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001e30:	2301      	movs	r3, #1
 8001e32:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2200      	movs	r2, #0
 8001e38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001e3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e3e:	4618      	mov	r0, r3
 8001e40:	3710      	adds	r7, #16
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd80      	pop	{r7, pc}
	...

08001e48 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	b085      	sub	sp, #20
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001e50:	2300      	movs	r3, #0
 8001e52:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001e5a:	2b01      	cmp	r3, #1
 8001e5c:	d101      	bne.n	8001e62 <HAL_ADC_Start+0x1a>
 8001e5e:	2302      	movs	r3, #2
 8001e60:	e0b2      	b.n	8001fc8 <HAL_ADC_Start+0x180>
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	2201      	movs	r2, #1
 8001e66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	689b      	ldr	r3, [r3, #8]
 8001e70:	f003 0301 	and.w	r3, r3, #1
 8001e74:	2b01      	cmp	r3, #1
 8001e76:	d018      	beq.n	8001eaa <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	689a      	ldr	r2, [r3, #8]
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f042 0201 	orr.w	r2, r2, #1
 8001e86:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001e88:	4b52      	ldr	r3, [pc, #328]	@ (8001fd4 <HAL_ADC_Start+0x18c>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	4a52      	ldr	r2, [pc, #328]	@ (8001fd8 <HAL_ADC_Start+0x190>)
 8001e8e:	fba2 2303 	umull	r2, r3, r2, r3
 8001e92:	0c9a      	lsrs	r2, r3, #18
 8001e94:	4613      	mov	r3, r2
 8001e96:	005b      	lsls	r3, r3, #1
 8001e98:	4413      	add	r3, r2
 8001e9a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001e9c:	e002      	b.n	8001ea4 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001e9e:	68bb      	ldr	r3, [r7, #8]
 8001ea0:	3b01      	subs	r3, #1
 8001ea2:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001ea4:	68bb      	ldr	r3, [r7, #8]
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d1f9      	bne.n	8001e9e <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	689b      	ldr	r3, [r3, #8]
 8001eb0:	f003 0301 	and.w	r3, r3, #1
 8001eb4:	2b01      	cmp	r3, #1
 8001eb6:	d17a      	bne.n	8001fae <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ebc:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001ec0:	f023 0301 	bic.w	r3, r3, #1
 8001ec4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	685b      	ldr	r3, [r3, #4]
 8001ed2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d007      	beq.n	8001eea <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ede:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001ee2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eee:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ef2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001ef6:	d106      	bne.n	8001f06 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001efc:	f023 0206 	bic.w	r2, r3, #6
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	645a      	str	r2, [r3, #68]	@ 0x44
 8001f04:	e002      	b.n	8001f0c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	2200      	movs	r2, #0
 8001f0a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	2200      	movs	r2, #0
 8001f10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001f14:	4b31      	ldr	r3, [pc, #196]	@ (8001fdc <HAL_ADC_Start+0x194>)
 8001f16:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001f20:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	685b      	ldr	r3, [r3, #4]
 8001f26:	f003 031f 	and.w	r3, r3, #31
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d12a      	bne.n	8001f84 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	4a2b      	ldr	r2, [pc, #172]	@ (8001fe0 <HAL_ADC_Start+0x198>)
 8001f34:	4293      	cmp	r3, r2
 8001f36:	d015      	beq.n	8001f64 <HAL_ADC_Start+0x11c>
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4a29      	ldr	r2, [pc, #164]	@ (8001fe4 <HAL_ADC_Start+0x19c>)
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	d105      	bne.n	8001f4e <HAL_ADC_Start+0x106>
 8001f42:	4b26      	ldr	r3, [pc, #152]	@ (8001fdc <HAL_ADC_Start+0x194>)
 8001f44:	685b      	ldr	r3, [r3, #4]
 8001f46:	f003 031f 	and.w	r3, r3, #31
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d00a      	beq.n	8001f64 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	4a25      	ldr	r2, [pc, #148]	@ (8001fe8 <HAL_ADC_Start+0x1a0>)
 8001f54:	4293      	cmp	r3, r2
 8001f56:	d136      	bne.n	8001fc6 <HAL_ADC_Start+0x17e>
 8001f58:	4b20      	ldr	r3, [pc, #128]	@ (8001fdc <HAL_ADC_Start+0x194>)
 8001f5a:	685b      	ldr	r3, [r3, #4]
 8001f5c:	f003 0310 	and.w	r3, r3, #16
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d130      	bne.n	8001fc6 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	689b      	ldr	r3, [r3, #8]
 8001f6a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d129      	bne.n	8001fc6 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	689a      	ldr	r2, [r3, #8]
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001f80:	609a      	str	r2, [r3, #8]
 8001f82:	e020      	b.n	8001fc6 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4a15      	ldr	r2, [pc, #84]	@ (8001fe0 <HAL_ADC_Start+0x198>)
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d11b      	bne.n	8001fc6 <HAL_ADC_Start+0x17e>
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	689b      	ldr	r3, [r3, #8]
 8001f94:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d114      	bne.n	8001fc6 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	689a      	ldr	r2, [r3, #8]
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001faa:	609a      	str	r2, [r3, #8]
 8001fac:	e00b      	b.n	8001fc6 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fb2:	f043 0210 	orr.w	r2, r3, #16
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fbe:	f043 0201 	orr.w	r2, r3, #1
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001fc6:	2300      	movs	r3, #0
}
 8001fc8:	4618      	mov	r0, r3
 8001fca:	3714      	adds	r7, #20
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd2:	4770      	bx	lr
 8001fd4:	20000000 	.word	0x20000000
 8001fd8:	431bde83 	.word	0x431bde83
 8001fdc:	40012300 	.word	0x40012300
 8001fe0:	40012000 	.word	0x40012000
 8001fe4:	40012100 	.word	0x40012100
 8001fe8:	40012200 	.word	0x40012200

08001fec <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b086      	sub	sp, #24
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	60f8      	str	r0, [r7, #12]
 8001ff4:	60b9      	str	r1, [r7, #8]
 8001ff6:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002002:	2b01      	cmp	r3, #1
 8002004:	d101      	bne.n	800200a <HAL_ADC_Start_DMA+0x1e>
 8002006:	2302      	movs	r3, #2
 8002008:	e0e9      	b.n	80021de <HAL_ADC_Start_DMA+0x1f2>
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	2201      	movs	r2, #1
 800200e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	689b      	ldr	r3, [r3, #8]
 8002018:	f003 0301 	and.w	r3, r3, #1
 800201c:	2b01      	cmp	r3, #1
 800201e:	d018      	beq.n	8002052 <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	689a      	ldr	r2, [r3, #8]
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f042 0201 	orr.w	r2, r2, #1
 800202e:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002030:	4b6d      	ldr	r3, [pc, #436]	@ (80021e8 <HAL_ADC_Start_DMA+0x1fc>)
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	4a6d      	ldr	r2, [pc, #436]	@ (80021ec <HAL_ADC_Start_DMA+0x200>)
 8002036:	fba2 2303 	umull	r2, r3, r2, r3
 800203a:	0c9a      	lsrs	r2, r3, #18
 800203c:	4613      	mov	r3, r2
 800203e:	005b      	lsls	r3, r3, #1
 8002040:	4413      	add	r3, r2
 8002042:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8002044:	e002      	b.n	800204c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002046:	693b      	ldr	r3, [r7, #16]
 8002048:	3b01      	subs	r3, #1
 800204a:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 800204c:	693b      	ldr	r3, [r7, #16]
 800204e:	2b00      	cmp	r3, #0
 8002050:	d1f9      	bne.n	8002046 <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	689b      	ldr	r3, [r3, #8]
 8002058:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800205c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002060:	d107      	bne.n	8002072 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	689a      	ldr	r2, [r3, #8]
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002070:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	689b      	ldr	r3, [r3, #8]
 8002078:	f003 0301 	and.w	r3, r3, #1
 800207c:	2b01      	cmp	r3, #1
 800207e:	f040 80a1 	bne.w	80021c4 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002086:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800208a:	f023 0301 	bic.w	r3, r3, #1
 800208e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	685b      	ldr	r3, [r3, #4]
 800209c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d007      	beq.n	80020b4 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020a8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80020ac:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020b8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80020bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80020c0:	d106      	bne.n	80020d0 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020c6:	f023 0206 	bic.w	r2, r3, #6
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	645a      	str	r2, [r3, #68]	@ 0x44
 80020ce:	e002      	b.n	80020d6 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	2200      	movs	r2, #0
 80020d4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	2200      	movs	r2, #0
 80020da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80020de:	4b44      	ldr	r3, [pc, #272]	@ (80021f0 <HAL_ADC_Start_DMA+0x204>)
 80020e0:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80020e6:	4a43      	ldr	r2, [pc, #268]	@ (80021f4 <HAL_ADC_Start_DMA+0x208>)
 80020e8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80020ee:	4a42      	ldr	r2, [pc, #264]	@ (80021f8 <HAL_ADC_Start_DMA+0x20c>)
 80020f0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80020f6:	4a41      	ldr	r2, [pc, #260]	@ (80021fc <HAL_ADC_Start_DMA+0x210>)
 80020f8:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002102:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	685a      	ldr	r2, [r3, #4]
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8002112:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	689a      	ldr	r2, [r3, #8]
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002122:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	334c      	adds	r3, #76	@ 0x4c
 800212e:	4619      	mov	r1, r3
 8002130:	68ba      	ldr	r2, [r7, #8]
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	f000 fdf4 	bl	8002d20 <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002138:	697b      	ldr	r3, [r7, #20]
 800213a:	685b      	ldr	r3, [r3, #4]
 800213c:	f003 031f 	and.w	r3, r3, #31
 8002140:	2b00      	cmp	r3, #0
 8002142:	d12a      	bne.n	800219a <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	4a2d      	ldr	r2, [pc, #180]	@ (8002200 <HAL_ADC_Start_DMA+0x214>)
 800214a:	4293      	cmp	r3, r2
 800214c:	d015      	beq.n	800217a <HAL_ADC_Start_DMA+0x18e>
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	4a2c      	ldr	r2, [pc, #176]	@ (8002204 <HAL_ADC_Start_DMA+0x218>)
 8002154:	4293      	cmp	r3, r2
 8002156:	d105      	bne.n	8002164 <HAL_ADC_Start_DMA+0x178>
 8002158:	4b25      	ldr	r3, [pc, #148]	@ (80021f0 <HAL_ADC_Start_DMA+0x204>)
 800215a:	685b      	ldr	r3, [r3, #4]
 800215c:	f003 031f 	and.w	r3, r3, #31
 8002160:	2b00      	cmp	r3, #0
 8002162:	d00a      	beq.n	800217a <HAL_ADC_Start_DMA+0x18e>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a27      	ldr	r2, [pc, #156]	@ (8002208 <HAL_ADC_Start_DMA+0x21c>)
 800216a:	4293      	cmp	r3, r2
 800216c:	d136      	bne.n	80021dc <HAL_ADC_Start_DMA+0x1f0>
 800216e:	4b20      	ldr	r3, [pc, #128]	@ (80021f0 <HAL_ADC_Start_DMA+0x204>)
 8002170:	685b      	ldr	r3, [r3, #4]
 8002172:	f003 0310 	and.w	r3, r3, #16
 8002176:	2b00      	cmp	r3, #0
 8002178:	d130      	bne.n	80021dc <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	689b      	ldr	r3, [r3, #8]
 8002180:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002184:	2b00      	cmp	r3, #0
 8002186:	d129      	bne.n	80021dc <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	689a      	ldr	r2, [r3, #8]
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002196:	609a      	str	r2, [r3, #8]
 8002198:	e020      	b.n	80021dc <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	4a18      	ldr	r2, [pc, #96]	@ (8002200 <HAL_ADC_Start_DMA+0x214>)
 80021a0:	4293      	cmp	r3, r2
 80021a2:	d11b      	bne.n	80021dc <HAL_ADC_Start_DMA+0x1f0>
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	689b      	ldr	r3, [r3, #8]
 80021aa:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d114      	bne.n	80021dc <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	689a      	ldr	r2, [r3, #8]
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80021c0:	609a      	str	r2, [r3, #8]
 80021c2:	e00b      	b.n	80021dc <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021c8:	f043 0210 	orr.w	r2, r3, #16
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021d4:	f043 0201 	orr.w	r2, r3, #1
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80021dc:	2300      	movs	r3, #0
}
 80021de:	4618      	mov	r0, r3
 80021e0:	3718      	adds	r7, #24
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bd80      	pop	{r7, pc}
 80021e6:	bf00      	nop
 80021e8:	20000000 	.word	0x20000000
 80021ec:	431bde83 	.word	0x431bde83
 80021f0:	40012300 	.word	0x40012300
 80021f4:	080026a5 	.word	0x080026a5
 80021f8:	0800275f 	.word	0x0800275f
 80021fc:	0800277b 	.word	0x0800277b
 8002200:	40012000 	.word	0x40012000
 8002204:	40012100 	.word	0x40012100
 8002208:	40012200 	.word	0x40012200

0800220c <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800220c:	b480      	push	{r7}
 800220e:	b083      	sub	sp, #12
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002214:	bf00      	nop
 8002216:	370c      	adds	r7, #12
 8002218:	46bd      	mov	sp, r7
 800221a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221e:	4770      	bx	lr

08002220 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002220:	b480      	push	{r7}
 8002222:	b083      	sub	sp, #12
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002228:	bf00      	nop
 800222a:	370c      	adds	r7, #12
 800222c:	46bd      	mov	sp, r7
 800222e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002232:	4770      	bx	lr

08002234 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002234:	b480      	push	{r7}
 8002236:	b083      	sub	sp, #12
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800223c:	bf00      	nop
 800223e:	370c      	adds	r7, #12
 8002240:	46bd      	mov	sp, r7
 8002242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002246:	4770      	bx	lr

08002248 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002248:	b480      	push	{r7}
 800224a:	b085      	sub	sp, #20
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
 8002250:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002252:	2300      	movs	r3, #0
 8002254:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800225c:	2b01      	cmp	r3, #1
 800225e:	d101      	bne.n	8002264 <HAL_ADC_ConfigChannel+0x1c>
 8002260:	2302      	movs	r3, #2
 8002262:	e113      	b.n	800248c <HAL_ADC_ConfigChannel+0x244>
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2201      	movs	r2, #1
 8002268:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	2b09      	cmp	r3, #9
 8002272:	d925      	bls.n	80022c0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	68d9      	ldr	r1, [r3, #12]
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	b29b      	uxth	r3, r3
 8002280:	461a      	mov	r2, r3
 8002282:	4613      	mov	r3, r2
 8002284:	005b      	lsls	r3, r3, #1
 8002286:	4413      	add	r3, r2
 8002288:	3b1e      	subs	r3, #30
 800228a:	2207      	movs	r2, #7
 800228c:	fa02 f303 	lsl.w	r3, r2, r3
 8002290:	43da      	mvns	r2, r3
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	400a      	ands	r2, r1
 8002298:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	68d9      	ldr	r1, [r3, #12]
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	689a      	ldr	r2, [r3, #8]
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	b29b      	uxth	r3, r3
 80022aa:	4618      	mov	r0, r3
 80022ac:	4603      	mov	r3, r0
 80022ae:	005b      	lsls	r3, r3, #1
 80022b0:	4403      	add	r3, r0
 80022b2:	3b1e      	subs	r3, #30
 80022b4:	409a      	lsls	r2, r3
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	430a      	orrs	r2, r1
 80022bc:	60da      	str	r2, [r3, #12]
 80022be:	e022      	b.n	8002306 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	6919      	ldr	r1, [r3, #16]
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	b29b      	uxth	r3, r3
 80022cc:	461a      	mov	r2, r3
 80022ce:	4613      	mov	r3, r2
 80022d0:	005b      	lsls	r3, r3, #1
 80022d2:	4413      	add	r3, r2
 80022d4:	2207      	movs	r2, #7
 80022d6:	fa02 f303 	lsl.w	r3, r2, r3
 80022da:	43da      	mvns	r2, r3
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	400a      	ands	r2, r1
 80022e2:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	6919      	ldr	r1, [r3, #16]
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	689a      	ldr	r2, [r3, #8]
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	b29b      	uxth	r3, r3
 80022f4:	4618      	mov	r0, r3
 80022f6:	4603      	mov	r3, r0
 80022f8:	005b      	lsls	r3, r3, #1
 80022fa:	4403      	add	r3, r0
 80022fc:	409a      	lsls	r2, r3
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	430a      	orrs	r2, r1
 8002304:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	685b      	ldr	r3, [r3, #4]
 800230a:	2b06      	cmp	r3, #6
 800230c:	d824      	bhi.n	8002358 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	685a      	ldr	r2, [r3, #4]
 8002318:	4613      	mov	r3, r2
 800231a:	009b      	lsls	r3, r3, #2
 800231c:	4413      	add	r3, r2
 800231e:	3b05      	subs	r3, #5
 8002320:	221f      	movs	r2, #31
 8002322:	fa02 f303 	lsl.w	r3, r2, r3
 8002326:	43da      	mvns	r2, r3
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	400a      	ands	r2, r1
 800232e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	b29b      	uxth	r3, r3
 800233c:	4618      	mov	r0, r3
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	685a      	ldr	r2, [r3, #4]
 8002342:	4613      	mov	r3, r2
 8002344:	009b      	lsls	r3, r3, #2
 8002346:	4413      	add	r3, r2
 8002348:	3b05      	subs	r3, #5
 800234a:	fa00 f203 	lsl.w	r2, r0, r3
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	430a      	orrs	r2, r1
 8002354:	635a      	str	r2, [r3, #52]	@ 0x34
 8002356:	e04c      	b.n	80023f2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	2b0c      	cmp	r3, #12
 800235e:	d824      	bhi.n	80023aa <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	685a      	ldr	r2, [r3, #4]
 800236a:	4613      	mov	r3, r2
 800236c:	009b      	lsls	r3, r3, #2
 800236e:	4413      	add	r3, r2
 8002370:	3b23      	subs	r3, #35	@ 0x23
 8002372:	221f      	movs	r2, #31
 8002374:	fa02 f303 	lsl.w	r3, r2, r3
 8002378:	43da      	mvns	r2, r3
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	400a      	ands	r2, r1
 8002380:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	b29b      	uxth	r3, r3
 800238e:	4618      	mov	r0, r3
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	685a      	ldr	r2, [r3, #4]
 8002394:	4613      	mov	r3, r2
 8002396:	009b      	lsls	r3, r3, #2
 8002398:	4413      	add	r3, r2
 800239a:	3b23      	subs	r3, #35	@ 0x23
 800239c:	fa00 f203 	lsl.w	r2, r0, r3
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	430a      	orrs	r2, r1
 80023a6:	631a      	str	r2, [r3, #48]	@ 0x30
 80023a8:	e023      	b.n	80023f2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80023b0:	683b      	ldr	r3, [r7, #0]
 80023b2:	685a      	ldr	r2, [r3, #4]
 80023b4:	4613      	mov	r3, r2
 80023b6:	009b      	lsls	r3, r3, #2
 80023b8:	4413      	add	r3, r2
 80023ba:	3b41      	subs	r3, #65	@ 0x41
 80023bc:	221f      	movs	r2, #31
 80023be:	fa02 f303 	lsl.w	r3, r2, r3
 80023c2:	43da      	mvns	r2, r3
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	400a      	ands	r2, r1
 80023ca:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	b29b      	uxth	r3, r3
 80023d8:	4618      	mov	r0, r3
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	685a      	ldr	r2, [r3, #4]
 80023de:	4613      	mov	r3, r2
 80023e0:	009b      	lsls	r3, r3, #2
 80023e2:	4413      	add	r3, r2
 80023e4:	3b41      	subs	r3, #65	@ 0x41
 80023e6:	fa00 f203 	lsl.w	r2, r0, r3
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	430a      	orrs	r2, r1
 80023f0:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80023f2:	4b29      	ldr	r3, [pc, #164]	@ (8002498 <HAL_ADC_ConfigChannel+0x250>)
 80023f4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4a28      	ldr	r2, [pc, #160]	@ (800249c <HAL_ADC_ConfigChannel+0x254>)
 80023fc:	4293      	cmp	r3, r2
 80023fe:	d10f      	bne.n	8002420 <HAL_ADC_ConfigChannel+0x1d8>
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	2b12      	cmp	r3, #18
 8002406:	d10b      	bne.n	8002420 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	685b      	ldr	r3, [r3, #4]
 8002418:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	4a1d      	ldr	r2, [pc, #116]	@ (800249c <HAL_ADC_ConfigChannel+0x254>)
 8002426:	4293      	cmp	r3, r2
 8002428:	d12b      	bne.n	8002482 <HAL_ADC_ConfigChannel+0x23a>
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	4a1c      	ldr	r2, [pc, #112]	@ (80024a0 <HAL_ADC_ConfigChannel+0x258>)
 8002430:	4293      	cmp	r3, r2
 8002432:	d003      	beq.n	800243c <HAL_ADC_ConfigChannel+0x1f4>
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	2b11      	cmp	r3, #17
 800243a:	d122      	bne.n	8002482 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	685b      	ldr	r3, [r3, #4]
 8002440:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	4a11      	ldr	r2, [pc, #68]	@ (80024a0 <HAL_ADC_ConfigChannel+0x258>)
 800245a:	4293      	cmp	r3, r2
 800245c:	d111      	bne.n	8002482 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800245e:	4b11      	ldr	r3, [pc, #68]	@ (80024a4 <HAL_ADC_ConfigChannel+0x25c>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4a11      	ldr	r2, [pc, #68]	@ (80024a8 <HAL_ADC_ConfigChannel+0x260>)
 8002464:	fba2 2303 	umull	r2, r3, r2, r3
 8002468:	0c9a      	lsrs	r2, r3, #18
 800246a:	4613      	mov	r3, r2
 800246c:	009b      	lsls	r3, r3, #2
 800246e:	4413      	add	r3, r2
 8002470:	005b      	lsls	r3, r3, #1
 8002472:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002474:	e002      	b.n	800247c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002476:	68bb      	ldr	r3, [r7, #8]
 8002478:	3b01      	subs	r3, #1
 800247a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800247c:	68bb      	ldr	r3, [r7, #8]
 800247e:	2b00      	cmp	r3, #0
 8002480:	d1f9      	bne.n	8002476 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	2200      	movs	r2, #0
 8002486:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800248a:	2300      	movs	r3, #0
}
 800248c:	4618      	mov	r0, r3
 800248e:	3714      	adds	r7, #20
 8002490:	46bd      	mov	sp, r7
 8002492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002496:	4770      	bx	lr
 8002498:	40012300 	.word	0x40012300
 800249c:	40012000 	.word	0x40012000
 80024a0:	10000012 	.word	0x10000012
 80024a4:	20000000 	.word	0x20000000
 80024a8:	431bde83 	.word	0x431bde83

080024ac <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80024ac:	b480      	push	{r7}
 80024ae:	b085      	sub	sp, #20
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80024b4:	4b79      	ldr	r3, [pc, #484]	@ (800269c <ADC_Init+0x1f0>)
 80024b6:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	685b      	ldr	r3, [r3, #4]
 80024bc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	685a      	ldr	r2, [r3, #4]
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	431a      	orrs	r2, r3
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	685a      	ldr	r2, [r3, #4]
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80024e0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	6859      	ldr	r1, [r3, #4]
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	691b      	ldr	r3, [r3, #16]
 80024ec:	021a      	lsls	r2, r3, #8
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	430a      	orrs	r2, r1
 80024f4:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	685a      	ldr	r2, [r3, #4]
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002504:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	6859      	ldr	r1, [r3, #4]
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	689a      	ldr	r2, [r3, #8]
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	430a      	orrs	r2, r1
 8002516:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	689a      	ldr	r2, [r3, #8]
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002526:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	6899      	ldr	r1, [r3, #8]
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	68da      	ldr	r2, [r3, #12]
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	430a      	orrs	r2, r1
 8002538:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800253e:	4a58      	ldr	r2, [pc, #352]	@ (80026a0 <ADC_Init+0x1f4>)
 8002540:	4293      	cmp	r3, r2
 8002542:	d022      	beq.n	800258a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	689a      	ldr	r2, [r3, #8]
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002552:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	6899      	ldr	r1, [r3, #8]
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	430a      	orrs	r2, r1
 8002564:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	689a      	ldr	r2, [r3, #8]
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002574:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	6899      	ldr	r1, [r3, #8]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	430a      	orrs	r2, r1
 8002586:	609a      	str	r2, [r3, #8]
 8002588:	e00f      	b.n	80025aa <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	689a      	ldr	r2, [r3, #8]
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002598:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	689a      	ldr	r2, [r3, #8]
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80025a8:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	689a      	ldr	r2, [r3, #8]
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f022 0202 	bic.w	r2, r2, #2
 80025b8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	6899      	ldr	r1, [r3, #8]
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	7e1b      	ldrb	r3, [r3, #24]
 80025c4:	005a      	lsls	r2, r3, #1
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	430a      	orrs	r2, r1
 80025cc:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d01b      	beq.n	8002610 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	685a      	ldr	r2, [r3, #4]
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80025e6:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	685a      	ldr	r2, [r3, #4]
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80025f6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	6859      	ldr	r1, [r3, #4]
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002602:	3b01      	subs	r3, #1
 8002604:	035a      	lsls	r2, r3, #13
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	430a      	orrs	r2, r1
 800260c:	605a      	str	r2, [r3, #4]
 800260e:	e007      	b.n	8002620 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	685a      	ldr	r2, [r3, #4]
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800261e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800262e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	69db      	ldr	r3, [r3, #28]
 800263a:	3b01      	subs	r3, #1
 800263c:	051a      	lsls	r2, r3, #20
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	430a      	orrs	r2, r1
 8002644:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	689a      	ldr	r2, [r3, #8]
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002654:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	6899      	ldr	r1, [r3, #8]
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002662:	025a      	lsls	r2, r3, #9
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	430a      	orrs	r2, r1
 800266a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	689a      	ldr	r2, [r3, #8]
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800267a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	6899      	ldr	r1, [r3, #8]
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	695b      	ldr	r3, [r3, #20]
 8002686:	029a      	lsls	r2, r3, #10
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	430a      	orrs	r2, r1
 800268e:	609a      	str	r2, [r3, #8]
}
 8002690:	bf00      	nop
 8002692:	3714      	adds	r7, #20
 8002694:	46bd      	mov	sp, r7
 8002696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269a:	4770      	bx	lr
 800269c:	40012300 	.word	0x40012300
 80026a0:	0f000001 	.word	0x0f000001

080026a4 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b084      	sub	sp, #16
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026b0:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026b6:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d13c      	bne.n	8002738 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026c2:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	689b      	ldr	r3, [r3, #8]
 80026d0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d12b      	bne.n	8002730 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d127      	bne.n	8002730 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026e6:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d006      	beq.n	80026fc <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	689b      	ldr	r3, [r3, #8]
 80026f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d119      	bne.n	8002730 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	685a      	ldr	r2, [r3, #4]
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f022 0220 	bic.w	r2, r2, #32
 800270a:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002710:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800271c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002720:	2b00      	cmp	r3, #0
 8002722:	d105      	bne.n	8002730 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002728:	f043 0201 	orr.w	r2, r3, #1
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002730:	68f8      	ldr	r0, [r7, #12]
 8002732:	f7ff fd6b 	bl	800220c <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002736:	e00e      	b.n	8002756 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800273c:	f003 0310 	and.w	r3, r3, #16
 8002740:	2b00      	cmp	r3, #0
 8002742:	d003      	beq.n	800274c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002744:	68f8      	ldr	r0, [r7, #12]
 8002746:	f7ff fd75 	bl	8002234 <HAL_ADC_ErrorCallback>
}
 800274a:	e004      	b.n	8002756 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002750:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002752:	6878      	ldr	r0, [r7, #4]
 8002754:	4798      	blx	r3
}
 8002756:	bf00      	nop
 8002758:	3710      	adds	r7, #16
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}

0800275e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800275e:	b580      	push	{r7, lr}
 8002760:	b084      	sub	sp, #16
 8002762:	af00      	add	r7, sp, #0
 8002764:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800276a:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800276c:	68f8      	ldr	r0, [r7, #12]
 800276e:	f7ff fd57 	bl	8002220 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002772:	bf00      	nop
 8002774:	3710      	adds	r7, #16
 8002776:	46bd      	mov	sp, r7
 8002778:	bd80      	pop	{r7, pc}

0800277a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800277a:	b580      	push	{r7, lr}
 800277c:	b084      	sub	sp, #16
 800277e:	af00      	add	r7, sp, #0
 8002780:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002786:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	2240      	movs	r2, #64	@ 0x40
 800278c:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002792:	f043 0204 	orr.w	r2, r3, #4
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800279a:	68f8      	ldr	r0, [r7, #12]
 800279c:	f7ff fd4a 	bl	8002234 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80027a0:	bf00      	nop
 80027a2:	3710      	adds	r7, #16
 80027a4:	46bd      	mov	sp, r7
 80027a6:	bd80      	pop	{r7, pc}

080027a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027a8:	b480      	push	{r7}
 80027aa:	b085      	sub	sp, #20
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	f003 0307 	and.w	r3, r3, #7
 80027b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027b8:	4b0c      	ldr	r3, [pc, #48]	@ (80027ec <__NVIC_SetPriorityGrouping+0x44>)
 80027ba:	68db      	ldr	r3, [r3, #12]
 80027bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027be:	68ba      	ldr	r2, [r7, #8]
 80027c0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80027c4:	4013      	ands	r3, r2
 80027c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80027cc:	68bb      	ldr	r3, [r7, #8]
 80027ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80027d0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80027d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80027d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80027da:	4a04      	ldr	r2, [pc, #16]	@ (80027ec <__NVIC_SetPriorityGrouping+0x44>)
 80027dc:	68bb      	ldr	r3, [r7, #8]
 80027de:	60d3      	str	r3, [r2, #12]
}
 80027e0:	bf00      	nop
 80027e2:	3714      	adds	r7, #20
 80027e4:	46bd      	mov	sp, r7
 80027e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ea:	4770      	bx	lr
 80027ec:	e000ed00 	.word	0xe000ed00

080027f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80027f0:	b480      	push	{r7}
 80027f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027f4:	4b04      	ldr	r3, [pc, #16]	@ (8002808 <__NVIC_GetPriorityGrouping+0x18>)
 80027f6:	68db      	ldr	r3, [r3, #12]
 80027f8:	0a1b      	lsrs	r3, r3, #8
 80027fa:	f003 0307 	and.w	r3, r3, #7
}
 80027fe:	4618      	mov	r0, r3
 8002800:	46bd      	mov	sp, r7
 8002802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002806:	4770      	bx	lr
 8002808:	e000ed00 	.word	0xe000ed00

0800280c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800280c:	b480      	push	{r7}
 800280e:	b083      	sub	sp, #12
 8002810:	af00      	add	r7, sp, #0
 8002812:	4603      	mov	r3, r0
 8002814:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002816:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800281a:	2b00      	cmp	r3, #0
 800281c:	db0b      	blt.n	8002836 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800281e:	79fb      	ldrb	r3, [r7, #7]
 8002820:	f003 021f 	and.w	r2, r3, #31
 8002824:	4907      	ldr	r1, [pc, #28]	@ (8002844 <__NVIC_EnableIRQ+0x38>)
 8002826:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800282a:	095b      	lsrs	r3, r3, #5
 800282c:	2001      	movs	r0, #1
 800282e:	fa00 f202 	lsl.w	r2, r0, r2
 8002832:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002836:	bf00      	nop
 8002838:	370c      	adds	r7, #12
 800283a:	46bd      	mov	sp, r7
 800283c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002840:	4770      	bx	lr
 8002842:	bf00      	nop
 8002844:	e000e100 	.word	0xe000e100

08002848 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002848:	b480      	push	{r7}
 800284a:	b083      	sub	sp, #12
 800284c:	af00      	add	r7, sp, #0
 800284e:	4603      	mov	r3, r0
 8002850:	6039      	str	r1, [r7, #0]
 8002852:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002854:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002858:	2b00      	cmp	r3, #0
 800285a:	db0a      	blt.n	8002872 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	b2da      	uxtb	r2, r3
 8002860:	490c      	ldr	r1, [pc, #48]	@ (8002894 <__NVIC_SetPriority+0x4c>)
 8002862:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002866:	0112      	lsls	r2, r2, #4
 8002868:	b2d2      	uxtb	r2, r2
 800286a:	440b      	add	r3, r1
 800286c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002870:	e00a      	b.n	8002888 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	b2da      	uxtb	r2, r3
 8002876:	4908      	ldr	r1, [pc, #32]	@ (8002898 <__NVIC_SetPriority+0x50>)
 8002878:	79fb      	ldrb	r3, [r7, #7]
 800287a:	f003 030f 	and.w	r3, r3, #15
 800287e:	3b04      	subs	r3, #4
 8002880:	0112      	lsls	r2, r2, #4
 8002882:	b2d2      	uxtb	r2, r2
 8002884:	440b      	add	r3, r1
 8002886:	761a      	strb	r2, [r3, #24]
}
 8002888:	bf00      	nop
 800288a:	370c      	adds	r7, #12
 800288c:	46bd      	mov	sp, r7
 800288e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002892:	4770      	bx	lr
 8002894:	e000e100 	.word	0xe000e100
 8002898:	e000ed00 	.word	0xe000ed00

0800289c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800289c:	b480      	push	{r7}
 800289e:	b089      	sub	sp, #36	@ 0x24
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	60f8      	str	r0, [r7, #12]
 80028a4:	60b9      	str	r1, [r7, #8]
 80028a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	f003 0307 	and.w	r3, r3, #7
 80028ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80028b0:	69fb      	ldr	r3, [r7, #28]
 80028b2:	f1c3 0307 	rsb	r3, r3, #7
 80028b6:	2b04      	cmp	r3, #4
 80028b8:	bf28      	it	cs
 80028ba:	2304      	movcs	r3, #4
 80028bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80028be:	69fb      	ldr	r3, [r7, #28]
 80028c0:	3304      	adds	r3, #4
 80028c2:	2b06      	cmp	r3, #6
 80028c4:	d902      	bls.n	80028cc <NVIC_EncodePriority+0x30>
 80028c6:	69fb      	ldr	r3, [r7, #28]
 80028c8:	3b03      	subs	r3, #3
 80028ca:	e000      	b.n	80028ce <NVIC_EncodePriority+0x32>
 80028cc:	2300      	movs	r3, #0
 80028ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028d0:	f04f 32ff 	mov.w	r2, #4294967295
 80028d4:	69bb      	ldr	r3, [r7, #24]
 80028d6:	fa02 f303 	lsl.w	r3, r2, r3
 80028da:	43da      	mvns	r2, r3
 80028dc:	68bb      	ldr	r3, [r7, #8]
 80028de:	401a      	ands	r2, r3
 80028e0:	697b      	ldr	r3, [r7, #20]
 80028e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80028e4:	f04f 31ff 	mov.w	r1, #4294967295
 80028e8:	697b      	ldr	r3, [r7, #20]
 80028ea:	fa01 f303 	lsl.w	r3, r1, r3
 80028ee:	43d9      	mvns	r1, r3
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028f4:	4313      	orrs	r3, r2
         );
}
 80028f6:	4618      	mov	r0, r3
 80028f8:	3724      	adds	r7, #36	@ 0x24
 80028fa:	46bd      	mov	sp, r7
 80028fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002900:	4770      	bx	lr
	...

08002904 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b082      	sub	sp, #8
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	3b01      	subs	r3, #1
 8002910:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002914:	d301      	bcc.n	800291a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002916:	2301      	movs	r3, #1
 8002918:	e00f      	b.n	800293a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800291a:	4a0a      	ldr	r2, [pc, #40]	@ (8002944 <SysTick_Config+0x40>)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	3b01      	subs	r3, #1
 8002920:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002922:	210f      	movs	r1, #15
 8002924:	f04f 30ff 	mov.w	r0, #4294967295
 8002928:	f7ff ff8e 	bl	8002848 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800292c:	4b05      	ldr	r3, [pc, #20]	@ (8002944 <SysTick_Config+0x40>)
 800292e:	2200      	movs	r2, #0
 8002930:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002932:	4b04      	ldr	r3, [pc, #16]	@ (8002944 <SysTick_Config+0x40>)
 8002934:	2207      	movs	r2, #7
 8002936:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002938:	2300      	movs	r3, #0
}
 800293a:	4618      	mov	r0, r3
 800293c:	3708      	adds	r7, #8
 800293e:	46bd      	mov	sp, r7
 8002940:	bd80      	pop	{r7, pc}
 8002942:	bf00      	nop
 8002944:	e000e010 	.word	0xe000e010

08002948 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b082      	sub	sp, #8
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002950:	6878      	ldr	r0, [r7, #4]
 8002952:	f7ff ff29 	bl	80027a8 <__NVIC_SetPriorityGrouping>
}
 8002956:	bf00      	nop
 8002958:	3708      	adds	r7, #8
 800295a:	46bd      	mov	sp, r7
 800295c:	bd80      	pop	{r7, pc}

0800295e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800295e:	b580      	push	{r7, lr}
 8002960:	b086      	sub	sp, #24
 8002962:	af00      	add	r7, sp, #0
 8002964:	4603      	mov	r3, r0
 8002966:	60b9      	str	r1, [r7, #8]
 8002968:	607a      	str	r2, [r7, #4]
 800296a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800296c:	2300      	movs	r3, #0
 800296e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002970:	f7ff ff3e 	bl	80027f0 <__NVIC_GetPriorityGrouping>
 8002974:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002976:	687a      	ldr	r2, [r7, #4]
 8002978:	68b9      	ldr	r1, [r7, #8]
 800297a:	6978      	ldr	r0, [r7, #20]
 800297c:	f7ff ff8e 	bl	800289c <NVIC_EncodePriority>
 8002980:	4602      	mov	r2, r0
 8002982:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002986:	4611      	mov	r1, r2
 8002988:	4618      	mov	r0, r3
 800298a:	f7ff ff5d 	bl	8002848 <__NVIC_SetPriority>
}
 800298e:	bf00      	nop
 8002990:	3718      	adds	r7, #24
 8002992:	46bd      	mov	sp, r7
 8002994:	bd80      	pop	{r7, pc}

08002996 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002996:	b580      	push	{r7, lr}
 8002998:	b082      	sub	sp, #8
 800299a:	af00      	add	r7, sp, #0
 800299c:	4603      	mov	r3, r0
 800299e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80029a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029a4:	4618      	mov	r0, r3
 80029a6:	f7ff ff31 	bl	800280c <__NVIC_EnableIRQ>
}
 80029aa:	bf00      	nop
 80029ac:	3708      	adds	r7, #8
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bd80      	pop	{r7, pc}

080029b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80029b2:	b580      	push	{r7, lr}
 80029b4:	b082      	sub	sp, #8
 80029b6:	af00      	add	r7, sp, #0
 80029b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80029ba:	6878      	ldr	r0, [r7, #4]
 80029bc:	f7ff ffa2 	bl	8002904 <SysTick_Config>
 80029c0:	4603      	mov	r3, r0
}
 80029c2:	4618      	mov	r0, r3
 80029c4:	3708      	adds	r7, #8
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bd80      	pop	{r7, pc}

080029ca <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80029ca:	b580      	push	{r7, lr}
 80029cc:	b082      	sub	sp, #8
 80029ce:	af00      	add	r7, sp, #0
 80029d0:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d101      	bne.n	80029dc <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80029d8:	2301      	movs	r3, #1
 80029da:	e014      	b.n	8002a06 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	791b      	ldrb	r3, [r3, #4]
 80029e0:	b2db      	uxtb	r3, r3
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d105      	bne.n	80029f2 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	2200      	movs	r2, #0
 80029ea:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80029ec:	6878      	ldr	r0, [r7, #4]
 80029ee:	f7fe ff21 	bl	8001834 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	2202      	movs	r2, #2
 80029f6:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2200      	movs	r2, #0
 80029fc:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2201      	movs	r2, #1
 8002a02:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002a04:	2300      	movs	r3, #0
}
 8002a06:	4618      	mov	r0, r3
 8002a08:	3708      	adds	r7, #8
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}

08002a0e <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8002a0e:	b480      	push	{r7}
 8002a10:	b083      	sub	sp, #12
 8002a12:	af00      	add	r7, sp, #0
 8002a14:	6078      	str	r0, [r7, #4]
 8002a16:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d101      	bne.n	8002a22 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8002a1e:	2301      	movs	r3, #1
 8002a20:	e046      	b.n	8002ab0 <HAL_DAC_Start+0xa2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	795b      	ldrb	r3, [r3, #5]
 8002a26:	2b01      	cmp	r3, #1
 8002a28:	d101      	bne.n	8002a2e <HAL_DAC_Start+0x20>
 8002a2a:	2302      	movs	r3, #2
 8002a2c:	e040      	b.n	8002ab0 <HAL_DAC_Start+0xa2>
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	2201      	movs	r2, #1
 8002a32:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2202      	movs	r2, #2
 8002a38:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	6819      	ldr	r1, [r3, #0]
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	f003 0310 	and.w	r3, r3, #16
 8002a46:	2201      	movs	r2, #1
 8002a48:	409a      	lsls	r2, r3
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	430a      	orrs	r2, r1
 8002a50:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d10f      	bne.n	8002a78 <HAL_DAC_Start+0x6a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 8002a62:	2b3c      	cmp	r3, #60	@ 0x3c
 8002a64:	d11d      	bne.n	8002aa2 <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	685a      	ldr	r2, [r3, #4]
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f042 0201 	orr.w	r2, r2, #1
 8002a74:	605a      	str	r2, [r3, #4]
 8002a76:	e014      	b.n	8002aa2 <HAL_DAC_Start+0x94>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	f003 0310 	and.w	r3, r3, #16
 8002a88:	213c      	movs	r1, #60	@ 0x3c
 8002a8a:	fa01 f303 	lsl.w	r3, r1, r3
 8002a8e:	429a      	cmp	r2, r3
 8002a90:	d107      	bne.n	8002aa2 <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	685a      	ldr	r2, [r3, #4]
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f042 0202 	orr.w	r2, r2, #2
 8002aa0:	605a      	str	r2, [r3, #4]
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2201      	movs	r2, #1
 8002aa6:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2200      	movs	r2, #0
 8002aac:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002aae:	2300      	movs	r3, #0
}
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	370c      	adds	r7, #12
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aba:	4770      	bx	lr

08002abc <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8002abc:	b480      	push	{r7}
 8002abe:	b087      	sub	sp, #28
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	60f8      	str	r0, [r7, #12]
 8002ac4:	60b9      	str	r1, [r7, #8]
 8002ac6:	607a      	str	r2, [r7, #4]
 8002ac8:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8002aca:	2300      	movs	r3, #0
 8002acc:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d101      	bne.n	8002ad8 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8002ad4:	2301      	movs	r3, #1
 8002ad6:	e015      	b.n	8002b04 <HAL_DAC_SetValue+0x48>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8002ade:	68bb      	ldr	r3, [r7, #8]
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d105      	bne.n	8002af0 <HAL_DAC_SetValue+0x34>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8002ae4:	697a      	ldr	r2, [r7, #20]
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	4413      	add	r3, r2
 8002aea:	3308      	adds	r3, #8
 8002aec:	617b      	str	r3, [r7, #20]
 8002aee:	e004      	b.n	8002afa <HAL_DAC_SetValue+0x3e>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8002af0:	697a      	ldr	r2, [r7, #20]
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	4413      	add	r3, r2
 8002af6:	3314      	adds	r3, #20
 8002af8:	617b      	str	r3, [r7, #20]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8002afa:	697b      	ldr	r3, [r7, #20]
 8002afc:	461a      	mov	r2, r3
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8002b02:	2300      	movs	r3, #0
}
 8002b04:	4618      	mov	r0, r3
 8002b06:	371c      	adds	r7, #28
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0e:	4770      	bx	lr

08002b10 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002b10:	b480      	push	{r7}
 8002b12:	b089      	sub	sp, #36	@ 0x24
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	60f8      	str	r0, [r7, #12]
 8002b18:	60b9      	str	r1, [r7, #8]
 8002b1a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d002      	beq.n	8002b2c <HAL_DAC_ConfigChannel+0x1c>
 8002b26:	68bb      	ldr	r3, [r7, #8]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d101      	bne.n	8002b30 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	e042      	b.n	8002bb6 <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	795b      	ldrb	r3, [r3, #5]
 8002b34:	2b01      	cmp	r3, #1
 8002b36:	d101      	bne.n	8002b3c <HAL_DAC_ConfigChannel+0x2c>
 8002b38:	2302      	movs	r3, #2
 8002b3a:	e03c      	b.n	8002bb6 <HAL_DAC_ConfigChannel+0xa6>
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	2201      	movs	r2, #1
 8002b40:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	2202      	movs	r2, #2
 8002b46:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	f003 0310 	and.w	r3, r3, #16
 8002b56:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8002b5a:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 8002b5e:	43db      	mvns	r3, r3
 8002b60:	69ba      	ldr	r2, [r7, #24]
 8002b62:	4013      	ands	r3, r2
 8002b64:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8002b66:	68bb      	ldr	r3, [r7, #8]
 8002b68:	681a      	ldr	r2, [r3, #0]
 8002b6a:	68bb      	ldr	r3, [r7, #8]
 8002b6c:	685b      	ldr	r3, [r3, #4]
 8002b6e:	4313      	orrs	r3, r2
 8002b70:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	f003 0310 	and.w	r3, r3, #16
 8002b78:	697a      	ldr	r2, [r7, #20]
 8002b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b7e:	69ba      	ldr	r2, [r7, #24]
 8002b80:	4313      	orrs	r3, r2
 8002b82:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	69ba      	ldr	r2, [r7, #24]
 8002b8a:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	6819      	ldr	r1, [r3, #0]
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	f003 0310 	and.w	r3, r3, #16
 8002b98:	22c0      	movs	r2, #192	@ 0xc0
 8002b9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b9e:	43da      	mvns	r2, r3
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	400a      	ands	r2, r1
 8002ba6:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	2201      	movs	r2, #1
 8002bac:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8002bb4:	7ffb      	ldrb	r3, [r7, #31]
}
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	3724      	adds	r7, #36	@ 0x24
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc0:	4770      	bx	lr
	...

08002bc4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b086      	sub	sp, #24
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002bcc:	2300      	movs	r3, #0
 8002bce:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002bd0:	f7ff f8c6 	bl	8001d60 <HAL_GetTick>
 8002bd4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d101      	bne.n	8002be0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002bdc:	2301      	movs	r3, #1
 8002bde:	e099      	b.n	8002d14 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2202      	movs	r2, #2
 8002be4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2200      	movs	r2, #0
 8002bec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	681a      	ldr	r2, [r3, #0]
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f022 0201 	bic.w	r2, r2, #1
 8002bfe:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c00:	e00f      	b.n	8002c22 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002c02:	f7ff f8ad 	bl	8001d60 <HAL_GetTick>
 8002c06:	4602      	mov	r2, r0
 8002c08:	693b      	ldr	r3, [r7, #16]
 8002c0a:	1ad3      	subs	r3, r2, r3
 8002c0c:	2b05      	cmp	r3, #5
 8002c0e:	d908      	bls.n	8002c22 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2220      	movs	r2, #32
 8002c14:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	2203      	movs	r2, #3
 8002c1a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002c1e:	2303      	movs	r3, #3
 8002c20:	e078      	b.n	8002d14 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f003 0301 	and.w	r3, r3, #1
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d1e8      	bne.n	8002c02 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002c38:	697a      	ldr	r2, [r7, #20]
 8002c3a:	4b38      	ldr	r3, [pc, #224]	@ (8002d1c <HAL_DMA_Init+0x158>)
 8002c3c:	4013      	ands	r3, r2
 8002c3e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	685a      	ldr	r2, [r3, #4]
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	689b      	ldr	r3, [r3, #8]
 8002c48:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002c4e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	691b      	ldr	r3, [r3, #16]
 8002c54:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c5a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	699b      	ldr	r3, [r3, #24]
 8002c60:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c66:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6a1b      	ldr	r3, [r3, #32]
 8002c6c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002c6e:	697a      	ldr	r2, [r7, #20]
 8002c70:	4313      	orrs	r3, r2
 8002c72:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c78:	2b04      	cmp	r3, #4
 8002c7a:	d107      	bne.n	8002c8c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c84:	4313      	orrs	r3, r2
 8002c86:	697a      	ldr	r2, [r7, #20]
 8002c88:	4313      	orrs	r3, r2
 8002c8a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	697a      	ldr	r2, [r7, #20]
 8002c92:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	695b      	ldr	r3, [r3, #20]
 8002c9a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002c9c:	697b      	ldr	r3, [r7, #20]
 8002c9e:	f023 0307 	bic.w	r3, r3, #7
 8002ca2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ca8:	697a      	ldr	r2, [r7, #20]
 8002caa:	4313      	orrs	r3, r2
 8002cac:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cb2:	2b04      	cmp	r3, #4
 8002cb4:	d117      	bne.n	8002ce6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cba:	697a      	ldr	r2, [r7, #20]
 8002cbc:	4313      	orrs	r3, r2
 8002cbe:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d00e      	beq.n	8002ce6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002cc8:	6878      	ldr	r0, [r7, #4]
 8002cca:	f000 fa6f 	bl	80031ac <DMA_CheckFifoParam>
 8002cce:	4603      	mov	r3, r0
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d008      	beq.n	8002ce6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2240      	movs	r2, #64	@ 0x40
 8002cd8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	2201      	movs	r2, #1
 8002cde:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	e016      	b.n	8002d14 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	697a      	ldr	r2, [r7, #20]
 8002cec:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002cee:	6878      	ldr	r0, [r7, #4]
 8002cf0:	f000 fa26 	bl	8003140 <DMA_CalcBaseAndBitshift>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cfc:	223f      	movs	r2, #63	@ 0x3f
 8002cfe:	409a      	lsls	r2, r3
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2200      	movs	r2, #0
 8002d08:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2201      	movs	r2, #1
 8002d0e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002d12:	2300      	movs	r3, #0
}
 8002d14:	4618      	mov	r0, r3
 8002d16:	3718      	adds	r7, #24
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	bd80      	pop	{r7, pc}
 8002d1c:	f010803f 	.word	0xf010803f

08002d20 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b086      	sub	sp, #24
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	60f8      	str	r0, [r7, #12]
 8002d28:	60b9      	str	r1, [r7, #8]
 8002d2a:	607a      	str	r2, [r7, #4]
 8002d2c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002d2e:	2300      	movs	r3, #0
 8002d30:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d36:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002d3e:	2b01      	cmp	r3, #1
 8002d40:	d101      	bne.n	8002d46 <HAL_DMA_Start_IT+0x26>
 8002d42:	2302      	movs	r3, #2
 8002d44:	e040      	b.n	8002dc8 <HAL_DMA_Start_IT+0xa8>
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	2201      	movs	r2, #1
 8002d4a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002d54:	b2db      	uxtb	r3, r3
 8002d56:	2b01      	cmp	r3, #1
 8002d58:	d12f      	bne.n	8002dba <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	2202      	movs	r2, #2
 8002d5e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	2200      	movs	r2, #0
 8002d66:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	687a      	ldr	r2, [r7, #4]
 8002d6c:	68b9      	ldr	r1, [r7, #8]
 8002d6e:	68f8      	ldr	r0, [r7, #12]
 8002d70:	f000 f9b8 	bl	80030e4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d78:	223f      	movs	r2, #63	@ 0x3f
 8002d7a:	409a      	lsls	r2, r3
 8002d7c:	693b      	ldr	r3, [r7, #16]
 8002d7e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	681a      	ldr	r2, [r3, #0]
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f042 0216 	orr.w	r2, r2, #22
 8002d8e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d007      	beq.n	8002da8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	681a      	ldr	r2, [r3, #0]
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f042 0208 	orr.w	r2, r2, #8
 8002da6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	681a      	ldr	r2, [r3, #0]
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f042 0201 	orr.w	r2, r2, #1
 8002db6:	601a      	str	r2, [r3, #0]
 8002db8:	e005      	b.n	8002dc6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002dc2:	2302      	movs	r3, #2
 8002dc4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002dc6:	7dfb      	ldrb	r3, [r7, #23]
}
 8002dc8:	4618      	mov	r0, r3
 8002dca:	3718      	adds	r7, #24
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bd80      	pop	{r7, pc}

08002dd0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b086      	sub	sp, #24
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002dd8:	2300      	movs	r3, #0
 8002dda:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002ddc:	4b8e      	ldr	r3, [pc, #568]	@ (8003018 <HAL_DMA_IRQHandler+0x248>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4a8e      	ldr	r2, [pc, #568]	@ (800301c <HAL_DMA_IRQHandler+0x24c>)
 8002de2:	fba2 2303 	umull	r2, r3, r2, r3
 8002de6:	0a9b      	lsrs	r3, r3, #10
 8002de8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dee:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002df0:	693b      	ldr	r3, [r7, #16]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dfa:	2208      	movs	r2, #8
 8002dfc:	409a      	lsls	r2, r3
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	4013      	ands	r3, r2
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d01a      	beq.n	8002e3c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f003 0304 	and.w	r3, r3, #4
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d013      	beq.n	8002e3c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	681a      	ldr	r2, [r3, #0]
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f022 0204 	bic.w	r2, r2, #4
 8002e22:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e28:	2208      	movs	r2, #8
 8002e2a:	409a      	lsls	r2, r3
 8002e2c:	693b      	ldr	r3, [r7, #16]
 8002e2e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e34:	f043 0201 	orr.w	r2, r3, #1
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e40:	2201      	movs	r2, #1
 8002e42:	409a      	lsls	r2, r3
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	4013      	ands	r3, r2
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d012      	beq.n	8002e72 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	695b      	ldr	r3, [r3, #20]
 8002e52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d00b      	beq.n	8002e72 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e5e:	2201      	movs	r2, #1
 8002e60:	409a      	lsls	r2, r3
 8002e62:	693b      	ldr	r3, [r7, #16]
 8002e64:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e6a:	f043 0202 	orr.w	r2, r3, #2
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e76:	2204      	movs	r2, #4
 8002e78:	409a      	lsls	r2, r3
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	4013      	ands	r3, r2
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d012      	beq.n	8002ea8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f003 0302 	and.w	r3, r3, #2
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d00b      	beq.n	8002ea8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e94:	2204      	movs	r2, #4
 8002e96:	409a      	lsls	r2, r3
 8002e98:	693b      	ldr	r3, [r7, #16]
 8002e9a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ea0:	f043 0204 	orr.w	r2, r3, #4
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002eac:	2210      	movs	r2, #16
 8002eae:	409a      	lsls	r2, r3
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	4013      	ands	r3, r2
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d043      	beq.n	8002f40 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f003 0308 	and.w	r3, r3, #8
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d03c      	beq.n	8002f40 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002eca:	2210      	movs	r2, #16
 8002ecc:	409a      	lsls	r2, r3
 8002ece:	693b      	ldr	r3, [r7, #16]
 8002ed0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d018      	beq.n	8002f12 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d108      	bne.n	8002f00 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d024      	beq.n	8002f40 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002efa:	6878      	ldr	r0, [r7, #4]
 8002efc:	4798      	blx	r3
 8002efe:	e01f      	b.n	8002f40 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d01b      	beq.n	8002f40 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f0c:	6878      	ldr	r0, [r7, #4]
 8002f0e:	4798      	blx	r3
 8002f10:	e016      	b.n	8002f40 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d107      	bne.n	8002f30 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	681a      	ldr	r2, [r3, #0]
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f022 0208 	bic.w	r2, r2, #8
 8002f2e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d003      	beq.n	8002f40 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f3c:	6878      	ldr	r0, [r7, #4]
 8002f3e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f44:	2220      	movs	r2, #32
 8002f46:	409a      	lsls	r2, r3
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	4013      	ands	r3, r2
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	f000 808f 	beq.w	8003070 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f003 0310 	and.w	r3, r3, #16
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	f000 8087 	beq.w	8003070 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f66:	2220      	movs	r2, #32
 8002f68:	409a      	lsls	r2, r3
 8002f6a:	693b      	ldr	r3, [r7, #16]
 8002f6c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002f74:	b2db      	uxtb	r3, r3
 8002f76:	2b05      	cmp	r3, #5
 8002f78:	d136      	bne.n	8002fe8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	681a      	ldr	r2, [r3, #0]
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f022 0216 	bic.w	r2, r2, #22
 8002f88:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	695a      	ldr	r2, [r3, #20]
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002f98:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d103      	bne.n	8002faa <HAL_DMA_IRQHandler+0x1da>
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d007      	beq.n	8002fba <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	681a      	ldr	r2, [r3, #0]
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f022 0208 	bic.w	r2, r2, #8
 8002fb8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fbe:	223f      	movs	r2, #63	@ 0x3f
 8002fc0:	409a      	lsls	r2, r3
 8002fc2:	693b      	ldr	r3, [r7, #16]
 8002fc4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2201      	movs	r2, #1
 8002fca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d07e      	beq.n	80030dc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002fe2:	6878      	ldr	r0, [r7, #4]
 8002fe4:	4798      	blx	r3
        }
        return;
 8002fe6:	e079      	b.n	80030dc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d01d      	beq.n	8003032 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003000:	2b00      	cmp	r3, #0
 8003002:	d10d      	bne.n	8003020 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003008:	2b00      	cmp	r3, #0
 800300a:	d031      	beq.n	8003070 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003010:	6878      	ldr	r0, [r7, #4]
 8003012:	4798      	blx	r3
 8003014:	e02c      	b.n	8003070 <HAL_DMA_IRQHandler+0x2a0>
 8003016:	bf00      	nop
 8003018:	20000000 	.word	0x20000000
 800301c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003024:	2b00      	cmp	r3, #0
 8003026:	d023      	beq.n	8003070 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800302c:	6878      	ldr	r0, [r7, #4]
 800302e:	4798      	blx	r3
 8003030:	e01e      	b.n	8003070 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800303c:	2b00      	cmp	r3, #0
 800303e:	d10f      	bne.n	8003060 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	681a      	ldr	r2, [r3, #0]
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f022 0210 	bic.w	r2, r2, #16
 800304e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2201      	movs	r2, #1
 8003054:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2200      	movs	r2, #0
 800305c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003064:	2b00      	cmp	r3, #0
 8003066:	d003      	beq.n	8003070 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800306c:	6878      	ldr	r0, [r7, #4]
 800306e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003074:	2b00      	cmp	r3, #0
 8003076:	d032      	beq.n	80030de <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800307c:	f003 0301 	and.w	r3, r3, #1
 8003080:	2b00      	cmp	r3, #0
 8003082:	d022      	beq.n	80030ca <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2205      	movs	r2, #5
 8003088:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	681a      	ldr	r2, [r3, #0]
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f022 0201 	bic.w	r2, r2, #1
 800309a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800309c:	68bb      	ldr	r3, [r7, #8]
 800309e:	3301      	adds	r3, #1
 80030a0:	60bb      	str	r3, [r7, #8]
 80030a2:	697a      	ldr	r2, [r7, #20]
 80030a4:	429a      	cmp	r2, r3
 80030a6:	d307      	bcc.n	80030b8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f003 0301 	and.w	r3, r3, #1
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d1f2      	bne.n	800309c <HAL_DMA_IRQHandler+0x2cc>
 80030b6:	e000      	b.n	80030ba <HAL_DMA_IRQHandler+0x2ea>
          break;
 80030b8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	2201      	movs	r2, #1
 80030be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	2200      	movs	r2, #0
 80030c6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d005      	beq.n	80030de <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030d6:	6878      	ldr	r0, [r7, #4]
 80030d8:	4798      	blx	r3
 80030da:	e000      	b.n	80030de <HAL_DMA_IRQHandler+0x30e>
        return;
 80030dc:	bf00      	nop
    }
  }
}
 80030de:	3718      	adds	r7, #24
 80030e0:	46bd      	mov	sp, r7
 80030e2:	bd80      	pop	{r7, pc}

080030e4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80030e4:	b480      	push	{r7}
 80030e6:	b085      	sub	sp, #20
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	60f8      	str	r0, [r7, #12]
 80030ec:	60b9      	str	r1, [r7, #8]
 80030ee:	607a      	str	r2, [r7, #4]
 80030f0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	681a      	ldr	r2, [r3, #0]
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003100:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	683a      	ldr	r2, [r7, #0]
 8003108:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	689b      	ldr	r3, [r3, #8]
 800310e:	2b40      	cmp	r3, #64	@ 0x40
 8003110:	d108      	bne.n	8003124 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	687a      	ldr	r2, [r7, #4]
 8003118:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	68ba      	ldr	r2, [r7, #8]
 8003120:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003122:	e007      	b.n	8003134 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	68ba      	ldr	r2, [r7, #8]
 800312a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	687a      	ldr	r2, [r7, #4]
 8003132:	60da      	str	r2, [r3, #12]
}
 8003134:	bf00      	nop
 8003136:	3714      	adds	r7, #20
 8003138:	46bd      	mov	sp, r7
 800313a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313e:	4770      	bx	lr

08003140 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003140:	b480      	push	{r7}
 8003142:	b085      	sub	sp, #20
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	b2db      	uxtb	r3, r3
 800314e:	3b10      	subs	r3, #16
 8003150:	4a14      	ldr	r2, [pc, #80]	@ (80031a4 <DMA_CalcBaseAndBitshift+0x64>)
 8003152:	fba2 2303 	umull	r2, r3, r2, r3
 8003156:	091b      	lsrs	r3, r3, #4
 8003158:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800315a:	4a13      	ldr	r2, [pc, #76]	@ (80031a8 <DMA_CalcBaseAndBitshift+0x68>)
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	4413      	add	r3, r2
 8003160:	781b      	ldrb	r3, [r3, #0]
 8003162:	461a      	mov	r2, r3
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	2b03      	cmp	r3, #3
 800316c:	d909      	bls.n	8003182 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003176:	f023 0303 	bic.w	r3, r3, #3
 800317a:	1d1a      	adds	r2, r3, #4
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	659a      	str	r2, [r3, #88]	@ 0x58
 8003180:	e007      	b.n	8003192 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800318a:	f023 0303 	bic.w	r3, r3, #3
 800318e:	687a      	ldr	r2, [r7, #4]
 8003190:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003196:	4618      	mov	r0, r3
 8003198:	3714      	adds	r7, #20
 800319a:	46bd      	mov	sp, r7
 800319c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a0:	4770      	bx	lr
 80031a2:	bf00      	nop
 80031a4:	aaaaaaab 	.word	0xaaaaaaab
 80031a8:	08007be0 	.word	0x08007be0

080031ac <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80031ac:	b480      	push	{r7}
 80031ae:	b085      	sub	sp, #20
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80031b4:	2300      	movs	r3, #0
 80031b6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031bc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	699b      	ldr	r3, [r3, #24]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d11f      	bne.n	8003206 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80031c6:	68bb      	ldr	r3, [r7, #8]
 80031c8:	2b03      	cmp	r3, #3
 80031ca:	d856      	bhi.n	800327a <DMA_CheckFifoParam+0xce>
 80031cc:	a201      	add	r2, pc, #4	@ (adr r2, 80031d4 <DMA_CheckFifoParam+0x28>)
 80031ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031d2:	bf00      	nop
 80031d4:	080031e5 	.word	0x080031e5
 80031d8:	080031f7 	.word	0x080031f7
 80031dc:	080031e5 	.word	0x080031e5
 80031e0:	0800327b 	.word	0x0800327b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031e8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d046      	beq.n	800327e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80031f0:	2301      	movs	r3, #1
 80031f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031f4:	e043      	b.n	800327e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031fa:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80031fe:	d140      	bne.n	8003282 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003200:	2301      	movs	r3, #1
 8003202:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003204:	e03d      	b.n	8003282 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	699b      	ldr	r3, [r3, #24]
 800320a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800320e:	d121      	bne.n	8003254 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003210:	68bb      	ldr	r3, [r7, #8]
 8003212:	2b03      	cmp	r3, #3
 8003214:	d837      	bhi.n	8003286 <DMA_CheckFifoParam+0xda>
 8003216:	a201      	add	r2, pc, #4	@ (adr r2, 800321c <DMA_CheckFifoParam+0x70>)
 8003218:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800321c:	0800322d 	.word	0x0800322d
 8003220:	08003233 	.word	0x08003233
 8003224:	0800322d 	.word	0x0800322d
 8003228:	08003245 	.word	0x08003245
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800322c:	2301      	movs	r3, #1
 800322e:	73fb      	strb	r3, [r7, #15]
      break;
 8003230:	e030      	b.n	8003294 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003236:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800323a:	2b00      	cmp	r3, #0
 800323c:	d025      	beq.n	800328a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800323e:	2301      	movs	r3, #1
 8003240:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003242:	e022      	b.n	800328a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003248:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800324c:	d11f      	bne.n	800328e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800324e:	2301      	movs	r3, #1
 8003250:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003252:	e01c      	b.n	800328e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003254:	68bb      	ldr	r3, [r7, #8]
 8003256:	2b02      	cmp	r3, #2
 8003258:	d903      	bls.n	8003262 <DMA_CheckFifoParam+0xb6>
 800325a:	68bb      	ldr	r3, [r7, #8]
 800325c:	2b03      	cmp	r3, #3
 800325e:	d003      	beq.n	8003268 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003260:	e018      	b.n	8003294 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003262:	2301      	movs	r3, #1
 8003264:	73fb      	strb	r3, [r7, #15]
      break;
 8003266:	e015      	b.n	8003294 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800326c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003270:	2b00      	cmp	r3, #0
 8003272:	d00e      	beq.n	8003292 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003274:	2301      	movs	r3, #1
 8003276:	73fb      	strb	r3, [r7, #15]
      break;
 8003278:	e00b      	b.n	8003292 <DMA_CheckFifoParam+0xe6>
      break;
 800327a:	bf00      	nop
 800327c:	e00a      	b.n	8003294 <DMA_CheckFifoParam+0xe8>
      break;
 800327e:	bf00      	nop
 8003280:	e008      	b.n	8003294 <DMA_CheckFifoParam+0xe8>
      break;
 8003282:	bf00      	nop
 8003284:	e006      	b.n	8003294 <DMA_CheckFifoParam+0xe8>
      break;
 8003286:	bf00      	nop
 8003288:	e004      	b.n	8003294 <DMA_CheckFifoParam+0xe8>
      break;
 800328a:	bf00      	nop
 800328c:	e002      	b.n	8003294 <DMA_CheckFifoParam+0xe8>
      break;   
 800328e:	bf00      	nop
 8003290:	e000      	b.n	8003294 <DMA_CheckFifoParam+0xe8>
      break;
 8003292:	bf00      	nop
    }
  } 
  
  return status; 
 8003294:	7bfb      	ldrb	r3, [r7, #15]
}
 8003296:	4618      	mov	r0, r3
 8003298:	3714      	adds	r7, #20
 800329a:	46bd      	mov	sp, r7
 800329c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a0:	4770      	bx	lr
 80032a2:	bf00      	nop

080032a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80032a4:	b480      	push	{r7}
 80032a6:	b089      	sub	sp, #36	@ 0x24
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
 80032ac:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80032ae:	2300      	movs	r3, #0
 80032b0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80032b2:	2300      	movs	r3, #0
 80032b4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80032b6:	2300      	movs	r3, #0
 80032b8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80032ba:	2300      	movs	r3, #0
 80032bc:	61fb      	str	r3, [r7, #28]
 80032be:	e165      	b.n	800358c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80032c0:	2201      	movs	r2, #1
 80032c2:	69fb      	ldr	r3, [r7, #28]
 80032c4:	fa02 f303 	lsl.w	r3, r2, r3
 80032c8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	697a      	ldr	r2, [r7, #20]
 80032d0:	4013      	ands	r3, r2
 80032d2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80032d4:	693a      	ldr	r2, [r7, #16]
 80032d6:	697b      	ldr	r3, [r7, #20]
 80032d8:	429a      	cmp	r2, r3
 80032da:	f040 8154 	bne.w	8003586 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	685b      	ldr	r3, [r3, #4]
 80032e2:	f003 0303 	and.w	r3, r3, #3
 80032e6:	2b01      	cmp	r3, #1
 80032e8:	d005      	beq.n	80032f6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80032ea:	683b      	ldr	r3, [r7, #0]
 80032ec:	685b      	ldr	r3, [r3, #4]
 80032ee:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80032f2:	2b02      	cmp	r3, #2
 80032f4:	d130      	bne.n	8003358 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	689b      	ldr	r3, [r3, #8]
 80032fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80032fc:	69fb      	ldr	r3, [r7, #28]
 80032fe:	005b      	lsls	r3, r3, #1
 8003300:	2203      	movs	r2, #3
 8003302:	fa02 f303 	lsl.w	r3, r2, r3
 8003306:	43db      	mvns	r3, r3
 8003308:	69ba      	ldr	r2, [r7, #24]
 800330a:	4013      	ands	r3, r2
 800330c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	68da      	ldr	r2, [r3, #12]
 8003312:	69fb      	ldr	r3, [r7, #28]
 8003314:	005b      	lsls	r3, r3, #1
 8003316:	fa02 f303 	lsl.w	r3, r2, r3
 800331a:	69ba      	ldr	r2, [r7, #24]
 800331c:	4313      	orrs	r3, r2
 800331e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	69ba      	ldr	r2, [r7, #24]
 8003324:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	685b      	ldr	r3, [r3, #4]
 800332a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800332c:	2201      	movs	r2, #1
 800332e:	69fb      	ldr	r3, [r7, #28]
 8003330:	fa02 f303 	lsl.w	r3, r2, r3
 8003334:	43db      	mvns	r3, r3
 8003336:	69ba      	ldr	r2, [r7, #24]
 8003338:	4013      	ands	r3, r2
 800333a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	685b      	ldr	r3, [r3, #4]
 8003340:	091b      	lsrs	r3, r3, #4
 8003342:	f003 0201 	and.w	r2, r3, #1
 8003346:	69fb      	ldr	r3, [r7, #28]
 8003348:	fa02 f303 	lsl.w	r3, r2, r3
 800334c:	69ba      	ldr	r2, [r7, #24]
 800334e:	4313      	orrs	r3, r2
 8003350:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	69ba      	ldr	r2, [r7, #24]
 8003356:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	685b      	ldr	r3, [r3, #4]
 800335c:	f003 0303 	and.w	r3, r3, #3
 8003360:	2b03      	cmp	r3, #3
 8003362:	d017      	beq.n	8003394 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	68db      	ldr	r3, [r3, #12]
 8003368:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800336a:	69fb      	ldr	r3, [r7, #28]
 800336c:	005b      	lsls	r3, r3, #1
 800336e:	2203      	movs	r2, #3
 8003370:	fa02 f303 	lsl.w	r3, r2, r3
 8003374:	43db      	mvns	r3, r3
 8003376:	69ba      	ldr	r2, [r7, #24]
 8003378:	4013      	ands	r3, r2
 800337a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	689a      	ldr	r2, [r3, #8]
 8003380:	69fb      	ldr	r3, [r7, #28]
 8003382:	005b      	lsls	r3, r3, #1
 8003384:	fa02 f303 	lsl.w	r3, r2, r3
 8003388:	69ba      	ldr	r2, [r7, #24]
 800338a:	4313      	orrs	r3, r2
 800338c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	69ba      	ldr	r2, [r7, #24]
 8003392:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	685b      	ldr	r3, [r3, #4]
 8003398:	f003 0303 	and.w	r3, r3, #3
 800339c:	2b02      	cmp	r3, #2
 800339e:	d123      	bne.n	80033e8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80033a0:	69fb      	ldr	r3, [r7, #28]
 80033a2:	08da      	lsrs	r2, r3, #3
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	3208      	adds	r2, #8
 80033a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80033ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80033ae:	69fb      	ldr	r3, [r7, #28]
 80033b0:	f003 0307 	and.w	r3, r3, #7
 80033b4:	009b      	lsls	r3, r3, #2
 80033b6:	220f      	movs	r2, #15
 80033b8:	fa02 f303 	lsl.w	r3, r2, r3
 80033bc:	43db      	mvns	r3, r3
 80033be:	69ba      	ldr	r2, [r7, #24]
 80033c0:	4013      	ands	r3, r2
 80033c2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80033c4:	683b      	ldr	r3, [r7, #0]
 80033c6:	691a      	ldr	r2, [r3, #16]
 80033c8:	69fb      	ldr	r3, [r7, #28]
 80033ca:	f003 0307 	and.w	r3, r3, #7
 80033ce:	009b      	lsls	r3, r3, #2
 80033d0:	fa02 f303 	lsl.w	r3, r2, r3
 80033d4:	69ba      	ldr	r2, [r7, #24]
 80033d6:	4313      	orrs	r3, r2
 80033d8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80033da:	69fb      	ldr	r3, [r7, #28]
 80033dc:	08da      	lsrs	r2, r3, #3
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	3208      	adds	r2, #8
 80033e2:	69b9      	ldr	r1, [r7, #24]
 80033e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80033ee:	69fb      	ldr	r3, [r7, #28]
 80033f0:	005b      	lsls	r3, r3, #1
 80033f2:	2203      	movs	r2, #3
 80033f4:	fa02 f303 	lsl.w	r3, r2, r3
 80033f8:	43db      	mvns	r3, r3
 80033fa:	69ba      	ldr	r2, [r7, #24]
 80033fc:	4013      	ands	r3, r2
 80033fe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	685b      	ldr	r3, [r3, #4]
 8003404:	f003 0203 	and.w	r2, r3, #3
 8003408:	69fb      	ldr	r3, [r7, #28]
 800340a:	005b      	lsls	r3, r3, #1
 800340c:	fa02 f303 	lsl.w	r3, r2, r3
 8003410:	69ba      	ldr	r2, [r7, #24]
 8003412:	4313      	orrs	r3, r2
 8003414:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	69ba      	ldr	r2, [r7, #24]
 800341a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	685b      	ldr	r3, [r3, #4]
 8003420:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003424:	2b00      	cmp	r3, #0
 8003426:	f000 80ae 	beq.w	8003586 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800342a:	2300      	movs	r3, #0
 800342c:	60fb      	str	r3, [r7, #12]
 800342e:	4b5d      	ldr	r3, [pc, #372]	@ (80035a4 <HAL_GPIO_Init+0x300>)
 8003430:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003432:	4a5c      	ldr	r2, [pc, #368]	@ (80035a4 <HAL_GPIO_Init+0x300>)
 8003434:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003438:	6453      	str	r3, [r2, #68]	@ 0x44
 800343a:	4b5a      	ldr	r3, [pc, #360]	@ (80035a4 <HAL_GPIO_Init+0x300>)
 800343c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800343e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003442:	60fb      	str	r3, [r7, #12]
 8003444:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003446:	4a58      	ldr	r2, [pc, #352]	@ (80035a8 <HAL_GPIO_Init+0x304>)
 8003448:	69fb      	ldr	r3, [r7, #28]
 800344a:	089b      	lsrs	r3, r3, #2
 800344c:	3302      	adds	r3, #2
 800344e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003452:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003454:	69fb      	ldr	r3, [r7, #28]
 8003456:	f003 0303 	and.w	r3, r3, #3
 800345a:	009b      	lsls	r3, r3, #2
 800345c:	220f      	movs	r2, #15
 800345e:	fa02 f303 	lsl.w	r3, r2, r3
 8003462:	43db      	mvns	r3, r3
 8003464:	69ba      	ldr	r2, [r7, #24]
 8003466:	4013      	ands	r3, r2
 8003468:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	4a4f      	ldr	r2, [pc, #316]	@ (80035ac <HAL_GPIO_Init+0x308>)
 800346e:	4293      	cmp	r3, r2
 8003470:	d025      	beq.n	80034be <HAL_GPIO_Init+0x21a>
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	4a4e      	ldr	r2, [pc, #312]	@ (80035b0 <HAL_GPIO_Init+0x30c>)
 8003476:	4293      	cmp	r3, r2
 8003478:	d01f      	beq.n	80034ba <HAL_GPIO_Init+0x216>
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	4a4d      	ldr	r2, [pc, #308]	@ (80035b4 <HAL_GPIO_Init+0x310>)
 800347e:	4293      	cmp	r3, r2
 8003480:	d019      	beq.n	80034b6 <HAL_GPIO_Init+0x212>
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	4a4c      	ldr	r2, [pc, #304]	@ (80035b8 <HAL_GPIO_Init+0x314>)
 8003486:	4293      	cmp	r3, r2
 8003488:	d013      	beq.n	80034b2 <HAL_GPIO_Init+0x20e>
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	4a4b      	ldr	r2, [pc, #300]	@ (80035bc <HAL_GPIO_Init+0x318>)
 800348e:	4293      	cmp	r3, r2
 8003490:	d00d      	beq.n	80034ae <HAL_GPIO_Init+0x20a>
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	4a4a      	ldr	r2, [pc, #296]	@ (80035c0 <HAL_GPIO_Init+0x31c>)
 8003496:	4293      	cmp	r3, r2
 8003498:	d007      	beq.n	80034aa <HAL_GPIO_Init+0x206>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	4a49      	ldr	r2, [pc, #292]	@ (80035c4 <HAL_GPIO_Init+0x320>)
 800349e:	4293      	cmp	r3, r2
 80034a0:	d101      	bne.n	80034a6 <HAL_GPIO_Init+0x202>
 80034a2:	2306      	movs	r3, #6
 80034a4:	e00c      	b.n	80034c0 <HAL_GPIO_Init+0x21c>
 80034a6:	2307      	movs	r3, #7
 80034a8:	e00a      	b.n	80034c0 <HAL_GPIO_Init+0x21c>
 80034aa:	2305      	movs	r3, #5
 80034ac:	e008      	b.n	80034c0 <HAL_GPIO_Init+0x21c>
 80034ae:	2304      	movs	r3, #4
 80034b0:	e006      	b.n	80034c0 <HAL_GPIO_Init+0x21c>
 80034b2:	2303      	movs	r3, #3
 80034b4:	e004      	b.n	80034c0 <HAL_GPIO_Init+0x21c>
 80034b6:	2302      	movs	r3, #2
 80034b8:	e002      	b.n	80034c0 <HAL_GPIO_Init+0x21c>
 80034ba:	2301      	movs	r3, #1
 80034bc:	e000      	b.n	80034c0 <HAL_GPIO_Init+0x21c>
 80034be:	2300      	movs	r3, #0
 80034c0:	69fa      	ldr	r2, [r7, #28]
 80034c2:	f002 0203 	and.w	r2, r2, #3
 80034c6:	0092      	lsls	r2, r2, #2
 80034c8:	4093      	lsls	r3, r2
 80034ca:	69ba      	ldr	r2, [r7, #24]
 80034cc:	4313      	orrs	r3, r2
 80034ce:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80034d0:	4935      	ldr	r1, [pc, #212]	@ (80035a8 <HAL_GPIO_Init+0x304>)
 80034d2:	69fb      	ldr	r3, [r7, #28]
 80034d4:	089b      	lsrs	r3, r3, #2
 80034d6:	3302      	adds	r3, #2
 80034d8:	69ba      	ldr	r2, [r7, #24]
 80034da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80034de:	4b3a      	ldr	r3, [pc, #232]	@ (80035c8 <HAL_GPIO_Init+0x324>)
 80034e0:	689b      	ldr	r3, [r3, #8]
 80034e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034e4:	693b      	ldr	r3, [r7, #16]
 80034e6:	43db      	mvns	r3, r3
 80034e8:	69ba      	ldr	r2, [r7, #24]
 80034ea:	4013      	ands	r3, r2
 80034ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	685b      	ldr	r3, [r3, #4]
 80034f2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d003      	beq.n	8003502 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80034fa:	69ba      	ldr	r2, [r7, #24]
 80034fc:	693b      	ldr	r3, [r7, #16]
 80034fe:	4313      	orrs	r3, r2
 8003500:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003502:	4a31      	ldr	r2, [pc, #196]	@ (80035c8 <HAL_GPIO_Init+0x324>)
 8003504:	69bb      	ldr	r3, [r7, #24]
 8003506:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003508:	4b2f      	ldr	r3, [pc, #188]	@ (80035c8 <HAL_GPIO_Init+0x324>)
 800350a:	68db      	ldr	r3, [r3, #12]
 800350c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800350e:	693b      	ldr	r3, [r7, #16]
 8003510:	43db      	mvns	r3, r3
 8003512:	69ba      	ldr	r2, [r7, #24]
 8003514:	4013      	ands	r3, r2
 8003516:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	685b      	ldr	r3, [r3, #4]
 800351c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003520:	2b00      	cmp	r3, #0
 8003522:	d003      	beq.n	800352c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003524:	69ba      	ldr	r2, [r7, #24]
 8003526:	693b      	ldr	r3, [r7, #16]
 8003528:	4313      	orrs	r3, r2
 800352a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800352c:	4a26      	ldr	r2, [pc, #152]	@ (80035c8 <HAL_GPIO_Init+0x324>)
 800352e:	69bb      	ldr	r3, [r7, #24]
 8003530:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003532:	4b25      	ldr	r3, [pc, #148]	@ (80035c8 <HAL_GPIO_Init+0x324>)
 8003534:	685b      	ldr	r3, [r3, #4]
 8003536:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003538:	693b      	ldr	r3, [r7, #16]
 800353a:	43db      	mvns	r3, r3
 800353c:	69ba      	ldr	r2, [r7, #24]
 800353e:	4013      	ands	r3, r2
 8003540:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	685b      	ldr	r3, [r3, #4]
 8003546:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800354a:	2b00      	cmp	r3, #0
 800354c:	d003      	beq.n	8003556 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800354e:	69ba      	ldr	r2, [r7, #24]
 8003550:	693b      	ldr	r3, [r7, #16]
 8003552:	4313      	orrs	r3, r2
 8003554:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003556:	4a1c      	ldr	r2, [pc, #112]	@ (80035c8 <HAL_GPIO_Init+0x324>)
 8003558:	69bb      	ldr	r3, [r7, #24]
 800355a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800355c:	4b1a      	ldr	r3, [pc, #104]	@ (80035c8 <HAL_GPIO_Init+0x324>)
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003562:	693b      	ldr	r3, [r7, #16]
 8003564:	43db      	mvns	r3, r3
 8003566:	69ba      	ldr	r2, [r7, #24]
 8003568:	4013      	ands	r3, r2
 800356a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	685b      	ldr	r3, [r3, #4]
 8003570:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003574:	2b00      	cmp	r3, #0
 8003576:	d003      	beq.n	8003580 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003578:	69ba      	ldr	r2, [r7, #24]
 800357a:	693b      	ldr	r3, [r7, #16]
 800357c:	4313      	orrs	r3, r2
 800357e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003580:	4a11      	ldr	r2, [pc, #68]	@ (80035c8 <HAL_GPIO_Init+0x324>)
 8003582:	69bb      	ldr	r3, [r7, #24]
 8003584:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003586:	69fb      	ldr	r3, [r7, #28]
 8003588:	3301      	adds	r3, #1
 800358a:	61fb      	str	r3, [r7, #28]
 800358c:	69fb      	ldr	r3, [r7, #28]
 800358e:	2b0f      	cmp	r3, #15
 8003590:	f67f ae96 	bls.w	80032c0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003594:	bf00      	nop
 8003596:	bf00      	nop
 8003598:	3724      	adds	r7, #36	@ 0x24
 800359a:	46bd      	mov	sp, r7
 800359c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a0:	4770      	bx	lr
 80035a2:	bf00      	nop
 80035a4:	40023800 	.word	0x40023800
 80035a8:	40013800 	.word	0x40013800
 80035ac:	40020000 	.word	0x40020000
 80035b0:	40020400 	.word	0x40020400
 80035b4:	40020800 	.word	0x40020800
 80035b8:	40020c00 	.word	0x40020c00
 80035bc:	40021000 	.word	0x40021000
 80035c0:	40021400 	.word	0x40021400
 80035c4:	40021800 	.word	0x40021800
 80035c8:	40013c00 	.word	0x40013c00

080035cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80035cc:	b480      	push	{r7}
 80035ce:	b083      	sub	sp, #12
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
 80035d4:	460b      	mov	r3, r1
 80035d6:	807b      	strh	r3, [r7, #2]
 80035d8:	4613      	mov	r3, r2
 80035da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80035dc:	787b      	ldrb	r3, [r7, #1]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d003      	beq.n	80035ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80035e2:	887a      	ldrh	r2, [r7, #2]
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80035e8:	e003      	b.n	80035f2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80035ea:	887b      	ldrh	r3, [r7, #2]
 80035ec:	041a      	lsls	r2, r3, #16
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	619a      	str	r2, [r3, #24]
}
 80035f2:	bf00      	nop
 80035f4:	370c      	adds	r7, #12
 80035f6:	46bd      	mov	sp, r7
 80035f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fc:	4770      	bx	lr
	...

08003600 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b084      	sub	sp, #16
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
 8003608:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	2b00      	cmp	r3, #0
 800360e:	d101      	bne.n	8003614 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003610:	2301      	movs	r3, #1
 8003612:	e0cc      	b.n	80037ae <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003614:	4b68      	ldr	r3, [pc, #416]	@ (80037b8 <HAL_RCC_ClockConfig+0x1b8>)
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f003 030f 	and.w	r3, r3, #15
 800361c:	683a      	ldr	r2, [r7, #0]
 800361e:	429a      	cmp	r2, r3
 8003620:	d90c      	bls.n	800363c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003622:	4b65      	ldr	r3, [pc, #404]	@ (80037b8 <HAL_RCC_ClockConfig+0x1b8>)
 8003624:	683a      	ldr	r2, [r7, #0]
 8003626:	b2d2      	uxtb	r2, r2
 8003628:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800362a:	4b63      	ldr	r3, [pc, #396]	@ (80037b8 <HAL_RCC_ClockConfig+0x1b8>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f003 030f 	and.w	r3, r3, #15
 8003632:	683a      	ldr	r2, [r7, #0]
 8003634:	429a      	cmp	r2, r3
 8003636:	d001      	beq.n	800363c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003638:	2301      	movs	r3, #1
 800363a:	e0b8      	b.n	80037ae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f003 0302 	and.w	r3, r3, #2
 8003644:	2b00      	cmp	r3, #0
 8003646:	d020      	beq.n	800368a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f003 0304 	and.w	r3, r3, #4
 8003650:	2b00      	cmp	r3, #0
 8003652:	d005      	beq.n	8003660 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003654:	4b59      	ldr	r3, [pc, #356]	@ (80037bc <HAL_RCC_ClockConfig+0x1bc>)
 8003656:	689b      	ldr	r3, [r3, #8]
 8003658:	4a58      	ldr	r2, [pc, #352]	@ (80037bc <HAL_RCC_ClockConfig+0x1bc>)
 800365a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800365e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f003 0308 	and.w	r3, r3, #8
 8003668:	2b00      	cmp	r3, #0
 800366a:	d005      	beq.n	8003678 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800366c:	4b53      	ldr	r3, [pc, #332]	@ (80037bc <HAL_RCC_ClockConfig+0x1bc>)
 800366e:	689b      	ldr	r3, [r3, #8]
 8003670:	4a52      	ldr	r2, [pc, #328]	@ (80037bc <HAL_RCC_ClockConfig+0x1bc>)
 8003672:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003676:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003678:	4b50      	ldr	r3, [pc, #320]	@ (80037bc <HAL_RCC_ClockConfig+0x1bc>)
 800367a:	689b      	ldr	r3, [r3, #8]
 800367c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	689b      	ldr	r3, [r3, #8]
 8003684:	494d      	ldr	r1, [pc, #308]	@ (80037bc <HAL_RCC_ClockConfig+0x1bc>)
 8003686:	4313      	orrs	r3, r2
 8003688:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f003 0301 	and.w	r3, r3, #1
 8003692:	2b00      	cmp	r3, #0
 8003694:	d044      	beq.n	8003720 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	685b      	ldr	r3, [r3, #4]
 800369a:	2b01      	cmp	r3, #1
 800369c:	d107      	bne.n	80036ae <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800369e:	4b47      	ldr	r3, [pc, #284]	@ (80037bc <HAL_RCC_ClockConfig+0x1bc>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d119      	bne.n	80036de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036aa:	2301      	movs	r3, #1
 80036ac:	e07f      	b.n	80037ae <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	685b      	ldr	r3, [r3, #4]
 80036b2:	2b02      	cmp	r3, #2
 80036b4:	d003      	beq.n	80036be <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80036ba:	2b03      	cmp	r3, #3
 80036bc:	d107      	bne.n	80036ce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80036be:	4b3f      	ldr	r3, [pc, #252]	@ (80037bc <HAL_RCC_ClockConfig+0x1bc>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d109      	bne.n	80036de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036ca:	2301      	movs	r3, #1
 80036cc:	e06f      	b.n	80037ae <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036ce:	4b3b      	ldr	r3, [pc, #236]	@ (80037bc <HAL_RCC_ClockConfig+0x1bc>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f003 0302 	and.w	r3, r3, #2
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d101      	bne.n	80036de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036da:	2301      	movs	r3, #1
 80036dc:	e067      	b.n	80037ae <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80036de:	4b37      	ldr	r3, [pc, #220]	@ (80037bc <HAL_RCC_ClockConfig+0x1bc>)
 80036e0:	689b      	ldr	r3, [r3, #8]
 80036e2:	f023 0203 	bic.w	r2, r3, #3
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	685b      	ldr	r3, [r3, #4]
 80036ea:	4934      	ldr	r1, [pc, #208]	@ (80037bc <HAL_RCC_ClockConfig+0x1bc>)
 80036ec:	4313      	orrs	r3, r2
 80036ee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80036f0:	f7fe fb36 	bl	8001d60 <HAL_GetTick>
 80036f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036f6:	e00a      	b.n	800370e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036f8:	f7fe fb32 	bl	8001d60 <HAL_GetTick>
 80036fc:	4602      	mov	r2, r0
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	1ad3      	subs	r3, r2, r3
 8003702:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003706:	4293      	cmp	r3, r2
 8003708:	d901      	bls.n	800370e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800370a:	2303      	movs	r3, #3
 800370c:	e04f      	b.n	80037ae <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800370e:	4b2b      	ldr	r3, [pc, #172]	@ (80037bc <HAL_RCC_ClockConfig+0x1bc>)
 8003710:	689b      	ldr	r3, [r3, #8]
 8003712:	f003 020c 	and.w	r2, r3, #12
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	685b      	ldr	r3, [r3, #4]
 800371a:	009b      	lsls	r3, r3, #2
 800371c:	429a      	cmp	r2, r3
 800371e:	d1eb      	bne.n	80036f8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003720:	4b25      	ldr	r3, [pc, #148]	@ (80037b8 <HAL_RCC_ClockConfig+0x1b8>)
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f003 030f 	and.w	r3, r3, #15
 8003728:	683a      	ldr	r2, [r7, #0]
 800372a:	429a      	cmp	r2, r3
 800372c:	d20c      	bcs.n	8003748 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800372e:	4b22      	ldr	r3, [pc, #136]	@ (80037b8 <HAL_RCC_ClockConfig+0x1b8>)
 8003730:	683a      	ldr	r2, [r7, #0]
 8003732:	b2d2      	uxtb	r2, r2
 8003734:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003736:	4b20      	ldr	r3, [pc, #128]	@ (80037b8 <HAL_RCC_ClockConfig+0x1b8>)
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f003 030f 	and.w	r3, r3, #15
 800373e:	683a      	ldr	r2, [r7, #0]
 8003740:	429a      	cmp	r2, r3
 8003742:	d001      	beq.n	8003748 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003744:	2301      	movs	r3, #1
 8003746:	e032      	b.n	80037ae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f003 0304 	and.w	r3, r3, #4
 8003750:	2b00      	cmp	r3, #0
 8003752:	d008      	beq.n	8003766 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003754:	4b19      	ldr	r3, [pc, #100]	@ (80037bc <HAL_RCC_ClockConfig+0x1bc>)
 8003756:	689b      	ldr	r3, [r3, #8]
 8003758:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	68db      	ldr	r3, [r3, #12]
 8003760:	4916      	ldr	r1, [pc, #88]	@ (80037bc <HAL_RCC_ClockConfig+0x1bc>)
 8003762:	4313      	orrs	r3, r2
 8003764:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f003 0308 	and.w	r3, r3, #8
 800376e:	2b00      	cmp	r3, #0
 8003770:	d009      	beq.n	8003786 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003772:	4b12      	ldr	r3, [pc, #72]	@ (80037bc <HAL_RCC_ClockConfig+0x1bc>)
 8003774:	689b      	ldr	r3, [r3, #8]
 8003776:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	691b      	ldr	r3, [r3, #16]
 800377e:	00db      	lsls	r3, r3, #3
 8003780:	490e      	ldr	r1, [pc, #56]	@ (80037bc <HAL_RCC_ClockConfig+0x1bc>)
 8003782:	4313      	orrs	r3, r2
 8003784:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003786:	f000 f855 	bl	8003834 <HAL_RCC_GetSysClockFreq>
 800378a:	4602      	mov	r2, r0
 800378c:	4b0b      	ldr	r3, [pc, #44]	@ (80037bc <HAL_RCC_ClockConfig+0x1bc>)
 800378e:	689b      	ldr	r3, [r3, #8]
 8003790:	091b      	lsrs	r3, r3, #4
 8003792:	f003 030f 	and.w	r3, r3, #15
 8003796:	490a      	ldr	r1, [pc, #40]	@ (80037c0 <HAL_RCC_ClockConfig+0x1c0>)
 8003798:	5ccb      	ldrb	r3, [r1, r3]
 800379a:	fa22 f303 	lsr.w	r3, r2, r3
 800379e:	4a09      	ldr	r2, [pc, #36]	@ (80037c4 <HAL_RCC_ClockConfig+0x1c4>)
 80037a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80037a2:	4b09      	ldr	r3, [pc, #36]	@ (80037c8 <HAL_RCC_ClockConfig+0x1c8>)
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	4618      	mov	r0, r3
 80037a8:	f7fe fa96 	bl	8001cd8 <HAL_InitTick>

  return HAL_OK;
 80037ac:	2300      	movs	r3, #0
}
 80037ae:	4618      	mov	r0, r3
 80037b0:	3710      	adds	r7, #16
 80037b2:	46bd      	mov	sp, r7
 80037b4:	bd80      	pop	{r7, pc}
 80037b6:	bf00      	nop
 80037b8:	40023c00 	.word	0x40023c00
 80037bc:	40023800 	.word	0x40023800
 80037c0:	08007bc8 	.word	0x08007bc8
 80037c4:	20000000 	.word	0x20000000
 80037c8:	20000004 	.word	0x20000004

080037cc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80037cc:	b480      	push	{r7}
 80037ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80037d0:	4b03      	ldr	r3, [pc, #12]	@ (80037e0 <HAL_RCC_GetHCLKFreq+0x14>)
 80037d2:	681b      	ldr	r3, [r3, #0]
}
 80037d4:	4618      	mov	r0, r3
 80037d6:	46bd      	mov	sp, r7
 80037d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037dc:	4770      	bx	lr
 80037de:	bf00      	nop
 80037e0:	20000000 	.word	0x20000000

080037e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80037e8:	f7ff fff0 	bl	80037cc <HAL_RCC_GetHCLKFreq>
 80037ec:	4602      	mov	r2, r0
 80037ee:	4b05      	ldr	r3, [pc, #20]	@ (8003804 <HAL_RCC_GetPCLK1Freq+0x20>)
 80037f0:	689b      	ldr	r3, [r3, #8]
 80037f2:	0a9b      	lsrs	r3, r3, #10
 80037f4:	f003 0307 	and.w	r3, r3, #7
 80037f8:	4903      	ldr	r1, [pc, #12]	@ (8003808 <HAL_RCC_GetPCLK1Freq+0x24>)
 80037fa:	5ccb      	ldrb	r3, [r1, r3]
 80037fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003800:	4618      	mov	r0, r3
 8003802:	bd80      	pop	{r7, pc}
 8003804:	40023800 	.word	0x40023800
 8003808:	08007bd8 	.word	0x08007bd8

0800380c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003810:	f7ff ffdc 	bl	80037cc <HAL_RCC_GetHCLKFreq>
 8003814:	4602      	mov	r2, r0
 8003816:	4b05      	ldr	r3, [pc, #20]	@ (800382c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003818:	689b      	ldr	r3, [r3, #8]
 800381a:	0b5b      	lsrs	r3, r3, #13
 800381c:	f003 0307 	and.w	r3, r3, #7
 8003820:	4903      	ldr	r1, [pc, #12]	@ (8003830 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003822:	5ccb      	ldrb	r3, [r1, r3]
 8003824:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003828:	4618      	mov	r0, r3
 800382a:	bd80      	pop	{r7, pc}
 800382c:	40023800 	.word	0x40023800
 8003830:	08007bd8 	.word	0x08007bd8

08003834 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003834:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003838:	b0ae      	sub	sp, #184	@ 0xb8
 800383a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800383c:	2300      	movs	r3, #0
 800383e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8003842:	2300      	movs	r3, #0
 8003844:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8003848:	2300      	movs	r3, #0
 800384a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 800384e:	2300      	movs	r3, #0
 8003850:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8003854:	2300      	movs	r3, #0
 8003856:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800385a:	4bcb      	ldr	r3, [pc, #812]	@ (8003b88 <HAL_RCC_GetSysClockFreq+0x354>)
 800385c:	689b      	ldr	r3, [r3, #8]
 800385e:	f003 030c 	and.w	r3, r3, #12
 8003862:	2b0c      	cmp	r3, #12
 8003864:	f200 8206 	bhi.w	8003c74 <HAL_RCC_GetSysClockFreq+0x440>
 8003868:	a201      	add	r2, pc, #4	@ (adr r2, 8003870 <HAL_RCC_GetSysClockFreq+0x3c>)
 800386a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800386e:	bf00      	nop
 8003870:	080038a5 	.word	0x080038a5
 8003874:	08003c75 	.word	0x08003c75
 8003878:	08003c75 	.word	0x08003c75
 800387c:	08003c75 	.word	0x08003c75
 8003880:	080038ad 	.word	0x080038ad
 8003884:	08003c75 	.word	0x08003c75
 8003888:	08003c75 	.word	0x08003c75
 800388c:	08003c75 	.word	0x08003c75
 8003890:	080038b5 	.word	0x080038b5
 8003894:	08003c75 	.word	0x08003c75
 8003898:	08003c75 	.word	0x08003c75
 800389c:	08003c75 	.word	0x08003c75
 80038a0:	08003aa5 	.word	0x08003aa5
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80038a4:	4bb9      	ldr	r3, [pc, #740]	@ (8003b8c <HAL_RCC_GetSysClockFreq+0x358>)
 80038a6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80038aa:	e1e7      	b.n	8003c7c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80038ac:	4bb8      	ldr	r3, [pc, #736]	@ (8003b90 <HAL_RCC_GetSysClockFreq+0x35c>)
 80038ae:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80038b2:	e1e3      	b.n	8003c7c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80038b4:	4bb4      	ldr	r3, [pc, #720]	@ (8003b88 <HAL_RCC_GetSysClockFreq+0x354>)
 80038b6:	685b      	ldr	r3, [r3, #4]
 80038b8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80038bc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80038c0:	4bb1      	ldr	r3, [pc, #708]	@ (8003b88 <HAL_RCC_GetSysClockFreq+0x354>)
 80038c2:	685b      	ldr	r3, [r3, #4]
 80038c4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d071      	beq.n	80039b0 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80038cc:	4bae      	ldr	r3, [pc, #696]	@ (8003b88 <HAL_RCC_GetSysClockFreq+0x354>)
 80038ce:	685b      	ldr	r3, [r3, #4]
 80038d0:	099b      	lsrs	r3, r3, #6
 80038d2:	2200      	movs	r2, #0
 80038d4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80038d8:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80038dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80038e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80038e4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80038e8:	2300      	movs	r3, #0
 80038ea:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80038ee:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80038f2:	4622      	mov	r2, r4
 80038f4:	462b      	mov	r3, r5
 80038f6:	f04f 0000 	mov.w	r0, #0
 80038fa:	f04f 0100 	mov.w	r1, #0
 80038fe:	0159      	lsls	r1, r3, #5
 8003900:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003904:	0150      	lsls	r0, r2, #5
 8003906:	4602      	mov	r2, r0
 8003908:	460b      	mov	r3, r1
 800390a:	4621      	mov	r1, r4
 800390c:	1a51      	subs	r1, r2, r1
 800390e:	6439      	str	r1, [r7, #64]	@ 0x40
 8003910:	4629      	mov	r1, r5
 8003912:	eb63 0301 	sbc.w	r3, r3, r1
 8003916:	647b      	str	r3, [r7, #68]	@ 0x44
 8003918:	f04f 0200 	mov.w	r2, #0
 800391c:	f04f 0300 	mov.w	r3, #0
 8003920:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8003924:	4649      	mov	r1, r9
 8003926:	018b      	lsls	r3, r1, #6
 8003928:	4641      	mov	r1, r8
 800392a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800392e:	4641      	mov	r1, r8
 8003930:	018a      	lsls	r2, r1, #6
 8003932:	4641      	mov	r1, r8
 8003934:	1a51      	subs	r1, r2, r1
 8003936:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003938:	4649      	mov	r1, r9
 800393a:	eb63 0301 	sbc.w	r3, r3, r1
 800393e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003940:	f04f 0200 	mov.w	r2, #0
 8003944:	f04f 0300 	mov.w	r3, #0
 8003948:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 800394c:	4649      	mov	r1, r9
 800394e:	00cb      	lsls	r3, r1, #3
 8003950:	4641      	mov	r1, r8
 8003952:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003956:	4641      	mov	r1, r8
 8003958:	00ca      	lsls	r2, r1, #3
 800395a:	4610      	mov	r0, r2
 800395c:	4619      	mov	r1, r3
 800395e:	4603      	mov	r3, r0
 8003960:	4622      	mov	r2, r4
 8003962:	189b      	adds	r3, r3, r2
 8003964:	633b      	str	r3, [r7, #48]	@ 0x30
 8003966:	462b      	mov	r3, r5
 8003968:	460a      	mov	r2, r1
 800396a:	eb42 0303 	adc.w	r3, r2, r3
 800396e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003970:	f04f 0200 	mov.w	r2, #0
 8003974:	f04f 0300 	mov.w	r3, #0
 8003978:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800397c:	4629      	mov	r1, r5
 800397e:	024b      	lsls	r3, r1, #9
 8003980:	4621      	mov	r1, r4
 8003982:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003986:	4621      	mov	r1, r4
 8003988:	024a      	lsls	r2, r1, #9
 800398a:	4610      	mov	r0, r2
 800398c:	4619      	mov	r1, r3
 800398e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003992:	2200      	movs	r2, #0
 8003994:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003998:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800399c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80039a0:	f7fd f922 	bl	8000be8 <__aeabi_uldivmod>
 80039a4:	4602      	mov	r2, r0
 80039a6:	460b      	mov	r3, r1
 80039a8:	4613      	mov	r3, r2
 80039aa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80039ae:	e067      	b.n	8003a80 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80039b0:	4b75      	ldr	r3, [pc, #468]	@ (8003b88 <HAL_RCC_GetSysClockFreq+0x354>)
 80039b2:	685b      	ldr	r3, [r3, #4]
 80039b4:	099b      	lsrs	r3, r3, #6
 80039b6:	2200      	movs	r2, #0
 80039b8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80039bc:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80039c0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80039c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80039c8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80039ca:	2300      	movs	r3, #0
 80039cc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80039ce:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80039d2:	4622      	mov	r2, r4
 80039d4:	462b      	mov	r3, r5
 80039d6:	f04f 0000 	mov.w	r0, #0
 80039da:	f04f 0100 	mov.w	r1, #0
 80039de:	0159      	lsls	r1, r3, #5
 80039e0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80039e4:	0150      	lsls	r0, r2, #5
 80039e6:	4602      	mov	r2, r0
 80039e8:	460b      	mov	r3, r1
 80039ea:	4621      	mov	r1, r4
 80039ec:	1a51      	subs	r1, r2, r1
 80039ee:	62b9      	str	r1, [r7, #40]	@ 0x28
 80039f0:	4629      	mov	r1, r5
 80039f2:	eb63 0301 	sbc.w	r3, r3, r1
 80039f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80039f8:	f04f 0200 	mov.w	r2, #0
 80039fc:	f04f 0300 	mov.w	r3, #0
 8003a00:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8003a04:	4649      	mov	r1, r9
 8003a06:	018b      	lsls	r3, r1, #6
 8003a08:	4641      	mov	r1, r8
 8003a0a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003a0e:	4641      	mov	r1, r8
 8003a10:	018a      	lsls	r2, r1, #6
 8003a12:	4641      	mov	r1, r8
 8003a14:	ebb2 0a01 	subs.w	sl, r2, r1
 8003a18:	4649      	mov	r1, r9
 8003a1a:	eb63 0b01 	sbc.w	fp, r3, r1
 8003a1e:	f04f 0200 	mov.w	r2, #0
 8003a22:	f04f 0300 	mov.w	r3, #0
 8003a26:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003a2a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003a2e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003a32:	4692      	mov	sl, r2
 8003a34:	469b      	mov	fp, r3
 8003a36:	4623      	mov	r3, r4
 8003a38:	eb1a 0303 	adds.w	r3, sl, r3
 8003a3c:	623b      	str	r3, [r7, #32]
 8003a3e:	462b      	mov	r3, r5
 8003a40:	eb4b 0303 	adc.w	r3, fp, r3
 8003a44:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a46:	f04f 0200 	mov.w	r2, #0
 8003a4a:	f04f 0300 	mov.w	r3, #0
 8003a4e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003a52:	4629      	mov	r1, r5
 8003a54:	028b      	lsls	r3, r1, #10
 8003a56:	4621      	mov	r1, r4
 8003a58:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003a5c:	4621      	mov	r1, r4
 8003a5e:	028a      	lsls	r2, r1, #10
 8003a60:	4610      	mov	r0, r2
 8003a62:	4619      	mov	r1, r3
 8003a64:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003a68:	2200      	movs	r2, #0
 8003a6a:	673b      	str	r3, [r7, #112]	@ 0x70
 8003a6c:	677a      	str	r2, [r7, #116]	@ 0x74
 8003a6e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8003a72:	f7fd f8b9 	bl	8000be8 <__aeabi_uldivmod>
 8003a76:	4602      	mov	r2, r0
 8003a78:	460b      	mov	r3, r1
 8003a7a:	4613      	mov	r3, r2
 8003a7c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003a80:	4b41      	ldr	r3, [pc, #260]	@ (8003b88 <HAL_RCC_GetSysClockFreq+0x354>)
 8003a82:	685b      	ldr	r3, [r3, #4]
 8003a84:	0c1b      	lsrs	r3, r3, #16
 8003a86:	f003 0303 	and.w	r3, r3, #3
 8003a8a:	3301      	adds	r3, #1
 8003a8c:	005b      	lsls	r3, r3, #1
 8003a8e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8003a92:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003a96:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003a9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a9e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003aa2:	e0eb      	b.n	8003c7c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003aa4:	4b38      	ldr	r3, [pc, #224]	@ (8003b88 <HAL_RCC_GetSysClockFreq+0x354>)
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003aac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003ab0:	4b35      	ldr	r3, [pc, #212]	@ (8003b88 <HAL_RCC_GetSysClockFreq+0x354>)
 8003ab2:	685b      	ldr	r3, [r3, #4]
 8003ab4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d06b      	beq.n	8003b94 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003abc:	4b32      	ldr	r3, [pc, #200]	@ (8003b88 <HAL_RCC_GetSysClockFreq+0x354>)
 8003abe:	685b      	ldr	r3, [r3, #4]
 8003ac0:	099b      	lsrs	r3, r3, #6
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003ac6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003ac8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003aca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ace:	663b      	str	r3, [r7, #96]	@ 0x60
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	667b      	str	r3, [r7, #100]	@ 0x64
 8003ad4:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8003ad8:	4622      	mov	r2, r4
 8003ada:	462b      	mov	r3, r5
 8003adc:	f04f 0000 	mov.w	r0, #0
 8003ae0:	f04f 0100 	mov.w	r1, #0
 8003ae4:	0159      	lsls	r1, r3, #5
 8003ae6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003aea:	0150      	lsls	r0, r2, #5
 8003aec:	4602      	mov	r2, r0
 8003aee:	460b      	mov	r3, r1
 8003af0:	4621      	mov	r1, r4
 8003af2:	1a51      	subs	r1, r2, r1
 8003af4:	61b9      	str	r1, [r7, #24]
 8003af6:	4629      	mov	r1, r5
 8003af8:	eb63 0301 	sbc.w	r3, r3, r1
 8003afc:	61fb      	str	r3, [r7, #28]
 8003afe:	f04f 0200 	mov.w	r2, #0
 8003b02:	f04f 0300 	mov.w	r3, #0
 8003b06:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8003b0a:	4659      	mov	r1, fp
 8003b0c:	018b      	lsls	r3, r1, #6
 8003b0e:	4651      	mov	r1, sl
 8003b10:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003b14:	4651      	mov	r1, sl
 8003b16:	018a      	lsls	r2, r1, #6
 8003b18:	4651      	mov	r1, sl
 8003b1a:	ebb2 0801 	subs.w	r8, r2, r1
 8003b1e:	4659      	mov	r1, fp
 8003b20:	eb63 0901 	sbc.w	r9, r3, r1
 8003b24:	f04f 0200 	mov.w	r2, #0
 8003b28:	f04f 0300 	mov.w	r3, #0
 8003b2c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003b30:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003b34:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003b38:	4690      	mov	r8, r2
 8003b3a:	4699      	mov	r9, r3
 8003b3c:	4623      	mov	r3, r4
 8003b3e:	eb18 0303 	adds.w	r3, r8, r3
 8003b42:	613b      	str	r3, [r7, #16]
 8003b44:	462b      	mov	r3, r5
 8003b46:	eb49 0303 	adc.w	r3, r9, r3
 8003b4a:	617b      	str	r3, [r7, #20]
 8003b4c:	f04f 0200 	mov.w	r2, #0
 8003b50:	f04f 0300 	mov.w	r3, #0
 8003b54:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003b58:	4629      	mov	r1, r5
 8003b5a:	024b      	lsls	r3, r1, #9
 8003b5c:	4621      	mov	r1, r4
 8003b5e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003b62:	4621      	mov	r1, r4
 8003b64:	024a      	lsls	r2, r1, #9
 8003b66:	4610      	mov	r0, r2
 8003b68:	4619      	mov	r1, r3
 8003b6a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003b6e:	2200      	movs	r2, #0
 8003b70:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003b72:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003b74:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003b78:	f7fd f836 	bl	8000be8 <__aeabi_uldivmod>
 8003b7c:	4602      	mov	r2, r0
 8003b7e:	460b      	mov	r3, r1
 8003b80:	4613      	mov	r3, r2
 8003b82:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003b86:	e065      	b.n	8003c54 <HAL_RCC_GetSysClockFreq+0x420>
 8003b88:	40023800 	.word	0x40023800
 8003b8c:	00f42400 	.word	0x00f42400
 8003b90:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b94:	4b3d      	ldr	r3, [pc, #244]	@ (8003c8c <HAL_RCC_GetSysClockFreq+0x458>)
 8003b96:	685b      	ldr	r3, [r3, #4]
 8003b98:	099b      	lsrs	r3, r3, #6
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	4618      	mov	r0, r3
 8003b9e:	4611      	mov	r1, r2
 8003ba0:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003ba4:	653b      	str	r3, [r7, #80]	@ 0x50
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	657b      	str	r3, [r7, #84]	@ 0x54
 8003baa:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8003bae:	4642      	mov	r2, r8
 8003bb0:	464b      	mov	r3, r9
 8003bb2:	f04f 0000 	mov.w	r0, #0
 8003bb6:	f04f 0100 	mov.w	r1, #0
 8003bba:	0159      	lsls	r1, r3, #5
 8003bbc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003bc0:	0150      	lsls	r0, r2, #5
 8003bc2:	4602      	mov	r2, r0
 8003bc4:	460b      	mov	r3, r1
 8003bc6:	4641      	mov	r1, r8
 8003bc8:	1a51      	subs	r1, r2, r1
 8003bca:	60b9      	str	r1, [r7, #8]
 8003bcc:	4649      	mov	r1, r9
 8003bce:	eb63 0301 	sbc.w	r3, r3, r1
 8003bd2:	60fb      	str	r3, [r7, #12]
 8003bd4:	f04f 0200 	mov.w	r2, #0
 8003bd8:	f04f 0300 	mov.w	r3, #0
 8003bdc:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003be0:	4659      	mov	r1, fp
 8003be2:	018b      	lsls	r3, r1, #6
 8003be4:	4651      	mov	r1, sl
 8003be6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003bea:	4651      	mov	r1, sl
 8003bec:	018a      	lsls	r2, r1, #6
 8003bee:	4651      	mov	r1, sl
 8003bf0:	1a54      	subs	r4, r2, r1
 8003bf2:	4659      	mov	r1, fp
 8003bf4:	eb63 0501 	sbc.w	r5, r3, r1
 8003bf8:	f04f 0200 	mov.w	r2, #0
 8003bfc:	f04f 0300 	mov.w	r3, #0
 8003c00:	00eb      	lsls	r3, r5, #3
 8003c02:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003c06:	00e2      	lsls	r2, r4, #3
 8003c08:	4614      	mov	r4, r2
 8003c0a:	461d      	mov	r5, r3
 8003c0c:	4643      	mov	r3, r8
 8003c0e:	18e3      	adds	r3, r4, r3
 8003c10:	603b      	str	r3, [r7, #0]
 8003c12:	464b      	mov	r3, r9
 8003c14:	eb45 0303 	adc.w	r3, r5, r3
 8003c18:	607b      	str	r3, [r7, #4]
 8003c1a:	f04f 0200 	mov.w	r2, #0
 8003c1e:	f04f 0300 	mov.w	r3, #0
 8003c22:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003c26:	4629      	mov	r1, r5
 8003c28:	028b      	lsls	r3, r1, #10
 8003c2a:	4621      	mov	r1, r4
 8003c2c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003c30:	4621      	mov	r1, r4
 8003c32:	028a      	lsls	r2, r1, #10
 8003c34:	4610      	mov	r0, r2
 8003c36:	4619      	mov	r1, r3
 8003c38:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003c40:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8003c42:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003c46:	f7fc ffcf 	bl	8000be8 <__aeabi_uldivmod>
 8003c4a:	4602      	mov	r2, r0
 8003c4c:	460b      	mov	r3, r1
 8003c4e:	4613      	mov	r3, r2
 8003c50:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003c54:	4b0d      	ldr	r3, [pc, #52]	@ (8003c8c <HAL_RCC_GetSysClockFreq+0x458>)
 8003c56:	685b      	ldr	r3, [r3, #4]
 8003c58:	0f1b      	lsrs	r3, r3, #28
 8003c5a:	f003 0307 	and.w	r3, r3, #7
 8003c5e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8003c62:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003c66:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003c6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c6e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003c72:	e003      	b.n	8003c7c <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003c74:	4b06      	ldr	r3, [pc, #24]	@ (8003c90 <HAL_RCC_GetSysClockFreq+0x45c>)
 8003c76:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003c7a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003c7c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8003c80:	4618      	mov	r0, r3
 8003c82:	37b8      	adds	r7, #184	@ 0xb8
 8003c84:	46bd      	mov	sp, r7
 8003c86:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003c8a:	bf00      	nop
 8003c8c:	40023800 	.word	0x40023800
 8003c90:	00f42400 	.word	0x00f42400

08003c94 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b086      	sub	sp, #24
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d101      	bne.n	8003ca6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	e28d      	b.n	80041c2 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f003 0301 	and.w	r3, r3, #1
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	f000 8083 	beq.w	8003dba <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003cb4:	4b94      	ldr	r3, [pc, #592]	@ (8003f08 <HAL_RCC_OscConfig+0x274>)
 8003cb6:	689b      	ldr	r3, [r3, #8]
 8003cb8:	f003 030c 	and.w	r3, r3, #12
 8003cbc:	2b04      	cmp	r3, #4
 8003cbe:	d019      	beq.n	8003cf4 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003cc0:	4b91      	ldr	r3, [pc, #580]	@ (8003f08 <HAL_RCC_OscConfig+0x274>)
 8003cc2:	689b      	ldr	r3, [r3, #8]
 8003cc4:	f003 030c 	and.w	r3, r3, #12
        || \
 8003cc8:	2b08      	cmp	r3, #8
 8003cca:	d106      	bne.n	8003cda <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003ccc:	4b8e      	ldr	r3, [pc, #568]	@ (8003f08 <HAL_RCC_OscConfig+0x274>)
 8003cce:	685b      	ldr	r3, [r3, #4]
 8003cd0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003cd4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003cd8:	d00c      	beq.n	8003cf4 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003cda:	4b8b      	ldr	r3, [pc, #556]	@ (8003f08 <HAL_RCC_OscConfig+0x274>)
 8003cdc:	689b      	ldr	r3, [r3, #8]
 8003cde:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003ce2:	2b0c      	cmp	r3, #12
 8003ce4:	d112      	bne.n	8003d0c <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003ce6:	4b88      	ldr	r3, [pc, #544]	@ (8003f08 <HAL_RCC_OscConfig+0x274>)
 8003ce8:	685b      	ldr	r3, [r3, #4]
 8003cea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003cee:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003cf2:	d10b      	bne.n	8003d0c <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cf4:	4b84      	ldr	r3, [pc, #528]	@ (8003f08 <HAL_RCC_OscConfig+0x274>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d05b      	beq.n	8003db8 <HAL_RCC_OscConfig+0x124>
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	685b      	ldr	r3, [r3, #4]
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d157      	bne.n	8003db8 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003d08:	2301      	movs	r3, #1
 8003d0a:	e25a      	b.n	80041c2 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	685b      	ldr	r3, [r3, #4]
 8003d10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d14:	d106      	bne.n	8003d24 <HAL_RCC_OscConfig+0x90>
 8003d16:	4b7c      	ldr	r3, [pc, #496]	@ (8003f08 <HAL_RCC_OscConfig+0x274>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	4a7b      	ldr	r2, [pc, #492]	@ (8003f08 <HAL_RCC_OscConfig+0x274>)
 8003d1c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d20:	6013      	str	r3, [r2, #0]
 8003d22:	e01d      	b.n	8003d60 <HAL_RCC_OscConfig+0xcc>
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	685b      	ldr	r3, [r3, #4]
 8003d28:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003d2c:	d10c      	bne.n	8003d48 <HAL_RCC_OscConfig+0xb4>
 8003d2e:	4b76      	ldr	r3, [pc, #472]	@ (8003f08 <HAL_RCC_OscConfig+0x274>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	4a75      	ldr	r2, [pc, #468]	@ (8003f08 <HAL_RCC_OscConfig+0x274>)
 8003d34:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003d38:	6013      	str	r3, [r2, #0]
 8003d3a:	4b73      	ldr	r3, [pc, #460]	@ (8003f08 <HAL_RCC_OscConfig+0x274>)
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	4a72      	ldr	r2, [pc, #456]	@ (8003f08 <HAL_RCC_OscConfig+0x274>)
 8003d40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d44:	6013      	str	r3, [r2, #0]
 8003d46:	e00b      	b.n	8003d60 <HAL_RCC_OscConfig+0xcc>
 8003d48:	4b6f      	ldr	r3, [pc, #444]	@ (8003f08 <HAL_RCC_OscConfig+0x274>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	4a6e      	ldr	r2, [pc, #440]	@ (8003f08 <HAL_RCC_OscConfig+0x274>)
 8003d4e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d52:	6013      	str	r3, [r2, #0]
 8003d54:	4b6c      	ldr	r3, [pc, #432]	@ (8003f08 <HAL_RCC_OscConfig+0x274>)
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	4a6b      	ldr	r2, [pc, #428]	@ (8003f08 <HAL_RCC_OscConfig+0x274>)
 8003d5a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003d5e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	685b      	ldr	r3, [r3, #4]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d013      	beq.n	8003d90 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d68:	f7fd fffa 	bl	8001d60 <HAL_GetTick>
 8003d6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d6e:	e008      	b.n	8003d82 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d70:	f7fd fff6 	bl	8001d60 <HAL_GetTick>
 8003d74:	4602      	mov	r2, r0
 8003d76:	693b      	ldr	r3, [r7, #16]
 8003d78:	1ad3      	subs	r3, r2, r3
 8003d7a:	2b64      	cmp	r3, #100	@ 0x64
 8003d7c:	d901      	bls.n	8003d82 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003d7e:	2303      	movs	r3, #3
 8003d80:	e21f      	b.n	80041c2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d82:	4b61      	ldr	r3, [pc, #388]	@ (8003f08 <HAL_RCC_OscConfig+0x274>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d0f0      	beq.n	8003d70 <HAL_RCC_OscConfig+0xdc>
 8003d8e:	e014      	b.n	8003dba <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d90:	f7fd ffe6 	bl	8001d60 <HAL_GetTick>
 8003d94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d96:	e008      	b.n	8003daa <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d98:	f7fd ffe2 	bl	8001d60 <HAL_GetTick>
 8003d9c:	4602      	mov	r2, r0
 8003d9e:	693b      	ldr	r3, [r7, #16]
 8003da0:	1ad3      	subs	r3, r2, r3
 8003da2:	2b64      	cmp	r3, #100	@ 0x64
 8003da4:	d901      	bls.n	8003daa <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003da6:	2303      	movs	r3, #3
 8003da8:	e20b      	b.n	80041c2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003daa:	4b57      	ldr	r3, [pc, #348]	@ (8003f08 <HAL_RCC_OscConfig+0x274>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d1f0      	bne.n	8003d98 <HAL_RCC_OscConfig+0x104>
 8003db6:	e000      	b.n	8003dba <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003db8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f003 0302 	and.w	r3, r3, #2
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d06f      	beq.n	8003ea6 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003dc6:	4b50      	ldr	r3, [pc, #320]	@ (8003f08 <HAL_RCC_OscConfig+0x274>)
 8003dc8:	689b      	ldr	r3, [r3, #8]
 8003dca:	f003 030c 	and.w	r3, r3, #12
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d017      	beq.n	8003e02 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003dd2:	4b4d      	ldr	r3, [pc, #308]	@ (8003f08 <HAL_RCC_OscConfig+0x274>)
 8003dd4:	689b      	ldr	r3, [r3, #8]
 8003dd6:	f003 030c 	and.w	r3, r3, #12
        || \
 8003dda:	2b08      	cmp	r3, #8
 8003ddc:	d105      	bne.n	8003dea <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003dde:	4b4a      	ldr	r3, [pc, #296]	@ (8003f08 <HAL_RCC_OscConfig+0x274>)
 8003de0:	685b      	ldr	r3, [r3, #4]
 8003de2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d00b      	beq.n	8003e02 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003dea:	4b47      	ldr	r3, [pc, #284]	@ (8003f08 <HAL_RCC_OscConfig+0x274>)
 8003dec:	689b      	ldr	r3, [r3, #8]
 8003dee:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003df2:	2b0c      	cmp	r3, #12
 8003df4:	d11c      	bne.n	8003e30 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003df6:	4b44      	ldr	r3, [pc, #272]	@ (8003f08 <HAL_RCC_OscConfig+0x274>)
 8003df8:	685b      	ldr	r3, [r3, #4]
 8003dfa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d116      	bne.n	8003e30 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e02:	4b41      	ldr	r3, [pc, #260]	@ (8003f08 <HAL_RCC_OscConfig+0x274>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f003 0302 	and.w	r3, r3, #2
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d005      	beq.n	8003e1a <HAL_RCC_OscConfig+0x186>
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	68db      	ldr	r3, [r3, #12]
 8003e12:	2b01      	cmp	r3, #1
 8003e14:	d001      	beq.n	8003e1a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003e16:	2301      	movs	r3, #1
 8003e18:	e1d3      	b.n	80041c2 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e1a:	4b3b      	ldr	r3, [pc, #236]	@ (8003f08 <HAL_RCC_OscConfig+0x274>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	691b      	ldr	r3, [r3, #16]
 8003e26:	00db      	lsls	r3, r3, #3
 8003e28:	4937      	ldr	r1, [pc, #220]	@ (8003f08 <HAL_RCC_OscConfig+0x274>)
 8003e2a:	4313      	orrs	r3, r2
 8003e2c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e2e:	e03a      	b.n	8003ea6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	68db      	ldr	r3, [r3, #12]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d020      	beq.n	8003e7a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e38:	4b34      	ldr	r3, [pc, #208]	@ (8003f0c <HAL_RCC_OscConfig+0x278>)
 8003e3a:	2201      	movs	r2, #1
 8003e3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e3e:	f7fd ff8f 	bl	8001d60 <HAL_GetTick>
 8003e42:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e44:	e008      	b.n	8003e58 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e46:	f7fd ff8b 	bl	8001d60 <HAL_GetTick>
 8003e4a:	4602      	mov	r2, r0
 8003e4c:	693b      	ldr	r3, [r7, #16]
 8003e4e:	1ad3      	subs	r3, r2, r3
 8003e50:	2b02      	cmp	r3, #2
 8003e52:	d901      	bls.n	8003e58 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003e54:	2303      	movs	r3, #3
 8003e56:	e1b4      	b.n	80041c2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e58:	4b2b      	ldr	r3, [pc, #172]	@ (8003f08 <HAL_RCC_OscConfig+0x274>)
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f003 0302 	and.w	r3, r3, #2
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d0f0      	beq.n	8003e46 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e64:	4b28      	ldr	r3, [pc, #160]	@ (8003f08 <HAL_RCC_OscConfig+0x274>)
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	691b      	ldr	r3, [r3, #16]
 8003e70:	00db      	lsls	r3, r3, #3
 8003e72:	4925      	ldr	r1, [pc, #148]	@ (8003f08 <HAL_RCC_OscConfig+0x274>)
 8003e74:	4313      	orrs	r3, r2
 8003e76:	600b      	str	r3, [r1, #0]
 8003e78:	e015      	b.n	8003ea6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e7a:	4b24      	ldr	r3, [pc, #144]	@ (8003f0c <HAL_RCC_OscConfig+0x278>)
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e80:	f7fd ff6e 	bl	8001d60 <HAL_GetTick>
 8003e84:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e86:	e008      	b.n	8003e9a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e88:	f7fd ff6a 	bl	8001d60 <HAL_GetTick>
 8003e8c:	4602      	mov	r2, r0
 8003e8e:	693b      	ldr	r3, [r7, #16]
 8003e90:	1ad3      	subs	r3, r2, r3
 8003e92:	2b02      	cmp	r3, #2
 8003e94:	d901      	bls.n	8003e9a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003e96:	2303      	movs	r3, #3
 8003e98:	e193      	b.n	80041c2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e9a:	4b1b      	ldr	r3, [pc, #108]	@ (8003f08 <HAL_RCC_OscConfig+0x274>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f003 0302 	and.w	r3, r3, #2
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d1f0      	bne.n	8003e88 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f003 0308 	and.w	r3, r3, #8
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d036      	beq.n	8003f20 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	695b      	ldr	r3, [r3, #20]
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d016      	beq.n	8003ee8 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003eba:	4b15      	ldr	r3, [pc, #84]	@ (8003f10 <HAL_RCC_OscConfig+0x27c>)
 8003ebc:	2201      	movs	r2, #1
 8003ebe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ec0:	f7fd ff4e 	bl	8001d60 <HAL_GetTick>
 8003ec4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ec6:	e008      	b.n	8003eda <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ec8:	f7fd ff4a 	bl	8001d60 <HAL_GetTick>
 8003ecc:	4602      	mov	r2, r0
 8003ece:	693b      	ldr	r3, [r7, #16]
 8003ed0:	1ad3      	subs	r3, r2, r3
 8003ed2:	2b02      	cmp	r3, #2
 8003ed4:	d901      	bls.n	8003eda <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003ed6:	2303      	movs	r3, #3
 8003ed8:	e173      	b.n	80041c2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003eda:	4b0b      	ldr	r3, [pc, #44]	@ (8003f08 <HAL_RCC_OscConfig+0x274>)
 8003edc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ede:	f003 0302 	and.w	r3, r3, #2
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d0f0      	beq.n	8003ec8 <HAL_RCC_OscConfig+0x234>
 8003ee6:	e01b      	b.n	8003f20 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ee8:	4b09      	ldr	r3, [pc, #36]	@ (8003f10 <HAL_RCC_OscConfig+0x27c>)
 8003eea:	2200      	movs	r2, #0
 8003eec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003eee:	f7fd ff37 	bl	8001d60 <HAL_GetTick>
 8003ef2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ef4:	e00e      	b.n	8003f14 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ef6:	f7fd ff33 	bl	8001d60 <HAL_GetTick>
 8003efa:	4602      	mov	r2, r0
 8003efc:	693b      	ldr	r3, [r7, #16]
 8003efe:	1ad3      	subs	r3, r2, r3
 8003f00:	2b02      	cmp	r3, #2
 8003f02:	d907      	bls.n	8003f14 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003f04:	2303      	movs	r3, #3
 8003f06:	e15c      	b.n	80041c2 <HAL_RCC_OscConfig+0x52e>
 8003f08:	40023800 	.word	0x40023800
 8003f0c:	42470000 	.word	0x42470000
 8003f10:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f14:	4b8a      	ldr	r3, [pc, #552]	@ (8004140 <HAL_RCC_OscConfig+0x4ac>)
 8003f16:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f18:	f003 0302 	and.w	r3, r3, #2
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d1ea      	bne.n	8003ef6 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f003 0304 	and.w	r3, r3, #4
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	f000 8097 	beq.w	800405c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f2e:	2300      	movs	r3, #0
 8003f30:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f32:	4b83      	ldr	r3, [pc, #524]	@ (8004140 <HAL_RCC_OscConfig+0x4ac>)
 8003f34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d10f      	bne.n	8003f5e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f3e:	2300      	movs	r3, #0
 8003f40:	60bb      	str	r3, [r7, #8]
 8003f42:	4b7f      	ldr	r3, [pc, #508]	@ (8004140 <HAL_RCC_OscConfig+0x4ac>)
 8003f44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f46:	4a7e      	ldr	r2, [pc, #504]	@ (8004140 <HAL_RCC_OscConfig+0x4ac>)
 8003f48:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f4c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003f4e:	4b7c      	ldr	r3, [pc, #496]	@ (8004140 <HAL_RCC_OscConfig+0x4ac>)
 8003f50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f56:	60bb      	str	r3, [r7, #8]
 8003f58:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f5a:	2301      	movs	r3, #1
 8003f5c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f5e:	4b79      	ldr	r3, [pc, #484]	@ (8004144 <HAL_RCC_OscConfig+0x4b0>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d118      	bne.n	8003f9c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f6a:	4b76      	ldr	r3, [pc, #472]	@ (8004144 <HAL_RCC_OscConfig+0x4b0>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	4a75      	ldr	r2, [pc, #468]	@ (8004144 <HAL_RCC_OscConfig+0x4b0>)
 8003f70:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f74:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f76:	f7fd fef3 	bl	8001d60 <HAL_GetTick>
 8003f7a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f7c:	e008      	b.n	8003f90 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f7e:	f7fd feef 	bl	8001d60 <HAL_GetTick>
 8003f82:	4602      	mov	r2, r0
 8003f84:	693b      	ldr	r3, [r7, #16]
 8003f86:	1ad3      	subs	r3, r2, r3
 8003f88:	2b02      	cmp	r3, #2
 8003f8a:	d901      	bls.n	8003f90 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003f8c:	2303      	movs	r3, #3
 8003f8e:	e118      	b.n	80041c2 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f90:	4b6c      	ldr	r3, [pc, #432]	@ (8004144 <HAL_RCC_OscConfig+0x4b0>)
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d0f0      	beq.n	8003f7e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	689b      	ldr	r3, [r3, #8]
 8003fa0:	2b01      	cmp	r3, #1
 8003fa2:	d106      	bne.n	8003fb2 <HAL_RCC_OscConfig+0x31e>
 8003fa4:	4b66      	ldr	r3, [pc, #408]	@ (8004140 <HAL_RCC_OscConfig+0x4ac>)
 8003fa6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fa8:	4a65      	ldr	r2, [pc, #404]	@ (8004140 <HAL_RCC_OscConfig+0x4ac>)
 8003faa:	f043 0301 	orr.w	r3, r3, #1
 8003fae:	6713      	str	r3, [r2, #112]	@ 0x70
 8003fb0:	e01c      	b.n	8003fec <HAL_RCC_OscConfig+0x358>
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	689b      	ldr	r3, [r3, #8]
 8003fb6:	2b05      	cmp	r3, #5
 8003fb8:	d10c      	bne.n	8003fd4 <HAL_RCC_OscConfig+0x340>
 8003fba:	4b61      	ldr	r3, [pc, #388]	@ (8004140 <HAL_RCC_OscConfig+0x4ac>)
 8003fbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fbe:	4a60      	ldr	r2, [pc, #384]	@ (8004140 <HAL_RCC_OscConfig+0x4ac>)
 8003fc0:	f043 0304 	orr.w	r3, r3, #4
 8003fc4:	6713      	str	r3, [r2, #112]	@ 0x70
 8003fc6:	4b5e      	ldr	r3, [pc, #376]	@ (8004140 <HAL_RCC_OscConfig+0x4ac>)
 8003fc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fca:	4a5d      	ldr	r2, [pc, #372]	@ (8004140 <HAL_RCC_OscConfig+0x4ac>)
 8003fcc:	f043 0301 	orr.w	r3, r3, #1
 8003fd0:	6713      	str	r3, [r2, #112]	@ 0x70
 8003fd2:	e00b      	b.n	8003fec <HAL_RCC_OscConfig+0x358>
 8003fd4:	4b5a      	ldr	r3, [pc, #360]	@ (8004140 <HAL_RCC_OscConfig+0x4ac>)
 8003fd6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fd8:	4a59      	ldr	r2, [pc, #356]	@ (8004140 <HAL_RCC_OscConfig+0x4ac>)
 8003fda:	f023 0301 	bic.w	r3, r3, #1
 8003fde:	6713      	str	r3, [r2, #112]	@ 0x70
 8003fe0:	4b57      	ldr	r3, [pc, #348]	@ (8004140 <HAL_RCC_OscConfig+0x4ac>)
 8003fe2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fe4:	4a56      	ldr	r2, [pc, #344]	@ (8004140 <HAL_RCC_OscConfig+0x4ac>)
 8003fe6:	f023 0304 	bic.w	r3, r3, #4
 8003fea:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	689b      	ldr	r3, [r3, #8]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d015      	beq.n	8004020 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ff4:	f7fd feb4 	bl	8001d60 <HAL_GetTick>
 8003ff8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ffa:	e00a      	b.n	8004012 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ffc:	f7fd feb0 	bl	8001d60 <HAL_GetTick>
 8004000:	4602      	mov	r2, r0
 8004002:	693b      	ldr	r3, [r7, #16]
 8004004:	1ad3      	subs	r3, r2, r3
 8004006:	f241 3288 	movw	r2, #5000	@ 0x1388
 800400a:	4293      	cmp	r3, r2
 800400c:	d901      	bls.n	8004012 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800400e:	2303      	movs	r3, #3
 8004010:	e0d7      	b.n	80041c2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004012:	4b4b      	ldr	r3, [pc, #300]	@ (8004140 <HAL_RCC_OscConfig+0x4ac>)
 8004014:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004016:	f003 0302 	and.w	r3, r3, #2
 800401a:	2b00      	cmp	r3, #0
 800401c:	d0ee      	beq.n	8003ffc <HAL_RCC_OscConfig+0x368>
 800401e:	e014      	b.n	800404a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004020:	f7fd fe9e 	bl	8001d60 <HAL_GetTick>
 8004024:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004026:	e00a      	b.n	800403e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004028:	f7fd fe9a 	bl	8001d60 <HAL_GetTick>
 800402c:	4602      	mov	r2, r0
 800402e:	693b      	ldr	r3, [r7, #16]
 8004030:	1ad3      	subs	r3, r2, r3
 8004032:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004036:	4293      	cmp	r3, r2
 8004038:	d901      	bls.n	800403e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800403a:	2303      	movs	r3, #3
 800403c:	e0c1      	b.n	80041c2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800403e:	4b40      	ldr	r3, [pc, #256]	@ (8004140 <HAL_RCC_OscConfig+0x4ac>)
 8004040:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004042:	f003 0302 	and.w	r3, r3, #2
 8004046:	2b00      	cmp	r3, #0
 8004048:	d1ee      	bne.n	8004028 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800404a:	7dfb      	ldrb	r3, [r7, #23]
 800404c:	2b01      	cmp	r3, #1
 800404e:	d105      	bne.n	800405c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004050:	4b3b      	ldr	r3, [pc, #236]	@ (8004140 <HAL_RCC_OscConfig+0x4ac>)
 8004052:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004054:	4a3a      	ldr	r2, [pc, #232]	@ (8004140 <HAL_RCC_OscConfig+0x4ac>)
 8004056:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800405a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	699b      	ldr	r3, [r3, #24]
 8004060:	2b00      	cmp	r3, #0
 8004062:	f000 80ad 	beq.w	80041c0 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004066:	4b36      	ldr	r3, [pc, #216]	@ (8004140 <HAL_RCC_OscConfig+0x4ac>)
 8004068:	689b      	ldr	r3, [r3, #8]
 800406a:	f003 030c 	and.w	r3, r3, #12
 800406e:	2b08      	cmp	r3, #8
 8004070:	d060      	beq.n	8004134 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	699b      	ldr	r3, [r3, #24]
 8004076:	2b02      	cmp	r3, #2
 8004078:	d145      	bne.n	8004106 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800407a:	4b33      	ldr	r3, [pc, #204]	@ (8004148 <HAL_RCC_OscConfig+0x4b4>)
 800407c:	2200      	movs	r2, #0
 800407e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004080:	f7fd fe6e 	bl	8001d60 <HAL_GetTick>
 8004084:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004086:	e008      	b.n	800409a <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004088:	f7fd fe6a 	bl	8001d60 <HAL_GetTick>
 800408c:	4602      	mov	r2, r0
 800408e:	693b      	ldr	r3, [r7, #16]
 8004090:	1ad3      	subs	r3, r2, r3
 8004092:	2b02      	cmp	r3, #2
 8004094:	d901      	bls.n	800409a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8004096:	2303      	movs	r3, #3
 8004098:	e093      	b.n	80041c2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800409a:	4b29      	ldr	r3, [pc, #164]	@ (8004140 <HAL_RCC_OscConfig+0x4ac>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d1f0      	bne.n	8004088 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	69da      	ldr	r2, [r3, #28]
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6a1b      	ldr	r3, [r3, #32]
 80040ae:	431a      	orrs	r2, r3
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040b4:	019b      	lsls	r3, r3, #6
 80040b6:	431a      	orrs	r2, r3
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040bc:	085b      	lsrs	r3, r3, #1
 80040be:	3b01      	subs	r3, #1
 80040c0:	041b      	lsls	r3, r3, #16
 80040c2:	431a      	orrs	r2, r3
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040c8:	061b      	lsls	r3, r3, #24
 80040ca:	431a      	orrs	r2, r3
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040d0:	071b      	lsls	r3, r3, #28
 80040d2:	491b      	ldr	r1, [pc, #108]	@ (8004140 <HAL_RCC_OscConfig+0x4ac>)
 80040d4:	4313      	orrs	r3, r2
 80040d6:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80040d8:	4b1b      	ldr	r3, [pc, #108]	@ (8004148 <HAL_RCC_OscConfig+0x4b4>)
 80040da:	2201      	movs	r2, #1
 80040dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040de:	f7fd fe3f 	bl	8001d60 <HAL_GetTick>
 80040e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80040e4:	e008      	b.n	80040f8 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040e6:	f7fd fe3b 	bl	8001d60 <HAL_GetTick>
 80040ea:	4602      	mov	r2, r0
 80040ec:	693b      	ldr	r3, [r7, #16]
 80040ee:	1ad3      	subs	r3, r2, r3
 80040f0:	2b02      	cmp	r3, #2
 80040f2:	d901      	bls.n	80040f8 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80040f4:	2303      	movs	r3, #3
 80040f6:	e064      	b.n	80041c2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80040f8:	4b11      	ldr	r3, [pc, #68]	@ (8004140 <HAL_RCC_OscConfig+0x4ac>)
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004100:	2b00      	cmp	r3, #0
 8004102:	d0f0      	beq.n	80040e6 <HAL_RCC_OscConfig+0x452>
 8004104:	e05c      	b.n	80041c0 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004106:	4b10      	ldr	r3, [pc, #64]	@ (8004148 <HAL_RCC_OscConfig+0x4b4>)
 8004108:	2200      	movs	r2, #0
 800410a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800410c:	f7fd fe28 	bl	8001d60 <HAL_GetTick>
 8004110:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004112:	e008      	b.n	8004126 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004114:	f7fd fe24 	bl	8001d60 <HAL_GetTick>
 8004118:	4602      	mov	r2, r0
 800411a:	693b      	ldr	r3, [r7, #16]
 800411c:	1ad3      	subs	r3, r2, r3
 800411e:	2b02      	cmp	r3, #2
 8004120:	d901      	bls.n	8004126 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8004122:	2303      	movs	r3, #3
 8004124:	e04d      	b.n	80041c2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004126:	4b06      	ldr	r3, [pc, #24]	@ (8004140 <HAL_RCC_OscConfig+0x4ac>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800412e:	2b00      	cmp	r3, #0
 8004130:	d1f0      	bne.n	8004114 <HAL_RCC_OscConfig+0x480>
 8004132:	e045      	b.n	80041c0 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	699b      	ldr	r3, [r3, #24]
 8004138:	2b01      	cmp	r3, #1
 800413a:	d107      	bne.n	800414c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800413c:	2301      	movs	r3, #1
 800413e:	e040      	b.n	80041c2 <HAL_RCC_OscConfig+0x52e>
 8004140:	40023800 	.word	0x40023800
 8004144:	40007000 	.word	0x40007000
 8004148:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800414c:	4b1f      	ldr	r3, [pc, #124]	@ (80041cc <HAL_RCC_OscConfig+0x538>)
 800414e:	685b      	ldr	r3, [r3, #4]
 8004150:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	699b      	ldr	r3, [r3, #24]
 8004156:	2b01      	cmp	r3, #1
 8004158:	d030      	beq.n	80041bc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004164:	429a      	cmp	r2, r3
 8004166:	d129      	bne.n	80041bc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004172:	429a      	cmp	r2, r3
 8004174:	d122      	bne.n	80041bc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004176:	68fa      	ldr	r2, [r7, #12]
 8004178:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800417c:	4013      	ands	r3, r2
 800417e:	687a      	ldr	r2, [r7, #4]
 8004180:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004182:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004184:	4293      	cmp	r3, r2
 8004186:	d119      	bne.n	80041bc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004192:	085b      	lsrs	r3, r3, #1
 8004194:	3b01      	subs	r3, #1
 8004196:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004198:	429a      	cmp	r2, r3
 800419a:	d10f      	bne.n	80041bc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041a6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80041a8:	429a      	cmp	r2, r3
 80041aa:	d107      	bne.n	80041bc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041b6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80041b8:	429a      	cmp	r2, r3
 80041ba:	d001      	beq.n	80041c0 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80041bc:	2301      	movs	r3, #1
 80041be:	e000      	b.n	80041c2 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80041c0:	2300      	movs	r3, #0
}
 80041c2:	4618      	mov	r0, r3
 80041c4:	3718      	adds	r7, #24
 80041c6:	46bd      	mov	sp, r7
 80041c8:	bd80      	pop	{r7, pc}
 80041ca:	bf00      	nop
 80041cc:	40023800 	.word	0x40023800

080041d0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b082      	sub	sp, #8
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d101      	bne.n	80041e2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80041de:	2301      	movs	r3, #1
 80041e0:	e041      	b.n	8004266 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80041e8:	b2db      	uxtb	r3, r3
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d106      	bne.n	80041fc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	2200      	movs	r2, #0
 80041f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80041f6:	6878      	ldr	r0, [r7, #4]
 80041f8:	f7fd fb60 	bl	80018bc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2202      	movs	r2, #2
 8004200:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681a      	ldr	r2, [r3, #0]
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	3304      	adds	r3, #4
 800420c:	4619      	mov	r1, r3
 800420e:	4610      	mov	r0, r2
 8004210:	f000 f8f0 	bl	80043f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2201      	movs	r2, #1
 8004218:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2201      	movs	r2, #1
 8004220:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2201      	movs	r2, #1
 8004228:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2201      	movs	r2, #1
 8004230:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2201      	movs	r2, #1
 8004238:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2201      	movs	r2, #1
 8004240:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2201      	movs	r2, #1
 8004248:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2201      	movs	r2, #1
 8004250:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2201      	movs	r2, #1
 8004258:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2201      	movs	r2, #1
 8004260:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004264:	2300      	movs	r3, #0
}
 8004266:	4618      	mov	r0, r3
 8004268:	3708      	adds	r7, #8
 800426a:	46bd      	mov	sp, r7
 800426c:	bd80      	pop	{r7, pc}
	...

08004270 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b086      	sub	sp, #24
 8004274:	af00      	add	r7, sp, #0
 8004276:	60f8      	str	r0, [r7, #12]
 8004278:	60b9      	str	r1, [r7, #8]
 800427a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800427c:	2300      	movs	r3, #0
 800427e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004286:	2b01      	cmp	r3, #1
 8004288:	d101      	bne.n	800428e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800428a:	2302      	movs	r3, #2
 800428c:	e0ae      	b.n	80043ec <HAL_TIM_PWM_ConfigChannel+0x17c>
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	2201      	movs	r2, #1
 8004292:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2b0c      	cmp	r3, #12
 800429a:	f200 809f 	bhi.w	80043dc <HAL_TIM_PWM_ConfigChannel+0x16c>
 800429e:	a201      	add	r2, pc, #4	@ (adr r2, 80042a4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80042a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042a4:	080042d9 	.word	0x080042d9
 80042a8:	080043dd 	.word	0x080043dd
 80042ac:	080043dd 	.word	0x080043dd
 80042b0:	080043dd 	.word	0x080043dd
 80042b4:	08004319 	.word	0x08004319
 80042b8:	080043dd 	.word	0x080043dd
 80042bc:	080043dd 	.word	0x080043dd
 80042c0:	080043dd 	.word	0x080043dd
 80042c4:	0800435b 	.word	0x0800435b
 80042c8:	080043dd 	.word	0x080043dd
 80042cc:	080043dd 	.word	0x080043dd
 80042d0:	080043dd 	.word	0x080043dd
 80042d4:	0800439b 	.word	0x0800439b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	68b9      	ldr	r1, [r7, #8]
 80042de:	4618      	mov	r0, r3
 80042e0:	f000 f934 	bl	800454c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	699a      	ldr	r2, [r3, #24]
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f042 0208 	orr.w	r2, r2, #8
 80042f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	699a      	ldr	r2, [r3, #24]
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f022 0204 	bic.w	r2, r2, #4
 8004302:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	6999      	ldr	r1, [r3, #24]
 800430a:	68bb      	ldr	r3, [r7, #8]
 800430c:	691a      	ldr	r2, [r3, #16]
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	430a      	orrs	r2, r1
 8004314:	619a      	str	r2, [r3, #24]
      break;
 8004316:	e064      	b.n	80043e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	68b9      	ldr	r1, [r7, #8]
 800431e:	4618      	mov	r0, r3
 8004320:	f000 f984 	bl	800462c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	699a      	ldr	r2, [r3, #24]
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004332:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	699a      	ldr	r2, [r3, #24]
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004342:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	6999      	ldr	r1, [r3, #24]
 800434a:	68bb      	ldr	r3, [r7, #8]
 800434c:	691b      	ldr	r3, [r3, #16]
 800434e:	021a      	lsls	r2, r3, #8
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	430a      	orrs	r2, r1
 8004356:	619a      	str	r2, [r3, #24]
      break;
 8004358:	e043      	b.n	80043e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	68b9      	ldr	r1, [r7, #8]
 8004360:	4618      	mov	r0, r3
 8004362:	f000 f9d9 	bl	8004718 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	69da      	ldr	r2, [r3, #28]
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f042 0208 	orr.w	r2, r2, #8
 8004374:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	69da      	ldr	r2, [r3, #28]
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f022 0204 	bic.w	r2, r2, #4
 8004384:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	69d9      	ldr	r1, [r3, #28]
 800438c:	68bb      	ldr	r3, [r7, #8]
 800438e:	691a      	ldr	r2, [r3, #16]
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	430a      	orrs	r2, r1
 8004396:	61da      	str	r2, [r3, #28]
      break;
 8004398:	e023      	b.n	80043e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	68b9      	ldr	r1, [r7, #8]
 80043a0:	4618      	mov	r0, r3
 80043a2:	f000 fa2d 	bl	8004800 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	69da      	ldr	r2, [r3, #28]
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80043b4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	69da      	ldr	r2, [r3, #28]
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043c4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	69d9      	ldr	r1, [r3, #28]
 80043cc:	68bb      	ldr	r3, [r7, #8]
 80043ce:	691b      	ldr	r3, [r3, #16]
 80043d0:	021a      	lsls	r2, r3, #8
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	430a      	orrs	r2, r1
 80043d8:	61da      	str	r2, [r3, #28]
      break;
 80043da:	e002      	b.n	80043e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80043dc:	2301      	movs	r3, #1
 80043de:	75fb      	strb	r3, [r7, #23]
      break;
 80043e0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	2200      	movs	r2, #0
 80043e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80043ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80043ec:	4618      	mov	r0, r3
 80043ee:	3718      	adds	r7, #24
 80043f0:	46bd      	mov	sp, r7
 80043f2:	bd80      	pop	{r7, pc}

080043f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80043f4:	b480      	push	{r7}
 80043f6:	b085      	sub	sp, #20
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	6078      	str	r0, [r7, #4]
 80043fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	4a46      	ldr	r2, [pc, #280]	@ (8004520 <TIM_Base_SetConfig+0x12c>)
 8004408:	4293      	cmp	r3, r2
 800440a:	d013      	beq.n	8004434 <TIM_Base_SetConfig+0x40>
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004412:	d00f      	beq.n	8004434 <TIM_Base_SetConfig+0x40>
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	4a43      	ldr	r2, [pc, #268]	@ (8004524 <TIM_Base_SetConfig+0x130>)
 8004418:	4293      	cmp	r3, r2
 800441a:	d00b      	beq.n	8004434 <TIM_Base_SetConfig+0x40>
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	4a42      	ldr	r2, [pc, #264]	@ (8004528 <TIM_Base_SetConfig+0x134>)
 8004420:	4293      	cmp	r3, r2
 8004422:	d007      	beq.n	8004434 <TIM_Base_SetConfig+0x40>
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	4a41      	ldr	r2, [pc, #260]	@ (800452c <TIM_Base_SetConfig+0x138>)
 8004428:	4293      	cmp	r3, r2
 800442a:	d003      	beq.n	8004434 <TIM_Base_SetConfig+0x40>
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	4a40      	ldr	r2, [pc, #256]	@ (8004530 <TIM_Base_SetConfig+0x13c>)
 8004430:	4293      	cmp	r3, r2
 8004432:	d108      	bne.n	8004446 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800443a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	685b      	ldr	r3, [r3, #4]
 8004440:	68fa      	ldr	r2, [r7, #12]
 8004442:	4313      	orrs	r3, r2
 8004444:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	4a35      	ldr	r2, [pc, #212]	@ (8004520 <TIM_Base_SetConfig+0x12c>)
 800444a:	4293      	cmp	r3, r2
 800444c:	d02b      	beq.n	80044a6 <TIM_Base_SetConfig+0xb2>
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004454:	d027      	beq.n	80044a6 <TIM_Base_SetConfig+0xb2>
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	4a32      	ldr	r2, [pc, #200]	@ (8004524 <TIM_Base_SetConfig+0x130>)
 800445a:	4293      	cmp	r3, r2
 800445c:	d023      	beq.n	80044a6 <TIM_Base_SetConfig+0xb2>
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	4a31      	ldr	r2, [pc, #196]	@ (8004528 <TIM_Base_SetConfig+0x134>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d01f      	beq.n	80044a6 <TIM_Base_SetConfig+0xb2>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	4a30      	ldr	r2, [pc, #192]	@ (800452c <TIM_Base_SetConfig+0x138>)
 800446a:	4293      	cmp	r3, r2
 800446c:	d01b      	beq.n	80044a6 <TIM_Base_SetConfig+0xb2>
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	4a2f      	ldr	r2, [pc, #188]	@ (8004530 <TIM_Base_SetConfig+0x13c>)
 8004472:	4293      	cmp	r3, r2
 8004474:	d017      	beq.n	80044a6 <TIM_Base_SetConfig+0xb2>
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	4a2e      	ldr	r2, [pc, #184]	@ (8004534 <TIM_Base_SetConfig+0x140>)
 800447a:	4293      	cmp	r3, r2
 800447c:	d013      	beq.n	80044a6 <TIM_Base_SetConfig+0xb2>
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	4a2d      	ldr	r2, [pc, #180]	@ (8004538 <TIM_Base_SetConfig+0x144>)
 8004482:	4293      	cmp	r3, r2
 8004484:	d00f      	beq.n	80044a6 <TIM_Base_SetConfig+0xb2>
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	4a2c      	ldr	r2, [pc, #176]	@ (800453c <TIM_Base_SetConfig+0x148>)
 800448a:	4293      	cmp	r3, r2
 800448c:	d00b      	beq.n	80044a6 <TIM_Base_SetConfig+0xb2>
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	4a2b      	ldr	r2, [pc, #172]	@ (8004540 <TIM_Base_SetConfig+0x14c>)
 8004492:	4293      	cmp	r3, r2
 8004494:	d007      	beq.n	80044a6 <TIM_Base_SetConfig+0xb2>
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	4a2a      	ldr	r2, [pc, #168]	@ (8004544 <TIM_Base_SetConfig+0x150>)
 800449a:	4293      	cmp	r3, r2
 800449c:	d003      	beq.n	80044a6 <TIM_Base_SetConfig+0xb2>
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	4a29      	ldr	r2, [pc, #164]	@ (8004548 <TIM_Base_SetConfig+0x154>)
 80044a2:	4293      	cmp	r3, r2
 80044a4:	d108      	bne.n	80044b8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80044ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	68db      	ldr	r3, [r3, #12]
 80044b2:	68fa      	ldr	r2, [r7, #12]
 80044b4:	4313      	orrs	r3, r2
 80044b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80044be:	683b      	ldr	r3, [r7, #0]
 80044c0:	695b      	ldr	r3, [r3, #20]
 80044c2:	4313      	orrs	r3, r2
 80044c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	68fa      	ldr	r2, [r7, #12]
 80044ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	689a      	ldr	r2, [r3, #8]
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	681a      	ldr	r2, [r3, #0]
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	4a10      	ldr	r2, [pc, #64]	@ (8004520 <TIM_Base_SetConfig+0x12c>)
 80044e0:	4293      	cmp	r3, r2
 80044e2:	d003      	beq.n	80044ec <TIM_Base_SetConfig+0xf8>
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	4a12      	ldr	r2, [pc, #72]	@ (8004530 <TIM_Base_SetConfig+0x13c>)
 80044e8:	4293      	cmp	r3, r2
 80044ea:	d103      	bne.n	80044f4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80044ec:	683b      	ldr	r3, [r7, #0]
 80044ee:	691a      	ldr	r2, [r3, #16]
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2201      	movs	r2, #1
 80044f8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	691b      	ldr	r3, [r3, #16]
 80044fe:	f003 0301 	and.w	r3, r3, #1
 8004502:	2b01      	cmp	r3, #1
 8004504:	d105      	bne.n	8004512 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	691b      	ldr	r3, [r3, #16]
 800450a:	f023 0201 	bic.w	r2, r3, #1
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	611a      	str	r2, [r3, #16]
  }
}
 8004512:	bf00      	nop
 8004514:	3714      	adds	r7, #20
 8004516:	46bd      	mov	sp, r7
 8004518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451c:	4770      	bx	lr
 800451e:	bf00      	nop
 8004520:	40010000 	.word	0x40010000
 8004524:	40000400 	.word	0x40000400
 8004528:	40000800 	.word	0x40000800
 800452c:	40000c00 	.word	0x40000c00
 8004530:	40010400 	.word	0x40010400
 8004534:	40014000 	.word	0x40014000
 8004538:	40014400 	.word	0x40014400
 800453c:	40014800 	.word	0x40014800
 8004540:	40001800 	.word	0x40001800
 8004544:	40001c00 	.word	0x40001c00
 8004548:	40002000 	.word	0x40002000

0800454c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800454c:	b480      	push	{r7}
 800454e:	b087      	sub	sp, #28
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
 8004554:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6a1b      	ldr	r3, [r3, #32]
 800455a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6a1b      	ldr	r3, [r3, #32]
 8004560:	f023 0201 	bic.w	r2, r3, #1
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	685b      	ldr	r3, [r3, #4]
 800456c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	699b      	ldr	r3, [r3, #24]
 8004572:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800457a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	f023 0303 	bic.w	r3, r3, #3
 8004582:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004584:	683b      	ldr	r3, [r7, #0]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	68fa      	ldr	r2, [r7, #12]
 800458a:	4313      	orrs	r3, r2
 800458c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800458e:	697b      	ldr	r3, [r7, #20]
 8004590:	f023 0302 	bic.w	r3, r3, #2
 8004594:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004596:	683b      	ldr	r3, [r7, #0]
 8004598:	689b      	ldr	r3, [r3, #8]
 800459a:	697a      	ldr	r2, [r7, #20]
 800459c:	4313      	orrs	r3, r2
 800459e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	4a20      	ldr	r2, [pc, #128]	@ (8004624 <TIM_OC1_SetConfig+0xd8>)
 80045a4:	4293      	cmp	r3, r2
 80045a6:	d003      	beq.n	80045b0 <TIM_OC1_SetConfig+0x64>
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	4a1f      	ldr	r2, [pc, #124]	@ (8004628 <TIM_OC1_SetConfig+0xdc>)
 80045ac:	4293      	cmp	r3, r2
 80045ae:	d10c      	bne.n	80045ca <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80045b0:	697b      	ldr	r3, [r7, #20]
 80045b2:	f023 0308 	bic.w	r3, r3, #8
 80045b6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	68db      	ldr	r3, [r3, #12]
 80045bc:	697a      	ldr	r2, [r7, #20]
 80045be:	4313      	orrs	r3, r2
 80045c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80045c2:	697b      	ldr	r3, [r7, #20]
 80045c4:	f023 0304 	bic.w	r3, r3, #4
 80045c8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	4a15      	ldr	r2, [pc, #84]	@ (8004624 <TIM_OC1_SetConfig+0xd8>)
 80045ce:	4293      	cmp	r3, r2
 80045d0:	d003      	beq.n	80045da <TIM_OC1_SetConfig+0x8e>
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	4a14      	ldr	r2, [pc, #80]	@ (8004628 <TIM_OC1_SetConfig+0xdc>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d111      	bne.n	80045fe <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80045da:	693b      	ldr	r3, [r7, #16]
 80045dc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80045e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80045e2:	693b      	ldr	r3, [r7, #16]
 80045e4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80045e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	695b      	ldr	r3, [r3, #20]
 80045ee:	693a      	ldr	r2, [r7, #16]
 80045f0:	4313      	orrs	r3, r2
 80045f2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	699b      	ldr	r3, [r3, #24]
 80045f8:	693a      	ldr	r2, [r7, #16]
 80045fa:	4313      	orrs	r3, r2
 80045fc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	693a      	ldr	r2, [r7, #16]
 8004602:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	68fa      	ldr	r2, [r7, #12]
 8004608:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	685a      	ldr	r2, [r3, #4]
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	697a      	ldr	r2, [r7, #20]
 8004616:	621a      	str	r2, [r3, #32]
}
 8004618:	bf00      	nop
 800461a:	371c      	adds	r7, #28
 800461c:	46bd      	mov	sp, r7
 800461e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004622:	4770      	bx	lr
 8004624:	40010000 	.word	0x40010000
 8004628:	40010400 	.word	0x40010400

0800462c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800462c:	b480      	push	{r7}
 800462e:	b087      	sub	sp, #28
 8004630:	af00      	add	r7, sp, #0
 8004632:	6078      	str	r0, [r7, #4]
 8004634:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6a1b      	ldr	r3, [r3, #32]
 800463a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6a1b      	ldr	r3, [r3, #32]
 8004640:	f023 0210 	bic.w	r2, r3, #16
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	685b      	ldr	r3, [r3, #4]
 800464c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	699b      	ldr	r3, [r3, #24]
 8004652:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800465a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004662:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	021b      	lsls	r3, r3, #8
 800466a:	68fa      	ldr	r2, [r7, #12]
 800466c:	4313      	orrs	r3, r2
 800466e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004670:	697b      	ldr	r3, [r7, #20]
 8004672:	f023 0320 	bic.w	r3, r3, #32
 8004676:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	689b      	ldr	r3, [r3, #8]
 800467c:	011b      	lsls	r3, r3, #4
 800467e:	697a      	ldr	r2, [r7, #20]
 8004680:	4313      	orrs	r3, r2
 8004682:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	4a22      	ldr	r2, [pc, #136]	@ (8004710 <TIM_OC2_SetConfig+0xe4>)
 8004688:	4293      	cmp	r3, r2
 800468a:	d003      	beq.n	8004694 <TIM_OC2_SetConfig+0x68>
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	4a21      	ldr	r2, [pc, #132]	@ (8004714 <TIM_OC2_SetConfig+0xe8>)
 8004690:	4293      	cmp	r3, r2
 8004692:	d10d      	bne.n	80046b0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004694:	697b      	ldr	r3, [r7, #20]
 8004696:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800469a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	68db      	ldr	r3, [r3, #12]
 80046a0:	011b      	lsls	r3, r3, #4
 80046a2:	697a      	ldr	r2, [r7, #20]
 80046a4:	4313      	orrs	r3, r2
 80046a6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80046a8:	697b      	ldr	r3, [r7, #20]
 80046aa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80046ae:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	4a17      	ldr	r2, [pc, #92]	@ (8004710 <TIM_OC2_SetConfig+0xe4>)
 80046b4:	4293      	cmp	r3, r2
 80046b6:	d003      	beq.n	80046c0 <TIM_OC2_SetConfig+0x94>
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	4a16      	ldr	r2, [pc, #88]	@ (8004714 <TIM_OC2_SetConfig+0xe8>)
 80046bc:	4293      	cmp	r3, r2
 80046be:	d113      	bne.n	80046e8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80046c0:	693b      	ldr	r3, [r7, #16]
 80046c2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80046c6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80046c8:	693b      	ldr	r3, [r7, #16]
 80046ca:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80046ce:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	695b      	ldr	r3, [r3, #20]
 80046d4:	009b      	lsls	r3, r3, #2
 80046d6:	693a      	ldr	r2, [r7, #16]
 80046d8:	4313      	orrs	r3, r2
 80046da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	699b      	ldr	r3, [r3, #24]
 80046e0:	009b      	lsls	r3, r3, #2
 80046e2:	693a      	ldr	r2, [r7, #16]
 80046e4:	4313      	orrs	r3, r2
 80046e6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	693a      	ldr	r2, [r7, #16]
 80046ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	68fa      	ldr	r2, [r7, #12]
 80046f2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	685a      	ldr	r2, [r3, #4]
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	697a      	ldr	r2, [r7, #20]
 8004700:	621a      	str	r2, [r3, #32]
}
 8004702:	bf00      	nop
 8004704:	371c      	adds	r7, #28
 8004706:	46bd      	mov	sp, r7
 8004708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470c:	4770      	bx	lr
 800470e:	bf00      	nop
 8004710:	40010000 	.word	0x40010000
 8004714:	40010400 	.word	0x40010400

08004718 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004718:	b480      	push	{r7}
 800471a:	b087      	sub	sp, #28
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
 8004720:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6a1b      	ldr	r3, [r3, #32]
 8004726:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6a1b      	ldr	r3, [r3, #32]
 800472c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	685b      	ldr	r3, [r3, #4]
 8004738:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	69db      	ldr	r3, [r3, #28]
 800473e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004746:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	f023 0303 	bic.w	r3, r3, #3
 800474e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	68fa      	ldr	r2, [r7, #12]
 8004756:	4313      	orrs	r3, r2
 8004758:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800475a:	697b      	ldr	r3, [r7, #20]
 800475c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004760:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	689b      	ldr	r3, [r3, #8]
 8004766:	021b      	lsls	r3, r3, #8
 8004768:	697a      	ldr	r2, [r7, #20]
 800476a:	4313      	orrs	r3, r2
 800476c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	4a21      	ldr	r2, [pc, #132]	@ (80047f8 <TIM_OC3_SetConfig+0xe0>)
 8004772:	4293      	cmp	r3, r2
 8004774:	d003      	beq.n	800477e <TIM_OC3_SetConfig+0x66>
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	4a20      	ldr	r2, [pc, #128]	@ (80047fc <TIM_OC3_SetConfig+0xe4>)
 800477a:	4293      	cmp	r3, r2
 800477c:	d10d      	bne.n	800479a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800477e:	697b      	ldr	r3, [r7, #20]
 8004780:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004784:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	68db      	ldr	r3, [r3, #12]
 800478a:	021b      	lsls	r3, r3, #8
 800478c:	697a      	ldr	r2, [r7, #20]
 800478e:	4313      	orrs	r3, r2
 8004790:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004792:	697b      	ldr	r3, [r7, #20]
 8004794:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004798:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	4a16      	ldr	r2, [pc, #88]	@ (80047f8 <TIM_OC3_SetConfig+0xe0>)
 800479e:	4293      	cmp	r3, r2
 80047a0:	d003      	beq.n	80047aa <TIM_OC3_SetConfig+0x92>
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	4a15      	ldr	r2, [pc, #84]	@ (80047fc <TIM_OC3_SetConfig+0xe4>)
 80047a6:	4293      	cmp	r3, r2
 80047a8:	d113      	bne.n	80047d2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80047aa:	693b      	ldr	r3, [r7, #16]
 80047ac:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80047b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80047b2:	693b      	ldr	r3, [r7, #16]
 80047b4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80047b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	695b      	ldr	r3, [r3, #20]
 80047be:	011b      	lsls	r3, r3, #4
 80047c0:	693a      	ldr	r2, [r7, #16]
 80047c2:	4313      	orrs	r3, r2
 80047c4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80047c6:	683b      	ldr	r3, [r7, #0]
 80047c8:	699b      	ldr	r3, [r3, #24]
 80047ca:	011b      	lsls	r3, r3, #4
 80047cc:	693a      	ldr	r2, [r7, #16]
 80047ce:	4313      	orrs	r3, r2
 80047d0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	693a      	ldr	r2, [r7, #16]
 80047d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	68fa      	ldr	r2, [r7, #12]
 80047dc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	685a      	ldr	r2, [r3, #4]
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	697a      	ldr	r2, [r7, #20]
 80047ea:	621a      	str	r2, [r3, #32]
}
 80047ec:	bf00      	nop
 80047ee:	371c      	adds	r7, #28
 80047f0:	46bd      	mov	sp, r7
 80047f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f6:	4770      	bx	lr
 80047f8:	40010000 	.word	0x40010000
 80047fc:	40010400 	.word	0x40010400

08004800 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004800:	b480      	push	{r7}
 8004802:	b087      	sub	sp, #28
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
 8004808:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6a1b      	ldr	r3, [r3, #32]
 800480e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6a1b      	ldr	r3, [r3, #32]
 8004814:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	685b      	ldr	r3, [r3, #4]
 8004820:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	69db      	ldr	r3, [r3, #28]
 8004826:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800482e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004836:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004838:	683b      	ldr	r3, [r7, #0]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	021b      	lsls	r3, r3, #8
 800483e:	68fa      	ldr	r2, [r7, #12]
 8004840:	4313      	orrs	r3, r2
 8004842:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004844:	693b      	ldr	r3, [r7, #16]
 8004846:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800484a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	689b      	ldr	r3, [r3, #8]
 8004850:	031b      	lsls	r3, r3, #12
 8004852:	693a      	ldr	r2, [r7, #16]
 8004854:	4313      	orrs	r3, r2
 8004856:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	4a12      	ldr	r2, [pc, #72]	@ (80048a4 <TIM_OC4_SetConfig+0xa4>)
 800485c:	4293      	cmp	r3, r2
 800485e:	d003      	beq.n	8004868 <TIM_OC4_SetConfig+0x68>
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	4a11      	ldr	r2, [pc, #68]	@ (80048a8 <TIM_OC4_SetConfig+0xa8>)
 8004864:	4293      	cmp	r3, r2
 8004866:	d109      	bne.n	800487c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004868:	697b      	ldr	r3, [r7, #20]
 800486a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800486e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	695b      	ldr	r3, [r3, #20]
 8004874:	019b      	lsls	r3, r3, #6
 8004876:	697a      	ldr	r2, [r7, #20]
 8004878:	4313      	orrs	r3, r2
 800487a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	697a      	ldr	r2, [r7, #20]
 8004880:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	68fa      	ldr	r2, [r7, #12]
 8004886:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	685a      	ldr	r2, [r3, #4]
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	693a      	ldr	r2, [r7, #16]
 8004894:	621a      	str	r2, [r3, #32]
}
 8004896:	bf00      	nop
 8004898:	371c      	adds	r7, #28
 800489a:	46bd      	mov	sp, r7
 800489c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a0:	4770      	bx	lr
 80048a2:	bf00      	nop
 80048a4:	40010000 	.word	0x40010000
 80048a8:	40010400 	.word	0x40010400

080048ac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80048ac:	b480      	push	{r7}
 80048ae:	b085      	sub	sp, #20
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	6078      	str	r0, [r7, #4]
 80048b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80048bc:	2b01      	cmp	r3, #1
 80048be:	d101      	bne.n	80048c4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80048c0:	2302      	movs	r3, #2
 80048c2:	e05a      	b.n	800497a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2201      	movs	r2, #1
 80048c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2202      	movs	r2, #2
 80048d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	685b      	ldr	r3, [r3, #4]
 80048da:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	689b      	ldr	r3, [r3, #8]
 80048e2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048ea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80048ec:	683b      	ldr	r3, [r7, #0]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	68fa      	ldr	r2, [r7, #12]
 80048f2:	4313      	orrs	r3, r2
 80048f4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	68fa      	ldr	r2, [r7, #12]
 80048fc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	4a21      	ldr	r2, [pc, #132]	@ (8004988 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004904:	4293      	cmp	r3, r2
 8004906:	d022      	beq.n	800494e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004910:	d01d      	beq.n	800494e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	4a1d      	ldr	r2, [pc, #116]	@ (800498c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004918:	4293      	cmp	r3, r2
 800491a:	d018      	beq.n	800494e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	4a1b      	ldr	r2, [pc, #108]	@ (8004990 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d013      	beq.n	800494e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	4a1a      	ldr	r2, [pc, #104]	@ (8004994 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800492c:	4293      	cmp	r3, r2
 800492e:	d00e      	beq.n	800494e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	4a18      	ldr	r2, [pc, #96]	@ (8004998 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004936:	4293      	cmp	r3, r2
 8004938:	d009      	beq.n	800494e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	4a17      	ldr	r2, [pc, #92]	@ (800499c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004940:	4293      	cmp	r3, r2
 8004942:	d004      	beq.n	800494e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	4a15      	ldr	r2, [pc, #84]	@ (80049a0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800494a:	4293      	cmp	r3, r2
 800494c:	d10c      	bne.n	8004968 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800494e:	68bb      	ldr	r3, [r7, #8]
 8004950:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004954:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	685b      	ldr	r3, [r3, #4]
 800495a:	68ba      	ldr	r2, [r7, #8]
 800495c:	4313      	orrs	r3, r2
 800495e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	68ba      	ldr	r2, [r7, #8]
 8004966:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2201      	movs	r2, #1
 800496c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2200      	movs	r2, #0
 8004974:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004978:	2300      	movs	r3, #0
}
 800497a:	4618      	mov	r0, r3
 800497c:	3714      	adds	r7, #20
 800497e:	46bd      	mov	sp, r7
 8004980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004984:	4770      	bx	lr
 8004986:	bf00      	nop
 8004988:	40010000 	.word	0x40010000
 800498c:	40000400 	.word	0x40000400
 8004990:	40000800 	.word	0x40000800
 8004994:	40000c00 	.word	0x40000c00
 8004998:	40010400 	.word	0x40010400
 800499c:	40014000 	.word	0x40014000
 80049a0:	40001800 	.word	0x40001800

080049a4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	b082      	sub	sp, #8
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d101      	bne.n	80049b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80049b2:	2301      	movs	r3, #1
 80049b4:	e042      	b.n	8004a3c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80049bc:	b2db      	uxtb	r3, r3
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d106      	bne.n	80049d0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	2200      	movs	r2, #0
 80049c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80049ca:	6878      	ldr	r0, [r7, #4]
 80049cc:	f7fc fff0 	bl	80019b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2224      	movs	r2, #36	@ 0x24
 80049d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	68da      	ldr	r2, [r3, #12]
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80049e6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80049e8:	6878      	ldr	r0, [r7, #4]
 80049ea:	f000 f973 	bl	8004cd4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	691a      	ldr	r2, [r3, #16]
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80049fc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	695a      	ldr	r2, [r3, #20]
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004a0c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	68da      	ldr	r2, [r3, #12]
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004a1c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	2200      	movs	r2, #0
 8004a22:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2220      	movs	r2, #32
 8004a28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2220      	movs	r2, #32
 8004a30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2200      	movs	r2, #0
 8004a38:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004a3a:	2300      	movs	r3, #0
}
 8004a3c:	4618      	mov	r0, r3
 8004a3e:	3708      	adds	r7, #8
 8004a40:	46bd      	mov	sp, r7
 8004a42:	bd80      	pop	{r7, pc}

08004a44 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b08a      	sub	sp, #40	@ 0x28
 8004a48:	af02      	add	r7, sp, #8
 8004a4a:	60f8      	str	r0, [r7, #12]
 8004a4c:	60b9      	str	r1, [r7, #8]
 8004a4e:	603b      	str	r3, [r7, #0]
 8004a50:	4613      	mov	r3, r2
 8004a52:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004a54:	2300      	movs	r3, #0
 8004a56:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a5e:	b2db      	uxtb	r3, r3
 8004a60:	2b20      	cmp	r3, #32
 8004a62:	d175      	bne.n	8004b50 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004a64:	68bb      	ldr	r3, [r7, #8]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d002      	beq.n	8004a70 <HAL_UART_Transmit+0x2c>
 8004a6a:	88fb      	ldrh	r3, [r7, #6]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d101      	bne.n	8004a74 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004a70:	2301      	movs	r3, #1
 8004a72:	e06e      	b.n	8004b52 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	2200      	movs	r2, #0
 8004a78:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	2221      	movs	r2, #33	@ 0x21
 8004a7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004a82:	f7fd f96d 	bl	8001d60 <HAL_GetTick>
 8004a86:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	88fa      	ldrh	r2, [r7, #6]
 8004a8c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	88fa      	ldrh	r2, [r7, #6]
 8004a92:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	689b      	ldr	r3, [r3, #8]
 8004a98:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a9c:	d108      	bne.n	8004ab0 <HAL_UART_Transmit+0x6c>
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	691b      	ldr	r3, [r3, #16]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d104      	bne.n	8004ab0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004aa6:	2300      	movs	r3, #0
 8004aa8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004aaa:	68bb      	ldr	r3, [r7, #8]
 8004aac:	61bb      	str	r3, [r7, #24]
 8004aae:	e003      	b.n	8004ab8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004ab0:	68bb      	ldr	r3, [r7, #8]
 8004ab2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004ab4:	2300      	movs	r3, #0
 8004ab6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004ab8:	e02e      	b.n	8004b18 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	9300      	str	r3, [sp, #0]
 8004abe:	697b      	ldr	r3, [r7, #20]
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	2180      	movs	r1, #128	@ 0x80
 8004ac4:	68f8      	ldr	r0, [r7, #12]
 8004ac6:	f000 f848 	bl	8004b5a <UART_WaitOnFlagUntilTimeout>
 8004aca:	4603      	mov	r3, r0
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d005      	beq.n	8004adc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	2220      	movs	r2, #32
 8004ad4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004ad8:	2303      	movs	r3, #3
 8004ada:	e03a      	b.n	8004b52 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004adc:	69fb      	ldr	r3, [r7, #28]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d10b      	bne.n	8004afa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004ae2:	69bb      	ldr	r3, [r7, #24]
 8004ae4:	881b      	ldrh	r3, [r3, #0]
 8004ae6:	461a      	mov	r2, r3
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004af0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004af2:	69bb      	ldr	r3, [r7, #24]
 8004af4:	3302      	adds	r3, #2
 8004af6:	61bb      	str	r3, [r7, #24]
 8004af8:	e007      	b.n	8004b0a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004afa:	69fb      	ldr	r3, [r7, #28]
 8004afc:	781a      	ldrb	r2, [r3, #0]
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004b04:	69fb      	ldr	r3, [r7, #28]
 8004b06:	3301      	adds	r3, #1
 8004b08:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004b0e:	b29b      	uxth	r3, r3
 8004b10:	3b01      	subs	r3, #1
 8004b12:	b29a      	uxth	r2, r3
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004b1c:	b29b      	uxth	r3, r3
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d1cb      	bne.n	8004aba <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	9300      	str	r3, [sp, #0]
 8004b26:	697b      	ldr	r3, [r7, #20]
 8004b28:	2200      	movs	r2, #0
 8004b2a:	2140      	movs	r1, #64	@ 0x40
 8004b2c:	68f8      	ldr	r0, [r7, #12]
 8004b2e:	f000 f814 	bl	8004b5a <UART_WaitOnFlagUntilTimeout>
 8004b32:	4603      	mov	r3, r0
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d005      	beq.n	8004b44 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	2220      	movs	r2, #32
 8004b3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004b40:	2303      	movs	r3, #3
 8004b42:	e006      	b.n	8004b52 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	2220      	movs	r2, #32
 8004b48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004b4c:	2300      	movs	r3, #0
 8004b4e:	e000      	b.n	8004b52 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004b50:	2302      	movs	r3, #2
  }
}
 8004b52:	4618      	mov	r0, r3
 8004b54:	3720      	adds	r7, #32
 8004b56:	46bd      	mov	sp, r7
 8004b58:	bd80      	pop	{r7, pc}

08004b5a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004b5a:	b580      	push	{r7, lr}
 8004b5c:	b086      	sub	sp, #24
 8004b5e:	af00      	add	r7, sp, #0
 8004b60:	60f8      	str	r0, [r7, #12]
 8004b62:	60b9      	str	r1, [r7, #8]
 8004b64:	603b      	str	r3, [r7, #0]
 8004b66:	4613      	mov	r3, r2
 8004b68:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b6a:	e03b      	b.n	8004be4 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b6c:	6a3b      	ldr	r3, [r7, #32]
 8004b6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b72:	d037      	beq.n	8004be4 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b74:	f7fd f8f4 	bl	8001d60 <HAL_GetTick>
 8004b78:	4602      	mov	r2, r0
 8004b7a:	683b      	ldr	r3, [r7, #0]
 8004b7c:	1ad3      	subs	r3, r2, r3
 8004b7e:	6a3a      	ldr	r2, [r7, #32]
 8004b80:	429a      	cmp	r2, r3
 8004b82:	d302      	bcc.n	8004b8a <UART_WaitOnFlagUntilTimeout+0x30>
 8004b84:	6a3b      	ldr	r3, [r7, #32]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d101      	bne.n	8004b8e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004b8a:	2303      	movs	r3, #3
 8004b8c:	e03a      	b.n	8004c04 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	68db      	ldr	r3, [r3, #12]
 8004b94:	f003 0304 	and.w	r3, r3, #4
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d023      	beq.n	8004be4 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004b9c:	68bb      	ldr	r3, [r7, #8]
 8004b9e:	2b80      	cmp	r3, #128	@ 0x80
 8004ba0:	d020      	beq.n	8004be4 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004ba2:	68bb      	ldr	r3, [r7, #8]
 8004ba4:	2b40      	cmp	r3, #64	@ 0x40
 8004ba6:	d01d      	beq.n	8004be4 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f003 0308 	and.w	r3, r3, #8
 8004bb2:	2b08      	cmp	r3, #8
 8004bb4:	d116      	bne.n	8004be4 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	617b      	str	r3, [r7, #20]
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	617b      	str	r3, [r7, #20]
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	685b      	ldr	r3, [r3, #4]
 8004bc8:	617b      	str	r3, [r7, #20]
 8004bca:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004bcc:	68f8      	ldr	r0, [r7, #12]
 8004bce:	f000 f81d 	bl	8004c0c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	2208      	movs	r2, #8
 8004bd6:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	2200      	movs	r2, #0
 8004bdc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004be0:	2301      	movs	r3, #1
 8004be2:	e00f      	b.n	8004c04 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	681a      	ldr	r2, [r3, #0]
 8004bea:	68bb      	ldr	r3, [r7, #8]
 8004bec:	4013      	ands	r3, r2
 8004bee:	68ba      	ldr	r2, [r7, #8]
 8004bf0:	429a      	cmp	r2, r3
 8004bf2:	bf0c      	ite	eq
 8004bf4:	2301      	moveq	r3, #1
 8004bf6:	2300      	movne	r3, #0
 8004bf8:	b2db      	uxtb	r3, r3
 8004bfa:	461a      	mov	r2, r3
 8004bfc:	79fb      	ldrb	r3, [r7, #7]
 8004bfe:	429a      	cmp	r2, r3
 8004c00:	d0b4      	beq.n	8004b6c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004c02:	2300      	movs	r3, #0
}
 8004c04:	4618      	mov	r0, r3
 8004c06:	3718      	adds	r7, #24
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	bd80      	pop	{r7, pc}

08004c0c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004c0c:	b480      	push	{r7}
 8004c0e:	b095      	sub	sp, #84	@ 0x54
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	330c      	adds	r3, #12
 8004c1a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c1e:	e853 3f00 	ldrex	r3, [r3]
 8004c22:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004c24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c26:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004c2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	330c      	adds	r3, #12
 8004c32:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004c34:	643a      	str	r2, [r7, #64]	@ 0x40
 8004c36:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c38:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004c3a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004c3c:	e841 2300 	strex	r3, r2, [r1]
 8004c40:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004c42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d1e5      	bne.n	8004c14 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	3314      	adds	r3, #20
 8004c4e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c50:	6a3b      	ldr	r3, [r7, #32]
 8004c52:	e853 3f00 	ldrex	r3, [r3]
 8004c56:	61fb      	str	r3, [r7, #28]
   return(result);
 8004c58:	69fb      	ldr	r3, [r7, #28]
 8004c5a:	f023 0301 	bic.w	r3, r3, #1
 8004c5e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	3314      	adds	r3, #20
 8004c66:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004c68:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004c6a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c6c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004c6e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004c70:	e841 2300 	strex	r3, r2, [r1]
 8004c74:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d1e5      	bne.n	8004c48 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c80:	2b01      	cmp	r3, #1
 8004c82:	d119      	bne.n	8004cb8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	330c      	adds	r3, #12
 8004c8a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	e853 3f00 	ldrex	r3, [r3]
 8004c92:	60bb      	str	r3, [r7, #8]
   return(result);
 8004c94:	68bb      	ldr	r3, [r7, #8]
 8004c96:	f023 0310 	bic.w	r3, r3, #16
 8004c9a:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	330c      	adds	r3, #12
 8004ca2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004ca4:	61ba      	str	r2, [r7, #24]
 8004ca6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ca8:	6979      	ldr	r1, [r7, #20]
 8004caa:	69ba      	ldr	r2, [r7, #24]
 8004cac:	e841 2300 	strex	r3, r2, [r1]
 8004cb0:	613b      	str	r3, [r7, #16]
   return(result);
 8004cb2:	693b      	ldr	r3, [r7, #16]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d1e5      	bne.n	8004c84 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2220      	movs	r2, #32
 8004cbc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004cc6:	bf00      	nop
 8004cc8:	3754      	adds	r7, #84	@ 0x54
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd0:	4770      	bx	lr
	...

08004cd4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004cd4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004cd8:	b0c0      	sub	sp, #256	@ 0x100
 8004cda:	af00      	add	r7, sp, #0
 8004cdc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004ce0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	691b      	ldr	r3, [r3, #16]
 8004ce8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004cec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cf0:	68d9      	ldr	r1, [r3, #12]
 8004cf2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cf6:	681a      	ldr	r2, [r3, #0]
 8004cf8:	ea40 0301 	orr.w	r3, r0, r1
 8004cfc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004cfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d02:	689a      	ldr	r2, [r3, #8]
 8004d04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d08:	691b      	ldr	r3, [r3, #16]
 8004d0a:	431a      	orrs	r2, r3
 8004d0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d10:	695b      	ldr	r3, [r3, #20]
 8004d12:	431a      	orrs	r2, r3
 8004d14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d18:	69db      	ldr	r3, [r3, #28]
 8004d1a:	4313      	orrs	r3, r2
 8004d1c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004d20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	68db      	ldr	r3, [r3, #12]
 8004d28:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004d2c:	f021 010c 	bic.w	r1, r1, #12
 8004d30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d34:	681a      	ldr	r2, [r3, #0]
 8004d36:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004d3a:	430b      	orrs	r3, r1
 8004d3c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004d3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	695b      	ldr	r3, [r3, #20]
 8004d46:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004d4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d4e:	6999      	ldr	r1, [r3, #24]
 8004d50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d54:	681a      	ldr	r2, [r3, #0]
 8004d56:	ea40 0301 	orr.w	r3, r0, r1
 8004d5a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004d5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d60:	681a      	ldr	r2, [r3, #0]
 8004d62:	4b8f      	ldr	r3, [pc, #572]	@ (8004fa0 <UART_SetConfig+0x2cc>)
 8004d64:	429a      	cmp	r2, r3
 8004d66:	d005      	beq.n	8004d74 <UART_SetConfig+0xa0>
 8004d68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d6c:	681a      	ldr	r2, [r3, #0]
 8004d6e:	4b8d      	ldr	r3, [pc, #564]	@ (8004fa4 <UART_SetConfig+0x2d0>)
 8004d70:	429a      	cmp	r2, r3
 8004d72:	d104      	bne.n	8004d7e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004d74:	f7fe fd4a 	bl	800380c <HAL_RCC_GetPCLK2Freq>
 8004d78:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004d7c:	e003      	b.n	8004d86 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004d7e:	f7fe fd31 	bl	80037e4 <HAL_RCC_GetPCLK1Freq>
 8004d82:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004d86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d8a:	69db      	ldr	r3, [r3, #28]
 8004d8c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004d90:	f040 810c 	bne.w	8004fac <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004d94:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004d98:	2200      	movs	r2, #0
 8004d9a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004d9e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004da2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004da6:	4622      	mov	r2, r4
 8004da8:	462b      	mov	r3, r5
 8004daa:	1891      	adds	r1, r2, r2
 8004dac:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004dae:	415b      	adcs	r3, r3
 8004db0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004db2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004db6:	4621      	mov	r1, r4
 8004db8:	eb12 0801 	adds.w	r8, r2, r1
 8004dbc:	4629      	mov	r1, r5
 8004dbe:	eb43 0901 	adc.w	r9, r3, r1
 8004dc2:	f04f 0200 	mov.w	r2, #0
 8004dc6:	f04f 0300 	mov.w	r3, #0
 8004dca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004dce:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004dd2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004dd6:	4690      	mov	r8, r2
 8004dd8:	4699      	mov	r9, r3
 8004dda:	4623      	mov	r3, r4
 8004ddc:	eb18 0303 	adds.w	r3, r8, r3
 8004de0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004de4:	462b      	mov	r3, r5
 8004de6:	eb49 0303 	adc.w	r3, r9, r3
 8004dea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004dee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004df2:	685b      	ldr	r3, [r3, #4]
 8004df4:	2200      	movs	r2, #0
 8004df6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004dfa:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004dfe:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004e02:	460b      	mov	r3, r1
 8004e04:	18db      	adds	r3, r3, r3
 8004e06:	653b      	str	r3, [r7, #80]	@ 0x50
 8004e08:	4613      	mov	r3, r2
 8004e0a:	eb42 0303 	adc.w	r3, r2, r3
 8004e0e:	657b      	str	r3, [r7, #84]	@ 0x54
 8004e10:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004e14:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004e18:	f7fb fee6 	bl	8000be8 <__aeabi_uldivmod>
 8004e1c:	4602      	mov	r2, r0
 8004e1e:	460b      	mov	r3, r1
 8004e20:	4b61      	ldr	r3, [pc, #388]	@ (8004fa8 <UART_SetConfig+0x2d4>)
 8004e22:	fba3 2302 	umull	r2, r3, r3, r2
 8004e26:	095b      	lsrs	r3, r3, #5
 8004e28:	011c      	lsls	r4, r3, #4
 8004e2a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004e2e:	2200      	movs	r2, #0
 8004e30:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004e34:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004e38:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004e3c:	4642      	mov	r2, r8
 8004e3e:	464b      	mov	r3, r9
 8004e40:	1891      	adds	r1, r2, r2
 8004e42:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004e44:	415b      	adcs	r3, r3
 8004e46:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004e48:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004e4c:	4641      	mov	r1, r8
 8004e4e:	eb12 0a01 	adds.w	sl, r2, r1
 8004e52:	4649      	mov	r1, r9
 8004e54:	eb43 0b01 	adc.w	fp, r3, r1
 8004e58:	f04f 0200 	mov.w	r2, #0
 8004e5c:	f04f 0300 	mov.w	r3, #0
 8004e60:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004e64:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004e68:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004e6c:	4692      	mov	sl, r2
 8004e6e:	469b      	mov	fp, r3
 8004e70:	4643      	mov	r3, r8
 8004e72:	eb1a 0303 	adds.w	r3, sl, r3
 8004e76:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004e7a:	464b      	mov	r3, r9
 8004e7c:	eb4b 0303 	adc.w	r3, fp, r3
 8004e80:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004e84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e88:	685b      	ldr	r3, [r3, #4]
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004e90:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004e94:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004e98:	460b      	mov	r3, r1
 8004e9a:	18db      	adds	r3, r3, r3
 8004e9c:	643b      	str	r3, [r7, #64]	@ 0x40
 8004e9e:	4613      	mov	r3, r2
 8004ea0:	eb42 0303 	adc.w	r3, r2, r3
 8004ea4:	647b      	str	r3, [r7, #68]	@ 0x44
 8004ea6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004eaa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004eae:	f7fb fe9b 	bl	8000be8 <__aeabi_uldivmod>
 8004eb2:	4602      	mov	r2, r0
 8004eb4:	460b      	mov	r3, r1
 8004eb6:	4611      	mov	r1, r2
 8004eb8:	4b3b      	ldr	r3, [pc, #236]	@ (8004fa8 <UART_SetConfig+0x2d4>)
 8004eba:	fba3 2301 	umull	r2, r3, r3, r1
 8004ebe:	095b      	lsrs	r3, r3, #5
 8004ec0:	2264      	movs	r2, #100	@ 0x64
 8004ec2:	fb02 f303 	mul.w	r3, r2, r3
 8004ec6:	1acb      	subs	r3, r1, r3
 8004ec8:	00db      	lsls	r3, r3, #3
 8004eca:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004ece:	4b36      	ldr	r3, [pc, #216]	@ (8004fa8 <UART_SetConfig+0x2d4>)
 8004ed0:	fba3 2302 	umull	r2, r3, r3, r2
 8004ed4:	095b      	lsrs	r3, r3, #5
 8004ed6:	005b      	lsls	r3, r3, #1
 8004ed8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004edc:	441c      	add	r4, r3
 8004ede:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004ee8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004eec:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004ef0:	4642      	mov	r2, r8
 8004ef2:	464b      	mov	r3, r9
 8004ef4:	1891      	adds	r1, r2, r2
 8004ef6:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004ef8:	415b      	adcs	r3, r3
 8004efa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004efc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004f00:	4641      	mov	r1, r8
 8004f02:	1851      	adds	r1, r2, r1
 8004f04:	6339      	str	r1, [r7, #48]	@ 0x30
 8004f06:	4649      	mov	r1, r9
 8004f08:	414b      	adcs	r3, r1
 8004f0a:	637b      	str	r3, [r7, #52]	@ 0x34
 8004f0c:	f04f 0200 	mov.w	r2, #0
 8004f10:	f04f 0300 	mov.w	r3, #0
 8004f14:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004f18:	4659      	mov	r1, fp
 8004f1a:	00cb      	lsls	r3, r1, #3
 8004f1c:	4651      	mov	r1, sl
 8004f1e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004f22:	4651      	mov	r1, sl
 8004f24:	00ca      	lsls	r2, r1, #3
 8004f26:	4610      	mov	r0, r2
 8004f28:	4619      	mov	r1, r3
 8004f2a:	4603      	mov	r3, r0
 8004f2c:	4642      	mov	r2, r8
 8004f2e:	189b      	adds	r3, r3, r2
 8004f30:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004f34:	464b      	mov	r3, r9
 8004f36:	460a      	mov	r2, r1
 8004f38:	eb42 0303 	adc.w	r3, r2, r3
 8004f3c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004f40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f44:	685b      	ldr	r3, [r3, #4]
 8004f46:	2200      	movs	r2, #0
 8004f48:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004f4c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004f50:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004f54:	460b      	mov	r3, r1
 8004f56:	18db      	adds	r3, r3, r3
 8004f58:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004f5a:	4613      	mov	r3, r2
 8004f5c:	eb42 0303 	adc.w	r3, r2, r3
 8004f60:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004f62:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004f66:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004f6a:	f7fb fe3d 	bl	8000be8 <__aeabi_uldivmod>
 8004f6e:	4602      	mov	r2, r0
 8004f70:	460b      	mov	r3, r1
 8004f72:	4b0d      	ldr	r3, [pc, #52]	@ (8004fa8 <UART_SetConfig+0x2d4>)
 8004f74:	fba3 1302 	umull	r1, r3, r3, r2
 8004f78:	095b      	lsrs	r3, r3, #5
 8004f7a:	2164      	movs	r1, #100	@ 0x64
 8004f7c:	fb01 f303 	mul.w	r3, r1, r3
 8004f80:	1ad3      	subs	r3, r2, r3
 8004f82:	00db      	lsls	r3, r3, #3
 8004f84:	3332      	adds	r3, #50	@ 0x32
 8004f86:	4a08      	ldr	r2, [pc, #32]	@ (8004fa8 <UART_SetConfig+0x2d4>)
 8004f88:	fba2 2303 	umull	r2, r3, r2, r3
 8004f8c:	095b      	lsrs	r3, r3, #5
 8004f8e:	f003 0207 	and.w	r2, r3, #7
 8004f92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	4422      	add	r2, r4
 8004f9a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004f9c:	e106      	b.n	80051ac <UART_SetConfig+0x4d8>
 8004f9e:	bf00      	nop
 8004fa0:	40011000 	.word	0x40011000
 8004fa4:	40011400 	.word	0x40011400
 8004fa8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004fac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004fb6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004fba:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004fbe:	4642      	mov	r2, r8
 8004fc0:	464b      	mov	r3, r9
 8004fc2:	1891      	adds	r1, r2, r2
 8004fc4:	6239      	str	r1, [r7, #32]
 8004fc6:	415b      	adcs	r3, r3
 8004fc8:	627b      	str	r3, [r7, #36]	@ 0x24
 8004fca:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004fce:	4641      	mov	r1, r8
 8004fd0:	1854      	adds	r4, r2, r1
 8004fd2:	4649      	mov	r1, r9
 8004fd4:	eb43 0501 	adc.w	r5, r3, r1
 8004fd8:	f04f 0200 	mov.w	r2, #0
 8004fdc:	f04f 0300 	mov.w	r3, #0
 8004fe0:	00eb      	lsls	r3, r5, #3
 8004fe2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004fe6:	00e2      	lsls	r2, r4, #3
 8004fe8:	4614      	mov	r4, r2
 8004fea:	461d      	mov	r5, r3
 8004fec:	4643      	mov	r3, r8
 8004fee:	18e3      	adds	r3, r4, r3
 8004ff0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004ff4:	464b      	mov	r3, r9
 8004ff6:	eb45 0303 	adc.w	r3, r5, r3
 8004ffa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004ffe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005002:	685b      	ldr	r3, [r3, #4]
 8005004:	2200      	movs	r2, #0
 8005006:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800500a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800500e:	f04f 0200 	mov.w	r2, #0
 8005012:	f04f 0300 	mov.w	r3, #0
 8005016:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800501a:	4629      	mov	r1, r5
 800501c:	008b      	lsls	r3, r1, #2
 800501e:	4621      	mov	r1, r4
 8005020:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005024:	4621      	mov	r1, r4
 8005026:	008a      	lsls	r2, r1, #2
 8005028:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800502c:	f7fb fddc 	bl	8000be8 <__aeabi_uldivmod>
 8005030:	4602      	mov	r2, r0
 8005032:	460b      	mov	r3, r1
 8005034:	4b60      	ldr	r3, [pc, #384]	@ (80051b8 <UART_SetConfig+0x4e4>)
 8005036:	fba3 2302 	umull	r2, r3, r3, r2
 800503a:	095b      	lsrs	r3, r3, #5
 800503c:	011c      	lsls	r4, r3, #4
 800503e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005042:	2200      	movs	r2, #0
 8005044:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005048:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800504c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005050:	4642      	mov	r2, r8
 8005052:	464b      	mov	r3, r9
 8005054:	1891      	adds	r1, r2, r2
 8005056:	61b9      	str	r1, [r7, #24]
 8005058:	415b      	adcs	r3, r3
 800505a:	61fb      	str	r3, [r7, #28]
 800505c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005060:	4641      	mov	r1, r8
 8005062:	1851      	adds	r1, r2, r1
 8005064:	6139      	str	r1, [r7, #16]
 8005066:	4649      	mov	r1, r9
 8005068:	414b      	adcs	r3, r1
 800506a:	617b      	str	r3, [r7, #20]
 800506c:	f04f 0200 	mov.w	r2, #0
 8005070:	f04f 0300 	mov.w	r3, #0
 8005074:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005078:	4659      	mov	r1, fp
 800507a:	00cb      	lsls	r3, r1, #3
 800507c:	4651      	mov	r1, sl
 800507e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005082:	4651      	mov	r1, sl
 8005084:	00ca      	lsls	r2, r1, #3
 8005086:	4610      	mov	r0, r2
 8005088:	4619      	mov	r1, r3
 800508a:	4603      	mov	r3, r0
 800508c:	4642      	mov	r2, r8
 800508e:	189b      	adds	r3, r3, r2
 8005090:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005094:	464b      	mov	r3, r9
 8005096:	460a      	mov	r2, r1
 8005098:	eb42 0303 	adc.w	r3, r2, r3
 800509c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80050a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050a4:	685b      	ldr	r3, [r3, #4]
 80050a6:	2200      	movs	r2, #0
 80050a8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80050aa:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80050ac:	f04f 0200 	mov.w	r2, #0
 80050b0:	f04f 0300 	mov.w	r3, #0
 80050b4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80050b8:	4649      	mov	r1, r9
 80050ba:	008b      	lsls	r3, r1, #2
 80050bc:	4641      	mov	r1, r8
 80050be:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80050c2:	4641      	mov	r1, r8
 80050c4:	008a      	lsls	r2, r1, #2
 80050c6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80050ca:	f7fb fd8d 	bl	8000be8 <__aeabi_uldivmod>
 80050ce:	4602      	mov	r2, r0
 80050d0:	460b      	mov	r3, r1
 80050d2:	4611      	mov	r1, r2
 80050d4:	4b38      	ldr	r3, [pc, #224]	@ (80051b8 <UART_SetConfig+0x4e4>)
 80050d6:	fba3 2301 	umull	r2, r3, r3, r1
 80050da:	095b      	lsrs	r3, r3, #5
 80050dc:	2264      	movs	r2, #100	@ 0x64
 80050de:	fb02 f303 	mul.w	r3, r2, r3
 80050e2:	1acb      	subs	r3, r1, r3
 80050e4:	011b      	lsls	r3, r3, #4
 80050e6:	3332      	adds	r3, #50	@ 0x32
 80050e8:	4a33      	ldr	r2, [pc, #204]	@ (80051b8 <UART_SetConfig+0x4e4>)
 80050ea:	fba2 2303 	umull	r2, r3, r2, r3
 80050ee:	095b      	lsrs	r3, r3, #5
 80050f0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80050f4:	441c      	add	r4, r3
 80050f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80050fa:	2200      	movs	r2, #0
 80050fc:	673b      	str	r3, [r7, #112]	@ 0x70
 80050fe:	677a      	str	r2, [r7, #116]	@ 0x74
 8005100:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005104:	4642      	mov	r2, r8
 8005106:	464b      	mov	r3, r9
 8005108:	1891      	adds	r1, r2, r2
 800510a:	60b9      	str	r1, [r7, #8]
 800510c:	415b      	adcs	r3, r3
 800510e:	60fb      	str	r3, [r7, #12]
 8005110:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005114:	4641      	mov	r1, r8
 8005116:	1851      	adds	r1, r2, r1
 8005118:	6039      	str	r1, [r7, #0]
 800511a:	4649      	mov	r1, r9
 800511c:	414b      	adcs	r3, r1
 800511e:	607b      	str	r3, [r7, #4]
 8005120:	f04f 0200 	mov.w	r2, #0
 8005124:	f04f 0300 	mov.w	r3, #0
 8005128:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800512c:	4659      	mov	r1, fp
 800512e:	00cb      	lsls	r3, r1, #3
 8005130:	4651      	mov	r1, sl
 8005132:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005136:	4651      	mov	r1, sl
 8005138:	00ca      	lsls	r2, r1, #3
 800513a:	4610      	mov	r0, r2
 800513c:	4619      	mov	r1, r3
 800513e:	4603      	mov	r3, r0
 8005140:	4642      	mov	r2, r8
 8005142:	189b      	adds	r3, r3, r2
 8005144:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005146:	464b      	mov	r3, r9
 8005148:	460a      	mov	r2, r1
 800514a:	eb42 0303 	adc.w	r3, r2, r3
 800514e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005150:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005154:	685b      	ldr	r3, [r3, #4]
 8005156:	2200      	movs	r2, #0
 8005158:	663b      	str	r3, [r7, #96]	@ 0x60
 800515a:	667a      	str	r2, [r7, #100]	@ 0x64
 800515c:	f04f 0200 	mov.w	r2, #0
 8005160:	f04f 0300 	mov.w	r3, #0
 8005164:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005168:	4649      	mov	r1, r9
 800516a:	008b      	lsls	r3, r1, #2
 800516c:	4641      	mov	r1, r8
 800516e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005172:	4641      	mov	r1, r8
 8005174:	008a      	lsls	r2, r1, #2
 8005176:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800517a:	f7fb fd35 	bl	8000be8 <__aeabi_uldivmod>
 800517e:	4602      	mov	r2, r0
 8005180:	460b      	mov	r3, r1
 8005182:	4b0d      	ldr	r3, [pc, #52]	@ (80051b8 <UART_SetConfig+0x4e4>)
 8005184:	fba3 1302 	umull	r1, r3, r3, r2
 8005188:	095b      	lsrs	r3, r3, #5
 800518a:	2164      	movs	r1, #100	@ 0x64
 800518c:	fb01 f303 	mul.w	r3, r1, r3
 8005190:	1ad3      	subs	r3, r2, r3
 8005192:	011b      	lsls	r3, r3, #4
 8005194:	3332      	adds	r3, #50	@ 0x32
 8005196:	4a08      	ldr	r2, [pc, #32]	@ (80051b8 <UART_SetConfig+0x4e4>)
 8005198:	fba2 2303 	umull	r2, r3, r2, r3
 800519c:	095b      	lsrs	r3, r3, #5
 800519e:	f003 020f 	and.w	r2, r3, #15
 80051a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	4422      	add	r2, r4
 80051aa:	609a      	str	r2, [r3, #8]
}
 80051ac:	bf00      	nop
 80051ae:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80051b2:	46bd      	mov	sp, r7
 80051b4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80051b8:	51eb851f 	.word	0x51eb851f

080051bc <__cvt>:
 80051bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80051c0:	ec57 6b10 	vmov	r6, r7, d0
 80051c4:	2f00      	cmp	r7, #0
 80051c6:	460c      	mov	r4, r1
 80051c8:	4619      	mov	r1, r3
 80051ca:	463b      	mov	r3, r7
 80051cc:	bfbb      	ittet	lt
 80051ce:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80051d2:	461f      	movlt	r7, r3
 80051d4:	2300      	movge	r3, #0
 80051d6:	232d      	movlt	r3, #45	@ 0x2d
 80051d8:	700b      	strb	r3, [r1, #0]
 80051da:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80051dc:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80051e0:	4691      	mov	r9, r2
 80051e2:	f023 0820 	bic.w	r8, r3, #32
 80051e6:	bfbc      	itt	lt
 80051e8:	4632      	movlt	r2, r6
 80051ea:	4616      	movlt	r6, r2
 80051ec:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80051f0:	d005      	beq.n	80051fe <__cvt+0x42>
 80051f2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80051f6:	d100      	bne.n	80051fa <__cvt+0x3e>
 80051f8:	3401      	adds	r4, #1
 80051fa:	2102      	movs	r1, #2
 80051fc:	e000      	b.n	8005200 <__cvt+0x44>
 80051fe:	2103      	movs	r1, #3
 8005200:	ab03      	add	r3, sp, #12
 8005202:	9301      	str	r3, [sp, #4]
 8005204:	ab02      	add	r3, sp, #8
 8005206:	9300      	str	r3, [sp, #0]
 8005208:	ec47 6b10 	vmov	d0, r6, r7
 800520c:	4653      	mov	r3, sl
 800520e:	4622      	mov	r2, r4
 8005210:	f000 ff3e 	bl	8006090 <_dtoa_r>
 8005214:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005218:	4605      	mov	r5, r0
 800521a:	d119      	bne.n	8005250 <__cvt+0x94>
 800521c:	f019 0f01 	tst.w	r9, #1
 8005220:	d00e      	beq.n	8005240 <__cvt+0x84>
 8005222:	eb00 0904 	add.w	r9, r0, r4
 8005226:	2200      	movs	r2, #0
 8005228:	2300      	movs	r3, #0
 800522a:	4630      	mov	r0, r6
 800522c:	4639      	mov	r1, r7
 800522e:	f7fb fc6b 	bl	8000b08 <__aeabi_dcmpeq>
 8005232:	b108      	cbz	r0, 8005238 <__cvt+0x7c>
 8005234:	f8cd 900c 	str.w	r9, [sp, #12]
 8005238:	2230      	movs	r2, #48	@ 0x30
 800523a:	9b03      	ldr	r3, [sp, #12]
 800523c:	454b      	cmp	r3, r9
 800523e:	d31e      	bcc.n	800527e <__cvt+0xc2>
 8005240:	9b03      	ldr	r3, [sp, #12]
 8005242:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005244:	1b5b      	subs	r3, r3, r5
 8005246:	4628      	mov	r0, r5
 8005248:	6013      	str	r3, [r2, #0]
 800524a:	b004      	add	sp, #16
 800524c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005250:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005254:	eb00 0904 	add.w	r9, r0, r4
 8005258:	d1e5      	bne.n	8005226 <__cvt+0x6a>
 800525a:	7803      	ldrb	r3, [r0, #0]
 800525c:	2b30      	cmp	r3, #48	@ 0x30
 800525e:	d10a      	bne.n	8005276 <__cvt+0xba>
 8005260:	2200      	movs	r2, #0
 8005262:	2300      	movs	r3, #0
 8005264:	4630      	mov	r0, r6
 8005266:	4639      	mov	r1, r7
 8005268:	f7fb fc4e 	bl	8000b08 <__aeabi_dcmpeq>
 800526c:	b918      	cbnz	r0, 8005276 <__cvt+0xba>
 800526e:	f1c4 0401 	rsb	r4, r4, #1
 8005272:	f8ca 4000 	str.w	r4, [sl]
 8005276:	f8da 3000 	ldr.w	r3, [sl]
 800527a:	4499      	add	r9, r3
 800527c:	e7d3      	b.n	8005226 <__cvt+0x6a>
 800527e:	1c59      	adds	r1, r3, #1
 8005280:	9103      	str	r1, [sp, #12]
 8005282:	701a      	strb	r2, [r3, #0]
 8005284:	e7d9      	b.n	800523a <__cvt+0x7e>

08005286 <__exponent>:
 8005286:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005288:	2900      	cmp	r1, #0
 800528a:	bfba      	itte	lt
 800528c:	4249      	neglt	r1, r1
 800528e:	232d      	movlt	r3, #45	@ 0x2d
 8005290:	232b      	movge	r3, #43	@ 0x2b
 8005292:	2909      	cmp	r1, #9
 8005294:	7002      	strb	r2, [r0, #0]
 8005296:	7043      	strb	r3, [r0, #1]
 8005298:	dd29      	ble.n	80052ee <__exponent+0x68>
 800529a:	f10d 0307 	add.w	r3, sp, #7
 800529e:	461d      	mov	r5, r3
 80052a0:	270a      	movs	r7, #10
 80052a2:	461a      	mov	r2, r3
 80052a4:	fbb1 f6f7 	udiv	r6, r1, r7
 80052a8:	fb07 1416 	mls	r4, r7, r6, r1
 80052ac:	3430      	adds	r4, #48	@ 0x30
 80052ae:	f802 4c01 	strb.w	r4, [r2, #-1]
 80052b2:	460c      	mov	r4, r1
 80052b4:	2c63      	cmp	r4, #99	@ 0x63
 80052b6:	f103 33ff 	add.w	r3, r3, #4294967295
 80052ba:	4631      	mov	r1, r6
 80052bc:	dcf1      	bgt.n	80052a2 <__exponent+0x1c>
 80052be:	3130      	adds	r1, #48	@ 0x30
 80052c0:	1e94      	subs	r4, r2, #2
 80052c2:	f803 1c01 	strb.w	r1, [r3, #-1]
 80052c6:	1c41      	adds	r1, r0, #1
 80052c8:	4623      	mov	r3, r4
 80052ca:	42ab      	cmp	r3, r5
 80052cc:	d30a      	bcc.n	80052e4 <__exponent+0x5e>
 80052ce:	f10d 0309 	add.w	r3, sp, #9
 80052d2:	1a9b      	subs	r3, r3, r2
 80052d4:	42ac      	cmp	r4, r5
 80052d6:	bf88      	it	hi
 80052d8:	2300      	movhi	r3, #0
 80052da:	3302      	adds	r3, #2
 80052dc:	4403      	add	r3, r0
 80052de:	1a18      	subs	r0, r3, r0
 80052e0:	b003      	add	sp, #12
 80052e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80052e4:	f813 6b01 	ldrb.w	r6, [r3], #1
 80052e8:	f801 6f01 	strb.w	r6, [r1, #1]!
 80052ec:	e7ed      	b.n	80052ca <__exponent+0x44>
 80052ee:	2330      	movs	r3, #48	@ 0x30
 80052f0:	3130      	adds	r1, #48	@ 0x30
 80052f2:	7083      	strb	r3, [r0, #2]
 80052f4:	70c1      	strb	r1, [r0, #3]
 80052f6:	1d03      	adds	r3, r0, #4
 80052f8:	e7f1      	b.n	80052de <__exponent+0x58>
	...

080052fc <_printf_float>:
 80052fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005300:	b08d      	sub	sp, #52	@ 0x34
 8005302:	460c      	mov	r4, r1
 8005304:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005308:	4616      	mov	r6, r2
 800530a:	461f      	mov	r7, r3
 800530c:	4605      	mov	r5, r0
 800530e:	f000 fdbf 	bl	8005e90 <_localeconv_r>
 8005312:	6803      	ldr	r3, [r0, #0]
 8005314:	9304      	str	r3, [sp, #16]
 8005316:	4618      	mov	r0, r3
 8005318:	f7fa ffca 	bl	80002b0 <strlen>
 800531c:	2300      	movs	r3, #0
 800531e:	930a      	str	r3, [sp, #40]	@ 0x28
 8005320:	f8d8 3000 	ldr.w	r3, [r8]
 8005324:	9005      	str	r0, [sp, #20]
 8005326:	3307      	adds	r3, #7
 8005328:	f023 0307 	bic.w	r3, r3, #7
 800532c:	f103 0208 	add.w	r2, r3, #8
 8005330:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005334:	f8d4 b000 	ldr.w	fp, [r4]
 8005338:	f8c8 2000 	str.w	r2, [r8]
 800533c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005340:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005344:	9307      	str	r3, [sp, #28]
 8005346:	f8cd 8018 	str.w	r8, [sp, #24]
 800534a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800534e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005352:	4b9c      	ldr	r3, [pc, #624]	@ (80055c4 <_printf_float+0x2c8>)
 8005354:	f04f 32ff 	mov.w	r2, #4294967295
 8005358:	f7fb fc08 	bl	8000b6c <__aeabi_dcmpun>
 800535c:	bb70      	cbnz	r0, 80053bc <_printf_float+0xc0>
 800535e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005362:	4b98      	ldr	r3, [pc, #608]	@ (80055c4 <_printf_float+0x2c8>)
 8005364:	f04f 32ff 	mov.w	r2, #4294967295
 8005368:	f7fb fbe2 	bl	8000b30 <__aeabi_dcmple>
 800536c:	bb30      	cbnz	r0, 80053bc <_printf_float+0xc0>
 800536e:	2200      	movs	r2, #0
 8005370:	2300      	movs	r3, #0
 8005372:	4640      	mov	r0, r8
 8005374:	4649      	mov	r1, r9
 8005376:	f7fb fbd1 	bl	8000b1c <__aeabi_dcmplt>
 800537a:	b110      	cbz	r0, 8005382 <_printf_float+0x86>
 800537c:	232d      	movs	r3, #45	@ 0x2d
 800537e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005382:	4a91      	ldr	r2, [pc, #580]	@ (80055c8 <_printf_float+0x2cc>)
 8005384:	4b91      	ldr	r3, [pc, #580]	@ (80055cc <_printf_float+0x2d0>)
 8005386:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800538a:	bf94      	ite	ls
 800538c:	4690      	movls	r8, r2
 800538e:	4698      	movhi	r8, r3
 8005390:	2303      	movs	r3, #3
 8005392:	6123      	str	r3, [r4, #16]
 8005394:	f02b 0304 	bic.w	r3, fp, #4
 8005398:	6023      	str	r3, [r4, #0]
 800539a:	f04f 0900 	mov.w	r9, #0
 800539e:	9700      	str	r7, [sp, #0]
 80053a0:	4633      	mov	r3, r6
 80053a2:	aa0b      	add	r2, sp, #44	@ 0x2c
 80053a4:	4621      	mov	r1, r4
 80053a6:	4628      	mov	r0, r5
 80053a8:	f000 f9d2 	bl	8005750 <_printf_common>
 80053ac:	3001      	adds	r0, #1
 80053ae:	f040 808d 	bne.w	80054cc <_printf_float+0x1d0>
 80053b2:	f04f 30ff 	mov.w	r0, #4294967295
 80053b6:	b00d      	add	sp, #52	@ 0x34
 80053b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053bc:	4642      	mov	r2, r8
 80053be:	464b      	mov	r3, r9
 80053c0:	4640      	mov	r0, r8
 80053c2:	4649      	mov	r1, r9
 80053c4:	f7fb fbd2 	bl	8000b6c <__aeabi_dcmpun>
 80053c8:	b140      	cbz	r0, 80053dc <_printf_float+0xe0>
 80053ca:	464b      	mov	r3, r9
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	bfbc      	itt	lt
 80053d0:	232d      	movlt	r3, #45	@ 0x2d
 80053d2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80053d6:	4a7e      	ldr	r2, [pc, #504]	@ (80055d0 <_printf_float+0x2d4>)
 80053d8:	4b7e      	ldr	r3, [pc, #504]	@ (80055d4 <_printf_float+0x2d8>)
 80053da:	e7d4      	b.n	8005386 <_printf_float+0x8a>
 80053dc:	6863      	ldr	r3, [r4, #4]
 80053de:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80053e2:	9206      	str	r2, [sp, #24]
 80053e4:	1c5a      	adds	r2, r3, #1
 80053e6:	d13b      	bne.n	8005460 <_printf_float+0x164>
 80053e8:	2306      	movs	r3, #6
 80053ea:	6063      	str	r3, [r4, #4]
 80053ec:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80053f0:	2300      	movs	r3, #0
 80053f2:	6022      	str	r2, [r4, #0]
 80053f4:	9303      	str	r3, [sp, #12]
 80053f6:	ab0a      	add	r3, sp, #40	@ 0x28
 80053f8:	e9cd a301 	strd	sl, r3, [sp, #4]
 80053fc:	ab09      	add	r3, sp, #36	@ 0x24
 80053fe:	9300      	str	r3, [sp, #0]
 8005400:	6861      	ldr	r1, [r4, #4]
 8005402:	ec49 8b10 	vmov	d0, r8, r9
 8005406:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800540a:	4628      	mov	r0, r5
 800540c:	f7ff fed6 	bl	80051bc <__cvt>
 8005410:	9b06      	ldr	r3, [sp, #24]
 8005412:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005414:	2b47      	cmp	r3, #71	@ 0x47
 8005416:	4680      	mov	r8, r0
 8005418:	d129      	bne.n	800546e <_printf_float+0x172>
 800541a:	1cc8      	adds	r0, r1, #3
 800541c:	db02      	blt.n	8005424 <_printf_float+0x128>
 800541e:	6863      	ldr	r3, [r4, #4]
 8005420:	4299      	cmp	r1, r3
 8005422:	dd41      	ble.n	80054a8 <_printf_float+0x1ac>
 8005424:	f1aa 0a02 	sub.w	sl, sl, #2
 8005428:	fa5f fa8a 	uxtb.w	sl, sl
 800542c:	3901      	subs	r1, #1
 800542e:	4652      	mov	r2, sl
 8005430:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005434:	9109      	str	r1, [sp, #36]	@ 0x24
 8005436:	f7ff ff26 	bl	8005286 <__exponent>
 800543a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800543c:	1813      	adds	r3, r2, r0
 800543e:	2a01      	cmp	r2, #1
 8005440:	4681      	mov	r9, r0
 8005442:	6123      	str	r3, [r4, #16]
 8005444:	dc02      	bgt.n	800544c <_printf_float+0x150>
 8005446:	6822      	ldr	r2, [r4, #0]
 8005448:	07d2      	lsls	r2, r2, #31
 800544a:	d501      	bpl.n	8005450 <_printf_float+0x154>
 800544c:	3301      	adds	r3, #1
 800544e:	6123      	str	r3, [r4, #16]
 8005450:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005454:	2b00      	cmp	r3, #0
 8005456:	d0a2      	beq.n	800539e <_printf_float+0xa2>
 8005458:	232d      	movs	r3, #45	@ 0x2d
 800545a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800545e:	e79e      	b.n	800539e <_printf_float+0xa2>
 8005460:	9a06      	ldr	r2, [sp, #24]
 8005462:	2a47      	cmp	r2, #71	@ 0x47
 8005464:	d1c2      	bne.n	80053ec <_printf_float+0xf0>
 8005466:	2b00      	cmp	r3, #0
 8005468:	d1c0      	bne.n	80053ec <_printf_float+0xf0>
 800546a:	2301      	movs	r3, #1
 800546c:	e7bd      	b.n	80053ea <_printf_float+0xee>
 800546e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005472:	d9db      	bls.n	800542c <_printf_float+0x130>
 8005474:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005478:	d118      	bne.n	80054ac <_printf_float+0x1b0>
 800547a:	2900      	cmp	r1, #0
 800547c:	6863      	ldr	r3, [r4, #4]
 800547e:	dd0b      	ble.n	8005498 <_printf_float+0x19c>
 8005480:	6121      	str	r1, [r4, #16]
 8005482:	b913      	cbnz	r3, 800548a <_printf_float+0x18e>
 8005484:	6822      	ldr	r2, [r4, #0]
 8005486:	07d0      	lsls	r0, r2, #31
 8005488:	d502      	bpl.n	8005490 <_printf_float+0x194>
 800548a:	3301      	adds	r3, #1
 800548c:	440b      	add	r3, r1
 800548e:	6123      	str	r3, [r4, #16]
 8005490:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005492:	f04f 0900 	mov.w	r9, #0
 8005496:	e7db      	b.n	8005450 <_printf_float+0x154>
 8005498:	b913      	cbnz	r3, 80054a0 <_printf_float+0x1a4>
 800549a:	6822      	ldr	r2, [r4, #0]
 800549c:	07d2      	lsls	r2, r2, #31
 800549e:	d501      	bpl.n	80054a4 <_printf_float+0x1a8>
 80054a0:	3302      	adds	r3, #2
 80054a2:	e7f4      	b.n	800548e <_printf_float+0x192>
 80054a4:	2301      	movs	r3, #1
 80054a6:	e7f2      	b.n	800548e <_printf_float+0x192>
 80054a8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80054ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80054ae:	4299      	cmp	r1, r3
 80054b0:	db05      	blt.n	80054be <_printf_float+0x1c2>
 80054b2:	6823      	ldr	r3, [r4, #0]
 80054b4:	6121      	str	r1, [r4, #16]
 80054b6:	07d8      	lsls	r0, r3, #31
 80054b8:	d5ea      	bpl.n	8005490 <_printf_float+0x194>
 80054ba:	1c4b      	adds	r3, r1, #1
 80054bc:	e7e7      	b.n	800548e <_printf_float+0x192>
 80054be:	2900      	cmp	r1, #0
 80054c0:	bfd4      	ite	le
 80054c2:	f1c1 0202 	rsble	r2, r1, #2
 80054c6:	2201      	movgt	r2, #1
 80054c8:	4413      	add	r3, r2
 80054ca:	e7e0      	b.n	800548e <_printf_float+0x192>
 80054cc:	6823      	ldr	r3, [r4, #0]
 80054ce:	055a      	lsls	r2, r3, #21
 80054d0:	d407      	bmi.n	80054e2 <_printf_float+0x1e6>
 80054d2:	6923      	ldr	r3, [r4, #16]
 80054d4:	4642      	mov	r2, r8
 80054d6:	4631      	mov	r1, r6
 80054d8:	4628      	mov	r0, r5
 80054da:	47b8      	blx	r7
 80054dc:	3001      	adds	r0, #1
 80054de:	d12b      	bne.n	8005538 <_printf_float+0x23c>
 80054e0:	e767      	b.n	80053b2 <_printf_float+0xb6>
 80054e2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80054e6:	f240 80dd 	bls.w	80056a4 <_printf_float+0x3a8>
 80054ea:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80054ee:	2200      	movs	r2, #0
 80054f0:	2300      	movs	r3, #0
 80054f2:	f7fb fb09 	bl	8000b08 <__aeabi_dcmpeq>
 80054f6:	2800      	cmp	r0, #0
 80054f8:	d033      	beq.n	8005562 <_printf_float+0x266>
 80054fa:	4a37      	ldr	r2, [pc, #220]	@ (80055d8 <_printf_float+0x2dc>)
 80054fc:	2301      	movs	r3, #1
 80054fe:	4631      	mov	r1, r6
 8005500:	4628      	mov	r0, r5
 8005502:	47b8      	blx	r7
 8005504:	3001      	adds	r0, #1
 8005506:	f43f af54 	beq.w	80053b2 <_printf_float+0xb6>
 800550a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800550e:	4543      	cmp	r3, r8
 8005510:	db02      	blt.n	8005518 <_printf_float+0x21c>
 8005512:	6823      	ldr	r3, [r4, #0]
 8005514:	07d8      	lsls	r0, r3, #31
 8005516:	d50f      	bpl.n	8005538 <_printf_float+0x23c>
 8005518:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800551c:	4631      	mov	r1, r6
 800551e:	4628      	mov	r0, r5
 8005520:	47b8      	blx	r7
 8005522:	3001      	adds	r0, #1
 8005524:	f43f af45 	beq.w	80053b2 <_printf_float+0xb6>
 8005528:	f04f 0900 	mov.w	r9, #0
 800552c:	f108 38ff 	add.w	r8, r8, #4294967295
 8005530:	f104 0a1a 	add.w	sl, r4, #26
 8005534:	45c8      	cmp	r8, r9
 8005536:	dc09      	bgt.n	800554c <_printf_float+0x250>
 8005538:	6823      	ldr	r3, [r4, #0]
 800553a:	079b      	lsls	r3, r3, #30
 800553c:	f100 8103 	bmi.w	8005746 <_printf_float+0x44a>
 8005540:	68e0      	ldr	r0, [r4, #12]
 8005542:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005544:	4298      	cmp	r0, r3
 8005546:	bfb8      	it	lt
 8005548:	4618      	movlt	r0, r3
 800554a:	e734      	b.n	80053b6 <_printf_float+0xba>
 800554c:	2301      	movs	r3, #1
 800554e:	4652      	mov	r2, sl
 8005550:	4631      	mov	r1, r6
 8005552:	4628      	mov	r0, r5
 8005554:	47b8      	blx	r7
 8005556:	3001      	adds	r0, #1
 8005558:	f43f af2b 	beq.w	80053b2 <_printf_float+0xb6>
 800555c:	f109 0901 	add.w	r9, r9, #1
 8005560:	e7e8      	b.n	8005534 <_printf_float+0x238>
 8005562:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005564:	2b00      	cmp	r3, #0
 8005566:	dc39      	bgt.n	80055dc <_printf_float+0x2e0>
 8005568:	4a1b      	ldr	r2, [pc, #108]	@ (80055d8 <_printf_float+0x2dc>)
 800556a:	2301      	movs	r3, #1
 800556c:	4631      	mov	r1, r6
 800556e:	4628      	mov	r0, r5
 8005570:	47b8      	blx	r7
 8005572:	3001      	adds	r0, #1
 8005574:	f43f af1d 	beq.w	80053b2 <_printf_float+0xb6>
 8005578:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800557c:	ea59 0303 	orrs.w	r3, r9, r3
 8005580:	d102      	bne.n	8005588 <_printf_float+0x28c>
 8005582:	6823      	ldr	r3, [r4, #0]
 8005584:	07d9      	lsls	r1, r3, #31
 8005586:	d5d7      	bpl.n	8005538 <_printf_float+0x23c>
 8005588:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800558c:	4631      	mov	r1, r6
 800558e:	4628      	mov	r0, r5
 8005590:	47b8      	blx	r7
 8005592:	3001      	adds	r0, #1
 8005594:	f43f af0d 	beq.w	80053b2 <_printf_float+0xb6>
 8005598:	f04f 0a00 	mov.w	sl, #0
 800559c:	f104 0b1a 	add.w	fp, r4, #26
 80055a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80055a2:	425b      	negs	r3, r3
 80055a4:	4553      	cmp	r3, sl
 80055a6:	dc01      	bgt.n	80055ac <_printf_float+0x2b0>
 80055a8:	464b      	mov	r3, r9
 80055aa:	e793      	b.n	80054d4 <_printf_float+0x1d8>
 80055ac:	2301      	movs	r3, #1
 80055ae:	465a      	mov	r2, fp
 80055b0:	4631      	mov	r1, r6
 80055b2:	4628      	mov	r0, r5
 80055b4:	47b8      	blx	r7
 80055b6:	3001      	adds	r0, #1
 80055b8:	f43f aefb 	beq.w	80053b2 <_printf_float+0xb6>
 80055bc:	f10a 0a01 	add.w	sl, sl, #1
 80055c0:	e7ee      	b.n	80055a0 <_printf_float+0x2a4>
 80055c2:	bf00      	nop
 80055c4:	7fefffff 	.word	0x7fefffff
 80055c8:	08007be8 	.word	0x08007be8
 80055cc:	08007bec 	.word	0x08007bec
 80055d0:	08007bf0 	.word	0x08007bf0
 80055d4:	08007bf4 	.word	0x08007bf4
 80055d8:	08007bf8 	.word	0x08007bf8
 80055dc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80055de:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80055e2:	4553      	cmp	r3, sl
 80055e4:	bfa8      	it	ge
 80055e6:	4653      	movge	r3, sl
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	4699      	mov	r9, r3
 80055ec:	dc36      	bgt.n	800565c <_printf_float+0x360>
 80055ee:	f04f 0b00 	mov.w	fp, #0
 80055f2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80055f6:	f104 021a 	add.w	r2, r4, #26
 80055fa:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80055fc:	9306      	str	r3, [sp, #24]
 80055fe:	eba3 0309 	sub.w	r3, r3, r9
 8005602:	455b      	cmp	r3, fp
 8005604:	dc31      	bgt.n	800566a <_printf_float+0x36e>
 8005606:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005608:	459a      	cmp	sl, r3
 800560a:	dc3a      	bgt.n	8005682 <_printf_float+0x386>
 800560c:	6823      	ldr	r3, [r4, #0]
 800560e:	07da      	lsls	r2, r3, #31
 8005610:	d437      	bmi.n	8005682 <_printf_float+0x386>
 8005612:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005614:	ebaa 0903 	sub.w	r9, sl, r3
 8005618:	9b06      	ldr	r3, [sp, #24]
 800561a:	ebaa 0303 	sub.w	r3, sl, r3
 800561e:	4599      	cmp	r9, r3
 8005620:	bfa8      	it	ge
 8005622:	4699      	movge	r9, r3
 8005624:	f1b9 0f00 	cmp.w	r9, #0
 8005628:	dc33      	bgt.n	8005692 <_printf_float+0x396>
 800562a:	f04f 0800 	mov.w	r8, #0
 800562e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005632:	f104 0b1a 	add.w	fp, r4, #26
 8005636:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005638:	ebaa 0303 	sub.w	r3, sl, r3
 800563c:	eba3 0309 	sub.w	r3, r3, r9
 8005640:	4543      	cmp	r3, r8
 8005642:	f77f af79 	ble.w	8005538 <_printf_float+0x23c>
 8005646:	2301      	movs	r3, #1
 8005648:	465a      	mov	r2, fp
 800564a:	4631      	mov	r1, r6
 800564c:	4628      	mov	r0, r5
 800564e:	47b8      	blx	r7
 8005650:	3001      	adds	r0, #1
 8005652:	f43f aeae 	beq.w	80053b2 <_printf_float+0xb6>
 8005656:	f108 0801 	add.w	r8, r8, #1
 800565a:	e7ec      	b.n	8005636 <_printf_float+0x33a>
 800565c:	4642      	mov	r2, r8
 800565e:	4631      	mov	r1, r6
 8005660:	4628      	mov	r0, r5
 8005662:	47b8      	blx	r7
 8005664:	3001      	adds	r0, #1
 8005666:	d1c2      	bne.n	80055ee <_printf_float+0x2f2>
 8005668:	e6a3      	b.n	80053b2 <_printf_float+0xb6>
 800566a:	2301      	movs	r3, #1
 800566c:	4631      	mov	r1, r6
 800566e:	4628      	mov	r0, r5
 8005670:	9206      	str	r2, [sp, #24]
 8005672:	47b8      	blx	r7
 8005674:	3001      	adds	r0, #1
 8005676:	f43f ae9c 	beq.w	80053b2 <_printf_float+0xb6>
 800567a:	9a06      	ldr	r2, [sp, #24]
 800567c:	f10b 0b01 	add.w	fp, fp, #1
 8005680:	e7bb      	b.n	80055fa <_printf_float+0x2fe>
 8005682:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005686:	4631      	mov	r1, r6
 8005688:	4628      	mov	r0, r5
 800568a:	47b8      	blx	r7
 800568c:	3001      	adds	r0, #1
 800568e:	d1c0      	bne.n	8005612 <_printf_float+0x316>
 8005690:	e68f      	b.n	80053b2 <_printf_float+0xb6>
 8005692:	9a06      	ldr	r2, [sp, #24]
 8005694:	464b      	mov	r3, r9
 8005696:	4442      	add	r2, r8
 8005698:	4631      	mov	r1, r6
 800569a:	4628      	mov	r0, r5
 800569c:	47b8      	blx	r7
 800569e:	3001      	adds	r0, #1
 80056a0:	d1c3      	bne.n	800562a <_printf_float+0x32e>
 80056a2:	e686      	b.n	80053b2 <_printf_float+0xb6>
 80056a4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80056a8:	f1ba 0f01 	cmp.w	sl, #1
 80056ac:	dc01      	bgt.n	80056b2 <_printf_float+0x3b6>
 80056ae:	07db      	lsls	r3, r3, #31
 80056b0:	d536      	bpl.n	8005720 <_printf_float+0x424>
 80056b2:	2301      	movs	r3, #1
 80056b4:	4642      	mov	r2, r8
 80056b6:	4631      	mov	r1, r6
 80056b8:	4628      	mov	r0, r5
 80056ba:	47b8      	blx	r7
 80056bc:	3001      	adds	r0, #1
 80056be:	f43f ae78 	beq.w	80053b2 <_printf_float+0xb6>
 80056c2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80056c6:	4631      	mov	r1, r6
 80056c8:	4628      	mov	r0, r5
 80056ca:	47b8      	blx	r7
 80056cc:	3001      	adds	r0, #1
 80056ce:	f43f ae70 	beq.w	80053b2 <_printf_float+0xb6>
 80056d2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80056d6:	2200      	movs	r2, #0
 80056d8:	2300      	movs	r3, #0
 80056da:	f10a 3aff 	add.w	sl, sl, #4294967295
 80056de:	f7fb fa13 	bl	8000b08 <__aeabi_dcmpeq>
 80056e2:	b9c0      	cbnz	r0, 8005716 <_printf_float+0x41a>
 80056e4:	4653      	mov	r3, sl
 80056e6:	f108 0201 	add.w	r2, r8, #1
 80056ea:	4631      	mov	r1, r6
 80056ec:	4628      	mov	r0, r5
 80056ee:	47b8      	blx	r7
 80056f0:	3001      	adds	r0, #1
 80056f2:	d10c      	bne.n	800570e <_printf_float+0x412>
 80056f4:	e65d      	b.n	80053b2 <_printf_float+0xb6>
 80056f6:	2301      	movs	r3, #1
 80056f8:	465a      	mov	r2, fp
 80056fa:	4631      	mov	r1, r6
 80056fc:	4628      	mov	r0, r5
 80056fe:	47b8      	blx	r7
 8005700:	3001      	adds	r0, #1
 8005702:	f43f ae56 	beq.w	80053b2 <_printf_float+0xb6>
 8005706:	f108 0801 	add.w	r8, r8, #1
 800570a:	45d0      	cmp	r8, sl
 800570c:	dbf3      	blt.n	80056f6 <_printf_float+0x3fa>
 800570e:	464b      	mov	r3, r9
 8005710:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005714:	e6df      	b.n	80054d6 <_printf_float+0x1da>
 8005716:	f04f 0800 	mov.w	r8, #0
 800571a:	f104 0b1a 	add.w	fp, r4, #26
 800571e:	e7f4      	b.n	800570a <_printf_float+0x40e>
 8005720:	2301      	movs	r3, #1
 8005722:	4642      	mov	r2, r8
 8005724:	e7e1      	b.n	80056ea <_printf_float+0x3ee>
 8005726:	2301      	movs	r3, #1
 8005728:	464a      	mov	r2, r9
 800572a:	4631      	mov	r1, r6
 800572c:	4628      	mov	r0, r5
 800572e:	47b8      	blx	r7
 8005730:	3001      	adds	r0, #1
 8005732:	f43f ae3e 	beq.w	80053b2 <_printf_float+0xb6>
 8005736:	f108 0801 	add.w	r8, r8, #1
 800573a:	68e3      	ldr	r3, [r4, #12]
 800573c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800573e:	1a5b      	subs	r3, r3, r1
 8005740:	4543      	cmp	r3, r8
 8005742:	dcf0      	bgt.n	8005726 <_printf_float+0x42a>
 8005744:	e6fc      	b.n	8005540 <_printf_float+0x244>
 8005746:	f04f 0800 	mov.w	r8, #0
 800574a:	f104 0919 	add.w	r9, r4, #25
 800574e:	e7f4      	b.n	800573a <_printf_float+0x43e>

08005750 <_printf_common>:
 8005750:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005754:	4616      	mov	r6, r2
 8005756:	4698      	mov	r8, r3
 8005758:	688a      	ldr	r2, [r1, #8]
 800575a:	690b      	ldr	r3, [r1, #16]
 800575c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005760:	4293      	cmp	r3, r2
 8005762:	bfb8      	it	lt
 8005764:	4613      	movlt	r3, r2
 8005766:	6033      	str	r3, [r6, #0]
 8005768:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800576c:	4607      	mov	r7, r0
 800576e:	460c      	mov	r4, r1
 8005770:	b10a      	cbz	r2, 8005776 <_printf_common+0x26>
 8005772:	3301      	adds	r3, #1
 8005774:	6033      	str	r3, [r6, #0]
 8005776:	6823      	ldr	r3, [r4, #0]
 8005778:	0699      	lsls	r1, r3, #26
 800577a:	bf42      	ittt	mi
 800577c:	6833      	ldrmi	r3, [r6, #0]
 800577e:	3302      	addmi	r3, #2
 8005780:	6033      	strmi	r3, [r6, #0]
 8005782:	6825      	ldr	r5, [r4, #0]
 8005784:	f015 0506 	ands.w	r5, r5, #6
 8005788:	d106      	bne.n	8005798 <_printf_common+0x48>
 800578a:	f104 0a19 	add.w	sl, r4, #25
 800578e:	68e3      	ldr	r3, [r4, #12]
 8005790:	6832      	ldr	r2, [r6, #0]
 8005792:	1a9b      	subs	r3, r3, r2
 8005794:	42ab      	cmp	r3, r5
 8005796:	dc26      	bgt.n	80057e6 <_printf_common+0x96>
 8005798:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800579c:	6822      	ldr	r2, [r4, #0]
 800579e:	3b00      	subs	r3, #0
 80057a0:	bf18      	it	ne
 80057a2:	2301      	movne	r3, #1
 80057a4:	0692      	lsls	r2, r2, #26
 80057a6:	d42b      	bmi.n	8005800 <_printf_common+0xb0>
 80057a8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80057ac:	4641      	mov	r1, r8
 80057ae:	4638      	mov	r0, r7
 80057b0:	47c8      	blx	r9
 80057b2:	3001      	adds	r0, #1
 80057b4:	d01e      	beq.n	80057f4 <_printf_common+0xa4>
 80057b6:	6823      	ldr	r3, [r4, #0]
 80057b8:	6922      	ldr	r2, [r4, #16]
 80057ba:	f003 0306 	and.w	r3, r3, #6
 80057be:	2b04      	cmp	r3, #4
 80057c0:	bf02      	ittt	eq
 80057c2:	68e5      	ldreq	r5, [r4, #12]
 80057c4:	6833      	ldreq	r3, [r6, #0]
 80057c6:	1aed      	subeq	r5, r5, r3
 80057c8:	68a3      	ldr	r3, [r4, #8]
 80057ca:	bf0c      	ite	eq
 80057cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80057d0:	2500      	movne	r5, #0
 80057d2:	4293      	cmp	r3, r2
 80057d4:	bfc4      	itt	gt
 80057d6:	1a9b      	subgt	r3, r3, r2
 80057d8:	18ed      	addgt	r5, r5, r3
 80057da:	2600      	movs	r6, #0
 80057dc:	341a      	adds	r4, #26
 80057de:	42b5      	cmp	r5, r6
 80057e0:	d11a      	bne.n	8005818 <_printf_common+0xc8>
 80057e2:	2000      	movs	r0, #0
 80057e4:	e008      	b.n	80057f8 <_printf_common+0xa8>
 80057e6:	2301      	movs	r3, #1
 80057e8:	4652      	mov	r2, sl
 80057ea:	4641      	mov	r1, r8
 80057ec:	4638      	mov	r0, r7
 80057ee:	47c8      	blx	r9
 80057f0:	3001      	adds	r0, #1
 80057f2:	d103      	bne.n	80057fc <_printf_common+0xac>
 80057f4:	f04f 30ff 	mov.w	r0, #4294967295
 80057f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057fc:	3501      	adds	r5, #1
 80057fe:	e7c6      	b.n	800578e <_printf_common+0x3e>
 8005800:	18e1      	adds	r1, r4, r3
 8005802:	1c5a      	adds	r2, r3, #1
 8005804:	2030      	movs	r0, #48	@ 0x30
 8005806:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800580a:	4422      	add	r2, r4
 800580c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005810:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005814:	3302      	adds	r3, #2
 8005816:	e7c7      	b.n	80057a8 <_printf_common+0x58>
 8005818:	2301      	movs	r3, #1
 800581a:	4622      	mov	r2, r4
 800581c:	4641      	mov	r1, r8
 800581e:	4638      	mov	r0, r7
 8005820:	47c8      	blx	r9
 8005822:	3001      	adds	r0, #1
 8005824:	d0e6      	beq.n	80057f4 <_printf_common+0xa4>
 8005826:	3601      	adds	r6, #1
 8005828:	e7d9      	b.n	80057de <_printf_common+0x8e>
	...

0800582c <_printf_i>:
 800582c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005830:	7e0f      	ldrb	r7, [r1, #24]
 8005832:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005834:	2f78      	cmp	r7, #120	@ 0x78
 8005836:	4691      	mov	r9, r2
 8005838:	4680      	mov	r8, r0
 800583a:	460c      	mov	r4, r1
 800583c:	469a      	mov	sl, r3
 800583e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005842:	d807      	bhi.n	8005854 <_printf_i+0x28>
 8005844:	2f62      	cmp	r7, #98	@ 0x62
 8005846:	d80a      	bhi.n	800585e <_printf_i+0x32>
 8005848:	2f00      	cmp	r7, #0
 800584a:	f000 80d2 	beq.w	80059f2 <_printf_i+0x1c6>
 800584e:	2f58      	cmp	r7, #88	@ 0x58
 8005850:	f000 80b9 	beq.w	80059c6 <_printf_i+0x19a>
 8005854:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005858:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800585c:	e03a      	b.n	80058d4 <_printf_i+0xa8>
 800585e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005862:	2b15      	cmp	r3, #21
 8005864:	d8f6      	bhi.n	8005854 <_printf_i+0x28>
 8005866:	a101      	add	r1, pc, #4	@ (adr r1, 800586c <_printf_i+0x40>)
 8005868:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800586c:	080058c5 	.word	0x080058c5
 8005870:	080058d9 	.word	0x080058d9
 8005874:	08005855 	.word	0x08005855
 8005878:	08005855 	.word	0x08005855
 800587c:	08005855 	.word	0x08005855
 8005880:	08005855 	.word	0x08005855
 8005884:	080058d9 	.word	0x080058d9
 8005888:	08005855 	.word	0x08005855
 800588c:	08005855 	.word	0x08005855
 8005890:	08005855 	.word	0x08005855
 8005894:	08005855 	.word	0x08005855
 8005898:	080059d9 	.word	0x080059d9
 800589c:	08005903 	.word	0x08005903
 80058a0:	08005993 	.word	0x08005993
 80058a4:	08005855 	.word	0x08005855
 80058a8:	08005855 	.word	0x08005855
 80058ac:	080059fb 	.word	0x080059fb
 80058b0:	08005855 	.word	0x08005855
 80058b4:	08005903 	.word	0x08005903
 80058b8:	08005855 	.word	0x08005855
 80058bc:	08005855 	.word	0x08005855
 80058c0:	0800599b 	.word	0x0800599b
 80058c4:	6833      	ldr	r3, [r6, #0]
 80058c6:	1d1a      	adds	r2, r3, #4
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	6032      	str	r2, [r6, #0]
 80058cc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80058d0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80058d4:	2301      	movs	r3, #1
 80058d6:	e09d      	b.n	8005a14 <_printf_i+0x1e8>
 80058d8:	6833      	ldr	r3, [r6, #0]
 80058da:	6820      	ldr	r0, [r4, #0]
 80058dc:	1d19      	adds	r1, r3, #4
 80058de:	6031      	str	r1, [r6, #0]
 80058e0:	0606      	lsls	r6, r0, #24
 80058e2:	d501      	bpl.n	80058e8 <_printf_i+0xbc>
 80058e4:	681d      	ldr	r5, [r3, #0]
 80058e6:	e003      	b.n	80058f0 <_printf_i+0xc4>
 80058e8:	0645      	lsls	r5, r0, #25
 80058ea:	d5fb      	bpl.n	80058e4 <_printf_i+0xb8>
 80058ec:	f9b3 5000 	ldrsh.w	r5, [r3]
 80058f0:	2d00      	cmp	r5, #0
 80058f2:	da03      	bge.n	80058fc <_printf_i+0xd0>
 80058f4:	232d      	movs	r3, #45	@ 0x2d
 80058f6:	426d      	negs	r5, r5
 80058f8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80058fc:	4859      	ldr	r0, [pc, #356]	@ (8005a64 <_printf_i+0x238>)
 80058fe:	230a      	movs	r3, #10
 8005900:	e011      	b.n	8005926 <_printf_i+0xfa>
 8005902:	6821      	ldr	r1, [r4, #0]
 8005904:	6833      	ldr	r3, [r6, #0]
 8005906:	0608      	lsls	r0, r1, #24
 8005908:	f853 5b04 	ldr.w	r5, [r3], #4
 800590c:	d402      	bmi.n	8005914 <_printf_i+0xe8>
 800590e:	0649      	lsls	r1, r1, #25
 8005910:	bf48      	it	mi
 8005912:	b2ad      	uxthmi	r5, r5
 8005914:	2f6f      	cmp	r7, #111	@ 0x6f
 8005916:	4853      	ldr	r0, [pc, #332]	@ (8005a64 <_printf_i+0x238>)
 8005918:	6033      	str	r3, [r6, #0]
 800591a:	bf14      	ite	ne
 800591c:	230a      	movne	r3, #10
 800591e:	2308      	moveq	r3, #8
 8005920:	2100      	movs	r1, #0
 8005922:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005926:	6866      	ldr	r6, [r4, #4]
 8005928:	60a6      	str	r6, [r4, #8]
 800592a:	2e00      	cmp	r6, #0
 800592c:	bfa2      	ittt	ge
 800592e:	6821      	ldrge	r1, [r4, #0]
 8005930:	f021 0104 	bicge.w	r1, r1, #4
 8005934:	6021      	strge	r1, [r4, #0]
 8005936:	b90d      	cbnz	r5, 800593c <_printf_i+0x110>
 8005938:	2e00      	cmp	r6, #0
 800593a:	d04b      	beq.n	80059d4 <_printf_i+0x1a8>
 800593c:	4616      	mov	r6, r2
 800593e:	fbb5 f1f3 	udiv	r1, r5, r3
 8005942:	fb03 5711 	mls	r7, r3, r1, r5
 8005946:	5dc7      	ldrb	r7, [r0, r7]
 8005948:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800594c:	462f      	mov	r7, r5
 800594e:	42bb      	cmp	r3, r7
 8005950:	460d      	mov	r5, r1
 8005952:	d9f4      	bls.n	800593e <_printf_i+0x112>
 8005954:	2b08      	cmp	r3, #8
 8005956:	d10b      	bne.n	8005970 <_printf_i+0x144>
 8005958:	6823      	ldr	r3, [r4, #0]
 800595a:	07df      	lsls	r7, r3, #31
 800595c:	d508      	bpl.n	8005970 <_printf_i+0x144>
 800595e:	6923      	ldr	r3, [r4, #16]
 8005960:	6861      	ldr	r1, [r4, #4]
 8005962:	4299      	cmp	r1, r3
 8005964:	bfde      	ittt	le
 8005966:	2330      	movle	r3, #48	@ 0x30
 8005968:	f806 3c01 	strble.w	r3, [r6, #-1]
 800596c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005970:	1b92      	subs	r2, r2, r6
 8005972:	6122      	str	r2, [r4, #16]
 8005974:	f8cd a000 	str.w	sl, [sp]
 8005978:	464b      	mov	r3, r9
 800597a:	aa03      	add	r2, sp, #12
 800597c:	4621      	mov	r1, r4
 800597e:	4640      	mov	r0, r8
 8005980:	f7ff fee6 	bl	8005750 <_printf_common>
 8005984:	3001      	adds	r0, #1
 8005986:	d14a      	bne.n	8005a1e <_printf_i+0x1f2>
 8005988:	f04f 30ff 	mov.w	r0, #4294967295
 800598c:	b004      	add	sp, #16
 800598e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005992:	6823      	ldr	r3, [r4, #0]
 8005994:	f043 0320 	orr.w	r3, r3, #32
 8005998:	6023      	str	r3, [r4, #0]
 800599a:	4833      	ldr	r0, [pc, #204]	@ (8005a68 <_printf_i+0x23c>)
 800599c:	2778      	movs	r7, #120	@ 0x78
 800599e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80059a2:	6823      	ldr	r3, [r4, #0]
 80059a4:	6831      	ldr	r1, [r6, #0]
 80059a6:	061f      	lsls	r7, r3, #24
 80059a8:	f851 5b04 	ldr.w	r5, [r1], #4
 80059ac:	d402      	bmi.n	80059b4 <_printf_i+0x188>
 80059ae:	065f      	lsls	r7, r3, #25
 80059b0:	bf48      	it	mi
 80059b2:	b2ad      	uxthmi	r5, r5
 80059b4:	6031      	str	r1, [r6, #0]
 80059b6:	07d9      	lsls	r1, r3, #31
 80059b8:	bf44      	itt	mi
 80059ba:	f043 0320 	orrmi.w	r3, r3, #32
 80059be:	6023      	strmi	r3, [r4, #0]
 80059c0:	b11d      	cbz	r5, 80059ca <_printf_i+0x19e>
 80059c2:	2310      	movs	r3, #16
 80059c4:	e7ac      	b.n	8005920 <_printf_i+0xf4>
 80059c6:	4827      	ldr	r0, [pc, #156]	@ (8005a64 <_printf_i+0x238>)
 80059c8:	e7e9      	b.n	800599e <_printf_i+0x172>
 80059ca:	6823      	ldr	r3, [r4, #0]
 80059cc:	f023 0320 	bic.w	r3, r3, #32
 80059d0:	6023      	str	r3, [r4, #0]
 80059d2:	e7f6      	b.n	80059c2 <_printf_i+0x196>
 80059d4:	4616      	mov	r6, r2
 80059d6:	e7bd      	b.n	8005954 <_printf_i+0x128>
 80059d8:	6833      	ldr	r3, [r6, #0]
 80059da:	6825      	ldr	r5, [r4, #0]
 80059dc:	6961      	ldr	r1, [r4, #20]
 80059de:	1d18      	adds	r0, r3, #4
 80059e0:	6030      	str	r0, [r6, #0]
 80059e2:	062e      	lsls	r6, r5, #24
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	d501      	bpl.n	80059ec <_printf_i+0x1c0>
 80059e8:	6019      	str	r1, [r3, #0]
 80059ea:	e002      	b.n	80059f2 <_printf_i+0x1c6>
 80059ec:	0668      	lsls	r0, r5, #25
 80059ee:	d5fb      	bpl.n	80059e8 <_printf_i+0x1bc>
 80059f0:	8019      	strh	r1, [r3, #0]
 80059f2:	2300      	movs	r3, #0
 80059f4:	6123      	str	r3, [r4, #16]
 80059f6:	4616      	mov	r6, r2
 80059f8:	e7bc      	b.n	8005974 <_printf_i+0x148>
 80059fa:	6833      	ldr	r3, [r6, #0]
 80059fc:	1d1a      	adds	r2, r3, #4
 80059fe:	6032      	str	r2, [r6, #0]
 8005a00:	681e      	ldr	r6, [r3, #0]
 8005a02:	6862      	ldr	r2, [r4, #4]
 8005a04:	2100      	movs	r1, #0
 8005a06:	4630      	mov	r0, r6
 8005a08:	f7fa fc02 	bl	8000210 <memchr>
 8005a0c:	b108      	cbz	r0, 8005a12 <_printf_i+0x1e6>
 8005a0e:	1b80      	subs	r0, r0, r6
 8005a10:	6060      	str	r0, [r4, #4]
 8005a12:	6863      	ldr	r3, [r4, #4]
 8005a14:	6123      	str	r3, [r4, #16]
 8005a16:	2300      	movs	r3, #0
 8005a18:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005a1c:	e7aa      	b.n	8005974 <_printf_i+0x148>
 8005a1e:	6923      	ldr	r3, [r4, #16]
 8005a20:	4632      	mov	r2, r6
 8005a22:	4649      	mov	r1, r9
 8005a24:	4640      	mov	r0, r8
 8005a26:	47d0      	blx	sl
 8005a28:	3001      	adds	r0, #1
 8005a2a:	d0ad      	beq.n	8005988 <_printf_i+0x15c>
 8005a2c:	6823      	ldr	r3, [r4, #0]
 8005a2e:	079b      	lsls	r3, r3, #30
 8005a30:	d413      	bmi.n	8005a5a <_printf_i+0x22e>
 8005a32:	68e0      	ldr	r0, [r4, #12]
 8005a34:	9b03      	ldr	r3, [sp, #12]
 8005a36:	4298      	cmp	r0, r3
 8005a38:	bfb8      	it	lt
 8005a3a:	4618      	movlt	r0, r3
 8005a3c:	e7a6      	b.n	800598c <_printf_i+0x160>
 8005a3e:	2301      	movs	r3, #1
 8005a40:	4632      	mov	r2, r6
 8005a42:	4649      	mov	r1, r9
 8005a44:	4640      	mov	r0, r8
 8005a46:	47d0      	blx	sl
 8005a48:	3001      	adds	r0, #1
 8005a4a:	d09d      	beq.n	8005988 <_printf_i+0x15c>
 8005a4c:	3501      	adds	r5, #1
 8005a4e:	68e3      	ldr	r3, [r4, #12]
 8005a50:	9903      	ldr	r1, [sp, #12]
 8005a52:	1a5b      	subs	r3, r3, r1
 8005a54:	42ab      	cmp	r3, r5
 8005a56:	dcf2      	bgt.n	8005a3e <_printf_i+0x212>
 8005a58:	e7eb      	b.n	8005a32 <_printf_i+0x206>
 8005a5a:	2500      	movs	r5, #0
 8005a5c:	f104 0619 	add.w	r6, r4, #25
 8005a60:	e7f5      	b.n	8005a4e <_printf_i+0x222>
 8005a62:	bf00      	nop
 8005a64:	08007bfa 	.word	0x08007bfa
 8005a68:	08007c0b 	.word	0x08007c0b

08005a6c <std>:
 8005a6c:	2300      	movs	r3, #0
 8005a6e:	b510      	push	{r4, lr}
 8005a70:	4604      	mov	r4, r0
 8005a72:	e9c0 3300 	strd	r3, r3, [r0]
 8005a76:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005a7a:	6083      	str	r3, [r0, #8]
 8005a7c:	8181      	strh	r1, [r0, #12]
 8005a7e:	6643      	str	r3, [r0, #100]	@ 0x64
 8005a80:	81c2      	strh	r2, [r0, #14]
 8005a82:	6183      	str	r3, [r0, #24]
 8005a84:	4619      	mov	r1, r3
 8005a86:	2208      	movs	r2, #8
 8005a88:	305c      	adds	r0, #92	@ 0x5c
 8005a8a:	f000 f9f9 	bl	8005e80 <memset>
 8005a8e:	4b0d      	ldr	r3, [pc, #52]	@ (8005ac4 <std+0x58>)
 8005a90:	6263      	str	r3, [r4, #36]	@ 0x24
 8005a92:	4b0d      	ldr	r3, [pc, #52]	@ (8005ac8 <std+0x5c>)
 8005a94:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005a96:	4b0d      	ldr	r3, [pc, #52]	@ (8005acc <std+0x60>)
 8005a98:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005a9a:	4b0d      	ldr	r3, [pc, #52]	@ (8005ad0 <std+0x64>)
 8005a9c:	6323      	str	r3, [r4, #48]	@ 0x30
 8005a9e:	4b0d      	ldr	r3, [pc, #52]	@ (8005ad4 <std+0x68>)
 8005aa0:	6224      	str	r4, [r4, #32]
 8005aa2:	429c      	cmp	r4, r3
 8005aa4:	d006      	beq.n	8005ab4 <std+0x48>
 8005aa6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005aaa:	4294      	cmp	r4, r2
 8005aac:	d002      	beq.n	8005ab4 <std+0x48>
 8005aae:	33d0      	adds	r3, #208	@ 0xd0
 8005ab0:	429c      	cmp	r4, r3
 8005ab2:	d105      	bne.n	8005ac0 <std+0x54>
 8005ab4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005ab8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005abc:	f000 ba5c 	b.w	8005f78 <__retarget_lock_init_recursive>
 8005ac0:	bd10      	pop	{r4, pc}
 8005ac2:	bf00      	nop
 8005ac4:	08005cd1 	.word	0x08005cd1
 8005ac8:	08005cf3 	.word	0x08005cf3
 8005acc:	08005d2b 	.word	0x08005d2b
 8005ad0:	08005d4f 	.word	0x08005d4f
 8005ad4:	20000644 	.word	0x20000644

08005ad8 <stdio_exit_handler>:
 8005ad8:	4a02      	ldr	r2, [pc, #8]	@ (8005ae4 <stdio_exit_handler+0xc>)
 8005ada:	4903      	ldr	r1, [pc, #12]	@ (8005ae8 <stdio_exit_handler+0x10>)
 8005adc:	4803      	ldr	r0, [pc, #12]	@ (8005aec <stdio_exit_handler+0x14>)
 8005ade:	f000 b869 	b.w	8005bb4 <_fwalk_sglue>
 8005ae2:	bf00      	nop
 8005ae4:	2000000c 	.word	0x2000000c
 8005ae8:	080078a9 	.word	0x080078a9
 8005aec:	2000001c 	.word	0x2000001c

08005af0 <cleanup_stdio>:
 8005af0:	6841      	ldr	r1, [r0, #4]
 8005af2:	4b0c      	ldr	r3, [pc, #48]	@ (8005b24 <cleanup_stdio+0x34>)
 8005af4:	4299      	cmp	r1, r3
 8005af6:	b510      	push	{r4, lr}
 8005af8:	4604      	mov	r4, r0
 8005afa:	d001      	beq.n	8005b00 <cleanup_stdio+0x10>
 8005afc:	f001 fed4 	bl	80078a8 <_fflush_r>
 8005b00:	68a1      	ldr	r1, [r4, #8]
 8005b02:	4b09      	ldr	r3, [pc, #36]	@ (8005b28 <cleanup_stdio+0x38>)
 8005b04:	4299      	cmp	r1, r3
 8005b06:	d002      	beq.n	8005b0e <cleanup_stdio+0x1e>
 8005b08:	4620      	mov	r0, r4
 8005b0a:	f001 fecd 	bl	80078a8 <_fflush_r>
 8005b0e:	68e1      	ldr	r1, [r4, #12]
 8005b10:	4b06      	ldr	r3, [pc, #24]	@ (8005b2c <cleanup_stdio+0x3c>)
 8005b12:	4299      	cmp	r1, r3
 8005b14:	d004      	beq.n	8005b20 <cleanup_stdio+0x30>
 8005b16:	4620      	mov	r0, r4
 8005b18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b1c:	f001 bec4 	b.w	80078a8 <_fflush_r>
 8005b20:	bd10      	pop	{r4, pc}
 8005b22:	bf00      	nop
 8005b24:	20000644 	.word	0x20000644
 8005b28:	200006ac 	.word	0x200006ac
 8005b2c:	20000714 	.word	0x20000714

08005b30 <global_stdio_init.part.0>:
 8005b30:	b510      	push	{r4, lr}
 8005b32:	4b0b      	ldr	r3, [pc, #44]	@ (8005b60 <global_stdio_init.part.0+0x30>)
 8005b34:	4c0b      	ldr	r4, [pc, #44]	@ (8005b64 <global_stdio_init.part.0+0x34>)
 8005b36:	4a0c      	ldr	r2, [pc, #48]	@ (8005b68 <global_stdio_init.part.0+0x38>)
 8005b38:	601a      	str	r2, [r3, #0]
 8005b3a:	4620      	mov	r0, r4
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	2104      	movs	r1, #4
 8005b40:	f7ff ff94 	bl	8005a6c <std>
 8005b44:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005b48:	2201      	movs	r2, #1
 8005b4a:	2109      	movs	r1, #9
 8005b4c:	f7ff ff8e 	bl	8005a6c <std>
 8005b50:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005b54:	2202      	movs	r2, #2
 8005b56:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b5a:	2112      	movs	r1, #18
 8005b5c:	f7ff bf86 	b.w	8005a6c <std>
 8005b60:	2000077c 	.word	0x2000077c
 8005b64:	20000644 	.word	0x20000644
 8005b68:	08005ad9 	.word	0x08005ad9

08005b6c <__sfp_lock_acquire>:
 8005b6c:	4801      	ldr	r0, [pc, #4]	@ (8005b74 <__sfp_lock_acquire+0x8>)
 8005b6e:	f000 ba04 	b.w	8005f7a <__retarget_lock_acquire_recursive>
 8005b72:	bf00      	nop
 8005b74:	20000785 	.word	0x20000785

08005b78 <__sfp_lock_release>:
 8005b78:	4801      	ldr	r0, [pc, #4]	@ (8005b80 <__sfp_lock_release+0x8>)
 8005b7a:	f000 b9ff 	b.w	8005f7c <__retarget_lock_release_recursive>
 8005b7e:	bf00      	nop
 8005b80:	20000785 	.word	0x20000785

08005b84 <__sinit>:
 8005b84:	b510      	push	{r4, lr}
 8005b86:	4604      	mov	r4, r0
 8005b88:	f7ff fff0 	bl	8005b6c <__sfp_lock_acquire>
 8005b8c:	6a23      	ldr	r3, [r4, #32]
 8005b8e:	b11b      	cbz	r3, 8005b98 <__sinit+0x14>
 8005b90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b94:	f7ff bff0 	b.w	8005b78 <__sfp_lock_release>
 8005b98:	4b04      	ldr	r3, [pc, #16]	@ (8005bac <__sinit+0x28>)
 8005b9a:	6223      	str	r3, [r4, #32]
 8005b9c:	4b04      	ldr	r3, [pc, #16]	@ (8005bb0 <__sinit+0x2c>)
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d1f5      	bne.n	8005b90 <__sinit+0xc>
 8005ba4:	f7ff ffc4 	bl	8005b30 <global_stdio_init.part.0>
 8005ba8:	e7f2      	b.n	8005b90 <__sinit+0xc>
 8005baa:	bf00      	nop
 8005bac:	08005af1 	.word	0x08005af1
 8005bb0:	2000077c 	.word	0x2000077c

08005bb4 <_fwalk_sglue>:
 8005bb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005bb8:	4607      	mov	r7, r0
 8005bba:	4688      	mov	r8, r1
 8005bbc:	4614      	mov	r4, r2
 8005bbe:	2600      	movs	r6, #0
 8005bc0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005bc4:	f1b9 0901 	subs.w	r9, r9, #1
 8005bc8:	d505      	bpl.n	8005bd6 <_fwalk_sglue+0x22>
 8005bca:	6824      	ldr	r4, [r4, #0]
 8005bcc:	2c00      	cmp	r4, #0
 8005bce:	d1f7      	bne.n	8005bc0 <_fwalk_sglue+0xc>
 8005bd0:	4630      	mov	r0, r6
 8005bd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005bd6:	89ab      	ldrh	r3, [r5, #12]
 8005bd8:	2b01      	cmp	r3, #1
 8005bda:	d907      	bls.n	8005bec <_fwalk_sglue+0x38>
 8005bdc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005be0:	3301      	adds	r3, #1
 8005be2:	d003      	beq.n	8005bec <_fwalk_sglue+0x38>
 8005be4:	4629      	mov	r1, r5
 8005be6:	4638      	mov	r0, r7
 8005be8:	47c0      	blx	r8
 8005bea:	4306      	orrs	r6, r0
 8005bec:	3568      	adds	r5, #104	@ 0x68
 8005bee:	e7e9      	b.n	8005bc4 <_fwalk_sglue+0x10>

08005bf0 <iprintf>:
 8005bf0:	b40f      	push	{r0, r1, r2, r3}
 8005bf2:	b507      	push	{r0, r1, r2, lr}
 8005bf4:	4906      	ldr	r1, [pc, #24]	@ (8005c10 <iprintf+0x20>)
 8005bf6:	ab04      	add	r3, sp, #16
 8005bf8:	6808      	ldr	r0, [r1, #0]
 8005bfa:	f853 2b04 	ldr.w	r2, [r3], #4
 8005bfe:	6881      	ldr	r1, [r0, #8]
 8005c00:	9301      	str	r3, [sp, #4]
 8005c02:	f001 fcb5 	bl	8007570 <_vfiprintf_r>
 8005c06:	b003      	add	sp, #12
 8005c08:	f85d eb04 	ldr.w	lr, [sp], #4
 8005c0c:	b004      	add	sp, #16
 8005c0e:	4770      	bx	lr
 8005c10:	20000018 	.word	0x20000018

08005c14 <_puts_r>:
 8005c14:	6a03      	ldr	r3, [r0, #32]
 8005c16:	b570      	push	{r4, r5, r6, lr}
 8005c18:	6884      	ldr	r4, [r0, #8]
 8005c1a:	4605      	mov	r5, r0
 8005c1c:	460e      	mov	r6, r1
 8005c1e:	b90b      	cbnz	r3, 8005c24 <_puts_r+0x10>
 8005c20:	f7ff ffb0 	bl	8005b84 <__sinit>
 8005c24:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005c26:	07db      	lsls	r3, r3, #31
 8005c28:	d405      	bmi.n	8005c36 <_puts_r+0x22>
 8005c2a:	89a3      	ldrh	r3, [r4, #12]
 8005c2c:	0598      	lsls	r0, r3, #22
 8005c2e:	d402      	bmi.n	8005c36 <_puts_r+0x22>
 8005c30:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005c32:	f000 f9a2 	bl	8005f7a <__retarget_lock_acquire_recursive>
 8005c36:	89a3      	ldrh	r3, [r4, #12]
 8005c38:	0719      	lsls	r1, r3, #28
 8005c3a:	d502      	bpl.n	8005c42 <_puts_r+0x2e>
 8005c3c:	6923      	ldr	r3, [r4, #16]
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d135      	bne.n	8005cae <_puts_r+0x9a>
 8005c42:	4621      	mov	r1, r4
 8005c44:	4628      	mov	r0, r5
 8005c46:	f000 f8c5 	bl	8005dd4 <__swsetup_r>
 8005c4a:	b380      	cbz	r0, 8005cae <_puts_r+0x9a>
 8005c4c:	f04f 35ff 	mov.w	r5, #4294967295
 8005c50:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005c52:	07da      	lsls	r2, r3, #31
 8005c54:	d405      	bmi.n	8005c62 <_puts_r+0x4e>
 8005c56:	89a3      	ldrh	r3, [r4, #12]
 8005c58:	059b      	lsls	r3, r3, #22
 8005c5a:	d402      	bmi.n	8005c62 <_puts_r+0x4e>
 8005c5c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005c5e:	f000 f98d 	bl	8005f7c <__retarget_lock_release_recursive>
 8005c62:	4628      	mov	r0, r5
 8005c64:	bd70      	pop	{r4, r5, r6, pc}
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	da04      	bge.n	8005c74 <_puts_r+0x60>
 8005c6a:	69a2      	ldr	r2, [r4, #24]
 8005c6c:	429a      	cmp	r2, r3
 8005c6e:	dc17      	bgt.n	8005ca0 <_puts_r+0x8c>
 8005c70:	290a      	cmp	r1, #10
 8005c72:	d015      	beq.n	8005ca0 <_puts_r+0x8c>
 8005c74:	6823      	ldr	r3, [r4, #0]
 8005c76:	1c5a      	adds	r2, r3, #1
 8005c78:	6022      	str	r2, [r4, #0]
 8005c7a:	7019      	strb	r1, [r3, #0]
 8005c7c:	68a3      	ldr	r3, [r4, #8]
 8005c7e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005c82:	3b01      	subs	r3, #1
 8005c84:	60a3      	str	r3, [r4, #8]
 8005c86:	2900      	cmp	r1, #0
 8005c88:	d1ed      	bne.n	8005c66 <_puts_r+0x52>
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	da11      	bge.n	8005cb2 <_puts_r+0x9e>
 8005c8e:	4622      	mov	r2, r4
 8005c90:	210a      	movs	r1, #10
 8005c92:	4628      	mov	r0, r5
 8005c94:	f000 f85f 	bl	8005d56 <__swbuf_r>
 8005c98:	3001      	adds	r0, #1
 8005c9a:	d0d7      	beq.n	8005c4c <_puts_r+0x38>
 8005c9c:	250a      	movs	r5, #10
 8005c9e:	e7d7      	b.n	8005c50 <_puts_r+0x3c>
 8005ca0:	4622      	mov	r2, r4
 8005ca2:	4628      	mov	r0, r5
 8005ca4:	f000 f857 	bl	8005d56 <__swbuf_r>
 8005ca8:	3001      	adds	r0, #1
 8005caa:	d1e7      	bne.n	8005c7c <_puts_r+0x68>
 8005cac:	e7ce      	b.n	8005c4c <_puts_r+0x38>
 8005cae:	3e01      	subs	r6, #1
 8005cb0:	e7e4      	b.n	8005c7c <_puts_r+0x68>
 8005cb2:	6823      	ldr	r3, [r4, #0]
 8005cb4:	1c5a      	adds	r2, r3, #1
 8005cb6:	6022      	str	r2, [r4, #0]
 8005cb8:	220a      	movs	r2, #10
 8005cba:	701a      	strb	r2, [r3, #0]
 8005cbc:	e7ee      	b.n	8005c9c <_puts_r+0x88>
	...

08005cc0 <puts>:
 8005cc0:	4b02      	ldr	r3, [pc, #8]	@ (8005ccc <puts+0xc>)
 8005cc2:	4601      	mov	r1, r0
 8005cc4:	6818      	ldr	r0, [r3, #0]
 8005cc6:	f7ff bfa5 	b.w	8005c14 <_puts_r>
 8005cca:	bf00      	nop
 8005ccc:	20000018 	.word	0x20000018

08005cd0 <__sread>:
 8005cd0:	b510      	push	{r4, lr}
 8005cd2:	460c      	mov	r4, r1
 8005cd4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005cd8:	f000 f900 	bl	8005edc <_read_r>
 8005cdc:	2800      	cmp	r0, #0
 8005cde:	bfab      	itete	ge
 8005ce0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005ce2:	89a3      	ldrhlt	r3, [r4, #12]
 8005ce4:	181b      	addge	r3, r3, r0
 8005ce6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005cea:	bfac      	ite	ge
 8005cec:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005cee:	81a3      	strhlt	r3, [r4, #12]
 8005cf0:	bd10      	pop	{r4, pc}

08005cf2 <__swrite>:
 8005cf2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005cf6:	461f      	mov	r7, r3
 8005cf8:	898b      	ldrh	r3, [r1, #12]
 8005cfa:	05db      	lsls	r3, r3, #23
 8005cfc:	4605      	mov	r5, r0
 8005cfe:	460c      	mov	r4, r1
 8005d00:	4616      	mov	r6, r2
 8005d02:	d505      	bpl.n	8005d10 <__swrite+0x1e>
 8005d04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d08:	2302      	movs	r3, #2
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	f000 f8d4 	bl	8005eb8 <_lseek_r>
 8005d10:	89a3      	ldrh	r3, [r4, #12]
 8005d12:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005d16:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005d1a:	81a3      	strh	r3, [r4, #12]
 8005d1c:	4632      	mov	r2, r6
 8005d1e:	463b      	mov	r3, r7
 8005d20:	4628      	mov	r0, r5
 8005d22:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005d26:	f000 b8eb 	b.w	8005f00 <_write_r>

08005d2a <__sseek>:
 8005d2a:	b510      	push	{r4, lr}
 8005d2c:	460c      	mov	r4, r1
 8005d2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d32:	f000 f8c1 	bl	8005eb8 <_lseek_r>
 8005d36:	1c43      	adds	r3, r0, #1
 8005d38:	89a3      	ldrh	r3, [r4, #12]
 8005d3a:	bf15      	itete	ne
 8005d3c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005d3e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005d42:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005d46:	81a3      	strheq	r3, [r4, #12]
 8005d48:	bf18      	it	ne
 8005d4a:	81a3      	strhne	r3, [r4, #12]
 8005d4c:	bd10      	pop	{r4, pc}

08005d4e <__sclose>:
 8005d4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d52:	f000 b8a1 	b.w	8005e98 <_close_r>

08005d56 <__swbuf_r>:
 8005d56:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d58:	460e      	mov	r6, r1
 8005d5a:	4614      	mov	r4, r2
 8005d5c:	4605      	mov	r5, r0
 8005d5e:	b118      	cbz	r0, 8005d68 <__swbuf_r+0x12>
 8005d60:	6a03      	ldr	r3, [r0, #32]
 8005d62:	b90b      	cbnz	r3, 8005d68 <__swbuf_r+0x12>
 8005d64:	f7ff ff0e 	bl	8005b84 <__sinit>
 8005d68:	69a3      	ldr	r3, [r4, #24]
 8005d6a:	60a3      	str	r3, [r4, #8]
 8005d6c:	89a3      	ldrh	r3, [r4, #12]
 8005d6e:	071a      	lsls	r2, r3, #28
 8005d70:	d501      	bpl.n	8005d76 <__swbuf_r+0x20>
 8005d72:	6923      	ldr	r3, [r4, #16]
 8005d74:	b943      	cbnz	r3, 8005d88 <__swbuf_r+0x32>
 8005d76:	4621      	mov	r1, r4
 8005d78:	4628      	mov	r0, r5
 8005d7a:	f000 f82b 	bl	8005dd4 <__swsetup_r>
 8005d7e:	b118      	cbz	r0, 8005d88 <__swbuf_r+0x32>
 8005d80:	f04f 37ff 	mov.w	r7, #4294967295
 8005d84:	4638      	mov	r0, r7
 8005d86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005d88:	6823      	ldr	r3, [r4, #0]
 8005d8a:	6922      	ldr	r2, [r4, #16]
 8005d8c:	1a98      	subs	r0, r3, r2
 8005d8e:	6963      	ldr	r3, [r4, #20]
 8005d90:	b2f6      	uxtb	r6, r6
 8005d92:	4283      	cmp	r3, r0
 8005d94:	4637      	mov	r7, r6
 8005d96:	dc05      	bgt.n	8005da4 <__swbuf_r+0x4e>
 8005d98:	4621      	mov	r1, r4
 8005d9a:	4628      	mov	r0, r5
 8005d9c:	f001 fd84 	bl	80078a8 <_fflush_r>
 8005da0:	2800      	cmp	r0, #0
 8005da2:	d1ed      	bne.n	8005d80 <__swbuf_r+0x2a>
 8005da4:	68a3      	ldr	r3, [r4, #8]
 8005da6:	3b01      	subs	r3, #1
 8005da8:	60a3      	str	r3, [r4, #8]
 8005daa:	6823      	ldr	r3, [r4, #0]
 8005dac:	1c5a      	adds	r2, r3, #1
 8005dae:	6022      	str	r2, [r4, #0]
 8005db0:	701e      	strb	r6, [r3, #0]
 8005db2:	6962      	ldr	r2, [r4, #20]
 8005db4:	1c43      	adds	r3, r0, #1
 8005db6:	429a      	cmp	r2, r3
 8005db8:	d004      	beq.n	8005dc4 <__swbuf_r+0x6e>
 8005dba:	89a3      	ldrh	r3, [r4, #12]
 8005dbc:	07db      	lsls	r3, r3, #31
 8005dbe:	d5e1      	bpl.n	8005d84 <__swbuf_r+0x2e>
 8005dc0:	2e0a      	cmp	r6, #10
 8005dc2:	d1df      	bne.n	8005d84 <__swbuf_r+0x2e>
 8005dc4:	4621      	mov	r1, r4
 8005dc6:	4628      	mov	r0, r5
 8005dc8:	f001 fd6e 	bl	80078a8 <_fflush_r>
 8005dcc:	2800      	cmp	r0, #0
 8005dce:	d0d9      	beq.n	8005d84 <__swbuf_r+0x2e>
 8005dd0:	e7d6      	b.n	8005d80 <__swbuf_r+0x2a>
	...

08005dd4 <__swsetup_r>:
 8005dd4:	b538      	push	{r3, r4, r5, lr}
 8005dd6:	4b29      	ldr	r3, [pc, #164]	@ (8005e7c <__swsetup_r+0xa8>)
 8005dd8:	4605      	mov	r5, r0
 8005dda:	6818      	ldr	r0, [r3, #0]
 8005ddc:	460c      	mov	r4, r1
 8005dde:	b118      	cbz	r0, 8005de8 <__swsetup_r+0x14>
 8005de0:	6a03      	ldr	r3, [r0, #32]
 8005de2:	b90b      	cbnz	r3, 8005de8 <__swsetup_r+0x14>
 8005de4:	f7ff fece 	bl	8005b84 <__sinit>
 8005de8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005dec:	0719      	lsls	r1, r3, #28
 8005dee:	d422      	bmi.n	8005e36 <__swsetup_r+0x62>
 8005df0:	06da      	lsls	r2, r3, #27
 8005df2:	d407      	bmi.n	8005e04 <__swsetup_r+0x30>
 8005df4:	2209      	movs	r2, #9
 8005df6:	602a      	str	r2, [r5, #0]
 8005df8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005dfc:	81a3      	strh	r3, [r4, #12]
 8005dfe:	f04f 30ff 	mov.w	r0, #4294967295
 8005e02:	e033      	b.n	8005e6c <__swsetup_r+0x98>
 8005e04:	0758      	lsls	r0, r3, #29
 8005e06:	d512      	bpl.n	8005e2e <__swsetup_r+0x5a>
 8005e08:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005e0a:	b141      	cbz	r1, 8005e1e <__swsetup_r+0x4a>
 8005e0c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005e10:	4299      	cmp	r1, r3
 8005e12:	d002      	beq.n	8005e1a <__swsetup_r+0x46>
 8005e14:	4628      	mov	r0, r5
 8005e16:	f000 feff 	bl	8006c18 <_free_r>
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	6363      	str	r3, [r4, #52]	@ 0x34
 8005e1e:	89a3      	ldrh	r3, [r4, #12]
 8005e20:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005e24:	81a3      	strh	r3, [r4, #12]
 8005e26:	2300      	movs	r3, #0
 8005e28:	6063      	str	r3, [r4, #4]
 8005e2a:	6923      	ldr	r3, [r4, #16]
 8005e2c:	6023      	str	r3, [r4, #0]
 8005e2e:	89a3      	ldrh	r3, [r4, #12]
 8005e30:	f043 0308 	orr.w	r3, r3, #8
 8005e34:	81a3      	strh	r3, [r4, #12]
 8005e36:	6923      	ldr	r3, [r4, #16]
 8005e38:	b94b      	cbnz	r3, 8005e4e <__swsetup_r+0x7a>
 8005e3a:	89a3      	ldrh	r3, [r4, #12]
 8005e3c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005e40:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005e44:	d003      	beq.n	8005e4e <__swsetup_r+0x7a>
 8005e46:	4621      	mov	r1, r4
 8005e48:	4628      	mov	r0, r5
 8005e4a:	f001 fd7b 	bl	8007944 <__smakebuf_r>
 8005e4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e52:	f013 0201 	ands.w	r2, r3, #1
 8005e56:	d00a      	beq.n	8005e6e <__swsetup_r+0x9a>
 8005e58:	2200      	movs	r2, #0
 8005e5a:	60a2      	str	r2, [r4, #8]
 8005e5c:	6962      	ldr	r2, [r4, #20]
 8005e5e:	4252      	negs	r2, r2
 8005e60:	61a2      	str	r2, [r4, #24]
 8005e62:	6922      	ldr	r2, [r4, #16]
 8005e64:	b942      	cbnz	r2, 8005e78 <__swsetup_r+0xa4>
 8005e66:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005e6a:	d1c5      	bne.n	8005df8 <__swsetup_r+0x24>
 8005e6c:	bd38      	pop	{r3, r4, r5, pc}
 8005e6e:	0799      	lsls	r1, r3, #30
 8005e70:	bf58      	it	pl
 8005e72:	6962      	ldrpl	r2, [r4, #20]
 8005e74:	60a2      	str	r2, [r4, #8]
 8005e76:	e7f4      	b.n	8005e62 <__swsetup_r+0x8e>
 8005e78:	2000      	movs	r0, #0
 8005e7a:	e7f7      	b.n	8005e6c <__swsetup_r+0x98>
 8005e7c:	20000018 	.word	0x20000018

08005e80 <memset>:
 8005e80:	4402      	add	r2, r0
 8005e82:	4603      	mov	r3, r0
 8005e84:	4293      	cmp	r3, r2
 8005e86:	d100      	bne.n	8005e8a <memset+0xa>
 8005e88:	4770      	bx	lr
 8005e8a:	f803 1b01 	strb.w	r1, [r3], #1
 8005e8e:	e7f9      	b.n	8005e84 <memset+0x4>

08005e90 <_localeconv_r>:
 8005e90:	4800      	ldr	r0, [pc, #0]	@ (8005e94 <_localeconv_r+0x4>)
 8005e92:	4770      	bx	lr
 8005e94:	20000158 	.word	0x20000158

08005e98 <_close_r>:
 8005e98:	b538      	push	{r3, r4, r5, lr}
 8005e9a:	4d06      	ldr	r5, [pc, #24]	@ (8005eb4 <_close_r+0x1c>)
 8005e9c:	2300      	movs	r3, #0
 8005e9e:	4604      	mov	r4, r0
 8005ea0:	4608      	mov	r0, r1
 8005ea2:	602b      	str	r3, [r5, #0]
 8005ea4:	f7fb fe50 	bl	8001b48 <_close>
 8005ea8:	1c43      	adds	r3, r0, #1
 8005eaa:	d102      	bne.n	8005eb2 <_close_r+0x1a>
 8005eac:	682b      	ldr	r3, [r5, #0]
 8005eae:	b103      	cbz	r3, 8005eb2 <_close_r+0x1a>
 8005eb0:	6023      	str	r3, [r4, #0]
 8005eb2:	bd38      	pop	{r3, r4, r5, pc}
 8005eb4:	20000780 	.word	0x20000780

08005eb8 <_lseek_r>:
 8005eb8:	b538      	push	{r3, r4, r5, lr}
 8005eba:	4d07      	ldr	r5, [pc, #28]	@ (8005ed8 <_lseek_r+0x20>)
 8005ebc:	4604      	mov	r4, r0
 8005ebe:	4608      	mov	r0, r1
 8005ec0:	4611      	mov	r1, r2
 8005ec2:	2200      	movs	r2, #0
 8005ec4:	602a      	str	r2, [r5, #0]
 8005ec6:	461a      	mov	r2, r3
 8005ec8:	f7fb fe65 	bl	8001b96 <_lseek>
 8005ecc:	1c43      	adds	r3, r0, #1
 8005ece:	d102      	bne.n	8005ed6 <_lseek_r+0x1e>
 8005ed0:	682b      	ldr	r3, [r5, #0]
 8005ed2:	b103      	cbz	r3, 8005ed6 <_lseek_r+0x1e>
 8005ed4:	6023      	str	r3, [r4, #0]
 8005ed6:	bd38      	pop	{r3, r4, r5, pc}
 8005ed8:	20000780 	.word	0x20000780

08005edc <_read_r>:
 8005edc:	b538      	push	{r3, r4, r5, lr}
 8005ede:	4d07      	ldr	r5, [pc, #28]	@ (8005efc <_read_r+0x20>)
 8005ee0:	4604      	mov	r4, r0
 8005ee2:	4608      	mov	r0, r1
 8005ee4:	4611      	mov	r1, r2
 8005ee6:	2200      	movs	r2, #0
 8005ee8:	602a      	str	r2, [r5, #0]
 8005eea:	461a      	mov	r2, r3
 8005eec:	f7fb fe0f 	bl	8001b0e <_read>
 8005ef0:	1c43      	adds	r3, r0, #1
 8005ef2:	d102      	bne.n	8005efa <_read_r+0x1e>
 8005ef4:	682b      	ldr	r3, [r5, #0]
 8005ef6:	b103      	cbz	r3, 8005efa <_read_r+0x1e>
 8005ef8:	6023      	str	r3, [r4, #0]
 8005efa:	bd38      	pop	{r3, r4, r5, pc}
 8005efc:	20000780 	.word	0x20000780

08005f00 <_write_r>:
 8005f00:	b538      	push	{r3, r4, r5, lr}
 8005f02:	4d07      	ldr	r5, [pc, #28]	@ (8005f20 <_write_r+0x20>)
 8005f04:	4604      	mov	r4, r0
 8005f06:	4608      	mov	r0, r1
 8005f08:	4611      	mov	r1, r2
 8005f0a:	2200      	movs	r2, #0
 8005f0c:	602a      	str	r2, [r5, #0]
 8005f0e:	461a      	mov	r2, r3
 8005f10:	f7fa ffe2 	bl	8000ed8 <_write>
 8005f14:	1c43      	adds	r3, r0, #1
 8005f16:	d102      	bne.n	8005f1e <_write_r+0x1e>
 8005f18:	682b      	ldr	r3, [r5, #0]
 8005f1a:	b103      	cbz	r3, 8005f1e <_write_r+0x1e>
 8005f1c:	6023      	str	r3, [r4, #0]
 8005f1e:	bd38      	pop	{r3, r4, r5, pc}
 8005f20:	20000780 	.word	0x20000780

08005f24 <__errno>:
 8005f24:	4b01      	ldr	r3, [pc, #4]	@ (8005f2c <__errno+0x8>)
 8005f26:	6818      	ldr	r0, [r3, #0]
 8005f28:	4770      	bx	lr
 8005f2a:	bf00      	nop
 8005f2c:	20000018 	.word	0x20000018

08005f30 <__libc_init_array>:
 8005f30:	b570      	push	{r4, r5, r6, lr}
 8005f32:	4d0d      	ldr	r5, [pc, #52]	@ (8005f68 <__libc_init_array+0x38>)
 8005f34:	4c0d      	ldr	r4, [pc, #52]	@ (8005f6c <__libc_init_array+0x3c>)
 8005f36:	1b64      	subs	r4, r4, r5
 8005f38:	10a4      	asrs	r4, r4, #2
 8005f3a:	2600      	movs	r6, #0
 8005f3c:	42a6      	cmp	r6, r4
 8005f3e:	d109      	bne.n	8005f54 <__libc_init_array+0x24>
 8005f40:	4d0b      	ldr	r5, [pc, #44]	@ (8005f70 <__libc_init_array+0x40>)
 8005f42:	4c0c      	ldr	r4, [pc, #48]	@ (8005f74 <__libc_init_array+0x44>)
 8005f44:	f001 fe2a 	bl	8007b9c <_init>
 8005f48:	1b64      	subs	r4, r4, r5
 8005f4a:	10a4      	asrs	r4, r4, #2
 8005f4c:	2600      	movs	r6, #0
 8005f4e:	42a6      	cmp	r6, r4
 8005f50:	d105      	bne.n	8005f5e <__libc_init_array+0x2e>
 8005f52:	bd70      	pop	{r4, r5, r6, pc}
 8005f54:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f58:	4798      	blx	r3
 8005f5a:	3601      	adds	r6, #1
 8005f5c:	e7ee      	b.n	8005f3c <__libc_init_array+0xc>
 8005f5e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f62:	4798      	blx	r3
 8005f64:	3601      	adds	r6, #1
 8005f66:	e7f2      	b.n	8005f4e <__libc_init_array+0x1e>
 8005f68:	08007f60 	.word	0x08007f60
 8005f6c:	08007f60 	.word	0x08007f60
 8005f70:	08007f60 	.word	0x08007f60
 8005f74:	08007f64 	.word	0x08007f64

08005f78 <__retarget_lock_init_recursive>:
 8005f78:	4770      	bx	lr

08005f7a <__retarget_lock_acquire_recursive>:
 8005f7a:	4770      	bx	lr

08005f7c <__retarget_lock_release_recursive>:
 8005f7c:	4770      	bx	lr

08005f7e <quorem>:
 8005f7e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f82:	6903      	ldr	r3, [r0, #16]
 8005f84:	690c      	ldr	r4, [r1, #16]
 8005f86:	42a3      	cmp	r3, r4
 8005f88:	4607      	mov	r7, r0
 8005f8a:	db7e      	blt.n	800608a <quorem+0x10c>
 8005f8c:	3c01      	subs	r4, #1
 8005f8e:	f101 0814 	add.w	r8, r1, #20
 8005f92:	00a3      	lsls	r3, r4, #2
 8005f94:	f100 0514 	add.w	r5, r0, #20
 8005f98:	9300      	str	r3, [sp, #0]
 8005f9a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005f9e:	9301      	str	r3, [sp, #4]
 8005fa0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005fa4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005fa8:	3301      	adds	r3, #1
 8005faa:	429a      	cmp	r2, r3
 8005fac:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005fb0:	fbb2 f6f3 	udiv	r6, r2, r3
 8005fb4:	d32e      	bcc.n	8006014 <quorem+0x96>
 8005fb6:	f04f 0a00 	mov.w	sl, #0
 8005fba:	46c4      	mov	ip, r8
 8005fbc:	46ae      	mov	lr, r5
 8005fbe:	46d3      	mov	fp, sl
 8005fc0:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005fc4:	b298      	uxth	r0, r3
 8005fc6:	fb06 a000 	mla	r0, r6, r0, sl
 8005fca:	0c02      	lsrs	r2, r0, #16
 8005fcc:	0c1b      	lsrs	r3, r3, #16
 8005fce:	fb06 2303 	mla	r3, r6, r3, r2
 8005fd2:	f8de 2000 	ldr.w	r2, [lr]
 8005fd6:	b280      	uxth	r0, r0
 8005fd8:	b292      	uxth	r2, r2
 8005fda:	1a12      	subs	r2, r2, r0
 8005fdc:	445a      	add	r2, fp
 8005fde:	f8de 0000 	ldr.w	r0, [lr]
 8005fe2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005fe6:	b29b      	uxth	r3, r3
 8005fe8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005fec:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005ff0:	b292      	uxth	r2, r2
 8005ff2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005ff6:	45e1      	cmp	r9, ip
 8005ff8:	f84e 2b04 	str.w	r2, [lr], #4
 8005ffc:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006000:	d2de      	bcs.n	8005fc0 <quorem+0x42>
 8006002:	9b00      	ldr	r3, [sp, #0]
 8006004:	58eb      	ldr	r3, [r5, r3]
 8006006:	b92b      	cbnz	r3, 8006014 <quorem+0x96>
 8006008:	9b01      	ldr	r3, [sp, #4]
 800600a:	3b04      	subs	r3, #4
 800600c:	429d      	cmp	r5, r3
 800600e:	461a      	mov	r2, r3
 8006010:	d32f      	bcc.n	8006072 <quorem+0xf4>
 8006012:	613c      	str	r4, [r7, #16]
 8006014:	4638      	mov	r0, r7
 8006016:	f001 f979 	bl	800730c <__mcmp>
 800601a:	2800      	cmp	r0, #0
 800601c:	db25      	blt.n	800606a <quorem+0xec>
 800601e:	4629      	mov	r1, r5
 8006020:	2000      	movs	r0, #0
 8006022:	f858 2b04 	ldr.w	r2, [r8], #4
 8006026:	f8d1 c000 	ldr.w	ip, [r1]
 800602a:	fa1f fe82 	uxth.w	lr, r2
 800602e:	fa1f f38c 	uxth.w	r3, ip
 8006032:	eba3 030e 	sub.w	r3, r3, lr
 8006036:	4403      	add	r3, r0
 8006038:	0c12      	lsrs	r2, r2, #16
 800603a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800603e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006042:	b29b      	uxth	r3, r3
 8006044:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006048:	45c1      	cmp	r9, r8
 800604a:	f841 3b04 	str.w	r3, [r1], #4
 800604e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006052:	d2e6      	bcs.n	8006022 <quorem+0xa4>
 8006054:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006058:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800605c:	b922      	cbnz	r2, 8006068 <quorem+0xea>
 800605e:	3b04      	subs	r3, #4
 8006060:	429d      	cmp	r5, r3
 8006062:	461a      	mov	r2, r3
 8006064:	d30b      	bcc.n	800607e <quorem+0x100>
 8006066:	613c      	str	r4, [r7, #16]
 8006068:	3601      	adds	r6, #1
 800606a:	4630      	mov	r0, r6
 800606c:	b003      	add	sp, #12
 800606e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006072:	6812      	ldr	r2, [r2, #0]
 8006074:	3b04      	subs	r3, #4
 8006076:	2a00      	cmp	r2, #0
 8006078:	d1cb      	bne.n	8006012 <quorem+0x94>
 800607a:	3c01      	subs	r4, #1
 800607c:	e7c6      	b.n	800600c <quorem+0x8e>
 800607e:	6812      	ldr	r2, [r2, #0]
 8006080:	3b04      	subs	r3, #4
 8006082:	2a00      	cmp	r2, #0
 8006084:	d1ef      	bne.n	8006066 <quorem+0xe8>
 8006086:	3c01      	subs	r4, #1
 8006088:	e7ea      	b.n	8006060 <quorem+0xe2>
 800608a:	2000      	movs	r0, #0
 800608c:	e7ee      	b.n	800606c <quorem+0xee>
	...

08006090 <_dtoa_r>:
 8006090:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006094:	69c7      	ldr	r7, [r0, #28]
 8006096:	b099      	sub	sp, #100	@ 0x64
 8006098:	ed8d 0b02 	vstr	d0, [sp, #8]
 800609c:	ec55 4b10 	vmov	r4, r5, d0
 80060a0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80060a2:	9109      	str	r1, [sp, #36]	@ 0x24
 80060a4:	4683      	mov	fp, r0
 80060a6:	920e      	str	r2, [sp, #56]	@ 0x38
 80060a8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80060aa:	b97f      	cbnz	r7, 80060cc <_dtoa_r+0x3c>
 80060ac:	2010      	movs	r0, #16
 80060ae:	f000 fdfd 	bl	8006cac <malloc>
 80060b2:	4602      	mov	r2, r0
 80060b4:	f8cb 001c 	str.w	r0, [fp, #28]
 80060b8:	b920      	cbnz	r0, 80060c4 <_dtoa_r+0x34>
 80060ba:	4ba7      	ldr	r3, [pc, #668]	@ (8006358 <_dtoa_r+0x2c8>)
 80060bc:	21ef      	movs	r1, #239	@ 0xef
 80060be:	48a7      	ldr	r0, [pc, #668]	@ (800635c <_dtoa_r+0x2cc>)
 80060c0:	f001 fcbc 	bl	8007a3c <__assert_func>
 80060c4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80060c8:	6007      	str	r7, [r0, #0]
 80060ca:	60c7      	str	r7, [r0, #12]
 80060cc:	f8db 301c 	ldr.w	r3, [fp, #28]
 80060d0:	6819      	ldr	r1, [r3, #0]
 80060d2:	b159      	cbz	r1, 80060ec <_dtoa_r+0x5c>
 80060d4:	685a      	ldr	r2, [r3, #4]
 80060d6:	604a      	str	r2, [r1, #4]
 80060d8:	2301      	movs	r3, #1
 80060da:	4093      	lsls	r3, r2
 80060dc:	608b      	str	r3, [r1, #8]
 80060de:	4658      	mov	r0, fp
 80060e0:	f000 feda 	bl	8006e98 <_Bfree>
 80060e4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80060e8:	2200      	movs	r2, #0
 80060ea:	601a      	str	r2, [r3, #0]
 80060ec:	1e2b      	subs	r3, r5, #0
 80060ee:	bfb9      	ittee	lt
 80060f0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80060f4:	9303      	strlt	r3, [sp, #12]
 80060f6:	2300      	movge	r3, #0
 80060f8:	6033      	strge	r3, [r6, #0]
 80060fa:	9f03      	ldr	r7, [sp, #12]
 80060fc:	4b98      	ldr	r3, [pc, #608]	@ (8006360 <_dtoa_r+0x2d0>)
 80060fe:	bfbc      	itt	lt
 8006100:	2201      	movlt	r2, #1
 8006102:	6032      	strlt	r2, [r6, #0]
 8006104:	43bb      	bics	r3, r7
 8006106:	d112      	bne.n	800612e <_dtoa_r+0x9e>
 8006108:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800610a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800610e:	6013      	str	r3, [r2, #0]
 8006110:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006114:	4323      	orrs	r3, r4
 8006116:	f000 854d 	beq.w	8006bb4 <_dtoa_r+0xb24>
 800611a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800611c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8006374 <_dtoa_r+0x2e4>
 8006120:	2b00      	cmp	r3, #0
 8006122:	f000 854f 	beq.w	8006bc4 <_dtoa_r+0xb34>
 8006126:	f10a 0303 	add.w	r3, sl, #3
 800612a:	f000 bd49 	b.w	8006bc0 <_dtoa_r+0xb30>
 800612e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006132:	2200      	movs	r2, #0
 8006134:	ec51 0b17 	vmov	r0, r1, d7
 8006138:	2300      	movs	r3, #0
 800613a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800613e:	f7fa fce3 	bl	8000b08 <__aeabi_dcmpeq>
 8006142:	4680      	mov	r8, r0
 8006144:	b158      	cbz	r0, 800615e <_dtoa_r+0xce>
 8006146:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006148:	2301      	movs	r3, #1
 800614a:	6013      	str	r3, [r2, #0]
 800614c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800614e:	b113      	cbz	r3, 8006156 <_dtoa_r+0xc6>
 8006150:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006152:	4b84      	ldr	r3, [pc, #528]	@ (8006364 <_dtoa_r+0x2d4>)
 8006154:	6013      	str	r3, [r2, #0]
 8006156:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8006378 <_dtoa_r+0x2e8>
 800615a:	f000 bd33 	b.w	8006bc4 <_dtoa_r+0xb34>
 800615e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8006162:	aa16      	add	r2, sp, #88	@ 0x58
 8006164:	a917      	add	r1, sp, #92	@ 0x5c
 8006166:	4658      	mov	r0, fp
 8006168:	f001 f980 	bl	800746c <__d2b>
 800616c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006170:	4681      	mov	r9, r0
 8006172:	2e00      	cmp	r6, #0
 8006174:	d077      	beq.n	8006266 <_dtoa_r+0x1d6>
 8006176:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006178:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800617c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006180:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006184:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006188:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800618c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006190:	4619      	mov	r1, r3
 8006192:	2200      	movs	r2, #0
 8006194:	4b74      	ldr	r3, [pc, #464]	@ (8006368 <_dtoa_r+0x2d8>)
 8006196:	f7fa f897 	bl	80002c8 <__aeabi_dsub>
 800619a:	a369      	add	r3, pc, #420	@ (adr r3, 8006340 <_dtoa_r+0x2b0>)
 800619c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061a0:	f7fa fa4a 	bl	8000638 <__aeabi_dmul>
 80061a4:	a368      	add	r3, pc, #416	@ (adr r3, 8006348 <_dtoa_r+0x2b8>)
 80061a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061aa:	f7fa f88f 	bl	80002cc <__adddf3>
 80061ae:	4604      	mov	r4, r0
 80061b0:	4630      	mov	r0, r6
 80061b2:	460d      	mov	r5, r1
 80061b4:	f7fa f9d6 	bl	8000564 <__aeabi_i2d>
 80061b8:	a365      	add	r3, pc, #404	@ (adr r3, 8006350 <_dtoa_r+0x2c0>)
 80061ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061be:	f7fa fa3b 	bl	8000638 <__aeabi_dmul>
 80061c2:	4602      	mov	r2, r0
 80061c4:	460b      	mov	r3, r1
 80061c6:	4620      	mov	r0, r4
 80061c8:	4629      	mov	r1, r5
 80061ca:	f7fa f87f 	bl	80002cc <__adddf3>
 80061ce:	4604      	mov	r4, r0
 80061d0:	460d      	mov	r5, r1
 80061d2:	f7fa fce1 	bl	8000b98 <__aeabi_d2iz>
 80061d6:	2200      	movs	r2, #0
 80061d8:	4607      	mov	r7, r0
 80061da:	2300      	movs	r3, #0
 80061dc:	4620      	mov	r0, r4
 80061de:	4629      	mov	r1, r5
 80061e0:	f7fa fc9c 	bl	8000b1c <__aeabi_dcmplt>
 80061e4:	b140      	cbz	r0, 80061f8 <_dtoa_r+0x168>
 80061e6:	4638      	mov	r0, r7
 80061e8:	f7fa f9bc 	bl	8000564 <__aeabi_i2d>
 80061ec:	4622      	mov	r2, r4
 80061ee:	462b      	mov	r3, r5
 80061f0:	f7fa fc8a 	bl	8000b08 <__aeabi_dcmpeq>
 80061f4:	b900      	cbnz	r0, 80061f8 <_dtoa_r+0x168>
 80061f6:	3f01      	subs	r7, #1
 80061f8:	2f16      	cmp	r7, #22
 80061fa:	d851      	bhi.n	80062a0 <_dtoa_r+0x210>
 80061fc:	4b5b      	ldr	r3, [pc, #364]	@ (800636c <_dtoa_r+0x2dc>)
 80061fe:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006202:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006206:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800620a:	f7fa fc87 	bl	8000b1c <__aeabi_dcmplt>
 800620e:	2800      	cmp	r0, #0
 8006210:	d048      	beq.n	80062a4 <_dtoa_r+0x214>
 8006212:	3f01      	subs	r7, #1
 8006214:	2300      	movs	r3, #0
 8006216:	9312      	str	r3, [sp, #72]	@ 0x48
 8006218:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800621a:	1b9b      	subs	r3, r3, r6
 800621c:	1e5a      	subs	r2, r3, #1
 800621e:	bf44      	itt	mi
 8006220:	f1c3 0801 	rsbmi	r8, r3, #1
 8006224:	2300      	movmi	r3, #0
 8006226:	9208      	str	r2, [sp, #32]
 8006228:	bf54      	ite	pl
 800622a:	f04f 0800 	movpl.w	r8, #0
 800622e:	9308      	strmi	r3, [sp, #32]
 8006230:	2f00      	cmp	r7, #0
 8006232:	db39      	blt.n	80062a8 <_dtoa_r+0x218>
 8006234:	9b08      	ldr	r3, [sp, #32]
 8006236:	970f      	str	r7, [sp, #60]	@ 0x3c
 8006238:	443b      	add	r3, r7
 800623a:	9308      	str	r3, [sp, #32]
 800623c:	2300      	movs	r3, #0
 800623e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006240:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006242:	2b09      	cmp	r3, #9
 8006244:	d864      	bhi.n	8006310 <_dtoa_r+0x280>
 8006246:	2b05      	cmp	r3, #5
 8006248:	bfc4      	itt	gt
 800624a:	3b04      	subgt	r3, #4
 800624c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800624e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006250:	f1a3 0302 	sub.w	r3, r3, #2
 8006254:	bfcc      	ite	gt
 8006256:	2400      	movgt	r4, #0
 8006258:	2401      	movle	r4, #1
 800625a:	2b03      	cmp	r3, #3
 800625c:	d863      	bhi.n	8006326 <_dtoa_r+0x296>
 800625e:	e8df f003 	tbb	[pc, r3]
 8006262:	372a      	.short	0x372a
 8006264:	5535      	.short	0x5535
 8006266:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800626a:	441e      	add	r6, r3
 800626c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006270:	2b20      	cmp	r3, #32
 8006272:	bfc1      	itttt	gt
 8006274:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006278:	409f      	lslgt	r7, r3
 800627a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800627e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006282:	bfd6      	itet	le
 8006284:	f1c3 0320 	rsble	r3, r3, #32
 8006288:	ea47 0003 	orrgt.w	r0, r7, r3
 800628c:	fa04 f003 	lslle.w	r0, r4, r3
 8006290:	f7fa f958 	bl	8000544 <__aeabi_ui2d>
 8006294:	2201      	movs	r2, #1
 8006296:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800629a:	3e01      	subs	r6, #1
 800629c:	9214      	str	r2, [sp, #80]	@ 0x50
 800629e:	e777      	b.n	8006190 <_dtoa_r+0x100>
 80062a0:	2301      	movs	r3, #1
 80062a2:	e7b8      	b.n	8006216 <_dtoa_r+0x186>
 80062a4:	9012      	str	r0, [sp, #72]	@ 0x48
 80062a6:	e7b7      	b.n	8006218 <_dtoa_r+0x188>
 80062a8:	427b      	negs	r3, r7
 80062aa:	930a      	str	r3, [sp, #40]	@ 0x28
 80062ac:	2300      	movs	r3, #0
 80062ae:	eba8 0807 	sub.w	r8, r8, r7
 80062b2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80062b4:	e7c4      	b.n	8006240 <_dtoa_r+0x1b0>
 80062b6:	2300      	movs	r3, #0
 80062b8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80062ba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80062bc:	2b00      	cmp	r3, #0
 80062be:	dc35      	bgt.n	800632c <_dtoa_r+0x29c>
 80062c0:	2301      	movs	r3, #1
 80062c2:	9300      	str	r3, [sp, #0]
 80062c4:	9307      	str	r3, [sp, #28]
 80062c6:	461a      	mov	r2, r3
 80062c8:	920e      	str	r2, [sp, #56]	@ 0x38
 80062ca:	e00b      	b.n	80062e4 <_dtoa_r+0x254>
 80062cc:	2301      	movs	r3, #1
 80062ce:	e7f3      	b.n	80062b8 <_dtoa_r+0x228>
 80062d0:	2300      	movs	r3, #0
 80062d2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80062d4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80062d6:	18fb      	adds	r3, r7, r3
 80062d8:	9300      	str	r3, [sp, #0]
 80062da:	3301      	adds	r3, #1
 80062dc:	2b01      	cmp	r3, #1
 80062de:	9307      	str	r3, [sp, #28]
 80062e0:	bfb8      	it	lt
 80062e2:	2301      	movlt	r3, #1
 80062e4:	f8db 001c 	ldr.w	r0, [fp, #28]
 80062e8:	2100      	movs	r1, #0
 80062ea:	2204      	movs	r2, #4
 80062ec:	f102 0514 	add.w	r5, r2, #20
 80062f0:	429d      	cmp	r5, r3
 80062f2:	d91f      	bls.n	8006334 <_dtoa_r+0x2a4>
 80062f4:	6041      	str	r1, [r0, #4]
 80062f6:	4658      	mov	r0, fp
 80062f8:	f000 fd8e 	bl	8006e18 <_Balloc>
 80062fc:	4682      	mov	sl, r0
 80062fe:	2800      	cmp	r0, #0
 8006300:	d13c      	bne.n	800637c <_dtoa_r+0x2ec>
 8006302:	4b1b      	ldr	r3, [pc, #108]	@ (8006370 <_dtoa_r+0x2e0>)
 8006304:	4602      	mov	r2, r0
 8006306:	f240 11af 	movw	r1, #431	@ 0x1af
 800630a:	e6d8      	b.n	80060be <_dtoa_r+0x2e>
 800630c:	2301      	movs	r3, #1
 800630e:	e7e0      	b.n	80062d2 <_dtoa_r+0x242>
 8006310:	2401      	movs	r4, #1
 8006312:	2300      	movs	r3, #0
 8006314:	9309      	str	r3, [sp, #36]	@ 0x24
 8006316:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006318:	f04f 33ff 	mov.w	r3, #4294967295
 800631c:	9300      	str	r3, [sp, #0]
 800631e:	9307      	str	r3, [sp, #28]
 8006320:	2200      	movs	r2, #0
 8006322:	2312      	movs	r3, #18
 8006324:	e7d0      	b.n	80062c8 <_dtoa_r+0x238>
 8006326:	2301      	movs	r3, #1
 8006328:	930b      	str	r3, [sp, #44]	@ 0x2c
 800632a:	e7f5      	b.n	8006318 <_dtoa_r+0x288>
 800632c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800632e:	9300      	str	r3, [sp, #0]
 8006330:	9307      	str	r3, [sp, #28]
 8006332:	e7d7      	b.n	80062e4 <_dtoa_r+0x254>
 8006334:	3101      	adds	r1, #1
 8006336:	0052      	lsls	r2, r2, #1
 8006338:	e7d8      	b.n	80062ec <_dtoa_r+0x25c>
 800633a:	bf00      	nop
 800633c:	f3af 8000 	nop.w
 8006340:	636f4361 	.word	0x636f4361
 8006344:	3fd287a7 	.word	0x3fd287a7
 8006348:	8b60c8b3 	.word	0x8b60c8b3
 800634c:	3fc68a28 	.word	0x3fc68a28
 8006350:	509f79fb 	.word	0x509f79fb
 8006354:	3fd34413 	.word	0x3fd34413
 8006358:	08007c29 	.word	0x08007c29
 800635c:	08007c40 	.word	0x08007c40
 8006360:	7ff00000 	.word	0x7ff00000
 8006364:	08007bf9 	.word	0x08007bf9
 8006368:	3ff80000 	.word	0x3ff80000
 800636c:	08007d38 	.word	0x08007d38
 8006370:	08007c98 	.word	0x08007c98
 8006374:	08007c25 	.word	0x08007c25
 8006378:	08007bf8 	.word	0x08007bf8
 800637c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006380:	6018      	str	r0, [r3, #0]
 8006382:	9b07      	ldr	r3, [sp, #28]
 8006384:	2b0e      	cmp	r3, #14
 8006386:	f200 80a4 	bhi.w	80064d2 <_dtoa_r+0x442>
 800638a:	2c00      	cmp	r4, #0
 800638c:	f000 80a1 	beq.w	80064d2 <_dtoa_r+0x442>
 8006390:	2f00      	cmp	r7, #0
 8006392:	dd33      	ble.n	80063fc <_dtoa_r+0x36c>
 8006394:	4bad      	ldr	r3, [pc, #692]	@ (800664c <_dtoa_r+0x5bc>)
 8006396:	f007 020f 	and.w	r2, r7, #15
 800639a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800639e:	ed93 7b00 	vldr	d7, [r3]
 80063a2:	05f8      	lsls	r0, r7, #23
 80063a4:	ed8d 7b04 	vstr	d7, [sp, #16]
 80063a8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80063ac:	d516      	bpl.n	80063dc <_dtoa_r+0x34c>
 80063ae:	4ba8      	ldr	r3, [pc, #672]	@ (8006650 <_dtoa_r+0x5c0>)
 80063b0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80063b4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80063b8:	f7fa fa68 	bl	800088c <__aeabi_ddiv>
 80063bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80063c0:	f004 040f 	and.w	r4, r4, #15
 80063c4:	2603      	movs	r6, #3
 80063c6:	4da2      	ldr	r5, [pc, #648]	@ (8006650 <_dtoa_r+0x5c0>)
 80063c8:	b954      	cbnz	r4, 80063e0 <_dtoa_r+0x350>
 80063ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80063ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80063d2:	f7fa fa5b 	bl	800088c <__aeabi_ddiv>
 80063d6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80063da:	e028      	b.n	800642e <_dtoa_r+0x39e>
 80063dc:	2602      	movs	r6, #2
 80063de:	e7f2      	b.n	80063c6 <_dtoa_r+0x336>
 80063e0:	07e1      	lsls	r1, r4, #31
 80063e2:	d508      	bpl.n	80063f6 <_dtoa_r+0x366>
 80063e4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80063e8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80063ec:	f7fa f924 	bl	8000638 <__aeabi_dmul>
 80063f0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80063f4:	3601      	adds	r6, #1
 80063f6:	1064      	asrs	r4, r4, #1
 80063f8:	3508      	adds	r5, #8
 80063fa:	e7e5      	b.n	80063c8 <_dtoa_r+0x338>
 80063fc:	f000 80d2 	beq.w	80065a4 <_dtoa_r+0x514>
 8006400:	427c      	negs	r4, r7
 8006402:	4b92      	ldr	r3, [pc, #584]	@ (800664c <_dtoa_r+0x5bc>)
 8006404:	4d92      	ldr	r5, [pc, #584]	@ (8006650 <_dtoa_r+0x5c0>)
 8006406:	f004 020f 	and.w	r2, r4, #15
 800640a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800640e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006412:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006416:	f7fa f90f 	bl	8000638 <__aeabi_dmul>
 800641a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800641e:	1124      	asrs	r4, r4, #4
 8006420:	2300      	movs	r3, #0
 8006422:	2602      	movs	r6, #2
 8006424:	2c00      	cmp	r4, #0
 8006426:	f040 80b2 	bne.w	800658e <_dtoa_r+0x4fe>
 800642a:	2b00      	cmp	r3, #0
 800642c:	d1d3      	bne.n	80063d6 <_dtoa_r+0x346>
 800642e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006430:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006434:	2b00      	cmp	r3, #0
 8006436:	f000 80b7 	beq.w	80065a8 <_dtoa_r+0x518>
 800643a:	4b86      	ldr	r3, [pc, #536]	@ (8006654 <_dtoa_r+0x5c4>)
 800643c:	2200      	movs	r2, #0
 800643e:	4620      	mov	r0, r4
 8006440:	4629      	mov	r1, r5
 8006442:	f7fa fb6b 	bl	8000b1c <__aeabi_dcmplt>
 8006446:	2800      	cmp	r0, #0
 8006448:	f000 80ae 	beq.w	80065a8 <_dtoa_r+0x518>
 800644c:	9b07      	ldr	r3, [sp, #28]
 800644e:	2b00      	cmp	r3, #0
 8006450:	f000 80aa 	beq.w	80065a8 <_dtoa_r+0x518>
 8006454:	9b00      	ldr	r3, [sp, #0]
 8006456:	2b00      	cmp	r3, #0
 8006458:	dd37      	ble.n	80064ca <_dtoa_r+0x43a>
 800645a:	1e7b      	subs	r3, r7, #1
 800645c:	9304      	str	r3, [sp, #16]
 800645e:	4620      	mov	r0, r4
 8006460:	4b7d      	ldr	r3, [pc, #500]	@ (8006658 <_dtoa_r+0x5c8>)
 8006462:	2200      	movs	r2, #0
 8006464:	4629      	mov	r1, r5
 8006466:	f7fa f8e7 	bl	8000638 <__aeabi_dmul>
 800646a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800646e:	9c00      	ldr	r4, [sp, #0]
 8006470:	3601      	adds	r6, #1
 8006472:	4630      	mov	r0, r6
 8006474:	f7fa f876 	bl	8000564 <__aeabi_i2d>
 8006478:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800647c:	f7fa f8dc 	bl	8000638 <__aeabi_dmul>
 8006480:	4b76      	ldr	r3, [pc, #472]	@ (800665c <_dtoa_r+0x5cc>)
 8006482:	2200      	movs	r2, #0
 8006484:	f7f9 ff22 	bl	80002cc <__adddf3>
 8006488:	4605      	mov	r5, r0
 800648a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800648e:	2c00      	cmp	r4, #0
 8006490:	f040 808d 	bne.w	80065ae <_dtoa_r+0x51e>
 8006494:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006498:	4b71      	ldr	r3, [pc, #452]	@ (8006660 <_dtoa_r+0x5d0>)
 800649a:	2200      	movs	r2, #0
 800649c:	f7f9 ff14 	bl	80002c8 <__aeabi_dsub>
 80064a0:	4602      	mov	r2, r0
 80064a2:	460b      	mov	r3, r1
 80064a4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80064a8:	462a      	mov	r2, r5
 80064aa:	4633      	mov	r3, r6
 80064ac:	f7fa fb54 	bl	8000b58 <__aeabi_dcmpgt>
 80064b0:	2800      	cmp	r0, #0
 80064b2:	f040 828b 	bne.w	80069cc <_dtoa_r+0x93c>
 80064b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80064ba:	462a      	mov	r2, r5
 80064bc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80064c0:	f7fa fb2c 	bl	8000b1c <__aeabi_dcmplt>
 80064c4:	2800      	cmp	r0, #0
 80064c6:	f040 8128 	bne.w	800671a <_dtoa_r+0x68a>
 80064ca:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80064ce:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80064d2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	f2c0 815a 	blt.w	800678e <_dtoa_r+0x6fe>
 80064da:	2f0e      	cmp	r7, #14
 80064dc:	f300 8157 	bgt.w	800678e <_dtoa_r+0x6fe>
 80064e0:	4b5a      	ldr	r3, [pc, #360]	@ (800664c <_dtoa_r+0x5bc>)
 80064e2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80064e6:	ed93 7b00 	vldr	d7, [r3]
 80064ea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	ed8d 7b00 	vstr	d7, [sp]
 80064f2:	da03      	bge.n	80064fc <_dtoa_r+0x46c>
 80064f4:	9b07      	ldr	r3, [sp, #28]
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	f340 8101 	ble.w	80066fe <_dtoa_r+0x66e>
 80064fc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006500:	4656      	mov	r6, sl
 8006502:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006506:	4620      	mov	r0, r4
 8006508:	4629      	mov	r1, r5
 800650a:	f7fa f9bf 	bl	800088c <__aeabi_ddiv>
 800650e:	f7fa fb43 	bl	8000b98 <__aeabi_d2iz>
 8006512:	4680      	mov	r8, r0
 8006514:	f7fa f826 	bl	8000564 <__aeabi_i2d>
 8006518:	e9dd 2300 	ldrd	r2, r3, [sp]
 800651c:	f7fa f88c 	bl	8000638 <__aeabi_dmul>
 8006520:	4602      	mov	r2, r0
 8006522:	460b      	mov	r3, r1
 8006524:	4620      	mov	r0, r4
 8006526:	4629      	mov	r1, r5
 8006528:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800652c:	f7f9 fecc 	bl	80002c8 <__aeabi_dsub>
 8006530:	f806 4b01 	strb.w	r4, [r6], #1
 8006534:	9d07      	ldr	r5, [sp, #28]
 8006536:	eba6 040a 	sub.w	r4, r6, sl
 800653a:	42a5      	cmp	r5, r4
 800653c:	4602      	mov	r2, r0
 800653e:	460b      	mov	r3, r1
 8006540:	f040 8117 	bne.w	8006772 <_dtoa_r+0x6e2>
 8006544:	f7f9 fec2 	bl	80002cc <__adddf3>
 8006548:	e9dd 2300 	ldrd	r2, r3, [sp]
 800654c:	4604      	mov	r4, r0
 800654e:	460d      	mov	r5, r1
 8006550:	f7fa fb02 	bl	8000b58 <__aeabi_dcmpgt>
 8006554:	2800      	cmp	r0, #0
 8006556:	f040 80f9 	bne.w	800674c <_dtoa_r+0x6bc>
 800655a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800655e:	4620      	mov	r0, r4
 8006560:	4629      	mov	r1, r5
 8006562:	f7fa fad1 	bl	8000b08 <__aeabi_dcmpeq>
 8006566:	b118      	cbz	r0, 8006570 <_dtoa_r+0x4e0>
 8006568:	f018 0f01 	tst.w	r8, #1
 800656c:	f040 80ee 	bne.w	800674c <_dtoa_r+0x6bc>
 8006570:	4649      	mov	r1, r9
 8006572:	4658      	mov	r0, fp
 8006574:	f000 fc90 	bl	8006e98 <_Bfree>
 8006578:	2300      	movs	r3, #0
 800657a:	7033      	strb	r3, [r6, #0]
 800657c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800657e:	3701      	adds	r7, #1
 8006580:	601f      	str	r7, [r3, #0]
 8006582:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006584:	2b00      	cmp	r3, #0
 8006586:	f000 831d 	beq.w	8006bc4 <_dtoa_r+0xb34>
 800658a:	601e      	str	r6, [r3, #0]
 800658c:	e31a      	b.n	8006bc4 <_dtoa_r+0xb34>
 800658e:	07e2      	lsls	r2, r4, #31
 8006590:	d505      	bpl.n	800659e <_dtoa_r+0x50e>
 8006592:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006596:	f7fa f84f 	bl	8000638 <__aeabi_dmul>
 800659a:	3601      	adds	r6, #1
 800659c:	2301      	movs	r3, #1
 800659e:	1064      	asrs	r4, r4, #1
 80065a0:	3508      	adds	r5, #8
 80065a2:	e73f      	b.n	8006424 <_dtoa_r+0x394>
 80065a4:	2602      	movs	r6, #2
 80065a6:	e742      	b.n	800642e <_dtoa_r+0x39e>
 80065a8:	9c07      	ldr	r4, [sp, #28]
 80065aa:	9704      	str	r7, [sp, #16]
 80065ac:	e761      	b.n	8006472 <_dtoa_r+0x3e2>
 80065ae:	4b27      	ldr	r3, [pc, #156]	@ (800664c <_dtoa_r+0x5bc>)
 80065b0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80065b2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80065b6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80065ba:	4454      	add	r4, sl
 80065bc:	2900      	cmp	r1, #0
 80065be:	d053      	beq.n	8006668 <_dtoa_r+0x5d8>
 80065c0:	4928      	ldr	r1, [pc, #160]	@ (8006664 <_dtoa_r+0x5d4>)
 80065c2:	2000      	movs	r0, #0
 80065c4:	f7fa f962 	bl	800088c <__aeabi_ddiv>
 80065c8:	4633      	mov	r3, r6
 80065ca:	462a      	mov	r2, r5
 80065cc:	f7f9 fe7c 	bl	80002c8 <__aeabi_dsub>
 80065d0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80065d4:	4656      	mov	r6, sl
 80065d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80065da:	f7fa fadd 	bl	8000b98 <__aeabi_d2iz>
 80065de:	4605      	mov	r5, r0
 80065e0:	f7f9 ffc0 	bl	8000564 <__aeabi_i2d>
 80065e4:	4602      	mov	r2, r0
 80065e6:	460b      	mov	r3, r1
 80065e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80065ec:	f7f9 fe6c 	bl	80002c8 <__aeabi_dsub>
 80065f0:	3530      	adds	r5, #48	@ 0x30
 80065f2:	4602      	mov	r2, r0
 80065f4:	460b      	mov	r3, r1
 80065f6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80065fa:	f806 5b01 	strb.w	r5, [r6], #1
 80065fe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006602:	f7fa fa8b 	bl	8000b1c <__aeabi_dcmplt>
 8006606:	2800      	cmp	r0, #0
 8006608:	d171      	bne.n	80066ee <_dtoa_r+0x65e>
 800660a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800660e:	4911      	ldr	r1, [pc, #68]	@ (8006654 <_dtoa_r+0x5c4>)
 8006610:	2000      	movs	r0, #0
 8006612:	f7f9 fe59 	bl	80002c8 <__aeabi_dsub>
 8006616:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800661a:	f7fa fa7f 	bl	8000b1c <__aeabi_dcmplt>
 800661e:	2800      	cmp	r0, #0
 8006620:	f040 8095 	bne.w	800674e <_dtoa_r+0x6be>
 8006624:	42a6      	cmp	r6, r4
 8006626:	f43f af50 	beq.w	80064ca <_dtoa_r+0x43a>
 800662a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800662e:	4b0a      	ldr	r3, [pc, #40]	@ (8006658 <_dtoa_r+0x5c8>)
 8006630:	2200      	movs	r2, #0
 8006632:	f7fa f801 	bl	8000638 <__aeabi_dmul>
 8006636:	4b08      	ldr	r3, [pc, #32]	@ (8006658 <_dtoa_r+0x5c8>)
 8006638:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800663c:	2200      	movs	r2, #0
 800663e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006642:	f7f9 fff9 	bl	8000638 <__aeabi_dmul>
 8006646:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800664a:	e7c4      	b.n	80065d6 <_dtoa_r+0x546>
 800664c:	08007d38 	.word	0x08007d38
 8006650:	08007d10 	.word	0x08007d10
 8006654:	3ff00000 	.word	0x3ff00000
 8006658:	40240000 	.word	0x40240000
 800665c:	401c0000 	.word	0x401c0000
 8006660:	40140000 	.word	0x40140000
 8006664:	3fe00000 	.word	0x3fe00000
 8006668:	4631      	mov	r1, r6
 800666a:	4628      	mov	r0, r5
 800666c:	f7f9 ffe4 	bl	8000638 <__aeabi_dmul>
 8006670:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006674:	9415      	str	r4, [sp, #84]	@ 0x54
 8006676:	4656      	mov	r6, sl
 8006678:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800667c:	f7fa fa8c 	bl	8000b98 <__aeabi_d2iz>
 8006680:	4605      	mov	r5, r0
 8006682:	f7f9 ff6f 	bl	8000564 <__aeabi_i2d>
 8006686:	4602      	mov	r2, r0
 8006688:	460b      	mov	r3, r1
 800668a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800668e:	f7f9 fe1b 	bl	80002c8 <__aeabi_dsub>
 8006692:	3530      	adds	r5, #48	@ 0x30
 8006694:	f806 5b01 	strb.w	r5, [r6], #1
 8006698:	4602      	mov	r2, r0
 800669a:	460b      	mov	r3, r1
 800669c:	42a6      	cmp	r6, r4
 800669e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80066a2:	f04f 0200 	mov.w	r2, #0
 80066a6:	d124      	bne.n	80066f2 <_dtoa_r+0x662>
 80066a8:	4bac      	ldr	r3, [pc, #688]	@ (800695c <_dtoa_r+0x8cc>)
 80066aa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80066ae:	f7f9 fe0d 	bl	80002cc <__adddf3>
 80066b2:	4602      	mov	r2, r0
 80066b4:	460b      	mov	r3, r1
 80066b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80066ba:	f7fa fa4d 	bl	8000b58 <__aeabi_dcmpgt>
 80066be:	2800      	cmp	r0, #0
 80066c0:	d145      	bne.n	800674e <_dtoa_r+0x6be>
 80066c2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80066c6:	49a5      	ldr	r1, [pc, #660]	@ (800695c <_dtoa_r+0x8cc>)
 80066c8:	2000      	movs	r0, #0
 80066ca:	f7f9 fdfd 	bl	80002c8 <__aeabi_dsub>
 80066ce:	4602      	mov	r2, r0
 80066d0:	460b      	mov	r3, r1
 80066d2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80066d6:	f7fa fa21 	bl	8000b1c <__aeabi_dcmplt>
 80066da:	2800      	cmp	r0, #0
 80066dc:	f43f aef5 	beq.w	80064ca <_dtoa_r+0x43a>
 80066e0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80066e2:	1e73      	subs	r3, r6, #1
 80066e4:	9315      	str	r3, [sp, #84]	@ 0x54
 80066e6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80066ea:	2b30      	cmp	r3, #48	@ 0x30
 80066ec:	d0f8      	beq.n	80066e0 <_dtoa_r+0x650>
 80066ee:	9f04      	ldr	r7, [sp, #16]
 80066f0:	e73e      	b.n	8006570 <_dtoa_r+0x4e0>
 80066f2:	4b9b      	ldr	r3, [pc, #620]	@ (8006960 <_dtoa_r+0x8d0>)
 80066f4:	f7f9 ffa0 	bl	8000638 <__aeabi_dmul>
 80066f8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80066fc:	e7bc      	b.n	8006678 <_dtoa_r+0x5e8>
 80066fe:	d10c      	bne.n	800671a <_dtoa_r+0x68a>
 8006700:	4b98      	ldr	r3, [pc, #608]	@ (8006964 <_dtoa_r+0x8d4>)
 8006702:	2200      	movs	r2, #0
 8006704:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006708:	f7f9 ff96 	bl	8000638 <__aeabi_dmul>
 800670c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006710:	f7fa fa18 	bl	8000b44 <__aeabi_dcmpge>
 8006714:	2800      	cmp	r0, #0
 8006716:	f000 8157 	beq.w	80069c8 <_dtoa_r+0x938>
 800671a:	2400      	movs	r4, #0
 800671c:	4625      	mov	r5, r4
 800671e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006720:	43db      	mvns	r3, r3
 8006722:	9304      	str	r3, [sp, #16]
 8006724:	4656      	mov	r6, sl
 8006726:	2700      	movs	r7, #0
 8006728:	4621      	mov	r1, r4
 800672a:	4658      	mov	r0, fp
 800672c:	f000 fbb4 	bl	8006e98 <_Bfree>
 8006730:	2d00      	cmp	r5, #0
 8006732:	d0dc      	beq.n	80066ee <_dtoa_r+0x65e>
 8006734:	b12f      	cbz	r7, 8006742 <_dtoa_r+0x6b2>
 8006736:	42af      	cmp	r7, r5
 8006738:	d003      	beq.n	8006742 <_dtoa_r+0x6b2>
 800673a:	4639      	mov	r1, r7
 800673c:	4658      	mov	r0, fp
 800673e:	f000 fbab 	bl	8006e98 <_Bfree>
 8006742:	4629      	mov	r1, r5
 8006744:	4658      	mov	r0, fp
 8006746:	f000 fba7 	bl	8006e98 <_Bfree>
 800674a:	e7d0      	b.n	80066ee <_dtoa_r+0x65e>
 800674c:	9704      	str	r7, [sp, #16]
 800674e:	4633      	mov	r3, r6
 8006750:	461e      	mov	r6, r3
 8006752:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006756:	2a39      	cmp	r2, #57	@ 0x39
 8006758:	d107      	bne.n	800676a <_dtoa_r+0x6da>
 800675a:	459a      	cmp	sl, r3
 800675c:	d1f8      	bne.n	8006750 <_dtoa_r+0x6c0>
 800675e:	9a04      	ldr	r2, [sp, #16]
 8006760:	3201      	adds	r2, #1
 8006762:	9204      	str	r2, [sp, #16]
 8006764:	2230      	movs	r2, #48	@ 0x30
 8006766:	f88a 2000 	strb.w	r2, [sl]
 800676a:	781a      	ldrb	r2, [r3, #0]
 800676c:	3201      	adds	r2, #1
 800676e:	701a      	strb	r2, [r3, #0]
 8006770:	e7bd      	b.n	80066ee <_dtoa_r+0x65e>
 8006772:	4b7b      	ldr	r3, [pc, #492]	@ (8006960 <_dtoa_r+0x8d0>)
 8006774:	2200      	movs	r2, #0
 8006776:	f7f9 ff5f 	bl	8000638 <__aeabi_dmul>
 800677a:	2200      	movs	r2, #0
 800677c:	2300      	movs	r3, #0
 800677e:	4604      	mov	r4, r0
 8006780:	460d      	mov	r5, r1
 8006782:	f7fa f9c1 	bl	8000b08 <__aeabi_dcmpeq>
 8006786:	2800      	cmp	r0, #0
 8006788:	f43f aebb 	beq.w	8006502 <_dtoa_r+0x472>
 800678c:	e6f0      	b.n	8006570 <_dtoa_r+0x4e0>
 800678e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006790:	2a00      	cmp	r2, #0
 8006792:	f000 80db 	beq.w	800694c <_dtoa_r+0x8bc>
 8006796:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006798:	2a01      	cmp	r2, #1
 800679a:	f300 80bf 	bgt.w	800691c <_dtoa_r+0x88c>
 800679e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80067a0:	2a00      	cmp	r2, #0
 80067a2:	f000 80b7 	beq.w	8006914 <_dtoa_r+0x884>
 80067a6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80067aa:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80067ac:	4646      	mov	r6, r8
 80067ae:	9a08      	ldr	r2, [sp, #32]
 80067b0:	2101      	movs	r1, #1
 80067b2:	441a      	add	r2, r3
 80067b4:	4658      	mov	r0, fp
 80067b6:	4498      	add	r8, r3
 80067b8:	9208      	str	r2, [sp, #32]
 80067ba:	f000 fc21 	bl	8007000 <__i2b>
 80067be:	4605      	mov	r5, r0
 80067c0:	b15e      	cbz	r6, 80067da <_dtoa_r+0x74a>
 80067c2:	9b08      	ldr	r3, [sp, #32]
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	dd08      	ble.n	80067da <_dtoa_r+0x74a>
 80067c8:	42b3      	cmp	r3, r6
 80067ca:	9a08      	ldr	r2, [sp, #32]
 80067cc:	bfa8      	it	ge
 80067ce:	4633      	movge	r3, r6
 80067d0:	eba8 0803 	sub.w	r8, r8, r3
 80067d4:	1af6      	subs	r6, r6, r3
 80067d6:	1ad3      	subs	r3, r2, r3
 80067d8:	9308      	str	r3, [sp, #32]
 80067da:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80067dc:	b1f3      	cbz	r3, 800681c <_dtoa_r+0x78c>
 80067de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	f000 80b7 	beq.w	8006954 <_dtoa_r+0x8c4>
 80067e6:	b18c      	cbz	r4, 800680c <_dtoa_r+0x77c>
 80067e8:	4629      	mov	r1, r5
 80067ea:	4622      	mov	r2, r4
 80067ec:	4658      	mov	r0, fp
 80067ee:	f000 fcc7 	bl	8007180 <__pow5mult>
 80067f2:	464a      	mov	r2, r9
 80067f4:	4601      	mov	r1, r0
 80067f6:	4605      	mov	r5, r0
 80067f8:	4658      	mov	r0, fp
 80067fa:	f000 fc17 	bl	800702c <__multiply>
 80067fe:	4649      	mov	r1, r9
 8006800:	9004      	str	r0, [sp, #16]
 8006802:	4658      	mov	r0, fp
 8006804:	f000 fb48 	bl	8006e98 <_Bfree>
 8006808:	9b04      	ldr	r3, [sp, #16]
 800680a:	4699      	mov	r9, r3
 800680c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800680e:	1b1a      	subs	r2, r3, r4
 8006810:	d004      	beq.n	800681c <_dtoa_r+0x78c>
 8006812:	4649      	mov	r1, r9
 8006814:	4658      	mov	r0, fp
 8006816:	f000 fcb3 	bl	8007180 <__pow5mult>
 800681a:	4681      	mov	r9, r0
 800681c:	2101      	movs	r1, #1
 800681e:	4658      	mov	r0, fp
 8006820:	f000 fbee 	bl	8007000 <__i2b>
 8006824:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006826:	4604      	mov	r4, r0
 8006828:	2b00      	cmp	r3, #0
 800682a:	f000 81cf 	beq.w	8006bcc <_dtoa_r+0xb3c>
 800682e:	461a      	mov	r2, r3
 8006830:	4601      	mov	r1, r0
 8006832:	4658      	mov	r0, fp
 8006834:	f000 fca4 	bl	8007180 <__pow5mult>
 8006838:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800683a:	2b01      	cmp	r3, #1
 800683c:	4604      	mov	r4, r0
 800683e:	f300 8095 	bgt.w	800696c <_dtoa_r+0x8dc>
 8006842:	9b02      	ldr	r3, [sp, #8]
 8006844:	2b00      	cmp	r3, #0
 8006846:	f040 8087 	bne.w	8006958 <_dtoa_r+0x8c8>
 800684a:	9b03      	ldr	r3, [sp, #12]
 800684c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006850:	2b00      	cmp	r3, #0
 8006852:	f040 8089 	bne.w	8006968 <_dtoa_r+0x8d8>
 8006856:	9b03      	ldr	r3, [sp, #12]
 8006858:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800685c:	0d1b      	lsrs	r3, r3, #20
 800685e:	051b      	lsls	r3, r3, #20
 8006860:	b12b      	cbz	r3, 800686e <_dtoa_r+0x7de>
 8006862:	9b08      	ldr	r3, [sp, #32]
 8006864:	3301      	adds	r3, #1
 8006866:	9308      	str	r3, [sp, #32]
 8006868:	f108 0801 	add.w	r8, r8, #1
 800686c:	2301      	movs	r3, #1
 800686e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006870:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006872:	2b00      	cmp	r3, #0
 8006874:	f000 81b0 	beq.w	8006bd8 <_dtoa_r+0xb48>
 8006878:	6923      	ldr	r3, [r4, #16]
 800687a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800687e:	6918      	ldr	r0, [r3, #16]
 8006880:	f000 fb72 	bl	8006f68 <__hi0bits>
 8006884:	f1c0 0020 	rsb	r0, r0, #32
 8006888:	9b08      	ldr	r3, [sp, #32]
 800688a:	4418      	add	r0, r3
 800688c:	f010 001f 	ands.w	r0, r0, #31
 8006890:	d077      	beq.n	8006982 <_dtoa_r+0x8f2>
 8006892:	f1c0 0320 	rsb	r3, r0, #32
 8006896:	2b04      	cmp	r3, #4
 8006898:	dd6b      	ble.n	8006972 <_dtoa_r+0x8e2>
 800689a:	9b08      	ldr	r3, [sp, #32]
 800689c:	f1c0 001c 	rsb	r0, r0, #28
 80068a0:	4403      	add	r3, r0
 80068a2:	4480      	add	r8, r0
 80068a4:	4406      	add	r6, r0
 80068a6:	9308      	str	r3, [sp, #32]
 80068a8:	f1b8 0f00 	cmp.w	r8, #0
 80068ac:	dd05      	ble.n	80068ba <_dtoa_r+0x82a>
 80068ae:	4649      	mov	r1, r9
 80068b0:	4642      	mov	r2, r8
 80068b2:	4658      	mov	r0, fp
 80068b4:	f000 fcbe 	bl	8007234 <__lshift>
 80068b8:	4681      	mov	r9, r0
 80068ba:	9b08      	ldr	r3, [sp, #32]
 80068bc:	2b00      	cmp	r3, #0
 80068be:	dd05      	ble.n	80068cc <_dtoa_r+0x83c>
 80068c0:	4621      	mov	r1, r4
 80068c2:	461a      	mov	r2, r3
 80068c4:	4658      	mov	r0, fp
 80068c6:	f000 fcb5 	bl	8007234 <__lshift>
 80068ca:	4604      	mov	r4, r0
 80068cc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d059      	beq.n	8006986 <_dtoa_r+0x8f6>
 80068d2:	4621      	mov	r1, r4
 80068d4:	4648      	mov	r0, r9
 80068d6:	f000 fd19 	bl	800730c <__mcmp>
 80068da:	2800      	cmp	r0, #0
 80068dc:	da53      	bge.n	8006986 <_dtoa_r+0x8f6>
 80068de:	1e7b      	subs	r3, r7, #1
 80068e0:	9304      	str	r3, [sp, #16]
 80068e2:	4649      	mov	r1, r9
 80068e4:	2300      	movs	r3, #0
 80068e6:	220a      	movs	r2, #10
 80068e8:	4658      	mov	r0, fp
 80068ea:	f000 faf7 	bl	8006edc <__multadd>
 80068ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80068f0:	4681      	mov	r9, r0
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	f000 8172 	beq.w	8006bdc <_dtoa_r+0xb4c>
 80068f8:	2300      	movs	r3, #0
 80068fa:	4629      	mov	r1, r5
 80068fc:	220a      	movs	r2, #10
 80068fe:	4658      	mov	r0, fp
 8006900:	f000 faec 	bl	8006edc <__multadd>
 8006904:	9b00      	ldr	r3, [sp, #0]
 8006906:	2b00      	cmp	r3, #0
 8006908:	4605      	mov	r5, r0
 800690a:	dc67      	bgt.n	80069dc <_dtoa_r+0x94c>
 800690c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800690e:	2b02      	cmp	r3, #2
 8006910:	dc41      	bgt.n	8006996 <_dtoa_r+0x906>
 8006912:	e063      	b.n	80069dc <_dtoa_r+0x94c>
 8006914:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006916:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800691a:	e746      	b.n	80067aa <_dtoa_r+0x71a>
 800691c:	9b07      	ldr	r3, [sp, #28]
 800691e:	1e5c      	subs	r4, r3, #1
 8006920:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006922:	42a3      	cmp	r3, r4
 8006924:	bfbf      	itttt	lt
 8006926:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8006928:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800692a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800692c:	1ae3      	sublt	r3, r4, r3
 800692e:	bfb4      	ite	lt
 8006930:	18d2      	addlt	r2, r2, r3
 8006932:	1b1c      	subge	r4, r3, r4
 8006934:	9b07      	ldr	r3, [sp, #28]
 8006936:	bfbc      	itt	lt
 8006938:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800693a:	2400      	movlt	r4, #0
 800693c:	2b00      	cmp	r3, #0
 800693e:	bfb5      	itete	lt
 8006940:	eba8 0603 	sublt.w	r6, r8, r3
 8006944:	9b07      	ldrge	r3, [sp, #28]
 8006946:	2300      	movlt	r3, #0
 8006948:	4646      	movge	r6, r8
 800694a:	e730      	b.n	80067ae <_dtoa_r+0x71e>
 800694c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800694e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8006950:	4646      	mov	r6, r8
 8006952:	e735      	b.n	80067c0 <_dtoa_r+0x730>
 8006954:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006956:	e75c      	b.n	8006812 <_dtoa_r+0x782>
 8006958:	2300      	movs	r3, #0
 800695a:	e788      	b.n	800686e <_dtoa_r+0x7de>
 800695c:	3fe00000 	.word	0x3fe00000
 8006960:	40240000 	.word	0x40240000
 8006964:	40140000 	.word	0x40140000
 8006968:	9b02      	ldr	r3, [sp, #8]
 800696a:	e780      	b.n	800686e <_dtoa_r+0x7de>
 800696c:	2300      	movs	r3, #0
 800696e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006970:	e782      	b.n	8006878 <_dtoa_r+0x7e8>
 8006972:	d099      	beq.n	80068a8 <_dtoa_r+0x818>
 8006974:	9a08      	ldr	r2, [sp, #32]
 8006976:	331c      	adds	r3, #28
 8006978:	441a      	add	r2, r3
 800697a:	4498      	add	r8, r3
 800697c:	441e      	add	r6, r3
 800697e:	9208      	str	r2, [sp, #32]
 8006980:	e792      	b.n	80068a8 <_dtoa_r+0x818>
 8006982:	4603      	mov	r3, r0
 8006984:	e7f6      	b.n	8006974 <_dtoa_r+0x8e4>
 8006986:	9b07      	ldr	r3, [sp, #28]
 8006988:	9704      	str	r7, [sp, #16]
 800698a:	2b00      	cmp	r3, #0
 800698c:	dc20      	bgt.n	80069d0 <_dtoa_r+0x940>
 800698e:	9300      	str	r3, [sp, #0]
 8006990:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006992:	2b02      	cmp	r3, #2
 8006994:	dd1e      	ble.n	80069d4 <_dtoa_r+0x944>
 8006996:	9b00      	ldr	r3, [sp, #0]
 8006998:	2b00      	cmp	r3, #0
 800699a:	f47f aec0 	bne.w	800671e <_dtoa_r+0x68e>
 800699e:	4621      	mov	r1, r4
 80069a0:	2205      	movs	r2, #5
 80069a2:	4658      	mov	r0, fp
 80069a4:	f000 fa9a 	bl	8006edc <__multadd>
 80069a8:	4601      	mov	r1, r0
 80069aa:	4604      	mov	r4, r0
 80069ac:	4648      	mov	r0, r9
 80069ae:	f000 fcad 	bl	800730c <__mcmp>
 80069b2:	2800      	cmp	r0, #0
 80069b4:	f77f aeb3 	ble.w	800671e <_dtoa_r+0x68e>
 80069b8:	4656      	mov	r6, sl
 80069ba:	2331      	movs	r3, #49	@ 0x31
 80069bc:	f806 3b01 	strb.w	r3, [r6], #1
 80069c0:	9b04      	ldr	r3, [sp, #16]
 80069c2:	3301      	adds	r3, #1
 80069c4:	9304      	str	r3, [sp, #16]
 80069c6:	e6ae      	b.n	8006726 <_dtoa_r+0x696>
 80069c8:	9c07      	ldr	r4, [sp, #28]
 80069ca:	9704      	str	r7, [sp, #16]
 80069cc:	4625      	mov	r5, r4
 80069ce:	e7f3      	b.n	80069b8 <_dtoa_r+0x928>
 80069d0:	9b07      	ldr	r3, [sp, #28]
 80069d2:	9300      	str	r3, [sp, #0]
 80069d4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	f000 8104 	beq.w	8006be4 <_dtoa_r+0xb54>
 80069dc:	2e00      	cmp	r6, #0
 80069de:	dd05      	ble.n	80069ec <_dtoa_r+0x95c>
 80069e0:	4629      	mov	r1, r5
 80069e2:	4632      	mov	r2, r6
 80069e4:	4658      	mov	r0, fp
 80069e6:	f000 fc25 	bl	8007234 <__lshift>
 80069ea:	4605      	mov	r5, r0
 80069ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d05a      	beq.n	8006aa8 <_dtoa_r+0xa18>
 80069f2:	6869      	ldr	r1, [r5, #4]
 80069f4:	4658      	mov	r0, fp
 80069f6:	f000 fa0f 	bl	8006e18 <_Balloc>
 80069fa:	4606      	mov	r6, r0
 80069fc:	b928      	cbnz	r0, 8006a0a <_dtoa_r+0x97a>
 80069fe:	4b84      	ldr	r3, [pc, #528]	@ (8006c10 <_dtoa_r+0xb80>)
 8006a00:	4602      	mov	r2, r0
 8006a02:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006a06:	f7ff bb5a 	b.w	80060be <_dtoa_r+0x2e>
 8006a0a:	692a      	ldr	r2, [r5, #16]
 8006a0c:	3202      	adds	r2, #2
 8006a0e:	0092      	lsls	r2, r2, #2
 8006a10:	f105 010c 	add.w	r1, r5, #12
 8006a14:	300c      	adds	r0, #12
 8006a16:	f001 f803 	bl	8007a20 <memcpy>
 8006a1a:	2201      	movs	r2, #1
 8006a1c:	4631      	mov	r1, r6
 8006a1e:	4658      	mov	r0, fp
 8006a20:	f000 fc08 	bl	8007234 <__lshift>
 8006a24:	f10a 0301 	add.w	r3, sl, #1
 8006a28:	9307      	str	r3, [sp, #28]
 8006a2a:	9b00      	ldr	r3, [sp, #0]
 8006a2c:	4453      	add	r3, sl
 8006a2e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006a30:	9b02      	ldr	r3, [sp, #8]
 8006a32:	f003 0301 	and.w	r3, r3, #1
 8006a36:	462f      	mov	r7, r5
 8006a38:	930a      	str	r3, [sp, #40]	@ 0x28
 8006a3a:	4605      	mov	r5, r0
 8006a3c:	9b07      	ldr	r3, [sp, #28]
 8006a3e:	4621      	mov	r1, r4
 8006a40:	3b01      	subs	r3, #1
 8006a42:	4648      	mov	r0, r9
 8006a44:	9300      	str	r3, [sp, #0]
 8006a46:	f7ff fa9a 	bl	8005f7e <quorem>
 8006a4a:	4639      	mov	r1, r7
 8006a4c:	9002      	str	r0, [sp, #8]
 8006a4e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006a52:	4648      	mov	r0, r9
 8006a54:	f000 fc5a 	bl	800730c <__mcmp>
 8006a58:	462a      	mov	r2, r5
 8006a5a:	9008      	str	r0, [sp, #32]
 8006a5c:	4621      	mov	r1, r4
 8006a5e:	4658      	mov	r0, fp
 8006a60:	f000 fc70 	bl	8007344 <__mdiff>
 8006a64:	68c2      	ldr	r2, [r0, #12]
 8006a66:	4606      	mov	r6, r0
 8006a68:	bb02      	cbnz	r2, 8006aac <_dtoa_r+0xa1c>
 8006a6a:	4601      	mov	r1, r0
 8006a6c:	4648      	mov	r0, r9
 8006a6e:	f000 fc4d 	bl	800730c <__mcmp>
 8006a72:	4602      	mov	r2, r0
 8006a74:	4631      	mov	r1, r6
 8006a76:	4658      	mov	r0, fp
 8006a78:	920e      	str	r2, [sp, #56]	@ 0x38
 8006a7a:	f000 fa0d 	bl	8006e98 <_Bfree>
 8006a7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a80:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006a82:	9e07      	ldr	r6, [sp, #28]
 8006a84:	ea43 0102 	orr.w	r1, r3, r2
 8006a88:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006a8a:	4319      	orrs	r1, r3
 8006a8c:	d110      	bne.n	8006ab0 <_dtoa_r+0xa20>
 8006a8e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006a92:	d029      	beq.n	8006ae8 <_dtoa_r+0xa58>
 8006a94:	9b08      	ldr	r3, [sp, #32]
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	dd02      	ble.n	8006aa0 <_dtoa_r+0xa10>
 8006a9a:	9b02      	ldr	r3, [sp, #8]
 8006a9c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8006aa0:	9b00      	ldr	r3, [sp, #0]
 8006aa2:	f883 8000 	strb.w	r8, [r3]
 8006aa6:	e63f      	b.n	8006728 <_dtoa_r+0x698>
 8006aa8:	4628      	mov	r0, r5
 8006aaa:	e7bb      	b.n	8006a24 <_dtoa_r+0x994>
 8006aac:	2201      	movs	r2, #1
 8006aae:	e7e1      	b.n	8006a74 <_dtoa_r+0x9e4>
 8006ab0:	9b08      	ldr	r3, [sp, #32]
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	db04      	blt.n	8006ac0 <_dtoa_r+0xa30>
 8006ab6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006ab8:	430b      	orrs	r3, r1
 8006aba:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006abc:	430b      	orrs	r3, r1
 8006abe:	d120      	bne.n	8006b02 <_dtoa_r+0xa72>
 8006ac0:	2a00      	cmp	r2, #0
 8006ac2:	dded      	ble.n	8006aa0 <_dtoa_r+0xa10>
 8006ac4:	4649      	mov	r1, r9
 8006ac6:	2201      	movs	r2, #1
 8006ac8:	4658      	mov	r0, fp
 8006aca:	f000 fbb3 	bl	8007234 <__lshift>
 8006ace:	4621      	mov	r1, r4
 8006ad0:	4681      	mov	r9, r0
 8006ad2:	f000 fc1b 	bl	800730c <__mcmp>
 8006ad6:	2800      	cmp	r0, #0
 8006ad8:	dc03      	bgt.n	8006ae2 <_dtoa_r+0xa52>
 8006ada:	d1e1      	bne.n	8006aa0 <_dtoa_r+0xa10>
 8006adc:	f018 0f01 	tst.w	r8, #1
 8006ae0:	d0de      	beq.n	8006aa0 <_dtoa_r+0xa10>
 8006ae2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006ae6:	d1d8      	bne.n	8006a9a <_dtoa_r+0xa0a>
 8006ae8:	9a00      	ldr	r2, [sp, #0]
 8006aea:	2339      	movs	r3, #57	@ 0x39
 8006aec:	7013      	strb	r3, [r2, #0]
 8006aee:	4633      	mov	r3, r6
 8006af0:	461e      	mov	r6, r3
 8006af2:	3b01      	subs	r3, #1
 8006af4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006af8:	2a39      	cmp	r2, #57	@ 0x39
 8006afa:	d052      	beq.n	8006ba2 <_dtoa_r+0xb12>
 8006afc:	3201      	adds	r2, #1
 8006afe:	701a      	strb	r2, [r3, #0]
 8006b00:	e612      	b.n	8006728 <_dtoa_r+0x698>
 8006b02:	2a00      	cmp	r2, #0
 8006b04:	dd07      	ble.n	8006b16 <_dtoa_r+0xa86>
 8006b06:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006b0a:	d0ed      	beq.n	8006ae8 <_dtoa_r+0xa58>
 8006b0c:	9a00      	ldr	r2, [sp, #0]
 8006b0e:	f108 0301 	add.w	r3, r8, #1
 8006b12:	7013      	strb	r3, [r2, #0]
 8006b14:	e608      	b.n	8006728 <_dtoa_r+0x698>
 8006b16:	9b07      	ldr	r3, [sp, #28]
 8006b18:	9a07      	ldr	r2, [sp, #28]
 8006b1a:	f803 8c01 	strb.w	r8, [r3, #-1]
 8006b1e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006b20:	4293      	cmp	r3, r2
 8006b22:	d028      	beq.n	8006b76 <_dtoa_r+0xae6>
 8006b24:	4649      	mov	r1, r9
 8006b26:	2300      	movs	r3, #0
 8006b28:	220a      	movs	r2, #10
 8006b2a:	4658      	mov	r0, fp
 8006b2c:	f000 f9d6 	bl	8006edc <__multadd>
 8006b30:	42af      	cmp	r7, r5
 8006b32:	4681      	mov	r9, r0
 8006b34:	f04f 0300 	mov.w	r3, #0
 8006b38:	f04f 020a 	mov.w	r2, #10
 8006b3c:	4639      	mov	r1, r7
 8006b3e:	4658      	mov	r0, fp
 8006b40:	d107      	bne.n	8006b52 <_dtoa_r+0xac2>
 8006b42:	f000 f9cb 	bl	8006edc <__multadd>
 8006b46:	4607      	mov	r7, r0
 8006b48:	4605      	mov	r5, r0
 8006b4a:	9b07      	ldr	r3, [sp, #28]
 8006b4c:	3301      	adds	r3, #1
 8006b4e:	9307      	str	r3, [sp, #28]
 8006b50:	e774      	b.n	8006a3c <_dtoa_r+0x9ac>
 8006b52:	f000 f9c3 	bl	8006edc <__multadd>
 8006b56:	4629      	mov	r1, r5
 8006b58:	4607      	mov	r7, r0
 8006b5a:	2300      	movs	r3, #0
 8006b5c:	220a      	movs	r2, #10
 8006b5e:	4658      	mov	r0, fp
 8006b60:	f000 f9bc 	bl	8006edc <__multadd>
 8006b64:	4605      	mov	r5, r0
 8006b66:	e7f0      	b.n	8006b4a <_dtoa_r+0xaba>
 8006b68:	9b00      	ldr	r3, [sp, #0]
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	bfcc      	ite	gt
 8006b6e:	461e      	movgt	r6, r3
 8006b70:	2601      	movle	r6, #1
 8006b72:	4456      	add	r6, sl
 8006b74:	2700      	movs	r7, #0
 8006b76:	4649      	mov	r1, r9
 8006b78:	2201      	movs	r2, #1
 8006b7a:	4658      	mov	r0, fp
 8006b7c:	f000 fb5a 	bl	8007234 <__lshift>
 8006b80:	4621      	mov	r1, r4
 8006b82:	4681      	mov	r9, r0
 8006b84:	f000 fbc2 	bl	800730c <__mcmp>
 8006b88:	2800      	cmp	r0, #0
 8006b8a:	dcb0      	bgt.n	8006aee <_dtoa_r+0xa5e>
 8006b8c:	d102      	bne.n	8006b94 <_dtoa_r+0xb04>
 8006b8e:	f018 0f01 	tst.w	r8, #1
 8006b92:	d1ac      	bne.n	8006aee <_dtoa_r+0xa5e>
 8006b94:	4633      	mov	r3, r6
 8006b96:	461e      	mov	r6, r3
 8006b98:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006b9c:	2a30      	cmp	r2, #48	@ 0x30
 8006b9e:	d0fa      	beq.n	8006b96 <_dtoa_r+0xb06>
 8006ba0:	e5c2      	b.n	8006728 <_dtoa_r+0x698>
 8006ba2:	459a      	cmp	sl, r3
 8006ba4:	d1a4      	bne.n	8006af0 <_dtoa_r+0xa60>
 8006ba6:	9b04      	ldr	r3, [sp, #16]
 8006ba8:	3301      	adds	r3, #1
 8006baa:	9304      	str	r3, [sp, #16]
 8006bac:	2331      	movs	r3, #49	@ 0x31
 8006bae:	f88a 3000 	strb.w	r3, [sl]
 8006bb2:	e5b9      	b.n	8006728 <_dtoa_r+0x698>
 8006bb4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006bb6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8006c14 <_dtoa_r+0xb84>
 8006bba:	b11b      	cbz	r3, 8006bc4 <_dtoa_r+0xb34>
 8006bbc:	f10a 0308 	add.w	r3, sl, #8
 8006bc0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006bc2:	6013      	str	r3, [r2, #0]
 8006bc4:	4650      	mov	r0, sl
 8006bc6:	b019      	add	sp, #100	@ 0x64
 8006bc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bcc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006bce:	2b01      	cmp	r3, #1
 8006bd0:	f77f ae37 	ble.w	8006842 <_dtoa_r+0x7b2>
 8006bd4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006bd6:	930a      	str	r3, [sp, #40]	@ 0x28
 8006bd8:	2001      	movs	r0, #1
 8006bda:	e655      	b.n	8006888 <_dtoa_r+0x7f8>
 8006bdc:	9b00      	ldr	r3, [sp, #0]
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	f77f aed6 	ble.w	8006990 <_dtoa_r+0x900>
 8006be4:	4656      	mov	r6, sl
 8006be6:	4621      	mov	r1, r4
 8006be8:	4648      	mov	r0, r9
 8006bea:	f7ff f9c8 	bl	8005f7e <quorem>
 8006bee:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006bf2:	f806 8b01 	strb.w	r8, [r6], #1
 8006bf6:	9b00      	ldr	r3, [sp, #0]
 8006bf8:	eba6 020a 	sub.w	r2, r6, sl
 8006bfc:	4293      	cmp	r3, r2
 8006bfe:	ddb3      	ble.n	8006b68 <_dtoa_r+0xad8>
 8006c00:	4649      	mov	r1, r9
 8006c02:	2300      	movs	r3, #0
 8006c04:	220a      	movs	r2, #10
 8006c06:	4658      	mov	r0, fp
 8006c08:	f000 f968 	bl	8006edc <__multadd>
 8006c0c:	4681      	mov	r9, r0
 8006c0e:	e7ea      	b.n	8006be6 <_dtoa_r+0xb56>
 8006c10:	08007c98 	.word	0x08007c98
 8006c14:	08007c1c 	.word	0x08007c1c

08006c18 <_free_r>:
 8006c18:	b538      	push	{r3, r4, r5, lr}
 8006c1a:	4605      	mov	r5, r0
 8006c1c:	2900      	cmp	r1, #0
 8006c1e:	d041      	beq.n	8006ca4 <_free_r+0x8c>
 8006c20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006c24:	1f0c      	subs	r4, r1, #4
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	bfb8      	it	lt
 8006c2a:	18e4      	addlt	r4, r4, r3
 8006c2c:	f000 f8e8 	bl	8006e00 <__malloc_lock>
 8006c30:	4a1d      	ldr	r2, [pc, #116]	@ (8006ca8 <_free_r+0x90>)
 8006c32:	6813      	ldr	r3, [r2, #0]
 8006c34:	b933      	cbnz	r3, 8006c44 <_free_r+0x2c>
 8006c36:	6063      	str	r3, [r4, #4]
 8006c38:	6014      	str	r4, [r2, #0]
 8006c3a:	4628      	mov	r0, r5
 8006c3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006c40:	f000 b8e4 	b.w	8006e0c <__malloc_unlock>
 8006c44:	42a3      	cmp	r3, r4
 8006c46:	d908      	bls.n	8006c5a <_free_r+0x42>
 8006c48:	6820      	ldr	r0, [r4, #0]
 8006c4a:	1821      	adds	r1, r4, r0
 8006c4c:	428b      	cmp	r3, r1
 8006c4e:	bf01      	itttt	eq
 8006c50:	6819      	ldreq	r1, [r3, #0]
 8006c52:	685b      	ldreq	r3, [r3, #4]
 8006c54:	1809      	addeq	r1, r1, r0
 8006c56:	6021      	streq	r1, [r4, #0]
 8006c58:	e7ed      	b.n	8006c36 <_free_r+0x1e>
 8006c5a:	461a      	mov	r2, r3
 8006c5c:	685b      	ldr	r3, [r3, #4]
 8006c5e:	b10b      	cbz	r3, 8006c64 <_free_r+0x4c>
 8006c60:	42a3      	cmp	r3, r4
 8006c62:	d9fa      	bls.n	8006c5a <_free_r+0x42>
 8006c64:	6811      	ldr	r1, [r2, #0]
 8006c66:	1850      	adds	r0, r2, r1
 8006c68:	42a0      	cmp	r0, r4
 8006c6a:	d10b      	bne.n	8006c84 <_free_r+0x6c>
 8006c6c:	6820      	ldr	r0, [r4, #0]
 8006c6e:	4401      	add	r1, r0
 8006c70:	1850      	adds	r0, r2, r1
 8006c72:	4283      	cmp	r3, r0
 8006c74:	6011      	str	r1, [r2, #0]
 8006c76:	d1e0      	bne.n	8006c3a <_free_r+0x22>
 8006c78:	6818      	ldr	r0, [r3, #0]
 8006c7a:	685b      	ldr	r3, [r3, #4]
 8006c7c:	6053      	str	r3, [r2, #4]
 8006c7e:	4408      	add	r0, r1
 8006c80:	6010      	str	r0, [r2, #0]
 8006c82:	e7da      	b.n	8006c3a <_free_r+0x22>
 8006c84:	d902      	bls.n	8006c8c <_free_r+0x74>
 8006c86:	230c      	movs	r3, #12
 8006c88:	602b      	str	r3, [r5, #0]
 8006c8a:	e7d6      	b.n	8006c3a <_free_r+0x22>
 8006c8c:	6820      	ldr	r0, [r4, #0]
 8006c8e:	1821      	adds	r1, r4, r0
 8006c90:	428b      	cmp	r3, r1
 8006c92:	bf04      	itt	eq
 8006c94:	6819      	ldreq	r1, [r3, #0]
 8006c96:	685b      	ldreq	r3, [r3, #4]
 8006c98:	6063      	str	r3, [r4, #4]
 8006c9a:	bf04      	itt	eq
 8006c9c:	1809      	addeq	r1, r1, r0
 8006c9e:	6021      	streq	r1, [r4, #0]
 8006ca0:	6054      	str	r4, [r2, #4]
 8006ca2:	e7ca      	b.n	8006c3a <_free_r+0x22>
 8006ca4:	bd38      	pop	{r3, r4, r5, pc}
 8006ca6:	bf00      	nop
 8006ca8:	2000078c 	.word	0x2000078c

08006cac <malloc>:
 8006cac:	4b02      	ldr	r3, [pc, #8]	@ (8006cb8 <malloc+0xc>)
 8006cae:	4601      	mov	r1, r0
 8006cb0:	6818      	ldr	r0, [r3, #0]
 8006cb2:	f000 b825 	b.w	8006d00 <_malloc_r>
 8006cb6:	bf00      	nop
 8006cb8:	20000018 	.word	0x20000018

08006cbc <sbrk_aligned>:
 8006cbc:	b570      	push	{r4, r5, r6, lr}
 8006cbe:	4e0f      	ldr	r6, [pc, #60]	@ (8006cfc <sbrk_aligned+0x40>)
 8006cc0:	460c      	mov	r4, r1
 8006cc2:	6831      	ldr	r1, [r6, #0]
 8006cc4:	4605      	mov	r5, r0
 8006cc6:	b911      	cbnz	r1, 8006cce <sbrk_aligned+0x12>
 8006cc8:	f000 fe9a 	bl	8007a00 <_sbrk_r>
 8006ccc:	6030      	str	r0, [r6, #0]
 8006cce:	4621      	mov	r1, r4
 8006cd0:	4628      	mov	r0, r5
 8006cd2:	f000 fe95 	bl	8007a00 <_sbrk_r>
 8006cd6:	1c43      	adds	r3, r0, #1
 8006cd8:	d103      	bne.n	8006ce2 <sbrk_aligned+0x26>
 8006cda:	f04f 34ff 	mov.w	r4, #4294967295
 8006cde:	4620      	mov	r0, r4
 8006ce0:	bd70      	pop	{r4, r5, r6, pc}
 8006ce2:	1cc4      	adds	r4, r0, #3
 8006ce4:	f024 0403 	bic.w	r4, r4, #3
 8006ce8:	42a0      	cmp	r0, r4
 8006cea:	d0f8      	beq.n	8006cde <sbrk_aligned+0x22>
 8006cec:	1a21      	subs	r1, r4, r0
 8006cee:	4628      	mov	r0, r5
 8006cf0:	f000 fe86 	bl	8007a00 <_sbrk_r>
 8006cf4:	3001      	adds	r0, #1
 8006cf6:	d1f2      	bne.n	8006cde <sbrk_aligned+0x22>
 8006cf8:	e7ef      	b.n	8006cda <sbrk_aligned+0x1e>
 8006cfa:	bf00      	nop
 8006cfc:	20000788 	.word	0x20000788

08006d00 <_malloc_r>:
 8006d00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d04:	1ccd      	adds	r5, r1, #3
 8006d06:	f025 0503 	bic.w	r5, r5, #3
 8006d0a:	3508      	adds	r5, #8
 8006d0c:	2d0c      	cmp	r5, #12
 8006d0e:	bf38      	it	cc
 8006d10:	250c      	movcc	r5, #12
 8006d12:	2d00      	cmp	r5, #0
 8006d14:	4606      	mov	r6, r0
 8006d16:	db01      	blt.n	8006d1c <_malloc_r+0x1c>
 8006d18:	42a9      	cmp	r1, r5
 8006d1a:	d904      	bls.n	8006d26 <_malloc_r+0x26>
 8006d1c:	230c      	movs	r3, #12
 8006d1e:	6033      	str	r3, [r6, #0]
 8006d20:	2000      	movs	r0, #0
 8006d22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d26:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006dfc <_malloc_r+0xfc>
 8006d2a:	f000 f869 	bl	8006e00 <__malloc_lock>
 8006d2e:	f8d8 3000 	ldr.w	r3, [r8]
 8006d32:	461c      	mov	r4, r3
 8006d34:	bb44      	cbnz	r4, 8006d88 <_malloc_r+0x88>
 8006d36:	4629      	mov	r1, r5
 8006d38:	4630      	mov	r0, r6
 8006d3a:	f7ff ffbf 	bl	8006cbc <sbrk_aligned>
 8006d3e:	1c43      	adds	r3, r0, #1
 8006d40:	4604      	mov	r4, r0
 8006d42:	d158      	bne.n	8006df6 <_malloc_r+0xf6>
 8006d44:	f8d8 4000 	ldr.w	r4, [r8]
 8006d48:	4627      	mov	r7, r4
 8006d4a:	2f00      	cmp	r7, #0
 8006d4c:	d143      	bne.n	8006dd6 <_malloc_r+0xd6>
 8006d4e:	2c00      	cmp	r4, #0
 8006d50:	d04b      	beq.n	8006dea <_malloc_r+0xea>
 8006d52:	6823      	ldr	r3, [r4, #0]
 8006d54:	4639      	mov	r1, r7
 8006d56:	4630      	mov	r0, r6
 8006d58:	eb04 0903 	add.w	r9, r4, r3
 8006d5c:	f000 fe50 	bl	8007a00 <_sbrk_r>
 8006d60:	4581      	cmp	r9, r0
 8006d62:	d142      	bne.n	8006dea <_malloc_r+0xea>
 8006d64:	6821      	ldr	r1, [r4, #0]
 8006d66:	1a6d      	subs	r5, r5, r1
 8006d68:	4629      	mov	r1, r5
 8006d6a:	4630      	mov	r0, r6
 8006d6c:	f7ff ffa6 	bl	8006cbc <sbrk_aligned>
 8006d70:	3001      	adds	r0, #1
 8006d72:	d03a      	beq.n	8006dea <_malloc_r+0xea>
 8006d74:	6823      	ldr	r3, [r4, #0]
 8006d76:	442b      	add	r3, r5
 8006d78:	6023      	str	r3, [r4, #0]
 8006d7a:	f8d8 3000 	ldr.w	r3, [r8]
 8006d7e:	685a      	ldr	r2, [r3, #4]
 8006d80:	bb62      	cbnz	r2, 8006ddc <_malloc_r+0xdc>
 8006d82:	f8c8 7000 	str.w	r7, [r8]
 8006d86:	e00f      	b.n	8006da8 <_malloc_r+0xa8>
 8006d88:	6822      	ldr	r2, [r4, #0]
 8006d8a:	1b52      	subs	r2, r2, r5
 8006d8c:	d420      	bmi.n	8006dd0 <_malloc_r+0xd0>
 8006d8e:	2a0b      	cmp	r2, #11
 8006d90:	d917      	bls.n	8006dc2 <_malloc_r+0xc2>
 8006d92:	1961      	adds	r1, r4, r5
 8006d94:	42a3      	cmp	r3, r4
 8006d96:	6025      	str	r5, [r4, #0]
 8006d98:	bf18      	it	ne
 8006d9a:	6059      	strne	r1, [r3, #4]
 8006d9c:	6863      	ldr	r3, [r4, #4]
 8006d9e:	bf08      	it	eq
 8006da0:	f8c8 1000 	streq.w	r1, [r8]
 8006da4:	5162      	str	r2, [r4, r5]
 8006da6:	604b      	str	r3, [r1, #4]
 8006da8:	4630      	mov	r0, r6
 8006daa:	f000 f82f 	bl	8006e0c <__malloc_unlock>
 8006dae:	f104 000b 	add.w	r0, r4, #11
 8006db2:	1d23      	adds	r3, r4, #4
 8006db4:	f020 0007 	bic.w	r0, r0, #7
 8006db8:	1ac2      	subs	r2, r0, r3
 8006dba:	bf1c      	itt	ne
 8006dbc:	1a1b      	subne	r3, r3, r0
 8006dbe:	50a3      	strne	r3, [r4, r2]
 8006dc0:	e7af      	b.n	8006d22 <_malloc_r+0x22>
 8006dc2:	6862      	ldr	r2, [r4, #4]
 8006dc4:	42a3      	cmp	r3, r4
 8006dc6:	bf0c      	ite	eq
 8006dc8:	f8c8 2000 	streq.w	r2, [r8]
 8006dcc:	605a      	strne	r2, [r3, #4]
 8006dce:	e7eb      	b.n	8006da8 <_malloc_r+0xa8>
 8006dd0:	4623      	mov	r3, r4
 8006dd2:	6864      	ldr	r4, [r4, #4]
 8006dd4:	e7ae      	b.n	8006d34 <_malloc_r+0x34>
 8006dd6:	463c      	mov	r4, r7
 8006dd8:	687f      	ldr	r7, [r7, #4]
 8006dda:	e7b6      	b.n	8006d4a <_malloc_r+0x4a>
 8006ddc:	461a      	mov	r2, r3
 8006dde:	685b      	ldr	r3, [r3, #4]
 8006de0:	42a3      	cmp	r3, r4
 8006de2:	d1fb      	bne.n	8006ddc <_malloc_r+0xdc>
 8006de4:	2300      	movs	r3, #0
 8006de6:	6053      	str	r3, [r2, #4]
 8006de8:	e7de      	b.n	8006da8 <_malloc_r+0xa8>
 8006dea:	230c      	movs	r3, #12
 8006dec:	6033      	str	r3, [r6, #0]
 8006dee:	4630      	mov	r0, r6
 8006df0:	f000 f80c 	bl	8006e0c <__malloc_unlock>
 8006df4:	e794      	b.n	8006d20 <_malloc_r+0x20>
 8006df6:	6005      	str	r5, [r0, #0]
 8006df8:	e7d6      	b.n	8006da8 <_malloc_r+0xa8>
 8006dfa:	bf00      	nop
 8006dfc:	2000078c 	.word	0x2000078c

08006e00 <__malloc_lock>:
 8006e00:	4801      	ldr	r0, [pc, #4]	@ (8006e08 <__malloc_lock+0x8>)
 8006e02:	f7ff b8ba 	b.w	8005f7a <__retarget_lock_acquire_recursive>
 8006e06:	bf00      	nop
 8006e08:	20000784 	.word	0x20000784

08006e0c <__malloc_unlock>:
 8006e0c:	4801      	ldr	r0, [pc, #4]	@ (8006e14 <__malloc_unlock+0x8>)
 8006e0e:	f7ff b8b5 	b.w	8005f7c <__retarget_lock_release_recursive>
 8006e12:	bf00      	nop
 8006e14:	20000784 	.word	0x20000784

08006e18 <_Balloc>:
 8006e18:	b570      	push	{r4, r5, r6, lr}
 8006e1a:	69c6      	ldr	r6, [r0, #28]
 8006e1c:	4604      	mov	r4, r0
 8006e1e:	460d      	mov	r5, r1
 8006e20:	b976      	cbnz	r6, 8006e40 <_Balloc+0x28>
 8006e22:	2010      	movs	r0, #16
 8006e24:	f7ff ff42 	bl	8006cac <malloc>
 8006e28:	4602      	mov	r2, r0
 8006e2a:	61e0      	str	r0, [r4, #28]
 8006e2c:	b920      	cbnz	r0, 8006e38 <_Balloc+0x20>
 8006e2e:	4b18      	ldr	r3, [pc, #96]	@ (8006e90 <_Balloc+0x78>)
 8006e30:	4818      	ldr	r0, [pc, #96]	@ (8006e94 <_Balloc+0x7c>)
 8006e32:	216b      	movs	r1, #107	@ 0x6b
 8006e34:	f000 fe02 	bl	8007a3c <__assert_func>
 8006e38:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006e3c:	6006      	str	r6, [r0, #0]
 8006e3e:	60c6      	str	r6, [r0, #12]
 8006e40:	69e6      	ldr	r6, [r4, #28]
 8006e42:	68f3      	ldr	r3, [r6, #12]
 8006e44:	b183      	cbz	r3, 8006e68 <_Balloc+0x50>
 8006e46:	69e3      	ldr	r3, [r4, #28]
 8006e48:	68db      	ldr	r3, [r3, #12]
 8006e4a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006e4e:	b9b8      	cbnz	r0, 8006e80 <_Balloc+0x68>
 8006e50:	2101      	movs	r1, #1
 8006e52:	fa01 f605 	lsl.w	r6, r1, r5
 8006e56:	1d72      	adds	r2, r6, #5
 8006e58:	0092      	lsls	r2, r2, #2
 8006e5a:	4620      	mov	r0, r4
 8006e5c:	f000 fe0c 	bl	8007a78 <_calloc_r>
 8006e60:	b160      	cbz	r0, 8006e7c <_Balloc+0x64>
 8006e62:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006e66:	e00e      	b.n	8006e86 <_Balloc+0x6e>
 8006e68:	2221      	movs	r2, #33	@ 0x21
 8006e6a:	2104      	movs	r1, #4
 8006e6c:	4620      	mov	r0, r4
 8006e6e:	f000 fe03 	bl	8007a78 <_calloc_r>
 8006e72:	69e3      	ldr	r3, [r4, #28]
 8006e74:	60f0      	str	r0, [r6, #12]
 8006e76:	68db      	ldr	r3, [r3, #12]
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d1e4      	bne.n	8006e46 <_Balloc+0x2e>
 8006e7c:	2000      	movs	r0, #0
 8006e7e:	bd70      	pop	{r4, r5, r6, pc}
 8006e80:	6802      	ldr	r2, [r0, #0]
 8006e82:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006e86:	2300      	movs	r3, #0
 8006e88:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006e8c:	e7f7      	b.n	8006e7e <_Balloc+0x66>
 8006e8e:	bf00      	nop
 8006e90:	08007c29 	.word	0x08007c29
 8006e94:	08007ca9 	.word	0x08007ca9

08006e98 <_Bfree>:
 8006e98:	b570      	push	{r4, r5, r6, lr}
 8006e9a:	69c6      	ldr	r6, [r0, #28]
 8006e9c:	4605      	mov	r5, r0
 8006e9e:	460c      	mov	r4, r1
 8006ea0:	b976      	cbnz	r6, 8006ec0 <_Bfree+0x28>
 8006ea2:	2010      	movs	r0, #16
 8006ea4:	f7ff ff02 	bl	8006cac <malloc>
 8006ea8:	4602      	mov	r2, r0
 8006eaa:	61e8      	str	r0, [r5, #28]
 8006eac:	b920      	cbnz	r0, 8006eb8 <_Bfree+0x20>
 8006eae:	4b09      	ldr	r3, [pc, #36]	@ (8006ed4 <_Bfree+0x3c>)
 8006eb0:	4809      	ldr	r0, [pc, #36]	@ (8006ed8 <_Bfree+0x40>)
 8006eb2:	218f      	movs	r1, #143	@ 0x8f
 8006eb4:	f000 fdc2 	bl	8007a3c <__assert_func>
 8006eb8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006ebc:	6006      	str	r6, [r0, #0]
 8006ebe:	60c6      	str	r6, [r0, #12]
 8006ec0:	b13c      	cbz	r4, 8006ed2 <_Bfree+0x3a>
 8006ec2:	69eb      	ldr	r3, [r5, #28]
 8006ec4:	6862      	ldr	r2, [r4, #4]
 8006ec6:	68db      	ldr	r3, [r3, #12]
 8006ec8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006ecc:	6021      	str	r1, [r4, #0]
 8006ece:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006ed2:	bd70      	pop	{r4, r5, r6, pc}
 8006ed4:	08007c29 	.word	0x08007c29
 8006ed8:	08007ca9 	.word	0x08007ca9

08006edc <__multadd>:
 8006edc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ee0:	690d      	ldr	r5, [r1, #16]
 8006ee2:	4607      	mov	r7, r0
 8006ee4:	460c      	mov	r4, r1
 8006ee6:	461e      	mov	r6, r3
 8006ee8:	f101 0c14 	add.w	ip, r1, #20
 8006eec:	2000      	movs	r0, #0
 8006eee:	f8dc 3000 	ldr.w	r3, [ip]
 8006ef2:	b299      	uxth	r1, r3
 8006ef4:	fb02 6101 	mla	r1, r2, r1, r6
 8006ef8:	0c1e      	lsrs	r6, r3, #16
 8006efa:	0c0b      	lsrs	r3, r1, #16
 8006efc:	fb02 3306 	mla	r3, r2, r6, r3
 8006f00:	b289      	uxth	r1, r1
 8006f02:	3001      	adds	r0, #1
 8006f04:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006f08:	4285      	cmp	r5, r0
 8006f0a:	f84c 1b04 	str.w	r1, [ip], #4
 8006f0e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006f12:	dcec      	bgt.n	8006eee <__multadd+0x12>
 8006f14:	b30e      	cbz	r6, 8006f5a <__multadd+0x7e>
 8006f16:	68a3      	ldr	r3, [r4, #8]
 8006f18:	42ab      	cmp	r3, r5
 8006f1a:	dc19      	bgt.n	8006f50 <__multadd+0x74>
 8006f1c:	6861      	ldr	r1, [r4, #4]
 8006f1e:	4638      	mov	r0, r7
 8006f20:	3101      	adds	r1, #1
 8006f22:	f7ff ff79 	bl	8006e18 <_Balloc>
 8006f26:	4680      	mov	r8, r0
 8006f28:	b928      	cbnz	r0, 8006f36 <__multadd+0x5a>
 8006f2a:	4602      	mov	r2, r0
 8006f2c:	4b0c      	ldr	r3, [pc, #48]	@ (8006f60 <__multadd+0x84>)
 8006f2e:	480d      	ldr	r0, [pc, #52]	@ (8006f64 <__multadd+0x88>)
 8006f30:	21ba      	movs	r1, #186	@ 0xba
 8006f32:	f000 fd83 	bl	8007a3c <__assert_func>
 8006f36:	6922      	ldr	r2, [r4, #16]
 8006f38:	3202      	adds	r2, #2
 8006f3a:	f104 010c 	add.w	r1, r4, #12
 8006f3e:	0092      	lsls	r2, r2, #2
 8006f40:	300c      	adds	r0, #12
 8006f42:	f000 fd6d 	bl	8007a20 <memcpy>
 8006f46:	4621      	mov	r1, r4
 8006f48:	4638      	mov	r0, r7
 8006f4a:	f7ff ffa5 	bl	8006e98 <_Bfree>
 8006f4e:	4644      	mov	r4, r8
 8006f50:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006f54:	3501      	adds	r5, #1
 8006f56:	615e      	str	r6, [r3, #20]
 8006f58:	6125      	str	r5, [r4, #16]
 8006f5a:	4620      	mov	r0, r4
 8006f5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006f60:	08007c98 	.word	0x08007c98
 8006f64:	08007ca9 	.word	0x08007ca9

08006f68 <__hi0bits>:
 8006f68:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006f6c:	4603      	mov	r3, r0
 8006f6e:	bf36      	itet	cc
 8006f70:	0403      	lslcc	r3, r0, #16
 8006f72:	2000      	movcs	r0, #0
 8006f74:	2010      	movcc	r0, #16
 8006f76:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006f7a:	bf3c      	itt	cc
 8006f7c:	021b      	lslcc	r3, r3, #8
 8006f7e:	3008      	addcc	r0, #8
 8006f80:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006f84:	bf3c      	itt	cc
 8006f86:	011b      	lslcc	r3, r3, #4
 8006f88:	3004      	addcc	r0, #4
 8006f8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f8e:	bf3c      	itt	cc
 8006f90:	009b      	lslcc	r3, r3, #2
 8006f92:	3002      	addcc	r0, #2
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	db05      	blt.n	8006fa4 <__hi0bits+0x3c>
 8006f98:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006f9c:	f100 0001 	add.w	r0, r0, #1
 8006fa0:	bf08      	it	eq
 8006fa2:	2020      	moveq	r0, #32
 8006fa4:	4770      	bx	lr

08006fa6 <__lo0bits>:
 8006fa6:	6803      	ldr	r3, [r0, #0]
 8006fa8:	4602      	mov	r2, r0
 8006faa:	f013 0007 	ands.w	r0, r3, #7
 8006fae:	d00b      	beq.n	8006fc8 <__lo0bits+0x22>
 8006fb0:	07d9      	lsls	r1, r3, #31
 8006fb2:	d421      	bmi.n	8006ff8 <__lo0bits+0x52>
 8006fb4:	0798      	lsls	r0, r3, #30
 8006fb6:	bf49      	itett	mi
 8006fb8:	085b      	lsrmi	r3, r3, #1
 8006fba:	089b      	lsrpl	r3, r3, #2
 8006fbc:	2001      	movmi	r0, #1
 8006fbe:	6013      	strmi	r3, [r2, #0]
 8006fc0:	bf5c      	itt	pl
 8006fc2:	6013      	strpl	r3, [r2, #0]
 8006fc4:	2002      	movpl	r0, #2
 8006fc6:	4770      	bx	lr
 8006fc8:	b299      	uxth	r1, r3
 8006fca:	b909      	cbnz	r1, 8006fd0 <__lo0bits+0x2a>
 8006fcc:	0c1b      	lsrs	r3, r3, #16
 8006fce:	2010      	movs	r0, #16
 8006fd0:	b2d9      	uxtb	r1, r3
 8006fd2:	b909      	cbnz	r1, 8006fd8 <__lo0bits+0x32>
 8006fd4:	3008      	adds	r0, #8
 8006fd6:	0a1b      	lsrs	r3, r3, #8
 8006fd8:	0719      	lsls	r1, r3, #28
 8006fda:	bf04      	itt	eq
 8006fdc:	091b      	lsreq	r3, r3, #4
 8006fde:	3004      	addeq	r0, #4
 8006fe0:	0799      	lsls	r1, r3, #30
 8006fe2:	bf04      	itt	eq
 8006fe4:	089b      	lsreq	r3, r3, #2
 8006fe6:	3002      	addeq	r0, #2
 8006fe8:	07d9      	lsls	r1, r3, #31
 8006fea:	d403      	bmi.n	8006ff4 <__lo0bits+0x4e>
 8006fec:	085b      	lsrs	r3, r3, #1
 8006fee:	f100 0001 	add.w	r0, r0, #1
 8006ff2:	d003      	beq.n	8006ffc <__lo0bits+0x56>
 8006ff4:	6013      	str	r3, [r2, #0]
 8006ff6:	4770      	bx	lr
 8006ff8:	2000      	movs	r0, #0
 8006ffa:	4770      	bx	lr
 8006ffc:	2020      	movs	r0, #32
 8006ffe:	4770      	bx	lr

08007000 <__i2b>:
 8007000:	b510      	push	{r4, lr}
 8007002:	460c      	mov	r4, r1
 8007004:	2101      	movs	r1, #1
 8007006:	f7ff ff07 	bl	8006e18 <_Balloc>
 800700a:	4602      	mov	r2, r0
 800700c:	b928      	cbnz	r0, 800701a <__i2b+0x1a>
 800700e:	4b05      	ldr	r3, [pc, #20]	@ (8007024 <__i2b+0x24>)
 8007010:	4805      	ldr	r0, [pc, #20]	@ (8007028 <__i2b+0x28>)
 8007012:	f240 1145 	movw	r1, #325	@ 0x145
 8007016:	f000 fd11 	bl	8007a3c <__assert_func>
 800701a:	2301      	movs	r3, #1
 800701c:	6144      	str	r4, [r0, #20]
 800701e:	6103      	str	r3, [r0, #16]
 8007020:	bd10      	pop	{r4, pc}
 8007022:	bf00      	nop
 8007024:	08007c98 	.word	0x08007c98
 8007028:	08007ca9 	.word	0x08007ca9

0800702c <__multiply>:
 800702c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007030:	4614      	mov	r4, r2
 8007032:	690a      	ldr	r2, [r1, #16]
 8007034:	6923      	ldr	r3, [r4, #16]
 8007036:	429a      	cmp	r2, r3
 8007038:	bfa8      	it	ge
 800703a:	4623      	movge	r3, r4
 800703c:	460f      	mov	r7, r1
 800703e:	bfa4      	itt	ge
 8007040:	460c      	movge	r4, r1
 8007042:	461f      	movge	r7, r3
 8007044:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007048:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800704c:	68a3      	ldr	r3, [r4, #8]
 800704e:	6861      	ldr	r1, [r4, #4]
 8007050:	eb0a 0609 	add.w	r6, sl, r9
 8007054:	42b3      	cmp	r3, r6
 8007056:	b085      	sub	sp, #20
 8007058:	bfb8      	it	lt
 800705a:	3101      	addlt	r1, #1
 800705c:	f7ff fedc 	bl	8006e18 <_Balloc>
 8007060:	b930      	cbnz	r0, 8007070 <__multiply+0x44>
 8007062:	4602      	mov	r2, r0
 8007064:	4b44      	ldr	r3, [pc, #272]	@ (8007178 <__multiply+0x14c>)
 8007066:	4845      	ldr	r0, [pc, #276]	@ (800717c <__multiply+0x150>)
 8007068:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800706c:	f000 fce6 	bl	8007a3c <__assert_func>
 8007070:	f100 0514 	add.w	r5, r0, #20
 8007074:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007078:	462b      	mov	r3, r5
 800707a:	2200      	movs	r2, #0
 800707c:	4543      	cmp	r3, r8
 800707e:	d321      	bcc.n	80070c4 <__multiply+0x98>
 8007080:	f107 0114 	add.w	r1, r7, #20
 8007084:	f104 0214 	add.w	r2, r4, #20
 8007088:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800708c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8007090:	9302      	str	r3, [sp, #8]
 8007092:	1b13      	subs	r3, r2, r4
 8007094:	3b15      	subs	r3, #21
 8007096:	f023 0303 	bic.w	r3, r3, #3
 800709a:	3304      	adds	r3, #4
 800709c:	f104 0715 	add.w	r7, r4, #21
 80070a0:	42ba      	cmp	r2, r7
 80070a2:	bf38      	it	cc
 80070a4:	2304      	movcc	r3, #4
 80070a6:	9301      	str	r3, [sp, #4]
 80070a8:	9b02      	ldr	r3, [sp, #8]
 80070aa:	9103      	str	r1, [sp, #12]
 80070ac:	428b      	cmp	r3, r1
 80070ae:	d80c      	bhi.n	80070ca <__multiply+0x9e>
 80070b0:	2e00      	cmp	r6, #0
 80070b2:	dd03      	ble.n	80070bc <__multiply+0x90>
 80070b4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d05b      	beq.n	8007174 <__multiply+0x148>
 80070bc:	6106      	str	r6, [r0, #16]
 80070be:	b005      	add	sp, #20
 80070c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070c4:	f843 2b04 	str.w	r2, [r3], #4
 80070c8:	e7d8      	b.n	800707c <__multiply+0x50>
 80070ca:	f8b1 a000 	ldrh.w	sl, [r1]
 80070ce:	f1ba 0f00 	cmp.w	sl, #0
 80070d2:	d024      	beq.n	800711e <__multiply+0xf2>
 80070d4:	f104 0e14 	add.w	lr, r4, #20
 80070d8:	46a9      	mov	r9, r5
 80070da:	f04f 0c00 	mov.w	ip, #0
 80070de:	f85e 7b04 	ldr.w	r7, [lr], #4
 80070e2:	f8d9 3000 	ldr.w	r3, [r9]
 80070e6:	fa1f fb87 	uxth.w	fp, r7
 80070ea:	b29b      	uxth	r3, r3
 80070ec:	fb0a 330b 	mla	r3, sl, fp, r3
 80070f0:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80070f4:	f8d9 7000 	ldr.w	r7, [r9]
 80070f8:	4463      	add	r3, ip
 80070fa:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80070fe:	fb0a c70b 	mla	r7, sl, fp, ip
 8007102:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8007106:	b29b      	uxth	r3, r3
 8007108:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800710c:	4572      	cmp	r2, lr
 800710e:	f849 3b04 	str.w	r3, [r9], #4
 8007112:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007116:	d8e2      	bhi.n	80070de <__multiply+0xb2>
 8007118:	9b01      	ldr	r3, [sp, #4]
 800711a:	f845 c003 	str.w	ip, [r5, r3]
 800711e:	9b03      	ldr	r3, [sp, #12]
 8007120:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007124:	3104      	adds	r1, #4
 8007126:	f1b9 0f00 	cmp.w	r9, #0
 800712a:	d021      	beq.n	8007170 <__multiply+0x144>
 800712c:	682b      	ldr	r3, [r5, #0]
 800712e:	f104 0c14 	add.w	ip, r4, #20
 8007132:	46ae      	mov	lr, r5
 8007134:	f04f 0a00 	mov.w	sl, #0
 8007138:	f8bc b000 	ldrh.w	fp, [ip]
 800713c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8007140:	fb09 770b 	mla	r7, r9, fp, r7
 8007144:	4457      	add	r7, sl
 8007146:	b29b      	uxth	r3, r3
 8007148:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800714c:	f84e 3b04 	str.w	r3, [lr], #4
 8007150:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007154:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007158:	f8be 3000 	ldrh.w	r3, [lr]
 800715c:	fb09 330a 	mla	r3, r9, sl, r3
 8007160:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8007164:	4562      	cmp	r2, ip
 8007166:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800716a:	d8e5      	bhi.n	8007138 <__multiply+0x10c>
 800716c:	9f01      	ldr	r7, [sp, #4]
 800716e:	51eb      	str	r3, [r5, r7]
 8007170:	3504      	adds	r5, #4
 8007172:	e799      	b.n	80070a8 <__multiply+0x7c>
 8007174:	3e01      	subs	r6, #1
 8007176:	e79b      	b.n	80070b0 <__multiply+0x84>
 8007178:	08007c98 	.word	0x08007c98
 800717c:	08007ca9 	.word	0x08007ca9

08007180 <__pow5mult>:
 8007180:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007184:	4615      	mov	r5, r2
 8007186:	f012 0203 	ands.w	r2, r2, #3
 800718a:	4607      	mov	r7, r0
 800718c:	460e      	mov	r6, r1
 800718e:	d007      	beq.n	80071a0 <__pow5mult+0x20>
 8007190:	4c25      	ldr	r4, [pc, #148]	@ (8007228 <__pow5mult+0xa8>)
 8007192:	3a01      	subs	r2, #1
 8007194:	2300      	movs	r3, #0
 8007196:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800719a:	f7ff fe9f 	bl	8006edc <__multadd>
 800719e:	4606      	mov	r6, r0
 80071a0:	10ad      	asrs	r5, r5, #2
 80071a2:	d03d      	beq.n	8007220 <__pow5mult+0xa0>
 80071a4:	69fc      	ldr	r4, [r7, #28]
 80071a6:	b97c      	cbnz	r4, 80071c8 <__pow5mult+0x48>
 80071a8:	2010      	movs	r0, #16
 80071aa:	f7ff fd7f 	bl	8006cac <malloc>
 80071ae:	4602      	mov	r2, r0
 80071b0:	61f8      	str	r0, [r7, #28]
 80071b2:	b928      	cbnz	r0, 80071c0 <__pow5mult+0x40>
 80071b4:	4b1d      	ldr	r3, [pc, #116]	@ (800722c <__pow5mult+0xac>)
 80071b6:	481e      	ldr	r0, [pc, #120]	@ (8007230 <__pow5mult+0xb0>)
 80071b8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80071bc:	f000 fc3e 	bl	8007a3c <__assert_func>
 80071c0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80071c4:	6004      	str	r4, [r0, #0]
 80071c6:	60c4      	str	r4, [r0, #12]
 80071c8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80071cc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80071d0:	b94c      	cbnz	r4, 80071e6 <__pow5mult+0x66>
 80071d2:	f240 2171 	movw	r1, #625	@ 0x271
 80071d6:	4638      	mov	r0, r7
 80071d8:	f7ff ff12 	bl	8007000 <__i2b>
 80071dc:	2300      	movs	r3, #0
 80071de:	f8c8 0008 	str.w	r0, [r8, #8]
 80071e2:	4604      	mov	r4, r0
 80071e4:	6003      	str	r3, [r0, #0]
 80071e6:	f04f 0900 	mov.w	r9, #0
 80071ea:	07eb      	lsls	r3, r5, #31
 80071ec:	d50a      	bpl.n	8007204 <__pow5mult+0x84>
 80071ee:	4631      	mov	r1, r6
 80071f0:	4622      	mov	r2, r4
 80071f2:	4638      	mov	r0, r7
 80071f4:	f7ff ff1a 	bl	800702c <__multiply>
 80071f8:	4631      	mov	r1, r6
 80071fa:	4680      	mov	r8, r0
 80071fc:	4638      	mov	r0, r7
 80071fe:	f7ff fe4b 	bl	8006e98 <_Bfree>
 8007202:	4646      	mov	r6, r8
 8007204:	106d      	asrs	r5, r5, #1
 8007206:	d00b      	beq.n	8007220 <__pow5mult+0xa0>
 8007208:	6820      	ldr	r0, [r4, #0]
 800720a:	b938      	cbnz	r0, 800721c <__pow5mult+0x9c>
 800720c:	4622      	mov	r2, r4
 800720e:	4621      	mov	r1, r4
 8007210:	4638      	mov	r0, r7
 8007212:	f7ff ff0b 	bl	800702c <__multiply>
 8007216:	6020      	str	r0, [r4, #0]
 8007218:	f8c0 9000 	str.w	r9, [r0]
 800721c:	4604      	mov	r4, r0
 800721e:	e7e4      	b.n	80071ea <__pow5mult+0x6a>
 8007220:	4630      	mov	r0, r6
 8007222:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007226:	bf00      	nop
 8007228:	08007d04 	.word	0x08007d04
 800722c:	08007c29 	.word	0x08007c29
 8007230:	08007ca9 	.word	0x08007ca9

08007234 <__lshift>:
 8007234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007238:	460c      	mov	r4, r1
 800723a:	6849      	ldr	r1, [r1, #4]
 800723c:	6923      	ldr	r3, [r4, #16]
 800723e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007242:	68a3      	ldr	r3, [r4, #8]
 8007244:	4607      	mov	r7, r0
 8007246:	4691      	mov	r9, r2
 8007248:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800724c:	f108 0601 	add.w	r6, r8, #1
 8007250:	42b3      	cmp	r3, r6
 8007252:	db0b      	blt.n	800726c <__lshift+0x38>
 8007254:	4638      	mov	r0, r7
 8007256:	f7ff fddf 	bl	8006e18 <_Balloc>
 800725a:	4605      	mov	r5, r0
 800725c:	b948      	cbnz	r0, 8007272 <__lshift+0x3e>
 800725e:	4602      	mov	r2, r0
 8007260:	4b28      	ldr	r3, [pc, #160]	@ (8007304 <__lshift+0xd0>)
 8007262:	4829      	ldr	r0, [pc, #164]	@ (8007308 <__lshift+0xd4>)
 8007264:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007268:	f000 fbe8 	bl	8007a3c <__assert_func>
 800726c:	3101      	adds	r1, #1
 800726e:	005b      	lsls	r3, r3, #1
 8007270:	e7ee      	b.n	8007250 <__lshift+0x1c>
 8007272:	2300      	movs	r3, #0
 8007274:	f100 0114 	add.w	r1, r0, #20
 8007278:	f100 0210 	add.w	r2, r0, #16
 800727c:	4618      	mov	r0, r3
 800727e:	4553      	cmp	r3, sl
 8007280:	db33      	blt.n	80072ea <__lshift+0xb6>
 8007282:	6920      	ldr	r0, [r4, #16]
 8007284:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007288:	f104 0314 	add.w	r3, r4, #20
 800728c:	f019 091f 	ands.w	r9, r9, #31
 8007290:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007294:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007298:	d02b      	beq.n	80072f2 <__lshift+0xbe>
 800729a:	f1c9 0e20 	rsb	lr, r9, #32
 800729e:	468a      	mov	sl, r1
 80072a0:	2200      	movs	r2, #0
 80072a2:	6818      	ldr	r0, [r3, #0]
 80072a4:	fa00 f009 	lsl.w	r0, r0, r9
 80072a8:	4310      	orrs	r0, r2
 80072aa:	f84a 0b04 	str.w	r0, [sl], #4
 80072ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80072b2:	459c      	cmp	ip, r3
 80072b4:	fa22 f20e 	lsr.w	r2, r2, lr
 80072b8:	d8f3      	bhi.n	80072a2 <__lshift+0x6e>
 80072ba:	ebac 0304 	sub.w	r3, ip, r4
 80072be:	3b15      	subs	r3, #21
 80072c0:	f023 0303 	bic.w	r3, r3, #3
 80072c4:	3304      	adds	r3, #4
 80072c6:	f104 0015 	add.w	r0, r4, #21
 80072ca:	4584      	cmp	ip, r0
 80072cc:	bf38      	it	cc
 80072ce:	2304      	movcc	r3, #4
 80072d0:	50ca      	str	r2, [r1, r3]
 80072d2:	b10a      	cbz	r2, 80072d8 <__lshift+0xa4>
 80072d4:	f108 0602 	add.w	r6, r8, #2
 80072d8:	3e01      	subs	r6, #1
 80072da:	4638      	mov	r0, r7
 80072dc:	612e      	str	r6, [r5, #16]
 80072de:	4621      	mov	r1, r4
 80072e0:	f7ff fdda 	bl	8006e98 <_Bfree>
 80072e4:	4628      	mov	r0, r5
 80072e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072ea:	f842 0f04 	str.w	r0, [r2, #4]!
 80072ee:	3301      	adds	r3, #1
 80072f0:	e7c5      	b.n	800727e <__lshift+0x4a>
 80072f2:	3904      	subs	r1, #4
 80072f4:	f853 2b04 	ldr.w	r2, [r3], #4
 80072f8:	f841 2f04 	str.w	r2, [r1, #4]!
 80072fc:	459c      	cmp	ip, r3
 80072fe:	d8f9      	bhi.n	80072f4 <__lshift+0xc0>
 8007300:	e7ea      	b.n	80072d8 <__lshift+0xa4>
 8007302:	bf00      	nop
 8007304:	08007c98 	.word	0x08007c98
 8007308:	08007ca9 	.word	0x08007ca9

0800730c <__mcmp>:
 800730c:	690a      	ldr	r2, [r1, #16]
 800730e:	4603      	mov	r3, r0
 8007310:	6900      	ldr	r0, [r0, #16]
 8007312:	1a80      	subs	r0, r0, r2
 8007314:	b530      	push	{r4, r5, lr}
 8007316:	d10e      	bne.n	8007336 <__mcmp+0x2a>
 8007318:	3314      	adds	r3, #20
 800731a:	3114      	adds	r1, #20
 800731c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007320:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007324:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007328:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800732c:	4295      	cmp	r5, r2
 800732e:	d003      	beq.n	8007338 <__mcmp+0x2c>
 8007330:	d205      	bcs.n	800733e <__mcmp+0x32>
 8007332:	f04f 30ff 	mov.w	r0, #4294967295
 8007336:	bd30      	pop	{r4, r5, pc}
 8007338:	42a3      	cmp	r3, r4
 800733a:	d3f3      	bcc.n	8007324 <__mcmp+0x18>
 800733c:	e7fb      	b.n	8007336 <__mcmp+0x2a>
 800733e:	2001      	movs	r0, #1
 8007340:	e7f9      	b.n	8007336 <__mcmp+0x2a>
	...

08007344 <__mdiff>:
 8007344:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007348:	4689      	mov	r9, r1
 800734a:	4606      	mov	r6, r0
 800734c:	4611      	mov	r1, r2
 800734e:	4648      	mov	r0, r9
 8007350:	4614      	mov	r4, r2
 8007352:	f7ff ffdb 	bl	800730c <__mcmp>
 8007356:	1e05      	subs	r5, r0, #0
 8007358:	d112      	bne.n	8007380 <__mdiff+0x3c>
 800735a:	4629      	mov	r1, r5
 800735c:	4630      	mov	r0, r6
 800735e:	f7ff fd5b 	bl	8006e18 <_Balloc>
 8007362:	4602      	mov	r2, r0
 8007364:	b928      	cbnz	r0, 8007372 <__mdiff+0x2e>
 8007366:	4b3f      	ldr	r3, [pc, #252]	@ (8007464 <__mdiff+0x120>)
 8007368:	f240 2137 	movw	r1, #567	@ 0x237
 800736c:	483e      	ldr	r0, [pc, #248]	@ (8007468 <__mdiff+0x124>)
 800736e:	f000 fb65 	bl	8007a3c <__assert_func>
 8007372:	2301      	movs	r3, #1
 8007374:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007378:	4610      	mov	r0, r2
 800737a:	b003      	add	sp, #12
 800737c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007380:	bfbc      	itt	lt
 8007382:	464b      	movlt	r3, r9
 8007384:	46a1      	movlt	r9, r4
 8007386:	4630      	mov	r0, r6
 8007388:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800738c:	bfba      	itte	lt
 800738e:	461c      	movlt	r4, r3
 8007390:	2501      	movlt	r5, #1
 8007392:	2500      	movge	r5, #0
 8007394:	f7ff fd40 	bl	8006e18 <_Balloc>
 8007398:	4602      	mov	r2, r0
 800739a:	b918      	cbnz	r0, 80073a4 <__mdiff+0x60>
 800739c:	4b31      	ldr	r3, [pc, #196]	@ (8007464 <__mdiff+0x120>)
 800739e:	f240 2145 	movw	r1, #581	@ 0x245
 80073a2:	e7e3      	b.n	800736c <__mdiff+0x28>
 80073a4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80073a8:	6926      	ldr	r6, [r4, #16]
 80073aa:	60c5      	str	r5, [r0, #12]
 80073ac:	f109 0310 	add.w	r3, r9, #16
 80073b0:	f109 0514 	add.w	r5, r9, #20
 80073b4:	f104 0e14 	add.w	lr, r4, #20
 80073b8:	f100 0b14 	add.w	fp, r0, #20
 80073bc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80073c0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80073c4:	9301      	str	r3, [sp, #4]
 80073c6:	46d9      	mov	r9, fp
 80073c8:	f04f 0c00 	mov.w	ip, #0
 80073cc:	9b01      	ldr	r3, [sp, #4]
 80073ce:	f85e 0b04 	ldr.w	r0, [lr], #4
 80073d2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80073d6:	9301      	str	r3, [sp, #4]
 80073d8:	fa1f f38a 	uxth.w	r3, sl
 80073dc:	4619      	mov	r1, r3
 80073de:	b283      	uxth	r3, r0
 80073e0:	1acb      	subs	r3, r1, r3
 80073e2:	0c00      	lsrs	r0, r0, #16
 80073e4:	4463      	add	r3, ip
 80073e6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80073ea:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80073ee:	b29b      	uxth	r3, r3
 80073f0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80073f4:	4576      	cmp	r6, lr
 80073f6:	f849 3b04 	str.w	r3, [r9], #4
 80073fa:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80073fe:	d8e5      	bhi.n	80073cc <__mdiff+0x88>
 8007400:	1b33      	subs	r3, r6, r4
 8007402:	3b15      	subs	r3, #21
 8007404:	f023 0303 	bic.w	r3, r3, #3
 8007408:	3415      	adds	r4, #21
 800740a:	3304      	adds	r3, #4
 800740c:	42a6      	cmp	r6, r4
 800740e:	bf38      	it	cc
 8007410:	2304      	movcc	r3, #4
 8007412:	441d      	add	r5, r3
 8007414:	445b      	add	r3, fp
 8007416:	461e      	mov	r6, r3
 8007418:	462c      	mov	r4, r5
 800741a:	4544      	cmp	r4, r8
 800741c:	d30e      	bcc.n	800743c <__mdiff+0xf8>
 800741e:	f108 0103 	add.w	r1, r8, #3
 8007422:	1b49      	subs	r1, r1, r5
 8007424:	f021 0103 	bic.w	r1, r1, #3
 8007428:	3d03      	subs	r5, #3
 800742a:	45a8      	cmp	r8, r5
 800742c:	bf38      	it	cc
 800742e:	2100      	movcc	r1, #0
 8007430:	440b      	add	r3, r1
 8007432:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007436:	b191      	cbz	r1, 800745e <__mdiff+0x11a>
 8007438:	6117      	str	r7, [r2, #16]
 800743a:	e79d      	b.n	8007378 <__mdiff+0x34>
 800743c:	f854 1b04 	ldr.w	r1, [r4], #4
 8007440:	46e6      	mov	lr, ip
 8007442:	0c08      	lsrs	r0, r1, #16
 8007444:	fa1c fc81 	uxtah	ip, ip, r1
 8007448:	4471      	add	r1, lr
 800744a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800744e:	b289      	uxth	r1, r1
 8007450:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007454:	f846 1b04 	str.w	r1, [r6], #4
 8007458:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800745c:	e7dd      	b.n	800741a <__mdiff+0xd6>
 800745e:	3f01      	subs	r7, #1
 8007460:	e7e7      	b.n	8007432 <__mdiff+0xee>
 8007462:	bf00      	nop
 8007464:	08007c98 	.word	0x08007c98
 8007468:	08007ca9 	.word	0x08007ca9

0800746c <__d2b>:
 800746c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007470:	460f      	mov	r7, r1
 8007472:	2101      	movs	r1, #1
 8007474:	ec59 8b10 	vmov	r8, r9, d0
 8007478:	4616      	mov	r6, r2
 800747a:	f7ff fccd 	bl	8006e18 <_Balloc>
 800747e:	4604      	mov	r4, r0
 8007480:	b930      	cbnz	r0, 8007490 <__d2b+0x24>
 8007482:	4602      	mov	r2, r0
 8007484:	4b23      	ldr	r3, [pc, #140]	@ (8007514 <__d2b+0xa8>)
 8007486:	4824      	ldr	r0, [pc, #144]	@ (8007518 <__d2b+0xac>)
 8007488:	f240 310f 	movw	r1, #783	@ 0x30f
 800748c:	f000 fad6 	bl	8007a3c <__assert_func>
 8007490:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007494:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007498:	b10d      	cbz	r5, 800749e <__d2b+0x32>
 800749a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800749e:	9301      	str	r3, [sp, #4]
 80074a0:	f1b8 0300 	subs.w	r3, r8, #0
 80074a4:	d023      	beq.n	80074ee <__d2b+0x82>
 80074a6:	4668      	mov	r0, sp
 80074a8:	9300      	str	r3, [sp, #0]
 80074aa:	f7ff fd7c 	bl	8006fa6 <__lo0bits>
 80074ae:	e9dd 1200 	ldrd	r1, r2, [sp]
 80074b2:	b1d0      	cbz	r0, 80074ea <__d2b+0x7e>
 80074b4:	f1c0 0320 	rsb	r3, r0, #32
 80074b8:	fa02 f303 	lsl.w	r3, r2, r3
 80074bc:	430b      	orrs	r3, r1
 80074be:	40c2      	lsrs	r2, r0
 80074c0:	6163      	str	r3, [r4, #20]
 80074c2:	9201      	str	r2, [sp, #4]
 80074c4:	9b01      	ldr	r3, [sp, #4]
 80074c6:	61a3      	str	r3, [r4, #24]
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	bf0c      	ite	eq
 80074cc:	2201      	moveq	r2, #1
 80074ce:	2202      	movne	r2, #2
 80074d0:	6122      	str	r2, [r4, #16]
 80074d2:	b1a5      	cbz	r5, 80074fe <__d2b+0x92>
 80074d4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80074d8:	4405      	add	r5, r0
 80074da:	603d      	str	r5, [r7, #0]
 80074dc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80074e0:	6030      	str	r0, [r6, #0]
 80074e2:	4620      	mov	r0, r4
 80074e4:	b003      	add	sp, #12
 80074e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80074ea:	6161      	str	r1, [r4, #20]
 80074ec:	e7ea      	b.n	80074c4 <__d2b+0x58>
 80074ee:	a801      	add	r0, sp, #4
 80074f0:	f7ff fd59 	bl	8006fa6 <__lo0bits>
 80074f4:	9b01      	ldr	r3, [sp, #4]
 80074f6:	6163      	str	r3, [r4, #20]
 80074f8:	3020      	adds	r0, #32
 80074fa:	2201      	movs	r2, #1
 80074fc:	e7e8      	b.n	80074d0 <__d2b+0x64>
 80074fe:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007502:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007506:	6038      	str	r0, [r7, #0]
 8007508:	6918      	ldr	r0, [r3, #16]
 800750a:	f7ff fd2d 	bl	8006f68 <__hi0bits>
 800750e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007512:	e7e5      	b.n	80074e0 <__d2b+0x74>
 8007514:	08007c98 	.word	0x08007c98
 8007518:	08007ca9 	.word	0x08007ca9

0800751c <__sfputc_r>:
 800751c:	6893      	ldr	r3, [r2, #8]
 800751e:	3b01      	subs	r3, #1
 8007520:	2b00      	cmp	r3, #0
 8007522:	b410      	push	{r4}
 8007524:	6093      	str	r3, [r2, #8]
 8007526:	da08      	bge.n	800753a <__sfputc_r+0x1e>
 8007528:	6994      	ldr	r4, [r2, #24]
 800752a:	42a3      	cmp	r3, r4
 800752c:	db01      	blt.n	8007532 <__sfputc_r+0x16>
 800752e:	290a      	cmp	r1, #10
 8007530:	d103      	bne.n	800753a <__sfputc_r+0x1e>
 8007532:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007536:	f7fe bc0e 	b.w	8005d56 <__swbuf_r>
 800753a:	6813      	ldr	r3, [r2, #0]
 800753c:	1c58      	adds	r0, r3, #1
 800753e:	6010      	str	r0, [r2, #0]
 8007540:	7019      	strb	r1, [r3, #0]
 8007542:	4608      	mov	r0, r1
 8007544:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007548:	4770      	bx	lr

0800754a <__sfputs_r>:
 800754a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800754c:	4606      	mov	r6, r0
 800754e:	460f      	mov	r7, r1
 8007550:	4614      	mov	r4, r2
 8007552:	18d5      	adds	r5, r2, r3
 8007554:	42ac      	cmp	r4, r5
 8007556:	d101      	bne.n	800755c <__sfputs_r+0x12>
 8007558:	2000      	movs	r0, #0
 800755a:	e007      	b.n	800756c <__sfputs_r+0x22>
 800755c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007560:	463a      	mov	r2, r7
 8007562:	4630      	mov	r0, r6
 8007564:	f7ff ffda 	bl	800751c <__sfputc_r>
 8007568:	1c43      	adds	r3, r0, #1
 800756a:	d1f3      	bne.n	8007554 <__sfputs_r+0xa>
 800756c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007570 <_vfiprintf_r>:
 8007570:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007574:	460d      	mov	r5, r1
 8007576:	b09d      	sub	sp, #116	@ 0x74
 8007578:	4614      	mov	r4, r2
 800757a:	4698      	mov	r8, r3
 800757c:	4606      	mov	r6, r0
 800757e:	b118      	cbz	r0, 8007588 <_vfiprintf_r+0x18>
 8007580:	6a03      	ldr	r3, [r0, #32]
 8007582:	b90b      	cbnz	r3, 8007588 <_vfiprintf_r+0x18>
 8007584:	f7fe fafe 	bl	8005b84 <__sinit>
 8007588:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800758a:	07d9      	lsls	r1, r3, #31
 800758c:	d405      	bmi.n	800759a <_vfiprintf_r+0x2a>
 800758e:	89ab      	ldrh	r3, [r5, #12]
 8007590:	059a      	lsls	r2, r3, #22
 8007592:	d402      	bmi.n	800759a <_vfiprintf_r+0x2a>
 8007594:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007596:	f7fe fcf0 	bl	8005f7a <__retarget_lock_acquire_recursive>
 800759a:	89ab      	ldrh	r3, [r5, #12]
 800759c:	071b      	lsls	r3, r3, #28
 800759e:	d501      	bpl.n	80075a4 <_vfiprintf_r+0x34>
 80075a0:	692b      	ldr	r3, [r5, #16]
 80075a2:	b99b      	cbnz	r3, 80075cc <_vfiprintf_r+0x5c>
 80075a4:	4629      	mov	r1, r5
 80075a6:	4630      	mov	r0, r6
 80075a8:	f7fe fc14 	bl	8005dd4 <__swsetup_r>
 80075ac:	b170      	cbz	r0, 80075cc <_vfiprintf_r+0x5c>
 80075ae:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80075b0:	07dc      	lsls	r4, r3, #31
 80075b2:	d504      	bpl.n	80075be <_vfiprintf_r+0x4e>
 80075b4:	f04f 30ff 	mov.w	r0, #4294967295
 80075b8:	b01d      	add	sp, #116	@ 0x74
 80075ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075be:	89ab      	ldrh	r3, [r5, #12]
 80075c0:	0598      	lsls	r0, r3, #22
 80075c2:	d4f7      	bmi.n	80075b4 <_vfiprintf_r+0x44>
 80075c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80075c6:	f7fe fcd9 	bl	8005f7c <__retarget_lock_release_recursive>
 80075ca:	e7f3      	b.n	80075b4 <_vfiprintf_r+0x44>
 80075cc:	2300      	movs	r3, #0
 80075ce:	9309      	str	r3, [sp, #36]	@ 0x24
 80075d0:	2320      	movs	r3, #32
 80075d2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80075d6:	f8cd 800c 	str.w	r8, [sp, #12]
 80075da:	2330      	movs	r3, #48	@ 0x30
 80075dc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800778c <_vfiprintf_r+0x21c>
 80075e0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80075e4:	f04f 0901 	mov.w	r9, #1
 80075e8:	4623      	mov	r3, r4
 80075ea:	469a      	mov	sl, r3
 80075ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 80075f0:	b10a      	cbz	r2, 80075f6 <_vfiprintf_r+0x86>
 80075f2:	2a25      	cmp	r2, #37	@ 0x25
 80075f4:	d1f9      	bne.n	80075ea <_vfiprintf_r+0x7a>
 80075f6:	ebba 0b04 	subs.w	fp, sl, r4
 80075fa:	d00b      	beq.n	8007614 <_vfiprintf_r+0xa4>
 80075fc:	465b      	mov	r3, fp
 80075fe:	4622      	mov	r2, r4
 8007600:	4629      	mov	r1, r5
 8007602:	4630      	mov	r0, r6
 8007604:	f7ff ffa1 	bl	800754a <__sfputs_r>
 8007608:	3001      	adds	r0, #1
 800760a:	f000 80a7 	beq.w	800775c <_vfiprintf_r+0x1ec>
 800760e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007610:	445a      	add	r2, fp
 8007612:	9209      	str	r2, [sp, #36]	@ 0x24
 8007614:	f89a 3000 	ldrb.w	r3, [sl]
 8007618:	2b00      	cmp	r3, #0
 800761a:	f000 809f 	beq.w	800775c <_vfiprintf_r+0x1ec>
 800761e:	2300      	movs	r3, #0
 8007620:	f04f 32ff 	mov.w	r2, #4294967295
 8007624:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007628:	f10a 0a01 	add.w	sl, sl, #1
 800762c:	9304      	str	r3, [sp, #16]
 800762e:	9307      	str	r3, [sp, #28]
 8007630:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007634:	931a      	str	r3, [sp, #104]	@ 0x68
 8007636:	4654      	mov	r4, sl
 8007638:	2205      	movs	r2, #5
 800763a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800763e:	4853      	ldr	r0, [pc, #332]	@ (800778c <_vfiprintf_r+0x21c>)
 8007640:	f7f8 fde6 	bl	8000210 <memchr>
 8007644:	9a04      	ldr	r2, [sp, #16]
 8007646:	b9d8      	cbnz	r0, 8007680 <_vfiprintf_r+0x110>
 8007648:	06d1      	lsls	r1, r2, #27
 800764a:	bf44      	itt	mi
 800764c:	2320      	movmi	r3, #32
 800764e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007652:	0713      	lsls	r3, r2, #28
 8007654:	bf44      	itt	mi
 8007656:	232b      	movmi	r3, #43	@ 0x2b
 8007658:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800765c:	f89a 3000 	ldrb.w	r3, [sl]
 8007660:	2b2a      	cmp	r3, #42	@ 0x2a
 8007662:	d015      	beq.n	8007690 <_vfiprintf_r+0x120>
 8007664:	9a07      	ldr	r2, [sp, #28]
 8007666:	4654      	mov	r4, sl
 8007668:	2000      	movs	r0, #0
 800766a:	f04f 0c0a 	mov.w	ip, #10
 800766e:	4621      	mov	r1, r4
 8007670:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007674:	3b30      	subs	r3, #48	@ 0x30
 8007676:	2b09      	cmp	r3, #9
 8007678:	d94b      	bls.n	8007712 <_vfiprintf_r+0x1a2>
 800767a:	b1b0      	cbz	r0, 80076aa <_vfiprintf_r+0x13a>
 800767c:	9207      	str	r2, [sp, #28]
 800767e:	e014      	b.n	80076aa <_vfiprintf_r+0x13a>
 8007680:	eba0 0308 	sub.w	r3, r0, r8
 8007684:	fa09 f303 	lsl.w	r3, r9, r3
 8007688:	4313      	orrs	r3, r2
 800768a:	9304      	str	r3, [sp, #16]
 800768c:	46a2      	mov	sl, r4
 800768e:	e7d2      	b.n	8007636 <_vfiprintf_r+0xc6>
 8007690:	9b03      	ldr	r3, [sp, #12]
 8007692:	1d19      	adds	r1, r3, #4
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	9103      	str	r1, [sp, #12]
 8007698:	2b00      	cmp	r3, #0
 800769a:	bfbb      	ittet	lt
 800769c:	425b      	neglt	r3, r3
 800769e:	f042 0202 	orrlt.w	r2, r2, #2
 80076a2:	9307      	strge	r3, [sp, #28]
 80076a4:	9307      	strlt	r3, [sp, #28]
 80076a6:	bfb8      	it	lt
 80076a8:	9204      	strlt	r2, [sp, #16]
 80076aa:	7823      	ldrb	r3, [r4, #0]
 80076ac:	2b2e      	cmp	r3, #46	@ 0x2e
 80076ae:	d10a      	bne.n	80076c6 <_vfiprintf_r+0x156>
 80076b0:	7863      	ldrb	r3, [r4, #1]
 80076b2:	2b2a      	cmp	r3, #42	@ 0x2a
 80076b4:	d132      	bne.n	800771c <_vfiprintf_r+0x1ac>
 80076b6:	9b03      	ldr	r3, [sp, #12]
 80076b8:	1d1a      	adds	r2, r3, #4
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	9203      	str	r2, [sp, #12]
 80076be:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80076c2:	3402      	adds	r4, #2
 80076c4:	9305      	str	r3, [sp, #20]
 80076c6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800779c <_vfiprintf_r+0x22c>
 80076ca:	7821      	ldrb	r1, [r4, #0]
 80076cc:	2203      	movs	r2, #3
 80076ce:	4650      	mov	r0, sl
 80076d0:	f7f8 fd9e 	bl	8000210 <memchr>
 80076d4:	b138      	cbz	r0, 80076e6 <_vfiprintf_r+0x176>
 80076d6:	9b04      	ldr	r3, [sp, #16]
 80076d8:	eba0 000a 	sub.w	r0, r0, sl
 80076dc:	2240      	movs	r2, #64	@ 0x40
 80076de:	4082      	lsls	r2, r0
 80076e0:	4313      	orrs	r3, r2
 80076e2:	3401      	adds	r4, #1
 80076e4:	9304      	str	r3, [sp, #16]
 80076e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076ea:	4829      	ldr	r0, [pc, #164]	@ (8007790 <_vfiprintf_r+0x220>)
 80076ec:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80076f0:	2206      	movs	r2, #6
 80076f2:	f7f8 fd8d 	bl	8000210 <memchr>
 80076f6:	2800      	cmp	r0, #0
 80076f8:	d03f      	beq.n	800777a <_vfiprintf_r+0x20a>
 80076fa:	4b26      	ldr	r3, [pc, #152]	@ (8007794 <_vfiprintf_r+0x224>)
 80076fc:	bb1b      	cbnz	r3, 8007746 <_vfiprintf_r+0x1d6>
 80076fe:	9b03      	ldr	r3, [sp, #12]
 8007700:	3307      	adds	r3, #7
 8007702:	f023 0307 	bic.w	r3, r3, #7
 8007706:	3308      	adds	r3, #8
 8007708:	9303      	str	r3, [sp, #12]
 800770a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800770c:	443b      	add	r3, r7
 800770e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007710:	e76a      	b.n	80075e8 <_vfiprintf_r+0x78>
 8007712:	fb0c 3202 	mla	r2, ip, r2, r3
 8007716:	460c      	mov	r4, r1
 8007718:	2001      	movs	r0, #1
 800771a:	e7a8      	b.n	800766e <_vfiprintf_r+0xfe>
 800771c:	2300      	movs	r3, #0
 800771e:	3401      	adds	r4, #1
 8007720:	9305      	str	r3, [sp, #20]
 8007722:	4619      	mov	r1, r3
 8007724:	f04f 0c0a 	mov.w	ip, #10
 8007728:	4620      	mov	r0, r4
 800772a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800772e:	3a30      	subs	r2, #48	@ 0x30
 8007730:	2a09      	cmp	r2, #9
 8007732:	d903      	bls.n	800773c <_vfiprintf_r+0x1cc>
 8007734:	2b00      	cmp	r3, #0
 8007736:	d0c6      	beq.n	80076c6 <_vfiprintf_r+0x156>
 8007738:	9105      	str	r1, [sp, #20]
 800773a:	e7c4      	b.n	80076c6 <_vfiprintf_r+0x156>
 800773c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007740:	4604      	mov	r4, r0
 8007742:	2301      	movs	r3, #1
 8007744:	e7f0      	b.n	8007728 <_vfiprintf_r+0x1b8>
 8007746:	ab03      	add	r3, sp, #12
 8007748:	9300      	str	r3, [sp, #0]
 800774a:	462a      	mov	r2, r5
 800774c:	4b12      	ldr	r3, [pc, #72]	@ (8007798 <_vfiprintf_r+0x228>)
 800774e:	a904      	add	r1, sp, #16
 8007750:	4630      	mov	r0, r6
 8007752:	f7fd fdd3 	bl	80052fc <_printf_float>
 8007756:	4607      	mov	r7, r0
 8007758:	1c78      	adds	r0, r7, #1
 800775a:	d1d6      	bne.n	800770a <_vfiprintf_r+0x19a>
 800775c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800775e:	07d9      	lsls	r1, r3, #31
 8007760:	d405      	bmi.n	800776e <_vfiprintf_r+0x1fe>
 8007762:	89ab      	ldrh	r3, [r5, #12]
 8007764:	059a      	lsls	r2, r3, #22
 8007766:	d402      	bmi.n	800776e <_vfiprintf_r+0x1fe>
 8007768:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800776a:	f7fe fc07 	bl	8005f7c <__retarget_lock_release_recursive>
 800776e:	89ab      	ldrh	r3, [r5, #12]
 8007770:	065b      	lsls	r3, r3, #25
 8007772:	f53f af1f 	bmi.w	80075b4 <_vfiprintf_r+0x44>
 8007776:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007778:	e71e      	b.n	80075b8 <_vfiprintf_r+0x48>
 800777a:	ab03      	add	r3, sp, #12
 800777c:	9300      	str	r3, [sp, #0]
 800777e:	462a      	mov	r2, r5
 8007780:	4b05      	ldr	r3, [pc, #20]	@ (8007798 <_vfiprintf_r+0x228>)
 8007782:	a904      	add	r1, sp, #16
 8007784:	4630      	mov	r0, r6
 8007786:	f7fe f851 	bl	800582c <_printf_i>
 800778a:	e7e4      	b.n	8007756 <_vfiprintf_r+0x1e6>
 800778c:	08007e00 	.word	0x08007e00
 8007790:	08007e0a 	.word	0x08007e0a
 8007794:	080052fd 	.word	0x080052fd
 8007798:	0800754b 	.word	0x0800754b
 800779c:	08007e06 	.word	0x08007e06

080077a0 <__sflush_r>:
 80077a0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80077a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80077a8:	0716      	lsls	r6, r2, #28
 80077aa:	4605      	mov	r5, r0
 80077ac:	460c      	mov	r4, r1
 80077ae:	d454      	bmi.n	800785a <__sflush_r+0xba>
 80077b0:	684b      	ldr	r3, [r1, #4]
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	dc02      	bgt.n	80077bc <__sflush_r+0x1c>
 80077b6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	dd48      	ble.n	800784e <__sflush_r+0xae>
 80077bc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80077be:	2e00      	cmp	r6, #0
 80077c0:	d045      	beq.n	800784e <__sflush_r+0xae>
 80077c2:	2300      	movs	r3, #0
 80077c4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80077c8:	682f      	ldr	r7, [r5, #0]
 80077ca:	6a21      	ldr	r1, [r4, #32]
 80077cc:	602b      	str	r3, [r5, #0]
 80077ce:	d030      	beq.n	8007832 <__sflush_r+0x92>
 80077d0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80077d2:	89a3      	ldrh	r3, [r4, #12]
 80077d4:	0759      	lsls	r1, r3, #29
 80077d6:	d505      	bpl.n	80077e4 <__sflush_r+0x44>
 80077d8:	6863      	ldr	r3, [r4, #4]
 80077da:	1ad2      	subs	r2, r2, r3
 80077dc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80077de:	b10b      	cbz	r3, 80077e4 <__sflush_r+0x44>
 80077e0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80077e2:	1ad2      	subs	r2, r2, r3
 80077e4:	2300      	movs	r3, #0
 80077e6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80077e8:	6a21      	ldr	r1, [r4, #32]
 80077ea:	4628      	mov	r0, r5
 80077ec:	47b0      	blx	r6
 80077ee:	1c43      	adds	r3, r0, #1
 80077f0:	89a3      	ldrh	r3, [r4, #12]
 80077f2:	d106      	bne.n	8007802 <__sflush_r+0x62>
 80077f4:	6829      	ldr	r1, [r5, #0]
 80077f6:	291d      	cmp	r1, #29
 80077f8:	d82b      	bhi.n	8007852 <__sflush_r+0xb2>
 80077fa:	4a2a      	ldr	r2, [pc, #168]	@ (80078a4 <__sflush_r+0x104>)
 80077fc:	410a      	asrs	r2, r1
 80077fe:	07d6      	lsls	r6, r2, #31
 8007800:	d427      	bmi.n	8007852 <__sflush_r+0xb2>
 8007802:	2200      	movs	r2, #0
 8007804:	6062      	str	r2, [r4, #4]
 8007806:	04d9      	lsls	r1, r3, #19
 8007808:	6922      	ldr	r2, [r4, #16]
 800780a:	6022      	str	r2, [r4, #0]
 800780c:	d504      	bpl.n	8007818 <__sflush_r+0x78>
 800780e:	1c42      	adds	r2, r0, #1
 8007810:	d101      	bne.n	8007816 <__sflush_r+0x76>
 8007812:	682b      	ldr	r3, [r5, #0]
 8007814:	b903      	cbnz	r3, 8007818 <__sflush_r+0x78>
 8007816:	6560      	str	r0, [r4, #84]	@ 0x54
 8007818:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800781a:	602f      	str	r7, [r5, #0]
 800781c:	b1b9      	cbz	r1, 800784e <__sflush_r+0xae>
 800781e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007822:	4299      	cmp	r1, r3
 8007824:	d002      	beq.n	800782c <__sflush_r+0x8c>
 8007826:	4628      	mov	r0, r5
 8007828:	f7ff f9f6 	bl	8006c18 <_free_r>
 800782c:	2300      	movs	r3, #0
 800782e:	6363      	str	r3, [r4, #52]	@ 0x34
 8007830:	e00d      	b.n	800784e <__sflush_r+0xae>
 8007832:	2301      	movs	r3, #1
 8007834:	4628      	mov	r0, r5
 8007836:	47b0      	blx	r6
 8007838:	4602      	mov	r2, r0
 800783a:	1c50      	adds	r0, r2, #1
 800783c:	d1c9      	bne.n	80077d2 <__sflush_r+0x32>
 800783e:	682b      	ldr	r3, [r5, #0]
 8007840:	2b00      	cmp	r3, #0
 8007842:	d0c6      	beq.n	80077d2 <__sflush_r+0x32>
 8007844:	2b1d      	cmp	r3, #29
 8007846:	d001      	beq.n	800784c <__sflush_r+0xac>
 8007848:	2b16      	cmp	r3, #22
 800784a:	d11e      	bne.n	800788a <__sflush_r+0xea>
 800784c:	602f      	str	r7, [r5, #0]
 800784e:	2000      	movs	r0, #0
 8007850:	e022      	b.n	8007898 <__sflush_r+0xf8>
 8007852:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007856:	b21b      	sxth	r3, r3
 8007858:	e01b      	b.n	8007892 <__sflush_r+0xf2>
 800785a:	690f      	ldr	r7, [r1, #16]
 800785c:	2f00      	cmp	r7, #0
 800785e:	d0f6      	beq.n	800784e <__sflush_r+0xae>
 8007860:	0793      	lsls	r3, r2, #30
 8007862:	680e      	ldr	r6, [r1, #0]
 8007864:	bf08      	it	eq
 8007866:	694b      	ldreq	r3, [r1, #20]
 8007868:	600f      	str	r7, [r1, #0]
 800786a:	bf18      	it	ne
 800786c:	2300      	movne	r3, #0
 800786e:	eba6 0807 	sub.w	r8, r6, r7
 8007872:	608b      	str	r3, [r1, #8]
 8007874:	f1b8 0f00 	cmp.w	r8, #0
 8007878:	dde9      	ble.n	800784e <__sflush_r+0xae>
 800787a:	6a21      	ldr	r1, [r4, #32]
 800787c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800787e:	4643      	mov	r3, r8
 8007880:	463a      	mov	r2, r7
 8007882:	4628      	mov	r0, r5
 8007884:	47b0      	blx	r6
 8007886:	2800      	cmp	r0, #0
 8007888:	dc08      	bgt.n	800789c <__sflush_r+0xfc>
 800788a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800788e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007892:	81a3      	strh	r3, [r4, #12]
 8007894:	f04f 30ff 	mov.w	r0, #4294967295
 8007898:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800789c:	4407      	add	r7, r0
 800789e:	eba8 0800 	sub.w	r8, r8, r0
 80078a2:	e7e7      	b.n	8007874 <__sflush_r+0xd4>
 80078a4:	dfbffffe 	.word	0xdfbffffe

080078a8 <_fflush_r>:
 80078a8:	b538      	push	{r3, r4, r5, lr}
 80078aa:	690b      	ldr	r3, [r1, #16]
 80078ac:	4605      	mov	r5, r0
 80078ae:	460c      	mov	r4, r1
 80078b0:	b913      	cbnz	r3, 80078b8 <_fflush_r+0x10>
 80078b2:	2500      	movs	r5, #0
 80078b4:	4628      	mov	r0, r5
 80078b6:	bd38      	pop	{r3, r4, r5, pc}
 80078b8:	b118      	cbz	r0, 80078c2 <_fflush_r+0x1a>
 80078ba:	6a03      	ldr	r3, [r0, #32]
 80078bc:	b90b      	cbnz	r3, 80078c2 <_fflush_r+0x1a>
 80078be:	f7fe f961 	bl	8005b84 <__sinit>
 80078c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d0f3      	beq.n	80078b2 <_fflush_r+0xa>
 80078ca:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80078cc:	07d0      	lsls	r0, r2, #31
 80078ce:	d404      	bmi.n	80078da <_fflush_r+0x32>
 80078d0:	0599      	lsls	r1, r3, #22
 80078d2:	d402      	bmi.n	80078da <_fflush_r+0x32>
 80078d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80078d6:	f7fe fb50 	bl	8005f7a <__retarget_lock_acquire_recursive>
 80078da:	4628      	mov	r0, r5
 80078dc:	4621      	mov	r1, r4
 80078de:	f7ff ff5f 	bl	80077a0 <__sflush_r>
 80078e2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80078e4:	07da      	lsls	r2, r3, #31
 80078e6:	4605      	mov	r5, r0
 80078e8:	d4e4      	bmi.n	80078b4 <_fflush_r+0xc>
 80078ea:	89a3      	ldrh	r3, [r4, #12]
 80078ec:	059b      	lsls	r3, r3, #22
 80078ee:	d4e1      	bmi.n	80078b4 <_fflush_r+0xc>
 80078f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80078f2:	f7fe fb43 	bl	8005f7c <__retarget_lock_release_recursive>
 80078f6:	e7dd      	b.n	80078b4 <_fflush_r+0xc>

080078f8 <__swhatbuf_r>:
 80078f8:	b570      	push	{r4, r5, r6, lr}
 80078fa:	460c      	mov	r4, r1
 80078fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007900:	2900      	cmp	r1, #0
 8007902:	b096      	sub	sp, #88	@ 0x58
 8007904:	4615      	mov	r5, r2
 8007906:	461e      	mov	r6, r3
 8007908:	da0d      	bge.n	8007926 <__swhatbuf_r+0x2e>
 800790a:	89a3      	ldrh	r3, [r4, #12]
 800790c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007910:	f04f 0100 	mov.w	r1, #0
 8007914:	bf14      	ite	ne
 8007916:	2340      	movne	r3, #64	@ 0x40
 8007918:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800791c:	2000      	movs	r0, #0
 800791e:	6031      	str	r1, [r6, #0]
 8007920:	602b      	str	r3, [r5, #0]
 8007922:	b016      	add	sp, #88	@ 0x58
 8007924:	bd70      	pop	{r4, r5, r6, pc}
 8007926:	466a      	mov	r2, sp
 8007928:	f000 f848 	bl	80079bc <_fstat_r>
 800792c:	2800      	cmp	r0, #0
 800792e:	dbec      	blt.n	800790a <__swhatbuf_r+0x12>
 8007930:	9901      	ldr	r1, [sp, #4]
 8007932:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007936:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800793a:	4259      	negs	r1, r3
 800793c:	4159      	adcs	r1, r3
 800793e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007942:	e7eb      	b.n	800791c <__swhatbuf_r+0x24>

08007944 <__smakebuf_r>:
 8007944:	898b      	ldrh	r3, [r1, #12]
 8007946:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007948:	079d      	lsls	r5, r3, #30
 800794a:	4606      	mov	r6, r0
 800794c:	460c      	mov	r4, r1
 800794e:	d507      	bpl.n	8007960 <__smakebuf_r+0x1c>
 8007950:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007954:	6023      	str	r3, [r4, #0]
 8007956:	6123      	str	r3, [r4, #16]
 8007958:	2301      	movs	r3, #1
 800795a:	6163      	str	r3, [r4, #20]
 800795c:	b003      	add	sp, #12
 800795e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007960:	ab01      	add	r3, sp, #4
 8007962:	466a      	mov	r2, sp
 8007964:	f7ff ffc8 	bl	80078f8 <__swhatbuf_r>
 8007968:	9f00      	ldr	r7, [sp, #0]
 800796a:	4605      	mov	r5, r0
 800796c:	4639      	mov	r1, r7
 800796e:	4630      	mov	r0, r6
 8007970:	f7ff f9c6 	bl	8006d00 <_malloc_r>
 8007974:	b948      	cbnz	r0, 800798a <__smakebuf_r+0x46>
 8007976:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800797a:	059a      	lsls	r2, r3, #22
 800797c:	d4ee      	bmi.n	800795c <__smakebuf_r+0x18>
 800797e:	f023 0303 	bic.w	r3, r3, #3
 8007982:	f043 0302 	orr.w	r3, r3, #2
 8007986:	81a3      	strh	r3, [r4, #12]
 8007988:	e7e2      	b.n	8007950 <__smakebuf_r+0xc>
 800798a:	89a3      	ldrh	r3, [r4, #12]
 800798c:	6020      	str	r0, [r4, #0]
 800798e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007992:	81a3      	strh	r3, [r4, #12]
 8007994:	9b01      	ldr	r3, [sp, #4]
 8007996:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800799a:	b15b      	cbz	r3, 80079b4 <__smakebuf_r+0x70>
 800799c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80079a0:	4630      	mov	r0, r6
 80079a2:	f000 f81d 	bl	80079e0 <_isatty_r>
 80079a6:	b128      	cbz	r0, 80079b4 <__smakebuf_r+0x70>
 80079a8:	89a3      	ldrh	r3, [r4, #12]
 80079aa:	f023 0303 	bic.w	r3, r3, #3
 80079ae:	f043 0301 	orr.w	r3, r3, #1
 80079b2:	81a3      	strh	r3, [r4, #12]
 80079b4:	89a3      	ldrh	r3, [r4, #12]
 80079b6:	431d      	orrs	r5, r3
 80079b8:	81a5      	strh	r5, [r4, #12]
 80079ba:	e7cf      	b.n	800795c <__smakebuf_r+0x18>

080079bc <_fstat_r>:
 80079bc:	b538      	push	{r3, r4, r5, lr}
 80079be:	4d07      	ldr	r5, [pc, #28]	@ (80079dc <_fstat_r+0x20>)
 80079c0:	2300      	movs	r3, #0
 80079c2:	4604      	mov	r4, r0
 80079c4:	4608      	mov	r0, r1
 80079c6:	4611      	mov	r1, r2
 80079c8:	602b      	str	r3, [r5, #0]
 80079ca:	f7fa f8c9 	bl	8001b60 <_fstat>
 80079ce:	1c43      	adds	r3, r0, #1
 80079d0:	d102      	bne.n	80079d8 <_fstat_r+0x1c>
 80079d2:	682b      	ldr	r3, [r5, #0]
 80079d4:	b103      	cbz	r3, 80079d8 <_fstat_r+0x1c>
 80079d6:	6023      	str	r3, [r4, #0]
 80079d8:	bd38      	pop	{r3, r4, r5, pc}
 80079da:	bf00      	nop
 80079dc:	20000780 	.word	0x20000780

080079e0 <_isatty_r>:
 80079e0:	b538      	push	{r3, r4, r5, lr}
 80079e2:	4d06      	ldr	r5, [pc, #24]	@ (80079fc <_isatty_r+0x1c>)
 80079e4:	2300      	movs	r3, #0
 80079e6:	4604      	mov	r4, r0
 80079e8:	4608      	mov	r0, r1
 80079ea:	602b      	str	r3, [r5, #0]
 80079ec:	f7fa f8c8 	bl	8001b80 <_isatty>
 80079f0:	1c43      	adds	r3, r0, #1
 80079f2:	d102      	bne.n	80079fa <_isatty_r+0x1a>
 80079f4:	682b      	ldr	r3, [r5, #0]
 80079f6:	b103      	cbz	r3, 80079fa <_isatty_r+0x1a>
 80079f8:	6023      	str	r3, [r4, #0]
 80079fa:	bd38      	pop	{r3, r4, r5, pc}
 80079fc:	20000780 	.word	0x20000780

08007a00 <_sbrk_r>:
 8007a00:	b538      	push	{r3, r4, r5, lr}
 8007a02:	4d06      	ldr	r5, [pc, #24]	@ (8007a1c <_sbrk_r+0x1c>)
 8007a04:	2300      	movs	r3, #0
 8007a06:	4604      	mov	r4, r0
 8007a08:	4608      	mov	r0, r1
 8007a0a:	602b      	str	r3, [r5, #0]
 8007a0c:	f7fa f8d0 	bl	8001bb0 <_sbrk>
 8007a10:	1c43      	adds	r3, r0, #1
 8007a12:	d102      	bne.n	8007a1a <_sbrk_r+0x1a>
 8007a14:	682b      	ldr	r3, [r5, #0]
 8007a16:	b103      	cbz	r3, 8007a1a <_sbrk_r+0x1a>
 8007a18:	6023      	str	r3, [r4, #0]
 8007a1a:	bd38      	pop	{r3, r4, r5, pc}
 8007a1c:	20000780 	.word	0x20000780

08007a20 <memcpy>:
 8007a20:	440a      	add	r2, r1
 8007a22:	4291      	cmp	r1, r2
 8007a24:	f100 33ff 	add.w	r3, r0, #4294967295
 8007a28:	d100      	bne.n	8007a2c <memcpy+0xc>
 8007a2a:	4770      	bx	lr
 8007a2c:	b510      	push	{r4, lr}
 8007a2e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007a32:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007a36:	4291      	cmp	r1, r2
 8007a38:	d1f9      	bne.n	8007a2e <memcpy+0xe>
 8007a3a:	bd10      	pop	{r4, pc}

08007a3c <__assert_func>:
 8007a3c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007a3e:	4614      	mov	r4, r2
 8007a40:	461a      	mov	r2, r3
 8007a42:	4b09      	ldr	r3, [pc, #36]	@ (8007a68 <__assert_func+0x2c>)
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	4605      	mov	r5, r0
 8007a48:	68d8      	ldr	r0, [r3, #12]
 8007a4a:	b954      	cbnz	r4, 8007a62 <__assert_func+0x26>
 8007a4c:	4b07      	ldr	r3, [pc, #28]	@ (8007a6c <__assert_func+0x30>)
 8007a4e:	461c      	mov	r4, r3
 8007a50:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007a54:	9100      	str	r1, [sp, #0]
 8007a56:	462b      	mov	r3, r5
 8007a58:	4905      	ldr	r1, [pc, #20]	@ (8007a70 <__assert_func+0x34>)
 8007a5a:	f000 f841 	bl	8007ae0 <fiprintf>
 8007a5e:	f000 f851 	bl	8007b04 <abort>
 8007a62:	4b04      	ldr	r3, [pc, #16]	@ (8007a74 <__assert_func+0x38>)
 8007a64:	e7f4      	b.n	8007a50 <__assert_func+0x14>
 8007a66:	bf00      	nop
 8007a68:	20000018 	.word	0x20000018
 8007a6c:	08007e56 	.word	0x08007e56
 8007a70:	08007e28 	.word	0x08007e28
 8007a74:	08007e1b 	.word	0x08007e1b

08007a78 <_calloc_r>:
 8007a78:	b570      	push	{r4, r5, r6, lr}
 8007a7a:	fba1 5402 	umull	r5, r4, r1, r2
 8007a7e:	b93c      	cbnz	r4, 8007a90 <_calloc_r+0x18>
 8007a80:	4629      	mov	r1, r5
 8007a82:	f7ff f93d 	bl	8006d00 <_malloc_r>
 8007a86:	4606      	mov	r6, r0
 8007a88:	b928      	cbnz	r0, 8007a96 <_calloc_r+0x1e>
 8007a8a:	2600      	movs	r6, #0
 8007a8c:	4630      	mov	r0, r6
 8007a8e:	bd70      	pop	{r4, r5, r6, pc}
 8007a90:	220c      	movs	r2, #12
 8007a92:	6002      	str	r2, [r0, #0]
 8007a94:	e7f9      	b.n	8007a8a <_calloc_r+0x12>
 8007a96:	462a      	mov	r2, r5
 8007a98:	4621      	mov	r1, r4
 8007a9a:	f7fe f9f1 	bl	8005e80 <memset>
 8007a9e:	e7f5      	b.n	8007a8c <_calloc_r+0x14>

08007aa0 <__ascii_mbtowc>:
 8007aa0:	b082      	sub	sp, #8
 8007aa2:	b901      	cbnz	r1, 8007aa6 <__ascii_mbtowc+0x6>
 8007aa4:	a901      	add	r1, sp, #4
 8007aa6:	b142      	cbz	r2, 8007aba <__ascii_mbtowc+0x1a>
 8007aa8:	b14b      	cbz	r3, 8007abe <__ascii_mbtowc+0x1e>
 8007aaa:	7813      	ldrb	r3, [r2, #0]
 8007aac:	600b      	str	r3, [r1, #0]
 8007aae:	7812      	ldrb	r2, [r2, #0]
 8007ab0:	1e10      	subs	r0, r2, #0
 8007ab2:	bf18      	it	ne
 8007ab4:	2001      	movne	r0, #1
 8007ab6:	b002      	add	sp, #8
 8007ab8:	4770      	bx	lr
 8007aba:	4610      	mov	r0, r2
 8007abc:	e7fb      	b.n	8007ab6 <__ascii_mbtowc+0x16>
 8007abe:	f06f 0001 	mvn.w	r0, #1
 8007ac2:	e7f8      	b.n	8007ab6 <__ascii_mbtowc+0x16>

08007ac4 <__ascii_wctomb>:
 8007ac4:	4603      	mov	r3, r0
 8007ac6:	4608      	mov	r0, r1
 8007ac8:	b141      	cbz	r1, 8007adc <__ascii_wctomb+0x18>
 8007aca:	2aff      	cmp	r2, #255	@ 0xff
 8007acc:	d904      	bls.n	8007ad8 <__ascii_wctomb+0x14>
 8007ace:	228a      	movs	r2, #138	@ 0x8a
 8007ad0:	601a      	str	r2, [r3, #0]
 8007ad2:	f04f 30ff 	mov.w	r0, #4294967295
 8007ad6:	4770      	bx	lr
 8007ad8:	700a      	strb	r2, [r1, #0]
 8007ada:	2001      	movs	r0, #1
 8007adc:	4770      	bx	lr
	...

08007ae0 <fiprintf>:
 8007ae0:	b40e      	push	{r1, r2, r3}
 8007ae2:	b503      	push	{r0, r1, lr}
 8007ae4:	4601      	mov	r1, r0
 8007ae6:	ab03      	add	r3, sp, #12
 8007ae8:	4805      	ldr	r0, [pc, #20]	@ (8007b00 <fiprintf+0x20>)
 8007aea:	f853 2b04 	ldr.w	r2, [r3], #4
 8007aee:	6800      	ldr	r0, [r0, #0]
 8007af0:	9301      	str	r3, [sp, #4]
 8007af2:	f7ff fd3d 	bl	8007570 <_vfiprintf_r>
 8007af6:	b002      	add	sp, #8
 8007af8:	f85d eb04 	ldr.w	lr, [sp], #4
 8007afc:	b003      	add	sp, #12
 8007afe:	4770      	bx	lr
 8007b00:	20000018 	.word	0x20000018

08007b04 <abort>:
 8007b04:	b508      	push	{r3, lr}
 8007b06:	2006      	movs	r0, #6
 8007b08:	f000 f82c 	bl	8007b64 <raise>
 8007b0c:	2001      	movs	r0, #1
 8007b0e:	f7f9 fff3 	bl	8001af8 <_exit>

08007b12 <_raise_r>:
 8007b12:	291f      	cmp	r1, #31
 8007b14:	b538      	push	{r3, r4, r5, lr}
 8007b16:	4605      	mov	r5, r0
 8007b18:	460c      	mov	r4, r1
 8007b1a:	d904      	bls.n	8007b26 <_raise_r+0x14>
 8007b1c:	2316      	movs	r3, #22
 8007b1e:	6003      	str	r3, [r0, #0]
 8007b20:	f04f 30ff 	mov.w	r0, #4294967295
 8007b24:	bd38      	pop	{r3, r4, r5, pc}
 8007b26:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007b28:	b112      	cbz	r2, 8007b30 <_raise_r+0x1e>
 8007b2a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007b2e:	b94b      	cbnz	r3, 8007b44 <_raise_r+0x32>
 8007b30:	4628      	mov	r0, r5
 8007b32:	f000 f831 	bl	8007b98 <_getpid_r>
 8007b36:	4622      	mov	r2, r4
 8007b38:	4601      	mov	r1, r0
 8007b3a:	4628      	mov	r0, r5
 8007b3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007b40:	f000 b818 	b.w	8007b74 <_kill_r>
 8007b44:	2b01      	cmp	r3, #1
 8007b46:	d00a      	beq.n	8007b5e <_raise_r+0x4c>
 8007b48:	1c59      	adds	r1, r3, #1
 8007b4a:	d103      	bne.n	8007b54 <_raise_r+0x42>
 8007b4c:	2316      	movs	r3, #22
 8007b4e:	6003      	str	r3, [r0, #0]
 8007b50:	2001      	movs	r0, #1
 8007b52:	e7e7      	b.n	8007b24 <_raise_r+0x12>
 8007b54:	2100      	movs	r1, #0
 8007b56:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007b5a:	4620      	mov	r0, r4
 8007b5c:	4798      	blx	r3
 8007b5e:	2000      	movs	r0, #0
 8007b60:	e7e0      	b.n	8007b24 <_raise_r+0x12>
	...

08007b64 <raise>:
 8007b64:	4b02      	ldr	r3, [pc, #8]	@ (8007b70 <raise+0xc>)
 8007b66:	4601      	mov	r1, r0
 8007b68:	6818      	ldr	r0, [r3, #0]
 8007b6a:	f7ff bfd2 	b.w	8007b12 <_raise_r>
 8007b6e:	bf00      	nop
 8007b70:	20000018 	.word	0x20000018

08007b74 <_kill_r>:
 8007b74:	b538      	push	{r3, r4, r5, lr}
 8007b76:	4d07      	ldr	r5, [pc, #28]	@ (8007b94 <_kill_r+0x20>)
 8007b78:	2300      	movs	r3, #0
 8007b7a:	4604      	mov	r4, r0
 8007b7c:	4608      	mov	r0, r1
 8007b7e:	4611      	mov	r1, r2
 8007b80:	602b      	str	r3, [r5, #0]
 8007b82:	f7f9 ffa9 	bl	8001ad8 <_kill>
 8007b86:	1c43      	adds	r3, r0, #1
 8007b88:	d102      	bne.n	8007b90 <_kill_r+0x1c>
 8007b8a:	682b      	ldr	r3, [r5, #0]
 8007b8c:	b103      	cbz	r3, 8007b90 <_kill_r+0x1c>
 8007b8e:	6023      	str	r3, [r4, #0]
 8007b90:	bd38      	pop	{r3, r4, r5, pc}
 8007b92:	bf00      	nop
 8007b94:	20000780 	.word	0x20000780

08007b98 <_getpid_r>:
 8007b98:	f7f9 bf96 	b.w	8001ac8 <_getpid>

08007b9c <_init>:
 8007b9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b9e:	bf00      	nop
 8007ba0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007ba2:	bc08      	pop	{r3}
 8007ba4:	469e      	mov	lr, r3
 8007ba6:	4770      	bx	lr

08007ba8 <_fini>:
 8007ba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007baa:	bf00      	nop
 8007bac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007bae:	bc08      	pop	{r3}
 8007bb0:	469e      	mov	lr, r3
 8007bb2:	4770      	bx	lr
