Analysis & Synthesis report for test
Thu May 30 16:49:33 2024
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Messages
  5. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Thu May 30 16:49:33 2024        ;
; Quartus II Version                 ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name                      ; test                                     ;
; Top-level Entity Name              ; test                                     ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; N/A until Partition Merge                ;
;     Total combinational functions  ; N/A until Partition Merge                ;
;     Dedicated logic registers      ; N/A until Partition Merge                ;
; Total registers                    ; N/A until Partition Merge                ;
; Total pins                         ; N/A until Partition Merge                ;
; Total virtual pins                 ; N/A until Partition Merge                ;
; Total memory bits                  ; N/A until Partition Merge                ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                ;
; Total PLLs                         ; N/A until Partition Merge                ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP2C35F672C6       ;                    ;
; Top-level entity name                                          ; test               ; test               ;
; Family name                                                    ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                        ; Off                ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Timing-Driven Synthesis                                        ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Thu May 30 16:49:33 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test
Info: Found 16 design units, including 16 entities, in source file test.v
    Info: Found entity 1: test
    Info: Found entity 2: Datapath_Multi_cycle_Processor
    Info: Found entity 3: Program_Counter
    Info: Found entity 4: Data_Memory
    Info: Found entity 5: Register_File
    Info: Found entity 6: alu
    Info: Found entity 7: holding_reg
    Info: Found entity 8: concate
    Info: Found entity 9: Sign_Extension
    Info: Found entity 10: shift_left_2
    Info: Found entity 11: shift_left_2_28bit
    Info: Found entity 12: Mux_5_bit
    Info: Found entity 13: Mux_32_bit
    Info: Found entity 14: Mux4_32_bit
    Info: Found entity 15: controller
    Info: Found entity 16: ALU_Control
Info: Elaborating entity "test" for the top level hierarchy
Warning (10034): Output port "LEDR[17]" at test.v(4) has no driver
Warning (10034): Output port "LEDR[16]" at test.v(4) has no driver
Warning (10034): Output port "LEDR[15]" at test.v(4) has no driver
Warning (10034): Output port "LEDR[14]" at test.v(4) has no driver
Warning (10034): Output port "LEDR[13]" at test.v(4) has no driver
Warning (10034): Output port "LEDR[12]" at test.v(4) has no driver
Warning (10034): Output port "LEDR[11]" at test.v(4) has no driver
Warning (10034): Output port "LEDR[10]" at test.v(4) has no driver
Warning (10034): Output port "LEDR[9]" at test.v(4) has no driver
Warning (10034): Output port "LEDR[8]" at test.v(4) has no driver
Warning (10034): Output port "LEDR[7]" at test.v(4) has no driver
Warning (10034): Output port "LEDR[6]" at test.v(4) has no driver
Warning (10034): Output port "LEDR[5]" at test.v(4) has no driver
Warning (10034): Output port "LEDR[4]" at test.v(4) has no driver
Warning (10034): Output port "LEDR[3]" at test.v(4) has no driver
Warning (10034): Output port "LEDR[2]" at test.v(4) has no driver
Warning (10034): Output port "LEDR[1]" at test.v(4) has no driver
Warning (10034): Output port "LEDR[0]" at test.v(4) has no driver
Warning (10034): Output port "LEDG[17]" at test.v(5) has no driver
Warning (10034): Output port "LEDG[16]" at test.v(5) has no driver
Warning (10034): Output port "LEDG[15]" at test.v(5) has no driver
Warning (10034): Output port "LEDG[14]" at test.v(5) has no driver
Warning (10034): Output port "LEDG[13]" at test.v(5) has no driver
Warning (10034): Output port "LEDG[12]" at test.v(5) has no driver
Warning (10034): Output port "LEDG[11]" at test.v(5) has no driver
Warning (10034): Output port "LEDG[10]" at test.v(5) has no driver
Warning (10034): Output port "LEDG[9]" at test.v(5) has no driver
Warning (10034): Output port "LEDG[8]" at test.v(5) has no driver
Warning (10034): Output port "LEDG[7]" at test.v(5) has no driver
Warning (10034): Output port "LEDG[6]" at test.v(5) has no driver
Warning (10034): Output port "LEDG[5]" at test.v(5) has no driver
Warning (10034): Output port "LEDG[4]" at test.v(5) has no driver
Warning (10034): Output port "LEDG[3]" at test.v(5) has no driver
Warning (10034): Output port "LEDG[2]" at test.v(5) has no driver
Warning (10034): Output port "LEDG[1]" at test.v(5) has no driver
Warning (10034): Output port "LEDG[0]" at test.v(5) has no driver
Info: Elaborating entity "Datapath_Multi_cycle_Processor" for hierarchy "Datapath_Multi_cycle_Processor:DUT"
Info: Elaborating entity "Program_Counter" for hierarchy "Datapath_Multi_cycle_Processor:DUT|Program_Counter:comp1"
Info: Elaborating entity "Mux_32_bit" for hierarchy "Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2"
Info: Elaborating entity "Data_Memory" for hierarchy "Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3"
Warning (10175): Verilog HDL warning at test.v(129): ignoring unsupported system task
Info: Elaborating entity "holding_reg" for hierarchy "Datapath_Multi_cycle_Processor:DUT|holding_reg:comp4"
Error (10122): Verilog HDL Event Control error at test.v(235): mixed single- and double-edge expressions are not supported File: D:/Year 3/Semester 2/DSD/lab/week7/test/test.v Line: 235
Warning (10235): Verilog HDL Always Construct warning at test.v(237): variable "reset" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at test.v(243): variable "input_data" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at test.v(235): inferring latch(es) for variable "content", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "content[0]" at test.v(235)
Info (10041): Inferred latch for "content[1]" at test.v(235)
Info (10041): Inferred latch for "content[2]" at test.v(235)
Info (10041): Inferred latch for "content[3]" at test.v(235)
Info (10041): Inferred latch for "content[4]" at test.v(235)
Info (10041): Inferred latch for "content[5]" at test.v(235)
Info (10041): Inferred latch for "content[6]" at test.v(235)
Info (10041): Inferred latch for "content[7]" at test.v(235)
Info (10041): Inferred latch for "content[8]" at test.v(235)
Info (10041): Inferred latch for "content[9]" at test.v(235)
Info (10041): Inferred latch for "content[10]" at test.v(235)
Info (10041): Inferred latch for "content[11]" at test.v(235)
Info (10041): Inferred latch for "content[12]" at test.v(235)
Info (10041): Inferred latch for "content[13]" at test.v(235)
Info (10041): Inferred latch for "content[14]" at test.v(235)
Info (10041): Inferred latch for "content[15]" at test.v(235)
Info (10041): Inferred latch for "content[16]" at test.v(235)
Info (10041): Inferred latch for "content[17]" at test.v(235)
Info (10041): Inferred latch for "content[18]" at test.v(235)
Info (10041): Inferred latch for "content[19]" at test.v(235)
Info (10041): Inferred latch for "content[20]" at test.v(235)
Info (10041): Inferred latch for "content[21]" at test.v(235)
Info (10041): Inferred latch for "content[22]" at test.v(235)
Info (10041): Inferred latch for "content[23]" at test.v(235)
Info (10041): Inferred latch for "content[24]" at test.v(235)
Info (10041): Inferred latch for "content[25]" at test.v(235)
Info (10041): Inferred latch for "content[26]" at test.v(235)
Info (10041): Inferred latch for "content[27]" at test.v(235)
Info (10041): Inferred latch for "content[28]" at test.v(235)
Info (10041): Inferred latch for "content[29]" at test.v(235)
Info (10041): Inferred latch for "content[30]" at test.v(235)
Info (10041): Inferred latch for "content[31]" at test.v(235)
Error: Can't elaborate user hierarchy "Datapath_Multi_cycle_Processor:DUT|holding_reg:comp4" File: D:/Year 3/Semester 2/DSD/lab/week7/test/test.v Line: 34
Info: Generated suppressed messages file D:/Year 3/Semester 2/DSD/lab/week7/test/test.map.smsg
Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 40 warnings
    Error: Peak virtual memory: 232 megabytes
    Error: Processing ended: Thu May 30 16:49:33 2024
    Error: Elapsed time: 00:00:00
    Error: Total CPU time (on all processors): 00:00:00


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Year 3/Semester 2/DSD/lab/week7/test/test.map.smsg.


