Assertion report generated on: 28-Mar-2024 02:46:26 PM

Assertion summary report for design: cavlc_len_gen
##################################################

Target | Total | Passed | Failed | Vacuous | Hit | Miss
------ | ----- | ------ | ------ | ------- | --- | ----


Resource usage summary report for the desing: cavlc_len_gen
###########################################################

      Phase       | Time (in [H]H:MM:SS:UUUUUU) | Memory (in MB)
----------------- | --------------------------- | --------------
V Parse & Ranking |       0:00:01.968445        |     904.78    
   Simulation     |       0:00:02.030910        |     968.78    
     D Parse      |       0:00:06.082746        |     969.53    
     Mining       |       0:00:00.000011        |     969.53    
     Overall      |       0:00:16.274014        |     969.53    
