/**
Copyright (c) 2025 Huawei Technologies Co., Ltd.
This program is free software, you can redistribute it and/or modify it under the terms and conditions of
CANN Open Software License Agreement Version 2.0 (the "License").
Please refer to the License for details. You may not use this file except in compliance with the License.
THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, EITHER EXPRESS OR IMPLIED,
INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
See LICENSE in the root of the software repository for the full text of the License.
*/

#ifndef PTO_COMM_ASYNC_SDMA_SDMA_ASYNC_DETAIL_POST_HPP
#define PTO_COMM_ASYNC_SDMA_SDMA_ASYNC_DETAIL_POST_HPP

#include "pto/comm/async/sdma/sdma_async_detail_basic.hpp"

namespace pto {
namespace comm {
namespace sdma {
namespace detail {

PTO_INTERNAL void UpdateCachedPostDoneIds(uint64_t postId, uint64_t queueMask, SdmaRuntimeContext& runtimeCtx)
{
    uint32_t queue = 0U;
    while (queueMask != 0ULL) {
        if ((queueMask & 1ULL) != 0ULL && runtimeCtx.postDoneId[queue] < postId) {
            runtimeCtx.postDoneId[queue] = postId;
        }
        queueMask >>= 1U;
        ++queue;
    }
}

PTO_INTERNAL bool CheckPostDoneIds(
    __gm__ uint8_t* postDoneBase, uint64_t postId, uint64_t queueMask, UbTmpBuf& tmpBuf, bool blocking)
{
    uint32_t queue = 0U;
    while (queueMask != 0ULL) {
        if ((queueMask & 1ULL) == 0ULL) {
            queueMask >>= 1U;
            ++queue;
            continue;
        }
        uint32_t attempts = 0U;
        while (GetValue<uint64_t>(GetPostDoneRecordAddr(postDoneBase, queue), tmpBuf) < postId) {
            if (!blocking || ++attempts >= kPostPollLimit) {
                return false;
            }
        }
        queueMask >>= 1U;
        ++queue;
    }
    return true;
}

PTO_INTERNAL bool InitializeRuntimeCtx(const SdmaSession& session)
{
    SdmaRuntimeContext& runtimeCtx = session.runtimeCtx;
    const SdmaExecContext& execCtx = session.execCtx;
    if (execCtx.contextGm == nullptr || !IsValidTmpBuffer(execCtx.tmpBuf)) {
        return false;
    }

    UbTmpBuf tmpBuf = execCtx.tmpBuf;
    runtimeCtx.postDoneBase = ResolvePostDoneBase(execCtx);
    if (runtimeCtx.postDoneBase == nullptr || execCtx.baseConfig.queue_num == 0U ||
        execCtx.baseConfig.queue_num > kSdmaMaxChannelGroups) {
        return false;
    }
    static_assert(
        kPostDoneStrideBytes + sizeof(uint64_t) <= kSdmaFlagLength,
        "The persistent next post ID must remain inside the per-queue record region.");

    __gm__ uint8_t* nextPostIdAddr = GetNextPostIdAddr(runtimeCtx.postDoneBase, execCtx.baseConfig.queue_num);

    __gm__ BatchWriteChannelInfo* channelBase =
        reinterpret_cast<__gm__ BatchWriteChannelInfo*>(execCtx.contextGm + sizeof(BatchWriteFlagInfo));
    __gm__ BatchWriteChannelInfo* channels = channelBase + execCtx.channelGroupIdx * execCtx.baseConfig.queue_num;
    for (uint32_t slot = 0U; slot < kSdmaFlagPayloadDepth; ++slot) {
        // The slot queue mask is session-local. Use the current queue count as a conservative
        // cold-start value so a rebuilt session never skips reuse checks for an old payload.
        runtimeCtx.flagPayloadQueueCount[slot] = static_cast<uint8_t>(execCtx.baseConfig.queue_num);
    }
    // ChannelInfo is populated outside AI Core and read through scalar loads during Post.
    // Invalidate stale metadata once at session build time to keep DCCI out of the Post hot path.
    __asm__ __volatile__("");
    dcci((__gm__ void*)channels, cache_line_t::ENTIRE_DATA_CACHE);
    dcci((__gm__ void*)nextPostIdAddr, cache_line_t::SINGLE_CACHE_LINE);
    __asm__ __volatile__("");
    dsb(DSB_DDR);
    for (uint32_t queue = 0U; queue < execCtx.baseConfig.queue_num; ++queue) {
        __gm__ BatchWriteChannelInfo* channel = channels + queue;
        const uint64_t packedHeadTail = GetValue<uint64_t>((__gm__ uint8_t*)channel, tmpBuf);
        runtimeCtx.sqHead[queue] = static_cast<uint32_t>(packedHeadTail);
        runtimeCtx.sqTail[queue] = static_cast<uint32_t>(packedHeadTail >> 32U);
    }
    // Resume the committed post counter instead of restarting at zero. The explicit invalidation
    // above keeps this read independent of the channel metadata cache range; the first post of a
    // fresh workspace still sees 0 because the workspace is zeroed when it is allocated.
    runtimeCtx.nextPostId = GetValue<uint64_t>(nextPostIdAddr, tmpBuf);
    return true;
}

PTO_INTERNAL bool EnsureFlagPayloadSlotAvailable(uint64_t postId, const SdmaSession& session, UbTmpBuf& tmpBuf)
{
    SdmaRuntimeContext& runtimeCtx = session.runtimeCtx;
    if (postId > kSdmaFlagPayloadDepth) {
        // Post IDs are contiguous, so this slot was last used by postId - depth.
        // Wait for that flag source to be consumed before overwriting the slot.
        const uint64_t oldPostId = postId - kSdmaFlagPayloadDepth;
        const uint32_t slot = static_cast<uint32_t>(postId % kSdmaFlagPayloadDepth);
        const uint64_t oldQueueMask = QueueCountToMask(runtimeCtx.flagPayloadQueueCount[slot]);
        bool knownComplete = true;
        uint64_t remaining = oldQueueMask;
        uint32_t queue = 0U;
        while (remaining != 0ULL) {
            if ((remaining & 1ULL) != 0ULL && runtimeCtx.postDoneId[queue] < oldPostId) {
                knownComplete = false;
                break;
            }
            remaining >>= 1U;
            ++queue;
        }
        if (!knownComplete) {
            if (!CheckPostDoneIds(runtimeCtx.postDoneBase, oldPostId, oldQueueMask, tmpBuf, true)) {
                return false;
            }
            UpdateCachedPostDoneIds(oldPostId, oldQueueMask, runtimeCtx);
        }
    }
    return true;
}

PTO_INTERNAL void WriteFlagPayload(
    uint64_t postId, uint32_t queueCount, __gm__ uint8_t* flagPayload, const SdmaSession& session)
{
    SdmaRuntimeContext& runtimeCtx = session.runtimeCtx;
    *reinterpret_cast<volatile __gm__ uint64_t*>(flagPayload) = postId;
    __asm__ __volatile__("" ::: "memory");
    runtimeCtx.flagPayloadQueueCount[postId % kSdmaFlagPayloadDepth] = static_cast<uint8_t>(queueCount);
}

PTO_INTERNAL bool StoreFlagPayload(
    uint64_t postId, uint32_t queueCount, __gm__ uint8_t* flagPayload, const SdmaSession& session, UbTmpBuf& tmpBuf)
{
    if (!EnsureFlagPayloadSlotAvailable(postId, session, tmpBuf)) {
        return false;
    }
    WriteFlagPayload(postId, queueCount, flagPayload, session);
    return true;
}

PTO_INTERNAL bool ValidateSinglePostSqCapacity(
    __gm__ BatchWriteChannelInfo* channels, const SdmaConfig& config, uint32_t dataQueueCount, uint32_t postQueueCount)
{
    for (uint32_t queue = 0U; queue < postQueueCount; ++queue) {
        uint32_t dataSqes = 0U;
        if (queue < dataQueueCount) {
            dataSqes = (config.iter_num - 1U - queue) / config.queue_num + 1U;
        }
        const uint32_t sqesPerPost = dataSqes + 1U;
        const uint32_t sqDepth = channels[queue].sq_depth;
        if (sqDepth == 0U || sqesPerPost > sqDepth) {
            return false;
        }
    }
    return true;
}

PTO_INTERNAL void SubmitDataTransferSqes(
    __gm__ BatchWriteChannelInfo* channels, __gm__ uint8_t* recvBuffer, __gm__ uint8_t* sendBuffer, uint64_t opcode,
    const SdmaConfig& config, SdmaRuntimeContext& runtimeCtx)
{
    for (uint32_t index = 0U; index < config.iter_num; ++index) {
        const uint32_t queue = index % config.queue_num;
        uint32_t transferBytes = static_cast<uint32_t>(config.block_bytes);
        if (index + 1U == config.iter_num) {
            transferBytes = static_cast<uint32_t>(config.per_core_bytes - index * config.block_bytes);
        }
        __gm__ uint8_t* src = sendBuffer + config.comm_block_offset + index * config.block_bytes;
        __gm__ uint8_t* dst = recvBuffer + config.comm_block_offset + index * config.block_bytes;
        AddOneMemcpySqe(
            channels + queue, src, dst, opcode, transferBytes, runtimeCtx.sqTail[queue],
            runtimeCtx.sqTail[queue] - runtimeCtx.sqHead[queue]);
        runtimeCtx.sqTail[queue] = (runtimeCtx.sqTail[queue] + 1U) % channels[queue].sq_depth;
    }
    pipe_barrier(PIPE_ALL);
}

PTO_INTERNAL void RingDoorbell(
    __gm__ BatchWriteChannelInfo* channel, uint32_t sqTail, UbTmpBuf& tmpBuf, uint32_t syncId)
{
#ifdef PTO_NPU_ARCH_A5
    SetValue<uint32_t>((__gm__ uint8_t*)channel->sq_reg_base, tmpBuf, syncId, sqTail);
#else
    SetValue<uint32_t>((__gm__ uint8_t*)channel->sq_reg_base + 8U, tmpBuf, syncId, sqTail);
#endif
}

PTO_INTERNAL void WarmupSdmaSqPages(__gm__ BatchWriteChannelInfo* channel)
{
    constexpr uint64_t kSqWarmupPageBytes = 4096ULL;
    constexpr uint32_t kDsbBatchPages = 32U;
    uint64_t previousPage = ~0ULL;
    uint32_t warmedPages = 0U;
    // The cold publication state is shared by all SQEs in one 4 KiB page.
    // Touch only the first SQE encountered in each page; rewriting every SQE
    // adds stores without warming any additional state.
    for (uint32_t slot = 0U; slot < channel->sq_depth; ++slot) {
        __gm__ BatchWriteItem* sqe = reinterpret_cast<__gm__ BatchWriteItem*>(channel->sq_base) + slot;
        const uint64_t page =
            (channel->sq_base + static_cast<uint64_t>(slot) * sizeof(BatchWriteItem)) / kSqWarmupPageBytes;
        if (page == previousPage) {
            continue;
        }
        previousPage = page;
        volatile __gm__ uint64_t* sqeWords = reinterpret_cast<volatile __gm__ uint64_t*>(sqe);
        for (uint32_t word = 0U; word < sizeof(BatchWriteItem) / sizeof(uint64_t); ++word) {
            const uint64_t original = sqeWords[word];
            sqeWords[word] = original;
        }
        pipe_barrier(PIPE_ALL);
        __asm__ __volatile__("");
        dcci((__gm__ void*)sqe, cache_line_t::SINGLE_CACHE_LINE);
        __asm__ __volatile__("");
        ++warmedPages;
        if (warmedPages % kDsbBatchPages == 0U) {
            dsb(DSB_DDR);
        }
    }
    if (warmedPages % kDsbBatchPages != 0U) {
        dsb(DSB_DDR);
    }
}

// Internal integration helper for Simpler runtime initialization. This is not a
// PTO instruction or a public user API.
template <typename = void>
PTO_INTERNAL bool WarmupSdmaControlPathForAiv(__gm__ uint8_t* workspace, uint32_t aivIdx, uint32_t syncId = 0U)
{
    if (workspace == nullptr || aivIdx >= kSdmaMaxChannel || syncId > 7U) {
        return false;
    }

    using ScratchTile = Tile<TileType::Vec, uint8_t, 1, UB_ALIGN_SIZE>;
    ScratchTile scratchTile;
    TASSIGN_IMPL(scratchTile, 0x0);
    UbTmpBuf tmpBuf;
    if (!MakeTmpBufferFromTile(scratchTile, tmpBuf)) {
        return false;
    }

    __gm__ BatchWriteChannelInfo* channelBase =
        reinterpret_cast<__gm__ BatchWriteChannelInfo*>(workspace + sizeof(BatchWriteFlagInfo));
    __gm__ BatchWriteChannelInfo* channel = channelBase + aivIdx;
    __asm__ __volatile__("");
    dcci((__gm__ void*)channel, cache_line_t::SINGLE_CACHE_LINE);
    __asm__ __volatile__("");
    dsb(DSB_DDR);

    if (channel->sq_base == 0ULL || channel->sq_reg_base == 0ULL || channel->sq_depth == 0U) {
        return false;
    }
    const uint64_t packedHeadTail = GetValue<uint64_t>((__gm__ uint8_t*)channel, tmpBuf);
    const uint32_t sqHead = static_cast<uint32_t>(packedHeadTail);
    const uint32_t sqTail = static_cast<uint32_t>(packedHeadTail >> 32U);
    if (sqHead >= channel->sq_depth || sqTail >= channel->sq_depth || sqHead != sqTail) {
        return false;
    }

    WarmupSdmaSqPages(channel);
    RingDoorbell(channel, sqTail, tmpBuf, syncId);
    pipe_barrier(PIPE_ALL);
    return true;
}

PTO_INTERNAL void FlushDataCacheAndRingDoorbells(
    __gm__ BatchWriteChannelInfo* channels, uint32_t queueCount, const uint32_t* sqTail, UbTmpBuf& tmpBuf,
    uint32_t syncId)
{
    __asm__ __volatile__("");
    dcci((__gm__ void*)channels->sq_base, cache_line_t::ENTIRE_DATA_CACHE);
    __asm__ __volatile__("");
    dsb(DSB_DDR);
    for (uint32_t queue = 0U; queue < queueCount; ++queue) {
        RingDoorbell(channels + queue, sqTail[queue], tmpBuf, syncId);
    }
    pipe_barrier(PIPE_ALL);
}

PTO_INTERNAL void SubmitFlagTransferSqes(
    __gm__ BatchWriteChannelInfo* channels, __gm__ uint8_t* flagPayload, uint32_t postQueueCount,
    SdmaRuntimeContext& runtimeCtx)
{
    for (uint32_t queue = 0U; queue < postQueueCount; ++queue) {
        AddOneMemcpySqe(
            channels + queue, flagPayload, GetPostDoneRecordAddr(runtimeCtx.postDoneBase, queue), 0U,
            kSdmaPostIdFlagBytes, runtimeCtx.sqTail[queue], runtimeCtx.sqTail[queue] - runtimeCtx.sqHead[queue]);
        runtimeCtx.sqTail[queue] = (runtimeCtx.sqTail[queue] + 1U) % channels[queue].sq_depth;
    }
    pipe_barrier(PIPE_ALL);
}

PTO_INTERNAL void PersistSqTails(
    __gm__ BatchWriteChannelInfo* channels, uint32_t queueNum, const SdmaRuntimeContext& runtimeCtx, UbTmpBuf& tmpBuf,
    uint32_t syncId)
{
    for (uint32_t queue = 0U; queue < queueNum; ++queue) {
        const uint64_t packed = (static_cast<uint64_t>(runtimeCtx.sqTail[queue]) << 32U) | runtimeCtx.sqHead[queue];
        SetValue<uint64_t>((__gm__ uint8_t*)(channels + queue), tmpBuf, syncId, packed);
    }
    // Written on every post rather than at session end: a kernel has no reliable teardown point, so a
    // mid-run exit would otherwise lose the last ids and let the next session reuse them.
    SetValue<uint64_t>(GetNextPostIdAddr(runtimeCtx.postDoneBase, queueNum), tmpBuf, syncId, runtimeCtx.nextPostId);
    pipe_barrier(PIPE_ALL);
}

PTO_INTERNAL void PublishFlagTransferSqes(
    __gm__ BatchWriteChannelInfo* channels, uint32_t beginQueue, uint32_t endQueue, const uint32_t* sqTail,
    UbTmpBuf& tmpBuf, uint32_t syncId)
{
    for (uint32_t queue = beginQueue; queue < endQueue; ++queue) {
        const uint32_t flagSqeIndex = (sqTail[queue] + channels[queue].sq_depth - 1U) % channels[queue].sq_depth;
        __gm__ BatchWriteItem* sqRing = reinterpret_cast<__gm__ BatchWriteItem*>(channels[queue].sq_base);
        __gm__ BatchWriteItem* flagSqe = sqRing + flagSqeIndex;
        __asm__ __volatile__("");
        dcci((__gm__ void*)flagSqe, cache_line_t::SINGLE_CACHE_LINE);
        __asm__ __volatile__("");
    }
    dsb(DSB_DDR);
    for (uint32_t queue = beginQueue; queue < endQueue; ++queue) {
        RingDoorbell(channels + queue, sqTail[queue], tmpBuf, syncId);
    }
    pipe_barrier(PIPE_ALL);
}

struct SdmaPostState {
    __gm__ BatchWriteChannelInfo* channels;
    __gm__ uint8_t* flagPayload;
    UbTmpBuf tmpBuf;
    uint32_t dataQueueCount;
    uint32_t postQueueCount;
    uint64_t eventHandle;
};

PTO_INTERNAL bool PrepareSdmaPostBase(
    uint64_t messageLen, const SdmaSession& session, SdmaConfig& config, SdmaPostState& state)
{
    const SdmaExecContext& execCtx = session.execCtx;
    if (!session.valid || !BuildTransferConfig(execCtx.baseConfig, messageLen, config) || config.iter_num == 0U ||
        config.queue_num == 0U || config.queue_num > kSdmaMaxChannelGroups ||
        execCtx.channelGroupIdx >= kSdmaMaxChannel / config.queue_num) {
        return false;
    }

    __gm__ BatchWriteChannelInfo* channelBase =
        reinterpret_cast<__gm__ BatchWriteChannelInfo*>(execCtx.contextGm + sizeof(BatchWriteFlagInfo));
    state.channels = channelBase + execCtx.channelGroupIdx * config.queue_num;
    state.tmpBuf = execCtx.tmpBuf;
    return true;
}

PTO_INTERNAL bool ReserveSdmaPostEvent(const SdmaSession& session, SdmaPostState& state, uint64_t& postId)
{
    SdmaRuntimeContext& runtimeCtx = session.runtimeCtx;
    if (runtimeCtx.nextPostId >= kSdmaHandlePostIdMask) {
        return false;
    }

    postId = runtimeCtx.nextPostId + 1ULL;
    state.flagPayload = GetFlagPayloadAddr(ResolveFlagPayloadBase(session.execCtx), postId);
    if (!StoreFlagPayload(postId, state.postQueueCount, state.flagPayload, session, state.tmpBuf) ||
        !EncodeSdmaEventHandle(postId, state.postQueueCount, state.eventHandle)) {
        return false;
    }
    return true;
}

PTO_INTERNAL void UpdateSdmaRuntimeContext(const SdmaSession& session, const SdmaPostState& state, uint64_t postId)
{
    session.runtimeCtx.nextPostId = postId;
    session.runtimeCtx.usedQueueCount = state.postQueueCount;
}

PTO_INTERNAL bool BeginSdmaPost(
    uint64_t messageLen, const SdmaSession& session, SdmaConfig& config, SdmaPostState& state)
{
    if (!PrepareSdmaPostBase(messageLen, session, config, state)) {
        return false;
    }

    state.dataQueueCount = config.iter_num < config.queue_num ? config.iter_num : config.queue_num;
    SdmaRuntimeContext& runtimeCtx = session.runtimeCtx;
    state.postQueueCount =
        runtimeCtx.usedQueueCount > state.dataQueueCount ? runtimeCtx.usedQueueCount : state.dataQueueCount;
    if (!ValidateSinglePostSqCapacity(state.channels, config, state.dataQueueCount, state.postQueueCount)) {
        return false;
    }

    uint64_t postId = 0ULL;
    if (!ReserveSdmaPostEvent(session, state, postId)) {
        return false;
    }
    UpdateSdmaRuntimeContext(session, state, postId);
    return true;
}

PTO_INTERNAL AsyncEvent FinishSdmaPost(const SdmaConfig& config, const SdmaPostState& state, const SdmaSession& session)
{
    const SdmaExecContext& execCtx = session.execCtx;
    SdmaRuntimeContext& runtimeCtx = session.runtimeCtx;
    UbTmpBuf tmpBuf = state.tmpBuf;
    FlushDataCacheAndRingDoorbells(state.channels, state.dataQueueCount, runtimeCtx.sqTail, tmpBuf, execCtx.syncId);
    SubmitFlagTransferSqes(state.channels, state.flagPayload, state.postQueueCount, runtimeCtx);
    PersistSqTails(state.channels, config.queue_num, runtimeCtx, tmpBuf, execCtx.syncId);
    PublishFlagTransferSqes(state.channels, 0U, state.dataQueueCount, runtimeCtx.sqTail, tmpBuf, execCtx.syncId);
    if (state.dataQueueCount < state.postQueueCount) {
        PublishFlagTransferSqes(
            state.channels, state.dataQueueCount, state.postQueueCount, runtimeCtx.sqTail, tmpBuf, execCtx.syncId);
    }
    return AsyncEvent(state.eventHandle, DmaEngine::SDMA);
}

PTO_INTERNAL AsyncEvent SdmaPostAsync(
    __gm__ uint8_t* recvBuffer, __gm__ uint8_t* sendBuffer, uint64_t opcode, uint64_t messageLen,
    const SdmaSession& session)
{
    if (recvBuffer == nullptr || sendBuffer == nullptr) {
        return {};
    }
    SdmaConfig config{};
    SdmaPostState state{};
    if (!BeginSdmaPost(messageLen, session, config, state)) {
        return {};
    }
    SubmitDataTransferSqes(state.channels, recvBuffer, sendBuffer, opcode, config, session.runtimeCtx);
    return FinishSdmaPost(config, state, session);
}

PTO_INTERNAL void StoreSignalValue(int32_t signalValue, __gm__ uint8_t* signalValueSlot)
{
    *reinterpret_cast<volatile __gm__ int32_t*>(signalValueSlot) = signalValue;
    pipe_barrier(PIPE_ALL);
}

PTO_INTERNAL bool ValidateSingleNotifyPostSqCapacity(
    __gm__ BatchWriteChannelInfo* channels, uint32_t payloadSqeCount, uint32_t postQueueCount)
{
    for (uint32_t queue = 0U; queue < postQueueCount; ++queue) {
        const uint32_t sqesPerPost = queue == 0U ? payloadSqeCount + 2U : 1U;
        const uint32_t sqDepth = channels[queue].sq_depth;
        if (sqDepth == 0U || sqesPerPost > sqDepth) {
            return false;
        }
    }
    return true;
}

PTO_INTERNAL void SubmitSignalSqe(
    __gm__ BatchWriteChannelInfo* channels, __gm__ uint8_t* remoteSignal, __gm__ uint8_t* signalValueSlot,
    NotifyOp notifyOp, SdmaRuntimeContext& runtimeCtx)
{
    const uint64_t opcode = notifyOp == NotifyOp::AtomicAdd ? kSdmaInt32AtomicAddOpcode : 0U;
    AddOneMemcpySqe(
        channels, signalValueSlot, remoteSignal, opcode, kSdmaSignalValueBytes, runtimeCtx.sqTail[0],
        runtimeCtx.sqTail[0] - runtimeCtx.sqHead[0]);
    runtimeCtx.sqTail[0] = (runtimeCtx.sqTail[0] + 1U) % channels[0].sq_depth;
    pipe_barrier(PIPE_ALL);
}

struct SdmaNotifyPostState {
    SdmaPostState postState;
    __gm__ uint8_t* signalValueSlot;
};

PTO_INTERNAL bool BeginSdmaNotifyPost(
    uint64_t messageLen, int32_t signalValue, const SdmaSession& session, SdmaConfig& config,
    SdmaNotifyPostState& notifyState)
{
    SdmaPostState& state = notifyState.postState;
    if (!PrepareSdmaPostBase(messageLen, session, config, state)) {
        return false;
    }

    state.dataQueueCount = 1U;
    SdmaRuntimeContext& runtimeCtx = session.runtimeCtx;
    state.postQueueCount = runtimeCtx.usedQueueCount > 1U ? runtimeCtx.usedQueueCount : 1U;
    if (!ValidateSingleNotifyPostSqCapacity(state.channels, config.iter_num, state.postQueueCount)) {
        return false;
    }

    uint64_t postId = 0ULL;
    if (!ReserveSdmaPostEvent(session, state, postId)) {
        return false;
    }
    notifyState.signalValueSlot = GetSignalValueSlotAddr(ResolveSignalValueSlotsBase(session.execCtx), postId);
    StoreSignalValue(signalValue, notifyState.signalValueSlot);
    UpdateSdmaRuntimeContext(session, state, postId);
    return true;
}

PTO_INTERNAL AsyncEvent SdmaPostAsyncNotify(
    __gm__ uint8_t* recvBuffer, __gm__ uint8_t* sendBuffer, __gm__ uint8_t* remoteSignal, int32_t signalValue,
    NotifyOp notifyOp, uint64_t messageLen, const SdmaSession& session)
{
    PTO_ASSERT(
        recvBuffer != nullptr && sendBuffer != nullptr && remoteSignal != nullptr,
        "SdmaPostAsyncNotify: source, destination and remote signal must not be null.");
    PTO_ASSERT(
        notifyOp == NotifyOp::Set || notifyOp == NotifyOp::AtomicAdd,
        "SdmaPostAsyncNotify: notifyOp must be Set or AtomicAdd.");
    if (recvBuffer == nullptr || sendBuffer == nullptr || remoteSignal == nullptr ||
        (notifyOp != NotifyOp::Set && notifyOp != NotifyOp::AtomicAdd)) {
        return {};
    }

    SdmaConfig config{};
    SdmaNotifyPostState notifyState{};
    const bool postReady = BeginSdmaNotifyPost(messageLen, signalValue, session, config, notifyState);
    if (!postReady) {
        PTO_ASSERT(false, "SdmaPostAsyncNotify: failed to prepare the SDMA notify post.");
        return {};
    }
    SdmaPostState& state = notifyState.postState;

    SdmaConfig payloadConfig = config;
    payloadConfig.queue_num = 1U;
    SubmitDataTransferSqes(state.channels, recvBuffer, sendBuffer, 0U, payloadConfig, session.runtimeCtx);
    // Publish payload first so SDMA can start transferring while the signal and completion SQEs are prepared.
    FlushDataCacheAndRingDoorbells(
        state.channels, state.dataQueueCount, session.runtimeCtx.sqTail, state.tmpBuf, session.execCtx.syncId);

    SubmitSignalSqe(state.channels, remoteSignal, notifyState.signalValueSlot, notifyOp, session.runtimeCtx);
    SubmitFlagTransferSqes(state.channels, state.flagPayload, state.postQueueCount, session.runtimeCtx);

    const SdmaExecContext& execCtx = session.execCtx;
    PersistSqTails(state.channels, config.queue_num, session.runtimeCtx, state.tmpBuf, execCtx.syncId);
    // Flush and publish the signal and postDone SQEs after the payload doorbell.
    FlushDataCacheAndRingDoorbells(
        state.channels, state.postQueueCount, session.runtimeCtx.sqTail, state.tmpBuf, execCtx.syncId);
    return AsyncEvent(state.eventHandle, DmaEngine::SDMA);
}

PTO_INTERNAL bool SdmaEventCheck(uint64_t postId, uint64_t queueMask, const SdmaSession& session, bool blocking)
{
    if (!session.valid || postId == 0ULL || queueMask == 0ULL) {
        return false;
    }
    UbTmpBuf tmpBuf = session.eventCtx.tmpBuf;
    if (!CheckPostDoneIds(session.runtimeCtx.postDoneBase, postId, queueMask, tmpBuf, blocking)) {
        return false;
    }
    UpdateCachedPostDoneIds(postId, queueMask, session.runtimeCtx);
    return true;
}

PTO_INTERNAL bool SdmaTestEvent(uint64_t handle, const SdmaSession& session)
{
    uint64_t postId = 0ULL;
    uint32_t queueCount = 0U;
    if (!DecodeSdmaEventHandle(handle, postId, queueCount)) {
        return false;
    }
    const uint64_t queueMask = QueueCountToMask(queueCount);
    return SdmaEventCheck(postId, queueMask, session, false);
}

PTO_INTERNAL bool SdmaWaitEvent(uint64_t handle, const SdmaSession& session)
{
    uint64_t postId = 0ULL;
    uint32_t queueCount = 0U;
    if (!DecodeSdmaEventHandle(handle, postId, queueCount)) {
        return false;
    }
    const uint64_t queueMask = QueueCountToMask(queueCount);
    return SdmaEventCheck(postId, queueMask, session, true);
}

} // namespace detail
} // namespace sdma
} // namespace comm
} // namespace pto

#endif // PTO_COMM_ASYNC_SDMA_SDMA_ASYNC_DETAIL_POST_HPP
