// Seed: 3783543299
`timescale 1ps / 1ps
module module_0 (
    output id_0
);
  reg id_1 = 1'b0;
  always @(id_1 & id_1) begin
    if (1'b0 != 1'h0 || id_1) begin
      id_0 <= 1;
    end else {1, id_1} <= id_1;
  end
  assign id_1 = id_1;
endmodule
