

================================================================
== Vivado HLS Report for 'cordiccart2pol'
================================================================
* Date:           Thu Oct 20 05:34:13 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        cordic_LUT
* Solution:       both_pramgas_enabled
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.12|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    2|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     12|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|      64|   1156|
|Multiplexer      |        -|      -|       -|      1|
|Register         |        -|      -|       2|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      66|   1169|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +---------------+---------------------------+---------+----+-----+------+-----+------+-------------+
    |     Memory    |           Module          | BRAM_18K| FF | LUT | Words| Bits| Banks| W*Bits*Banks|
    +---------------+---------------------------+---------+----+-----+------+-----+------+-------------+
    |my_LUT_r_V_U   |cordiccart2pol_my_LUT_r_V  |        0|  32|  578|  1024|   32|     1|        32768|
    |my_LUT_th_V_U  |cordiccart2pol_my_LUT_r_V  |        0|  32|  578|  1024|   32|     1|        32768|
    +---------------+---------------------------+---------+----+-----+------+-----+------+-------------+
    |Total          |                           |        0|  64| 1156|  2048|   64|     2|        65536|
    +---------------+---------------------------+---------+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |tmp_2_fu_174_p3         |  Select  |      0|  0|   5|           1|           5|
    |tmp_5_fu_210_p3         |  Select  |      0|  0|   5|           1|           5|
    |brmerge_i_i1_fu_118_p2  |    xor   |      0|  0|   1|           1|           1|
    |brmerge_i_i_fu_140_p2   |    xor   |      0|  0|   1|           1|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0|  12|           4|          12|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |   1|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |   1|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  2|   0|    2|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  2|   0|    2|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------+-----+-----+------------+----------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_start        |  in |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_done         | out |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_idle         | out |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_ready        | out |    1| ap_ctrl_hs | cordiccart2pol | return value |
|x_V             |  in |   32|   ap_none  |       x_V      |    scalar    |
|y_V             |  in |   32|   ap_none  |       y_V      |    scalar    |
|r_V             | out |   32|   ap_vld   |       r_V      |    pointer   |
|r_V_ap_vld      | out |    1|   ap_vld   |       r_V      |    pointer   |
|theta_V         | out |   32|   ap_vld   |     theta_V    |    pointer   |
|theta_V_ap_vld  | out |    1|   ap_vld   |     theta_V    |    pointer   |
+----------------+-----+-----+------------+----------------+--------------+

