{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 09 12:40:50 2011 " "Info: Processing started: Sun Jan 09 12:40:50 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Open_JTAG -c Open_JTAG " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Open_JTAG -c Open_JTAG" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clock_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_mux-rtl " "Info: Found design unit 1: clock_mux-rtl" {  } { { "clock_mux.vhd" "" { Text "C:/AlteraWorks/91/NewOpenJtag/clock_mux.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clock_mux " "Info: Found entity 1: clock_mux" {  } { { "clock_mux.vhd" "" { Text "C:/AlteraWorks/91/NewOpenJtag/clock_mux.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "open_jtag.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file open_jtag.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Open_JTAG " "Info: Found entity 1: Open_JTAG" {  } { { "Open_JTAG.bdf" "" { Schematic "C:/AlteraWorks/91/NewOpenJtag/Open_JTAG.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serializer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file serializer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serializer-behavioural " "Info: Found design unit 1: serializer-behavioural" {  } { { "serializer.vhd" "" { Text "C:/AlteraWorks/91/NewOpenJtag/serializer.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 serializer " "Info: Found entity 1: serializer" {  } { { "serializer.vhd" "" { Text "C:/AlteraWorks/91/NewOpenJtag/serializer.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Open_JTAG " "Info: Elaborating entity \"Open_JTAG\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serializer serializer:inst " "Info: Elaborating entity \"serializer\" for hierarchy \"serializer:inst\"" {  } { { "Open_JTAG.bdf" "inst" { Schematic "C:/AlteraWorks/91/NewOpenJtag/Open_JTAG.bdf" { { 264 296 408 488 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ad_clock serializer.vhd(60) " "Warning (10036): Verilog HDL or VHDL warning at serializer.vhd(60): object \"ad_clock\" assigned a value but never read" {  } { { "serializer.vhd" "" { Text "C:/AlteraWorks/91/NewOpenJtag/serializer.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_mux clock_mux:inst1 " "Info: Elaborating entity \"clock_mux\" for hierarchy \"clock_mux:inst1\"" {  } { { "Open_JTAG.bdf" "inst1" { Schematic "C:/AlteraWorks/91/NewOpenJtag/Open_JTAG.bdf" { { 536 552 672 632 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "serializer.vhd" "" { Text "C:/AlteraWorks/91/NewOpenJtag/serializer.vhd" 36 -1 0 } } { "serializer.vhd" "" { Text "C:/AlteraWorks/91/NewOpenJtag/serializer.vhd" 79 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "369 " "Info: Implemented 369 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "345 " "Info: Implemented 345 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 09 12:40:56 2011 " "Info: Processing ended: Sun Jan 09 12:40:56 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
