

================================================================
== Vivado HLS Report for 'efficient_pad_n_1cha'
================================================================
* Date:           Tue Dec  3 11:19:01 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        final
* Solution:       bigger_II
* Product family: kintex7
* Target device:  xc7k325tffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.619|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2470|  2500|  2470|  2500|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+------+------+----------+-----------+-----------+------+----------+
        |            |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+------+------+----------+-----------+-----------+------+----------+
        |- fillzero  |    60|    90|   2 ~ 3  |          -|          -|    30|    no    |
        |- row       |  2408|  2408|        86|          -|          -|    28|    no    |
        | + col      |    84|    84|         3|          -|          -|    28|    no    |
        +------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     162|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     489|
|Register         |        -|      -|     181|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     181|     651|
+-----------------+---------+-------+--------+--------+
|Available        |      890|    840|  407600|  203800|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |i_6_fu_686_p2          |     +    |      0|  0|  15|           5|           1|
    |i_7_fu_778_p2          |     +    |      0|  0|  15|           5|           1|
    |j_6_fu_842_p2          |     +    |      0|  0|  15|           5|           1|
    |tmp_53_fu_701_p2       |     +    |      0|  0|  15|           5|           6|
    |tmp_57_fu_852_p2       |     +    |      0|  0|  15|           6|           6|
    |tmp_58_fu_861_p2       |     +    |      0|  0|  18|          11|          11|
    |tmp_56_fu_812_p2       |     -    |      0|  0|  18|          11|          11|
    |tmp_35_fu_772_p2       |   icmp   |      0|  0|  11|           5|           4|
    |tmp_38_fu_836_p2       |   icmp   |      0|  0|  11|           5|           4|
    |tmp_fu_680_p2          |   icmp   |      0|  0|  11|           5|           3|
    |ap_block_state1        |    or    |      0|  0|   2|           1|           1|
    |tmp_61_cast_fu_726_p3  |  select  |      0|  0|   5|           1|           5|
    |tmp_62_cast_fu_749_p3  |  select  |      0|  0|   6|           1|           6|
    |tmp_66_cast_fu_828_p3  |  select  |      0|  0|   5|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 162|          67|          61|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  37|          9|    1|          9|
    |ap_done                  |   9|          2|    1|          2|
    |i_1_reg_658              |   9|          2|    5|         10|
    |i_reg_647                |   9|          2|    5|         10|
    |j_reg_669                |   9|          2|    5|         10|
    |out_image_0_V_address0   |  13|          3|    6|         18|
    |out_image_0_V_address1   |  13|          3|    6|         18|
    |out_image_0_V_d1         |  13|          3|   18|         54|
    |out_image_10_V_address0  |  13|          3|    6|         18|
    |out_image_10_V_d0        |  13|          3|   18|         54|
    |out_image_11_V_address0  |  13|          3|    6|         18|
    |out_image_11_V_d0        |  13|          3|   18|         54|
    |out_image_12_V_address0  |  13|          3|    6|         18|
    |out_image_12_V_d0        |  13|          3|   18|         54|
    |out_image_13_V_address0  |  13|          3|    6|         18|
    |out_image_13_V_d0        |  13|          3|   18|         54|
    |out_image_14_V_address0  |  13|          3|    6|         18|
    |out_image_14_V_address1  |  13|          3|    6|         18|
    |out_image_14_V_d1        |  13|          3|   18|         54|
    |out_image_1_V_address0   |  13|          3|    6|         18|
    |out_image_1_V_d0         |  13|          3|   18|         54|
    |out_image_2_V_address0   |  13|          3|    6|         18|
    |out_image_2_V_d0         |  13|          3|   18|         54|
    |out_image_3_V_address0   |  13|          3|    6|         18|
    |out_image_3_V_d0         |  13|          3|   18|         54|
    |out_image_4_V_address0   |  13|          3|    6|         18|
    |out_image_4_V_d0         |  13|          3|   18|         54|
    |out_image_5_V_address0   |  13|          3|    6|         18|
    |out_image_5_V_d0         |  13|          3|   18|         54|
    |out_image_6_V_address0   |  13|          3|    6|         18|
    |out_image_6_V_d0         |  13|          3|   18|         54|
    |out_image_7_V_address0   |  13|          3|    6|         18|
    |out_image_7_V_d0         |  13|          3|   18|         54|
    |out_image_8_V_address0   |  13|          3|    6|         18|
    |out_image_8_V_d0         |  13|          3|   18|         54|
    |out_image_9_V_address0   |  13|          3|    6|         18|
    |out_image_9_V_d0         |  13|          3|   18|         54|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 489|        113|  389|       1157|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   8|   0|    8|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |arrayNo4_reg_897                |   4|   0|    4|          0|
    |arrayNo_reg_924                 |   4|   0|    4|          0|
    |i_1_reg_658                     |   5|   0|    5|          0|
    |i_6_reg_892                     |   5|   0|    5|          0|
    |i_7_reg_914                     |   5|   0|    5|          0|
    |i_reg_647                       |   5|   0|    5|          0|
    |in_image_V_load_reg_1026        |  18|   0|   18|          0|
    |j_6_reg_936                     |   5|   0|    5|          0|
    |j_reg_669                       |   5|   0|    5|          0|
    |out_image_0_V_addr_4_reg_901    |   4|   0|    6|          2|
    |out_image_0_V_addr_6_reg_951    |   6|   0|    6|          0|
    |out_image_10_V_addr_2_reg_1001  |   6|   0|    6|          0|
    |out_image_11_V_addr_2_reg_1006  |   6|   0|    6|          0|
    |out_image_12_V_addr_2_reg_1011  |   6|   0|    6|          0|
    |out_image_13_V_addr_2_reg_1016  |   6|   0|    6|          0|
    |out_image_14_V_addr_2_reg_906   |   3|   0|    6|          3|
    |out_image_14_V_addr_3_reg_1021  |   6|   0|    6|          0|
    |out_image_1_V_addr_4_reg_956    |   6|   0|    6|          0|
    |out_image_2_V_addr_4_reg_961    |   6|   0|    6|          0|
    |out_image_3_V_addr_5_reg_966    |   6|   0|    6|          0|
    |out_image_4_V_addr_2_reg_971    |   6|   0|    6|          0|
    |out_image_5_V_addr_2_reg_976    |   6|   0|    6|          0|
    |out_image_6_V_addr_2_reg_981    |   6|   0|    6|          0|
    |out_image_7_V_addr_2_reg_986    |   6|   0|    6|          0|
    |out_image_8_V_addr_2_reg_991    |   6|   0|    6|          0|
    |out_image_9_V_addr_2_reg_996    |   6|   0|    6|          0|
    |tmp_56_reg_919                  |   9|   0|   11|          2|
    |tmp_57_reg_941                  |   6|   0|    6|          0|
    |tmp_66_cast_reg_928             |   4|   0|    6|          2|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 181|   0|  190|          9|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | efficient_pad_n_1cha | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | efficient_pad_n_1cha | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | efficient_pad_n_1cha | return value |
|ap_done                  | out |    1| ap_ctrl_hs | efficient_pad_n_1cha | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | efficient_pad_n_1cha | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | efficient_pad_n_1cha | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | efficient_pad_n_1cha | return value |
|in_image_V_address0      | out |   10|  ap_memory |      in_image_V      |     array    |
|in_image_V_ce0           | out |    1|  ap_memory |      in_image_V      |     array    |
|in_image_V_q0            |  in |   18|  ap_memory |      in_image_V      |     array    |
|out_image_0_V_address0   | out |    6|  ap_memory |     out_image_0_V    |     array    |
|out_image_0_V_ce0        | out |    1|  ap_memory |     out_image_0_V    |     array    |
|out_image_0_V_we0        | out |    1|  ap_memory |     out_image_0_V    |     array    |
|out_image_0_V_d0         | out |   18|  ap_memory |     out_image_0_V    |     array    |
|out_image_0_V_address1   | out |    6|  ap_memory |     out_image_0_V    |     array    |
|out_image_0_V_ce1        | out |    1|  ap_memory |     out_image_0_V    |     array    |
|out_image_0_V_we1        | out |    1|  ap_memory |     out_image_0_V    |     array    |
|out_image_0_V_d1         | out |   18|  ap_memory |     out_image_0_V    |     array    |
|out_image_1_V_address0   | out |    6|  ap_memory |     out_image_1_V    |     array    |
|out_image_1_V_ce0        | out |    1|  ap_memory |     out_image_1_V    |     array    |
|out_image_1_V_we0        | out |    1|  ap_memory |     out_image_1_V    |     array    |
|out_image_1_V_d0         | out |   18|  ap_memory |     out_image_1_V    |     array    |
|out_image_1_V_address1   | out |    6|  ap_memory |     out_image_1_V    |     array    |
|out_image_1_V_ce1        | out |    1|  ap_memory |     out_image_1_V    |     array    |
|out_image_1_V_we1        | out |    1|  ap_memory |     out_image_1_V    |     array    |
|out_image_1_V_d1         | out |   18|  ap_memory |     out_image_1_V    |     array    |
|out_image_2_V_address0   | out |    6|  ap_memory |     out_image_2_V    |     array    |
|out_image_2_V_ce0        | out |    1|  ap_memory |     out_image_2_V    |     array    |
|out_image_2_V_we0        | out |    1|  ap_memory |     out_image_2_V    |     array    |
|out_image_2_V_d0         | out |   18|  ap_memory |     out_image_2_V    |     array    |
|out_image_2_V_address1   | out |    6|  ap_memory |     out_image_2_V    |     array    |
|out_image_2_V_ce1        | out |    1|  ap_memory |     out_image_2_V    |     array    |
|out_image_2_V_we1        | out |    1|  ap_memory |     out_image_2_V    |     array    |
|out_image_2_V_d1         | out |   18|  ap_memory |     out_image_2_V    |     array    |
|out_image_3_V_address0   | out |    6|  ap_memory |     out_image_3_V    |     array    |
|out_image_3_V_ce0        | out |    1|  ap_memory |     out_image_3_V    |     array    |
|out_image_3_V_we0        | out |    1|  ap_memory |     out_image_3_V    |     array    |
|out_image_3_V_d0         | out |   18|  ap_memory |     out_image_3_V    |     array    |
|out_image_3_V_address1   | out |    6|  ap_memory |     out_image_3_V    |     array    |
|out_image_3_V_ce1        | out |    1|  ap_memory |     out_image_3_V    |     array    |
|out_image_3_V_we1        | out |    1|  ap_memory |     out_image_3_V    |     array    |
|out_image_3_V_d1         | out |   18|  ap_memory |     out_image_3_V    |     array    |
|out_image_4_V_address0   | out |    6|  ap_memory |     out_image_4_V    |     array    |
|out_image_4_V_ce0        | out |    1|  ap_memory |     out_image_4_V    |     array    |
|out_image_4_V_we0        | out |    1|  ap_memory |     out_image_4_V    |     array    |
|out_image_4_V_d0         | out |   18|  ap_memory |     out_image_4_V    |     array    |
|out_image_4_V_address1   | out |    6|  ap_memory |     out_image_4_V    |     array    |
|out_image_4_V_ce1        | out |    1|  ap_memory |     out_image_4_V    |     array    |
|out_image_4_V_we1        | out |    1|  ap_memory |     out_image_4_V    |     array    |
|out_image_4_V_d1         | out |   18|  ap_memory |     out_image_4_V    |     array    |
|out_image_5_V_address0   | out |    6|  ap_memory |     out_image_5_V    |     array    |
|out_image_5_V_ce0        | out |    1|  ap_memory |     out_image_5_V    |     array    |
|out_image_5_V_we0        | out |    1|  ap_memory |     out_image_5_V    |     array    |
|out_image_5_V_d0         | out |   18|  ap_memory |     out_image_5_V    |     array    |
|out_image_5_V_address1   | out |    6|  ap_memory |     out_image_5_V    |     array    |
|out_image_5_V_ce1        | out |    1|  ap_memory |     out_image_5_V    |     array    |
|out_image_5_V_we1        | out |    1|  ap_memory |     out_image_5_V    |     array    |
|out_image_5_V_d1         | out |   18|  ap_memory |     out_image_5_V    |     array    |
|out_image_6_V_address0   | out |    6|  ap_memory |     out_image_6_V    |     array    |
|out_image_6_V_ce0        | out |    1|  ap_memory |     out_image_6_V    |     array    |
|out_image_6_V_we0        | out |    1|  ap_memory |     out_image_6_V    |     array    |
|out_image_6_V_d0         | out |   18|  ap_memory |     out_image_6_V    |     array    |
|out_image_6_V_address1   | out |    6|  ap_memory |     out_image_6_V    |     array    |
|out_image_6_V_ce1        | out |    1|  ap_memory |     out_image_6_V    |     array    |
|out_image_6_V_we1        | out |    1|  ap_memory |     out_image_6_V    |     array    |
|out_image_6_V_d1         | out |   18|  ap_memory |     out_image_6_V    |     array    |
|out_image_7_V_address0   | out |    6|  ap_memory |     out_image_7_V    |     array    |
|out_image_7_V_ce0        | out |    1|  ap_memory |     out_image_7_V    |     array    |
|out_image_7_V_we0        | out |    1|  ap_memory |     out_image_7_V    |     array    |
|out_image_7_V_d0         | out |   18|  ap_memory |     out_image_7_V    |     array    |
|out_image_7_V_address1   | out |    6|  ap_memory |     out_image_7_V    |     array    |
|out_image_7_V_ce1        | out |    1|  ap_memory |     out_image_7_V    |     array    |
|out_image_7_V_we1        | out |    1|  ap_memory |     out_image_7_V    |     array    |
|out_image_7_V_d1         | out |   18|  ap_memory |     out_image_7_V    |     array    |
|out_image_8_V_address0   | out |    6|  ap_memory |     out_image_8_V    |     array    |
|out_image_8_V_ce0        | out |    1|  ap_memory |     out_image_8_V    |     array    |
|out_image_8_V_we0        | out |    1|  ap_memory |     out_image_8_V    |     array    |
|out_image_8_V_d0         | out |   18|  ap_memory |     out_image_8_V    |     array    |
|out_image_8_V_address1   | out |    6|  ap_memory |     out_image_8_V    |     array    |
|out_image_8_V_ce1        | out |    1|  ap_memory |     out_image_8_V    |     array    |
|out_image_8_V_we1        | out |    1|  ap_memory |     out_image_8_V    |     array    |
|out_image_8_V_d1         | out |   18|  ap_memory |     out_image_8_V    |     array    |
|out_image_9_V_address0   | out |    6|  ap_memory |     out_image_9_V    |     array    |
|out_image_9_V_ce0        | out |    1|  ap_memory |     out_image_9_V    |     array    |
|out_image_9_V_we0        | out |    1|  ap_memory |     out_image_9_V    |     array    |
|out_image_9_V_d0         | out |   18|  ap_memory |     out_image_9_V    |     array    |
|out_image_9_V_address1   | out |    6|  ap_memory |     out_image_9_V    |     array    |
|out_image_9_V_ce1        | out |    1|  ap_memory |     out_image_9_V    |     array    |
|out_image_9_V_we1        | out |    1|  ap_memory |     out_image_9_V    |     array    |
|out_image_9_V_d1         | out |   18|  ap_memory |     out_image_9_V    |     array    |
|out_image_10_V_address0  | out |    6|  ap_memory |    out_image_10_V    |     array    |
|out_image_10_V_ce0       | out |    1|  ap_memory |    out_image_10_V    |     array    |
|out_image_10_V_we0       | out |    1|  ap_memory |    out_image_10_V    |     array    |
|out_image_10_V_d0        | out |   18|  ap_memory |    out_image_10_V    |     array    |
|out_image_10_V_address1  | out |    6|  ap_memory |    out_image_10_V    |     array    |
|out_image_10_V_ce1       | out |    1|  ap_memory |    out_image_10_V    |     array    |
|out_image_10_V_we1       | out |    1|  ap_memory |    out_image_10_V    |     array    |
|out_image_10_V_d1        | out |   18|  ap_memory |    out_image_10_V    |     array    |
|out_image_11_V_address0  | out |    6|  ap_memory |    out_image_11_V    |     array    |
|out_image_11_V_ce0       | out |    1|  ap_memory |    out_image_11_V    |     array    |
|out_image_11_V_we0       | out |    1|  ap_memory |    out_image_11_V    |     array    |
|out_image_11_V_d0        | out |   18|  ap_memory |    out_image_11_V    |     array    |
|out_image_11_V_address1  | out |    6|  ap_memory |    out_image_11_V    |     array    |
|out_image_11_V_ce1       | out |    1|  ap_memory |    out_image_11_V    |     array    |
|out_image_11_V_we1       | out |    1|  ap_memory |    out_image_11_V    |     array    |
|out_image_11_V_d1        | out |   18|  ap_memory |    out_image_11_V    |     array    |
|out_image_12_V_address0  | out |    6|  ap_memory |    out_image_12_V    |     array    |
|out_image_12_V_ce0       | out |    1|  ap_memory |    out_image_12_V    |     array    |
|out_image_12_V_we0       | out |    1|  ap_memory |    out_image_12_V    |     array    |
|out_image_12_V_d0        | out |   18|  ap_memory |    out_image_12_V    |     array    |
|out_image_12_V_address1  | out |    6|  ap_memory |    out_image_12_V    |     array    |
|out_image_12_V_ce1       | out |    1|  ap_memory |    out_image_12_V    |     array    |
|out_image_12_V_we1       | out |    1|  ap_memory |    out_image_12_V    |     array    |
|out_image_12_V_d1        | out |   18|  ap_memory |    out_image_12_V    |     array    |
|out_image_13_V_address0  | out |    6|  ap_memory |    out_image_13_V    |     array    |
|out_image_13_V_ce0       | out |    1|  ap_memory |    out_image_13_V    |     array    |
|out_image_13_V_we0       | out |    1|  ap_memory |    out_image_13_V    |     array    |
|out_image_13_V_d0        | out |   18|  ap_memory |    out_image_13_V    |     array    |
|out_image_13_V_address1  | out |    6|  ap_memory |    out_image_13_V    |     array    |
|out_image_13_V_ce1       | out |    1|  ap_memory |    out_image_13_V    |     array    |
|out_image_13_V_we1       | out |    1|  ap_memory |    out_image_13_V    |     array    |
|out_image_13_V_d1        | out |   18|  ap_memory |    out_image_13_V    |     array    |
|out_image_14_V_address0  | out |    6|  ap_memory |    out_image_14_V    |     array    |
|out_image_14_V_ce0       | out |    1|  ap_memory |    out_image_14_V    |     array    |
|out_image_14_V_we0       | out |    1|  ap_memory |    out_image_14_V    |     array    |
|out_image_14_V_d0        | out |   18|  ap_memory |    out_image_14_V    |     array    |
|out_image_14_V_address1  | out |    6|  ap_memory |    out_image_14_V    |     array    |
|out_image_14_V_ce1       | out |    1|  ap_memory |    out_image_14_V    |     array    |
|out_image_14_V_we1       | out |    1|  ap_memory |    out_image_14_V    |     array    |
|out_image_14_V_d1        | out |   18|  ap_memory |    out_image_14_V    |     array    |
+-------------------------+-----+-----+------------+----------------------+--------------+

