INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/beck/projects/neander-vhdl/neander-vivado/neander-vivado.sim/sim_1/synth/func/xsim/testbench1_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module neander
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_5_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/beck/projects/neander-vhdl/neander-vivado/neander-vivado.srcs/sources_1/imports/placa1/testbench1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench1'
