# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_1.srcs/sources_1/imports/source/FIFO.v" \
"../../../../project_1.srcs/sources_1/imports/source/PDM_Generator.v" \
"../../../../project_1.srcs/sources_1/imports/source/SPI_Controller.v" \
"../../../../project_1.srcs/sources_1/imports/source/SPI_Master.v" \
"../../../../project_1.srcs/sources_1/imports/source/SPI_Master_With_Single_CS.v" \
"../../../../project_1.srcs/sources_1/new/fractional_clk_div.v" \
"../../../../project_1.srcs/sources_1/imports/source/fsk_gen.v" \
"../../../../project_1.srcs/sources_1/new/resetn.v" \
"../../../../project_1.srcs/sources_1/imports/source/system_top.v" \
"../../../../project_1.srcs/sim_1/new/tb_system_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
