Analysis & Synthesis report for singleCycleProc
Wed Mar 19 13:01:44 2025
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Wed Mar 19 13:01:44 2025          ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; singleCycleProc                            ;
; Top-level Entity Name              ; singleCycleProc                            ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; N/A until Partition Merge                  ;
;     Total combinational functions  ; N/A until Partition Merge                  ;
;     Dedicated logic registers      ; N/A until Partition Merge                  ;
; Total registers                    ; N/A until Partition Merge                  ;
; Total pins                         ; N/A until Partition Merge                  ;
; Total virtual pins                 ; N/A until Partition Merge                  ;
; Total memory bits                  ; N/A until Partition Merge                  ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                  ;
; Total PLLs                         ; N/A until Partition Merge                  ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; singleCycleProc    ; singleCycleProc    ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Wed Mar 19 13:01:42 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off singleCycleProc -c singleCycleProc
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file subtractor8bit.vhd
    Info (12022): Found design unit 1: subtractor8bit-rtl
    Info (12023): Found entity 1: subtractor8bit
Info (12021): Found 2 design units, including 1 entities, in source file registerfile_8x8.vhd
    Info (12022): Found design unit 1: RegisterFile_8x8-struct
    Info (12023): Found entity 1: RegisterFile_8x8
Info (12021): Found 2 design units, including 1 entities, in source file register8bit.vhd
    Info (12022): Found design unit 1: register8bit-struct
    Info (12023): Found entity 1: register8bit
Info (12021): Found 2 design units, including 1 entities, in source file onebitcomparator.vhd
    Info (12022): Found design unit 1: oneBitComparator-rtl
    Info (12023): Found entity 1: oneBitComparator
Info (12021): Found 2 design units, including 1 entities, in source file instrmem.vhd
    Info (12022): Found design unit 1: instrmem-SYN
    Info (12023): Found entity 1: instrMem
Info (12021): Found 2 design units, including 1 entities, in source file enardff_2.vhd
    Info (12022): Found design unit 1: enARdFF_2-rtl
    Info (12023): Found entity 1: enARdFF_2
Info (12021): Found 2 design units, including 1 entities, in source file datamem.vhd
    Info (12022): Found design unit 1: datamem-SYN
    Info (12023): Found entity 1: dataMem
Info (12021): Found 2 design units, including 1 entities, in source file 8bitadder.vhd
    Info (12022): Found design unit 1: adder8bit-rtl
    Info (12023): Found entity 1: adder8bit
Info (12021): Found 1 design units, including 1 entities, in source file lsh2bitreg_32.vhd
    Info (12023): Found entity 1: lsh2bitReg_32
Info (12021): Found 2 design units, including 1 entities, in source file adder32bit.vhd
    Info (12022): Found design unit 1: adder32bit-rtl
    Info (12023): Found entity 1: adder32bit
Info (12021): Found 2 design units, including 1 entities, in source file onebitadder.vhd
    Info (12022): Found design unit 1: oneBitAdder-rtl
    Info (12023): Found entity 1: oneBitAdder
Info (12021): Found 2 design units, including 1 entities, in source file singlecycleproc.vhd
    Info (12022): Found design unit 1: singleCycleProc-rtl
    Info (12023): Found entity 1: singleCycleProc
Info (12021): Found 2 design units, including 1 entities, in source file signextend16to32.vhd
    Info (12022): Found design unit 1: signExtend16to32-rtl
    Info (12023): Found entity 1: signExtend16to32
Info (12021): Found 2 design units, including 1 entities, in source file mux2to1.vhd
    Info (12022): Found design unit 1: mux2to1-rtl
    Info (12023): Found entity 1: mux2to1
Info (12021): Found 2 design units, including 1 entities, in source file mux8_2to1.vhd
    Info (12022): Found design unit 1: mux8_2to1-rtl
    Info (12023): Found entity 1: mux8_2to1
Info (12021): Found 2 design units, including 1 entities, in source file mux32_2to1.vhd
    Info (12022): Found design unit 1: mux32_2to1-rtl
    Info (12023): Found entity 1: mux32_2to1
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-rtl
    Info (12023): Found entity 1: ALU
Info (12021): Found 2 design units, including 1 entities, in source file eightbitcomparator.vhd
    Info (12022): Found design unit 1: eightBitComparator-rtl
    Info (12023): Found entity 1: eightBitComparator
Info (12021): Found 2 design units, including 1 entities, in source file mux8to1.vhd
    Info (12022): Found design unit 1: mux8to1-struct
    Info (12023): Found entity 1: mux8to1
Info (12021): Found 2 design units, including 1 entities, in source file mux8_8to1.vhd
    Info (12022): Found design unit 1: mux8_8to1-struct
    Info (12023): Found entity 1: mux8_8to1
Info (12021): Found 2 design units, including 1 entities, in source file controlunit.vhd
    Info (12022): Found design unit 1: controlUnit-rtl
    Info (12023): Found entity 1: controlUnit
Info (12021): Found 2 design units, including 1 entities, in source file alucontrolunit.vhd
    Info (12022): Found design unit 1: ALUControlUnit-rtl
    Info (12023): Found entity 1: ALUControlUnit
Info (12021): Found 2 design units, including 1 entities, in source file romfile.vhd
    Info (12022): Found design unit 1: romfile-SYN
    Info (12023): Found entity 1: ROMFile
Info (12021): Found 2 design units, including 1 entities, in source file ramfile.vhd
    Info (12022): Found design unit 1: ramfile-SYN
    Info (12023): Found entity 1: RAMFile
Info (12021): Found 2 design units, including 1 entities, in source file decoder_3x8.vhd
    Info (12022): Found design unit 1: Decoder_3x8-struct
    Info (12023): Found entity 1: Decoder_3x8
Error (10500): VHDL syntax error at hazardDetection.vhd(5) near text "(";  expecting "end", or "begin", or a declaration statement File: C:/Users/sherm/OneDrive/Documents/GitHub/CEG3156-W25/Labs/Lab 2/hazardDetection.vhd Line: 5
Error (10523): Ignored construct hazardDetection at hazardDetection.vhd(5) due to previous errors File: C:/Users/sherm/OneDrive/Documents/GitHub/CEG3156-W25/Labs/Lab 2/hazardDetection.vhd Line: 5
Info (12021): Found 0 design units, including 0 entities, in source file hazarddetection.vhd
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning
    Error: Peak virtual memory: 4652 megabytes
    Error: Processing ended: Wed Mar 19 13:01:44 2025
    Error: Elapsed time: 00:00:02
    Error: Total CPU time (on all processors): 00:00:01


