

================================================================
== Vivado HLS Report for 'A_IO_L3_in6'
================================================================
* Date:           Wed Apr 14 11:53:00 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel0
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      155|      155| 0.517 us | 0.517 us |  155|  155|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      153|      153|        11|          1|          1|   144|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 13 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 2 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %A, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [7 x i8]* @p_str5, [6 x i8]* @p_str6, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %A, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [7 x i8]* @p_str5, [6 x i8]* @p_str6, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_A_local_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_A_local_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %L_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%U_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %U)"   --->   Operation 19 'read' 'U_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%L_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %L)"   --->   Operation 20 'read' 'L_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%A_offset_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %A_offset)"   --->   Operation 21 'read' 'A_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i64P(i64* %L_out, i64 %L_read)"   --->   Operation 22 'write' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %U_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i64P(i64* %U_out, i64 %U_read)"   --->   Operation 24 'write' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %A, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [7 x i8]* @p_str5, [6 x i8]* @p_str6, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_A_local_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %A_offset_read, i32 2, i32 63)"   --->   Operation 27 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln3_cast_i_i = zext i62 %tmp to i63"   --->   Operation 28 'zext' 'zext_ln3_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_A_local_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %A, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [7 x i8]* @p_str5, [6 x i8]* @p_str6, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.60ns)   --->   "br label %.preheader.i.i" [src/kernel_kernel.cpp:11]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.34>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten_i_i = phi i8 [ 0, %entry ], [ %add_ln899, %hls_label_0 ]" [src/kernel_kernel.cpp:11]   --->   Operation 32 'phi' 'indvar_flatten_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%p_02_0_i_i = phi i4 [ 0, %entry ], [ %select_ln215_1, %hls_label_0 ]" [src/kernel_kernel.cpp:19]   --->   Operation 33 'phi' 'p_02_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_079_0_i_i = phi i4 [ 0, %entry ], [ %c2_V, %hls_label_0 ]"   --->   Operation 34 'phi' 'p_079_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.58ns)   --->   "%icmp_ln899 = icmp eq i8 %indvar_flatten_i_i, -112" [src/kernel_kernel.cpp:11]   --->   Operation 35 'icmp' 'icmp_ln899' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.48ns)   --->   "%add_ln899 = add i8 %indvar_flatten_i_i, 1" [src/kernel_kernel.cpp:11]   --->   Operation 36 'add' 'add_ln899' <Predicate = true> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %icmp_ln899, label %.exit, label %hls_label_0" [src/kernel_kernel.cpp:11]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.65ns)   --->   "%icmp_ln899_1 = icmp eq i4 %p_079_0_i_i, -4" [src/kernel_kernel.cpp:14]   --->   Operation 38 'icmp' 'icmp_ln899_1' <Predicate = (!icmp_ln899)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.35ns)   --->   "%select_ln215 = select i1 %icmp_ln899_1, i4 0, i4 %p_079_0_i_i" [src/kernel_kernel.cpp:19]   --->   Operation 39 'select' 'select_ln215' <Predicate = (!icmp_ln899)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.33ns)   --->   "%add_ln700 = add i4 %p_02_0_i_i, 1" [src/kernel_kernel.cpp:11]   --->   Operation 40 'add' 'add_ln700' <Predicate = (!icmp_ln899)> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.35ns)   --->   "%select_ln215_1 = select i1 %icmp_ln899_1, i4 %add_ln700, i4 %p_02_0_i_i" [src/kernel_kernel.cpp:19]   --->   Operation 41 'select' 'select_ln215_1' <Predicate = (!icmp_ln899)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.33ns)   --->   "%c2_V = add i4 %select_ln215, 1" [src/kernel_kernel.cpp:14]   --->   Operation 42 'add' 'c2_V' <Predicate = (!icmp_ln899)> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.97>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i4 %select_ln215_1 to i38" [src/kernel_kernel.cpp:19]   --->   Operation 43 'zext' 'zext_ln215' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln_i_i = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %select_ln215, i4 0)" [src/kernel_kernel.cpp:19]   --->   Operation 44 'bitconcatenate' 'shl_ln_i_i' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln1352 = zext i8 %shl_ln_i_i to i9" [src/kernel_kernel.cpp:19]   --->   Operation 45 'zext' 'zext_ln1352' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln1352_2_i_i = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %select_ln215, i2 0)" [src/kernel_kernel.cpp:19]   --->   Operation 46 'bitconcatenate' 'shl_ln1352_2_i_i' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln1352_2 = zext i6 %shl_ln1352_2_i_i to i9" [src/kernel_kernel.cpp:19]   --->   Operation 47 'zext' 'zext_ln1352_2' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.48ns)   --->   "%ret_V = sub i9 %zext_ln1352, %zext_ln1352_2" [src/kernel_kernel.cpp:19]   --->   Operation 48 'sub' 'ret_V' <Predicate = (!icmp_ln899)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln1352 = sext i9 %ret_V to i37" [src/kernel_kernel.cpp:19]   --->   Operation 49 'sext' 'sext_ln1352' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%rhs_V = zext i37 %sext_ln1352 to i38" [src/kernel_kernel.cpp:19]   --->   Operation 50 'zext' 'rhs_V' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.66ns)   --->   "%ret_V_2 = add nsw i38 %rhs_V, %zext_ln215" [src/kernel_kernel.cpp:19]   --->   Operation 51 'add' 'ret_V_2' <Predicate = (!icmp_ln899)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i38 %ret_V_2 to i63" [src/kernel_kernel.cpp:19]   --->   Operation 52 'zext' 'zext_ln19' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.82ns)   --->   "%add_ln19 = add i63 %zext_ln19, %zext_ln3_cast_i_i" [src/kernel_kernel.cpp:19]   --->   Operation 53 'add' 'add_ln19' <Predicate = (!icmp_ln899)> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i63 %add_ln19 to i64" [src/kernel_kernel.cpp:19]   --->   Operation 54 'zext' 'zext_ln19_1' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%A_addr = getelementptr float* %A, i64 %zext_ln19_1" [src/kernel_kernel.cpp:19]   --->   Operation 55 'getelementptr' 'A_addr' <Predicate = (!icmp_ln899)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 56 [7/7] (2.43ns)   --->   "%fifo_data_i_i_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %A_addr, i32 1)" [src/kernel_kernel.cpp:19]   --->   Operation 56 'readreq' 'fifo_data_i_i_req' <Predicate = (!icmp_ln899)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 57 [6/7] (2.43ns)   --->   "%fifo_data_i_i_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %A_addr, i32 1)" [src/kernel_kernel.cpp:19]   --->   Operation 57 'readreq' 'fifo_data_i_i_req' <Predicate = (!icmp_ln899)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 58 [5/7] (2.43ns)   --->   "%fifo_data_i_i_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %A_addr, i32 1)" [src/kernel_kernel.cpp:19]   --->   Operation 58 'readreq' 'fifo_data_i_i_req' <Predicate = (!icmp_ln899)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 59 [4/7] (2.43ns)   --->   "%fifo_data_i_i_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %A_addr, i32 1)" [src/kernel_kernel.cpp:19]   --->   Operation 59 'readreq' 'fifo_data_i_i_req' <Predicate = (!icmp_ln899)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 60 [3/7] (2.43ns)   --->   "%fifo_data_i_i_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %A_addr, i32 1)" [src/kernel_kernel.cpp:19]   --->   Operation 60 'readreq' 'fifo_data_i_i_req' <Predicate = (!icmp_ln899)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 61 [2/7] (2.43ns)   --->   "%fifo_data_i_i_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %A_addr, i32 1)" [src/kernel_kernel.cpp:19]   --->   Operation 61 'readreq' 'fifo_data_i_i_req' <Predicate = (!icmp_ln899)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.43>
ST_10 : Operation 62 [1/7] (2.43ns)   --->   "%fifo_data_i_i_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %A_addr, i32 1)" [src/kernel_kernel.cpp:19]   --->   Operation 62 'readreq' 'fifo_data_i_i_req' <Predicate = (!icmp_ln899)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.43>
ST_11 : Operation 63 [1/1] (2.43ns)   --->   "%fifo_data = call float @_ssdm_op_Read.m_axi.floatP(float* %A_addr)" [src/kernel_kernel.cpp:19]   --->   Operation 63 'read' 'fifo_data' <Predicate = (!icmp_ln899)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 1.21>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 144, i64 144, i64 144)"   --->   Operation 64 'speclooptripcount' 'empty' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)" [src/kernel_kernel.cpp:14]   --->   Operation 65 'specregionbegin' 'tmp_i_i' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:15]   --->   Operation 66 'specpipeline' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %fifo_A_local_out_V, float %fifo_data)" [src/kernel_kernel.cpp:20]   --->   Operation 67 'write' <Predicate = (!icmp_ln899)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%empty_633 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_i_i)" [src/kernel_kernel.cpp:22]   --->   Operation 68 'specregionend' 'empty_633' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "br label %.preheader.i.i" [src/kernel_kernel.cpp:14]   --->   Operation 69 'br' <Predicate = (!icmp_ln899)> <Delay = 0.00>

State 13 <SV = 2> <Delay = 0.00>
ST_13 : Operation 70 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 70 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.22ns
The critical path consists of the following:
	wire read on port 'U' [13]  (0 ns)
	fifo write on port 'U_out' [18]  (1.22 ns)

 <State 2>: 1.34ns
The critical path consists of the following:
	'phi' operation ('c2.V') with incoming values : ('c2.V', src/kernel_kernel.cpp:14) [29]  (0 ns)
	'icmp' operation ('icmp_ln899_1', src/kernel_kernel.cpp:14) [35]  (0.656 ns)
	'select' operation ('select_ln215', src/kernel_kernel.cpp:19) [36]  (0.351 ns)
	'add' operation ('c2.V', src/kernel_kernel.cpp:14) [58]  (0.336 ns)

 <State 3>: 1.97ns
The critical path consists of the following:
	'sub' operation ('ret.V', src/kernel_kernel.cpp:19) [46]  (0.481 ns)
	'add' operation ('ret.V', src/kernel_kernel.cpp:19) [49]  (0.665 ns)
	'add' operation ('add_ln19', src/kernel_kernel.cpp:19) [51]  (0.825 ns)

 <State 4>: 2.43ns
The critical path consists of the following:
	bus request on port 'A' (src/kernel_kernel.cpp:19) [54]  (2.43 ns)

 <State 5>: 2.43ns
The critical path consists of the following:
	bus request on port 'A' (src/kernel_kernel.cpp:19) [54]  (2.43 ns)

 <State 6>: 2.43ns
The critical path consists of the following:
	bus request on port 'A' (src/kernel_kernel.cpp:19) [54]  (2.43 ns)

 <State 7>: 2.43ns
The critical path consists of the following:
	bus request on port 'A' (src/kernel_kernel.cpp:19) [54]  (2.43 ns)

 <State 8>: 2.43ns
The critical path consists of the following:
	bus request on port 'A' (src/kernel_kernel.cpp:19) [54]  (2.43 ns)

 <State 9>: 2.43ns
The critical path consists of the following:
	bus request on port 'A' (src/kernel_kernel.cpp:19) [54]  (2.43 ns)

 <State 10>: 2.43ns
The critical path consists of the following:
	bus request on port 'A' (src/kernel_kernel.cpp:19) [54]  (2.43 ns)

 <State 11>: 2.43ns
The critical path consists of the following:
	bus read on port 'A' (src/kernel_kernel.cpp:19) [55]  (2.43 ns)

 <State 12>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_A_local_out_V' (src/kernel_kernel.cpp:20) [56]  (1.22 ns)

 <State 13>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
