#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Nov 25 13:56:38 2021
# Process ID: 19832
# Current directory: D:/LogicDesignExperiment/share_repo/Lab5-Advanced/FPGA_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21552 D:\LogicDesignExperiment\share_repo\Lab5-Advanced\FPGA_1\FPGA_1.xpr
# Log file: D:/LogicDesignExperiment/share_repo/Lab5-Advanced/FPGA_1/vivado.log
# Journal file: D:/LogicDesignExperiment/share_repo/Lab5-Advanced/FPGA_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/LogicDesignExperiment/share_repo/Lab5-Advanced/FPGA_1/FPGA_1.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
open_run impl_1
set_property package_pin "" [get_ports [list  clk]]
place_ports clk W5
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list pmod_1]]
set_property IOSTANDARD LVCMOS33 [get_ports [list pmod_2]]
set_property IOSTANDARD LVCMOS33 [get_ports [list pmod_4]]
set_property IOSTANDARD LVCMOS33 [get_ports [list PS2_CLK]]
set_property IOSTANDARD LVCMOS33 [get_ports [list PS2_DATA]]
place_ports pmod_1 A14
place_ports pmod_2 A16
place_ports pmod_4 B16
place_ports PS2_CLK C17
place_ports PS2_DATA B17
file mkdir D:/LogicDesignExperiment/share_repo/Lab5-Advanced/FPGA_1/FPGA_1.srcs/constrs_1/new
close [ open D:/LogicDesignExperiment/share_repo/Lab5-Advanced/FPGA_1/FPGA_1.srcs/constrs_1/new/lab5_1_fpga.xdc w ]
add_files -fileset constrs_1 D:/LogicDesignExperiment/share_repo/Lab5-Advanced/FPGA_1/FPGA_1.srcs/constrs_1/new/lab5_1_fpga.xdc
set_property target_constrs_file D:/LogicDesignExperiment/share_repo/Lab5-Advanced/FPGA_1/FPGA_1.srcs/constrs_1/new/lab5_1_fpga.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/LogicDesignExperiment/share_repo/Lab5-Advanced/FPGA_1/FPGA_1.runs/impl_1/Lab5_Team3_Music_fpga.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/LogicDesignExperiment/share_repo/Lab5-Advanced/FPGA_1/FPGA_1.runs/impl_1/Lab5_Team3_Music_fpga.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/LogicDesignExperiment/share_repo/Lab5-Advanced/FPGA_1/FPGA_1.runs/impl_1/Lab5_Team3_Music_fpga.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
close_design
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/LogicDesignExperiment/share_repo/Lab5-Advanced/FPGA_1/FPGA_1.runs/impl_1/Lab5_Team3_Music_fpga.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/LogicDesignExperiment/share_repo/Lab5-Advanced/FPGA_1/FPGA_1.runs/impl_1/Lab5_Team3_Music_fpga.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/LogicDesignExperiment/share_repo/Lab5-Advanced/FPGA_1/FPGA_1.runs/impl_1/Lab5_Team3_Music_fpga.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/LogicDesignExperiment/share_repo/Lab5-Advanced/FPGA_1/FPGA_1.runs/impl_1/Lab5_Team3_Music_fpga.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/LogicDesignExperiment/share_repo/Lab5-Advanced/FPGA_1/FPGA_1.runs/impl_1/Lab5_Team3_Music_fpga.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
