[
{ "directory": "E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter", "file": "E:/robot/project/xup_high_level_synthesis_design_flow/source/lab2/image_aux.c", "output": "E:\\robot\\project\\xilinx_fpga_class\\hls\\lab2_generate_tcl\\prj\\yuv_filter\\yuv_filter\\hls\\csim\\code_analyzer\\.internal\\build\\image_aux.c.0.o", "arguments": ["e:/xilinx/vitis/2024.2/vcxx/libexec/clang.exe", "-xc", "E:/robot/project/xup_high_level_synthesis_design_flow/source/lab2/image_aux.c", "-c", "-fhls-tb", "-hls-sim-headers-dir=e:\\xilinx\\vitis\\2024.2\\vcxx\\data\\include", "-vitis-hls=E:\\xilinx\\Vitis\\2024.2", "--sysroot=E:\\xilinx\\Vitis\\2024.2\\tps\\mingw\\10.0.0\\win64.o\\nt", "-fslxskipfunctionbody", "-fhlstoplevel=yuv_filter", "-o", "E:\\robot\\project\\xilinx_fpga_class\\hls\\lab2_generate_tcl\\prj\\yuv_filter\\yuv_filter\\hls\\csim\\code_analyzer\\.internal\\build\\image_aux.c.0.o", "--target=x86_64-w64-windows-gnu"]},
{ "directory": "E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter", "file": "E:/robot/project/xup_high_level_synthesis_design_flow/source/lab2/yuv_filter_test.c", "output": "E:\\robot\\project\\xilinx_fpga_class\\hls\\lab2_generate_tcl\\prj\\yuv_filter\\yuv_filter\\hls\\csim\\code_analyzer\\.internal\\build\\yuv_filter_test.c.0.o", "arguments": ["e:/xilinx/vitis/2024.2/vcxx/libexec/clang.exe", "-xc", "E:/robot/project/xup_high_level_synthesis_design_flow/source/lab2/yuv_filter_test.c", "-c", "-fhls-tb", "-hls-sim-headers-dir=e:\\xilinx\\vitis\\2024.2\\vcxx\\data\\include", "-vitis-hls=E:\\xilinx\\Vitis\\2024.2", "--sysroot=E:\\xilinx\\Vitis\\2024.2\\tps\\mingw\\10.0.0\\win64.o\\nt", "-fslxskipfunctionbody", "-fhlstoplevel=yuv_filter", "-o", "E:\\robot\\project\\xilinx_fpga_class\\hls\\lab2_generate_tcl\\prj\\yuv_filter\\yuv_filter\\hls\\csim\\code_analyzer\\.internal\\build\\yuv_filter_test.c.0.o", "--target=x86_64-w64-windows-gnu"]},
{ "directory": "E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter", "file": "E:/robot/project/xup_high_level_synthesis_design_flow/source/lab2/yuv_filter.c", "output": "E:\\robot\\project\\xilinx_fpga_class\\hls\\lab2_generate_tcl\\prj\\yuv_filter\\yuv_filter\\hls\\csim\\code_analyzer\\.internal\\build\\yuv_filter.c.0.o", "arguments": ["e:/xilinx/vitis/2024.2/vcxx/libexec/clang.exe", "-xc", "E:/robot/project/xup_high_level_synthesis_design_flow/source/lab2/yuv_filter.c", "-c", "-fhls-tb", "-hls-sim-headers-dir=e:\\xilinx\\vitis\\2024.2\\vcxx\\data\\include", "-vitis-hls=E:\\xilinx\\Vitis\\2024.2", "--sysroot=E:\\xilinx\\Vitis\\2024.2\\tps\\mingw\\10.0.0\\win64.o\\nt", "-fslxskipfunctionbody", "-fhlstoplevel=yuv_filter", "-o", "E:\\robot\\project\\xilinx_fpga_class\\hls\\lab2_generate_tcl\\prj\\yuv_filter\\yuv_filter\\hls\\csim\\code_analyzer\\.internal\\build\\yuv_filter.c.0.o", "--target=x86_64-w64-windows-gnu"]},
{ "directory": "E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter", "file": "E:/robot/project/xup_high_level_synthesis_design_flow/source/lab2/yuv_filter.c", "output": "E:\\robot\\project\\xilinx_fpga_class\\hls\\lab2_generate_tcl\\prj\\yuv_filter\\yuv_filter\\hls\\csim\\code_analyzer\\.internal\\build\\yuv_filter.c.0.bc", "arguments": ["e:/xilinx/vitis/2024.2/vcxx/libexec/clang.exe", "-xc", "E:/robot/project/xup_high_level_synthesis_design_flow/source/lab2/yuv_filter.c", "-c", "-emit-llvm", "-fhls", "-hls-syn-headers-dir=e:\\xilinx\\vitis\\2024.2\\vcxx\\data\\autopilot", "-vitis-hls=E:\\xilinx\\Vitis\\2024.2", "--sysroot=E:\\xilinx\\Vitis\\2024.2\\tps\\mingw\\10.0.0\\win64.o\\nt", "-hls-clock-period=10.0", "-fhlstoplevel=yuv_filter", "-o", "E:\\robot\\project\\xilinx_fpga_class\\hls\\lab2_generate_tcl\\prj\\yuv_filter\\yuv_filter\\hls\\csim\\code_analyzer\\.internal\\build\\yuv_filter.c.0.bc", "--target=x86_64-w64-windows-gnu"]}
]
