17:57:28 INFO  : Launching XSCT server: xsct.bat -n  -interactive H:\SOC_Project\SOC_AES_PROJECT\SOC_project_core2\SOC_AES_ECB_2\temp_xsdb_launch_script.tcl
17:57:29 INFO  : XSCT server has started successfully.
17:57:29 INFO  : Successfully done setting XSCT server connection channel  
17:57:29 INFO  : plnx-install-location is set to ''
17:57:29 INFO  : Successfully done setting workspace for the tool. 
17:57:29 INFO  : Successfully done query RDI_DATADIR 
17:57:29 INFO  : Registering command handlers for Vitis TCF services
12:36:54 INFO  : Launching XSCT server: xsct.bat -n  -interactive H:\SOC_Project\SOC_AES_PROJECT\SOC_project_core2\SOC_AES_ECB_2\temp_xsdb_launch_script.tcl
12:36:56 INFO  : Registering command handlers for Vitis TCF services
12:36:57 INFO  : XSCT server has started successfully.
12:36:57 INFO  : Successfully done setting XSCT server connection channel  
12:36:57 INFO  : plnx-install-location is set to ''
12:36:57 INFO  : Successfully done query RDI_DATADIR 
12:36:57 INFO  : Successfully done setting workspace for the tool. 
12:37:27 INFO  : Checking for BSP changes to sync application flags for project 'SOC_AES_ECB_Vitis'...
12:37:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:37:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77BD5A' is selected.
12:37:58 INFO  : 'jtag frequency' command is executed.
12:37:58 INFO  : Context for 'APU' is selected.
12:37:58 INFO  : System reset is completed.
12:38:01 INFO  : 'after 3000' command is executed.
12:38:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1' command is executed.
12:38:02 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/_ide/bitstream/AES_ECB_wrapper.bit"
12:38:02 INFO  : Context for 'APU' is selected.
12:38:02 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa'.
12:38:02 INFO  : 'configparams force-mem-access 1' command is executed.
12:38:02 INFO  : Context for 'APU' is selected.
12:38:02 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/_ide/psinit/ps7_init.tcl' is done.
12:38:02 INFO  : 'ps7_init' command is executed.
12:38:02 INFO  : 'ps7_post_config' command is executed.
12:38:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:38:03 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/Debug/SOC_AES_ECB_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:38:03 INFO  : 'configparams force-mem-access 0' command is executed.
12:38:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/_ide/bitstream/AES_ECB_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/Debug/SOC_AES_ECB_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

12:38:03 INFO  : Memory regions updated for context APU
12:38:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:38:03 INFO  : 'con' command is executed.
12:38:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:38:03 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJECT\SOC_project_core2\SOC_AES_ECB_2\.sdk\launch_scripts\single_application_debug\systemdebugger_soc_aes_ecb_vitis_system_standalone.tcl'
12:40:04 INFO  : Checking for BSP changes to sync application flags for project 'SOC_AES_ECB_Vitis'...
12:40:12 INFO  : Disconnected from the channel tcfchan#1.
12:40:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77BD5A' is selected.
12:40:12 INFO  : 'jtag frequency' command is executed.
12:40:12 INFO  : Context for 'APU' is selected.
12:40:12 INFO  : System reset is completed.
12:40:15 INFO  : 'after 3000' command is executed.
12:40:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1' command is executed.
12:40:16 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/_ide/bitstream/AES_ECB_wrapper.bit"
12:40:17 INFO  : Context for 'APU' is selected.
12:40:19 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa'.
12:40:19 INFO  : 'configparams force-mem-access 1' command is executed.
12:40:19 INFO  : Context for 'APU' is selected.
12:40:19 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/_ide/psinit/ps7_init.tcl' is done.
12:40:20 INFO  : 'ps7_init' command is executed.
12:40:20 INFO  : 'ps7_post_config' command is executed.
12:40:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:20 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/Debug/SOC_AES_ECB_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:40:20 INFO  : 'configparams force-mem-access 0' command is executed.
12:40:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/_ide/bitstream/AES_ECB_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/Debug/SOC_AES_ECB_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

12:40:20 INFO  : Memory regions updated for context APU
12:40:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:20 INFO  : 'con' command is executed.
12:40:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:40:20 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJECT\SOC_project_core2\SOC_AES_ECB_2\.sdk\launch_scripts\single_application_debug\systemdebugger_soc_aes_ecb_vitis_system_standalone.tcl'
12:41:27 INFO  : Disconnected from the channel tcfchan#2.
12:41:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:41:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77BD5A' is selected.
12:41:28 INFO  : 'jtag frequency' command is executed.
12:41:28 INFO  : Context for 'APU' is selected.
12:41:28 INFO  : System reset is completed.
12:41:31 INFO  : 'after 3000' command is executed.
12:41:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1' command is executed.
12:41:32 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/_ide/bitstream/AES_ECB_wrapper.bit"
12:41:32 INFO  : Context for 'APU' is selected.
12:41:35 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa'.
12:41:35 INFO  : 'configparams force-mem-access 1' command is executed.
12:41:35 INFO  : Context for 'APU' is selected.
12:41:35 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/_ide/psinit/ps7_init.tcl' is done.
12:41:35 INFO  : 'ps7_init' command is executed.
12:41:35 INFO  : 'ps7_post_config' command is executed.
12:41:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:36 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/Debug/SOC_AES_ECB_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:41:36 INFO  : 'configparams force-mem-access 0' command is executed.
12:41:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/_ide/bitstream/AES_ECB_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/Debug/SOC_AES_ECB_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

12:41:36 INFO  : Memory regions updated for context APU
12:41:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:36 INFO  : 'con' command is executed.
12:41:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:41:36 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJECT\SOC_project_core2\SOC_AES_ECB_2\.sdk\launch_scripts\single_application_debug\systemdebugger_soc_aes_ecb_vitis_system_standalone.tcl'
12:42:02 INFO  : Checking for BSP changes to sync application flags for project 'SOC_AES_ECB_Vitis'...
12:42:16 INFO  : Disconnected from the channel tcfchan#3.
12:42:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:42:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77BD5A' is selected.
12:42:16 INFO  : 'jtag frequency' command is executed.
12:42:16 INFO  : Context for 'APU' is selected.
12:42:16 INFO  : System reset is completed.
12:42:19 INFO  : 'after 3000' command is executed.
12:42:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1' command is executed.
12:42:20 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/_ide/bitstream/AES_ECB_wrapper.bit"
12:42:21 INFO  : Context for 'APU' is selected.
12:42:23 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa'.
12:42:23 INFO  : 'configparams force-mem-access 1' command is executed.
12:42:23 INFO  : Context for 'APU' is selected.
12:42:23 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/_ide/psinit/ps7_init.tcl' is done.
12:42:24 INFO  : 'ps7_init' command is executed.
12:42:24 INFO  : 'ps7_post_config' command is executed.
12:42:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:24 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/Debug/SOC_AES_ECB_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:42:24 INFO  : 'configparams force-mem-access 0' command is executed.
12:42:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/_ide/bitstream/AES_ECB_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/Debug/SOC_AES_ECB_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

12:42:24 INFO  : Memory regions updated for context APU
12:42:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:24 INFO  : 'con' command is executed.
12:42:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:42:24 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJECT\SOC_project_core2\SOC_AES_ECB_2\.sdk\launch_scripts\single_application_debug\systemdebugger_soc_aes_ecb_vitis_system_standalone.tcl'
12:43:20 INFO  : Checking for BSP changes to sync application flags for project 'SOC_AES_ECB_Vitis'...
12:43:43 INFO  : Disconnected from the channel tcfchan#4.
12:43:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:43:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77BD5A' is selected.
12:43:44 INFO  : 'jtag frequency' command is executed.
12:43:44 INFO  : Context for 'APU' is selected.
12:43:44 INFO  : System reset is completed.
12:43:47 INFO  : 'after 3000' command is executed.
12:43:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1' command is executed.
12:43:48 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/_ide/bitstream/AES_ECB_wrapper.bit"
12:43:48 INFO  : Context for 'APU' is selected.
12:43:51 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa'.
12:43:51 INFO  : 'configparams force-mem-access 1' command is executed.
12:43:51 INFO  : Context for 'APU' is selected.
12:43:51 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/_ide/psinit/ps7_init.tcl' is done.
12:43:51 INFO  : 'ps7_init' command is executed.
12:43:51 INFO  : 'ps7_post_config' command is executed.
12:43:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:43:52 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/Debug/SOC_AES_ECB_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:43:52 INFO  : 'configparams force-mem-access 0' command is executed.
12:43:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/_ide/bitstream/AES_ECB_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/Debug/SOC_AES_ECB_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

12:43:52 INFO  : Memory regions updated for context APU
12:43:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:43:52 INFO  : 'con' command is executed.
12:43:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:43:52 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJECT\SOC_project_core2\SOC_AES_ECB_2\.sdk\launch_scripts\single_application_debug\systemdebugger_soc_aes_ecb_vitis_system_standalone.tcl'
12:44:47 INFO  : Disconnected from the channel tcfchan#5.
12:44:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:44:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77BD5A' is selected.
12:44:47 INFO  : 'jtag frequency' command is executed.
12:44:47 INFO  : Context for 'APU' is selected.
12:44:47 INFO  : System reset is completed.
12:44:50 INFO  : 'after 3000' command is executed.
12:44:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1' command is executed.
12:44:52 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/_ide/bitstream/AES_ECB_wrapper.bit"
12:44:52 INFO  : Context for 'APU' is selected.
12:44:55 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa'.
12:44:55 INFO  : 'configparams force-mem-access 1' command is executed.
12:44:55 INFO  : Context for 'APU' is selected.
12:44:55 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/_ide/psinit/ps7_init.tcl' is done.
12:44:55 INFO  : 'ps7_init' command is executed.
12:44:55 INFO  : 'ps7_post_config' command is executed.
12:44:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:44:55 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/Debug/SOC_AES_ECB_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:44:55 INFO  : 'configparams force-mem-access 0' command is executed.
12:44:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/_ide/bitstream/AES_ECB_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/Debug/SOC_AES_ECB_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

12:44:55 INFO  : Memory regions updated for context APU
12:44:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:44:55 INFO  : 'con' command is executed.
12:44:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:44:55 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJECT\SOC_project_core2\SOC_AES_ECB_2\.sdk\launch_scripts\single_application_debug\systemdebugger_soc_aes_ecb_vitis_system_standalone.tcl'
12:45:12 INFO  : Disconnected from the channel tcfchan#6.
12:45:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:45:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77BD5A' is selected.
12:45:21 INFO  : 'jtag frequency' command is executed.
12:45:21 INFO  : Context for 'APU' is selected.
12:45:21 INFO  : System reset is completed.
12:45:23 INFO  : Checking for BSP changes to sync application flags for project 'SOC_AES_ECB_Vitis'...
12:45:24 INFO  : 'after 3000' command is executed.
12:45:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1' command is executed.
12:45:26 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/_ide/bitstream/AES_ECB_wrapper.bit"
12:45:26 INFO  : Context for 'APU' is selected.
12:45:26 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa'.
12:45:26 INFO  : 'configparams force-mem-access 1' command is executed.
12:45:26 INFO  : Context for 'APU' is selected.
12:45:26 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/_ide/psinit/ps7_init.tcl' is done.
12:45:27 INFO  : 'ps7_init' command is executed.
12:45:27 INFO  : 'ps7_post_config' command is executed.
12:45:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:45:27 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/Debug/SOC_AES_ECB_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:45:27 INFO  : 'configparams force-mem-access 0' command is executed.
12:45:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/_ide/bitstream/AES_ECB_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/Debug/SOC_AES_ECB_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

12:45:27 INFO  : Memory regions updated for context APU
12:45:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:45:27 INFO  : 'con' command is executed.
12:45:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:45:27 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJECT\SOC_project_core2\SOC_AES_ECB_2\.sdk\launch_scripts\single_application_debug\systemdebugger_soc_aes_ecb_vitis_system_standalone.tcl'
12:46:01 INFO  : Disconnected from the channel tcfchan#7.
12:46:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:46:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77BD5A' is selected.
12:46:02 INFO  : 'jtag frequency' command is executed.
12:46:02 INFO  : Context for 'APU' is selected.
12:46:02 INFO  : System reset is completed.
12:46:05 INFO  : 'after 3000' command is executed.
12:46:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1' command is executed.
12:46:06 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/_ide/bitstream/AES_ECB_wrapper.bit"
12:46:06 INFO  : Context for 'APU' is selected.
12:46:09 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa'.
12:46:09 INFO  : 'configparams force-mem-access 1' command is executed.
12:46:09 INFO  : Context for 'APU' is selected.
12:46:09 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/_ide/psinit/ps7_init.tcl' is done.
12:46:09 INFO  : 'ps7_init' command is executed.
12:46:09 INFO  : 'ps7_post_config' command is executed.
12:46:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:09 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/Debug/SOC_AES_ECB_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:46:09 INFO  : 'configparams force-mem-access 0' command is executed.
12:46:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/_ide/bitstream/AES_ECB_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/Debug/SOC_AES_ECB_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

12:46:09 INFO  : Memory regions updated for context APU
12:46:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:09 INFO  : 'con' command is executed.
12:46:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:46:09 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJECT\SOC_project_core2\SOC_AES_ECB_2\.sdk\launch_scripts\single_application_debug\systemdebugger_soc_aes_ecb_vitis_system_standalone.tcl'
12:46:14 INFO  : Disconnected from the channel tcfchan#8.
12:46:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:46:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77BD5A' is selected.
12:46:15 INFO  : 'jtag frequency' command is executed.
12:46:15 INFO  : Context for 'APU' is selected.
12:46:15 INFO  : System reset is completed.
12:46:18 INFO  : 'after 3000' command is executed.
12:46:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1' command is executed.
12:46:19 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/_ide/bitstream/AES_ECB_wrapper.bit"
12:46:19 INFO  : Context for 'APU' is selected.
12:46:22 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa'.
12:46:22 INFO  : 'configparams force-mem-access 1' command is executed.
12:46:22 INFO  : Context for 'APU' is selected.
12:46:22 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/_ide/psinit/ps7_init.tcl' is done.
12:46:22 INFO  : 'ps7_init' command is executed.
12:46:22 INFO  : 'ps7_post_config' command is executed.
12:46:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:22 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/Debug/SOC_AES_ECB_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:46:22 INFO  : 'configparams force-mem-access 0' command is executed.
12:46:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/_ide/bitstream/AES_ECB_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/Debug/SOC_AES_ECB_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

12:46:22 INFO  : Memory regions updated for context APU
12:46:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:22 INFO  : 'con' command is executed.
12:46:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:46:22 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJECT\SOC_project_core2\SOC_AES_ECB_2\.sdk\launch_scripts\single_application_debug\systemdebugger_soc_aes_ecb_vitis_system_standalone.tcl'
12:47:31 INFO  : Checking for BSP changes to sync application flags for project 'SOC_AES_ECB_Vitis'...
12:47:39 INFO  : Disconnected from the channel tcfchan#9.
12:47:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:47:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77BD5A' is selected.
12:47:39 INFO  : 'jtag frequency' command is executed.
12:47:39 INFO  : Context for 'APU' is selected.
12:47:39 INFO  : System reset is completed.
12:47:42 INFO  : 'after 3000' command is executed.
12:47:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1' command is executed.
12:47:44 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/_ide/bitstream/AES_ECB_wrapper.bit"
12:47:44 INFO  : Context for 'APU' is selected.
12:47:46 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa'.
12:47:46 INFO  : 'configparams force-mem-access 1' command is executed.
12:47:46 INFO  : Context for 'APU' is selected.
12:47:46 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/_ide/psinit/ps7_init.tcl' is done.
12:47:47 INFO  : 'ps7_init' command is executed.
12:47:47 INFO  : 'ps7_post_config' command is executed.
12:47:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:47:47 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/Debug/SOC_AES_ECB_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:47:47 INFO  : 'configparams force-mem-access 0' command is executed.
12:47:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/_ide/bitstream/AES_ECB_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/Debug/SOC_AES_ECB_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

12:47:47 INFO  : Memory regions updated for context APU
12:47:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:47:47 INFO  : 'con' command is executed.
12:47:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:47:47 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJECT\SOC_project_core2\SOC_AES_ECB_2\.sdk\launch_scripts\single_application_debug\systemdebugger_soc_aes_ecb_vitis_system_standalone.tcl'
12:48:27 INFO  : Checking for BSP changes to sync application flags for project 'SOC_AES_ECB_Vitis'...
12:48:32 INFO  : Disconnected from the channel tcfchan#10.
12:48:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:48:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77BD5A' is selected.
12:48:32 INFO  : 'jtag frequency' command is executed.
12:48:32 INFO  : Context for 'APU' is selected.
12:48:32 INFO  : System reset is completed.
12:48:35 INFO  : 'after 3000' command is executed.
12:48:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1' command is executed.
12:48:37 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/_ide/bitstream/AES_ECB_wrapper.bit"
12:48:37 INFO  : Context for 'APU' is selected.
12:48:40 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa'.
12:48:40 INFO  : 'configparams force-mem-access 1' command is executed.
12:48:40 INFO  : Context for 'APU' is selected.
12:48:40 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/_ide/psinit/ps7_init.tcl' is done.
12:48:40 INFO  : 'ps7_init' command is executed.
12:48:40 INFO  : 'ps7_post_config' command is executed.
12:48:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:48:40 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/Debug/SOC_AES_ECB_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:48:40 INFO  : 'configparams force-mem-access 0' command is executed.
12:48:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/_ide/bitstream/AES_ECB_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/Debug/SOC_AES_ECB_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

12:48:40 INFO  : Memory regions updated for context APU
12:48:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:48:40 INFO  : 'con' command is executed.
12:48:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:48:40 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJECT\SOC_project_core2\SOC_AES_ECB_2\.sdk\launch_scripts\single_application_debug\systemdebugger_soc_aes_ecb_vitis_system_standalone.tcl'
12:49:01 INFO  : Checking for BSP changes to sync application flags for project 'SOC_AES_ECB_Vitis'...
12:49:05 INFO  : Disconnected from the channel tcfchan#11.
12:49:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:49:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77BD5A' is selected.
12:49:06 INFO  : 'jtag frequency' command is executed.
12:49:06 INFO  : Context for 'APU' is selected.
12:49:06 INFO  : System reset is completed.
12:49:09 INFO  : 'after 3000' command is executed.
12:49:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1' command is executed.
12:49:10 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/_ide/bitstream/AES_ECB_wrapper.bit"
12:49:10 INFO  : Context for 'APU' is selected.
12:49:13 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa'.
12:49:13 INFO  : 'configparams force-mem-access 1' command is executed.
12:49:13 INFO  : Context for 'APU' is selected.
12:49:13 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/_ide/psinit/ps7_init.tcl' is done.
12:49:13 INFO  : 'ps7_init' command is executed.
12:49:13 INFO  : 'ps7_post_config' command is executed.
12:49:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:49:14 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/Debug/SOC_AES_ECB_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:49:14 INFO  : 'configparams force-mem-access 0' command is executed.
12:49:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/_ide/bitstream/AES_ECB_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/Debug/SOC_AES_ECB_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

12:49:14 INFO  : Memory regions updated for context APU
12:49:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:49:14 INFO  : 'con' command is executed.
12:49:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:49:14 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJECT\SOC_project_core2\SOC_AES_ECB_2\.sdk\launch_scripts\single_application_debug\systemdebugger_soc_aes_ecb_vitis_system_standalone.tcl'
12:49:19 INFO  : Disconnected from the channel tcfchan#12.
12:49:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:49:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77BD5A' is selected.
12:49:20 INFO  : 'jtag frequency' command is executed.
12:49:20 INFO  : Context for 'APU' is selected.
12:49:20 INFO  : System reset is completed.
12:49:23 INFO  : 'after 3000' command is executed.
12:49:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1' command is executed.
12:49:24 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/_ide/bitstream/AES_ECB_wrapper.bit"
12:49:24 INFO  : Context for 'APU' is selected.
12:49:27 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa'.
12:49:27 INFO  : 'configparams force-mem-access 1' command is executed.
12:49:27 INFO  : Context for 'APU' is selected.
12:49:27 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/_ide/psinit/ps7_init.tcl' is done.
12:49:27 INFO  : 'ps7_init' command is executed.
12:49:27 INFO  : 'ps7_post_config' command is executed.
12:49:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:49:27 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/Debug/SOC_AES_ECB_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:49:27 INFO  : 'configparams force-mem-access 0' command is executed.
12:49:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/_ide/bitstream/AES_ECB_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/Debug/SOC_AES_ECB_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

12:49:27 INFO  : Memory regions updated for context APU
12:49:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:49:27 INFO  : 'con' command is executed.
12:49:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:49:27 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJECT\SOC_project_core2\SOC_AES_ECB_2\.sdk\launch_scripts\single_application_debug\systemdebugger_soc_aes_ecb_vitis_system_standalone.tcl'
12:52:17 INFO  : Checking for BSP changes to sync application flags for project 'SOC_AES_ECB_Vitis'...
12:55:38 INFO  : Checking for BSP changes to sync application flags for project 'SOC_AES_ECB_Vitis'...
12:55:43 INFO  : Disconnected from the channel tcfchan#13.
12:55:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:55:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77BD5A' is selected.
12:55:44 INFO  : 'jtag frequency' command is executed.
12:55:44 INFO  : Context for 'APU' is selected.
12:55:44 INFO  : System reset is completed.
12:55:47 INFO  : 'after 3000' command is executed.
12:55:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1' command is executed.
12:55:48 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/_ide/bitstream/AES_ECB_wrapper.bit"
12:55:48 INFO  : Context for 'APU' is selected.
12:55:51 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa'.
12:55:51 INFO  : 'configparams force-mem-access 1' command is executed.
12:55:51 INFO  : Context for 'APU' is selected.
12:55:51 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/_ide/psinit/ps7_init.tcl' is done.
12:55:51 INFO  : 'ps7_init' command is executed.
12:55:51 INFO  : 'ps7_post_config' command is executed.
12:55:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:55:51 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/Debug/SOC_AES_ECB_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:55:51 INFO  : 'configparams force-mem-access 0' command is executed.
12:55:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/_ide/bitstream/AES_ECB_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/SOC_AES_ECB_Vitis/Debug/SOC_AES_ECB_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

12:55:52 INFO  : Memory regions updated for context APU
12:55:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:55:52 INFO  : 'con' command is executed.
12:55:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:55:52 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJECT\SOC_project_core2\SOC_AES_ECB_2\.sdk\launch_scripts\single_application_debug\systemdebugger_soc_aes_ecb_vitis_system_standalone.tcl'
13:17:47 INFO  : Disconnected from the channel tcfchan#14.
