Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2.1 (win64) Build 1302555 Wed Aug  5 13:06:02 MDT 2015
| Date             : Wed Oct 05 15:45:24 2016
| Host             : WQ-20160321PJBR running 64-bit major release  (build 9200)
| Command          : 
| Design           : main
| Device           : xcku040-ffva1156-2-e
| Design State     : Routed
| Grade            : extended
| Process          : typical
| Characterization : Production
------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 2.496 |
| Dynamic (W)              | 1.998 |
| Device Static (W)        | 0.498 |
| Effective TJA (C/W)      | 1.4   |
| Max Ambient (C)          | 96.5  |
| Junction Temperature (C) | 28.5  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| CLB Logic      |     0.592 |      219 |       --- |             --- |
|   LUT as Logic |     0.550 |       96 |    242400 |            0.04 |
|   Register     |     0.031 |       79 |    484800 |            0.02 |
|   CARRY8       |     0.007 |        6 |     30300 |            0.02 |
|   BUFG         |     0.002 |        2 |        80 |            2.50 |
|   F7/F8 Muxes  |    <0.001 |       16 |    242400 |           <0.01 |
|   Others       |     0.000 |        8 |       --- |             --- |
| Signals        |     0.684 |      177 |       --- |             --- |
| Block RAM      |     0.041 |      0.5 |       600 |            0.08 |
| I/O            |     0.681 |       14 |       520 |            2.69 |
| Static Power   |     0.498 |          |           |                 |
| Total          |     2.496 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       0.950 |     1.548 |       1.385 |      0.164 |
| Vccaux    |       1.800 |     0.097 |       0.000 |      0.097 |
| Vccaux_io |       1.800 |     0.161 |       0.096 |      0.065 |
| Vccint_io |       0.950 |     0.026 |       0.009 |      0.017 |
| Vcco33    |       3.300 |     0.152 |       0.151 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10    |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       0.950 |     0.013 |       0.001 |      0.011 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.014 |       0.000 |      0.014 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------+-----------+
| Name                 | Power (W) |
+----------------------+-----------+
| main                 |     1.998 |
|   IBUFDS_inst        |     0.006 |
|   pll                |     0.080 |
|   spi                |     1.225 |
|   spi_miso_IBUF_inst |     0.072 |
+----------------------+-----------+


