#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x6444109e75d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x6444109f2510 .scope module, "tb_cpu" "tb_cpu" 3 2;
 .timescale -9 -12;
v0x644410a44dd0_0 .var "clk", 0 0;
v0x644410a44e70_0 .var "reset", 0 0;
S_0x6444109f26a0 .scope module, "uut" "cpu_top" 3 6, 4 2 0, S_0x6444109f2510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_0x70d578586018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x644410a42b00_0 .net/2u *"_ivl_0", 31 0, L_0x70d578586018;  1 drivers
v0x644410a42c00_0 .net *"_ivl_15", 0 0, L_0x644410a55850;  1 drivers
v0x644410a42ce0_0 .net *"_ivl_16", 15 0, L_0x644410a558f0;  1 drivers
v0x644410a42da0_0 .net "alu_b_ex", 31 0, L_0x644410a56c90;  1 drivers
v0x644410a42e60_0 .var "alu_ctrl_d", 2 0;
v0x644410a42f20_0 .var "alu_src_imm_d", 0 0;
v0x644410a42fe0_0 .net "alu_y_ex", 31 0, v0x644410a1b080_0;  1 drivers
v0x644410a430f0_0 .net "clk", 0 0, v0x644410a44dd0_0;  1 drivers
v0x644410a43190_0 .net "dest_d", 4 0, L_0x644410a56b90;  1 drivers
v0x644410a43270_0 .var "ex_wb_reg_write", 0 0;
v0x644410a43310_0 .var "ex_wb_waddr", 4 0;
v0x644410a433b0_0 .var "ex_wb_wdata", 31 0;
v0x644410a43450_0 .var "id_ex_a", 31 0;
v0x644410a43520_0 .var "id_ex_alu_ctrl", 2 0;
v0x644410a435f0_0 .var "id_ex_alu_src_imm", 0 0;
v0x644410a43690_0 .var "id_ex_b", 31 0;
v0x644410a43770_0 .var "id_ex_dest", 4 0;
v0x644410a43850_0 .var "id_ex_imm", 31 0;
v0x644410a43930_0 .var "id_ex_mem_to_reg", 0 0;
v0x644410a439f0_0 .var "id_ex_mem_write", 0 0;
v0x644410a43ac0_0 .var "id_ex_reg_write", 0 0;
v0x644410a43b60_0 .var "id_ex_store_data", 31 0;
v0x644410a43c50_0 .var "if_id_instr", 31 0;
v0x644410a43d10_0 .net "imm16_d", 15 0, L_0x644410a55770;  1 drivers
v0x644410a43df0_0 .net "imm_d", 31 0, L_0x644410a55d60;  1 drivers
v0x644410a43ed0_0 .net "instr_f", 31 0, L_0x644410a22cb0;  1 drivers
v0x644410a43fc0_0 .net "mem_rd_ex", 31 0, L_0x644410a1af60;  1 drivers
v0x644410a44090_0 .var "mem_to_reg_d", 0 0;
v0x644410a44130_0 .var "mem_write_d", 0 0;
v0x644410a441f0_0 .net "opcode_d", 5 0, L_0x644410a55340;  1 drivers
v0x644410a442d0_0 .net "pc", 31 0, v0x644410a40d00_0;  1 drivers
v0x644410a44390_0 .net "pc_next", 31 0, L_0x644410a54f70;  1 drivers
v0x644410a44450_0 .net "rd1_d", 31 0, L_0x644410a562a0;  1 drivers
v0x644410a44730_0 .net "rd2_d", 31 0, L_0x644410a569f0;  1 drivers
v0x644410a44800_0 .net "rd_d", 4 0, L_0x644410a55640;  1 drivers
v0x644410a448c0_0 .var "rd_is_rt_d", 0 0;
v0x644410a44980_0 .var "reg_write_d", 0 0;
v0x644410a44a40_0 .net "reset", 0 0, v0x644410a44e70_0;  1 drivers
v0x644410a44b10_0 .net "rs_d", 4 0, L_0x644410a553e0;  1 drivers
v0x644410a44be0_0 .net "rt_d", 4 0, L_0x644410a55520;  1 drivers
v0x644410a44cb0_0 .net "wb_data_ex", 31 0, L_0x644410a56fb0;  1 drivers
E_0x644410a13ab0 .event anyedge, v0x644410a441f0_0;
L_0x644410a54f70 .arith/sum 32, v0x644410a40d00_0, L_0x70d578586018;
L_0x644410a55340 .part v0x644410a43c50_0, 26, 6;
L_0x644410a553e0 .part v0x644410a43c50_0, 21, 5;
L_0x644410a55520 .part v0x644410a43c50_0, 16, 5;
L_0x644410a55640 .part v0x644410a43c50_0, 11, 5;
L_0x644410a55770 .part v0x644410a43c50_0, 0, 16;
L_0x644410a55850 .part L_0x644410a55770, 15, 1;
LS_0x644410a558f0_0_0 .concat [ 1 1 1 1], L_0x644410a55850, L_0x644410a55850, L_0x644410a55850, L_0x644410a55850;
LS_0x644410a558f0_0_4 .concat [ 1 1 1 1], L_0x644410a55850, L_0x644410a55850, L_0x644410a55850, L_0x644410a55850;
LS_0x644410a558f0_0_8 .concat [ 1 1 1 1], L_0x644410a55850, L_0x644410a55850, L_0x644410a55850, L_0x644410a55850;
LS_0x644410a558f0_0_12 .concat [ 1 1 1 1], L_0x644410a55850, L_0x644410a55850, L_0x644410a55850, L_0x644410a55850;
L_0x644410a558f0 .concat [ 4 4 4 4], LS_0x644410a558f0_0_0, LS_0x644410a558f0_0_4, LS_0x644410a558f0_0_8, LS_0x644410a558f0_0_12;
L_0x644410a55d60 .concat [ 16 16 0 0], L_0x644410a55770, L_0x644410a558f0;
L_0x644410a56b90 .functor MUXZ 5, L_0x644410a55640, L_0x644410a55520, v0x644410a448c0_0, C4<>;
L_0x644410a56c90 .functor MUXZ 32, v0x644410a43690_0, v0x644410a43850_0, v0x644410a435f0_0, C4<>;
L_0x644410a56fb0 .functor MUXZ 32, v0x644410a1b080_0, L_0x644410a1af60, v0x644410a43930_0, C4<>;
S_0x644410a14ef0 .scope module, "alu1" "alu" 4 159, 5 2 0, S_0x6444109f26a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "alu_ctrl";
    .port_info 3 /OUTPUT 32 "y";
v0x644410a1ebb0_0 .net "a", 31 0, v0x644410a43450_0;  1 drivers
v0x644410a22360_0 .net "alu_ctrl", 2 0, v0x644410a43520_0;  1 drivers
v0x644410a22dd0_0 .net "b", 31 0, L_0x644410a56c90;  alias, 1 drivers
v0x644410a1b080_0 .var "y", 31 0;
E_0x644410a13640 .event anyedge, v0x644410a22360_0, v0x644410a1ebb0_0, v0x644410a22dd0_0;
S_0x644410a3f910 .scope module, "dmem" "data_mem" 4 167, 6 2 0, S_0x6444109f26a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "wd";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /OUTPUT 32 "rd";
    .port_info 4 /INPUT 1 "clk";
L_0x644410a1af60 .functor BUFZ 32, L_0x644410a56d80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6444109e7fd0_0 .net *"_ivl_0", 31 0, L_0x644410a56d80;  1 drivers
v0x644410a3fb90_0 .net *"_ivl_3", 29 0, L_0x644410a56e20;  1 drivers
v0x644410a3fc70_0 .net "addr", 31 0, v0x644410a1b080_0;  alias, 1 drivers
v0x644410a3fd10_0 .net "clk", 0 0, v0x644410a44dd0_0;  alias, 1 drivers
v0x644410a3fdb0_0 .var/i "i", 31 0;
v0x644410a3fee0_0 .net "mem_write", 0 0, v0x644410a439f0_0;  1 drivers
v0x644410a3ffa0 .array "memory", 255 0, 31 0;
v0x644410a40060_0 .net "rd", 31 0, L_0x644410a1af60;  alias, 1 drivers
v0x644410a40140_0 .net "wd", 31 0, v0x644410a43b60_0;  1 drivers
E_0x644410a13f30 .event posedge, v0x644410a3fd10_0;
L_0x644410a56d80 .array/port v0x644410a3ffa0, L_0x644410a56e20;
L_0x644410a56e20 .part v0x644410a1b080_0, 2, 30;
S_0x644410a402c0 .scope module, "imem" "instr_mem" 4 18, 7 2 0, S_0x6444109f26a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instr";
L_0x644410a22cb0 .functor BUFZ 32, L_0x644410a550b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x644410a40450_0 .net *"_ivl_0", 31 0, L_0x644410a550b0;  1 drivers
v0x644410a40550_0 .net *"_ivl_3", 29 0, L_0x644410a55170;  1 drivers
v0x644410a40630_0 .net "addr", 31 0, v0x644410a40d00_0;  alias, 1 drivers
v0x644410a40720_0 .var/i "i", 31 0;
v0x644410a40800_0 .net "instr", 31 0, L_0x644410a22cb0;  alias, 1 drivers
v0x644410a40930 .array "memory", 255 0, 31 0;
L_0x644410a550b0 .array/port v0x644410a40930, L_0x644410a55170;
L_0x644410a55170 .part v0x644410a40d00_0, 2, 30;
S_0x644410a40a50 .scope module, "pc1" "pc" 4 11, 8 2 0, S_0x6444109f26a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_next";
    .port_info 3 /OUTPUT 32 "pc";
v0x644410a40c30_0 .net "clk", 0 0, v0x644410a44dd0_0;  alias, 1 drivers
v0x644410a40d00_0 .var "pc", 31 0;
v0x644410a40dd0_0 .net "pc_next", 31 0, L_0x644410a54f70;  alias, 1 drivers
v0x644410a40ea0_0 .net "reset", 0 0, v0x644410a44e70_0;  alias, 1 drivers
S_0x644410a41010 .scope module, "rf" "reg_file" 4 49, 9 2 0, S_0x6444109f26a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "rs";
    .port_info 1 /INPUT 5 "rt";
    .port_info 2 /INPUT 5 "rd";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /INPUT 1 "reg_write";
    .port_info 5 /OUTPUT 32 "rd1";
    .port_info 6 /OUTPUT 32 "rd2";
    .port_info 7 /INPUT 1 "clk";
v0x644410a41360_0 .net *"_ivl_0", 31 0, L_0x644410a55e00;  1 drivers
v0x644410a41460_0 .net *"_ivl_10", 31 0, L_0x644410a56060;  1 drivers
v0x644410a41540_0 .net *"_ivl_12", 6 0, L_0x644410a56130;  1 drivers
L_0x70d578586138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x644410a41600_0 .net *"_ivl_15", 1 0, L_0x70d578586138;  1 drivers
v0x644410a416e0_0 .net *"_ivl_18", 31 0, L_0x644410a56480;  1 drivers
L_0x70d578586180 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x644410a41810_0 .net *"_ivl_21", 26 0, L_0x70d578586180;  1 drivers
L_0x70d5785861c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x644410a418f0_0 .net/2u *"_ivl_22", 31 0, L_0x70d5785861c8;  1 drivers
v0x644410a419d0_0 .net *"_ivl_24", 0 0, L_0x644410a565b0;  1 drivers
L_0x70d578586210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x644410a41a90_0 .net/2u *"_ivl_26", 31 0, L_0x70d578586210;  1 drivers
v0x644410a41b70_0 .net *"_ivl_28", 31 0, L_0x644410a566f0;  1 drivers
L_0x70d578586060 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x644410a41c50_0 .net *"_ivl_3", 26 0, L_0x70d578586060;  1 drivers
v0x644410a41d30_0 .net *"_ivl_30", 6 0, L_0x644410a567e0;  1 drivers
L_0x70d578586258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x644410a41e10_0 .net *"_ivl_33", 1 0, L_0x70d578586258;  1 drivers
L_0x70d5785860a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x644410a41ef0_0 .net/2u *"_ivl_4", 31 0, L_0x70d5785860a8;  1 drivers
v0x644410a41fd0_0 .net *"_ivl_6", 0 0, L_0x644410a55ef0;  1 drivers
L_0x70d5785860f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x644410a42090_0 .net/2u *"_ivl_8", 31 0, L_0x70d5785860f0;  1 drivers
v0x644410a42170_0 .net "clk", 0 0, v0x644410a44dd0_0;  alias, 1 drivers
v0x644410a42210_0 .var/i "i", 31 0;
v0x644410a422f0_0 .net "rd", 4 0, v0x644410a43310_0;  1 drivers
v0x644410a423d0_0 .net "rd1", 31 0, L_0x644410a562a0;  alias, 1 drivers
v0x644410a424b0_0 .net "rd2", 31 0, L_0x644410a569f0;  alias, 1 drivers
v0x644410a42590_0 .net "reg_write", 0 0, v0x644410a43270_0;  1 drivers
v0x644410a42650 .array "regs", 31 0, 31 0;
v0x644410a42710_0 .net "rs", 4 0, L_0x644410a553e0;  alias, 1 drivers
v0x644410a427f0_0 .net "rt", 4 0, L_0x644410a55520;  alias, 1 drivers
v0x644410a428d0_0 .net "wd", 31 0, v0x644410a433b0_0;  1 drivers
L_0x644410a55e00 .concat [ 5 27 0 0], L_0x644410a553e0, L_0x70d578586060;
L_0x644410a55ef0 .cmp/eq 32, L_0x644410a55e00, L_0x70d5785860a8;
L_0x644410a56060 .array/port v0x644410a42650, L_0x644410a56130;
L_0x644410a56130 .concat [ 5 2 0 0], L_0x644410a553e0, L_0x70d578586138;
L_0x644410a562a0 .functor MUXZ 32, L_0x644410a56060, L_0x70d5785860f0, L_0x644410a55ef0, C4<>;
L_0x644410a56480 .concat [ 5 27 0 0], L_0x644410a55520, L_0x70d578586180;
L_0x644410a565b0 .cmp/eq 32, L_0x644410a56480, L_0x70d5785861c8;
L_0x644410a566f0 .array/port v0x644410a42650, L_0x644410a567e0;
L_0x644410a567e0 .concat [ 5 2 0 0], L_0x644410a55520, L_0x70d578586258;
L_0x644410a569f0 .functor MUXZ 32, L_0x644410a566f0, L_0x70d578586210, L_0x644410a565b0, C4<>;
    .scope S_0x644410a40a50;
T_0 ;
    %wait E_0x644410a13f30;
    %load/vec4 v0x644410a40ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x644410a40d00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x644410a40dd0_0;
    %assign/vec4 v0x644410a40d00_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x644410a402c0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x644410a40720_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x644410a40720_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x644410a40720_0;
    %store/vec4a v0x644410a40930, 4, 0;
    %load/vec4 v0x644410a40720_0;
    %addi 1, 0, 32;
    %store/vec4 v0x644410a40720_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 268501002, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x644410a40930, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x644410a40930, 4, 0;
    %pushi/vec4 268566548, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x644410a40930, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x644410a40930, 4, 0;
    %pushi/vec4 2234368, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x644410a40930, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x644410a40930, 4, 0;
    %pushi/vec4 201523200, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x644410a40930, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x644410a40930, 4, 0;
    %pushi/vec4 134479872, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x644410a40930, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x644410a40930, 4, 0;
    %pushi/vec4 75573248, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x644410a40930, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x644410a40930, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x644410a41010;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x644410a42210_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x644410a42210_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x644410a42210_0;
    %store/vec4a v0x644410a42650, 4, 0;
    %load/vec4 v0x644410a42210_0;
    %addi 1, 0, 32;
    %store/vec4 v0x644410a42210_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0x644410a41010;
T_3 ;
    %wait E_0x644410a13f30;
    %load/vec4 v0x644410a42590_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0x644410a422f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x644410a428d0_0;
    %load/vec4 v0x644410a422f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x644410a42650, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x644410a14ef0;
T_4 ;
    %wait E_0x644410a13640;
    %load/vec4 v0x644410a22360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x644410a1b080_0, 0, 32;
    %jmp T_4.3;
T_4.0 ;
    %load/vec4 v0x644410a1ebb0_0;
    %load/vec4 v0x644410a22dd0_0;
    %add;
    %store/vec4 v0x644410a1b080_0, 0, 32;
    %jmp T_4.3;
T_4.1 ;
    %load/vec4 v0x644410a1ebb0_0;
    %load/vec4 v0x644410a22dd0_0;
    %sub;
    %store/vec4 v0x644410a1b080_0, 0, 32;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x644410a3f910;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x644410a3fdb0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x644410a3fdb0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x644410a3fdb0_0;
    %store/vec4a v0x644410a3ffa0, 4, 0;
    %load/vec4 v0x644410a3fdb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x644410a3fdb0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x644410a3f910;
T_6 ;
    %wait E_0x644410a13f30;
    %load/vec4 v0x644410a3fee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x644410a40140_0;
    %load/vec4 v0x644410a3fc70_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x644410a3ffa0, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x6444109f26a0;
T_7 ;
    %wait E_0x644410a13f30;
    %load/vec4 v0x644410a44a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x644410a43c50_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x644410a43ed0_0;
    %assign/vec4 v0x644410a43c50_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x6444109f26a0;
T_8 ;
    %wait E_0x644410a13ab0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x644410a44980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x644410a44130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x644410a44090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x644410a42f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x644410a448c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x644410a42e60_0, 0, 3;
    %load/vec4 v0x644410a441f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %jmp T_8.6;
T_8.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x644410a44980_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x644410a42e60_0, 0, 3;
    %jmp T_8.6;
T_8.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x644410a44980_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x644410a42e60_0, 0, 3;
    %jmp T_8.6;
T_8.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x644410a44980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x644410a44090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x644410a42f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x644410a448c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x644410a42e60_0, 0, 3;
    %jmp T_8.6;
T_8.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x644410a44130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x644410a42f20_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x644410a42e60_0, 0, 3;
    %jmp T_8.6;
T_8.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x644410a44980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x644410a42f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x644410a448c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x644410a42e60_0, 0, 3;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x6444109f26a0;
T_9 ;
    %wait E_0x644410a13f30;
    %load/vec4 v0x644410a44a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x644410a43450_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x644410a43690_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x644410a43850_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x644410a43b60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x644410a43770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x644410a43ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x644410a439f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x644410a43930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x644410a435f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x644410a43520_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x644410a44450_0;
    %assign/vec4 v0x644410a43450_0, 0;
    %load/vec4 v0x644410a44730_0;
    %assign/vec4 v0x644410a43690_0, 0;
    %load/vec4 v0x644410a43df0_0;
    %assign/vec4 v0x644410a43850_0, 0;
    %load/vec4 v0x644410a44730_0;
    %assign/vec4 v0x644410a43b60_0, 0;
    %load/vec4 v0x644410a43190_0;
    %assign/vec4 v0x644410a43770_0, 0;
    %load/vec4 v0x644410a44980_0;
    %assign/vec4 v0x644410a43ac0_0, 0;
    %load/vec4 v0x644410a44130_0;
    %assign/vec4 v0x644410a439f0_0, 0;
    %load/vec4 v0x644410a44090_0;
    %assign/vec4 v0x644410a43930_0, 0;
    %load/vec4 v0x644410a42f20_0;
    %assign/vec4 v0x644410a435f0_0, 0;
    %load/vec4 v0x644410a42e60_0;
    %assign/vec4 v0x644410a43520_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x6444109f26a0;
T_10 ;
    %wait E_0x644410a13f30;
    %load/vec4 v0x644410a44a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x644410a43270_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x644410a43310_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x644410a433b0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x644410a43ac0_0;
    %assign/vec4 v0x644410a43270_0, 0;
    %load/vec4 v0x644410a43770_0;
    %assign/vec4 v0x644410a43310_0, 0;
    %load/vec4 v0x644410a44cb0_0;
    %assign/vec4 v0x644410a433b0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x6444109f2510;
T_11 ;
    %delay 5000, 0;
    %load/vec4 v0x644410a44dd0_0;
    %inv;
    %store/vec4 v0x644410a44dd0_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x6444109f2510;
T_12 ;
    %vpi_call/w 3 12 "$dumpfile", "cpu.vcd" {0 0 0};
    %vpi_call/w 3 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x6444109f2510 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x644410a44dd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x644410a44e70_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x644410a44e70_0, 0, 1;
    %delay 300000, 0;
    %vpi_call/w 3 21 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "tb_cpu.v";
    "cpu_top.v";
    "alu.v";
    "data_mem.v";
    "instr_mem.v";
    "pc.v";
    "reg_file.v";
