// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="TrackBuilder_L1L2,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu7p-flvb2104-1-e,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.351250,HLS_SYN_LAT=126,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=2936,HLS_SYN_LUT=4631,HLS_VERSION=2020_1}" *)

module TrackBuilder_L1L2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        bx_V,
        trackletParameters_0_dataarray_data_V_address0,
        trackletParameters_0_dataarray_data_V_ce0,
        trackletParameters_0_dataarray_data_V_q0,
        barrelFullMatches_0_dataarray_data_V_address0,
        barrelFullMatches_0_dataarray_data_V_ce0,
        barrelFullMatches_0_dataarray_data_V_q0,
        barrelFullMatches_1_dataarray_data_V_address0,
        barrelFullMatches_1_dataarray_data_V_ce0,
        barrelFullMatches_1_dataarray_data_V_q0,
        barrelFullMatches_2_dataarray_data_V_address0,
        barrelFullMatches_2_dataarray_data_V_ce0,
        barrelFullMatches_2_dataarray_data_V_q0,
        barrelFullMatches_3_dataarray_data_V_address0,
        barrelFullMatches_3_dataarray_data_V_ce0,
        barrelFullMatches_3_dataarray_data_V_q0,
        barrelFullMatches_0_nentries_0_V,
        barrelFullMatches_0_nentries_1_V,
        barrelFullMatches_1_nentries_0_V,
        barrelFullMatches_1_nentries_1_V,
        barrelFullMatches_2_nentries_0_V,
        barrelFullMatches_2_nentries_1_V,
        barrelFullMatches_3_nentries_0_V,
        barrelFullMatches_3_nentries_1_V,
        bx_o_V,
        bx_o_V_ap_vld,
        trackWord_V_din,
        trackWord_V_full_n,
        trackWord_V_write,
        barrelStubWords_0_V_din,
        barrelStubWords_0_V_full_n,
        barrelStubWords_0_V_write,
        barrelStubWords_1_V_din,
        barrelStubWords_1_V_full_n,
        barrelStubWords_1_V_write,
        barrelStubWords_2_V_din,
        barrelStubWords_2_V_full_n,
        barrelStubWords_2_V_write,
        barrelStubWords_3_V_din,
        barrelStubWords_3_V_full_n,
        barrelStubWords_3_V_write
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_pp0_stage0 = 6'd8;
parameter    ap_ST_fsm_state9 = 6'd16;
parameter    ap_ST_fsm_state10 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [2:0] bx_V;
output  [9:0] trackletParameters_0_dataarray_data_V_address0;
output   trackletParameters_0_dataarray_data_V_ce0;
input  [69:0] trackletParameters_0_dataarray_data_V_q0;
output  [7:0] barrelFullMatches_0_dataarray_data_V_address0;
output   barrelFullMatches_0_dataarray_data_V_ce0;
input  [51:0] barrelFullMatches_0_dataarray_data_V_q0;
output  [7:0] barrelFullMatches_1_dataarray_data_V_address0;
output   barrelFullMatches_1_dataarray_data_V_ce0;
input  [51:0] barrelFullMatches_1_dataarray_data_V_q0;
output  [7:0] barrelFullMatches_2_dataarray_data_V_address0;
output   barrelFullMatches_2_dataarray_data_V_ce0;
input  [51:0] barrelFullMatches_2_dataarray_data_V_q0;
output  [7:0] barrelFullMatches_3_dataarray_data_V_address0;
output   barrelFullMatches_3_dataarray_data_V_ce0;
input  [51:0] barrelFullMatches_3_dataarray_data_V_q0;
input  [6:0] barrelFullMatches_0_nentries_0_V;
input  [6:0] barrelFullMatches_0_nentries_1_V;
input  [6:0] barrelFullMatches_1_nentries_0_V;
input  [6:0] barrelFullMatches_1_nentries_1_V;
input  [6:0] barrelFullMatches_2_nentries_0_V;
input  [6:0] barrelFullMatches_2_nentries_1_V;
input  [6:0] barrelFullMatches_3_nentries_0_V;
input  [6:0] barrelFullMatches_3_nentries_1_V;
output  [2:0] bx_o_V;
output   bx_o_V_ap_vld;
output  [83:0] trackWord_V_din;
input   trackWord_V_full_n;
output   trackWord_V_write;
output  [45:0] barrelStubWords_0_V_din;
input   barrelStubWords_0_V_full_n;
output   barrelStubWords_0_V_write;
output  [45:0] barrelStubWords_1_V_din;
input   barrelStubWords_1_V_full_n;
output   barrelStubWords_1_V_write;
output  [45:0] barrelStubWords_2_V_din;
input   barrelStubWords_2_V_full_n;
output   barrelStubWords_2_V_write;
output  [45:0] barrelStubWords_3_V_din;
input   barrelStubWords_3_V_full_n;
output   barrelStubWords_3_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg trackletParameters_0_dataarray_data_V_ce0;
reg barrelFullMatches_0_dataarray_data_V_ce0;
reg barrelFullMatches_1_dataarray_data_V_ce0;
reg barrelFullMatches_2_dataarray_data_V_ce0;
reg barrelFullMatches_3_dataarray_data_V_ce0;
reg trackWord_V_write;
reg barrelStubWords_0_V_write;
reg barrelStubWords_1_V_write;
reg barrelStubWords_2_V_write;
reg barrelStubWords_3_V_write;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [2:0] bx_o_V_1_data_reg;
reg    bx_o_V_1_vld_reg;
reg    bx_o_V_1_vld_in;
reg    bx_o_V_1_ack_in;
reg    trackWord_V_blk_n;
reg    ap_enable_reg_pp0_iter4;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln891_reg_2903;
reg   [0:0] icmp_ln891_reg_2903_pp0_iter3_reg;
reg    barrelStubWords_0_V_blk_n;
reg    barrelStubWords_1_V_blk_n;
reg    barrelStubWords_2_V_blk_n;
reg    barrelStubWords_3_V_blk_n;
reg   [6:0] i8_0_i22_reg_749;
reg   [6:0] barrel_mem_index_V_0_020_reg_760;
reg   [6:0] barrel_mem_index_V_1_019_reg_772;
reg   [6:0] barrel_mem_index_V_2_018_reg_784;
reg   [6:0] barrel_mem_index_V_3_017_reg_796;
reg   [0:0] barrel_read_index_V_0_016_reg_808;
reg   [0:0] barrel_read_index_V_1_015_reg_819;
reg   [0:0] barrel_read_index_V_2_014_reg_830;
reg   [0:0] barrel_read_index_V_3_013_reg_841;
reg   [0:0] barrel_write_index_V_0_012_reg_852;
reg   [0:0] barrel_write_index_V_1_011_reg_864;
reg   [0:0] barrel_write_index_V_2_010_reg_876;
reg   [0:0] barrel_write_index_V_3_09_reg_888;
reg   [51:0] barrel_fm_data_V_0_0_38_reg_900;
reg   [51:0] barrel_fm_data_V_0_1_37_reg_910;
reg   [51:0] barrel_fm_data_V_1_0_36_reg_920;
reg   [51:0] barrel_fm_data_V_1_1_35_reg_930;
reg   [51:0] barrel_fm_data_V_2_0_34_reg_940;
reg   [51:0] barrel_fm_data_V_2_1_33_reg_950;
reg   [51:0] barrel_fm_data_V_3_0_32_reg_960;
reg   [51:0] barrel_fm_data_V_3_1_31_reg_970;
reg   [6:0] p_0311_0_i21_reg_980;
reg   [6:0] p_0311_0_i21_reg_980_pp0_iter3_reg;
wire    ap_block_state4_pp0_stage0_iter0;
wire    ap_block_state5_pp0_stage0_iter1;
wire    ap_block_state6_pp0_stage0_iter2;
wire    ap_block_state7_pp0_stage0_iter3;
reg    ap_block_state8_pp0_stage0_iter4;
reg    ap_block_pp0_stage0_11001;
wire   [1:0] add_ln53_fu_992_p2;
reg   [1:0] add_ln53_reg_2494;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln301_fu_998_p2;
reg   [0:0] icmp_ln301_reg_2499;
wire   [0:0] icmp_ln301_1_fu_1004_p2;
reg   [0:0] icmp_ln301_1_reg_2511;
wire   [0:0] icmp_ln301_2_fu_1010_p2;
reg   [0:0] icmp_ln301_2_reg_2519;
wire   [0:0] xor_ln53_fu_1016_p2;
wire    ap_CS_fsm_state3;
wire   [51:0] select_ln301_10_fu_1100_p3;
wire   [51:0] select_ln301_13_fu_1121_p3;
wire   [51:0] select_ln301_16_fu_1142_p3;
wire   [51:0] select_ln301_19_fu_1163_p3;
wire   [51:0] select_ln301_21_fu_1177_p3;
wire   [51:0] select_ln301_23_fu_1191_p3;
wire   [51:0] select_ln301_24_fu_1198_p3;
wire   [51:0] select_ln301_25_fu_1205_p3;
wire   [0:0] icmp_ln53_fu_1212_p2;
wire   [0:0] ap_phi_mux_phi_ln53_1_phi_fu_741_p4;
wire   [0:0] empty_V_fu_1218_p2;
reg   [0:0] empty_V_reg_2594;
wire    ap_CS_fsm_pp0_stage0;
wire   [6:0] i_fu_1224_p2;
reg   [6:0] i_reg_2603;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] trunc_ln209_fu_1230_p1;
reg   [0:0] trunc_ln209_reg_2608;
reg   [6:0] barrelFullMatches_0_nentries_1_V_read_reg_2616;
reg   [6:0] barrelFullMatches_0_nentries_0_V_read_reg_2621;
reg   [6:0] barrelFullMatches_1_nentries_1_V_read_reg_2631;
reg   [6:0] barrelFullMatches_1_nentries_0_V_read_reg_2636;
reg   [6:0] barrelFullMatches_2_nentries_1_V_read_reg_2646;
reg   [6:0] barrelFullMatches_2_nentries_0_V_read_reg_2651;
reg   [6:0] barrelFullMatches_3_nentries_1_V_read_reg_2661;
reg   [6:0] barrelFullMatches_3_nentries_0_V_read_reg_2666;
wire   [0:0] icmp_ln82_fu_1285_p2;
reg   [0:0] icmp_ln82_reg_2676;
reg   [0:0] icmp_ln82_reg_2676_pp0_iter1_reg;
reg   [0:0] icmp_ln82_reg_2676_pp0_iter2_reg;
wire   [0:0] and_ln104_2_fu_1428_p2;
reg   [0:0] and_ln104_2_reg_2680;
reg   [0:0] and_ln104_2_reg_2680_pp0_iter2_reg;
reg   [0:0] and_ln104_2_reg_2680_pp0_iter3_reg;
wire   [0:0] and_ln104_5_fu_1502_p2;
reg   [0:0] and_ln104_5_reg_2692;
reg   [0:0] and_ln104_5_reg_2692_pp0_iter2_reg;
reg   [0:0] and_ln104_5_reg_2692_pp0_iter3_reg;
wire   [0:0] and_ln104_8_fu_1576_p2;
reg   [0:0] and_ln104_8_reg_2704;
reg   [0:0] and_ln104_8_reg_2704_pp0_iter2_reg;
reg   [0:0] and_ln104_8_reg_2704_pp0_iter3_reg;
wire   [0:0] and_ln104_11_fu_1650_p2;
reg   [0:0] and_ln104_11_reg_2716;
reg   [0:0] and_ln104_11_reg_2716_pp0_iter2_reg;
reg   [0:0] and_ln104_11_reg_2716_pp0_iter3_reg;
wire   [13:0] lhs_V_fu_1656_p3;
reg   [13:0] lhs_V_reg_2728;
wire   [6:0] trunc_ln142_fu_1664_p1;
reg   [6:0] trunc_ln142_reg_2733;
reg   [9:0] p_Result_3_reg_2738;
reg   [9:0] p_Result_3_reg_2738_pp0_iter2_reg;
reg   [9:0] p_Result_3_reg_2738_pp0_iter3_reg;
reg   [6:0] p_Result_4_reg_2743;
reg   [6:0] p_Result_4_reg_2743_pp0_iter2_reg;
reg   [6:0] p_Result_4_reg_2743_pp0_iter3_reg;
reg   [11:0] p_Result_5_reg_2748;
reg   [11:0] p_Result_5_reg_2748_pp0_iter2_reg;
reg   [11:0] p_Result_5_reg_2748_pp0_iter3_reg;
wire   [8:0] trunc_ln647_fu_1698_p1;
reg   [8:0] trunc_ln647_reg_2753;
reg   [8:0] trunc_ln647_reg_2753_pp0_iter2_reg;
reg   [8:0] trunc_ln647_reg_2753_pp0_iter3_reg;
reg   [9:0] p_Result_86_1_reg_2758;
reg   [9:0] p_Result_86_1_reg_2758_pp0_iter2_reg;
reg   [9:0] p_Result_86_1_reg_2758_pp0_iter3_reg;
reg   [6:0] p_Result_87_1_reg_2763;
reg   [6:0] p_Result_87_1_reg_2763_pp0_iter2_reg;
reg   [6:0] p_Result_87_1_reg_2763_pp0_iter3_reg;
reg   [11:0] p_Result_88_1_reg_2768;
reg   [11:0] p_Result_88_1_reg_2768_pp0_iter2_reg;
reg   [11:0] p_Result_88_1_reg_2768_pp0_iter3_reg;
wire   [8:0] trunc_ln647_1_fu_1732_p1;
reg   [8:0] trunc_ln647_1_reg_2773;
reg   [8:0] trunc_ln647_1_reg_2773_pp0_iter2_reg;
reg   [8:0] trunc_ln647_1_reg_2773_pp0_iter3_reg;
reg   [9:0] p_Result_86_2_reg_2778;
reg   [9:0] p_Result_86_2_reg_2778_pp0_iter2_reg;
reg   [9:0] p_Result_86_2_reg_2778_pp0_iter3_reg;
reg   [6:0] p_Result_87_2_reg_2783;
reg   [6:0] p_Result_87_2_reg_2783_pp0_iter2_reg;
reg   [6:0] p_Result_87_2_reg_2783_pp0_iter3_reg;
reg   [11:0] p_Result_88_2_reg_2788;
reg   [11:0] p_Result_88_2_reg_2788_pp0_iter2_reg;
reg   [11:0] p_Result_88_2_reg_2788_pp0_iter3_reg;
wire   [8:0] trunc_ln647_2_fu_1766_p1;
reg   [8:0] trunc_ln647_2_reg_2793;
reg   [8:0] trunc_ln647_2_reg_2793_pp0_iter2_reg;
reg   [8:0] trunc_ln647_2_reg_2793_pp0_iter3_reg;
reg   [9:0] p_Result_86_3_reg_2798;
reg   [9:0] p_Result_86_3_reg_2798_pp0_iter2_reg;
reg   [9:0] p_Result_86_3_reg_2798_pp0_iter3_reg;
reg   [6:0] p_Result_87_3_reg_2803;
reg   [6:0] p_Result_87_3_reg_2803_pp0_iter2_reg;
reg   [6:0] p_Result_87_3_reg_2803_pp0_iter3_reg;
reg   [11:0] p_Result_88_3_reg_2808;
reg   [11:0] p_Result_88_3_reg_2808_pp0_iter2_reg;
reg   [11:0] p_Result_88_3_reg_2808_pp0_iter3_reg;
wire   [8:0] trunc_ln647_3_fu_1800_p1;
reg   [8:0] trunc_ln647_3_reg_2813;
reg   [8:0] trunc_ln647_3_reg_2813_pp0_iter2_reg;
reg   [8:0] trunc_ln647_3_reg_2813_pp0_iter3_reg;
wire   [0:0] barrel_read_index_0_V_fu_1804_p2;
reg   [0:0] barrel_read_index_0_V_reg_2818;
reg    ap_enable_reg_pp0_iter1;
wire   [0:0] icmp_ln887_fu_1827_p2;
reg   [0:0] icmp_ln887_reg_2823;
wire   [6:0] barrel_mem_index_0_V_fu_1842_p2;
wire   [0:0] barrel_write_index_0_V_fu_1848_p2;
reg   [0:0] barrel_write_index_0_V_reg_2833;
wire   [0:0] barrel_read_index_1_V_fu_1854_p2;
reg   [0:0] barrel_read_index_1_V_reg_2838;
wire   [0:0] icmp_ln887_1_fu_1877_p2;
reg   [0:0] icmp_ln887_1_reg_2843;
wire   [6:0] barrel_mem_index_1_V_fu_1892_p2;
wire   [0:0] barrel_write_index_1_V_fu_1898_p2;
reg   [0:0] barrel_write_index_1_V_reg_2853;
wire   [0:0] barrel_read_index_2_V_fu_1904_p2;
reg   [0:0] barrel_read_index_2_V_reg_2858;
wire   [0:0] icmp_ln887_2_fu_1927_p2;
reg   [0:0] icmp_ln887_2_reg_2863;
wire   [6:0] barrel_mem_index_2_V_fu_1942_p2;
wire   [0:0] barrel_write_index_2_V_fu_1948_p2;
reg   [0:0] barrel_write_index_2_V_reg_2873;
wire   [0:0] barrel_read_index_3_V_fu_1954_p2;
reg   [0:0] barrel_read_index_3_V_reg_2878;
wire   [0:0] icmp_ln887_3_fu_1977_p2;
reg   [0:0] icmp_ln887_3_reg_2883;
wire   [6:0] barrel_mem_index_3_V_fu_1992_p2;
wire   [0:0] barrel_write_index_3_V_fu_1998_p2;
reg   [0:0] barrel_write_index_3_V_reg_2893;
wire   [0:0] icmp_ln891_fu_2076_p2;
wire   [6:0] nTracks_V_fu_2086_p2;
reg   [6:0] nTracks_V_reg_2907;
reg    ap_enable_reg_pp0_iter2;
wire   [51:0] barrel_fm_0_1_data_V_1_fu_2119_p3;
wire   [51:0] barrel_fm_0_1_data_V_2_fu_2127_p3;
wire   [51:0] barrel_fm_1_1_data_V_1_fu_2162_p3;
wire   [51:0] barrel_fm_1_1_data_V_2_fu_2170_p3;
wire   [51:0] barrel_fm_2_1_data_V_1_fu_2205_p3;
wire   [51:0] barrel_fm_2_1_data_V_2_fu_2213_p3;
wire   [51:0] barrel_fm_3_1_data_V_1_fu_2248_p3;
wire   [51:0] barrel_fm_3_1_data_V_2_fu_2256_p3;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter3;
reg   [51:0] barrel_fm_data_V_3_1_0_reg_549;
reg   [51:0] barrel_fm_data_V_3_0_0_reg_561;
reg   [51:0] barrel_fm_data_V_2_1_0_reg_573;
reg   [51:0] barrel_fm_data_V_2_0_0_reg_585;
reg   [51:0] barrel_fm_data_V_1_1_0_reg_597;
reg   [51:0] barrel_fm_data_V_1_0_0_reg_609;
reg   [51:0] barrel_fm_data_V_0_1_0_reg_621;
reg   [51:0] barrel_fm_data_V_0_0_0_reg_633;
reg   [1:0] phi_ln53_reg_645;
reg   [51:0] barrel_fm_data_V_3_1_1_reg_657;
reg   [51:0] barrel_fm_data_V_3_0_1_reg_667;
reg   [51:0] barrel_fm_data_V_2_1_1_reg_677;
reg   [51:0] barrel_fm_data_V_2_0_1_reg_687;
reg   [51:0] barrel_fm_data_V_1_1_1_reg_697;
reg   [51:0] barrel_fm_data_V_1_0_1_reg_707;
reg   [51:0] barrel_fm_data_V_0_1_1_reg_717;
reg   [51:0] barrel_fm_data_V_0_0_1_reg_727;
reg   [0:0] phi_ln53_1_reg_737;
reg   [6:0] ap_phi_mux_i8_0_i22_phi_fu_753_p4;
reg   [6:0] ap_phi_mux_barrel_mem_index_V_0_020_phi_fu_764_p4;
reg   [6:0] ap_phi_mux_barrel_mem_index_V_1_019_phi_fu_776_p4;
reg   [6:0] ap_phi_mux_barrel_mem_index_V_2_018_phi_fu_788_p4;
reg   [6:0] ap_phi_mux_barrel_mem_index_V_3_017_phi_fu_800_p4;
reg   [0:0] ap_phi_mux_barrel_read_index_V_0_016_phi_fu_812_p4;
reg   [0:0] ap_phi_mux_barrel_read_index_V_1_015_phi_fu_823_p4;
reg   [0:0] ap_phi_mux_barrel_read_index_V_2_014_phi_fu_834_p4;
reg   [0:0] ap_phi_mux_barrel_read_index_V_3_013_phi_fu_845_p4;
reg   [0:0] ap_phi_mux_barrel_write_index_V_0_012_phi_fu_856_p4;
reg   [0:0] ap_phi_mux_barrel_write_index_V_1_011_phi_fu_868_p4;
reg   [0:0] ap_phi_mux_barrel_write_index_V_2_010_phi_fu_880_p4;
reg   [0:0] ap_phi_mux_barrel_write_index_V_3_09_phi_fu_892_p4;
reg   [51:0] ap_phi_mux_barrel_fm_data_V_0_0_38_phi_fu_903_p4;
reg   [51:0] ap_phi_mux_barrel_fm_data_V_0_1_37_phi_fu_913_p4;
reg   [51:0] ap_phi_mux_barrel_fm_data_V_1_0_36_phi_fu_923_p4;
reg   [51:0] ap_phi_mux_barrel_fm_data_V_1_1_35_phi_fu_933_p4;
reg   [51:0] ap_phi_mux_barrel_fm_data_V_2_0_34_phi_fu_943_p4;
reg   [51:0] ap_phi_mux_barrel_fm_data_V_2_1_33_phi_fu_953_p4;
reg   [51:0] ap_phi_mux_barrel_fm_data_V_3_0_32_phi_fu_963_p4;
reg   [51:0] ap_phi_mux_barrel_fm_data_V_3_1_31_phi_fu_973_p4;
reg   [6:0] ap_phi_mux_p_0311_0_i21_phi_fu_984_p4;
wire   [63:0] zext_ln42_1_fu_1241_p1;
wire   [63:0] zext_ln42_2_fu_1254_p1;
wire   [63:0] zext_ln42_3_fu_1267_p1;
wire   [63:0] zext_ln42_4_fu_1280_p1;
wire   [63:0] zext_ln42_fu_2023_p1;
reg    ap_block_pp0_stage0_01001;
wire    ap_CS_fsm_state9;
wire   [51:0] select_ln301_fu_1022_p3;
wire   [51:0] select_ln301_8_fu_1086_p3;
wire   [51:0] select_ln301_9_fu_1093_p3;
wire   [51:0] select_ln301_1_fu_1030_p3;
wire   [51:0] select_ln301_11_fu_1107_p3;
wire   [51:0] select_ln301_12_fu_1114_p3;
wire   [51:0] select_ln301_6_fu_1070_p3;
wire   [51:0] select_ln301_14_fu_1128_p3;
wire   [51:0] select_ln301_15_fu_1135_p3;
wire   [51:0] select_ln301_7_fu_1078_p3;
wire   [51:0] select_ln301_17_fu_1149_p3;
wire   [51:0] select_ln301_18_fu_1156_p3;
wire   [51:0] select_ln301_4_fu_1054_p3;
wire   [51:0] select_ln301_20_fu_1170_p3;
wire   [51:0] select_ln301_5_fu_1062_p3;
wire   [51:0] select_ln301_22_fu_1184_p3;
wire   [51:0] select_ln301_2_fu_1038_p3;
wire   [51:0] select_ln301_3_fu_1046_p3;
wire   [7:0] tmp_4_fu_1233_p3;
wire   [7:0] tmp_5_fu_1246_p3;
wire   [7:0] tmp_6_fu_1259_p3;
wire   [7:0] tmp_7_fu_1272_p3;
wire   [51:0] select_ln647_fu_1291_p3;
wire   [13:0] p_Result_2_fu_1299_p4;
wire   [51:0] select_ln647_1_fu_1320_p3;
wire   [13:0] p_Result_72_0_1_fu_1328_p4;
wire   [0:0] icmp_ln899_fu_1338_p2;
wire   [51:0] select_ln647_2_fu_1350_p3;
wire   [13:0] p_Result_72_0_2_fu_1358_p4;
wire   [0:0] icmp_ln899_1_fu_1368_p2;
wire   [51:0] select_ln647_3_fu_1380_p3;
wire   [13:0] p_Result_72_0_3_fu_1388_p4;
wire   [0:0] icmp_ln899_2_fu_1398_p2;
wire   [0:0] xor_ln899_fu_1344_p2;
wire   [0:0] xor_ln899_1_fu_1374_p2;
wire   [0:0] icmp_ln883_1_fu_1309_p2;
wire   [0:0] xor_ln899_2_fu_1404_p2;
wire   [0:0] and_ln104_1_fu_1416_p2;
wire   [0:0] xor_ln98_fu_1315_p2;
wire   [0:0] and_ln104_3_fu_1422_p2;
wire   [0:0] and_ln104_fu_1410_p2;
wire   [0:0] icmp_ln899_3_fu_1448_p2;
wire   [0:0] icmp_ln899_4_fu_1460_p2;
wire   [0:0] icmp_ln899_5_fu_1472_p2;
wire   [0:0] xor_ln899_3_fu_1454_p2;
wire   [0:0] xor_ln899_4_fu_1466_p2;
wire   [0:0] icmp_ln883_2_fu_1442_p2;
wire   [0:0] xor_ln899_5_fu_1478_p2;
wire   [0:0] and_ln104_6_fu_1490_p2;
wire   [0:0] and_ln104_7_fu_1496_p2;
wire   [0:0] and_ln104_4_fu_1484_p2;
wire   [13:0] select_ln113_fu_1434_p3;
wire   [0:0] icmp_ln899_6_fu_1522_p2;
wire   [0:0] icmp_ln899_7_fu_1534_p2;
wire   [0:0] icmp_ln899_8_fu_1546_p2;
wire   [0:0] xor_ln899_6_fu_1528_p2;
wire   [0:0] xor_ln899_7_fu_1540_p2;
wire   [0:0] icmp_ln883_3_fu_1516_p2;
wire   [0:0] xor_ln899_8_fu_1552_p2;
wire   [0:0] and_ln104_10_fu_1564_p2;
wire   [0:0] and_ln104_12_fu_1570_p2;
wire   [0:0] and_ln104_9_fu_1558_p2;
wire   [13:0] select_ln113_1_fu_1508_p3;
wire   [0:0] icmp_ln899_9_fu_1596_p2;
wire   [0:0] icmp_ln899_10_fu_1608_p2;
wire   [0:0] icmp_ln899_11_fu_1620_p2;
wire   [0:0] xor_ln899_9_fu_1602_p2;
wire   [0:0] xor_ln899_10_fu_1614_p2;
wire   [0:0] icmp_ln883_4_fu_1590_p2;
wire   [0:0] xor_ln899_11_fu_1626_p2;
wire   [0:0] and_ln104_14_fu_1638_p2;
wire   [0:0] and_ln104_15_fu_1644_p2;
wire   [0:0] and_ln104_13_fu_1632_p2;
wire   [13:0] select_ln113_2_fu_1582_p3;
wire   [0:0] xor_ln883_fu_1810_p2;
wire   [6:0] select_ln209_fu_1822_p3;
wire   [0:0] xor_ln883_1_fu_1816_p2;
wire   [0:0] or_ln319_fu_1833_p2;
wire   [6:0] zext_ln700_5_fu_1838_p1;
wire   [0:0] xor_ln883_2_fu_1860_p2;
wire   [6:0] select_ln209_1_fu_1872_p3;
wire   [0:0] xor_ln883_3_fu_1866_p2;
wire   [0:0] or_ln319_1_fu_1883_p2;
wire   [6:0] zext_ln700_6_fu_1888_p1;
wire   [0:0] xor_ln883_4_fu_1910_p2;
wire   [6:0] select_ln209_2_fu_1922_p3;
wire   [0:0] xor_ln883_5_fu_1916_p2;
wire   [0:0] or_ln319_2_fu_1933_p2;
wire   [6:0] zext_ln700_7_fu_1938_p1;
wire   [0:0] xor_ln883_6_fu_1960_p2;
wire   [6:0] select_ln209_3_fu_1972_p3;
wire   [0:0] xor_ln883_7_fu_1966_p2;
wire   [0:0] or_ln319_3_fu_1983_p2;
wire   [6:0] zext_ln700_8_fu_1988_p1;
wire   [0:0] icmp_ln883_fu_2004_p2;
wire   [6:0] select_ln883_fu_2009_p3;
wire   [9:0] tmp_1_fu_2016_p3;
wire   [1:0] zext_ln647_fu_2028_p1;
wire   [1:0] zext_ln647_1_fu_2031_p1;
wire   [1:0] add_ln700_fu_2040_p2;
wire   [1:0] zext_ln647_2_fu_2034_p1;
wire   [1:0] zext_ln700_9_fu_2037_p1;
wire   [1:0] add_ln700_1_fu_2050_p2;
wire   [2:0] zext_ln700_11_fu_2056_p1;
wire   [2:0] zext_ln700_10_fu_2046_p1;
wire   [2:0] add_ln700_2_fu_2060_p2;
wire   [1:0] tmp_2_fu_2066_p4;
wire   [6:0] zext_ln700_1_fu_2082_p1;
wire   [51:0] select_ln414_fu_2092_p3;
wire   [51:0] p_Result_7_fu_2100_p5;
wire   [51:0] barrel_fm_0_0_data_V_fu_2112_p3;
wire   [51:0] select_ln414_3_fu_2135_p3;
wire   [51:0] p_Result_14_1_fu_2143_p5;
wire   [51:0] barrel_fm_1_0_data_V_fu_2155_p3;
wire   [51:0] select_ln414_6_fu_2178_p3;
wire   [51:0] p_Result_14_2_fu_2186_p5;
wire   [51:0] barrel_fm_2_0_data_V_fu_2198_p3;
wire   [51:0] select_ln414_9_fu_2221_p3;
wire   [51:0] p_Result_14_3_fu_2229_p5;
wire   [51:0] barrel_fm_3_0_data_V_fu_2241_p3;
wire   [55:0] trunc_ln414_fu_2264_p1;
wire   [2:0] zext_ln700_fu_2268_p1;
wire   [2:0] zext_ln700_2_fu_2295_p1;
wire   [2:0] zext_ln700_4_fu_2322_p1;
wire   [2:0] zext_ln700_3_fu_2349_p1;
wire   [9:0] select_ln104_fu_2271_p3;
wire   [6:0] select_ln104_1_fu_2277_p3;
wire   [11:0] select_ln104_2_fu_2283_p3;
wire   [8:0] select_ln104_3_fu_2289_p3;
wire   [45:0] p_Result_1_fu_2395_p7;
wire   [9:0] select_ln104_4_fu_2298_p3;
wire   [6:0] select_ln104_5_fu_2304_p3;
wire   [11:0] select_ln104_6_fu_2310_p3;
wire   [8:0] select_ln104_7_fu_2316_p3;
wire   [45:0] p_Result_152_1_fu_2418_p7;
wire   [9:0] select_ln104_8_fu_2325_p3;
wire   [6:0] select_ln104_9_fu_2331_p3;
wire   [11:0] select_ln104_10_fu_2337_p3;
wire   [8:0] select_ln104_11_fu_2343_p3;
wire   [45:0] p_Result_154_2_fu_2441_p7;
wire   [9:0] select_ln104_12_fu_2352_p3;
wire   [6:0] select_ln104_13_fu_2358_p3;
wire   [11:0] select_ln104_14_fu_2364_p3;
wire   [8:0] select_ln104_15_fu_2370_p3;
wire   [45:0] p_Result_156_3_fu_2464_p7;
wire    ap_CS_fsm_state10;
reg   [5:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 bx_o_V_1_data_reg = 3'd0;
#0 bx_o_V_1_vld_reg = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln82_fu_1285_p2 == 1'd1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state3) & (ap_phi_mux_phi_ln53_1_phi_fu_741_p4 == 1'd1) & (icmp_ln53_fu_1212_p2 == 1'd1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end else if (((1'b1 == ap_CS_fsm_state3) & (ap_phi_mux_phi_ln53_1_phi_fu_741_p4 == 1'd1) & (icmp_ln53_fu_1212_p2 == 1'd1))) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_phi_ln53_1_phi_fu_741_p4 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        barrel_fm_data_V_0_0_1_reg_727 <= select_ln301_25_fu_1205_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        barrel_fm_data_V_0_0_1_reg_727 <= barrel_fm_data_V_0_0_0_reg_633;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln82_reg_2676_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        barrel_fm_data_V_0_0_38_reg_900 <= barrel_fm_0_1_data_V_2_fu_2127_p3;
    end else if (((1'b1 == ap_CS_fsm_state3) & (ap_phi_mux_phi_ln53_1_phi_fu_741_p4 == 1'd1) & (icmp_ln53_fu_1212_p2 == 1'd1))) begin
        barrel_fm_data_V_0_0_38_reg_900 <= select_ln301_25_fu_1205_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_phi_ln53_1_phi_fu_741_p4 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        barrel_fm_data_V_0_1_1_reg_717 <= select_ln301_24_fu_1198_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        barrel_fm_data_V_0_1_1_reg_717 <= barrel_fm_data_V_0_1_0_reg_621;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln82_reg_2676_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        barrel_fm_data_V_0_1_37_reg_910 <= barrel_fm_0_1_data_V_1_fu_2119_p3;
    end else if (((1'b1 == ap_CS_fsm_state3) & (ap_phi_mux_phi_ln53_1_phi_fu_741_p4 == 1'd1) & (icmp_ln53_fu_1212_p2 == 1'd1))) begin
        barrel_fm_data_V_0_1_37_reg_910 <= select_ln301_24_fu_1198_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_phi_ln53_1_phi_fu_741_p4 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        barrel_fm_data_V_1_0_1_reg_707 <= select_ln301_23_fu_1191_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        barrel_fm_data_V_1_0_1_reg_707 <= barrel_fm_data_V_1_0_0_reg_609;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln82_reg_2676_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        barrel_fm_data_V_1_0_36_reg_920 <= barrel_fm_1_1_data_V_2_fu_2170_p3;
    end else if (((1'b1 == ap_CS_fsm_state3) & (ap_phi_mux_phi_ln53_1_phi_fu_741_p4 == 1'd1) & (icmp_ln53_fu_1212_p2 == 1'd1))) begin
        barrel_fm_data_V_1_0_36_reg_920 <= select_ln301_23_fu_1191_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_phi_ln53_1_phi_fu_741_p4 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        barrel_fm_data_V_1_1_1_reg_697 <= select_ln301_21_fu_1177_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        barrel_fm_data_V_1_1_1_reg_697 <= barrel_fm_data_V_1_1_0_reg_597;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln82_reg_2676_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        barrel_fm_data_V_1_1_35_reg_930 <= barrel_fm_1_1_data_V_1_fu_2162_p3;
    end else if (((1'b1 == ap_CS_fsm_state3) & (ap_phi_mux_phi_ln53_1_phi_fu_741_p4 == 1'd1) & (icmp_ln53_fu_1212_p2 == 1'd1))) begin
        barrel_fm_data_V_1_1_35_reg_930 <= select_ln301_21_fu_1177_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_phi_ln53_1_phi_fu_741_p4 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        barrel_fm_data_V_2_0_1_reg_687 <= select_ln301_19_fu_1163_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        barrel_fm_data_V_2_0_1_reg_687 <= barrel_fm_data_V_2_0_0_reg_585;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln82_reg_2676_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        barrel_fm_data_V_2_0_34_reg_940 <= barrel_fm_2_1_data_V_2_fu_2213_p3;
    end else if (((1'b1 == ap_CS_fsm_state3) & (ap_phi_mux_phi_ln53_1_phi_fu_741_p4 == 1'd1) & (icmp_ln53_fu_1212_p2 == 1'd1))) begin
        barrel_fm_data_V_2_0_34_reg_940 <= select_ln301_19_fu_1163_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_phi_ln53_1_phi_fu_741_p4 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        barrel_fm_data_V_2_1_1_reg_677 <= select_ln301_16_fu_1142_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        barrel_fm_data_V_2_1_1_reg_677 <= barrel_fm_data_V_2_1_0_reg_573;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln82_reg_2676_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        barrel_fm_data_V_2_1_33_reg_950 <= barrel_fm_2_1_data_V_1_fu_2205_p3;
    end else if (((1'b1 == ap_CS_fsm_state3) & (ap_phi_mux_phi_ln53_1_phi_fu_741_p4 == 1'd1) & (icmp_ln53_fu_1212_p2 == 1'd1))) begin
        barrel_fm_data_V_2_1_33_reg_950 <= select_ln301_16_fu_1142_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_phi_ln53_1_phi_fu_741_p4 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        barrel_fm_data_V_3_0_1_reg_667 <= select_ln301_13_fu_1121_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        barrel_fm_data_V_3_0_1_reg_667 <= barrel_fm_data_V_3_0_0_reg_561;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln82_reg_2676_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        barrel_fm_data_V_3_0_32_reg_960 <= barrel_fm_3_1_data_V_2_fu_2256_p3;
    end else if (((1'b1 == ap_CS_fsm_state3) & (ap_phi_mux_phi_ln53_1_phi_fu_741_p4 == 1'd1) & (icmp_ln53_fu_1212_p2 == 1'd1))) begin
        barrel_fm_data_V_3_0_32_reg_960 <= select_ln301_13_fu_1121_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_phi_ln53_1_phi_fu_741_p4 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        barrel_fm_data_V_3_1_1_reg_657 <= select_ln301_10_fu_1100_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        barrel_fm_data_V_3_1_1_reg_657 <= barrel_fm_data_V_3_1_0_reg_549;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln82_reg_2676_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        barrel_fm_data_V_3_1_31_reg_970 <= barrel_fm_3_1_data_V_1_fu_2248_p3;
    end else if (((1'b1 == ap_CS_fsm_state3) & (ap_phi_mux_phi_ln53_1_phi_fu_741_p4 == 1'd1) & (icmp_ln53_fu_1212_p2 == 1'd1))) begin
        barrel_fm_data_V_3_1_31_reg_970 <= select_ln301_10_fu_1100_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln82_reg_2676 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        barrel_mem_index_V_0_020_reg_760 <= barrel_mem_index_0_V_fu_1842_p2;
    end else if (((1'b1 == ap_CS_fsm_state3) & (ap_phi_mux_phi_ln53_1_phi_fu_741_p4 == 1'd1) & (icmp_ln53_fu_1212_p2 == 1'd1))) begin
        barrel_mem_index_V_0_020_reg_760 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln82_reg_2676 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        barrel_mem_index_V_1_019_reg_772 <= barrel_mem_index_1_V_fu_1892_p2;
    end else if (((1'b1 == ap_CS_fsm_state3) & (ap_phi_mux_phi_ln53_1_phi_fu_741_p4 == 1'd1) & (icmp_ln53_fu_1212_p2 == 1'd1))) begin
        barrel_mem_index_V_1_019_reg_772 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln82_reg_2676 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        barrel_mem_index_V_2_018_reg_784 <= barrel_mem_index_2_V_fu_1942_p2;
    end else if (((1'b1 == ap_CS_fsm_state3) & (ap_phi_mux_phi_ln53_1_phi_fu_741_p4 == 1'd1) & (icmp_ln53_fu_1212_p2 == 1'd1))) begin
        barrel_mem_index_V_2_018_reg_784 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln82_reg_2676 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        barrel_mem_index_V_3_017_reg_796 <= barrel_mem_index_3_V_fu_1992_p2;
    end else if (((1'b1 == ap_CS_fsm_state3) & (ap_phi_mux_phi_ln53_1_phi_fu_741_p4 == 1'd1) & (icmp_ln53_fu_1212_p2 == 1'd1))) begin
        barrel_mem_index_V_3_017_reg_796 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln82_reg_2676_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        barrel_read_index_V_0_016_reg_808 <= barrel_read_index_0_V_reg_2818;
    end else if (((1'b1 == ap_CS_fsm_state3) & (ap_phi_mux_phi_ln53_1_phi_fu_741_p4 == 1'd1) & (icmp_ln53_fu_1212_p2 == 1'd1))) begin
        barrel_read_index_V_0_016_reg_808 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln82_reg_2676_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        barrel_read_index_V_1_015_reg_819 <= barrel_read_index_1_V_reg_2838;
    end else if (((1'b1 == ap_CS_fsm_state3) & (ap_phi_mux_phi_ln53_1_phi_fu_741_p4 == 1'd1) & (icmp_ln53_fu_1212_p2 == 1'd1))) begin
        barrel_read_index_V_1_015_reg_819 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln82_reg_2676_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        barrel_read_index_V_2_014_reg_830 <= barrel_read_index_2_V_reg_2858;
    end else if (((1'b1 == ap_CS_fsm_state3) & (ap_phi_mux_phi_ln53_1_phi_fu_741_p4 == 1'd1) & (icmp_ln53_fu_1212_p2 == 1'd1))) begin
        barrel_read_index_V_2_014_reg_830 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln82_reg_2676_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        barrel_read_index_V_3_013_reg_841 <= barrel_read_index_3_V_reg_2878;
    end else if (((1'b1 == ap_CS_fsm_state3) & (ap_phi_mux_phi_ln53_1_phi_fu_741_p4 == 1'd1) & (icmp_ln53_fu_1212_p2 == 1'd1))) begin
        barrel_read_index_V_3_013_reg_841 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln82_reg_2676_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        barrel_write_index_V_0_012_reg_852 <= barrel_write_index_0_V_reg_2833;
    end else if (((1'b1 == ap_CS_fsm_state3) & (ap_phi_mux_phi_ln53_1_phi_fu_741_p4 == 1'd1) & (icmp_ln53_fu_1212_p2 == 1'd1))) begin
        barrel_write_index_V_0_012_reg_852 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln82_reg_2676_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        barrel_write_index_V_1_011_reg_864 <= barrel_write_index_1_V_reg_2853;
    end else if (((1'b1 == ap_CS_fsm_state3) & (ap_phi_mux_phi_ln53_1_phi_fu_741_p4 == 1'd1) & (icmp_ln53_fu_1212_p2 == 1'd1))) begin
        barrel_write_index_V_1_011_reg_864 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln82_reg_2676_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        barrel_write_index_V_2_010_reg_876 <= barrel_write_index_2_V_reg_2873;
    end else if (((1'b1 == ap_CS_fsm_state3) & (ap_phi_mux_phi_ln53_1_phi_fu_741_p4 == 1'd1) & (icmp_ln53_fu_1212_p2 == 1'd1))) begin
        barrel_write_index_V_2_010_reg_876 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln82_reg_2676_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        barrel_write_index_V_3_09_reg_888 <= barrel_write_index_3_V_reg_2893;
    end else if (((1'b1 == ap_CS_fsm_state3) & (ap_phi_mux_phi_ln53_1_phi_fu_741_p4 == 1'd1) & (icmp_ln53_fu_1212_p2 == 1'd1))) begin
        barrel_write_index_V_3_09_reg_888 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (bx_o_V_1_vld_reg == 1'b0) & (bx_o_V_1_vld_in == 1'b1))) begin
        bx_o_V_1_vld_reg <= 1'b1;
    end else if (((bx_o_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (bx_o_V_1_vld_reg == 1'b1))) begin
        bx_o_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln82_reg_2676 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i8_0_i22_reg_749 <= i_reg_2603;
    end else if (((1'b1 == ap_CS_fsm_state3) & (ap_phi_mux_phi_ln53_1_phi_fu_741_p4 == 1'd1) & (icmp_ln53_fu_1212_p2 == 1'd1))) begin
        i8_0_i22_reg_749 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln82_reg_2676_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0311_0_i21_reg_980 <= nTracks_V_reg_2907;
    end else if (((1'b1 == ap_CS_fsm_state3) & (ap_phi_mux_phi_ln53_1_phi_fu_741_p4 == 1'd1) & (icmp_ln53_fu_1212_p2 == 1'd1))) begin
        p_0311_0_i21_reg_980 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_phi_ln53_1_phi_fu_741_p4 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        phi_ln53_1_reg_737 <= xor_ln53_fu_1016_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        phi_ln53_1_reg_737 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln53_fu_1212_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (ap_phi_mux_phi_ln53_1_phi_fu_741_p4 == 1'd1))) begin
        phi_ln53_reg_645 <= add_ln53_reg_2494;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        phi_ln53_reg_645 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln53_reg_2494 <= add_ln53_fu_992_p2;
        icmp_ln301_1_reg_2511 <= icmp_ln301_1_fu_1004_p2;
        icmp_ln301_2_reg_2519 <= icmp_ln301_2_fu_1010_p2;
        icmp_ln301_reg_2499 <= icmp_ln301_fu_998_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln104_11_reg_2716 <= and_ln104_11_fu_1650_p2;
        and_ln104_2_reg_2680 <= and_ln104_2_fu_1428_p2;
        and_ln104_5_reg_2692 <= and_ln104_5_fu_1502_p2;
        and_ln104_8_reg_2704 <= and_ln104_8_fu_1576_p2;
        barrelFullMatches_0_nentries_0_V_read_reg_2621 <= barrelFullMatches_0_nentries_0_V;
        barrelFullMatches_0_nentries_1_V_read_reg_2616 <= barrelFullMatches_0_nentries_1_V;
        barrelFullMatches_1_nentries_0_V_read_reg_2636 <= barrelFullMatches_1_nentries_0_V;
        barrelFullMatches_1_nentries_1_V_read_reg_2631 <= barrelFullMatches_1_nentries_1_V;
        barrelFullMatches_2_nentries_0_V_read_reg_2651 <= barrelFullMatches_2_nentries_0_V;
        barrelFullMatches_2_nentries_1_V_read_reg_2646 <= barrelFullMatches_2_nentries_1_V;
        barrelFullMatches_3_nentries_0_V_read_reg_2666 <= barrelFullMatches_3_nentries_0_V;
        barrelFullMatches_3_nentries_1_V_read_reg_2661 <= barrelFullMatches_3_nentries_1_V;
        empty_V_reg_2594 <= empty_V_fu_1218_p2;
        icmp_ln82_reg_2676 <= icmp_ln82_fu_1285_p2;
        icmp_ln82_reg_2676_pp0_iter1_reg <= icmp_ln82_reg_2676;
        icmp_ln887_1_reg_2843 <= icmp_ln887_1_fu_1877_p2;
        icmp_ln887_2_reg_2863 <= icmp_ln887_2_fu_1927_p2;
        icmp_ln887_3_reg_2883 <= icmp_ln887_3_fu_1977_p2;
        icmp_ln887_reg_2823 <= icmp_ln887_fu_1827_p2;
        lhs_V_reg_2728 <= lhs_V_fu_1656_p3;
        p_Result_3_reg_2738 <= {{select_ln647_fu_1291_p3[37:28]}};
        p_Result_4_reg_2743 <= {{select_ln647_fu_1291_p3[27:21]}};
        p_Result_5_reg_2748 <= {{select_ln647_fu_1291_p3[20:9]}};
        p_Result_86_1_reg_2758 <= {{select_ln647_1_fu_1320_p3[37:28]}};
        p_Result_86_2_reg_2778 <= {{select_ln647_2_fu_1350_p3[37:28]}};
        p_Result_86_3_reg_2798 <= {{select_ln647_3_fu_1380_p3[37:28]}};
        p_Result_87_1_reg_2763 <= {{select_ln647_1_fu_1320_p3[27:21]}};
        p_Result_87_2_reg_2783 <= {{select_ln647_2_fu_1350_p3[27:21]}};
        p_Result_87_3_reg_2803 <= {{select_ln647_3_fu_1380_p3[27:21]}};
        p_Result_88_1_reg_2768 <= {{select_ln647_1_fu_1320_p3[20:9]}};
        p_Result_88_2_reg_2788 <= {{select_ln647_2_fu_1350_p3[20:9]}};
        p_Result_88_3_reg_2808 <= {{select_ln647_3_fu_1380_p3[20:9]}};
        trunc_ln142_reg_2733 <= trunc_ln142_fu_1664_p1;
        trunc_ln209_reg_2608 <= trunc_ln209_fu_1230_p1;
        trunc_ln647_1_reg_2773 <= trunc_ln647_1_fu_1732_p1;
        trunc_ln647_2_reg_2793 <= trunc_ln647_2_fu_1766_p1;
        trunc_ln647_3_reg_2813 <= trunc_ln647_3_fu_1800_p1;
        trunc_ln647_reg_2753 <= trunc_ln647_fu_1698_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        and_ln104_11_reg_2716_pp0_iter2_reg <= and_ln104_11_reg_2716;
        and_ln104_11_reg_2716_pp0_iter3_reg <= and_ln104_11_reg_2716_pp0_iter2_reg;
        and_ln104_2_reg_2680_pp0_iter2_reg <= and_ln104_2_reg_2680;
        and_ln104_2_reg_2680_pp0_iter3_reg <= and_ln104_2_reg_2680_pp0_iter2_reg;
        and_ln104_5_reg_2692_pp0_iter2_reg <= and_ln104_5_reg_2692;
        and_ln104_5_reg_2692_pp0_iter3_reg <= and_ln104_5_reg_2692_pp0_iter2_reg;
        and_ln104_8_reg_2704_pp0_iter2_reg <= and_ln104_8_reg_2704;
        and_ln104_8_reg_2704_pp0_iter3_reg <= and_ln104_8_reg_2704_pp0_iter2_reg;
        icmp_ln82_reg_2676_pp0_iter2_reg <= icmp_ln82_reg_2676_pp0_iter1_reg;
        icmp_ln891_reg_2903 <= icmp_ln891_fu_2076_p2;
        icmp_ln891_reg_2903_pp0_iter3_reg <= icmp_ln891_reg_2903;
        p_0311_0_i21_reg_980_pp0_iter3_reg <= p_0311_0_i21_reg_980;
        p_Result_3_reg_2738_pp0_iter2_reg <= p_Result_3_reg_2738;
        p_Result_3_reg_2738_pp0_iter3_reg <= p_Result_3_reg_2738_pp0_iter2_reg;
        p_Result_4_reg_2743_pp0_iter2_reg <= p_Result_4_reg_2743;
        p_Result_4_reg_2743_pp0_iter3_reg <= p_Result_4_reg_2743_pp0_iter2_reg;
        p_Result_5_reg_2748_pp0_iter2_reg <= p_Result_5_reg_2748;
        p_Result_5_reg_2748_pp0_iter3_reg <= p_Result_5_reg_2748_pp0_iter2_reg;
        p_Result_86_1_reg_2758_pp0_iter2_reg <= p_Result_86_1_reg_2758;
        p_Result_86_1_reg_2758_pp0_iter3_reg <= p_Result_86_1_reg_2758_pp0_iter2_reg;
        p_Result_86_2_reg_2778_pp0_iter2_reg <= p_Result_86_2_reg_2778;
        p_Result_86_2_reg_2778_pp0_iter3_reg <= p_Result_86_2_reg_2778_pp0_iter2_reg;
        p_Result_86_3_reg_2798_pp0_iter2_reg <= p_Result_86_3_reg_2798;
        p_Result_86_3_reg_2798_pp0_iter3_reg <= p_Result_86_3_reg_2798_pp0_iter2_reg;
        p_Result_87_1_reg_2763_pp0_iter2_reg <= p_Result_87_1_reg_2763;
        p_Result_87_1_reg_2763_pp0_iter3_reg <= p_Result_87_1_reg_2763_pp0_iter2_reg;
        p_Result_87_2_reg_2783_pp0_iter2_reg <= p_Result_87_2_reg_2783;
        p_Result_87_2_reg_2783_pp0_iter3_reg <= p_Result_87_2_reg_2783_pp0_iter2_reg;
        p_Result_87_3_reg_2803_pp0_iter2_reg <= p_Result_87_3_reg_2803;
        p_Result_87_3_reg_2803_pp0_iter3_reg <= p_Result_87_3_reg_2803_pp0_iter2_reg;
        p_Result_88_1_reg_2768_pp0_iter2_reg <= p_Result_88_1_reg_2768;
        p_Result_88_1_reg_2768_pp0_iter3_reg <= p_Result_88_1_reg_2768_pp0_iter2_reg;
        p_Result_88_2_reg_2788_pp0_iter2_reg <= p_Result_88_2_reg_2788;
        p_Result_88_2_reg_2788_pp0_iter3_reg <= p_Result_88_2_reg_2788_pp0_iter2_reg;
        p_Result_88_3_reg_2808_pp0_iter2_reg <= p_Result_88_3_reg_2808;
        p_Result_88_3_reg_2808_pp0_iter3_reg <= p_Result_88_3_reg_2808_pp0_iter2_reg;
        trunc_ln647_1_reg_2773_pp0_iter2_reg <= trunc_ln647_1_reg_2773;
        trunc_ln647_1_reg_2773_pp0_iter3_reg <= trunc_ln647_1_reg_2773_pp0_iter2_reg;
        trunc_ln647_2_reg_2793_pp0_iter2_reg <= trunc_ln647_2_reg_2793;
        trunc_ln647_2_reg_2793_pp0_iter3_reg <= trunc_ln647_2_reg_2793_pp0_iter2_reg;
        trunc_ln647_3_reg_2813_pp0_iter2_reg <= trunc_ln647_3_reg_2813;
        trunc_ln647_3_reg_2813_pp0_iter3_reg <= trunc_ln647_3_reg_2813_pp0_iter2_reg;
        trunc_ln647_reg_2753_pp0_iter2_reg <= trunc_ln647_reg_2753;
        trunc_ln647_reg_2753_pp0_iter3_reg <= trunc_ln647_reg_2753_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln53_fu_1212_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (ap_phi_mux_phi_ln53_1_phi_fu_741_p4 == 1'd1))) begin
        barrel_fm_data_V_0_0_0_reg_633 <= select_ln301_25_fu_1205_p3;
        barrel_fm_data_V_0_1_0_reg_621 <= select_ln301_24_fu_1198_p3;
        barrel_fm_data_V_1_0_0_reg_609 <= select_ln301_23_fu_1191_p3;
        barrel_fm_data_V_1_1_0_reg_597 <= select_ln301_21_fu_1177_p3;
        barrel_fm_data_V_2_0_0_reg_585 <= select_ln301_19_fu_1163_p3;
        barrel_fm_data_V_2_1_0_reg_573 <= select_ln301_16_fu_1142_p3;
        barrel_fm_data_V_3_0_0_reg_561 <= select_ln301_13_fu_1121_p3;
        barrel_fm_data_V_3_1_0_reg_549 <= select_ln301_10_fu_1100_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        barrel_read_index_0_V_reg_2818 <= barrel_read_index_0_V_fu_1804_p2;
        barrel_read_index_1_V_reg_2838 <= barrel_read_index_1_V_fu_1854_p2;
        barrel_read_index_2_V_reg_2858 <= barrel_read_index_2_V_fu_1904_p2;
        barrel_read_index_3_V_reg_2878 <= barrel_read_index_3_V_fu_1954_p2;
        barrel_write_index_0_V_reg_2833 <= barrel_write_index_0_V_fu_1848_p2;
        barrel_write_index_1_V_reg_2853 <= barrel_write_index_1_V_fu_1898_p2;
        barrel_write_index_2_V_reg_2873 <= barrel_write_index_2_V_fu_1948_p2;
        barrel_write_index_3_V_reg_2893 <= barrel_write_index_3_V_fu_1998_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (bx_o_V_1_vld_reg == 1'b0) & (bx_o_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (1'b1 == 1'b1) & (bx_o_V_1_vld_in == 1'b1) & (bx_o_V_1_vld_reg == 1'b1)))) begin
        bx_o_V_1_data_reg <= bx_V;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_reg_2603 <= i_fu_1224_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        nTracks_V_reg_2907 <= nTracks_V_fu_2086_p2;
    end
end

always @ (*) begin
    if (((bx_o_V_1_ack_in == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln82_reg_2676_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_barrel_fm_data_V_0_0_38_phi_fu_903_p4 = barrel_fm_0_1_data_V_2_fu_2127_p3;
    end else begin
        ap_phi_mux_barrel_fm_data_V_0_0_38_phi_fu_903_p4 = barrel_fm_data_V_0_0_38_reg_900;
    end
end

always @ (*) begin
    if (((icmp_ln82_reg_2676_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_barrel_fm_data_V_0_1_37_phi_fu_913_p4 = barrel_fm_0_1_data_V_1_fu_2119_p3;
    end else begin
        ap_phi_mux_barrel_fm_data_V_0_1_37_phi_fu_913_p4 = barrel_fm_data_V_0_1_37_reg_910;
    end
end

always @ (*) begin
    if (((icmp_ln82_reg_2676_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_barrel_fm_data_V_1_0_36_phi_fu_923_p4 = barrel_fm_1_1_data_V_2_fu_2170_p3;
    end else begin
        ap_phi_mux_barrel_fm_data_V_1_0_36_phi_fu_923_p4 = barrel_fm_data_V_1_0_36_reg_920;
    end
end

always @ (*) begin
    if (((icmp_ln82_reg_2676_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_barrel_fm_data_V_1_1_35_phi_fu_933_p4 = barrel_fm_1_1_data_V_1_fu_2162_p3;
    end else begin
        ap_phi_mux_barrel_fm_data_V_1_1_35_phi_fu_933_p4 = barrel_fm_data_V_1_1_35_reg_930;
    end
end

always @ (*) begin
    if (((icmp_ln82_reg_2676_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_barrel_fm_data_V_2_0_34_phi_fu_943_p4 = barrel_fm_2_1_data_V_2_fu_2213_p3;
    end else begin
        ap_phi_mux_barrel_fm_data_V_2_0_34_phi_fu_943_p4 = barrel_fm_data_V_2_0_34_reg_940;
    end
end

always @ (*) begin
    if (((icmp_ln82_reg_2676_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_barrel_fm_data_V_2_1_33_phi_fu_953_p4 = barrel_fm_2_1_data_V_1_fu_2205_p3;
    end else begin
        ap_phi_mux_barrel_fm_data_V_2_1_33_phi_fu_953_p4 = barrel_fm_data_V_2_1_33_reg_950;
    end
end

always @ (*) begin
    if (((icmp_ln82_reg_2676_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_barrel_fm_data_V_3_0_32_phi_fu_963_p4 = barrel_fm_3_1_data_V_2_fu_2256_p3;
    end else begin
        ap_phi_mux_barrel_fm_data_V_3_0_32_phi_fu_963_p4 = barrel_fm_data_V_3_0_32_reg_960;
    end
end

always @ (*) begin
    if (((icmp_ln82_reg_2676_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_barrel_fm_data_V_3_1_31_phi_fu_973_p4 = barrel_fm_3_1_data_V_1_fu_2248_p3;
    end else begin
        ap_phi_mux_barrel_fm_data_V_3_1_31_phi_fu_973_p4 = barrel_fm_data_V_3_1_31_reg_970;
    end
end

always @ (*) begin
    if (((icmp_ln82_reg_2676 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_barrel_mem_index_V_0_020_phi_fu_764_p4 = barrel_mem_index_0_V_fu_1842_p2;
    end else begin
        ap_phi_mux_barrel_mem_index_V_0_020_phi_fu_764_p4 = barrel_mem_index_V_0_020_reg_760;
    end
end

always @ (*) begin
    if (((icmp_ln82_reg_2676 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_barrel_mem_index_V_1_019_phi_fu_776_p4 = barrel_mem_index_1_V_fu_1892_p2;
    end else begin
        ap_phi_mux_barrel_mem_index_V_1_019_phi_fu_776_p4 = barrel_mem_index_V_1_019_reg_772;
    end
end

always @ (*) begin
    if (((icmp_ln82_reg_2676 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_barrel_mem_index_V_2_018_phi_fu_788_p4 = barrel_mem_index_2_V_fu_1942_p2;
    end else begin
        ap_phi_mux_barrel_mem_index_V_2_018_phi_fu_788_p4 = barrel_mem_index_V_2_018_reg_784;
    end
end

always @ (*) begin
    if (((icmp_ln82_reg_2676 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_barrel_mem_index_V_3_017_phi_fu_800_p4 = barrel_mem_index_3_V_fu_1992_p2;
    end else begin
        ap_phi_mux_barrel_mem_index_V_3_017_phi_fu_800_p4 = barrel_mem_index_V_3_017_reg_796;
    end
end

always @ (*) begin
    if (((icmp_ln82_reg_2676_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_barrel_read_index_V_0_016_phi_fu_812_p4 = barrel_read_index_0_V_reg_2818;
    end else begin
        ap_phi_mux_barrel_read_index_V_0_016_phi_fu_812_p4 = barrel_read_index_V_0_016_reg_808;
    end
end

always @ (*) begin
    if (((icmp_ln82_reg_2676_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_barrel_read_index_V_1_015_phi_fu_823_p4 = barrel_read_index_1_V_reg_2838;
    end else begin
        ap_phi_mux_barrel_read_index_V_1_015_phi_fu_823_p4 = barrel_read_index_V_1_015_reg_819;
    end
end

always @ (*) begin
    if (((icmp_ln82_reg_2676_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_barrel_read_index_V_2_014_phi_fu_834_p4 = barrel_read_index_2_V_reg_2858;
    end else begin
        ap_phi_mux_barrel_read_index_V_2_014_phi_fu_834_p4 = barrel_read_index_V_2_014_reg_830;
    end
end

always @ (*) begin
    if (((icmp_ln82_reg_2676_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_barrel_read_index_V_3_013_phi_fu_845_p4 = barrel_read_index_3_V_reg_2878;
    end else begin
        ap_phi_mux_barrel_read_index_V_3_013_phi_fu_845_p4 = barrel_read_index_V_3_013_reg_841;
    end
end

always @ (*) begin
    if (((icmp_ln82_reg_2676_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_barrel_write_index_V_0_012_phi_fu_856_p4 = barrel_write_index_0_V_reg_2833;
    end else begin
        ap_phi_mux_barrel_write_index_V_0_012_phi_fu_856_p4 = barrel_write_index_V_0_012_reg_852;
    end
end

always @ (*) begin
    if (((icmp_ln82_reg_2676_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_barrel_write_index_V_1_011_phi_fu_868_p4 = barrel_write_index_1_V_reg_2853;
    end else begin
        ap_phi_mux_barrel_write_index_V_1_011_phi_fu_868_p4 = barrel_write_index_V_1_011_reg_864;
    end
end

always @ (*) begin
    if (((icmp_ln82_reg_2676_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_barrel_write_index_V_2_010_phi_fu_880_p4 = barrel_write_index_2_V_reg_2873;
    end else begin
        ap_phi_mux_barrel_write_index_V_2_010_phi_fu_880_p4 = barrel_write_index_V_2_010_reg_876;
    end
end

always @ (*) begin
    if (((icmp_ln82_reg_2676_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_barrel_write_index_V_3_09_phi_fu_892_p4 = barrel_write_index_3_V_reg_2893;
    end else begin
        ap_phi_mux_barrel_write_index_V_3_09_phi_fu_892_p4 = barrel_write_index_V_3_09_reg_888;
    end
end

always @ (*) begin
    if (((icmp_ln82_reg_2676 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_i8_0_i22_phi_fu_753_p4 = i_reg_2603;
    end else begin
        ap_phi_mux_i8_0_i22_phi_fu_753_p4 = i8_0_i22_reg_749;
    end
end

always @ (*) begin
    if (((icmp_ln82_reg_2676_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_p_0311_0_i21_phi_fu_984_p4 = nTracks_V_reg_2907;
    end else begin
        ap_phi_mux_p_0311_0_i21_phi_fu_984_p4 = p_0311_0_i21_reg_980;
    end
end

always @ (*) begin
    if (((bx_o_V_1_ack_in == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        barrelFullMatches_0_dataarray_data_V_ce0 = 1'b1;
    end else begin
        barrelFullMatches_0_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        barrelFullMatches_1_dataarray_data_V_ce0 = 1'b1;
    end else begin
        barrelFullMatches_1_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        barrelFullMatches_2_dataarray_data_V_ce0 = 1'b1;
    end else begin
        barrelFullMatches_2_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        barrelFullMatches_3_dataarray_data_V_ce0 = 1'b1;
    end else begin
        barrelFullMatches_3_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln891_reg_2903_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        barrelStubWords_0_V_blk_n = barrelStubWords_0_V_full_n;
    end else begin
        barrelStubWords_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln891_reg_2903_pp0_iter3_reg == 1'd1))) begin
        barrelStubWords_0_V_write = 1'b1;
    end else begin
        barrelStubWords_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln891_reg_2903_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        barrelStubWords_1_V_blk_n = barrelStubWords_1_V_full_n;
    end else begin
        barrelStubWords_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln891_reg_2903_pp0_iter3_reg == 1'd1))) begin
        barrelStubWords_1_V_write = 1'b1;
    end else begin
        barrelStubWords_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln891_reg_2903_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        barrelStubWords_2_V_blk_n = barrelStubWords_2_V_full_n;
    end else begin
        barrelStubWords_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln891_reg_2903_pp0_iter3_reg == 1'd1))) begin
        barrelStubWords_2_V_write = 1'b1;
    end else begin
        barrelStubWords_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln891_reg_2903_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        barrelStubWords_3_V_blk_n = barrelStubWords_3_V_full_n;
    end else begin
        barrelStubWords_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln891_reg_2903_pp0_iter3_reg == 1'd1))) begin
        barrelStubWords_3_V_write = 1'b1;
    end else begin
        barrelStubWords_3_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((bx_o_V_1_vld_reg == 1'b0) | ((1'b1 == 1'b1) & (bx_o_V_1_vld_reg == 1'b1)))) begin
        bx_o_V_1_ack_in = 1'b1;
    end else begin
        bx_o_V_1_ack_in = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        bx_o_V_1_vld_in = 1'b1;
    end else begin
        bx_o_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln891_reg_2903_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        trackWord_V_blk_n = trackWord_V_full_n;
    end else begin
        trackWord_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln891_reg_2903_pp0_iter3_reg == 1'd1))) begin
        trackWord_V_write = 1'b1;
    end else begin
        trackWord_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        trackletParameters_0_dataarray_data_V_ce0 = 1'b1;
    end else begin
        trackletParameters_0_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (ap_phi_mux_phi_ln53_1_phi_fu_741_p4 == 1'd1) & (icmp_ln53_fu_1212_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((icmp_ln53_fu_1212_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (ap_phi_mux_phi_ln53_1_phi_fu_741_p4 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((ap_enable_reg_pp0_iter3 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_enable_reg_pp0_iter3 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((bx_o_V_1_ack_in == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln53_fu_992_p2 = (phi_ln53_reg_645 + 2'd1);

assign add_ln700_1_fu_2050_p2 = (zext_ln647_2_fu_2034_p1 + zext_ln700_9_fu_2037_p1);

assign add_ln700_2_fu_2060_p2 = (zext_ln700_11_fu_2056_p1 + zext_ln700_10_fu_2046_p1);

assign add_ln700_fu_2040_p2 = (zext_ln647_fu_2028_p1 + zext_ln647_1_fu_2031_p1);

assign and_ln104_10_fu_1564_p2 = (xor_ln899_8_fu_1552_p2 & icmp_ln883_3_fu_1516_p2);

assign and_ln104_11_fu_1650_p2 = (and_ln104_15_fu_1644_p2 & and_ln104_13_fu_1632_p2);

assign and_ln104_12_fu_1570_p2 = (xor_ln98_fu_1315_p2 & and_ln104_10_fu_1564_p2);

assign and_ln104_13_fu_1632_p2 = (xor_ln899_9_fu_1602_p2 & xor_ln899_10_fu_1614_p2);

assign and_ln104_14_fu_1638_p2 = (xor_ln899_11_fu_1626_p2 & icmp_ln883_4_fu_1590_p2);

assign and_ln104_15_fu_1644_p2 = (xor_ln98_fu_1315_p2 & and_ln104_14_fu_1638_p2);

assign and_ln104_1_fu_1416_p2 = (xor_ln899_2_fu_1404_p2 & icmp_ln883_1_fu_1309_p2);

assign and_ln104_2_fu_1428_p2 = (and_ln104_fu_1410_p2 & and_ln104_3_fu_1422_p2);

assign and_ln104_3_fu_1422_p2 = (xor_ln98_fu_1315_p2 & and_ln104_1_fu_1416_p2);

assign and_ln104_4_fu_1484_p2 = (xor_ln899_4_fu_1466_p2 & xor_ln899_3_fu_1454_p2);

assign and_ln104_5_fu_1502_p2 = (and_ln104_7_fu_1496_p2 & and_ln104_4_fu_1484_p2);

assign and_ln104_6_fu_1490_p2 = (xor_ln899_5_fu_1478_p2 & icmp_ln883_2_fu_1442_p2);

assign and_ln104_7_fu_1496_p2 = (xor_ln98_fu_1315_p2 & and_ln104_6_fu_1490_p2);

assign and_ln104_8_fu_1576_p2 = (and_ln104_9_fu_1558_p2 & and_ln104_12_fu_1570_p2);

assign and_ln104_9_fu_1558_p2 = (xor_ln899_7_fu_1540_p2 & xor_ln899_6_fu_1528_p2);

assign and_ln104_fu_1410_p2 = (xor_ln899_fu_1344_p2 & xor_ln899_1_fu_1374_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd4];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (((barrelStubWords_3_V_full_n == 1'b0) & (icmp_ln891_reg_2903_pp0_iter3_reg == 1'd1)) | ((barrelStubWords_2_V_full_n == 1'b0) & (icmp_ln891_reg_2903_pp0_iter3_reg == 1'd1)) | ((barrelStubWords_1_V_full_n == 1'b0) & (icmp_ln891_reg_2903_pp0_iter3_reg == 1'd1)) | ((barrelStubWords_0_V_full_n == 1'b0) & (icmp_ln891_reg_2903_pp0_iter3_reg == 1'd1)) | ((trackWord_V_full_n == 1'b0) & (icmp_ln891_reg_2903_pp0_iter3_reg == 1'd1))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (((barrelStubWords_3_V_full_n == 1'b0) & (icmp_ln891_reg_2903_pp0_iter3_reg == 1'd1)) | ((barrelStubWords_2_V_full_n == 1'b0) & (icmp_ln891_reg_2903_pp0_iter3_reg == 1'd1)) | ((barrelStubWords_1_V_full_n == 1'b0) & (icmp_ln891_reg_2903_pp0_iter3_reg == 1'd1)) | ((barrelStubWords_0_V_full_n == 1'b0) & (icmp_ln891_reg_2903_pp0_iter3_reg == 1'd1)) | ((trackWord_V_full_n == 1'b0) & (icmp_ln891_reg_2903_pp0_iter3_reg == 1'd1))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter4 == 1'b1) & (((barrelStubWords_3_V_full_n == 1'b0) & (icmp_ln891_reg_2903_pp0_iter3_reg == 1'd1)) | ((barrelStubWords_2_V_full_n == 1'b0) & (icmp_ln891_reg_2903_pp0_iter3_reg == 1'd1)) | ((barrelStubWords_1_V_full_n == 1'b0) & (icmp_ln891_reg_2903_pp0_iter3_reg == 1'd1)) | ((barrelStubWords_0_V_full_n == 1'b0) & (icmp_ln891_reg_2903_pp0_iter3_reg == 1'd1)) | ((trackWord_V_full_n == 1'b0) & (icmp_ln891_reg_2903_pp0_iter3_reg == 1'd1))));
end

assign ap_block_state4_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state8_pp0_stage0_iter4 = (((barrelStubWords_3_V_full_n == 1'b0) & (icmp_ln891_reg_2903_pp0_iter3_reg == 1'd1)) | ((barrelStubWords_2_V_full_n == 1'b0) & (icmp_ln891_reg_2903_pp0_iter3_reg == 1'd1)) | ((barrelStubWords_1_V_full_n == 1'b0) & (icmp_ln891_reg_2903_pp0_iter3_reg == 1'd1)) | ((barrelStubWords_0_V_full_n == 1'b0) & (icmp_ln891_reg_2903_pp0_iter3_reg == 1'd1)) | ((trackWord_V_full_n == 1'b0) & (icmp_ln891_reg_2903_pp0_iter3_reg == 1'd1)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_mux_phi_ln53_1_phi_fu_741_p4 = phi_ln53_1_reg_737;

assign barrelFullMatches_0_dataarray_data_V_address0 = zext_ln42_1_fu_1241_p1;

assign barrelFullMatches_1_dataarray_data_V_address0 = zext_ln42_2_fu_1254_p1;

assign barrelFullMatches_2_dataarray_data_V_address0 = zext_ln42_3_fu_1267_p1;

assign barrelFullMatches_3_dataarray_data_V_address0 = zext_ln42_4_fu_1280_p1;

assign barrelStubWords_0_V_din = ((and_ln104_2_reg_2680_pp0_iter3_reg[0:0] === 1'b1) ? p_Result_1_fu_2395_p7 : 46'd0);

assign barrelStubWords_1_V_din = ((and_ln104_5_reg_2692_pp0_iter3_reg[0:0] === 1'b1) ? p_Result_152_1_fu_2418_p7 : 46'd0);

assign barrelStubWords_2_V_din = ((and_ln104_8_reg_2704_pp0_iter3_reg[0:0] === 1'b1) ? p_Result_154_2_fu_2441_p7 : 46'd0);

assign barrelStubWords_3_V_din = ((and_ln104_11_reg_2716_pp0_iter3_reg[0:0] === 1'b1) ? p_Result_156_3_fu_2464_p7 : 46'd0);

assign barrel_fm_0_0_data_V_fu_2112_p3 = ((icmp_ln887_reg_2823[0:0] === 1'b1) ? barrelFullMatches_0_dataarray_data_V_q0 : p_Result_7_fu_2100_p5);

assign barrel_fm_0_1_data_V_1_fu_2119_p3 = ((barrel_write_index_V_0_012_reg_852[0:0] === 1'b1) ? barrel_fm_0_0_data_V_fu_2112_p3 : barrel_fm_data_V_0_1_37_reg_910);

assign barrel_fm_0_1_data_V_2_fu_2127_p3 = ((barrel_write_index_V_0_012_reg_852[0:0] === 1'b1) ? barrel_fm_data_V_0_0_38_reg_900 : barrel_fm_0_0_data_V_fu_2112_p3);

assign barrel_fm_1_0_data_V_fu_2155_p3 = ((icmp_ln887_1_reg_2843[0:0] === 1'b1) ? barrelFullMatches_1_dataarray_data_V_q0 : p_Result_14_1_fu_2143_p5);

assign barrel_fm_1_1_data_V_1_fu_2162_p3 = ((barrel_write_index_V_1_011_reg_864[0:0] === 1'b1) ? barrel_fm_1_0_data_V_fu_2155_p3 : barrel_fm_data_V_1_1_35_reg_930);

assign barrel_fm_1_1_data_V_2_fu_2170_p3 = ((barrel_write_index_V_1_011_reg_864[0:0] === 1'b1) ? barrel_fm_data_V_1_0_36_reg_920 : barrel_fm_1_0_data_V_fu_2155_p3);

assign barrel_fm_2_0_data_V_fu_2198_p3 = ((icmp_ln887_2_reg_2863[0:0] === 1'b1) ? barrelFullMatches_2_dataarray_data_V_q0 : p_Result_14_2_fu_2186_p5);

assign barrel_fm_2_1_data_V_1_fu_2205_p3 = ((barrel_write_index_V_2_010_reg_876[0:0] === 1'b1) ? barrel_fm_2_0_data_V_fu_2198_p3 : barrel_fm_data_V_2_1_33_reg_950);

assign barrel_fm_2_1_data_V_2_fu_2213_p3 = ((barrel_write_index_V_2_010_reg_876[0:0] === 1'b1) ? barrel_fm_data_V_2_0_34_reg_940 : barrel_fm_2_0_data_V_fu_2198_p3);

assign barrel_fm_3_0_data_V_fu_2241_p3 = ((icmp_ln887_3_reg_2883[0:0] === 1'b1) ? barrelFullMatches_3_dataarray_data_V_q0 : p_Result_14_3_fu_2229_p5);

assign barrel_fm_3_1_data_V_1_fu_2248_p3 = ((barrel_write_index_V_3_09_reg_888[0:0] === 1'b1) ? barrel_fm_3_0_data_V_fu_2241_p3 : barrel_fm_data_V_3_1_31_reg_970);

assign barrel_fm_3_1_data_V_2_fu_2256_p3 = ((barrel_write_index_V_3_09_reg_888[0:0] === 1'b1) ? barrel_fm_data_V_3_0_32_reg_960 : barrel_fm_3_0_data_V_fu_2241_p3);

assign barrel_mem_index_0_V_fu_1842_p2 = (zext_ln700_5_fu_1838_p1 + barrel_mem_index_V_0_020_reg_760);

assign barrel_mem_index_1_V_fu_1892_p2 = (zext_ln700_6_fu_1888_p1 + barrel_mem_index_V_1_019_reg_772);

assign barrel_mem_index_2_V_fu_1942_p2 = (zext_ln700_7_fu_1938_p1 + barrel_mem_index_V_2_018_reg_784);

assign barrel_mem_index_3_V_fu_1992_p2 = (zext_ln700_8_fu_1988_p1 + barrel_mem_index_V_3_017_reg_796);

assign barrel_read_index_0_V_fu_1804_p2 = (ap_phi_mux_barrel_read_index_V_0_016_phi_fu_812_p4 ^ and_ln104_2_fu_1428_p2);

assign barrel_read_index_1_V_fu_1854_p2 = (ap_phi_mux_barrel_read_index_V_1_015_phi_fu_823_p4 ^ and_ln104_5_fu_1502_p2);

assign barrel_read_index_2_V_fu_1904_p2 = (ap_phi_mux_barrel_read_index_V_2_014_phi_fu_834_p4 ^ and_ln104_8_fu_1576_p2);

assign barrel_read_index_3_V_fu_1954_p2 = (ap_phi_mux_barrel_read_index_V_3_013_phi_fu_845_p4 ^ and_ln104_11_fu_1650_p2);

assign barrel_write_index_0_V_fu_1848_p2 = (or_ln319_fu_1833_p2 ^ ap_phi_mux_barrel_write_index_V_0_012_phi_fu_856_p4);

assign barrel_write_index_1_V_fu_1898_p2 = (or_ln319_1_fu_1883_p2 ^ ap_phi_mux_barrel_write_index_V_1_011_phi_fu_868_p4);

assign barrel_write_index_2_V_fu_1948_p2 = (or_ln319_2_fu_1933_p2 ^ ap_phi_mux_barrel_write_index_V_2_010_phi_fu_880_p4);

assign barrel_write_index_3_V_fu_1998_p2 = (or_ln319_3_fu_1983_p2 ^ ap_phi_mux_barrel_write_index_V_3_09_phi_fu_892_p4);

assign bx_o_V = bx_o_V_1_data_reg;

assign bx_o_V_ap_vld = bx_o_V_1_vld_reg;

assign empty_V_fu_1218_p2 = ((ap_phi_mux_i8_0_i22_phi_fu_753_p4 == 7'd0) ? 1'b1 : 1'b0);

assign i_fu_1224_p2 = (7'd1 + ap_phi_mux_i8_0_i22_phi_fu_753_p4);

assign icmp_ln301_1_fu_1004_p2 = ((phi_ln53_reg_645 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln301_2_fu_1010_p2 = ((phi_ln53_reg_645 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln301_fu_998_p2 = ((phi_ln53_reg_645 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln53_fu_1212_p2 = ((phi_ln53_reg_645 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln82_fu_1285_p2 = ((ap_phi_mux_i8_0_i22_phi_fu_753_p4 == 7'd107) ? 1'b1 : 1'b0);

assign icmp_ln883_1_fu_1309_p2 = ((p_Result_2_fu_1299_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln883_2_fu_1442_p2 = ((p_Result_72_0_1_fu_1328_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln883_3_fu_1516_p2 = ((p_Result_72_0_2_fu_1358_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln883_4_fu_1590_p2 = ((p_Result_72_0_3_fu_1388_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln883_fu_2004_p2 = ((lhs_V_reg_2728 == 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln887_1_fu_1877_p2 = ((barrel_mem_index_V_1_019_reg_772 < select_ln209_1_fu_1872_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_2_fu_1927_p2 = ((barrel_mem_index_V_2_018_reg_784 < select_ln209_2_fu_1922_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_3_fu_1977_p2 = ((barrel_mem_index_V_3_017_reg_796 < select_ln209_3_fu_1972_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_fu_1827_p2 = ((barrel_mem_index_V_0_020_reg_760 < select_ln209_fu_1822_p3) ? 1'b1 : 1'b0);

assign icmp_ln891_fu_2076_p2 = ((tmp_2_fu_2066_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln899_10_fu_1608_p2 = ((p_Result_72_0_1_fu_1328_p4 < p_Result_72_0_3_fu_1388_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_11_fu_1620_p2 = ((p_Result_72_0_2_fu_1358_p4 < p_Result_72_0_3_fu_1388_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_1_fu_1368_p2 = ((p_Result_72_0_2_fu_1358_p4 < p_Result_2_fu_1299_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_2_fu_1398_p2 = ((p_Result_72_0_3_fu_1388_p4 < p_Result_2_fu_1299_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_3_fu_1448_p2 = ((p_Result_2_fu_1299_p4 < p_Result_72_0_1_fu_1328_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_4_fu_1460_p2 = ((p_Result_72_0_2_fu_1358_p4 < p_Result_72_0_1_fu_1328_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_5_fu_1472_p2 = ((p_Result_72_0_3_fu_1388_p4 < p_Result_72_0_1_fu_1328_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_6_fu_1522_p2 = ((p_Result_2_fu_1299_p4 < p_Result_72_0_2_fu_1358_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_7_fu_1534_p2 = ((p_Result_72_0_1_fu_1328_p4 < p_Result_72_0_2_fu_1358_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_8_fu_1546_p2 = ((p_Result_72_0_3_fu_1388_p4 < p_Result_72_0_2_fu_1358_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_9_fu_1596_p2 = ((p_Result_2_fu_1299_p4 < p_Result_72_0_3_fu_1388_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_fu_1338_p2 = ((p_Result_72_0_1_fu_1328_p4 < p_Result_2_fu_1299_p4) ? 1'b1 : 1'b0);

assign lhs_V_fu_1656_p3 = ((and_ln104_11_fu_1650_p2[0:0] === 1'b1) ? p_Result_72_0_3_fu_1388_p4 : select_ln113_2_fu_1582_p3);

assign nTracks_V_fu_2086_p2 = (zext_ln700_1_fu_2082_p1 + ap_phi_mux_p_0311_0_i21_phi_fu_984_p4);

assign or_ln319_1_fu_1883_p2 = (xor_ln883_3_fu_1866_p2 | empty_V_reg_2594);

assign or_ln319_2_fu_1933_p2 = (xor_ln883_5_fu_1916_p2 | empty_V_reg_2594);

assign or_ln319_3_fu_1983_p2 = (xor_ln883_7_fu_1966_p2 | empty_V_reg_2594);

assign or_ln319_fu_1833_p2 = (xor_ln883_1_fu_1816_p2 | empty_V_reg_2594);

assign p_Result_14_1_fu_2143_p5 = {{14'd16383}, {select_ln414_3_fu_2135_p3[37:0]}};

assign p_Result_14_2_fu_2186_p5 = {{14'd16383}, {select_ln414_6_fu_2178_p3[37:0]}};

assign p_Result_14_3_fu_2229_p5 = {{14'd16383}, {select_ln414_9_fu_2221_p3[37:0]}};

assign p_Result_152_1_fu_2418_p7 = {{{{{{and_ln104_5_reg_2692_pp0_iter3_reg}, {p_0311_0_i21_reg_980_pp0_iter3_reg}}, {select_ln104_4_fu_2298_p3}}, {select_ln104_5_fu_2304_p3}}, {select_ln104_6_fu_2310_p3}}, {select_ln104_7_fu_2316_p3}};

assign p_Result_154_2_fu_2441_p7 = {{{{{{and_ln104_8_reg_2704_pp0_iter3_reg}, {p_0311_0_i21_reg_980_pp0_iter3_reg}}, {select_ln104_8_fu_2325_p3}}, {select_ln104_9_fu_2331_p3}}, {select_ln104_10_fu_2337_p3}}, {select_ln104_11_fu_2343_p3}};

assign p_Result_156_3_fu_2464_p7 = {{{{{{and_ln104_11_reg_2716_pp0_iter3_reg}, {p_0311_0_i21_reg_980_pp0_iter3_reg}}, {select_ln104_12_fu_2352_p3}}, {select_ln104_13_fu_2358_p3}}, {select_ln104_14_fu_2364_p3}}, {select_ln104_15_fu_2370_p3}};

assign p_Result_1_fu_2395_p7 = {{{{{{and_ln104_2_reg_2680_pp0_iter3_reg}, {p_0311_0_i21_reg_980_pp0_iter3_reg}}, {select_ln104_fu_2271_p3}}, {select_ln104_1_fu_2277_p3}}, {select_ln104_2_fu_2283_p3}}, {select_ln104_3_fu_2289_p3}};

assign p_Result_2_fu_1299_p4 = {{select_ln647_fu_1291_p3[51:38]}};

assign p_Result_72_0_1_fu_1328_p4 = {{select_ln647_1_fu_1320_p3[51:38]}};

assign p_Result_72_0_2_fu_1358_p4 = {{select_ln647_2_fu_1350_p3[51:38]}};

assign p_Result_72_0_3_fu_1388_p4 = {{select_ln647_3_fu_1380_p3[51:38]}};

assign p_Result_7_fu_2100_p5 = {{14'd16383}, {select_ln414_fu_2092_p3[37:0]}};

assign select_ln104_10_fu_2337_p3 = ((and_ln104_8_reg_2704_pp0_iter3_reg[0:0] === 1'b1) ? p_Result_88_2_reg_2788_pp0_iter3_reg : 12'd0);

assign select_ln104_11_fu_2343_p3 = ((and_ln104_8_reg_2704_pp0_iter3_reg[0:0] === 1'b1) ? trunc_ln647_2_reg_2793_pp0_iter3_reg : 9'd0);

assign select_ln104_12_fu_2352_p3 = ((and_ln104_11_reg_2716_pp0_iter3_reg[0:0] === 1'b1) ? p_Result_86_3_reg_2798_pp0_iter3_reg : 10'd0);

assign select_ln104_13_fu_2358_p3 = ((and_ln104_11_reg_2716_pp0_iter3_reg[0:0] === 1'b1) ? p_Result_87_3_reg_2803_pp0_iter3_reg : 7'd0);

assign select_ln104_14_fu_2364_p3 = ((and_ln104_11_reg_2716_pp0_iter3_reg[0:0] === 1'b1) ? p_Result_88_3_reg_2808_pp0_iter3_reg : 12'd0);

assign select_ln104_15_fu_2370_p3 = ((and_ln104_11_reg_2716_pp0_iter3_reg[0:0] === 1'b1) ? trunc_ln647_3_reg_2813_pp0_iter3_reg : 9'd0);

assign select_ln104_1_fu_2277_p3 = ((and_ln104_2_reg_2680_pp0_iter3_reg[0:0] === 1'b1) ? p_Result_4_reg_2743_pp0_iter3_reg : 7'd0);

assign select_ln104_2_fu_2283_p3 = ((and_ln104_2_reg_2680_pp0_iter3_reg[0:0] === 1'b1) ? p_Result_5_reg_2748_pp0_iter3_reg : 12'd0);

assign select_ln104_3_fu_2289_p3 = ((and_ln104_2_reg_2680_pp0_iter3_reg[0:0] === 1'b1) ? trunc_ln647_reg_2753_pp0_iter3_reg : 9'd0);

assign select_ln104_4_fu_2298_p3 = ((and_ln104_5_reg_2692_pp0_iter3_reg[0:0] === 1'b1) ? p_Result_86_1_reg_2758_pp0_iter3_reg : 10'd0);

assign select_ln104_5_fu_2304_p3 = ((and_ln104_5_reg_2692_pp0_iter3_reg[0:0] === 1'b1) ? p_Result_87_1_reg_2763_pp0_iter3_reg : 7'd0);

assign select_ln104_6_fu_2310_p3 = ((and_ln104_5_reg_2692_pp0_iter3_reg[0:0] === 1'b1) ? p_Result_88_1_reg_2768_pp0_iter3_reg : 12'd0);

assign select_ln104_7_fu_2316_p3 = ((and_ln104_5_reg_2692_pp0_iter3_reg[0:0] === 1'b1) ? trunc_ln647_1_reg_2773_pp0_iter3_reg : 9'd0);

assign select_ln104_8_fu_2325_p3 = ((and_ln104_8_reg_2704_pp0_iter3_reg[0:0] === 1'b1) ? p_Result_86_2_reg_2778_pp0_iter3_reg : 10'd0);

assign select_ln104_9_fu_2331_p3 = ((and_ln104_8_reg_2704_pp0_iter3_reg[0:0] === 1'b1) ? p_Result_87_2_reg_2783_pp0_iter3_reg : 7'd0);

assign select_ln104_fu_2271_p3 = ((and_ln104_2_reg_2680_pp0_iter3_reg[0:0] === 1'b1) ? p_Result_3_reg_2738_pp0_iter3_reg : 10'd0);

assign select_ln113_1_fu_1508_p3 = ((and_ln104_5_fu_1502_p2[0:0] === 1'b1) ? p_Result_72_0_1_fu_1328_p4 : select_ln113_fu_1434_p3);

assign select_ln113_2_fu_1582_p3 = ((and_ln104_8_fu_1576_p2[0:0] === 1'b1) ? p_Result_72_0_2_fu_1358_p4 : select_ln113_1_fu_1508_p3);

assign select_ln113_fu_1434_p3 = ((and_ln104_2_fu_1428_p2[0:0] === 1'b1) ? p_Result_2_fu_1299_p4 : 14'd16383);

assign select_ln209_1_fu_1872_p3 = ((trunc_ln209_reg_2608[0:0] === 1'b1) ? barrelFullMatches_1_nentries_1_V_read_reg_2631 : barrelFullMatches_1_nentries_0_V_read_reg_2636);

assign select_ln209_2_fu_1922_p3 = ((trunc_ln209_reg_2608[0:0] === 1'b1) ? barrelFullMatches_2_nentries_1_V_read_reg_2646 : barrelFullMatches_2_nentries_0_V_read_reg_2651);

assign select_ln209_3_fu_1972_p3 = ((trunc_ln209_reg_2608[0:0] === 1'b1) ? barrelFullMatches_3_nentries_1_V_read_reg_2661 : barrelFullMatches_3_nentries_0_V_read_reg_2666);

assign select_ln209_fu_1822_p3 = ((trunc_ln209_reg_2608[0:0] === 1'b1) ? barrelFullMatches_0_nentries_1_V_read_reg_2616 : barrelFullMatches_0_nentries_0_V_read_reg_2621);

assign select_ln301_10_fu_1100_p3 = ((icmp_ln301_reg_2499[0:0] === 1'b1) ? barrel_fm_data_V_3_1_1_reg_657 : select_ln301_9_fu_1093_p3);

assign select_ln301_11_fu_1107_p3 = ((icmp_ln301_1_reg_2511[0:0] === 1'b1) ? barrel_fm_data_V_3_0_1_reg_667 : select_ln301_1_fu_1030_p3);

assign select_ln301_12_fu_1114_p3 = ((icmp_ln301_2_reg_2519[0:0] === 1'b1) ? barrel_fm_data_V_3_0_1_reg_667 : select_ln301_11_fu_1107_p3);

assign select_ln301_13_fu_1121_p3 = ((icmp_ln301_reg_2499[0:0] === 1'b1) ? barrel_fm_data_V_3_0_1_reg_667 : select_ln301_12_fu_1114_p3);

assign select_ln301_14_fu_1128_p3 = ((icmp_ln301_1_reg_2511[0:0] === 1'b1) ? select_ln301_6_fu_1070_p3 : barrel_fm_data_V_2_1_1_reg_677);

assign select_ln301_15_fu_1135_p3 = ((icmp_ln301_2_reg_2519[0:0] === 1'b1) ? barrel_fm_data_V_2_1_1_reg_677 : select_ln301_14_fu_1128_p3);

assign select_ln301_16_fu_1142_p3 = ((icmp_ln301_reg_2499[0:0] === 1'b1) ? barrel_fm_data_V_2_1_1_reg_677 : select_ln301_15_fu_1135_p3);

assign select_ln301_17_fu_1149_p3 = ((icmp_ln301_1_reg_2511[0:0] === 1'b1) ? select_ln301_7_fu_1078_p3 : barrel_fm_data_V_2_0_1_reg_687);

assign select_ln301_18_fu_1156_p3 = ((icmp_ln301_2_reg_2519[0:0] === 1'b1) ? barrel_fm_data_V_2_0_1_reg_687 : select_ln301_17_fu_1149_p3);

assign select_ln301_19_fu_1163_p3 = ((icmp_ln301_reg_2499[0:0] === 1'b1) ? barrel_fm_data_V_2_0_1_reg_687 : select_ln301_18_fu_1156_p3);

assign select_ln301_1_fu_1030_p3 = ((phi_ln53_1_reg_737[0:0] === 1'b1) ? barrel_fm_data_V_3_0_1_reg_667 : 52'd0);

assign select_ln301_20_fu_1170_p3 = ((icmp_ln301_2_reg_2519[0:0] === 1'b1) ? select_ln301_4_fu_1054_p3 : barrel_fm_data_V_1_1_1_reg_697);

assign select_ln301_21_fu_1177_p3 = ((icmp_ln301_reg_2499[0:0] === 1'b1) ? barrel_fm_data_V_1_1_1_reg_697 : select_ln301_20_fu_1170_p3);

assign select_ln301_22_fu_1184_p3 = ((icmp_ln301_2_reg_2519[0:0] === 1'b1) ? select_ln301_5_fu_1062_p3 : barrel_fm_data_V_1_0_1_reg_707);

assign select_ln301_23_fu_1191_p3 = ((icmp_ln301_reg_2499[0:0] === 1'b1) ? barrel_fm_data_V_1_0_1_reg_707 : select_ln301_22_fu_1184_p3);

assign select_ln301_24_fu_1198_p3 = ((icmp_ln301_reg_2499[0:0] === 1'b1) ? select_ln301_2_fu_1038_p3 : barrel_fm_data_V_0_1_1_reg_717);

assign select_ln301_25_fu_1205_p3 = ((icmp_ln301_reg_2499[0:0] === 1'b1) ? select_ln301_3_fu_1046_p3 : barrel_fm_data_V_0_0_1_reg_727);

assign select_ln301_2_fu_1038_p3 = ((phi_ln53_1_reg_737[0:0] === 1'b1) ? 52'd0 : barrel_fm_data_V_0_1_1_reg_717);

assign select_ln301_3_fu_1046_p3 = ((phi_ln53_1_reg_737[0:0] === 1'b1) ? barrel_fm_data_V_0_0_1_reg_727 : 52'd0);

assign select_ln301_4_fu_1054_p3 = ((phi_ln53_1_reg_737[0:0] === 1'b1) ? 52'd0 : barrel_fm_data_V_1_1_1_reg_697);

assign select_ln301_5_fu_1062_p3 = ((phi_ln53_1_reg_737[0:0] === 1'b1) ? barrel_fm_data_V_1_0_1_reg_707 : 52'd0);

assign select_ln301_6_fu_1070_p3 = ((phi_ln53_1_reg_737[0:0] === 1'b1) ? 52'd0 : barrel_fm_data_V_2_1_1_reg_677);

assign select_ln301_7_fu_1078_p3 = ((phi_ln53_1_reg_737[0:0] === 1'b1) ? barrel_fm_data_V_2_0_1_reg_687 : 52'd0);

assign select_ln301_8_fu_1086_p3 = ((icmp_ln301_1_reg_2511[0:0] === 1'b1) ? barrel_fm_data_V_3_1_1_reg_657 : select_ln301_fu_1022_p3);

assign select_ln301_9_fu_1093_p3 = ((icmp_ln301_2_reg_2519[0:0] === 1'b1) ? barrel_fm_data_V_3_1_1_reg_657 : select_ln301_8_fu_1086_p3);

assign select_ln301_fu_1022_p3 = ((phi_ln53_1_reg_737[0:0] === 1'b1) ? 52'd0 : barrel_fm_data_V_3_1_1_reg_657);

assign select_ln414_3_fu_2135_p3 = ((barrel_write_index_V_1_011_reg_864[0:0] === 1'b1) ? barrel_fm_data_V_1_1_35_reg_930 : barrel_fm_data_V_1_0_36_reg_920);

assign select_ln414_6_fu_2178_p3 = ((barrel_write_index_V_2_010_reg_876[0:0] === 1'b1) ? barrel_fm_data_V_2_1_33_reg_950 : barrel_fm_data_V_2_0_34_reg_940);

assign select_ln414_9_fu_2221_p3 = ((barrel_write_index_V_3_09_reg_888[0:0] === 1'b1) ? barrel_fm_data_V_3_1_31_reg_970 : barrel_fm_data_V_3_0_32_reg_960);

assign select_ln414_fu_2092_p3 = ((barrel_write_index_V_0_012_reg_852[0:0] === 1'b1) ? barrel_fm_data_V_0_1_37_reg_910 : barrel_fm_data_V_0_0_38_reg_900);

assign select_ln647_1_fu_1320_p3 = ((ap_phi_mux_barrel_read_index_V_1_015_phi_fu_823_p4[0:0] === 1'b1) ? ap_phi_mux_barrel_fm_data_V_1_1_35_phi_fu_933_p4 : ap_phi_mux_barrel_fm_data_V_1_0_36_phi_fu_923_p4);

assign select_ln647_2_fu_1350_p3 = ((ap_phi_mux_barrel_read_index_V_2_014_phi_fu_834_p4[0:0] === 1'b1) ? ap_phi_mux_barrel_fm_data_V_2_1_33_phi_fu_953_p4 : ap_phi_mux_barrel_fm_data_V_2_0_34_phi_fu_943_p4);

assign select_ln647_3_fu_1380_p3 = ((ap_phi_mux_barrel_read_index_V_3_013_phi_fu_845_p4[0:0] === 1'b1) ? ap_phi_mux_barrel_fm_data_V_3_1_31_phi_fu_973_p4 : ap_phi_mux_barrel_fm_data_V_3_0_32_phi_fu_963_p4);

assign select_ln647_fu_1291_p3 = ((ap_phi_mux_barrel_read_index_V_0_016_phi_fu_812_p4[0:0] === 1'b1) ? ap_phi_mux_barrel_fm_data_V_0_1_37_phi_fu_913_p4 : ap_phi_mux_barrel_fm_data_V_0_0_38_phi_fu_903_p4);

assign select_ln883_fu_2009_p3 = ((icmp_ln883_fu_2004_p2[0:0] === 1'b1) ? 7'd0 : trunc_ln142_reg_2733);

assign tmp_1_fu_2016_p3 = {{bx_V}, {select_ln883_fu_2009_p3}};

assign tmp_2_fu_2066_p4 = {{add_ln700_2_fu_2060_p2[2:1]}};

assign tmp_4_fu_1233_p3 = {{trunc_ln209_fu_1230_p1}, {ap_phi_mux_barrel_mem_index_V_0_020_phi_fu_764_p4}};

assign tmp_5_fu_1246_p3 = {{trunc_ln209_fu_1230_p1}, {ap_phi_mux_barrel_mem_index_V_1_019_phi_fu_776_p4}};

assign tmp_6_fu_1259_p3 = {{trunc_ln209_fu_1230_p1}, {ap_phi_mux_barrel_mem_index_V_2_018_phi_fu_788_p4}};

assign tmp_7_fu_1272_p3 = {{trunc_ln209_fu_1230_p1}, {ap_phi_mux_barrel_mem_index_V_3_017_phi_fu_800_p4}};

assign trackWord_V_din = {{{{{{{{{{{{4'd8}, {trunc_ln414_fu_2264_p1}}}, {zext_ln700_fu_2268_p1}}}, {zext_ln700_2_fu_2295_p1}}}, {zext_ln700_4_fu_2322_p1}}}, {zext_ln700_3_fu_2349_p1}}}, {12'd0}};

assign trackletParameters_0_dataarray_data_V_address0 = zext_ln42_fu_2023_p1;

assign trunc_ln142_fu_1664_p1 = lhs_V_fu_1656_p3[6:0];

assign trunc_ln209_fu_1230_p1 = bx_V[0:0];

assign trunc_ln414_fu_2264_p1 = trackletParameters_0_dataarray_data_V_q0[55:0];

assign trunc_ln647_1_fu_1732_p1 = select_ln647_1_fu_1320_p3[8:0];

assign trunc_ln647_2_fu_1766_p1 = select_ln647_2_fu_1350_p3[8:0];

assign trunc_ln647_3_fu_1800_p1 = select_ln647_3_fu_1380_p3[8:0];

assign trunc_ln647_fu_1698_p1 = select_ln647_fu_1291_p3[8:0];

assign xor_ln53_fu_1016_p2 = (phi_ln53_1_reg_737 ^ 1'd1);

assign xor_ln883_1_fu_1816_p2 = (xor_ln883_fu_1810_p2 ^ 1'd1);

assign xor_ln883_2_fu_1860_p2 = (barrel_read_index_1_V_fu_1854_p2 ^ ap_phi_mux_barrel_write_index_V_1_011_phi_fu_868_p4);

assign xor_ln883_3_fu_1866_p2 = (xor_ln883_2_fu_1860_p2 ^ 1'd1);

assign xor_ln883_4_fu_1910_p2 = (barrel_read_index_2_V_fu_1904_p2 ^ ap_phi_mux_barrel_write_index_V_2_010_phi_fu_880_p4);

assign xor_ln883_5_fu_1916_p2 = (xor_ln883_4_fu_1910_p2 ^ 1'd1);

assign xor_ln883_6_fu_1960_p2 = (barrel_read_index_3_V_fu_1954_p2 ^ ap_phi_mux_barrel_write_index_V_3_09_phi_fu_892_p4);

assign xor_ln883_7_fu_1966_p2 = (xor_ln883_6_fu_1960_p2 ^ 1'd1);

assign xor_ln883_fu_1810_p2 = (barrel_read_index_0_V_fu_1804_p2 ^ ap_phi_mux_barrel_write_index_V_0_012_phi_fu_856_p4);

assign xor_ln899_10_fu_1614_p2 = (icmp_ln899_10_fu_1608_p2 ^ 1'd1);

assign xor_ln899_11_fu_1626_p2 = (icmp_ln899_11_fu_1620_p2 ^ 1'd1);

assign xor_ln899_1_fu_1374_p2 = (icmp_ln899_1_fu_1368_p2 ^ 1'd1);

assign xor_ln899_2_fu_1404_p2 = (icmp_ln899_2_fu_1398_p2 ^ 1'd1);

assign xor_ln899_3_fu_1454_p2 = (icmp_ln899_3_fu_1448_p2 ^ 1'd1);

assign xor_ln899_4_fu_1466_p2 = (icmp_ln899_4_fu_1460_p2 ^ 1'd1);

assign xor_ln899_5_fu_1478_p2 = (icmp_ln899_5_fu_1472_p2 ^ 1'd1);

assign xor_ln899_6_fu_1528_p2 = (icmp_ln899_6_fu_1522_p2 ^ 1'd1);

assign xor_ln899_7_fu_1540_p2 = (icmp_ln899_7_fu_1534_p2 ^ 1'd1);

assign xor_ln899_8_fu_1552_p2 = (icmp_ln899_8_fu_1546_p2 ^ 1'd1);

assign xor_ln899_9_fu_1602_p2 = (icmp_ln899_9_fu_1596_p2 ^ 1'd1);

assign xor_ln899_fu_1344_p2 = (icmp_ln899_fu_1338_p2 ^ 1'd1);

assign xor_ln98_fu_1315_p2 = (empty_V_reg_2594 ^ 1'd1);

assign zext_ln42_1_fu_1241_p1 = tmp_4_fu_1233_p3;

assign zext_ln42_2_fu_1254_p1 = tmp_5_fu_1246_p3;

assign zext_ln42_3_fu_1267_p1 = tmp_6_fu_1259_p3;

assign zext_ln42_4_fu_1280_p1 = tmp_7_fu_1272_p3;

assign zext_ln42_fu_2023_p1 = tmp_1_fu_2016_p3;

assign zext_ln647_1_fu_2031_p1 = and_ln104_5_reg_2692;

assign zext_ln647_2_fu_2034_p1 = and_ln104_8_reg_2704;

assign zext_ln647_fu_2028_p1 = and_ln104_2_reg_2680;

assign zext_ln700_10_fu_2046_p1 = add_ln700_fu_2040_p2;

assign zext_ln700_11_fu_2056_p1 = add_ln700_1_fu_2050_p2;

assign zext_ln700_1_fu_2082_p1 = icmp_ln891_fu_2076_p2;

assign zext_ln700_2_fu_2295_p1 = and_ln104_5_reg_2692_pp0_iter3_reg;

assign zext_ln700_3_fu_2349_p1 = and_ln104_11_reg_2716_pp0_iter3_reg;

assign zext_ln700_4_fu_2322_p1 = and_ln104_8_reg_2704_pp0_iter3_reg;

assign zext_ln700_5_fu_1838_p1 = or_ln319_fu_1833_p2;

assign zext_ln700_6_fu_1888_p1 = or_ln319_1_fu_1883_p2;

assign zext_ln700_7_fu_1938_p1 = or_ln319_2_fu_1933_p2;

assign zext_ln700_8_fu_1988_p1 = or_ln319_3_fu_1983_p2;

assign zext_ln700_9_fu_2037_p1 = and_ln104_11_reg_2716;

assign zext_ln700_fu_2268_p1 = and_ln104_2_reg_2680_pp0_iter3_reg;

endmodule //TrackBuilder_L1L2
