[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of DRV135UA production of TEXAS INSTRUMENTS from the text:VIN\nGnd+VO A2\n10kΩ50Ω\n50Ω\nAll resistors 30kΩ unless otherwise indicated.V+\n+Sense\n–Sense\n–VO\nV–A3A1\n10kΩ\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nDRV134 ,DRV135\nSBOS094B –JANUARY 1998 –REVISED DECEMBER 2014\nDRV13x Audio-Balanced LineDrivers\n1Features 3Description\nThe DRV134 and DRV135 are differential output\n1•Balanced Output\namplifiers that convert asingle-ended input toa•Low Distortion: 0.0005% atf=1kHzbalanced output pair. These balanced audio drivers\n•Wide Output Swing: 17Vrms into600Ω consist ofhigh performance opamps with on-chip\nprecision resistors. They arefully specified forhigh •High Capacitive Load Drive\nperformance audio applications andhave excellent ac•High Slew Rate: 15V/µsspecifications, including lowdistortion (0.0005% at1•Wide Supply Range: ±4.5Vto±18VkHz) andhigh slew rate (15V/µs).\n•Low Quiescent Current: ±5.2mAThe on-chip resistors arelaser-trimmed foraccurate\n•8-Pin DIP, SO-8, andSOL-16 Packages gain and optimum output common-mode rejection.\nWide output voltage swing and high output drive •Companion toAudio Differential Line Receivers:\ncapability allow use inawide variety ofdemanding INA134 andINA137\napplications. They easily drive thelarge capacitive•Improved Replacement forSSM2142loads associated with long audio cables. Used in\ncombination with theINA134 orINA137 differential2Applicationsreceivers, they offer acomplete solution for\ntransmitting analog audio signals without degradation. •Audio Differential Line Drivers\n•Audio MixConsoles The DRV134 isavailable in8-pin DIP and SOL-16\nsurface-mount packages. The DRV135 comes ina •Distribution Amplifiers\nspace-saving SO-8 surface-mount package. Both are•Graphic andParametric Equalizersspecified foroperation over theextended industrial•Dynamic Range Processorstemperature range, –40°Cto+85°Candoperate from\n–55°Cto+125 °C. •Digital Effects Processors\n•Telecom SystemsDevice Information(1)\n•Hi-Fi Equipment\nPART NUMBER PACKAGE BODY SIZE (NOM)•Industrial InstrumentationDRV134 SOIC (16) 10.30 mm×7.50 mm\nDRV135 SOIC (8) 4.90 mm×3.91 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedatasheet.\n4Simplified Schematic\n1\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nDRV134 ,DRV135\nSBOS094B –JANUARY 1998 –REVISED DECEMBER 2014 www.ti.com\nTable ofContents\n8.4 Device Functional Modes ........................................ 13 1Features .................................................................. 1\n9Application andImplementation ........................ 15 2Applications ........................................................... 1\n9.1 Application Information ............................................ 15 3Description ............................................................. 1\n9.2 Typical Application ................................................. 154Simplified Schematic ............................................. 1\n10Power Supply Recommendations ..................... 175Revision History ..................................................... 2\n11Layout ................................................................... 176PinConfiguration andFunctions ......................... 3\n11.1 Layout Guidelines ................................................. 177Specifications ......................................................... 4\n11.2 Layout Examples ................................................... 187.1 Absolute Maximum Ratings ...................................... 4\n11.3 Thermal Performance ........................................... 197.2 Handling Ratings ....................................................... 4\n12Device andDocumentation Support ................. 197.3 Recommended Operating Conditions ...................... 4\n12.1 Documentation Support ........................................ 197.4 Electrical Characteristics ........................................... 5\n12.2 Related Links ........................................................ 197.5 Typical Characteristics .............................................. 6\n12.3 Trademarks ........................................................... 198Detailed Description ............................................ 11\n12.4 Electrostatic Discharge Caution ............................ 198.1 Overview ................................................................. 11\n12.5 Glossary ................................................................ 198.2 Functional Block Diagram ....................................... 11\n13Mechanical, Packaging, andOrderable8.3 Feature Description ................................................. 11Information ........................................................... 20\n5Revision History\nChanges from Revision A(April 2007) toRevision B Page\n•Added Handling Rating table, Feature Description section, Device Functional Modes ,Application and\nImplementation section, Power Supply Recommendations section, Layout section, Device andDocumentation\nSupport section, andMechanical, Packaging, andOrderable Information section ............................................................... 1\n2 Submit Documentation Feedback Copyright ©1998 –2014, Texas Instruments Incorporated\nProduct Folder Links: DRV134 DRV135\nTop View 8-Pin DIP/SO-8 Top View SOL-16\n1\n2\n3\n4\n5\n6\n7\n816\n15\n14\n13\n12\n11\n10\n9NC\nNC\n+VO\n+Sense\nV+\nV–\nNC\nNCNC\nNC\n–VO\n–Sense\nGnd\nVIN\nNC\nNC1\n2\n3\n48\n7\n6\n5+VO\n+Sense\nV+\nV––VO\n–Sense\nGnd\nVIN\nDRV134 ,DRV135\nwww.ti.com SBOS094B –JANUARY 1998 –REVISED DECEMBER 2014\n6PinConfiguration andFunctions\nNOTE: NC-Nointernal connection\nPinFunctions\nPIN\nI/O DESCRIPTION\nNAME DIP-8 andSO-8 SOL-16\nGnd 3 5 – Ground\n+Sense 7 13 I Sensing, non-inverting input\n–Sense 2 4 I Sensing, inverting input\nV+ 6 12 – Positive supply\nV– 5 11 – Negative supply\nVIN 4 6 I Input\n–Vo 1 3 O Inverted, balanced differential output\n+Vo 8 14 O Balanced differential output\nNC – 1,2,7,8,9,10,15,16 – These pins should beleftunconnected\nCopyright ©1998 –2014, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: DRV134 DRV135\nDRV134 ,DRV135\nSBOS094B –JANUARY 1998 –REVISED DECEMBER 2014 www.ti.com\n7Specifications\n7.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nSupply voltage, V+toV– 40 V\nInput voltage range V– V+\nOutput short-circuit (toground) Continuous\nOperating temperature –55 125 °C\nJunction temperature 150 °C\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n7.2 Handling Ratings\nMIN MAX UNIT\nTstg Storage temperature range –55 125 °C\nHuman body model (HBM), perANSI/ESDA/JEDEC JS-001, all –2000 2000\npins(1)\nV(ESD) Electrostatic discharge V\nCharged device model (CDM), perJEDEC specification –500 500\nJESD22-C101, allpins(2)\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.\n7.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nTspe Specification temperature range –40 85 °C\nTA Operation temperature range –55 125 °C\nV+ Positive supply 4.5 18 18 V\nV– Negative supply –4.5 –18 –18 V\n4 Submit Documentation Feedback Copyright ©1998 –2014, Texas Instruments Incorporated\nProduct Folder Links: DRV134 DRV135\nDRV134 ,DRV135\nwww.ti.com SBOS094B –JANUARY 1998 –REVISED DECEMBER 2014\n7.4 Electrical Characteristics\nAtTA=+25°C,VS=±18V,RL=600Ωdifferential connected between +VOand–VO,unless otherwise noted.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nAUDIO PERFORMANCE\nTHD+N Total Harmonic Distortion +Noise 0.001%f=20Hz to20kHz, VO=10Vrms\n0.0005% f=1kHz, VO=10Vrms\n20kHz BW RTO(1)Noise Floor –98 dBu\nTHD+N <1%RTO(1)Headroom 27 dBu\nINPUT\nZIN Input Impedance(2)10 kΩ\nIIN Input Current VIN=±7.07 V –1000 ±700 1000 µA\nGAIN\nDifferential\nInitial 5.8 6 dB [(+V O)–(–VO)]/V IN\nVIN=±10V Error –2% ±0.1% 2%\nError vsTemperature ±10 ppm/ °C\nSingle-Ended VIN=±5V\nInitial 5.8 6 dB\nError –2% ±0.7% 2%\nError vsTemperature ±10 ppm/ °C\nNonlinearity 0.0003 %ofFS\nOUTPUT\nOCMR Common-Mode Rejection, f=1kHz See Figure 25 46 68 dB\nSBR Signal Balance Ratio, f=1kHz See Figure 26 35 54 dB\nOutput Offset Voltage\nVOCM(3)Offset Voltage, Common-Mode VIN=0 –250 ±50 250 mV\nOffset Voltage, Common-Mode vs ±150 µV/°C\nTemperature\nVOD(4)Offset Voltage, Differential VIN=0 –10 ±1 10 mV\nOffset Voltage, Differential vsTemperature ±5 µV/°C\nPSRR Offset Voltage, Differential vsPower Supply VS=±4.5V to±18V 80 110 dB\nPositive (V+) –3(V+) –2.5\nOutput Voltage Swing, NoLoad(5)V\nNegative (V–)+2(V–)+1.5\nImpedance 50 Ω\nCL Load Capacitance, Stable Operation CLTied toGround (each output) 1 µF\nISC Short-Circuit Current ±85 mA\nFREQUENCY RESPONSE\nSmall-Signal Bandwidth 1.5 MHz\nSR Slew Rate 15 V/µs\nSettling Time: 0.01% VOUT=10V Step 2.5 µs\nOverload Recovery Output Overdriven 10% 3 µs\nPOWER SUPPLY\nVS Rated Voltage ±18 V\nVoltage Range ±4.5 ±18 V\nIQ Quiescent Current IO=0 –5.5 ±5.2 5.5 mA\n(1) dBu =20log (Vrms /0.7746); RTO =Referred-to-Output.\n(2) Resistors areratio matched buthave ±20% absolute value.\n(3) VOCM =[(+V O)+(–VO)]/2.\n(4) VOD=(+V O)–(–VO).\n(5) Ensures linear operation. Includes common-mode offset.\nCopyright ©1998 –2014, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: DRV134 DRV135\nFrequency (Hz)THD+N (%)\n20 100 1k 10k 20k0.1\n0.01\n0.001\n0.0001–VOor +VOGrounded\nA: R1= 600Ω (250 ft cable)\nB: R1=∞(no cable)Single-Ended Mode\nVO= 10Vrms\nDRV134 OutputBA\nFrequency (Hz)THD+N (%)\n20 100 1k 10k 20k0.01\n0.001\n0.0001Differential Mode\nVO= 10VrmsSee Figure 3 for Test Circuit\nA: R1= R2= RL=∞(no load)\nB: R1= R2=∞RL= 600Ω\nINA137 OutputA (no cable)\nB (500ft cable)\nFrequency (Hz)THD+N (%)\n20 100 1k 10k 20kC0.01\n0.001\n0.0001See Figure 3 for Test Circuit\nA: R1= R2= RL= (no load)∞\nB: R1= R2= 600Ω, RL=∞\nC: R1= R2= , R∞L= 600ΩDifferential Mode\nVO= 10Vrms\nNo Cable\nDRV134 OutputA\nB\nFrequency (Hz)THD+N (%)\n20 100 1k 10k 20k0.01\n0.001\n0.0001CSee Figure 3 for Test Circuit\nA: R1= R2= RL= (no load)∞\nB: R1= R2= 600Ω, RL=∞\nC: R1= R2= , R∞L= 600ΩDifferential Mode\nVO= 10Vrms\n500 ft cable\nDRV134 OutputBA\nDRV134 ,DRV135\nSBOS094B –JANUARY 1998 –REVISED DECEMBER 2014 www.ti.com\nElectrical Characteristics (continued)\nAtTA=+25°C,VS=±18V,RL=600Ωdifferential connected between +VOand–VO,unless otherwise noted.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nTEMPERATURE RANGE\nSpecification Range –40 85 °C\nOperation Range –55 125 °C\nStorage Range –55 125 °C\nθJA Thermal Resistance 8-Pin DIP 100 °C/W\nSO-8 Surface mount 150 °C/W\nSOL-16 Surface 80 °C/W\nmount\n7.5 Typical Characteristics\nAtTA=25°C,VS=±18V,RL=600Ωdifferential connected between +VOand–VO,unless otherwise noted.\nFigure 1.Total Harmonic Distortion +Noise vsFrequency Figure 2.Total Harmonic Distortion +Noise vsFrequency\nFigure 3.Total Harmonic Distortion +Noise Figure 4.System Total Harmonic Distortion +Noise\nvsFrequency vsFrequency\n6 Submit Documentation Feedback Copyright ©1998 –2014, Texas Instruments Incorporated\nProduct Folder Links: DRV134 DRV135\nFrequency (Hz)Voltage Noise (nV/√Hz)\n1 10 100 1k 10k 100k 1M10k\n1k\n100\n10\nFrequency (Hz)Voltage Noise (µVrms)\n1 10 100 1k 10k 100k100\n10\n1\n0.1\nFrequency (Hz)Amplitude (% of Fundamental)\n20 100 1k 20k 10k0.01\n0.001\n0.0001\n0.00001Differential Mode\n2nd Harmonic\n3rd HarmonicNo Cable, RL=∞\n500 ft Cable,\nRL= 600Ω\nFrequency (Hz)Voltage Gain (dB)\n1k 10k 100k 10M 1M10\n5\n0\n–5\n–10\nOutput Amplitude (dBu)THD+N (%)\n5 10 15 20 30 251\n0.1\n0.01\n0.001\n0.0001No Cable\nRL=∞500 ft Cable\nRL= 600ΩSingle-Ended\nModef = 1kHz\nDRV134 OutputDifferential\nMode\n500 ft Cable\nRL= 600Ω\nOutput Amplitude (dBu)DIM (%)\n5 10 15 20 30 251\n0.1\n0.01\n0.001\n0.0001Differential Mode\nNo Cable\nRL=∞500 ft Cable\nRL= 600Ω\nBW = 30kHz\nDRV134 ,DRV135\nwww.ti.com SBOS094B –JANUARY 1998 –REVISED DECEMBER 2014\nTypical Characteristics (continued)\nAtTA=25°C,VS=±18V,RL=600Ωdifferential connected between +VOand–VO,unless otherwise noted.\nFigure 5.Headroom –Total Harmonic Distortion +Noise Figure 6.Dim Intermodulation Distortion\nvsOutput Amplitude vsOutput Amplitude\nFigure 7.Harmonic Distortion Products vsFrequency Figure 8.Gain vsFrequency\nFigure 9.Output Voltage Noise Spectral Density Figure 10.Output Voltage Noise\nvsFrequency vsNoise Bandwidth\nCopyright ©1998 –2014, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: DRV134 DRV135\nSupply Voltage (V)Quiescent Current (mA)\n±4 ±18 ±16 ±14 ±12 ±10 ±8 ±6±5.6\n±5.4\n±5.2\n±5\n±4.8\n±4.6T = –55°C\nT = +25°C\nT = +125°C\nTemperature (°C)Short-Circuit Current (mA)\n–75 –50 –25 0 25 50 75 125 100±120\n±100\n±80\n±60\n±40\n±20+ISC\n–ISC\nOutput Current (mA)Output Voltage Swing (V)\n0 ±20 ±40 ±60 ±80 ±10018\n16\n14\n12\n10\n8\n–8\n–10\n–12\n–14\n–16\n–18–55°C+25°C\n+125°C\n+125°C+25°C –55°C\nSupply Voltage (V)Differential Output Voltage (Vrms)\n±4 ±6 ±8 ±10 ±12 ±14 ±16 ±1820\n16\n12\n8\n4\n0THD+N ≤0.1%\nFrequency (Hz)Power Supply Rejection (dB)\n10 100 1k 1M 100k 10k120\n100\n80\n60\n40\n20\n0+PSRR\n–PSRR\nVS= ±4.5V to ±18V\nFrequency (Hz)Output Voltage Swing (Vrms)\n10k 20k 100k 80k 50k20\n16\n12\n8\n4\n00.1% Distortion\n0.01% Distortion\nRL= 600Ω\nDiff Mode\nDRV134 ,DRV135\nSBOS094B –JANUARY 1998 –REVISED DECEMBER 2014 www.ti.com\nTypical Characteristics (continued)\nAtTA=25°C,VS=±18V,RL=600Ωdifferential connected between +VOand–VO,unless otherwise noted.\nFigure 11.Power Supply Rejection vsFrequency Figure 12.Maximum Output Voltage Swing vsFrequency\nFigure 13.Output Voltage Swing vsSupply Voltage Figure 14.Output Voltage Swing vsOutput Current\nFigure 15.Quiescent Current vsSupply Voltage Figure 16.Short-Circuit Current vsTemperature\n8 Submit Documentation Feedback Copyright ©1998 –2014, Texas Instruments Incorporated\nProduct Folder Links: DRV134 DRV135\n2µs/div5V/div\n2µs/div5V/div\n2µs/div50mV/div\n2µs/div50mV/div\nPercent of Units (%)\nCommon-Mode Offset Voltage (mV)–250–225–200–175–150–125–100–75–50–25025\n50\n75100\n125\n150\n175\n200\n225\n25035\n30\n25\n20\n15\n10\n5\n0Typical production\ndistribution of packaged\nunits. All package types\nincluded.\nPercent of Units (%)\nDifferential Offset Voltage (mV)–10–9\n–8\n–7\n–6\n–5\n–4\n–3\n–2\n–10\n1\n2\n3\n4\n5\n6\n7\n8\n91045\n40\n35\n30\n25\n20\n15\n10\n5\n0Typical production\ndistribution of packaged\nunits. All package types\nincluded.\nDRV134 ,DRV135\nwww.ti.com SBOS094B –JANUARY 1998 –REVISED DECEMBER 2014\nTypical Characteristics (continued)\nAtTA=25°C,VS=±18V,RL=600Ωdifferential connected between +VOand–VO,unless otherwise noted.\nFigure 17.Differential Offset VoltageFigure 18.Common-Mode Offset Voltage\nProduction DistributionProduction Distribution\nCL=100pF CL=1000 pF\nFigure 19.Small-Signal Step Response Figure 20.Small-Signal Step Response\nCL=100pF CL=1000 pF\nFigure 21.Large-Signal Step Response Figure 22.Large-Signal Step Response\nCopyright ©1998 –2014, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: DRV134 DRV135\nLoad Capacitance (pF)Overshoot (%)\n10 1k 100 10k40\n30\n20\n10\n0100mV Step\nDRV134 ,DRV135\nSBOS094B –JANUARY 1998 –REVISED DECEMBER 2014 www.ti.com\nTypical Characteristics (continued)\nAtTA=25°C,VS=±18V,RL=600Ωdifferential connected between +VOand–VO,unless otherwise noted.\nFigure 23.Small-Signal Step Overshoot vsLoad Capacitance\n10 Submit Documentation Feedback Copyright ©1998 –2014, Texas Instruments Incorporated\nProduct Folder Links: DRV134 DRV135\nVIN\nGnd+VO A2\n10kΩ50Ω\n50Ω\nAll resistors 30kΩ unless otherwise indicated.+Sense\n–Sense\n–VOG = +6dBV+\n(12)6\nA3A1\n10kΩ1µFV–\nDRV134\nDRV1355 (11)1µF\n4\n(6)\n3\n(5)8\n(14)\n7\n(13)\n2\n(4)\n1\n(3)\nDRV134 ,DRV135\nwww.ti.com SBOS094B –JANUARY 1998 –REVISED DECEMBER 2014\n8Detailed Description\n8.1 Overview\nThe DRV134 andDRV135 consist ofaninput inverter driving across- coupled differential output stage with 50Ω\nseries output resistors. Characterized bylowdifferential-mode output impedance (50Ω)andhigh common-mode\noutput impedance (1.6 kΩ),theDRV134 andDRV135 areideal foraudio applications.\nExcellent internal design and layout techniques provide lowsignal distortion, high output level (27dBu), and a\nlownoise floor (–98dBu). Laser trimming ofthinfilmresistors assures excellent output common-mode rejection\n(OCMR) and signal balance ratio (SBR). Inaddition, lowdcvoltage offset reduces errors and minimizes load\ncurrents.\nTheFunctional Block Diagram section shows adetailed block diagram oftheDRV134 andDRV135.\n8.2 Functional Block Diagram\n8.3 Feature Description\n8.3.1 Audio Performance\nThe DRV134 andDRV135 were designed forenhanced acperformance. Very lowdistortion, lownoise, andwide\nbandwidth provide superior performance inhigh quality audio applications. Laser-trimmed matched resistors\nprovide optimum output common-mode rejection (typically 68dB), especially when compared tocircuits\nimplemented with opamps anddiscrete precision resistors. Inaddition, high slew rate (15V/μs)andfastsettling\ntime (2.5μsto0.01%) ensure excellent dynamic response.\nThe DRV134 and DRV135 have excellent distortion characteristics. Asshown inthedistortion data provided in\ntheTypical Characteristics section, THD+Noise isbelow 0.003% throughout theaudio frequency range under\nvarious output conditions. Both differential and single-ended modes ofoperation areshown. Inaddition, the\noptional 10μFblocking capacitors used tominimize VOCM errors have virtually noeffect onperformance.\nMeasurements were taken with anAudio Precision System One (with theinternal 80kHz noise filter) using the\nTHD testcircuit shown inFigure 24.\nCopyright ©1998 –2014, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: DRV134 DRV135\n600Ω\nVCM= 10Vp-p300Ω(1)\n300Ω(1)VIN\nGnd+VO\nVOD\n–VODRV1341µF+18V\n6\n8\n17\n2\n1µF\n–18V54\n3\nR1 R2RLVOUT INA1371µF\nVIN+VO –In\n+In\n–VO+18V\n7\n2\n3615\n1µF\n–18V4DRV1341µF+18V\n6\n8\n17\n2\n1µF\n–18V54\n3Test Point\nor\nDRV134 ,DRV135\nSBOS094B –JANUARY 1998 –REVISED DECEMBER 2014 www.ti.com\nFeature Description (continued)\nUptoapproximately 10kHz, distortion isbelow themeasurement limit ofcommonly used test equipment.\nFurthermore, distortion remains relatively constant over thewide output voltage swing range (approximately 2.5\nVfrom thepositive supply and 1.5Vfrom thenegative supply). Aspecial output stage topology yields adesign\nwith minimum distortion variation from lot-to-lot andunit-to-unit. Furthermore, thesmall andlarge signal transient\nresponse curves demonstrate thestability under load oftheDRV134 andDRV135.\nFigure 24.Distortion Test Circuit\n8.3.2 Output Common-Mode Rejection\nOutput common-mode rejection (OCMR) isdefined asthechange indifferential output voltage due toachange\ninoutput common-mode voltage. When measuring OCMR, VINisgrounded andacommon-mode voltage, VCM,\nisapplied totheoutput asshown inFigure 25.Ideally nodifferential mode signal (VOD) should appear.\nHowever, asmall mode-conversion effect causes anerror signal whose magnitude isquantified byOCMR.\nFigure 25.Output Common-Mode Rejection Test Circuit\n8.3.3 Signal Balance Ratio\nSignal balance ratio (SBR) measures thesymmetry oftheoutput signals under loaded conditions. Tomeasure\nSBR aninput signal isapplied and theoutputs aresummed asshown inFigure 26.VOUTshould bezero since\neach output ideally isexactly equal and opposite. However, anerror signal results from any imbalance inthe\noutputs. This error isquantified bySBR. The impedances oftheDRV134 and DRV135 ’soutput stages are\nclosely matched bylaser trimming tominimize SBR errors. Inanapplication, SBR also depends onthebalance\noftheload network.\n12 Submit Documentation Feedback Copyright ©1998 –2014, Texas Instruments Incorporated\nProduct Folder Links: DRV134 DRV135\nVIN\nGnd+VO A2\n10kΩ50Ω\n50Ω\nAll resistors 30kΩ unless otherwise indicated.+Sense\n–Sense\n–VOG = +6dBV+\n(12)6\nA3A1\n10kΩ1µFV–\nDRV134\nDRV1355 (11)1µF\n4\n(6)\n3\n(5)8\n(14)\n7\n(13)\n2\n(4)\n1\n(3)\n600Ω300Ω(1)\n300Ω(1)\nVOUTVIN= 10Vp-p +VO\nO–VDRV1341µF+18V\n6\n8\n17\n2\n1µF\n–18VGnd\n54\n3\nDRV134 ,DRV135\nwww.ti.com SBOS094B –JANUARY 1998 –REVISED DECEMBER 2014\nFeature Description (continued)\nFigure 26.Signal Balance Ratio Test Circuit\n8.4 Device Functional Modes\n8.4.1 Differential-Output Mode\nIndifferential-output mode, theDRV134 (and DRV135 inSO-8 package) converts asingle-ended, ground-\nreferenced input toafloating differential output with +6dBgain (G=2).Figure 27shows thebasic connections\nrequired foroperation indifferential-output mode.\nNormally, +VOisconnected to+Sense, –VOisconnected to–Sense, and theoutputs aretaken from these\njunctions asshown inFigure 27.\nFigure 27.Basic Connections forDifferential-Output Mode\nCopyright ©1998 –2014, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: DRV134 DRV135\n600ΩVOUT= 2VINVINV+\nV–DRV1348\n17\n2\nG = +6dB4\n56\n3\nDRV134 ,DRV135\nSBOS094B –JANUARY 1998 –REVISED DECEMBER 2014 www.ti.com\nDevice Functional Modes (continued)\n8.4.2 Single-Ended Mode\nThe DRV134 can beoperated insingle-ended mode without degrading output drive capability. Single-ended\noperation requires that theunused side oftheoutput pair begrounded (both theVOand Sense pins) toalow\nimpedance return path. Gain remains +6dB.Grounding thenegative outputs asshown inFigure 28results ina\nnon-inverted output signal (G=+2)while grounding thepositive outputs gives aninverted output signal (G=–2).\nFigure 28.Typical Single-Ended Application\nForbest rejection oflinenoise and hum differential mode operation isrecommended. However, single-ended\nperformance isadequate formany applications. Ingeneral single ended performance iscomparable to\ndifferential mode (see THD+N typical performance curves), butthecommon mode andnoise rejection inherent in\nbalanced-pair systems islost.\n14 Submit Documentation Feedback Copyright ©1998 –2014, Texas Instruments Incorporated\nProduct Folder Links: DRV134 DRV135\nVIN\nGndA2\n10kΩ50Ω\n50Ω\nAll resistors 30kΩ unless otherwise indicated.INA134 (G = 1): VO= 2VIN\nINA137 (G = 1/2): VO= VINA3A1\n10kΩDRV134\nDRV135\n4\n38\n+VO\n–VO+VO–VO\n7\n2\n1\nINA134, INA137RECEIVERDRIVER\nBALANCED\nCABLE PAIR\nVO5\n6\n12\n310µF(1)\n10µF(1)\nDRV134 ,DRV135\nwww.ti.com SBOS094B –JANUARY 1998 –REVISED DECEMBER 2014\n9Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n9.1 Application Information\nDecoupling capacitors placed close tothedevice pins arestrongly recommended inapplications with noisy or\nhigh impedance power supplies.\nForbest system performance, itisrecommended thatahigh input-impedance difference amplifier beused asthe\nreceiver. Used with theINA134 (G=0dB)ortheINA137 (G=±6dB)differential linereceivers, theDRV134\nforms acomplete solution fordriving and receiving audio signals, replacing input and output coupling\ntransformers commonly used inprofessional audio systems (Figure 29).When used with theINA137 (G=–6dB)\noverall system gain isunity.\n9.2 Typical Application\n9.2.1 Cable Driving Application\nThe DRV134 iscapable ofdriving large signals into 600-Ωloads over long cables. Low impedance shielded\naudio cables such asthestandard Belden 8451 or9452 (orsimilar) arerecommended, especially inapplications\nwhere long cable lengths arerequired.\nForapplications with large dccable offset errors, a10-µFelectrolytic nonpolarized blocking capacitor ateach\nsense pinisrecommended asshown inFigure 29.\nFigure 29.Complete Audio Driver andReceiver Circuit\n9.2.1.1 Design Requirements\nConsider adesign with thegoal ofdifferentially transmitting asingle ended signal ofupto22.2 dBu through 500\nftofcable with noload atthereceiving side. The signal attheendofthecable should have nomore than 0.002\npercent oftotal harmonic distortion plus noise (THD+N) at10kHz and less than 0.0005 percent ofTHD+N for\nfrequencies between 20Hzand1kHz.\nThe system isrequired toputoutasingle ended signal 0dBwith respect totheinput signal and accommodate\ninputs with peak toRMS ratios ofupto1.5forthemaximum 22.2 dBu range established above.\nCopyright ©1998 –2014, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: DRV134 DRV135\nR1 R2RLVOUT INA1371µF\nVIN+VO –In\n+In\n–VO+18V\n7\n2\n3615\n1µF\n–18V4DRV1341µF+18V\n6\n8\n17\n2\n1µF\n–18V54\n3Test Point\nor\n/c0b /c0cPEAK PEAK_ IN V97.1498. 95 . 1 V /c20 /c20\nRMS20L\nIN V98. 9 10775. 0Vu\n/c20/cb8/cb8\n/cb9/cb7\n/ca8/ca8\n/ca9/ca7/c20\n/cb8\n/cb9/cb7/ca8\n/ca9/ca7/c20775. 0xlog20L10 u\nDRV134 ,DRV135\nSBOS094B –JANUARY 1998 –REVISED DECEMBER 2014 www.ti.com\nTypical Application (continued)\n9.2.1.2 Detailed Design Procedure\nThe dBu isacommon unitofmeasurement forinput sensitivity andoutput level ofprofessional audio equipment.\nA0dBu signal dissipates 1mW into a600-Ωresistive load; therefore, a0dBu signal corresponds to\napproximately 0.775 VRMS.Equation 1shows therelationship between thesignal level indBu (denoted byLu)\nandthesignal level inVRMS(denoted byx).\n(1)\nForthisdesign, thesingle ended input signal of22.2 dBu corresponds to9.98 VRMSasshown inEquation 2.\n(2)\nGiven that thesystem must accommodate for22.2 dBu signals with upto1.5ofpeak toRMS ratio, the\nmaximum peak input signal is14.97 VPEAK ascalculated inEquation 3.\n(3)\nThe DRV134 ischosen toconvert thesingle ended input signal intoadifferential signal and theoutputs ofthe\nDRV134 willbeconnected toone end ofthe500 ftcable. Inorder toprevent clipping and distortion oftheinput\nsignal, thepower supply rails fortheDRV134 arechosen as3Vabove and below thepeak calculated in\nEquation 3.The 3Vmargin isderived from theoutput voltage swing specification given intheElectrical\nCharacteristics table. The supplies selected are18VforV+and–18VforV–.\nFinally, theINA137 isused attheend ofthe500 ftcable inorder toconvert thedifferential signal output ofthe\nDRV134 intoasingle ended signal thatis0dBwith respect totheinput signal.\nFigure 30shows thesystem diagram.\nFigure 30.Diagram ofSystem Based onDRV134 andINA137\n16 Submit Documentation Feedback Copyright ©1998 –2014, Texas Instruments Incorporated\nProduct Folder Links: DRV134 DRV135\nFrequency (Hz)THD+N (%)\n20 100 1k 10k 20k0.01\n0.001\n0.0001CSee Figure 3 for Test Circuit\nA: R1= R2= RL= (no load)∞\nB: R1= R2= 600Ω, RL=∞\nC: R1= R2= , R∞L= 600ΩDifferential Mode\nVO= 10Vrms\n500 ft cable\nDRV134 OutputBA\nDRV134 ,DRV135\nwww.ti.com SBOS094B –JANUARY 1998 –REVISED DECEMBER 2014\nTypical Application (continued)\n9.2.1.3 Application Curve\nFigure 31shows theperformance obtained with thesystem depicted inFigure 30.\nFigure 31.Measured Performance ofaSystem Based onDRV134\n10Power Supply Recommendations\nThe DRV134 andDRV135 aredesigned tooperate from aninput voltage supply range between ±4.5Vand±18\nV.This input supply should bewell regulated. Iftheinput supply islocated more than afewinches from the\nDRV134 orDRV135 additional bulk capacitance may berequired inaddition totheceramic bypass capacitors.\n11Layout\n11.1 Layout Guidelines\nAdriver/receiver balanced-pair (such astheDRV134 and INA137) rejects thevoltage differences between the\ngrounds ateach endofthecable, which canbecaused byground currents, supply variations, etc.Inaddition to\nproper bypassing (asshown inFigure 32and Figure 33),thesuggestions below should befollowed toachieve\noptimal OCMR andnoise rejection.\n•The DRV134 input should bedriven byalowimpedance source such asanopamp orbuffer.\n•Asisthecase foranysingle-ended system, thesource ’scommon should beconnected asclose aspossible\ntotheDRV134 ’sground. Any ground offset errors inthesource willdegrade system performance.\n•Symmetry ontheoutputs should bemaintained.\n•Shielded twisted-pair cable isrecommended forallapplications. Physical balance insignal wiring should be\nmaintained. Capacitive differences due tovarying wire lengths may result inunequal noise pickup between\nthepairanddegrade OCMR. Follow industry practices forproper system grounding ofthecables.\nCopyright ©1998 –2014, Texas Instruments Incorporated Submit Documentation Feedback 17\nProduct Folder Links: DRV134 DRV135\nDRV135-Vo +Vo\n+Sense\nV--Sense1 8Top View\nLEGEND\nTOP layer: \ncopper pour & traces \nPCB\nvia to ground planeVINV+1 µF\nSMD\n0603\n4 51 µF\nSMD\n0603Gnd\nDRV134NC\n-Vo\nNC+Vo\n+Sense\nV-\nNC-Sense1 16Top View\nLEGEND\nTOP layer: \ncopper pour & traces \nPCB\nvia to ground planeVIN\nNCV+NC\nNCNC NC\n1 µF\nSMD\n0603\n8 91 µF\nSMD\n0603Gnd\nDRV134 ,DRV135\nSBOS094B –JANUARY 1998 –REVISED DECEMBER 2014 www.ti.com\n11.2 Layout Examples\nFigure 32.DRV134 Layout Example\nFigure 33.DRV135 Layout Example\n18 Submit Documentation Feedback Copyright ©1998 –2014, Texas Instruments Incorporated\nProduct Folder Links: DRV134 DRV135\nDRV134 ,DRV135\nwww.ti.com SBOS094B –JANUARY 1998 –REVISED DECEMBER 2014\n11.3 Thermal Performance\nThe DRV134 and DRV135 have robust output drive capability and excellent performance over temperature. In\nmost applications there isnosignificant difference between theDIP, SOL-16, andSO-8 packages. However, for\napplications with extreme temperature and load conditions, theSOL-16 (DRV134UA) orDIP (DRV134PA)\npackages arerecommended. Under these conditions, such asloads greater than 600Ωorvery long cables,\nperformance may bedegraded intheSO-8 (DRV135UA) package.\n12Device andDocumentation Support\n12.1 Documentation Support\n12.1.1 Related Documentation\nForrelated documentation seethefollowing:\n•Audio Differential Line Receivers 0dB (G=1),INA134\n•Audio Differential Line Receivers ±6dB (G=1/2or2),INA137\n12.2 Related Links\nThe table below lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access tosample orbuy.\nTable 1.Related Links\nTECHNICAL TOOLS & SUPPORT &PARTS PRODUCT FOLDER SAMPLE &BUYDOCUMENTS SOFTWARE COMMUNITY\nDRV134 Click here Click here Click here Click here Click here\nDRV135 Click here Click here Click here Click here Click here\n12.3 Trademarks\nAlltrademarks aretheproperty oftheir respective owners.\n12.4 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n12.5 Glossary\nSLYZ022 —TIGlossary .\nThis glossary lists andexplains terms, acronyms, anddefinitions.\nCopyright ©1998 –2014, Texas Instruments Incorporated Submit Documentation Feedback 19\nProduct Folder Links: DRV134 DRV135\nDRV134 ,DRV135\nSBOS094B –JANUARY 1998 –REVISED DECEMBER 2014 www.ti.com\n13Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\n20 Submit Documentation Feedback Copyright ©1998 –2014, Texas Instruments Incorporated\nProduct Folder Links: DRV134 DRV135\nPACKAGE OPTION ADDENDUM\nwww.ti.com 30-Nov-2022\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nDRV134PA ACTIVE PDIP P850RoHS & Green NIPDAU N / A for Pkg Type -55 to 125 DRV134PASamples\nDRV134PAG4 ACTIVE PDIP P850RoHS & Green NIPDAU N / A for Pkg Type -55 to 125 DRV134PASamples\nDRV134UA ACTIVE SOIC DW1640RoHS & Green NIPDAU Level-3-260C-168 HR DRV134UASamples\nDRV134UA/1K ACTIVE SOIC DW161000RoHS & Green NIPDAU Level-3-260C-168 HR DRV134UASamples\nDRV134UAE4 ACTIVE SOIC DW1640RoHS & Green NIPDAU Level-3-260C-168 HR DRV134UASamples\nDRV135UA ACTIVE SOIC D875RoHS & Green NIPDAU Level-3-260C-168 HR -55 to 125 DRV\n135UASamples\nDRV135UA/2K5 ACTIVE SOIC D82500RoHS & Green NIPDAU Level-3-260C-168 HR -55 to 125 DRV\n135UASamples\nDRV135UA/2K5E4 ACTIVE SOIC D82500RoHS & Green NIPDAU Level-3-260C-168 HR -55 to 125 DRV\n135UASamples\nDRV135UAG4 ACTIVE SOIC D875RoHS & Green NIPDAU Level-3-260C-168 HR -55 to 125 DRV\n135UASamples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 30-Nov-2022\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nAddendum-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 30-Nov-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nDRV134UA/1K SOIC DW161000 330.0 16.410.7510.72.712.016.0 Q1\nDRV135UA/2K5 SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 30-Nov-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nDRV134UA/1K SOIC DW 161000 356.0 356.0 35.0\nDRV135UA/2K5 SOIC D 82500 356.0 356.0 35.0\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 30-Nov-2022\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nDRV134PA P PDIP 8 50 506 13.97 11230 4.32\nDRV134PA P PDIP 8 50 506 13.97 11230 4.32\nDRV134PAG4 P PDIP 8 50 506 13.97 11230 4.32\nDRV134PAG4 P PDIP 8 50 506 13.97 11230 4.32\nDRV134UA DW SOIC 16 40 507 12.83 5080 6.6\nDRV134UAE4 DW SOIC 16 40 507 12.83 5080 6.6\nDRV135UA D SOIC 8 75 506.6 8 3940 4.32\nDRV135UAG4 D SOIC 8 75 506.6 8 3940 4.32\nPack Materials-Page 3\nwww.ti.comGENERIC PACKAGE VIEW\nThis image is a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.SOIC - 2.65 mm max height DW 16\nSMALL OUTLINE INTEGRATED CIRCUIT 7.5 x 10.3, 1.27 mm pitch\n4224780/A\nwww.ti.comPACKAGE OUTLINE\nC\n TYP10.63\n9.97\n2.65 MAX14X 1.27\n16X 0.510.312X\n8.89\n TYP0.330.10\n0- 80.30.1\n(1.4)0.25\nGAGE PLANE\n1.270.40A\nNOTE 310.510.1\nB\nNOTE 47.67.4\n4220721/A   07/2016SOIC - 2.65 mm max height DW0016A\nSOIC\nNOTES:  1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm, per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.5. Reference JEDEC registration MS-013. 116\n0.25 C A B98PIN 1 IDAREASEATING PLANE\n0.1 C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  1.500\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MAX\nALL AROUND0.07 MINALL AROUND (9.3)14X (1.27)\nR0.05 TYP16X (2)\n16X (0.6)\n4220721/A   07/2016SOIC - 2.65 mm max height DW0016A\nSOIC\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSOPENINGSOLDER MASKMETAL\nSOLDER MASK\nDEFINEDLAND PATTERN EXAMPLE\nSCALE:7XSYMM\n1\n8 916SEEDETAILS\nSYMM\nwww.ti.comEXAMPLE STENCIL DESIGN\nR0.05 TYP16X (2)\n16X (0.6)\n14X (1.27)\n(9.3)\n4220721/A   07/2016SOIC - 2.65 mm max height DW0016A\nSOIC\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:7XSYMM\nSYMM1\n8 916\nwww.ti.comPACKAGE OUTLINE\nC\n.228-.244  TYP\n[5.80-6.19]\n.069 MAX\n[1.75]     6X .050\n[1.27]\n8X .012-.020     [0.31-0.51]2X\n.150[3.81]\n.005-.010  TYP[0.13-0.25]\n0- 8.004-.010[0.11-0.25].010[0.25]\n.016-.050[0.41-1.27]4X (0 -15)A\n.189-.197\n[4.81-5.00]\nNOTE 3\nB .150-.157\n[3.81-3.98]\nNOTE 4\n4X (0 -15)\n(.041)\n[1.04]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES:  1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.    Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed .006 [0.15] per side. 4. This dimension does not include interlead flash.5. Reference JEDEC registration MS-012, variation AA. 18\n.010 [0.25] C A B54PIN 1 ID AREASEATING PLANE\n.004 [0.1] C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  2.800\nwww.ti.comEXAMPLE BOARD LAYOUT\n.0028 MAX\n[0.07]ALL AROUND.0028 MIN[0.07]ALL AROUND (.213)\n[5.4]6X (.050 )\n[1.27]8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n(R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSEXPOSED\nMETALOPENINGSOLDER MASKMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED\nMETALLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:8XSYMM\n1\n458SEEDETAILS\nSYMM\nwww.ti.comEXAMPLE STENCIL DESIGN\n8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n6X (.050 )\n[1.27]\n(.213)\n[5.4](R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON .005 INCH [0.125 MM] THICK STENCIL\nSCALE:8XSYMM\nSYMM1\n458\n\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: DRV135UA (Texas Instruments)

#### Key Specifications:
- **Voltage Ratings:**
  - Supply Voltage: ±4.5V to ±18V
  - Absolute Maximum Supply Voltage: ±40V
- **Current Ratings:**
  - Quiescent Current: ±5.2 mA
  - Short-Circuit Current: ±85 mA
- **Power Consumption:**
  - Low Quiescent Current: ±5.2 mA
- **Operating Temperature Range:**
  - Specification Range: –40°C to +85°C
  - Extended Operating Range: –55°C to +125°C
- **Package Type:**
  - SOIC-8 (Small Outline Integrated Circuit)
- **Special Features:**
  - Low Distortion: 0.0005% at 1 kHz
  - High Slew Rate: 15 V/µs
  - Balanced Output
  - High Capacitive Load Drive
  - Laser-trimmed precision resistors for accurate gain and output common-mode rejection
- **Moisture Sensitive Level (MSL):**
  - Level 3 (JEDEC J-STD-020E)

#### Description:
The **DRV135** is a high-performance audio differential line driver designed to convert a single-ended input signal into a balanced output. It features low distortion and high output drive capability, making it suitable for high-quality audio applications. The device is equipped with precision laser-trimmed resistors and operates over a wide supply voltage range, ensuring excellent performance in various audio transmission scenarios.

#### Typical Applications:
- **Audio Differential Line Drivers:** Used to drive long audio cables while maintaining signal integrity.
- **Audio Mix Consoles:** Ideal for professional audio mixing applications.
- **Distribution Amplifiers:** Suitable for distributing audio signals to multiple outputs.
- **Graphic and Parametric Equalizers:** Used in audio processing equipment.
- **Dynamic Range Processors:** Employed in devices that manage audio signal dynamics.
- **Digital Effects Processors:** Utilized in audio effects equipment.
- **Telecom Systems:** Applicable in telecommunications for audio signal transmission.
- **Hi-Fi Equipment:** Enhances audio quality in high-fidelity systems.

The DRV135 is particularly effective in applications requiring low noise and distortion, making it a preferred choice for professional audio systems and instrumentation.