// Seed: 2716595041
module module_0 (
    output wand id_0,
    output supply1 id_1,
    input supply0 id_2,
    input supply0 id_3,
    input supply1 id_4,
    output wor id_5,
    output wire id_6,
    output wand id_7,
    output supply1 id_8
);
  wire id_10;
  tri  id_11;
  wire id_12;
  wor id_13 = 1 == id_11, id_14, id_15, id_16, id_17, id_18;
endmodule
module module_1 (
    input wand id_0,
    output wand id_1,
    input supply0 id_2,
    output tri1 id_3,
    output wor id_4,
    output supply0 id_5,
    input supply1 id_6,
    output wor id_7,
    output tri0 id_8
);
  assign id_1 = id_6;
  genvar id_10;
  wire  id_11;
  uwire id_12 = 1;
  assign id_7 = id_0;
  module_0(
      id_4, id_3, id_2, id_0, id_0, id_4, id_4, id_8, id_1
  );
endmodule
