#*****************************************************************************************
# Vivado (TM) v2022.2 (64-bit)
#
# Bob.tcl: Tcl script for re-creating project 'Bob'
#
# Generated by Vivado on Mon Sep 16 14:15:58 CEST 2024
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
#
# This file contains the Vivado Tcl commands for re-creating the project to the state*
# when this script was generated. In order to re-create the project, please source this
# file in the Vivado Tcl Shell.
#
# * Note that the runs in the created project will be configured the same way as the
#   original project, however they will not be launched automatically. To regenerate the
#   run results please launch the synthesis/implementation runs as needed.
#
#*****************************************************************************************
# NOTE: In order to use this script for source control purposes, please make sure that the
#       following files are added to the source control system:-
#
# 1. This project restoration tcl script (Bob.tcl) that was generated.
#
# 2. The following source(s) files that were local or imported into the original project.
#    (Please see the '$orig_proj_dir' and '$origin_dir' variable setting below at the start of the script)
#
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/spi_inout_mngt.v"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/buffers.v"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/jesd204B_fav/VERILOG_JESD204B/jesd204b_reg_mngt.v"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/jesd204B_fav/VERILOG_JESD204B/define_jesd204b.v"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/jesd204B_fav/VERILOG_JESD204B/jesd204b_tx.v"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/jesd204B_fav/VERILOG_JESD204B/jesd204b_tx_wrapper.v"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/sync_tx_tready.v"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/ip/fifo_16x4/fifo_16x4.xci"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/fastdac_fav/dpram_in_wider_out.v"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/fastdac_fav/dpram_out_wider_in.v"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/fastdac_fav/fastdac_axil_mngt.v"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/jesd_transport.v"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/ILVDS.v"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/led_test.v"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/fpga_turnkey_reg_mngt.v"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/reset_register.v"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/clk_rst_mngt.v"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_0.xci"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/axi_virtual_controller_wrapper.v"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/ddr_data_axil_mngt.v"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/ddr_data_reg_mngt.v"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/mon_ddr_fifos.v"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/ddr_data.v"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/OLVDS_TDC.v"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/ILVDS_TDC.v"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/tdc_clk_rst_mngt.v"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/tdc_fav/TDC_REG_MNGT_v1_0_s_axil.v"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/tdc_fav/TDC_REG_MNGT_v1_0.v"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/tdc_fav/AS6501_IF.v"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/ttl_reg_mngt.v"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/ttl_gate_apd.v"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/axi_monitor.v"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/debug_ddr.v"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/gc_time.v"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/axis_data_fifo_time.v"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/pm_data.v"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/fastdac_fav/dpram_out_equal_in.v"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/fastdac_fav/define.v"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/fastdac_fav/fastdac_pcietojesd204.v"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/samples_dac1.v"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/spi_inout_mngt_tdc.v"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/sync_ltc.v"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/fastdac_fav/alpha_pos_dac0.mem"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/fastdac_fav/sin_sequence_dac0.mem"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/fastdac_fav/sin_sequence_dac1.mem"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/fastdac_fav/alpha_pos_dac1.mem"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/debug_clock.v"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/ip/fifo_axistream_128/fifo_axistream_128.xci"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/rng_sequence_dac1.mem"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/ip/axis_data_fifo_0/axis_data_fifo_0.xci"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/cdc_sync.v"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/ip/fifo_64x8/fifo_64x8.xci"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/ip/fifo_128x16/fifo_128x16.xci"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/ip/fifo_32x128/fifo_32x128.xci"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/ip/fifo_gc_in_64x64/fifo_gc_in_64x64.xci"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/constrs/bob_constrs.xdc"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/sim/mon_ddr_fifos_tb.v"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/sim/cdc_sync_tb.v"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/sim/AS6501_IF_tb.v"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/sim/led_test_tb.v"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/sim/ddr_data_tb.v"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/sim/debug_ddr_tb.v"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/sim/gc_time_tb.v"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/sim/jesd_transport_tb.v"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/sim/sample_dac1_tb.v"
#    "/media/hop/Silent/gitprojects/okellyfpga/Bob/sim/sync_ltc_tb.v"
#
# 3. The following remote source files that were added to the original project:-
#
#    <none>
#
#*****************************************************************************************

# Check file required for this script exists
proc checkRequiredFiles { origin_dir} {
  set status true
  set files [list \
 "[file normalize "$origin_dir/srcs/spi_inout_mngt.v"]"\
 "[file normalize "$origin_dir/srcs/buffers.v"]"\
 "[file normalize "$origin_dir/srcs/jesd204B_fav/VERILOG_JESD204B/jesd204b_reg_mngt.v"]"\
 "[file normalize "$origin_dir/srcs/jesd204B_fav/VERILOG_JESD204B/define_jesd204b.v"]"\
 "[file normalize "$origin_dir/srcs/jesd204B_fav/VERILOG_JESD204B/jesd204b_tx.v"]"\
 "[file normalize "$origin_dir/srcs/jesd204B_fav/VERILOG_JESD204B/jesd204b_tx_wrapper.v"]"\
 "[file normalize "$origin_dir/srcs/sync_tx_tready.v"]"\
 "[file normalize "$origin_dir/ip/fifo_16x4/fifo_16x4.xci"]"\
 "[file normalize "$origin_dir/srcs/fastdac_fav/dpram_in_wider_out.v"]"\
 "[file normalize "$origin_dir/srcs/fastdac_fav/dpram_out_wider_in.v"]"\
 "[file normalize "$origin_dir/srcs/fastdac_fav/fastdac_axil_mngt.v"]"\
 "[file normalize "$origin_dir/srcs/jesd_transport.v"]"\
 "[file normalize "$origin_dir/srcs/ILVDS.v"]"\
 "[file normalize "$origin_dir/srcs/led_test.v"]"\
 "[file normalize "$origin_dir/srcs/fpga_turnkey_reg_mngt.v"]"\
 "[file normalize "$origin_dir/srcs/reset_register.v"]"\
 "[file normalize "$origin_dir/srcs/clk_rst_mngt.v"]"\
 "[file normalize "$origin_dir/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_0.xci"]"\
 "[file normalize "$origin_dir/srcs/axi_virtual_controller_wrapper.v"]"\
 "[file normalize "$origin_dir/srcs/ddr_data_axil_mngt.v"]"\
 "[file normalize "$origin_dir/srcs/ddr_data_reg_mngt.v"]"\
 "[file normalize "$origin_dir/srcs/mon_ddr_fifos.v"]"\
 "[file normalize "$origin_dir/srcs/ddr_data.v"]"\
 "[file normalize "$origin_dir/srcs/OLVDS_TDC.v"]"\
 "[file normalize "$origin_dir/srcs/ILVDS_TDC.v"]"\
 "[file normalize "$origin_dir/srcs/tdc_clk_rst_mngt.v"]"\
 "[file normalize "$origin_dir/srcs/tdc_fav/TDC_REG_MNGT_v1_0_s_axil.v"]"\
 "[file normalize "$origin_dir/srcs/tdc_fav/TDC_REG_MNGT_v1_0.v"]"\
 "[file normalize "$origin_dir/srcs/tdc_fav/AS6501_IF.v"]"\
 "[file normalize "$origin_dir/srcs/ttl_reg_mngt.v"]"\
 "[file normalize "$origin_dir/srcs/ttl_gate_apd.v"]"\
 "[file normalize "$origin_dir/srcs/axi_monitor.v"]"\
 "[file normalize "$origin_dir/srcs/debug_ddr.v"]"\
 "[file normalize "$origin_dir/srcs/gc_time.v"]"\
 "[file normalize "$origin_dir/srcs/axis_data_fifo_time.v"]"\
 "[file normalize "$origin_dir/srcs/pm_data.v"]"\
 "[file normalize "$origin_dir/srcs/fastdac_fav/dpram_out_equal_in.v"]"\
 "[file normalize "$origin_dir/srcs/fastdac_fav/define.v"]"\
 "[file normalize "$origin_dir/srcs/fastdac_fav/fastdac_pcietojesd204.v"]"\
 "[file normalize "$origin_dir/srcs/samples_dac1.v"]"\
 "[file normalize "$origin_dir/srcs/spi_inout_mngt_tdc.v"]"\
 "[file normalize "$origin_dir/srcs/sync_ltc.v"]"\
 "[file normalize "$origin_dir/srcs/fastdac_fav/alpha_pos_dac0.mem"]"\
 "[file normalize "$origin_dir/srcs/fastdac_fav/sin_sequence_dac0.mem"]"\
 "[file normalize "$origin_dir/srcs/fastdac_fav/sin_sequence_dac1.mem"]"\
 "[file normalize "$origin_dir/srcs/fastdac_fav/alpha_pos_dac1.mem"]"\
 "[file normalize "$origin_dir/srcs/debug_clock.v"]"\
 "[file normalize "$origin_dir/ip/fifo_axistream_128/fifo_axistream_128.xci"]"\
 "[file normalize "$origin_dir/srcs/rng_sequence_dac1.mem"]"\
 "[file normalize "$origin_dir/ip/axis_data_fifo_0/axis_data_fifo_0.xci"]"\
 "[file normalize "$origin_dir/srcs/cdc_sync.v"]"\
 "[file normalize "$origin_dir/ip/fifo_64x8/fifo_64x8.xci"]"\
 "[file normalize "$origin_dir/ip/fifo_128x16/fifo_128x16.xci"]"\
 "[file normalize "$origin_dir/ip/fifo_32x128/fifo_32x128.xci"]"\
 "[file normalize "$origin_dir/ip/fifo_gc_in_64x64/fifo_gc_in_64x64.xci"]"\
 "[file normalize "$origin_dir/constrs/bob_constrs.xdc"]"\
 "[file normalize "$origin_dir/sim/mon_ddr_fifos_tb.v"]"\
 "[file normalize "$origin_dir/sim/cdc_sync_tb.v"]"\
 "[file normalize "$origin_dir/sim/AS6501_IF_tb.v"]"\
 "[file normalize "$origin_dir/sim/led_test_tb.v"]"\
 "[file normalize "$origin_dir/sim/ddr_data_tb.v"]"\
 "[file normalize "$origin_dir/sim/debug_ddr_tb.v"]"\
 "[file normalize "$origin_dir/sim/gc_time_tb.v"]"\
 "[file normalize "$origin_dir/sim/jesd_transport_tb.v"]"\
 "[file normalize "$origin_dir/sim/sample_dac1_tb.v"]"\
 "[file normalize "$origin_dir/sim/sync_ltc_tb.v"]"\
  ]
  foreach ifile $files {
    if { ![file isfile $ifile] } {
      puts " Could not find local file $ifile "
      set status false
    }
  }

  set paths [list \
 "[file normalize "$origin_dir/../../../../../../Xprojects/FrontPanel-Vivado-IP-Dist-v1.0.1"]"]"\
 "[file normalize "$origin_dir/../../../../../../home/hop/TDC/ip_repo"]"]"\
 "[file normalize "$origin_dir/../../../../../../home/hop/TTL_test_pack/ip_repo"]"]"\
  ]
  foreach ipath $paths {
    if { ![file isdirectory $ipath] } {
      puts " Could not access $ipath "
      set status false
    }
  }

  return $status
}
# Set the reference directory for source file relative paths (by default the value is script directory path)
set origin_dir "."

# Use origin directory path location variable, if specified in the tcl shell
if { [info exists ::origin_dir_loc] } {
  set origin_dir $::origin_dir_loc
}

# Set the project name
set _xil_proj_name_ "Bob"

# Use project name variable, if specified in the tcl shell
if { [info exists ::user_project_name] } {
  set _xil_proj_name_ $::user_project_name
}

variable script_file
set script_file "Bob.tcl"

# Help information for this script
proc print_help {} {
  variable script_file
  puts "\nDescription:"
  puts "Recreate a Vivado project from this script. The created project will be"
  puts "functionally equivalent to the original project for which this script was"
  puts "generated. The script contains commands for creating a project, filesets,"
  puts "runs, adding/importing sources and setting properties on various objects.\n"
  puts "Syntax:"
  puts "$script_file"
  puts "$script_file -tclargs \[--origin_dir <path>\]"
  puts "$script_file -tclargs \[--project_name <name>\]"
  puts "$script_file -tclargs \[--help\]\n"
  puts "Usage:"
  puts "Name                   Description"
  puts "-------------------------------------------------------------------------"
  puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
  puts "                       origin_dir path value is \".\", otherwise, the value"
  puts "                       that was set with the \"-paths_relative_to\" switch"
  puts "                       when this script was generated.\n"
  puts "\[--project_name <name>\] Create project with the specified name. Default"
  puts "                       name is the name of the project from where this"
  puts "                       script was generated.\n"
  puts "\[--help\]               Print help information for this script"
  puts "-------------------------------------------------------------------------\n"
  exit 0
}

if { $::argc > 0 } {
  for {set i 0} {$i < $::argc} {incr i} {
    set option [string trim [lindex $::argv $i]]
    switch -regexp -- $option {
      "--origin_dir"   { incr i; set origin_dir [lindex $::argv $i] }
      "--project_name" { incr i; set _xil_proj_name_ [lindex $::argv $i] }
      "--help"         { print_help }
      default {
        if { [regexp {^-} $option] } {
          puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
          return 1
        }
      }
    }
  }
}

# Set the directory path for the original project from where this script was exported
set orig_proj_dir "[file normalize "$origin_dir/"]"

# Check for paths and files needed for project creation
set validate_required 0
if { $validate_required } {
  if { [checkRequiredFiles $origin_dir] } {
    puts "Tcl file $script_file is valid. All files required for project creation is accesable. "
  } else {
    puts "Tcl file $script_file is not valid. Not all files required for project creation is accesable. "
    return
  }
}

# Create project
create_project ${_xil_proj_name_} ./${_xil_proj_name_} -part xcau25p-ffvb676-2-e

# Set the directory path for the new project
set proj_dir [get_property directory [current_project]]

# Set project properties
set obj [current_project]
set_property -name "board_part_repo_paths" -value "[file normalize "$origin_dir/../../../Xprojects/XilinxBoardStore/boards/OpalKelly"]" -objects $obj
set_property -name "board_part" -value "opalkelly.com:xem8310-au25p:part0:1.0" -objects $obj
set_property -name "default_lib" -value "xil_defaultlib" -objects $obj
set_property -name "enable_resource_estimation" -value "0" -objects $obj
set_property -name "enable_vhdl_2008" -value "1" -objects $obj
set_property -name "ip_cache_permissions" -value "read write" -objects $obj
set_property -name "ip_output_repo" -value "$proj_dir/${_xil_proj_name_}.cache/ip" -objects $obj
set_property -name "mem.enable_memory_map_generation" -value "1" -objects $obj
set_property -name "platform.board_id" -value "xem8310-au25p" -objects $obj
set_property -name "revised_directory_structure" -value "1" -objects $obj
set_property -name "sim.central_dir" -value "$proj_dir/${_xil_proj_name_}.ip_user_files" -objects $obj
set_property -name "sim.ip.auto_export_scripts" -value "1" -objects $obj
set_property -name "simulator_language" -value "Mixed" -objects $obj
set_property -name "sim_compile_state" -value "1" -objects $obj
set_property -name "webtalk.activehdl_export_sim" -value "46" -objects $obj
set_property -name "webtalk.modelsim_export_sim" -value "46" -objects $obj
set_property -name "webtalk.questa_export_sim" -value "46" -objects $obj
set_property -name "webtalk.riviera_export_sim" -value "46" -objects $obj
set_property -name "webtalk.vcs_export_sim" -value "46" -objects $obj
set_property -name "webtalk.xsim_export_sim" -value "46" -objects $obj
set_property -name "webtalk.xsim_launch_sim" -value "2396" -objects $obj
set_property -name "xpm_libraries" -value "XPM_CDC XPM_FIFO XPM_MEMORY" -objects $obj

# Create 'sources_1' fileset (if not found)
if {[string equal [get_filesets -quiet sources_1] ""]} {
  create_fileset -srcset sources_1
}

# Set IP repository paths
set obj [get_filesets sources_1]
if { $obj != {} } {
   set_property "ip_repo_paths" "[file normalize "$origin_dir/../../../Xprojects/FrontPanel-Vivado-IP-Dist-v1.0.1"] [file normalize "$origin_dir/../TDC/ip_repo"] [file normalize "$origin_dir/../TTL_test_pack/ip_repo"]" $obj

   # Rebuild user ip_repo's index before adding any source files
   update_ip_catalog -rebuild
}

# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/srcs/spi_inout_mngt.v" ]\
 [file normalize "${origin_dir}/srcs/buffers.v" ]\
 [file normalize "${origin_dir}/srcs/jesd204B_fav/VERILOG_JESD204B/jesd204b_reg_mngt.v" ]\
 [file normalize "${origin_dir}/srcs/jesd204B_fav/VERILOG_JESD204B/define_jesd204b.v" ]\
 [file normalize "${origin_dir}/srcs/jesd204B_fav/VERILOG_JESD204B/jesd204b_tx.v" ]\
 [file normalize "${origin_dir}/srcs/jesd204B_fav/VERILOG_JESD204B/jesd204b_tx_wrapper.v" ]\
 [file normalize "${origin_dir}/srcs/sync_tx_tready.v" ]\
 [file normalize "${origin_dir}/ip/fifo_16x4/fifo_16x4.xci" ]\
 [file normalize "${origin_dir}/srcs/fastdac_fav/dpram_in_wider_out.v" ]\
 [file normalize "${origin_dir}/srcs/fastdac_fav/dpram_out_wider_in.v" ]\
 [file normalize "${origin_dir}/srcs/fastdac_fav/fastdac_axil_mngt.v" ]\
 [file normalize "${origin_dir}/srcs/jesd_transport.v" ]\
 [file normalize "${origin_dir}/srcs/ILVDS.v" ]\
 [file normalize "${origin_dir}/srcs/led_test.v" ]\
 [file normalize "${origin_dir}/srcs/fpga_turnkey_reg_mngt.v" ]\
 [file normalize "${origin_dir}/srcs/reset_register.v" ]\
 [file normalize "${origin_dir}/srcs/clk_rst_mngt.v" ]\
 [file normalize "${origin_dir}/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_0.xci" ]\
 [file normalize "${origin_dir}/srcs/axi_virtual_controller_wrapper.v" ]\
 [file normalize "${origin_dir}/srcs/ddr_data_axil_mngt.v" ]\
 [file normalize "${origin_dir}/srcs/ddr_data_reg_mngt.v" ]\
 [file normalize "${origin_dir}/srcs/mon_ddr_fifos.v" ]\
 [file normalize "${origin_dir}/srcs/ddr_data.v" ]\
 [file normalize "${origin_dir}/srcs/OLVDS_TDC.v" ]\
 [file normalize "${origin_dir}/srcs/ILVDS_TDC.v" ]\
 [file normalize "${origin_dir}/srcs/tdc_clk_rst_mngt.v" ]\
 [file normalize "${origin_dir}/srcs/tdc_fav/TDC_REG_MNGT_v1_0_s_axil.v" ]\
 [file normalize "${origin_dir}/srcs/tdc_fav/TDC_REG_MNGT_v1_0.v" ]\
 [file normalize "${origin_dir}/srcs/tdc_fav/AS6501_IF.v" ]\
 [file normalize "${origin_dir}/srcs/ttl_reg_mngt.v" ]\
 [file normalize "${origin_dir}/srcs/ttl_gate_apd.v" ]\
 [file normalize "${origin_dir}/srcs/axi_monitor.v" ]\
 [file normalize "${origin_dir}/srcs/debug_ddr.v" ]\
 [file normalize "${origin_dir}/srcs/gc_time.v" ]\
 [file normalize "${origin_dir}/srcs/axis_data_fifo_time.v" ]\
 [file normalize "${origin_dir}/srcs/pm_data.v" ]\
 [file normalize "${origin_dir}/srcs/fastdac_fav/dpram_out_equal_in.v" ]\
 [file normalize "${origin_dir}/srcs/fastdac_fav/define.v" ]\
 [file normalize "${origin_dir}/srcs/fastdac_fav/fastdac_pcietojesd204.v" ]\
 [file normalize "${origin_dir}/srcs/samples_dac1.v" ]\
 [file normalize "${origin_dir}/srcs/spi_inout_mngt_tdc.v" ]\
 [file normalize "${origin_dir}/srcs/sync_ltc.v" ]\
 [file normalize "${origin_dir}/srcs/fastdac_fav/alpha_pos_dac0.mem" ]\
 [file normalize "${origin_dir}/srcs/fastdac_fav/sin_sequence_dac0.mem" ]\
 [file normalize "${origin_dir}/srcs/fastdac_fav/sin_sequence_dac1.mem" ]\
 [file normalize "${origin_dir}/srcs/fastdac_fav/alpha_pos_dac1.mem" ]\
 [file normalize "${origin_dir}/srcs/debug_clock.v" ]\
 [file normalize "${origin_dir}/ip/fifo_axistream_128/fifo_axistream_128.xci" ]\
 [file normalize "${origin_dir}/srcs/rng_sequence_dac1.mem" ]\
 [file normalize "${origin_dir}/ip/axis_data_fifo_0/axis_data_fifo_0.xci" ]\
 [file normalize "${origin_dir}/srcs/cdc_sync.v" ]\
]
set imported_files [import_files -fileset sources_1 $files]

# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
set file "fifo_16x4/fifo_16x4.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}

set file "axi_vfifo_ctrl_0/axi_vfifo_ctrl_0.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}

set file "fastdac_fav/alpha_pos_dac0.mem"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "Memory File" -objects $file_obj

set file "fastdac_fav/sin_sequence_dac0.mem"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "Memory File" -objects $file_obj

set file "fastdac_fav/sin_sequence_dac1.mem"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "Memory File" -objects $file_obj

set file "fastdac_fav/alpha_pos_dac1.mem"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "Memory File" -objects $file_obj

set file "fifo_axistream_128/fifo_axistream_128.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}

set file "srcs/rng_sequence_dac1.mem"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "Memory File" -objects $file_obj

set file "axis_data_fifo_0/axis_data_fifo_0.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}


# Set 'sources_1' fileset properties
set obj [get_filesets sources_1]
set_property -name "dataflow_viewer_settings" -value "min_width=16" -objects $obj
set_property -name "top" -value "Bob_top_wrapper" -objects $obj

# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/ip/fifo_64x8/fifo_64x8.xci" ]\
]
set imported_files [import_files -fileset sources_1 $files]

# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
set file "fifo_64x8/fifo_64x8.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}


# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/ip/fifo_128x16/fifo_128x16.xci" ]\
]
set imported_files [import_files -fileset sources_1 $files]

# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
set file "fifo_128x16/fifo_128x16.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}


# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/ip/fifo_32x128/fifo_32x128.xci" ]\
]
set imported_files [import_files -fileset sources_1 $files]

# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
set file "fifo_32x128/fifo_32x128.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}


# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/ip/fifo_gc_in_64x64/fifo_gc_in_64x64.xci" ]\
]
set imported_files [import_files -fileset sources_1 $files]

# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
set file "fifo_gc_in_64x64/fifo_gc_in_64x64.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}


# Create 'constrs_1' fileset (if not found)
if {[string equal [get_filesets -quiet constrs_1] ""]} {
  create_fileset -constrset constrs_1
}

# Set 'constrs_1' fileset object
set obj [get_filesets constrs_1]

# Add/Import constrs file and set constrs file properties
set file "[file normalize "$origin_dir/constrs/bob_constrs.xdc"]"
set file_imported [import_files -fileset constrs_1 [list $file]]
set file "constrs/bob_constrs.xdc"
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property -name "file_type" -value "XDC" -objects $file_obj

# Set 'constrs_1' fileset properties
set obj [get_filesets constrs_1]

# Create 'sim_1' fileset (if not found)
if {[string equal [get_filesets -quiet sim_1] ""]} {
  create_fileset -simset sim_1
}

# Set 'sim_1' fileset object
set obj [get_filesets sim_1]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/sim/mon_ddr_fifos_tb.v" ]\
 [file normalize "${origin_dir}/sim/cdc_sync_tb.v" ]\
 [file normalize "${origin_dir}/sim/AS6501_IF_tb.v" ]\
 [file normalize "${origin_dir}/sim/led_test_tb.v" ]\
 [file normalize "${origin_dir}/sim/ddr_data_tb.v" ]\
 [file normalize "${origin_dir}/sim/debug_ddr_tb.v" ]\
 [file normalize "${origin_dir}/sim/gc_time_tb.v" ]\
 [file normalize "${origin_dir}/sim/jesd_transport_tb.v" ]\
 [file normalize "${origin_dir}/sim/sample_dac1_tb.v" ]\
 [file normalize "${origin_dir}/sim/sync_ltc_tb.v" ]\
]
set imported_files [import_files -fileset sim_1 $files]

# Set 'sim_1' fileset file properties for remote files
# None

# Set 'sim_1' fileset file properties for local files
# None

# Set 'sim_1' fileset properties
set obj [get_filesets sim_1]
set_property -name "nl.mode" -value "funcsim" -objects $obj
set_property -name "top" -value "mon_ddr_fifos_tb" -objects $obj
set_property -name "top_auto_set" -value "0" -objects $obj
set_property -name "top_lib" -value "xil_defaultlib" -objects $obj

# Set 'utils_1' fileset object
set obj [get_filesets utils_1]
# Empty (no sources present)

# Set 'utils_1' fileset properties
set obj [get_filesets utils_1]


# Adding sources referenced in BDs, if not already added
if { [get_files spi_inout_mngt.v] == "" } {
  import_files -quiet -fileset sources_1 /media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/spi_inout_mngt.v
}
if { [get_files buffers.v] == "" } {
  import_files -quiet -fileset sources_1 /media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/buffers.v
}
if { [get_files jesd204b_reg_mngt.v] == "" } {
  import_files -quiet -fileset sources_1 /media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/jesd204B_fav/VERILOG_JESD204B/jesd204b_reg_mngt.v
}
if { [get_files define_jesd204b.v] == "" } {
  import_files -quiet -fileset sources_1 /media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/jesd204B_fav/VERILOG_JESD204B/define_jesd204b.v
}
if { [get_files jesd204b_tx.v] == "" } {
  import_files -quiet -fileset sources_1 /media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/jesd204B_fav/VERILOG_JESD204B/jesd204b_tx.v
}
if { [get_files jesd204b_tx_wrapper.v] == "" } {
  import_files -quiet -fileset sources_1 /media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/jesd204B_fav/VERILOG_JESD204B/jesd204b_tx_wrapper.v
}
if { [get_files sync_tx_tready.v] == "" } {
  import_files -quiet -fileset sources_1 /media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/sync_tx_tready.v
}
if { [get_files fifo_128x16.xci] == "" } {
  import_files -quiet -fileset sources_1 /media/hop/Silent/gitprojects/okellyfpga/Bob/ip/fifo_128x16/fifo_128x16.xci
}
if { [get_files fifo_16x4.xci] == "" } {
  import_files -quiet -fileset sources_1 /media/hop/Silent/gitprojects/okellyfpga/Bob/ip/fifo_16x4/fifo_16x4.xci
}
if { [get_files dpram_in_wider_out.v] == "" } {
  import_files -quiet -fileset sources_1 /media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/fastdac_fav/dpram_in_wider_out.v
}
if { [get_files dpram_out_wider_in.v] == "" } {
  import_files -quiet -fileset sources_1 /media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/fastdac_fav/dpram_out_wider_in.v
}
if { [get_files fastdac_axil_mngt.v] == "" } {
  import_files -quiet -fileset sources_1 /media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/fastdac_fav/fastdac_axil_mngt.v
}
if { [get_files jesd_transport.v] == "" } {
  import_files -quiet -fileset sources_1 /media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/jesd_transport.v
}
if { [get_files ILVDS.v] == "" } {
  import_files -quiet -fileset sources_1 /media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/ILVDS.v
}
if { [get_files led_test.v] == "" } {
  import_files -quiet -fileset sources_1 /media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/led_test.v
}
if { [get_files fpga_turnkey_reg_mngt.v] == "" } {
  import_files -quiet -fileset sources_1 /media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/fpga_turnkey_reg_mngt.v
}
if { [get_files reset_register.v] == "" } {
  import_files -quiet -fileset sources_1 /media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/reset_register.v
}
if { [get_files clk_rst_mngt.v] == "" } {
  import_files -quiet -fileset sources_1 /media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/clk_rst_mngt.v
}
if { [get_files axi_vfifo_ctrl_0.xci] == "" } {
  import_files -quiet -fileset sources_1 /media/hop/Silent/gitprojects/okellyfpga/Bob/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_0.xci
}
if { [get_files axi_virtual_controller_wrapper.v] == "" } {
  import_files -quiet -fileset sources_1 /media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/axi_virtual_controller_wrapper.v
}
if { [get_files ddr_data_axil_mngt.v] == "" } {
  import_files -quiet -fileset sources_1 /media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/ddr_data_axil_mngt.v
}
if { [get_files ddr_data_reg_mngt.v] == "" } {
  import_files -quiet -fileset sources_1 /media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/ddr_data_reg_mngt.v
}
if { [get_files mon_ddr_fifos.v] == "" } {
  import_files -quiet -fileset sources_1 /media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/mon_ddr_fifos.v
}
if { [get_files fifo_gc_in_64x64.xci] == "" } {
  import_files -quiet -fileset sources_1 /media/hop/Silent/gitprojects/okellyfpga/Bob/ip/fifo_gc_in_64x64/fifo_gc_in_64x64.xci
}
if { [get_files ddr_data.v] == "" } {
  import_files -quiet -fileset sources_1 /media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/ddr_data.v
}
if { [get_files spi_inout_mngt.v] == "" } {
  import_files -quiet -fileset sources_1 /media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/spi_inout_mngt.v
}
if { [get_files OLVDS_TDC.v] == "" } {
  import_files -quiet -fileset sources_1 /media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/OLVDS_TDC.v
}
if { [get_files ILVDS_TDC.v] == "" } {
  import_files -quiet -fileset sources_1 /media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/ILVDS_TDC.v
}
if { [get_files tdc_clk_rst_mngt.v] == "" } {
  import_files -quiet -fileset sources_1 /media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/tdc_clk_rst_mngt.v
}
if { [get_files TDC_REG_MNGT_v1_0_s_axil.v] == "" } {
  import_files -quiet -fileset sources_1 /media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/tdc_fav/TDC_REG_MNGT_v1_0_s_axil.v
}
if { [get_files TDC_REG_MNGT_v1_0.v] == "" } {
  import_files -quiet -fileset sources_1 /media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/tdc_fav/TDC_REG_MNGT_v1_0.v
}
if { [get_files AS6501_IF.v] == "" } {
  import_files -quiet -fileset sources_1 /media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/tdc_fav/AS6501_IF.v
}
if { [get_files reset_register.v] == "" } {
  import_files -quiet -fileset sources_1 /media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/reset_register.v
}
if { [get_files ttl_reg_mngt.v] == "" } {
  import_files -quiet -fileset sources_1 /media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/ttl_reg_mngt.v
}
if { [get_files ttl_gate_apd.v] == "" } {
  import_files -quiet -fileset sources_1 /media/hop/Silent/gitprojects/okellyfpga/Bob/srcs/ttl_gate_apd.v
}


# Proc to create BD Bob_top
proc cr_bd_Bob_top { parentCell } {
# The design that will be created by this Tcl proc contains the following 
# module references:
# pcierefclk, ttl_gate_apd, ILVDS, clk_rst_mngt, led_test, axi_virtual_controller_wrapper, ddr_data, ddr_data_reg_mngt, mon_ddr_fifos, jesd204b_tx_wrapper, jesd_transport, sync_tx_tready, spi_inout_mngt, ILVDS_TDC, OLVDS_TDC, tdc_clk_rst_mngt, AS6501_IF, TDC_REG_MNGT_v1_0, spi_inout_mngt



  # CHANGE DESIGN NAME HERE
  set design_name Bob_top

  common::send_gid_msg -ssname BD::TCL -id 2010 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."

  create_bd_design $design_name

  set bCheckIPsPassed 1
  ##################################################################
  # CHECK IPs
  ##################################################################
  set bCheckIPs 1
  if { $bCheckIPs == 1 } {
     set list_check_ips "\ 
  xilinx.com:ip:clk_wiz:6.0\
  xilinx.com:ip:xdma:4.1\
  xilinx.com:ip:ddr4:2.2\
  xilinx.com:ip:fifo_generator:13.2\
  xilinx.com:ip:system_ila:1.1\
  xilinx.com:ip:util_vector_logic:2.0\
  xilinx.com:ip:xlconstant:1.1\
  xilinx.com:ip:ila:6.2\
  xilinx.com:ip:jesd204_phy:4.0\
  xilinx.com:ip:axi_quad_spi:3.2\
  "

   set list_ips_missing ""
   common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."

   foreach ip_vlnv $list_check_ips {
      set ip_obj [get_ipdefs -all $ip_vlnv]
      if { $ip_obj eq "" } {
         lappend list_ips_missing $ip_vlnv
      }
   }

   if { $list_ips_missing ne "" } {
      catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
      set bCheckIPsPassed 0
   }

  }

  ##################################################################
  # CHECK Modules
  ##################################################################
  set bCheckModules 1
  if { $bCheckModules == 1 } {
     set list_check_mods "\ 
  pcierefclk\
  ttl_gate_apd\
  ILVDS\
  clk_rst_mngt\
  led_test\
  axi_virtual_controller_wrapper\
  ddr_data\
  ddr_data_reg_mngt\
  mon_ddr_fifos\
  jesd204b_tx_wrapper\
  jesd_transport\
  sync_tx_tready\
  spi_inout_mngt\
  ILVDS_TDC\
  OLVDS_TDC\
  tdc_clk_rst_mngt\
  AS6501_IF\
  TDC_REG_MNGT_v1_0\
  spi_inout_mngt\
  "

   set list_mods_missing ""
   common::send_gid_msg -ssname BD::TCL -id 2020 -severity "INFO" "Checking if the following modules exist in the project's sources: $list_check_mods ."

   foreach mod_vlnv $list_check_mods {
      if { [can_resolve_reference $mod_vlnv] == 0 } {
         lappend list_mods_missing $mod_vlnv
      }
   }

   if { $list_mods_missing ne "" } {
      catch {common::send_gid_msg -ssname BD::TCL -id 2021 -severity "ERROR" "The following module(s) are not found in the project: $list_mods_missing" }
      common::send_gid_msg -ssname BD::TCL -id 2022 -severity "INFO" "Please add source files for the missing module(s) above."
      set bCheckIPsPassed 0
   }
}

  if { $bCheckIPsPassed != 1 } {
    common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
    return 3
  }

  
# Hierarchical cell: time_spi
proc create_hier_cell_time_spi { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_time_spi() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 AXI_LITE


  # Create pins
  create_bd_pin -dir I -type clk clk10_i
  create_bd_pin -dir IO ext_tdc_miso
  create_bd_pin -dir IO ext_tdc_mosi
  create_bd_pin -dir IO ext_tdc_sck
  create_bd_pin -dir IO -from 1 -to 0 ioss_io_0
  create_bd_pin -dir O rst_jic_0
  create_bd_pin -dir I -type clk s_axil_aclk
  create_bd_pin -dir I -type rst s_axil_aresetn

  # Create instance: axi_quad_spi_0, and set properties
  set axi_quad_spi_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_quad_spi:3.2 axi_quad_spi_0 ]
  set_property CONFIG.C_NUM_SS_BITS {2} $axi_quad_spi_0


  # Create instance: spi_inout_mngt_0, and set properties
  set block_name spi_inout_mngt
  set block_cell_name spi_inout_mngt_0
  if { [catch {set spi_inout_mngt_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $spi_inout_mngt_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property CONFIG.NBR_OF_SLAVE {2} $spi_inout_mngt_0


  # Create interface connections
  connect_bd_intf_net -intf_net Conn3 [get_bd_intf_pins AXI_LITE] [get_bd_intf_pins axi_quad_spi_0/AXI_LITE]

  # Create port connections
  connect_bd_net -net Net [get_bd_pins ext_tdc_mosi] [get_bd_pins spi_inout_mngt_0/i0_io]
  connect_bd_net -net Net1 [get_bd_pins ext_tdc_miso] [get_bd_pins spi_inout_mngt_0/i1_io]
  connect_bd_net -net Net2 [get_bd_pins ioss_io_0] [get_bd_pins spi_inout_mngt_0/ioss_io]
  connect_bd_net -net Net3 [get_bd_pins ext_tdc_sck] [get_bd_pins spi_inout_mngt_0/iosck_io]
  connect_bd_net -net axi_quad_spi_0_io0_o [get_bd_pins axi_quad_spi_0/io0_o] [get_bd_pins spi_inout_mngt_0/in0_i]
  connect_bd_net -net axi_quad_spi_0_io0_t [get_bd_pins axi_quad_spi_0/io0_t] [get_bd_pins spi_inout_mngt_0/in0t_i]
  connect_bd_net -net axi_quad_spi_0_io1_o [get_bd_pins axi_quad_spi_0/io1_o] [get_bd_pins spi_inout_mngt_0/in1_i]
  connect_bd_net -net axi_quad_spi_0_io1_t [get_bd_pins axi_quad_spi_0/io1_t] [get_bd_pins spi_inout_mngt_0/in1t_i]
  connect_bd_net -net axi_quad_spi_0_sck_o [get_bd_pins axi_quad_spi_0/sck_o] [get_bd_pins spi_inout_mngt_0/sck_i]
  connect_bd_net -net axi_quad_spi_0_sck_t [get_bd_pins axi_quad_spi_0/sck_t] [get_bd_pins spi_inout_mngt_0/sckt_i]
  connect_bd_net -net axi_quad_spi_0_ss_o [get_bd_pins axi_quad_spi_0/ss_o] [get_bd_pins spi_inout_mngt_0/ss_i]
  connect_bd_net -net axi_quad_spi_0_ss_t [get_bd_pins axi_quad_spi_0/ss_t] [get_bd_pins spi_inout_mngt_0/sst_i]
  connect_bd_net -net clk10_i_1 [get_bd_pins clk10_i] [get_bd_pins axi_quad_spi_0/ext_spi_clk]
  connect_bd_net -net s_axil_aclk_1 [get_bd_pins s_axil_aclk] [get_bd_pins axi_quad_spi_0/s_axi_aclk]
  connect_bd_net -net s_axil_aresetn_1 [get_bd_pins s_axil_aresetn] [get_bd_pins axi_quad_spi_0/s_axi_aresetn]
  connect_bd_net -net spi_inout_mngt_0_out0_o [get_bd_pins axi_quad_spi_0/io0_i] [get_bd_pins spi_inout_mngt_0/out0_o]
  connect_bd_net -net spi_inout_mngt_0_out1_o [get_bd_pins axi_quad_spi_0/io1_i] [get_bd_pins spi_inout_mngt_0/out1_o]
  connect_bd_net -net spi_inout_mngt_0_rst_jic [get_bd_pins rst_jic_0] [get_bd_pins spi_inout_mngt_0/rst_jic]
  connect_bd_net -net spi_inout_mngt_0_sck_o [get_bd_pins axi_quad_spi_0/sck_i] [get_bd_pins spi_inout_mngt_0/sck_o]
  connect_bd_net -net spi_inout_mngt_0_ss_o [get_bd_pins axi_quad_spi_0/ss_i] [get_bd_pins spi_inout_mngt_0/ss_o]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: tdc_mngt
proc create_hier_cell_tdc_mngt { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_tdc_mngt() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS2

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s_axil


  # Create pins
  create_bd_pin -dir I clk200
  create_bd_pin -dir O -from 2 -to 0 command_enable_r
  create_bd_pin -dir O -from 127 -to 0 debug_s_axis_tdata
  create_bd_pin -dir O debug_s_axis_tvalid
  create_bd_pin -dir O -from 31 -to 0 debug_tdc_tdata
  create_bd_pin -dir O debug_tdc_tvalid
  create_bd_pin -dir I ext_pps
  create_bd_pin -dir I frame_i
  create_bd_pin -dir O -from 31 -to 0 gate_pos0
  create_bd_pin -dir O -from 31 -to 0 gate_pos1
  create_bd_pin -dir O -from 31 -to 0 gate_pos2
  create_bd_pin -dir O -from 31 -to 0 gate_pos3
  create_bd_pin -dir O -from 47 -to 0 gc
  create_bd_pin -dir I -type rst gc_rst
  create_bd_pin -dir O -from 47 -to 0 gc_time_valid
  create_bd_pin -dir I lclk_i
  create_bd_pin -dir I linterrupt_i_0
  create_bd_pin -dir I lrst_i
  create_bd_pin -dir I lrstn_i_0
  create_bd_pin -dir I -type clk m_axi_tclk
  create_bd_pin -dir I m_axi_trstn
  create_bd_pin -dir I rd_en_4
  create_bd_pin -dir I -type clk s_axil_aclk
  create_bd_pin -dir I -type rst s_axil_aresetn
  create_bd_pin -dir I sdi_i
  create_bd_pin -dir O start_gc_o
  create_bd_pin -dir O start_gc_sim
  create_bd_pin -dir O stopa_sim_enable_o
  create_bd_pin -dir O -from 31 -to 0 stopa_sim_limit
  create_bd_pin -dir O -from 31 -to 0 tdata200
  create_bd_pin -dir O -from 15 -to 0 tdata200_mod
  create_bd_pin -dir O -from 31 -to 0 total_count_o
  create_bd_pin -dir O tvalid200

  # Create instance: AS6501_IF_0, and set properties
  set block_name AS6501_IF
  set block_cell_name AS6501_IF_0
  if { [catch {set AS6501_IF_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $AS6501_IF_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  set_property -dict [ list \
   CONFIG.FREQ_HZ {200000000} \
 ] [get_bd_intf_pins /tdc/tdc_mngt/AS6501_IF_0/s_axis]

  set_property -dict [ list \
   CONFIG.FREQ_HZ {200000000} \
 ] [get_bd_pins /tdc/tdc_mngt/AS6501_IF_0/s_axis_clk]

  # Create instance: TDC_REG_MNGT_v1_0_0, and set properties
  set block_name TDC_REG_MNGT_v1_0
  set block_cell_name TDC_REG_MNGT_v1_0_0
  if { [catch {set TDC_REG_MNGT_v1_0_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $TDC_REG_MNGT_v1_0_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property CONFIG.C_s_axil_ADDR_WIDTH {12} $TDC_REG_MNGT_v1_0_0


  # Create instance: fifo_generator_0, and set properties
  set fifo_generator_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:fifo_generator:13.2 fifo_generator_0 ]
  set_property -dict [list \
    CONFIG.Clock_Type_AXI {Independent_Clock} \
    CONFIG.FIFO_Implementation_axis {Independent_Clocks_Block_RAM} \
    CONFIG.INTERFACE_TYPE {AXI_STREAM} \
    CONFIG.Input_Depth_axis {512} \
    CONFIG.Programmable_Empty_Type_axis {No_Programmable_Empty_Threshold} \
    CONFIG.Programmable_Full_Type_axis {No_Programmable_Full_Threshold} \
    CONFIG.TDATA_NUM_BYTES {16} \
    CONFIG.synchronization_stages_axi {3} \
  ] $fifo_generator_0


  # Create interface connections
  connect_bd_intf_net -intf_net AS6501_IF_0_s_axis [get_bd_intf_pins AS6501_IF_0/s_axis] [get_bd_intf_pins fifo_generator_0/S_AXIS]
  connect_bd_intf_net -intf_net S_AXIL_PCIE_1 [get_bd_intf_pins s_axil] [get_bd_intf_pins TDC_REG_MNGT_v1_0_0/s_axil]
  connect_bd_intf_net -intf_net fifo_generator_0_M_AXIS [get_bd_intf_pins M_AXIS2] [get_bd_intf_pins fifo_generator_0/M_AXIS]

  # Create port connections
  connect_bd_net -net AS6501_IF_0_click0_count_o [get_bd_pins AS6501_IF_0/click0_count_o] [get_bd_pins TDC_REG_MNGT_v1_0_0/click0_count_i]
  connect_bd_net -net AS6501_IF_0_click1_count_o [get_bd_pins AS6501_IF_0/click1_count_o] [get_bd_pins TDC_REG_MNGT_v1_0_0/click1_count_i]
  connect_bd_net -net AS6501_IF_0_command_enable_r [get_bd_pins command_enable_r] [get_bd_pins AS6501_IF_0/command_enable_r]
  connect_bd_net -net AS6501_IF_0_data_count_valid_o [get_bd_pins AS6501_IF_0/data_count_valid_o] [get_bd_pins TDC_REG_MNGT_v1_0_0/data_count_valid_i]
  connect_bd_net -net AS6501_IF_0_debug_s_axis_tdata [get_bd_pins debug_s_axis_tdata] [get_bd_pins AS6501_IF_0/debug_s_axis_tdata]
  connect_bd_net -net AS6501_IF_0_debug_s_axis_tvalid [get_bd_pins debug_s_axis_tvalid] [get_bd_pins AS6501_IF_0/debug_s_axis_tvalid]
  connect_bd_net -net AS6501_IF_0_debug_tdc_tdata [get_bd_pins debug_tdc_tdata] [get_bd_pins AS6501_IF_0/debug_tdc_tdata]
  connect_bd_net -net AS6501_IF_0_debug_tdc_tvalid [get_bd_pins debug_tdc_tvalid] [get_bd_pins AS6501_IF_0/debug_tdc_tvalid]
  connect_bd_net -net AS6501_IF_0_fifo_calib_rst [get_bd_pins AS6501_IF_0/fifo_calib_rst] [get_bd_pins fifo_generator_0/s_aresetn]
  connect_bd_net -net AS6501_IF_0_gate_pos0 [get_bd_pins gate_pos0] [get_bd_pins AS6501_IF_0/gate_pos0]
  connect_bd_net -net AS6501_IF_0_gate_pos1 [get_bd_pins gate_pos1] [get_bd_pins AS6501_IF_0/gate_pos1]
  connect_bd_net -net AS6501_IF_0_gate_pos2 [get_bd_pins gate_pos2] [get_bd_pins AS6501_IF_0/gate_pos2]
  connect_bd_net -net AS6501_IF_0_gate_pos3 [get_bd_pins gate_pos3] [get_bd_pins AS6501_IF_0/gate_pos3]
  connect_bd_net -net AS6501_IF_0_gc [get_bd_pins gc] [get_bd_pins AS6501_IF_0/gc]
  connect_bd_net -net AS6501_IF_0_gc_time_valid [get_bd_pins gc_time_valid] [get_bd_pins AS6501_IF_0/gc_time_valid]
  connect_bd_net -net AS6501_IF_0_start_gc_o [get_bd_pins start_gc_o] [get_bd_pins AS6501_IF_0/start_gc_o]
  connect_bd_net -net AS6501_IF_0_tdata200 [get_bd_pins tdata200] [get_bd_pins AS6501_IF_0/tdata200]
  connect_bd_net -net AS6501_IF_0_tdata200_mod [get_bd_pins tdata200_mod] [get_bd_pins AS6501_IF_0/tdata200_mod]
  connect_bd_net -net AS6501_IF_0_total_count_o [get_bd_pins total_count_o] [get_bd_pins AS6501_IF_0/total_count_o] [get_bd_pins TDC_REG_MNGT_v1_0_0/total_count_i]
  connect_bd_net -net AS6501_IF_0_tvalid200 [get_bd_pins tvalid200] [get_bd_pins AS6501_IF_0/tvalid200]
  connect_bd_net -net ILVDS_TDC_0_O_frameA [get_bd_pins frame_i] [get_bd_pins AS6501_IF_0/frame_i]
  connect_bd_net -net ILVDS_TDC_0_O_lclk [get_bd_pins lclk_i] [get_bd_pins AS6501_IF_0/lclk_i]
  connect_bd_net -net ILVDS_TDC_0_O_sdiA [get_bd_pins sdi_i] [get_bd_pins AS6501_IF_0/sdi_i]
  connect_bd_net -net TDC_REG_MNGT_v1_0_0_command_enable_o [get_bd_pins AS6501_IF_0/command_enable] [get_bd_pins TDC_REG_MNGT_v1_0_0/command_enable_o]
  connect_bd_net -net TDC_REG_MNGT_v1_0_0_command_get_gc_o [get_bd_pins TDC_REG_MNGT_v1_0_0/command_get_gc_o]
  connect_bd_net -net TDC_REG_MNGT_v1_0_0_command_o [get_bd_pins AS6501_IF_0/command_i] [get_bd_pins TDC_REG_MNGT_v1_0_0/command_o]
  connect_bd_net -net TDC_REG_MNGT_v1_0_0_gate0_o [get_bd_pins AS6501_IF_0/gate0_i] [get_bd_pins TDC_REG_MNGT_v1_0_0/gate0_o]
  connect_bd_net -net TDC_REG_MNGT_v1_0_0_gate1_o [get_bd_pins AS6501_IF_0/gate1_i] [get_bd_pins TDC_REG_MNGT_v1_0_0/gate1_o]
  connect_bd_net -net TDC_REG_MNGT_v1_0_0_index_stop_bitwise_o [get_bd_pins AS6501_IF_0/index_stop_bitwise_i] [get_bd_pins TDC_REG_MNGT_v1_0_0/index_stop_bitwise_o]
  connect_bd_net -net TDC_REG_MNGT_v1_0_0_reg_enable200_o [get_bd_pins AS6501_IF_0/reg_enable200_i] [get_bd_pins TDC_REG_MNGT_v1_0_0/reg_enable200_o]
  connect_bd_net -net TDC_REG_MNGT_v1_0_0_reg_enable_o [get_bd_pins AS6501_IF_0/reg_enable_tdc_i] [get_bd_pins TDC_REG_MNGT_v1_0_0/reg_enable_o]
  connect_bd_net -net TDC_REG_MNGT_v1_0_0_shift_gc_back_o [get_bd_pins AS6501_IF_0/shift_gc_back_i] [get_bd_pins TDC_REG_MNGT_v1_0_0/shift_gc_back_o]
  connect_bd_net -net TDC_REG_MNGT_v1_0_0_shift_tdc_time_o [get_bd_pins AS6501_IF_0/shift_tdc_time_i] [get_bd_pins TDC_REG_MNGT_v1_0_0/shift_tdc_time_o]
  connect_bd_net -net TDC_REG_MNGT_v1_0_0_start_gc_sim [get_bd_pins start_gc_sim] [get_bd_pins AS6501_IF_0/start_gc_i] [get_bd_pins TDC_REG_MNGT_v1_0_0/start_gc_sim]
  connect_bd_net -net TDC_REG_MNGT_v1_0_0_stopa_sim_enable_o [get_bd_pins stopa_sim_enable_o] [get_bd_pins TDC_REG_MNGT_v1_0_0/stopa_sim_enable_o]
  connect_bd_net -net TDC_REG_MNGT_v1_0_0_stopa_sim_limit [get_bd_pins stopa_sim_limit] [get_bd_pins TDC_REG_MNGT_v1_0_0/stopa_sim_limit]
  connect_bd_net -net TDC_REG_MNGT_v1_0_0_tdc_enable [get_bd_pins AS6501_IF_0/enable] [get_bd_pins TDC_REG_MNGT_v1_0_0/tdc_enable]
  connect_bd_net -net clk200_1 [get_bd_pins clk200] [get_bd_pins AS6501_IF_0/clk200_i] [get_bd_pins AS6501_IF_0/s_axis_clk] [get_bd_pins TDC_REG_MNGT_v1_0_0/clk200_i] [get_bd_pins fifo_generator_0/s_aclk]
  connect_bd_net -net ext_pps_1 [get_bd_pins ext_pps] [get_bd_pins AS6501_IF_0/pps_i]
  connect_bd_net -net gc_rst_1 [get_bd_pins gc_rst] [get_bd_pins AS6501_IF_0/gc_rst]
  connect_bd_net -net lclk_i_1 [get_bd_pins s_axil_aclk] [get_bd_pins TDC_REG_MNGT_v1_0_0/s_axil_aclk]
  connect_bd_net -net linterrupt_i_0_1 [get_bd_pins linterrupt_i_0] [get_bd_pins AS6501_IF_0/linterrupt_i]
  connect_bd_net -net lrst_i_1 [get_bd_pins lrst_i] [get_bd_pins AS6501_IF_0/lrst_i]
  connect_bd_net -net lrstn_i_0_1 [get_bd_pins lrstn_i_0] [get_bd_pins AS6501_IF_0/lrstn_i]
  connect_bd_net -net lrstn_i_1 [get_bd_pins s_axil_aresetn] [get_bd_pins TDC_REG_MNGT_v1_0_0/s_axil_aresetn]
  connect_bd_net -net m_axi_tclk_1 [get_bd_pins m_axi_tclk] [get_bd_pins fifo_generator_0/m_aclk]
  connect_bd_net -net rd_en_4_1 [get_bd_pins rd_en_4] [get_bd_pins AS6501_IF_0/rd_en_4]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: clk_rst_buffer
proc create_hier_cell_clk_rst_buffer { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_clk_rst_buffer() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I IB_lclk_n_0
  create_bd_pin -dir I I_lclk_p_0
  create_bd_pin -dir O OB_tdc_lclki_n_0
  create_bd_pin -dir O O_frameA
  create_bd_pin -dir O O_lclk
  create_bd_pin -dir O O_sdiA
  create_bd_pin -dir O O_tdc_lclki_p_0
  create_bd_pin -dir I clk200_i
  create_bd_pin -dir I ext_pps
  create_bd_pin -dir I ext_tdc_frame_A_n
  create_bd_pin -dir I ext_tdc_frame_A_p
  create_bd_pin -dir I ext_tdc_frame_B_n
  create_bd_pin -dir I ext_tdc_frame_B_p
  create_bd_pin -dir O ext_tdc_refclk_n
  create_bd_pin -dir O ext_tdc_refclk_p
  create_bd_pin -dir O ext_tdc_rstidxp_n
  create_bd_pin -dir O ext_tdc_rstidxp_p
  create_bd_pin -dir I ext_tdc_sdi_A_n
  create_bd_pin -dir I ext_tdc_sdi_A_p
  create_bd_pin -dir I ext_tdc_sdi_B_n
  create_bd_pin -dir I ext_tdc_sdi_B_p
  create_bd_pin -dir O pps_trigger
  create_bd_pin -dir O probe_tdc_refclk
  create_bd_pin -dir O probe_tdc_rstidx
  create_bd_pin -dir O stopa_sim_0
  create_bd_pin -dir I stopa_sim_enable_i
  create_bd_pin -dir I -from 31 -to 0 stopa_sim_limit
  create_bd_pin -dir I -type rst tdc_rst

  # Create instance: ILVDS_TDC_0, and set properties
  set block_name ILVDS_TDC
  set block_cell_name ILVDS_TDC_0
  if { [catch {set ILVDS_TDC_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $ILVDS_TDC_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: OLVDS_TDC_0, and set properties
  set block_name OLVDS_TDC
  set block_cell_name OLVDS_TDC_0
  if { [catch {set OLVDS_TDC_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $OLVDS_TDC_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: tdc_clk_rst_mngt_0, and set properties
  set block_name tdc_clk_rst_mngt
  set block_cell_name tdc_clk_rst_mngt_0
  if { [catch {set tdc_clk_rst_mngt_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $tdc_clk_rst_mngt_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create port connections
  connect_bd_net -net IB_frameA_n_0_1 [get_bd_pins ext_tdc_frame_A_n] [get_bd_pins ILVDS_TDC_0/IB_frameA_n]
  connect_bd_net -net IB_frameB_n_0_1 [get_bd_pins ext_tdc_frame_B_n] [get_bd_pins ILVDS_TDC_0/IB_frameB_n]
  connect_bd_net -net IB_lclk_n_0_1 [get_bd_pins IB_lclk_n_0] [get_bd_pins ILVDS_TDC_0/IB_lclk_n]
  connect_bd_net -net IB_sdiA_n_0_1 [get_bd_pins ext_tdc_sdi_A_n] [get_bd_pins ILVDS_TDC_0/IB_sdiA_n]
  connect_bd_net -net IB_sdiB_n_0_1 [get_bd_pins ext_tdc_sdi_B_n] [get_bd_pins ILVDS_TDC_0/IB_sdiB_n]
  connect_bd_net -net ILVDS_TDC_0_O_frameA [get_bd_pins O_frameA] [get_bd_pins ILVDS_TDC_0/O_frameA]
  connect_bd_net -net ILVDS_TDC_0_O_lclk [get_bd_pins O_lclk] [get_bd_pins ILVDS_TDC_0/O_lclk]
  connect_bd_net -net ILVDS_TDC_0_O_sdiA [get_bd_pins O_sdiA] [get_bd_pins ILVDS_TDC_0/O_sdiA]
  connect_bd_net -net I_frameA_p_0_1 [get_bd_pins ext_tdc_frame_A_p] [get_bd_pins ILVDS_TDC_0/I_frameA_p]
  connect_bd_net -net I_frameB_p_0_1 [get_bd_pins ext_tdc_frame_B_p] [get_bd_pins ILVDS_TDC_0/I_frameB_p]
  connect_bd_net -net I_lclk_p_0_1 [get_bd_pins I_lclk_p_0] [get_bd_pins ILVDS_TDC_0/I_lclk_p]
  connect_bd_net -net I_sdiA_p_0_1 [get_bd_pins ext_tdc_sdi_A_p] [get_bd_pins ILVDS_TDC_0/I_sdiA_p]
  connect_bd_net -net I_sdiB_p_0_1 [get_bd_pins ext_tdc_sdi_B_p] [get_bd_pins ILVDS_TDC_0/I_sdiB_p]
  connect_bd_net -net OLVDS_TDC_0_OB_tdc_lclki_n [get_bd_pins OB_tdc_lclki_n_0] [get_bd_pins OLVDS_TDC_0/OB_tdc_lclki_n]
  connect_bd_net -net OLVDS_TDC_0_OB_tdc_refclck_n [get_bd_pins ext_tdc_refclk_n] [get_bd_pins OLVDS_TDC_0/OB_tdc_refclck_n]
  connect_bd_net -net OLVDS_TDC_0_OB_tdc_rstidxp_n [get_bd_pins ext_tdc_rstidxp_n] [get_bd_pins OLVDS_TDC_0/OB_tdc_rstidxp_n]
  connect_bd_net -net OLVDS_TDC_0_O_tdc_lclki_p [get_bd_pins O_tdc_lclki_p_0] [get_bd_pins OLVDS_TDC_0/O_tdc_lclki_p]
  connect_bd_net -net OLVDS_TDC_0_O_tdc_refclk_p [get_bd_pins ext_tdc_refclk_p] [get_bd_pins OLVDS_TDC_0/O_tdc_refclk_p]
  connect_bd_net -net OLVDS_TDC_0_O_tdc_rstidxp_p [get_bd_pins ext_tdc_rstidxp_p] [get_bd_pins OLVDS_TDC_0/O_tdc_rstidxp_p]
  connect_bd_net -net TDC_wrapper_0_tdc_refclk_o [get_bd_pins probe_tdc_refclk] [get_bd_pins OLVDS_TDC_0/I_tdc_reflck] [get_bd_pins tdc_clk_rst_mngt_0/tdc_refclk_o]
  connect_bd_net -net TDC_wrapper_0_tdc_rstidxp_o [get_bd_pins probe_tdc_rstidx] [get_bd_pins OLVDS_TDC_0/I_tdc_rstidxp] [get_bd_pins tdc_clk_rst_mngt_0/tdc_rstidxp_o]
  connect_bd_net -net clk200_i_1 [get_bd_pins clk200_i] [get_bd_pins OLVDS_TDC_0/I_tdc_lclki] [get_bd_pins tdc_clk_rst_mngt_0/clk200_i]
  connect_bd_net -net ext_pps_1 [get_bd_pins ext_pps] [get_bd_pins tdc_clk_rst_mngt_0/pps_i]
  connect_bd_net -net stopa_sim_enable_i_1 [get_bd_pins stopa_sim_enable_i] [get_bd_pins tdc_clk_rst_mngt_0/stopa_sim_enable_i]
  connect_bd_net -net stopa_sim_limit_1 [get_bd_pins stopa_sim_limit] [get_bd_pins tdc_clk_rst_mngt_0/stopa_sim_limit_i]
  connect_bd_net -net tdc_clk_rst_mngt_0_stopa_sim [get_bd_pins stopa_sim_0] [get_bd_pins tdc_clk_rst_mngt_0/stopa_sim]
  connect_bd_net -net tdc_clk_rst_mngt_0_tdc_pps_trigger [get_bd_pins pps_trigger] [get_bd_pins tdc_clk_rst_mngt_0/pps_trigger]
  connect_bd_net -net tdc_rst_1 [get_bd_pins tdc_rst] [get_bd_pins tdc_clk_rst_mngt_0/tdc_rst]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: tdc
proc create_hier_cell_tdc { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_tdc() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 AXI_LITE

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS1

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXIL_PCIE


  # Create pins
  create_bd_pin -dir I IB_lclk_n_0
  create_bd_pin -dir I I_lclk_p_0
  create_bd_pin -dir O OB_tdc_lclki_n_0
  create_bd_pin -dir O -from 0 -to 0 O_lclk
  create_bd_pin -dir O O_tdc_lclki_p_0
  create_bd_pin -dir I clk10_i
  create_bd_pin -dir I clk200_i
  create_bd_pin -dir I ext_pps
  create_bd_pin -dir I ext_tdc_frame_A_n
  create_bd_pin -dir I ext_tdc_frame_A_p
  create_bd_pin -dir I ext_tdc_frame_B_n
  create_bd_pin -dir I ext_tdc_frame_B_p
  create_bd_pin -dir IO ext_tdc_miso
  create_bd_pin -dir IO ext_tdc_mosi
  create_bd_pin -dir O ext_tdc_refclk_n
  create_bd_pin -dir O ext_tdc_refclk_p
  create_bd_pin -dir O ext_tdc_rstidxp_n
  create_bd_pin -dir O ext_tdc_rstidxp_p
  create_bd_pin -dir IO ext_tdc_sck
  create_bd_pin -dir I ext_tdc_sdi_A_n
  create_bd_pin -dir I ext_tdc_sdi_A_p
  create_bd_pin -dir I ext_tdc_sdi_B_n
  create_bd_pin -dir I ext_tdc_sdi_B_p
  create_bd_pin -dir O -from 31 -to 0 gate_pos0
  create_bd_pin -dir O -from 31 -to 0 gate_pos1
  create_bd_pin -dir O -from 31 -to 0 gate_pos2
  create_bd_pin -dir O -from 31 -to 0 gate_pos3
  create_bd_pin -dir I -type rst gc_rst
  create_bd_pin -dir IO -from 1 -to 0 ioss_io_0
  create_bd_pin -dir I linterrupt_i_0
  create_bd_pin -dir I lrst_i
  create_bd_pin -dir I -type clk m_axi_tclk
  create_bd_pin -dir I m_axi_trstn
  create_bd_pin -dir O pps_trigger
  create_bd_pin -dir I -from 3 -to 0 probe18
  create_bd_pin -dir O probe_tdc_refclk
  create_bd_pin -dir O probe_tdc_rstidx
  create_bd_pin -dir I rd_en_4
  create_bd_pin -dir O rst_jic_0
  create_bd_pin -dir I -type clk s_axil_aclk
  create_bd_pin -dir I -type rst s_axil_aresetn
  create_bd_pin -dir O stopa_sim_0
  create_bd_pin -dir I sys_rst_n
  create_bd_pin -dir O -from 31 -to 0 tdata200
  create_bd_pin -dir O -from 15 -to 0 tdata200_mod
  create_bd_pin -dir I -type rst tdc_rst
  create_bd_pin -dir O tvalid200

  # Create instance: clk_rst_buffer
  create_hier_cell_clk_rst_buffer $hier_obj clk_rst_buffer

  # Create instance: system_ila_tdc, and set properties
  set system_ila_tdc [ create_bd_cell -type ip -vlnv xilinx.com:ip:system_ila:1.1 system_ila_tdc ]
  set_property -dict [list \
    CONFIG.C_MON_TYPE {NATIVE} \
    CONFIG.C_NUM_OF_PROBES {18} \
    CONFIG.C_PROBE0_WIDTH {1} \
    CONFIG.C_PROBE13_WIDTH {1} \
    CONFIG.C_PROBE14_WIDTH {32} \
    CONFIG.C_PROBE15_WIDTH {1} \
    CONFIG.C_PROBE16_WIDTH {1} \
    CONFIG.C_PROBE17_WIDTH {1} \
    CONFIG.C_PROBE18_WIDTH {1} \
    CONFIG.C_PROBE19_WIDTH {1} \
    CONFIG.C_PROBE20_WIDTH {1} \
    CONFIG.C_PROBE21_WIDTH {1} \
    CONFIG.C_PROBE2_WIDTH {32} \
    CONFIG.C_PROBE3_WIDTH {32} \
    CONFIG.C_PROBE5_WIDTH {1} \
    CONFIG.C_PROBE6_WIDTH {40} \
    CONFIG.C_PROBE7_WIDTH {40} \
    CONFIG.C_PROBE8_WIDTH {1} \
    CONFIG.C_PROBE_WIDTH_PROPAGATION {MANUAL} \
    CONFIG.C_SLOT_0_INTF_TYPE {xilinx.com:interface:axis_rtl:1.0} \
  ] $system_ila_tdc


  # Create instance: tdc_mngt
  create_hier_cell_tdc_mngt $hier_obj tdc_mngt

  # Create instance: time_spi
  create_hier_cell_time_spi $hier_obj time_spi

  # Create interface connections
  connect_bd_intf_net -intf_net Conn3 [get_bd_intf_pins AXI_LITE] [get_bd_intf_pins time_spi/AXI_LITE]
  connect_bd_intf_net -intf_net Conn4 [get_bd_intf_pins M_AXIS1] [get_bd_intf_pins tdc_mngt/M_AXIS2]
  connect_bd_intf_net -intf_net S_AXIL_PCIE_1 [get_bd_intf_pins S_AXIL_PCIE] [get_bd_intf_pins tdc_mngt/s_axil]

  # Create port connections
  connect_bd_net -net IB_frameA_n_0_1 [get_bd_pins ext_tdc_frame_A_n] [get_bd_pins clk_rst_buffer/ext_tdc_frame_A_n]
  connect_bd_net -net IB_frameB_n_0_1 [get_bd_pins ext_tdc_frame_B_n] [get_bd_pins clk_rst_buffer/ext_tdc_frame_B_n]
  connect_bd_net -net IB_lclk_n_0_1 [get_bd_pins IB_lclk_n_0] [get_bd_pins clk_rst_buffer/IB_lclk_n_0]
  connect_bd_net -net IB_sdiA_n_0_1 [get_bd_pins ext_tdc_sdi_A_n] [get_bd_pins clk_rst_buffer/ext_tdc_sdi_A_n]
  connect_bd_net -net IB_sdiB_n_0_1 [get_bd_pins ext_tdc_sdi_B_n] [get_bd_pins clk_rst_buffer/ext_tdc_sdi_B_n]
  connect_bd_net -net ILVDS_TDC_0_O_frameA [get_bd_pins clk_rst_buffer/O_frameA] [get_bd_pins system_ila_tdc/probe12] [get_bd_pins tdc_mngt/frame_i]
  connect_bd_net -net ILVDS_TDC_0_O_sdiA [get_bd_pins clk_rst_buffer/O_sdiA] [get_bd_pins system_ila_tdc/probe13] [get_bd_pins tdc_mngt/sdi_i]
  connect_bd_net -net I_frameA_p_0_1 [get_bd_pins ext_tdc_frame_A_p] [get_bd_pins clk_rst_buffer/ext_tdc_frame_A_p]
  connect_bd_net -net I_frameB_p_0_1 [get_bd_pins ext_tdc_frame_B_p] [get_bd_pins clk_rst_buffer/ext_tdc_frame_B_p]
  connect_bd_net -net I_lclk_p_0_1 [get_bd_pins I_lclk_p_0] [get_bd_pins clk_rst_buffer/I_lclk_p_0]
  connect_bd_net -net I_sdiA_p_0_1 [get_bd_pins ext_tdc_sdi_A_p] [get_bd_pins clk_rst_buffer/ext_tdc_sdi_A_p]
  connect_bd_net -net I_sdiB_p_0_1 [get_bd_pins ext_tdc_sdi_B_p] [get_bd_pins clk_rst_buffer/ext_tdc_sdi_B_p]
  connect_bd_net -net Net [get_bd_pins ext_tdc_mosi] [get_bd_pins time_spi/ext_tdc_mosi]
  connect_bd_net -net Net1 [get_bd_pins ext_tdc_miso] [get_bd_pins time_spi/ext_tdc_miso]
  connect_bd_net -net Net2 [get_bd_pins ioss_io_0] [get_bd_pins time_spi/ioss_io_0]
  connect_bd_net -net Net3 [get_bd_pins ext_tdc_sck] [get_bd_pins time_spi/ext_tdc_sck]
  connect_bd_net -net OLVDS_TDC_0_OB_tdc_refclck_n [get_bd_pins ext_tdc_refclk_n] [get_bd_pins clk_rst_buffer/ext_tdc_refclk_n]
  connect_bd_net -net OLVDS_TDC_0_OB_tdc_rstidxp_n [get_bd_pins ext_tdc_rstidxp_n] [get_bd_pins clk_rst_buffer/ext_tdc_rstidxp_n]
  connect_bd_net -net OLVDS_TDC_0_O_tdc_refclk_p [get_bd_pins ext_tdc_refclk_p] [get_bd_pins clk_rst_buffer/ext_tdc_refclk_p]
  connect_bd_net -net OLVDS_TDC_0_O_tdc_rstidxp_p [get_bd_pins ext_tdc_rstidxp_p] [get_bd_pins clk_rst_buffer/ext_tdc_rstidxp_p]
  connect_bd_net -net TDC_wrapper_0_tdc_refclk_o [get_bd_pins probe_tdc_refclk] [get_bd_pins clk_rst_buffer/probe_tdc_refclk] [get_bd_pins system_ila_tdc/probe9]
  connect_bd_net -net TDC_wrapper_0_tdc_rstidxp_o [get_bd_pins probe_tdc_rstidx] [get_bd_pins clk_rst_buffer/probe_tdc_rstidx] [get_bd_pins system_ila_tdc/probe10]
  connect_bd_net -net clk10_i_1 [get_bd_pins clk10_i] [get_bd_pins time_spi/clk10_i]
  connect_bd_net -net clk200_i_1 [get_bd_pins clk200_i] [get_bd_pins clk_rst_buffer/clk200_i] [get_bd_pins system_ila_tdc/clk] [get_bd_pins tdc_mngt/clk200]
  connect_bd_net -net clk_rst_buffer_OB_tdc_lclki_n_0 [get_bd_pins OB_tdc_lclki_n_0] [get_bd_pins clk_rst_buffer/OB_tdc_lclki_n_0]
  connect_bd_net -net clk_rst_buffer_O_tdc_lclki_p_0 [get_bd_pins O_tdc_lclki_p_0] [get_bd_pins clk_rst_buffer/O_tdc_lclki_p_0]
  connect_bd_net -net clk_rst_buffer_stopa_sim_0 [get_bd_pins stopa_sim_0] [get_bd_pins clk_rst_buffer/stopa_sim_0] [get_bd_pins system_ila_tdc/probe11]
  connect_bd_net -net ext_pps_1 [get_bd_pins ext_pps] [get_bd_pins clk_rst_buffer/ext_pps] [get_bd_pins system_ila_tdc/probe1] [get_bd_pins tdc_mngt/ext_pps]
  connect_bd_net -net gc_rst_1 [get_bd_pins gc_rst] [get_bd_pins tdc_mngt/gc_rst]
  connect_bd_net -net lclk_i_1 [get_bd_pins O_lclk] [get_bd_pins clk_rst_buffer/O_lclk] [get_bd_pins system_ila_tdc/probe8] [get_bd_pins tdc_mngt/lclk_i]
  connect_bd_net -net linterrupt_i_0_1 [get_bd_pins linterrupt_i_0] [get_bd_pins tdc_mngt/linterrupt_i_0]
  connect_bd_net -net lrst_i_1 [get_bd_pins lrst_i] [get_bd_pins tdc_mngt/lrst_i]
  connect_bd_net -net m_axi_tclk_1 [get_bd_pins m_axi_tclk] [get_bd_pins tdc_mngt/m_axi_tclk]
  connect_bd_net -net m_axi_trstn_1 [get_bd_pins m_axi_trstn] [get_bd_pins tdc_mngt/m_axi_trstn]
  connect_bd_net -net probe18_1 [get_bd_pins probe18] [get_bd_pins system_ila_tdc/probe16]
  connect_bd_net -net rd_en_4_1 [get_bd_pins rd_en_4] [get_bd_pins system_ila_tdc/probe17] [get_bd_pins tdc_mngt/rd_en_4]
  connect_bd_net -net s_axil_aclk_1 [get_bd_pins s_axil_aclk] [get_bd_pins tdc_mngt/s_axil_aclk] [get_bd_pins time_spi/s_axil_aclk]
  connect_bd_net -net s_axil_aresetn_1 [get_bd_pins s_axil_aresetn] [get_bd_pins tdc_mngt/s_axil_aresetn] [get_bd_pins time_spi/s_axil_aresetn]
  connect_bd_net -net stopa_sim_limit_1 [get_bd_pins clk_rst_buffer/stopa_sim_limit] [get_bd_pins tdc_mngt/stopa_sim_limit]
  connect_bd_net -net tdc_clk_rst_mngt_0_pps_trigger [get_bd_pins pps_trigger] [get_bd_pins clk_rst_buffer/pps_trigger]
  connect_bd_net -net tdc_mngt_debug_s_axis_tdata [get_bd_pins system_ila_tdc/probe14] [get_bd_pins tdc_mngt/debug_s_axis_tdata]
  connect_bd_net -net tdc_mngt_debug_s_axis_tvalid [get_bd_pins system_ila_tdc/probe15] [get_bd_pins tdc_mngt/debug_s_axis_tvalid]
  connect_bd_net -net tdc_mngt_debug_tdc_tdata [get_bd_pins system_ila_tdc/probe2] [get_bd_pins tdc_mngt/debug_tdc_tdata]
  connect_bd_net -net tdc_mngt_debug_tdc_tvalid [get_bd_pins system_ila_tdc/probe4] [get_bd_pins tdc_mngt/debug_tdc_tvalid]
  connect_bd_net -net tdc_mngt_gate_pos0 [get_bd_pins gate_pos0] [get_bd_pins tdc_mngt/gate_pos0]
  connect_bd_net -net tdc_mngt_gate_pos1 [get_bd_pins gate_pos1] [get_bd_pins tdc_mngt/gate_pos1]
  connect_bd_net -net tdc_mngt_gate_pos2 [get_bd_pins gate_pos2] [get_bd_pins tdc_mngt/gate_pos2]
  connect_bd_net -net tdc_mngt_gate_pos3 [get_bd_pins gate_pos3] [get_bd_pins tdc_mngt/gate_pos3]
  connect_bd_net -net tdc_mngt_gc [get_bd_pins system_ila_tdc/probe6] [get_bd_pins tdc_mngt/gc]
  connect_bd_net -net tdc_mngt_gc_time_valid [get_bd_pins system_ila_tdc/probe7] [get_bd_pins tdc_mngt/gc_time_valid]
  connect_bd_net -net tdc_mngt_start_gc_o [get_bd_pins system_ila_tdc/probe0] [get_bd_pins tdc_mngt/start_gc_o]
  connect_bd_net -net tdc_mngt_stopa_sim_enable_o [get_bd_pins clk_rst_buffer/stopa_sim_enable_i] [get_bd_pins tdc_mngt/stopa_sim_enable_o]
  connect_bd_net -net tdc_mngt_tdata200 [get_bd_pins tdata200] [get_bd_pins system_ila_tdc/probe3] [get_bd_pins tdc_mngt/tdata200]
  connect_bd_net -net tdc_mngt_tdata200_mod [get_bd_pins tdata200_mod] [get_bd_pins tdc_mngt/tdata200_mod]
  connect_bd_net -net tdc_mngt_tvalid200 [get_bd_pins tvalid200] [get_bd_pins system_ila_tdc/probe5] [get_bd_pins tdc_mngt/tvalid200]
  connect_bd_net -net tdc_rst_1 [get_bd_pins tdc_rst] [get_bd_pins clk_rst_buffer/tdc_rst]
  connect_bd_net -net time_spi_rst_jic_0 [get_bd_pins rst_jic_0] [get_bd_pins time_spi/rst_jic_0]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: spi_dacs_ltc
proc create_hier_cell_spi_dacs_ltc { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_spi_dacs_ltc() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 AXI_LITE


  # Create pins
  create_bd_pin -dir IO ext_dac_ltc_miso
  create_bd_pin -dir IO ext_dac_ltc_mosi
  create_bd_pin -dir IO ext_dac_ltc_sck
  create_bd_pin -dir IO -from 2 -to 0 ext_dac_ltc_ss
  create_bd_pin -dir I -type clk ext_spi_clk
  create_bd_pin -dir I -type rst s_axi_aresetn

  # Create instance: axi_quad_spi_0, and set properties
  set axi_quad_spi_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_quad_spi:3.2 axi_quad_spi_0 ]
  set_property CONFIG.C_NUM_SS_BITS {3} $axi_quad_spi_0


  # Create instance: spi_inout_mngt_0, and set properties
  set block_name spi_inout_mngt
  set block_cell_name spi_inout_mngt_0
  if { [catch {set spi_inout_mngt_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $spi_inout_mngt_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create interface connections
  connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins AXI_LITE] [get_bd_intf_pins axi_quad_spi_0/AXI_LITE]

  # Create port connections
  connect_bd_net -net Net [get_bd_pins ext_dac_ltc_mosi] [get_bd_pins spi_inout_mngt_0/i0_io]
  connect_bd_net -net Net1 [get_bd_pins ext_dac_ltc_miso] [get_bd_pins spi_inout_mngt_0/i1_io]
  connect_bd_net -net Net2 [get_bd_pins ext_dac_ltc_ss] [get_bd_pins spi_inout_mngt_0/ioss_io]
  connect_bd_net -net Net3 [get_bd_pins ext_dac_ltc_sck] [get_bd_pins spi_inout_mngt_0/iosck_io]
  connect_bd_net -net axi_quad_spi_0_io0_o [get_bd_pins axi_quad_spi_0/io0_o] [get_bd_pins spi_inout_mngt_0/in0_i]
  connect_bd_net -net axi_quad_spi_0_io0_t [get_bd_pins axi_quad_spi_0/io0_t] [get_bd_pins spi_inout_mngt_0/in0t_i]
  connect_bd_net -net axi_quad_spi_0_io1_o [get_bd_pins axi_quad_spi_0/io1_o] [get_bd_pins spi_inout_mngt_0/in1_i]
  connect_bd_net -net axi_quad_spi_0_io1_t [get_bd_pins axi_quad_spi_0/io1_t] [get_bd_pins spi_inout_mngt_0/in1t_i]
  connect_bd_net -net axi_quad_spi_0_sck_o [get_bd_pins axi_quad_spi_0/sck_o] [get_bd_pins spi_inout_mngt_0/sck_i]
  connect_bd_net -net axi_quad_spi_0_sck_t [get_bd_pins axi_quad_spi_0/sck_t] [get_bd_pins spi_inout_mngt_0/sckt_i]
  connect_bd_net -net axi_quad_spi_0_ss_o [get_bd_pins axi_quad_spi_0/ss_o] [get_bd_pins spi_inout_mngt_0/ss_i]
  connect_bd_net -net axi_quad_spi_0_ss_t [get_bd_pins axi_quad_spi_0/ss_t] [get_bd_pins spi_inout_mngt_0/sst_i]
  connect_bd_net -net ext_spi_clk_1 [get_bd_pins ext_spi_clk] [get_bd_pins axi_quad_spi_0/ext_spi_clk] [get_bd_pins axi_quad_spi_0/s_axi_aclk]
  connect_bd_net -net s_axi_aresetn_1 [get_bd_pins s_axi_aresetn] [get_bd_pins axi_quad_spi_0/s_axi_aresetn]
  connect_bd_net -net spi_inout_mngt_0_out0_o [get_bd_pins axi_quad_spi_0/io0_i] [get_bd_pins spi_inout_mngt_0/out0_o]
  connect_bd_net -net spi_inout_mngt_0_out1_o [get_bd_pins axi_quad_spi_0/io1_i] [get_bd_pins spi_inout_mngt_0/out1_o]
  connect_bd_net -net spi_inout_mngt_0_sck_o [get_bd_pins axi_quad_spi_0/sck_i] [get_bd_pins spi_inout_mngt_0/sck_o]
  connect_bd_net -net spi_inout_mngt_0_ss_o [get_bd_pins axi_quad_spi_0/ss_i] [get_bd_pins spi_inout_mngt_0/ss_o]

  # Perform GUI Layout
  regenerate_bd_layout -hierarchy [get_bd_cells /spi_dacs_ltc] -layout_string {
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-402,-281",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port AXI_LITE -pg 1 -lvl 0 -x -20 -y 150 -defaultsOSRD
preplace port port-id_ext_dac_ltc_mosi -pg 1 -lvl 3 -x 710 -y 390 -defaultsOSRD
preplace port port-id_ext_dac_ltc_miso -pg 1 -lvl 3 -x 710 -y 410 -defaultsOSRD
preplace port port-id_ext_dac_ltc_sck -pg 1 -lvl 3 -x 710 -y 450 -defaultsOSRD
preplace port port-id_ext_spi_clk -pg 1 -lvl 0 -x -20 -y 170 -defaultsOSRD
preplace port port-id_s_axi_aresetn -pg 1 -lvl 0 -x -20 -y 210 -defaultsOSRD
preplace portBus ext_dac_ltc_ss -pg 1 -lvl 3 -x 710 -y 430 -defaultsOSRD
preplace inst axi_quad_spi_0 -pg 1 -lvl 1 -x 150 -y -20 -defaultsOSRD
preplace inst spi_inout_mngt_0 -pg 1 -lvl 2 -x 520 -y 380 -defaultsOSRD
preplace netloc Net 1 2 1 NJ 390
preplace netloc Net1 1 2 1 NJ 410
preplace netloc Net2 1 2 1 NJ 430
preplace netloc Net3 1 2 1 NJ 450
preplace netloc axi_quad_spi_0_io0_t 1 1 1 340 -90n
preplace netloc axi_quad_spi_0_io1_o 1 1 1 330 -50n
preplace netloc axi_quad_spi_0_io1_t 1 1 1 320 -30n
preplace netloc axi_quad_spi_0_sck_o 1 1 1 310 10n
preplace netloc axi_quad_spi_0_sck_t 1 1 1 300 30n
preplace netloc axi_quad_spi_0_ss_o 1 1 1 290 70n
preplace netloc axi_quad_spi_0_ss_t 1 1 1 280 90n
preplace netloc ext_spi_clk_1 1 0 1 10 -30n
preplace netloc s_axi_aresetn_1 1 0 1 20J 10n
preplace netloc spi_inout_mngt_0_out0_o 1 1 2 NJ -130 680
preplace netloc spi_inout_mngt_0_out1_o 1 1 2 NJ -70 670
preplace netloc spi_inout_mngt_0_sck_o 1 1 2 NJ -10 660
preplace netloc spi_inout_mngt_0_ss_o 1 1 2 NJ 50 650
preplace netloc axi_quad_spi_0_io0_o 1 1 1 350 -110n
preplace netloc axi_interconnect_0_M00_AXI 1 0 1 0J -50n
levelinfo -pg 1 -20 150 520 710
pagesize -pg 1 -db -bbox -sgen -170 -210 900 530
"
}

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: fastdac
proc create_hier_cell_fastdac { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_fastdac() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s_axi

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s_axil

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 s_axis1


  # Create pins
  create_bd_pin -dir I -type clk aclk
  create_bd_pin -dir I -type rst aresetn
  create_bd_pin -dir I btx_sysref_i
  create_bd_pin -dir O -from 3 -to 0 dout4_test
  create_bd_pin -dir O -from 3 -to 0 ext_fastdac_txn_out
  create_bd_pin -dir O -from 3 -to 0 ext_fastdac_txp_out
  create_bd_pin -dir I ext_pps
  create_bd_pin -dir O gt_powergood
  create_bd_pin -dir I -type clk qpll0_refclk_0
  create_bd_pin -dir O -from 0 -to 0 rd_en_4
  create_bd_pin -dir O -from 3 -to 0 rng_value
  create_bd_pin -dir I -type clk s_axi_aclk
  create_bd_pin -dir I -type rst s_axi_aresetn
  create_bd_pin -dir I -type clk tx_core_clk_0
  create_bd_pin -dir I -type rst tx_core_reset
  create_bd_pin -dir I tx_sync_0
  create_bd_pin -dir O -from 0 -to 0 tx_tready_o

  # Create instance: ila_fastdac, and set properties
  set ila_fastdac [ create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_fastdac ]
  set_property -dict [list \
    CONFIG.C_MONITOR_TYPE {Native} \
    CONFIG.C_NUM_OF_PROBES {8} \
    CONFIG.C_PROBE10_WIDTH {1} \
    CONFIG.C_PROBE11_WIDTH {1} \
    CONFIG.C_PROBE12_WIDTH {1} \
    CONFIG.C_PROBE13_WIDTH {1} \
    CONFIG.C_PROBE14_WIDTH {1} \
    CONFIG.C_PROBE3_WIDTH {3} \
    CONFIG.C_PROBE4_WIDTH {3} \
    CONFIG.C_PROBE5_WIDTH {3} \
    CONFIG.C_PROBE6_WIDTH {4} \
    CONFIG.C_PROBE7_WIDTH {3} \
    CONFIG.C_PROBE8_WIDTH {1} \
    CONFIG.C_PROBE9_WIDTH {1} \
  ] $ila_fastdac


  # Create instance: jesd204_phy_0, and set properties
  set jesd204_phy_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:jesd204_phy:4.0 jesd204_phy_0 ]
  set_property -dict [list \
    CONFIG.C_LANES {4} \
    CONFIG.C_PLL_SELECTION {1} \
    CONFIG.GT_Line_Rate {8} \
    CONFIG.RX_GT_Line_Rate {8} \
    CONFIG.RX_PLL_SELECTION {1} \
    CONFIG.Rx_JesdVersion {1} \
    CONFIG.Tx_JesdVersion {1} \
  ] $jesd204_phy_0


  # Create instance: jesd204b_tx_wrapper_0, and set properties
  set block_name jesd204b_tx_wrapper
  set block_cell_name jesd204b_tx_wrapper_0
  if { [catch {set jesd204b_tx_wrapper_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $jesd204b_tx_wrapper_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: jesd_transport_0, and set properties
  set block_name jesd_transport
  set block_cell_name jesd_transport_0
  if { [catch {set jesd_transport_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $jesd_transport_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property CONFIG.C_s_axil_ADDR_WIDTH {16} $jesd_transport_0


  set_property -dict [ list \
   CONFIG.FREQ_HZ {250000000} \
 ] [get_bd_pins /fastdac/jesd_transport_0/s_axis_clk]

  # Create instance: sync_tx_tready_0, and set properties
  set block_name sync_tx_tready
  set block_cell_name sync_tx_tready_0
  if { [catch {set sync_tx_tready_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $sync_tx_tready_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create interface connections
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins s_axis1] [get_bd_intf_pins jesd_transport_0/s_axis]
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins s_axil] [get_bd_intf_pins jesd_transport_0/s_axil]
  connect_bd_intf_net -intf_net s_axi_1 [get_bd_intf_pins s_axi] [get_bd_intf_pins jesd204b_tx_wrapper_0/s_axil]

  # Create port connections
  connect_bd_net -net aclk_1 [get_bd_pins aclk] [get_bd_pins jesd_transport_0/s_axis_clk]
  connect_bd_net -net aresetn_1 [get_bd_pins aresetn] [get_bd_pins jesd_transport_0/s_axis_tresetn]
  connect_bd_net -net btx_sysref_i_1 [get_bd_pins btx_sysref_i] [get_bd_pins jesd204b_tx_wrapper_0/btx_sysref_i]
  connect_bd_net -net ext_pps_1 [get_bd_pins ext_pps] [get_bd_pins ila_fastdac/probe1] [get_bd_pins jesd_transport_0/clk_pps] [get_bd_pins sync_tx_tready_0/pps_i]
  connect_bd_net -net jesd204_phy_0_gt_powergood [get_bd_pins gt_powergood] [get_bd_pins jesd204_phy_0/gt_powergood]
  connect_bd_net -net jesd204_phy_0_tx_reset_done [get_bd_pins jesd204_phy_0/tx_reset_done] [get_bd_pins jesd204b_tx_wrapper_0/btx_reset_done_i] [get_bd_pins jesd_transport_0/tx_reset_done_i]
  connect_bd_net -net jesd204_phy_0_txn_out [get_bd_pins ext_fastdac_txn_out] [get_bd_pins jesd204_phy_0/txn_out]
  connect_bd_net -net jesd204_phy_0_txp_out [get_bd_pins ext_fastdac_txp_out] [get_bd_pins jesd204_phy_0/txp_out]
  connect_bd_net -net jesd204b_tx_wrapper_0_btx_reset_gt_o [get_bd_pins jesd204_phy_0/tx_reset_gt] [get_bd_pins jesd204b_tx_wrapper_0/btx_reset_gt_o]
  connect_bd_net -net jesd204b_tx_wrapper_0_btx_tready_o [get_bd_pins jesd204b_tx_wrapper_0/btx_tready_o] [get_bd_pins sync_tx_tready_0/tx_tready]
  connect_bd_net -net jesd204b_tx_wrapper_0_vgt0_charisk_o [get_bd_pins jesd204_phy_0/gt0_txcharisk] [get_bd_pins jesd204b_tx_wrapper_0/vgt0_charisk_o]
  connect_bd_net -net jesd204b_tx_wrapper_0_vgt0_tdata_o [get_bd_pins jesd204_phy_0/gt0_txdata] [get_bd_pins jesd204b_tx_wrapper_0/vgt0_tdata_o]
  connect_bd_net -net jesd204b_tx_wrapper_0_vgt1_charisk_o [get_bd_pins jesd204_phy_0/gt1_txcharisk] [get_bd_pins jesd204b_tx_wrapper_0/vgt1_charisk_o]
  connect_bd_net -net jesd204b_tx_wrapper_0_vgt1_tdata_o [get_bd_pins jesd204_phy_0/gt1_txdata] [get_bd_pins jesd204b_tx_wrapper_0/vgt1_tdata_o]
  connect_bd_net -net jesd204b_tx_wrapper_0_vgt2_charisk_o [get_bd_pins jesd204_phy_0/gt2_txcharisk] [get_bd_pins jesd204b_tx_wrapper_0/vgt2_charisk_o]
  connect_bd_net -net jesd204b_tx_wrapper_0_vgt2_tdata_o [get_bd_pins jesd204_phy_0/gt2_txdata] [get_bd_pins jesd204b_tx_wrapper_0/vgt2_tdata_o]
  connect_bd_net -net jesd204b_tx_wrapper_0_vgt3_charisk_o [get_bd_pins jesd204_phy_0/gt3_txcharisk] [get_bd_pins jesd204b_tx_wrapper_0/vgt3_charisk_o]
  connect_bd_net -net jesd204b_tx_wrapper_0_vgt3_tdata_o [get_bd_pins jesd204_phy_0/gt3_txdata] [get_bd_pins jesd204b_tx_wrapper_0/vgt3_tdata_o]
  connect_bd_net -net jesd_transport_0_addr_state_dac0 [get_bd_pins ila_fastdac/probe3] [get_bd_pins jesd_transport_0/addr_state_dac0]
  connect_bd_net -net jesd_transport_0_dout4_test [get_bd_pins dout4_test] [get_bd_pins jesd_transport_0/dout4_test]
  connect_bd_net -net jesd_transport_0_dpram_rng_dout [get_bd_pins ila_fastdac/probe6] [get_bd_pins jesd_transport_0/dpram_rng_dout]
  connect_bd_net -net jesd_transport_0_rd_en_4 [get_bd_pins rd_en_4] [get_bd_pins ila_fastdac/probe2] [get_bd_pins jesd_transport_0/rd_en_4]
  connect_bd_net -net jesd_transport_0_rd_en_4_shift [get_bd_pins ila_fastdac/probe7] [get_bd_pins jesd_transport_0/rd_en_4_shift]
  connect_bd_net -net jesd_transport_0_rng_value [get_bd_pins rng_value] [get_bd_pins jesd_transport_0/rng_value]
  connect_bd_net -net jesd_transport_0_seq_state_dac1 [get_bd_pins ila_fastdac/probe4] [get_bd_pins jesd_transport_0/seq_state_dac1]
  connect_bd_net -net jesd_transport_0_state_rng [get_bd_pins ila_fastdac/probe5] [get_bd_pins jesd_transport_0/state_rng]
  connect_bd_net -net jesd_transport_0_tx_tdata [get_bd_pins jesd204b_tx_wrapper_0/vtx_tdata_i] [get_bd_pins jesd_transport_0/tx_tdata]
  connect_bd_net -net qpll0_refclk_0_1 [get_bd_pins qpll0_refclk_0] [get_bd_pins jesd204_phy_0/qpll0_refclk]
  connect_bd_net -net s_axi_aclk_1 [get_bd_pins s_axi_aclk] [get_bd_pins jesd204b_tx_wrapper_0/s_axil_aclk] [get_bd_pins jesd_transport_0/s_axil_aclk]
  connect_bd_net -net s_axi_aresetn_1 [get_bd_pins s_axi_aresetn] [get_bd_pins jesd204b_tx_wrapper_0/s_axil_aresetn] [get_bd_pins jesd_transport_0/s_axil_aresetn]
  connect_bd_net -net test_jesd_reset_0_syncout_o [get_bd_pins tx_tready_o] [get_bd_pins ila_fastdac/probe0] [get_bd_pins jesd_transport_0/tx_tready] [get_bd_pins sync_tx_tready_0/tx_tready_o]
  connect_bd_net -net tx_core_clk_0_1 [get_bd_pins tx_core_clk_0] [get_bd_pins ila_fastdac/clk] [get_bd_pins jesd204_phy_0/drpclk] [get_bd_pins jesd204_phy_0/rx_core_clk] [get_bd_pins jesd204_phy_0/tx_core_clk] [get_bd_pins jesd204b_tx_wrapper_0/tx_core_clk] [get_bd_pins jesd_transport_0/tx_core_clk] [get_bd_pins sync_tx_tready_0/tx_core_clk]
  connect_bd_net -net tx_core_reset_1 [get_bd_pins tx_core_reset] [get_bd_pins jesd204_phy_0/tx_sys_reset] [get_bd_pins jesd204b_tx_wrapper_0/tx_core_reset] [get_bd_pins jesd_transport_0/tx_core_reset] [get_bd_pins sync_tx_tready_0/tx_core_rst]
  connect_bd_net -net tx_sync_0_1 [get_bd_pins tx_sync_0] [get_bd_pins jesd204b_tx_wrapper_0/btx_sync_i] [get_bd_pins jesd_transport_0/fastdac_sync_i]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: ddr4
proc create_hier_cell_ddr4 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_ddr4() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS1

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:ddr4_rtl:1.0 c0_ddr4

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s_axil

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 s_axis_gc


  # Create pins
  create_bd_pin -dir I -type clk aclk
  create_bd_pin -dir O -type clk addn_ui_clkout1
  create_bd_pin -dir O -type clk addn_ui_clkout2
  create_bd_pin -dir I -type rst aresetn
  create_bd_pin -dir I -type rst c0_ddr4_aresetn
  create_bd_pin -dir O -type clk c0_ddr4_ui_clk
  create_bd_pin -dir O -type rst c0_ddr4_ui_clk_sync_rst
  create_bd_pin -dir I clk200_i
  create_bd_pin -dir I -type rst ddr_data_rst
  create_bd_pin -dir I -type rst ddr_data_rstn
  create_bd_pin -dir I -type clk ddr_sys_clk_n
  create_bd_pin -dir I -type clk ddr_sys_clk_p
  create_bd_pin -dir I ext_pps
  create_bd_pin -dir O -type rst fifo_gc_rst_0
  create_bd_pin -dir I -from 31 -to 0 gate_pos0
  create_bd_pin -dir I -from 31 -to 0 gate_pos1
  create_bd_pin -dir I -from 31 -to 0 gate_pos2
  create_bd_pin -dir I -from 31 -to 0 gate_pos3
  create_bd_pin -dir O led
  create_bd_pin -dir I rd_en_4
  create_bd_pin -dir O rd_en_fifo_gc_0
  create_bd_pin -dir O rd_gc_valid_0
  create_bd_pin -dir O read_done_0
  create_bd_pin -dir I -from 3 -to 0 rng_data
  create_bd_pin -dir I -type rst s_axil_aresetn
  create_bd_pin -dir I -from 0 -to 0 sys_rst_n
  create_bd_pin -dir I -from 31 -to 0 tdata200
  create_bd_pin -dir I -from 15 -to 0 tdata200_mod
  create_bd_pin -dir I tvalid200

  # Create instance: axi_interconnect_0, and set properties
  set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]
  set_property -dict [list \
    CONFIG.ENABLE_ADVANCED_OPTIONS {1} \
    CONFIG.ENABLE_PROTOCOL_CHECKERS {1} \
    CONFIG.M00_SECURE {0} \
    CONFIG.NUM_MI {1} \
    CONFIG.PCHK_MAX_RD_BURSTS {64} \
    CONFIG.PCHK_MAX_WR_BURSTS {64} \
    CONFIG.S00_HAS_REGSLICE {0} \
    CONFIG.XBAR_DATA_WIDTH {32} \
  ] $axi_interconnect_0


  # Create instance: axi_virtual_controll_0, and set properties
  set block_name axi_virtual_controller_wrapper
  set block_cell_name axi_virtual_controll_0
  if { [catch {set axi_virtual_controll_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_virtual_controll_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: ddr4_0, and set properties
  set ddr4_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:ddr4:2.2 ddr4_0 ]
  set_property -dict [list \
    CONFIG.ADDN_UI_CLKOUT1_FREQ_HZ {15} \
    CONFIG.ADDN_UI_CLKOUT2_FREQ_HZ {100} \
    CONFIG.C0.DDR4_AxiArbitrationScheme {RD_PRI_REG} \
    CONFIG.C0_DDR4_BOARD_INTERFACE {ddr4} \
  ] $ddr4_0


  # Create instance: ddr_data_0, and set properties
  set block_name ddr_data
  set block_cell_name ddr_data_0
  if { [catch {set ddr_data_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $ddr_data_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  set_property -dict [ list \
   CONFIG.FREQ_HZ {200000000} \
 ] [get_bd_intf_pins /ddr4/ddr_data_0/m_axis]

  set_property -dict [ list \
   CONFIG.FREQ_HZ {200000000} \
 ] [get_bd_intf_pins /ddr4/ddr_data_0/m_axis_alpha]

  set_property -dict [ list \
   CONFIG.FREQ_HZ {200000000} \
 ] [get_bd_intf_pins /ddr4/ddr_data_0/m_axis_gc]

  set_property -dict [ list \
   CONFIG.FREQ_HZ {200000000} \
 ] [get_bd_pins /ddr4/ddr_data_0/m_axis_alpha_clk]

  set_property -dict [ list \
   CONFIG.FREQ_HZ {200000000} \
 ] [get_bd_pins /ddr4/ddr_data_0/m_axis_clk]

  set_property -dict [ list \
   CONFIG.FREQ_HZ {200000000} \
 ] [get_bd_pins /ddr4/ddr_data_0/m_axis_gc_clk]

  set_property -dict [ list \
   CONFIG.FREQ_HZ {200000000} \
 ] [get_bd_pins /ddr4/ddr_data_0/s_axis_clk]

  set_property -dict [ list \
   CONFIG.FREQ_HZ {250000000} \
 ] [get_bd_pins /ddr4/ddr_data_0/s_axis_gc_clk]

  # Create instance: ddr_data_reg_mngt_0, and set properties
  set block_name ddr_data_reg_mngt
  set block_cell_name ddr_data_reg_mngt_0
  if { [catch {set ddr_data_reg_mngt_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $ddr_data_reg_mngt_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property CONFIG.C_s_axil_ADDR_WIDTH {12} $ddr_data_reg_mngt_0


  # Create instance: fifo_alpha_out, and set properties
  set fifo_alpha_out [ create_bd_cell -type ip -vlnv xilinx.com:ip:fifo_generator:13.2 fifo_alpha_out ]
  set_property -dict [list \
    CONFIG.Clock_Type_AXI {Independent_Clock} \
    CONFIG.Empty_Threshold_Assert_Value_axis {4} \
    CONFIG.FIFO_Implementation_axis {Independent_Clocks_Block_RAM} \
    CONFIG.Full_Threshold_Assert_Value_axis {511} \
    CONFIG.INTERFACE_TYPE {AXI_STREAM} \
    CONFIG.Input_Depth_axis {512} \
    CONFIG.Programmable_Empty_Type_axis {Single_Programmable_Empty_Threshold_Constant} \
    CONFIG.Programmable_Full_Type_axis {Single_Programmable_Full_Threshold_Constant} \
    CONFIG.TDATA_NUM_BYTES {16} \
  ] $fifo_alpha_out


  # Create instance: fifo_gc_out, and set properties
  set fifo_gc_out [ create_bd_cell -type ip -vlnv xilinx.com:ip:fifo_generator:13.2 fifo_gc_out ]
  set_property -dict [list \
    CONFIG.Clock_Type_AXI {Independent_Clock} \
    CONFIG.Empty_Threshold_Assert_Value_axis {4} \
    CONFIG.FIFO_Implementation_axis {Independent_Clocks_Block_RAM} \
    CONFIG.Full_Threshold_Assert_Value_axis {511} \
    CONFIG.INTERFACE_TYPE {AXI_STREAM} \
    CONFIG.Input_Depth_axis {512} \
    CONFIG.Programmable_Empty_Type_axis {Single_Programmable_Empty_Threshold_Constant} \
    CONFIG.Programmable_Full_Type_axis {Single_Programmable_Full_Threshold_Constant} \
    CONFIG.TDATA_NUM_BYTES {8} \
    CONFIG.synchronization_stages_axi {3} \
  ] $fifo_gc_out


  # Create instance: mon_ddr_fifos_0, and set properties
  set block_name mon_ddr_fifos
  set block_cell_name mon_ddr_fifos_0
  if { [catch {set mon_ddr_fifos_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $mon_ddr_fifos_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: system_ila_ddr, and set properties
  set system_ila_ddr [ create_bd_cell -type ip -vlnv xilinx.com:ip:system_ila:1.1 system_ila_ddr ]
  set_property -dict [list \
    CONFIG.C_MON_TYPE {MIX} \
    CONFIG.C_NUM_MONITOR_SLOTS {4} \
    CONFIG.C_NUM_OF_PROBES {28} \
    CONFIG.C_PROBE10_WIDTH {2} \
    CONFIG.C_PROBE11_WIDTH {4} \
    CONFIG.C_PROBE12_WIDTH {64} \
    CONFIG.C_PROBE13_WIDTH {2} \
    CONFIG.C_PROBE14_WIDTH {48} \
    CONFIG.C_PROBE15_WIDTH {48} \
    CONFIG.C_PROBE16_WIDTH {48} \
    CONFIG.C_PROBE17_WIDTH {42} \
    CONFIG.C_PROBE19_WIDTH {7} \
    CONFIG.C_PROBE1_WIDTH {3} \
    CONFIG.C_PROBE20_WIDTH {32} \
    CONFIG.C_PROBE21_WIDTH {7} \
    CONFIG.C_PROBE22_WIDTH {42} \
    CONFIG.C_PROBE23_WIDTH {7} \
    CONFIG.C_PROBE24_WIDTH {32} \
    CONFIG.C_PROBE26_WIDTH {3} \
    CONFIG.C_PROBE2_WIDTH {1} \
    CONFIG.C_PROBE3_WIDTH {48} \
    CONFIG.C_PROBE4_WIDTH {3} \
    CONFIG.C_PROBE5_WIDTH {1} \
    CONFIG.C_PROBE7_WIDTH {1} \
    CONFIG.C_PROBE8_WIDTH {6} \
    CONFIG.C_PROBE9_WIDTH {1} \
    CONFIG.C_PROBE_WIDTH_PROPAGATION {MANUAL} \
    CONFIG.C_SLOT {3} \
    CONFIG.C_SLOT_0_APC_EN {0} \
    CONFIG.C_SLOT_0_INTF_TYPE {xilinx.com:interface:aximm_rtl:1.0} \
    CONFIG.C_SLOT_0_MAX_RD_BURSTS {64} \
    CONFIG.C_SLOT_0_MAX_WR_BURSTS {64} \
    CONFIG.C_SLOT_1_INTF_TYPE {xilinx.com:interface:axis_rtl:1.0} \
    CONFIG.C_SLOT_2_INTF_TYPE {xilinx.com:interface:axis_rtl:1.0} \
    CONFIG.C_SLOT_3_APC_EN {0} \
    CONFIG.C_SLOT_3_INTF_TYPE {xilinx.com:interface:axis_rtl:1.0} \
    CONFIG.C_SLOT_3_MAX_RD_BURSTS {8} \
    CONFIG.C_SLOT_3_MAX_WR_BURSTS {8} \
    CONFIG.C_SLOT_4_INTF_TYPE {xilinx.com:interface:axis_rtl:1.0} \
  ] $system_ila_ddr


  # Create instance: util_vector_logic_0, and set properties
  set util_vector_logic_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0 ]
  set_property -dict [list \
    CONFIG.C_OPERATION {not} \
    CONFIG.C_SIZE {1} \
  ] $util_vector_logic_0


  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
  set_property -dict [list \
    CONFIG.CONST_VAL {0} \
    CONFIG.CONST_WIDTH {2} \
  ] $xlconstant_0


  # Create interface connections
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins s_axil] [get_bd_intf_pins ddr_data_reg_mngt_0/s_axil]
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins M_AXIS] [get_bd_intf_pins fifo_gc_out/M_AXIS]
  connect_bd_intf_net -intf_net Conn3 [get_bd_intf_pins M_AXIS1] [get_bd_intf_pins fifo_alpha_out/M_AXIS]
  connect_bd_intf_net -intf_net axi_vfifo_ctrl_0_M_AXI [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins ddr4_0/C0_DDR4_S_AXI]
  connect_bd_intf_net -intf_net axi_vfifo_ctrl_0_M_AXI1 [get_bd_intf_pins axi_interconnect_0/S00_AXI] [get_bd_intf_pins axi_virtual_controll_0/m_axi]
  connect_bd_intf_net -intf_net [get_bd_intf_nets axi_vfifo_ctrl_0_M_AXI1] [get_bd_intf_pins axi_interconnect_0/S00_AXI] [get_bd_intf_pins system_ila_ddr/SLOT_0_AXI]
  connect_bd_intf_net -intf_net axi_vfifo_ctrl_0_M_AXIS [get_bd_intf_pins axi_virtual_controll_0/m_axis] [get_bd_intf_pins ddr_data_0/s_axis]
  connect_bd_intf_net -intf_net [get_bd_intf_nets axi_vfifo_ctrl_0_M_AXIS] [get_bd_intf_pins axi_virtual_controll_0/m_axis] [get_bd_intf_pins system_ila_ddr/SLOT_1_AXIS]
  connect_bd_intf_net -intf_net ddr4_0_C0_DDR4 [get_bd_intf_pins c0_ddr4] [get_bd_intf_pins ddr4_0/C0_DDR4]
  connect_bd_intf_net -intf_net ddr_data_0_m_axis [get_bd_intf_pins axi_virtual_controll_0/s_axis] [get_bd_intf_pins ddr_data_0/m_axis]
  connect_bd_intf_net -intf_net [get_bd_intf_nets ddr_data_0_m_axis] [get_bd_intf_pins ddr_data_0/m_axis] [get_bd_intf_pins system_ila_ddr/SLOT_2_AXIS]
  connect_bd_intf_net -intf_net ddr_data_0_m_axis_alpha [get_bd_intf_pins ddr_data_0/m_axis_alpha] [get_bd_intf_pins fifo_alpha_out/S_AXIS]
  connect_bd_intf_net -intf_net ddr_data_0_m_axis_gc [get_bd_intf_pins ddr_data_0/m_axis_gc] [get_bd_intf_pins fifo_gc_out/S_AXIS]
  connect_bd_intf_net -intf_net [get_bd_intf_nets ddr_data_0_m_axis_gc] [get_bd_intf_pins fifo_gc_out/S_AXIS] [get_bd_intf_pins system_ila_ddr/SLOT_3_AXIS]
  connect_bd_intf_net -intf_net s_axis_gc_1 [get_bd_intf_pins s_axis_gc] [get_bd_intf_pins ddr_data_0/s_axis_gc]

  # Create port connections
  connect_bd_net -net aclk_1 [get_bd_pins aclk] [get_bd_pins ddr_data_0/s_axis_gc_clk] [get_bd_pins fifo_alpha_out/m_aclk] [get_bd_pins fifo_gc_out/m_aclk] [get_bd_pins mon_ddr_fifos_0/clk250_i]
  connect_bd_net -net aresetn_1 [get_bd_pins aresetn] [get_bd_pins ddr_data_0/s_gc_aresetn] [get_bd_pins mon_ddr_fifos_0/aresetn]
  connect_bd_net -net axi_vfifo_ctrl_0_vfifo_mm2s_channel_empty [get_bd_pins axi_virtual_controll_0/vfifo_mm2s_channel_empty] [get_bd_pins mon_ddr_fifos_0/vfifo_empty] [get_bd_pins system_ila_ddr/probe13]
  connect_bd_net -net axi_vfifo_ctrl_0_vfifo_s2mm_channel_full [get_bd_pins axi_virtual_controll_0/vfifo_s2mm_channel_full] [get_bd_pins mon_ddr_fifos_0/vfifo_full] [get_bd_pins system_ila_ddr/probe1]
  connect_bd_net -net axi_virtual_controll_0_counter_read [get_bd_pins axi_virtual_controll_0/counter_read] [get_bd_pins system_ila_ddr/probe14]
  connect_bd_net -net axi_virtual_controll_0_counter_write [get_bd_pins axi_virtual_controll_0/counter_write] [get_bd_pins system_ila_ddr/probe15]
  connect_bd_net -net axi_virtual_controll_0_delta_count [get_bd_pins axi_virtual_controll_0/delta_count] [get_bd_pins system_ila_ddr/probe16]
  connect_bd_net -net axi_virtual_controll_0_vfifo_idle [get_bd_pins axi_virtual_controll_0/vfifo_idle] [get_bd_pins mon_ddr_fifos_0/vfifo_idle]
  connect_bd_net -net c0_ddr4_aresetn_1 [get_bd_pins c0_ddr4_aresetn] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins ddr4_0/c0_ddr4_aresetn]
  connect_bd_net -net clk200_i_1 [get_bd_pins clk200_i] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_virtual_controll_0/aclk] [get_bd_pins ddr_data_0/clk200_i] [get_bd_pins ddr_data_0/m_axis_alpha_clk] [get_bd_pins ddr_data_0/m_axis_clk] [get_bd_pins ddr_data_0/m_axis_gc_clk] [get_bd_pins ddr_data_0/s_axis_clk] [get_bd_pins ddr_data_reg_mngt_0/clk200_i] [get_bd_pins fifo_alpha_out/s_aclk] [get_bd_pins fifo_gc_out/s_aclk] [get_bd_pins mon_ddr_fifos_0/clk200_i] [get_bd_pins system_ila_ddr/clk]
  connect_bd_net -net ddr4_0_addn_ui_clkout1 [get_bd_pins addn_ui_clkout1] [get_bd_pins ddr4_0/addn_ui_clkout1] [get_bd_pins ddr_data_reg_mngt_0/s_axil_aclk]
  connect_bd_net -net ddr4_0_addn_ui_clkout2 [get_bd_pins addn_ui_clkout2] [get_bd_pins ddr4_0/addn_ui_clkout2]
  connect_bd_net -net ddr4_0_c0_ddr4_ui_clk [get_bd_pins c0_ddr4_ui_clk] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins ddr4_0/c0_ddr4_ui_clk]
  connect_bd_net -net ddr4_0_c0_ddr4_ui_clk_sync_rst [get_bd_pins c0_ddr4_ui_clk_sync_rst] [get_bd_pins ddr4_0/c0_ddr4_ui_clk_sync_rst]
  connect_bd_net -net ddr4_0_c0_init_calib_complete [get_bd_pins led] [get_bd_pins ddr4_0/c0_init_calib_complete]
  connect_bd_net -net ddr_data_0_alpha_cycle_counter [get_bd_pins ddr_data_0/alpha_cycle_counter] [get_bd_pins system_ila_ddr/probe21]
  connect_bd_net -net ddr_data_0_alpha_pack_done [get_bd_pins ddr_data_0/alpha_pack_done] [get_bd_pins system_ila_ddr/probe7]
  connect_bd_net -net ddr_data_0_alpha_q [get_bd_pins ddr_data_0/alpha_q] [get_bd_pins system_ila_ddr/probe10]
  connect_bd_net -net ddr_data_0_command_gc_enable_r [get_bd_pins ddr_data_0/command_gc_enable_r] [get_bd_pins system_ila_ddr/probe26]
  connect_bd_net -net ddr_data_0_current_dq_gc [get_bd_pins ddr_data_0/current_dq_gc] [get_bd_pins ddr_data_reg_mngt_0/current_dq_gc_i] [get_bd_pins system_ila_ddr/probe17]
  connect_bd_net -net ddr_data_0_current_dq_gc_valid [get_bd_pins ddr_data_0/current_dq_gc_valid] [get_bd_pins ddr_data_reg_mngt_0/current_dq_gc_valid_i] [get_bd_pins system_ila_ddr/probe18]
  connect_bd_net -net ddr_data_0_cycle_counter [get_bd_pins ddr_data_0/cycle_counter] [get_bd_pins system_ila_ddr/probe8]
  connect_bd_net -net ddr_data_0_dq_gc [get_bd_pins ddr_data_0/dq_gc] [get_bd_pins system_ila_ddr/probe24]
  connect_bd_net -net ddr_data_0_dq_gc_start_r_debug [get_bd_pins ddr_data_0/dq_gc_start_r_debug] [get_bd_pins system_ila_ddr/probe20]
  connect_bd_net -net ddr_data_0_fifo_alpha_rst [get_bd_pins ddr_data_0/fifo_alpha_rst] [get_bd_pins fifo_alpha_out/s_aresetn]
  connect_bd_net -net ddr_data_0_fifo_gc_empty [get_bd_pins ddr_data_0/fifo_gc_empty] [get_bd_pins mon_ddr_fifos_0/gc_in_fifo_empty]
  connect_bd_net -net ddr_data_0_fifo_gc_full [get_bd_pins ddr_data_0/fifo_gc_full] [get_bd_pins mon_ddr_fifos_0/gc_in_fifo_full]
  connect_bd_net -net ddr_data_0_fifo_gc_rst [get_bd_pins fifo_gc_rst_0] [get_bd_pins ddr_data_0/fifo_gc_rst] [get_bd_pins fifo_gc_out/s_aresetn] [get_bd_pins system_ila_ddr/probe27]
  connect_bd_net -net ddr_data_0_gc_time_valid_div [get_bd_pins ddr_data_0/gc_time_valid_div] [get_bd_pins system_ila_ddr/probe22]
  connect_bd_net -net ddr_data_0_gc_time_valid_mod [get_bd_pins ddr_data_0/gc_time_valid_mod] [get_bd_pins system_ila_ddr/probe23]
  connect_bd_net -net ddr_data_0_pack_done [get_bd_pins ddr_data_0/pack_done] [get_bd_pins system_ila_ddr/probe9]
  connect_bd_net -net ddr_data_0_rd_en_fifo_gc [get_bd_pins rd_en_fifo_gc_0] [get_bd_pins ddr_data_0/rd_en_fifo_gc]
  connect_bd_net -net ddr_data_0_rd_gc_valid [get_bd_pins rd_gc_valid_0] [get_bd_pins ddr_data_0/rd_gc_valid] [get_bd_pins system_ila_ddr/probe6]
  connect_bd_net -net ddr_data_0_read_count [get_bd_pins ddr_data_0/read_count] [get_bd_pins system_ila_ddr/probe3]
  connect_bd_net -net ddr_data_0_read_done [get_bd_pins read_done_0] [get_bd_pins ddr_data_0/read_done] [get_bd_pins system_ila_ddr/probe2]
  connect_bd_net -net ddr_data_0_start_save_alpha [get_bd_pins ddr_data_0/start_save_alpha] [get_bd_pins system_ila_ddr/probe5] [get_bd_pins system_ila_ddr/probe19]
  connect_bd_net -net ddr_data_0_state_alpha [get_bd_pins ddr_data_0/state_alpha] [get_bd_pins system_ila_ddr/probe4]
  connect_bd_net -net ddr_data_0_tdata_gc [get_bd_pins ddr_data_0/tdata_gc] [get_bd_pins system_ila_ddr/probe12]
  connect_bd_net -net ddr_data_reg_mngt_0_command_alpha_enable_o [get_bd_pins ddr_data_0/command_alpha_enable] [get_bd_pins ddr_data_reg_mngt_0/command_alpha_enable_o]
  connect_bd_net -net ddr_data_reg_mngt_0_command_enable_o [get_bd_pins ddr_data_0/command_enable] [get_bd_pins ddr_data_reg_mngt_0/command_enable_o]
  connect_bd_net -net ddr_data_reg_mngt_0_command_gc_enable_o [get_bd_pins ddr_data_0/command_gc_enable] [get_bd_pins ddr_data_reg_mngt_0/command_gc_enable_o]
  connect_bd_net -net ddr_data_reg_mngt_0_command_gc_o [get_bd_pins ddr_data_0/command_gc_i] [get_bd_pins ddr_data_reg_mngt_0/command_gc_o]
  connect_bd_net -net ddr_data_reg_mngt_0_command_o [get_bd_pins ddr_data_0/command_i] [get_bd_pins ddr_data_reg_mngt_0/command_o]
  connect_bd_net -net ddr_data_reg_mngt_0_dq_gc_start_o [get_bd_pins ddr_data_0/dq_gc_start_i] [get_bd_pins ddr_data_reg_mngt_0/dq_gc_start_o]
  connect_bd_net -net ddr_data_reg_mngt_0_reg_enable_o [get_bd_pins ddr_data_0/reg_enable_i] [get_bd_pins ddr_data_reg_mngt_0/reg_enable_o]
  connect_bd_net -net ddr_data_reg_mngt_0_start_write_ddr_o [get_bd_pins ddr_data_0/start_write_ddr_i] [get_bd_pins ddr_data_reg_mngt_0/start_write_ddr_o] [get_bd_pins system_ila_ddr/probe0]
  connect_bd_net -net ddr_data_reg_mngt_0_threshold_full_o [get_bd_pins ddr_data_0/threshold_full_i] [get_bd_pins ddr_data_reg_mngt_0/threshold_full_o]
  connect_bd_net -net ddr_data_reg_mngt_0_threshold_o [get_bd_pins ddr_data_0/threshold_i] [get_bd_pins ddr_data_reg_mngt_0/threshold_o]
  connect_bd_net -net ddr_data_rstn_1 [get_bd_pins ddr_data_rstn] [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_virtual_controll_0/aresetn] [get_bd_pins ddr_data_0/ddr_data_rstn] [get_bd_pins mon_ddr_fifos_0/ddr_data_rstn] [get_bd_pins system_ila_ddr/resetn]
  connect_bd_net -net ddr_sys_clk_n_1 [get_bd_pins ddr_sys_clk_n] [get_bd_pins ddr4_0/c0_sys_clk_n]
  connect_bd_net -net ddr_sys_clk_p_1 [get_bd_pins ddr_sys_clk_p] [get_bd_pins ddr4_0/c0_sys_clk_p]
  connect_bd_net -net ext_pps_1 [get_bd_pins ext_pps] [get_bd_pins ddr_data_0/pps_i]
  connect_bd_net -net fifo_alpha_out_axis_prog_empty [get_bd_pins fifo_alpha_out/axis_prog_empty] [get_bd_pins mon_ddr_fifos_0/alpha_out_fifo_empty]
  connect_bd_net -net fifo_alpha_out_axis_prog_full [get_bd_pins fifo_alpha_out/axis_prog_full] [get_bd_pins mon_ddr_fifos_0/alpha_out_fifo_full]
  connect_bd_net -net fifo_gc_out_axis_prog_empty [get_bd_pins fifo_gc_out/axis_prog_empty] [get_bd_pins mon_ddr_fifos_0/gc_out_fifo_empty]
  connect_bd_net -net fifo_gc_out_axis_prog_full [get_bd_pins fifo_gc_out/axis_prog_full] [get_bd_pins mon_ddr_fifos_0/gc_out_fifo_full]
  connect_bd_net -net gate_pos0_1 [get_bd_pins gate_pos0] [get_bd_pins ddr_data_0/gate_pos0]
  connect_bd_net -net gate_pos1_1 [get_bd_pins gate_pos1] [get_bd_pins ddr_data_0/gate_pos1]
  connect_bd_net -net gate_pos2_1 [get_bd_pins gate_pos2] [get_bd_pins ddr_data_0/gate_pos2]
  connect_bd_net -net gate_pos3_1 [get_bd_pins gate_pos3] [get_bd_pins ddr_data_0/gate_pos3]
  connect_bd_net -net mon_ddr_fifos_0_status_200_o [get_bd_pins ddr_data_reg_mngt_0/ddr_fifos_status_i] [get_bd_pins mon_ddr_fifos_0/status_200_o]
  connect_bd_net -net mon_ddr_fifos_0_status_200_valid_o [get_bd_pins ddr_data_reg_mngt_0/status_200_valid_i] [get_bd_pins mon_ddr_fifos_0/status_200_valid_o]
  connect_bd_net -net mon_ddr_fifos_0_status_250_o [get_bd_pins ddr_data_reg_mngt_0/fifos_status_i] [get_bd_pins mon_ddr_fifos_0/status_250_o]
  connect_bd_net -net mon_ddr_fifos_0_status_250_valid_o [get_bd_pins ddr_data_reg_mngt_0/status_250_valid_i] [get_bd_pins mon_ddr_fifos_0/status_250_valid_o]
  connect_bd_net -net rd_en_4_1 [get_bd_pins rd_en_4] [get_bd_pins ddr_data_0/rd_en_4]
  connect_bd_net -net rng_data_1 [get_bd_pins rng_data] [get_bd_pins ddr_data_0/rng_data] [get_bd_pins system_ila_ddr/probe11]
  connect_bd_net -net s_axil_aresetn_1 [get_bd_pins s_axil_aresetn] [get_bd_pins ddr_data_reg_mngt_0/s_axil_aresetn]
  connect_bd_net -net sys_rst_n_1 [get_bd_pins sys_rst_n] [get_bd_pins util_vector_logic_0/Op1]
  connect_bd_net -net tdata200_1 [get_bd_pins tdata200] [get_bd_pins ddr_data_0/tdata200]
  connect_bd_net -net tdata200_mod_1 [get_bd_pins tdata200_mod] [get_bd_pins ddr_data_0/tdata200_mod]
  connect_bd_net -net tvalid200_1 [get_bd_pins tvalid200] [get_bd_pins ddr_data_0/tvalid200] [get_bd_pins system_ila_ddr/probe25]
  connect_bd_net -net util_vector_logic_0_Res [get_bd_pins ddr4_0/sys_rst] [get_bd_pins util_vector_logic_0/Res]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins axi_virtual_controll_0/vfifo_mm2s_channel_full] [get_bd_pins xlconstant_0/dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: clk_rst
proc create_hier_cell_clk_rst { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_clk_rst() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s_axil


  # Create pins
  create_bd_pin -dir O clk10_o
  create_bd_pin -dir O clk200
  create_bd_pin -dir O clk3125
  create_bd_pin -dir I clk_ddr_axi_i
  create_bd_pin -dir O -type rst ddr_data_rst_o
  create_bd_pin -dir O -type rst ddr_data_rstn_o
  create_bd_pin -dir I ext_clk100_n
  create_bd_pin -dir I ext_clk100_p
  create_bd_pin -dir I ext_clk10_n
  create_bd_pin -dir I ext_clk10_p
  create_bd_pin -dir I ext_fastdac_refclk_n
  create_bd_pin -dir I ext_fastdac_refclk_p
  create_bd_pin -dir I ext_fastdac_sync_n
  create_bd_pin -dir I ext_fastdac_sync_p
  create_bd_pin -dir I ext_fastdac_sysref_n
  create_bd_pin -dir I ext_fastdac_sysref_p
  create_bd_pin -dir I ext_pps
  create_bd_pin -dir O ext_sync_ltc
  create_bd_pin -dir I fastdac_gt_powergood_i
  create_bd_pin -dir O -type rst gc_rst_o
  create_bd_pin -dir I lclk_i
  create_bd_pin -dir O locked
  create_bd_pin -dir O lrst_o
  create_bd_pin -dir I -from 0 -to 0 probe2
  create_bd_pin -dir I -from 0 -to 0 probe3
  create_bd_pin -dir I -from 0 -to 0 probe4
  create_bd_pin -dir O qpll0_refclk_o
  create_bd_pin -dir I rst_ddr_axi_i
  create_bd_pin -dir O rstn_axil_o
  create_bd_pin -dir O rstn_ddr_axi_o
  create_bd_pin -dir I -type clk s_axil_aclk
  create_bd_pin -dir O sig3125
  create_bd_pin -dir I sys_rst_n
  create_bd_pin -dir O -type rst tdc_rst_o
  create_bd_pin -dir O -type rst ttl_rst
  create_bd_pin -dir O -from 0 -to 0 -type rst tx_core_reset_o
  create_bd_pin -dir O tx_sync_o

  # Create instance: ILVDS_0, and set properties
  set block_name ILVDS
  set block_cell_name ILVDS_0
  if { [catch {set ILVDS_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $ILVDS_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: clk_rst_mngt, and set properties
  set block_name clk_rst_mngt
  set block_cell_name clk_rst_mngt
  if { [catch {set clk_rst_mngt [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $clk_rst_mngt eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: led_test_0, and set properties
  set block_name led_test
  set block_cell_name led_test_0
  if { [catch {set led_test_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $led_test_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create interface connections
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins s_axil] [get_bd_intf_pins clk_rst_mngt/s_axil]

  # Create port connections
  connect_bd_net -net clk_ddr_axi_i_1 [get_bd_pins clk_ddr_axi_i] [get_bd_pins clk_rst_mngt/clk_ddr_axi_i]
  connect_bd_net -net clk_rst_mngt_0_qpll0_refclk_o [get_bd_pins qpll0_refclk_o] [get_bd_pins clk_rst_mngt/fastdac_refclk_o]
  connect_bd_net -net clk_rst_mngt_0_tx_core_clk_o [get_bd_pins clk200] [get_bd_pins clk_rst_mngt/fastdac_coreclk_o] [get_bd_pins led_test_0/clk200]
  connect_bd_net -net clk_rst_mngt_0_tx_sysref_o [get_bd_pins clk3125] [get_bd_pins clk_rst_mngt/fastdac_sysref_o] [get_bd_pins led_test_0/clk3125]
  connect_bd_net -net clk_rst_mngt_clk100_o [get_bd_pins clk_rst_mngt/clk100_o] [get_bd_pins led_test_0/clk100]
  connect_bd_net -net clk_rst_mngt_clk10_o [get_bd_pins clk10_o] [get_bd_pins clk_rst_mngt/clk10_o] [get_bd_pins led_test_0/clk10]
  connect_bd_net -net clk_rst_mngt_ddr_data_rst_o [get_bd_pins ddr_data_rst_o] [get_bd_pins clk_rst_mngt/ddr_data_rst_o]
  connect_bd_net -net clk_rst_mngt_ddr_data_rstn_o [get_bd_pins ddr_data_rstn_o] [get_bd_pins clk_rst_mngt/ddr_data_rstn_o]
  connect_bd_net -net clk_rst_mngt_fastdac_corerst_o [get_bd_pins tx_core_reset_o] [get_bd_pins clk_rst_mngt/fastdac_corerst_o]
  connect_bd_net -net clk_rst_mngt_fpga_turnkey_fastdac_sync_o [get_bd_pins clk_rst_mngt/fpga_turnkey_fastdac_sync_o] [get_bd_pins led_test_0/syncout]
  connect_bd_net -net clk_rst_mngt_gc_rst_o [get_bd_pins gc_rst_o] [get_bd_pins clk_rst_mngt/gc_rst_o]
  connect_bd_net -net clk_rst_mngt_lrst_o [get_bd_pins lrst_o] [get_bd_pins clk_rst_mngt/lrst_o]
  connect_bd_net -net clk_rst_mngt_rstn_axil_o [get_bd_pins rstn_axil_o] [get_bd_pins clk_rst_mngt/rstn_axil_o]
  connect_bd_net -net clk_rst_mngt_rstn_ddr_axi_o [get_bd_pins rstn_ddr_axi_o] [get_bd_pins clk_rst_mngt/rstn_ddr_axi_o]
  connect_bd_net -net clk_rst_mngt_sync_ltc_o [get_bd_pins ext_sync_ltc] [get_bd_pins clk_rst_mngt/sync_ltc_o]
  connect_bd_net -net clk_rst_mngt_tdc_rst_o [get_bd_pins tdc_rst_o] [get_bd_pins clk_rst_mngt/tdc_rst_o] [get_bd_pins led_test_0/tdc_rst]
  connect_bd_net -net clk_rst_mngt_ttl_rst [get_bd_pins ttl_rst] [get_bd_pins clk_rst_mngt/ttl_rst]
  connect_bd_net -net ext_clk100_n_1 [get_bd_pins ext_clk100_n] [get_bd_pins clk_rst_mngt/ext_clk100_n]
  connect_bd_net -net ext_clk100_p_1 [get_bd_pins ext_clk100_p] [get_bd_pins clk_rst_mngt/ext_clk100_p]
  connect_bd_net -net ext_clk10_n_1 [get_bd_pins ext_clk10_n] [get_bd_pins clk_rst_mngt/ext_clk10_n]
  connect_bd_net -net ext_clk10_p_1 [get_bd_pins ext_clk10_p] [get_bd_pins clk_rst_mngt/ext_clk10_p]
  connect_bd_net -net ext_fastdac_refclk_n_1 [get_bd_pins ext_fastdac_refclk_n] [get_bd_pins clk_rst_mngt/fastdac_refclkn_i]
  connect_bd_net -net ext_fastdac_refclk_p_1 [get_bd_pins ext_fastdac_refclk_p] [get_bd_pins clk_rst_mngt/fastdac_refclkp_i]
  connect_bd_net -net ext_fastdac_sync_n_0_1 [get_bd_pins ext_fastdac_sync_n] [get_bd_pins ILVDS_0/IB]
  connect_bd_net -net ext_fastdac_sync_p_0_1 [get_bd_pins ext_fastdac_sync_p] [get_bd_pins ILVDS_0/I]
  connect_bd_net -net ext_fastdac_sysref_n_1 [get_bd_pins ext_fastdac_sysref_n] [get_bd_pins clk_rst_mngt/fastdac_sysrefn_i]
  connect_bd_net -net ext_fastdac_sysref_p_1 [get_bd_pins ext_fastdac_sysref_p] [get_bd_pins clk_rst_mngt/fastdac_sysrefp_i]
  connect_bd_net -net ext_pps_1 [get_bd_pins ext_pps] [get_bd_pins clk_rst_mngt/pps_i] [get_bd_pins led_test_0/pps]
  connect_bd_net -net fastdac_gt_powergood_i_1 [get_bd_pins fastdac_gt_powergood_i] [get_bd_pins clk_rst_mngt/fastdac_gt_powergood_i]
  connect_bd_net -net lclk_i_1 [get_bd_pins lclk_i] [get_bd_pins clk_rst_mngt/lclk_i]
  connect_bd_net -net led_test_0_sig3125 [get_bd_pins sig3125] [get_bd_pins led_test_0/sig3125]
  connect_bd_net -net rst_ddr_axi_i_1 [get_bd_pins rst_ddr_axi_i] [get_bd_pins clk_rst_mngt/rst_ddr_axi_i]
  connect_bd_net -net s_axil_aclk_1 [get_bd_pins s_axil_aclk] [get_bd_pins clk_rst_mngt/s_axil_aclk]
  connect_bd_net -net sys_rst_n_1 [get_bd_pins sys_rst_n] [get_bd_pins clk_rst_mngt/sys_reset_n]
  connect_bd_net -net test_jesd_reset_0_syncout_o [get_bd_pins tx_sync_o] [get_bd_pins ILVDS_0/O]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  variable script_folder

  if { $parentCell eq "" } {
     set parentCell [get_bd_cells /]
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj


  # Create interface ports
  set c0_ddr4 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddr4_rtl:1.0 c0_ddr4 ]

  set pcie_7x_mgt_rtl [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:pcie_7x_mgt_rtl:1.0 pcie_7x_mgt_rtl ]


  # Create ports
  set ddr_sys_clk_n [ create_bd_port -dir I -type clk ddr_sys_clk_n ]
  set ddr_sys_clk_p [ create_bd_port -dir I -type clk ddr_sys_clk_p ]
  set ext_clk100_n [ create_bd_port -dir I ext_clk100_n ]
  set ext_clk100_p [ create_bd_port -dir I ext_clk100_p ]
  set ext_clk10_n [ create_bd_port -dir I ext_clk10_n ]
  set ext_clk10_p [ create_bd_port -dir I ext_clk10_p ]
  set ext_clk200_o [ create_bd_port -dir O -type clk ext_clk200_o ]
  set ext_dac_ltc_miso [ create_bd_port -dir IO ext_dac_ltc_miso ]
  set ext_dac_ltc_mosi [ create_bd_port -dir IO ext_dac_ltc_mosi ]
  set ext_dac_ltc_sck [ create_bd_port -dir IO ext_dac_ltc_sck ]
  set ext_dac_ltc_ss [ create_bd_port -dir IO -from 2 -to 0 ext_dac_ltc_ss ]
  set ext_fastdac_refclk_n [ create_bd_port -dir I ext_fastdac_refclk_n ]
  set ext_fastdac_refclk_p [ create_bd_port -dir I ext_fastdac_refclk_p ]
  set ext_fastdac_sync_n [ create_bd_port -dir I ext_fastdac_sync_n ]
  set ext_fastdac_sync_p [ create_bd_port -dir I ext_fastdac_sync_p ]
  set ext_fastdac_sysref_n [ create_bd_port -dir I ext_fastdac_sysref_n ]
  set ext_fastdac_sysref_p [ create_bd_port -dir I ext_fastdac_sysref_p ]
  set ext_fastdac_txn_out [ create_bd_port -dir O -from 3 -to 0 ext_fastdac_txn_out ]
  set ext_fastdac_txp_out [ create_bd_port -dir O -from 3 -to 0 ext_fastdac_txp_out ]
  set ext_pps [ create_bd_port -dir I ext_pps ]
  set ext_rst_jic [ create_bd_port -dir O ext_rst_jic ]
  set ext_stopa_sim [ create_bd_port -dir O ext_stopa_sim ]
  set ext_sync_ltc [ create_bd_port -dir O ext_sync_ltc ]
  set ext_tdc_frame_A_n [ create_bd_port -dir I ext_tdc_frame_A_n ]
  set ext_tdc_frame_A_p [ create_bd_port -dir I ext_tdc_frame_A_p ]
  set ext_tdc_frame_B_n [ create_bd_port -dir I ext_tdc_frame_B_n ]
  set ext_tdc_frame_B_p [ create_bd_port -dir I ext_tdc_frame_B_p ]
  set ext_tdc_lclki_n [ create_bd_port -dir O ext_tdc_lclki_n ]
  set ext_tdc_lclki_p [ create_bd_port -dir O ext_tdc_lclki_p ]
  set ext_tdc_lclko_n [ create_bd_port -dir I ext_tdc_lclko_n ]
  set ext_tdc_lclko_p [ create_bd_port -dir I ext_tdc_lclko_p ]
  set ext_tdc_miso [ create_bd_port -dir IO ext_tdc_miso ]
  set ext_tdc_mosi [ create_bd_port -dir IO ext_tdc_mosi ]
  set ext_tdc_refclk_n [ create_bd_port -dir O ext_tdc_refclk_n ]
  set ext_tdc_refclk_p [ create_bd_port -dir O ext_tdc_refclk_p ]
  set ext_tdc_rstidxp_n [ create_bd_port -dir O ext_tdc_rstidxp_n ]
  set ext_tdc_rstidxp_p [ create_bd_port -dir O ext_tdc_rstidxp_p ]
  set ext_tdc_sck [ create_bd_port -dir IO ext_tdc_sck ]
  set ext_tdc_sdi_A_n [ create_bd_port -dir I ext_tdc_sdi_A_n ]
  set ext_tdc_sdi_A_p [ create_bd_port -dir I ext_tdc_sdi_A_p ]
  set ext_tdc_sdi_B_n [ create_bd_port -dir I ext_tdc_sdi_B_n ]
  set ext_tdc_sdi_B_p [ create_bd_port -dir I ext_tdc_sdi_B_p ]
  set ext_tdc_ss [ create_bd_port -dir IO -from 1 -to 0 ext_tdc_ss ]
  set fifo_gc_out_rst [ create_bd_port -dir O -type rst fifo_gc_out_rst ]
  set led [ create_bd_port -dir O -from 0 -to 0 led ]
  set linterrupt_i [ create_bd_port -dir I linterrupt_i ]
  set locked_pll [ create_bd_port -dir O locked_pll ]
  set pps_trigger [ create_bd_port -dir O pps_trigger ]
  set probe_tdc_refclk [ create_bd_port -dir O probe_tdc_refclk ]
  set probe_tdc_rstidx [ create_bd_port -dir O probe_tdc_rstidx ]
  set pulse_n [ create_bd_port -dir O -from 0 -to 0 pulse_n ]
  set pulse_p [ create_bd_port -dir O -from 0 -to 0 pulse_p ]
  set pulse_rep_n [ create_bd_port -dir O -from 0 -to 0 pulse_rep_n ]
  set pulse_rep_p [ create_bd_port -dir O -from 0 -to 0 pulse_rep_p ]
  set rd_en_fifo_gc [ create_bd_port -dir O rd_en_fifo_gc ]
  set rd_gc_valid [ create_bd_port -dir O rd_gc_valid ]
  set read_done [ create_bd_port -dir O read_done ]
  set sys_clk_n [ create_bd_port -dir I sys_clk_n ]
  set sys_clk_p [ create_bd_port -dir I sys_clk_p ]
  set sys_rst_n [ create_bd_port -dir I -type rst sys_rst_n ]

  # Create instance: axi_interconnect_0, and set properties
  set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]
  set_property CONFIG.NUM_MI {8} $axi_interconnect_0


  # Create instance: clk_rst
  create_hier_cell_clk_rst [current_bd_instance .] clk_rst

  # Create instance: clk_wiz_0, and set properties
  set clk_wiz_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0 ]
  set_property -dict [list \
    CONFIG.AUTO_PRIMITIVE {MMCM} \
    CONFIG.CLKIN1_JITTER_PS {100.0} \
    CONFIG.CLKIN1_UI_JITTER {0.0010} \
    CONFIG.CLKOUT1_DRIVES {Buffer} \
    CONFIG.CLKOUT1_JITTER {182.015} \
    CONFIG.CLKOUT1_PHASE_ERROR {353.086} \
    CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {240} \
    CONFIG.CLKOUT1_REQUESTED_PHASE {0} \
    CONFIG.CLKOUT2_DRIVES {Buffer} \
    CONFIG.CLKOUT2_JITTER {211.971} \
    CONFIG.CLKOUT2_PHASE_ERROR {353.086} \
    CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {80} \
    CONFIG.CLKOUT2_REQUESTED_PHASE {90} \
    CONFIG.CLKOUT2_USED {true} \
    CONFIG.CLKOUT3_DRIVES {Buffer} \
    CONFIG.CLKOUT3_JITTER {209.021} \
    CONFIG.CLKOUT3_PHASE_ERROR {320.727} \
    CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {40} \
    CONFIG.CLKOUT3_REQUESTED_PHASE {0} \
    CONFIG.CLKOUT3_USED {false} \
    CONFIG.CLKOUT4_DRIVES {Buffer} \
    CONFIG.CLKOUT5_DRIVES {Buffer} \
    CONFIG.CLKOUT6_DRIVES {Buffer} \
    CONFIG.CLKOUT7_DRIVES {Buffer} \
    CONFIG.CLK_IN1_BOARD_INTERFACE {Custom} \
    CONFIG.CLK_IN2_BOARD_INTERFACE {Custom} \
    CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} \
    CONFIG.JITTER_SEL {No_Jitter} \
    CONFIG.MMCM_BANDWIDTH {OPTIMIZED} \
    CONFIG.MMCM_CLKFBOUT_MULT_F {120.000} \
    CONFIG.MMCM_CLKIN1_PERIOD {100.000} \
    CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
    CONFIG.MMCM_CLKOUT0_DIVIDE_F {5.000} \
    CONFIG.MMCM_CLKOUT0_PHASE {0.000} \
    CONFIG.MMCM_CLKOUT1_DIVIDE {15} \
    CONFIG.MMCM_CLKOUT1_PHASE {90.000} \
    CONFIG.MMCM_CLKOUT2_DIVIDE {1} \
    CONFIG.MMCM_CLKOUT2_PHASE {0.000} \
    CONFIG.MMCM_COMPENSATION {AUTO} \
    CONFIG.MMCM_DIVCLK_DIVIDE {1} \
    CONFIG.MMCM_REF_JITTER1 {0.001} \
    CONFIG.NUM_OUT_CLKS {2} \
    CONFIG.OPTIMIZE_CLOCKING_STRUCTURE_EN {false} \
    CONFIG.PHASESHIFT_MODE {LATENCY} \
    CONFIG.PRIMITIVE {MMCM} \
    CONFIG.PRIM_IN_FREQ {10} \
    CONFIG.PRIM_SOURCE {No_buffer} \
    CONFIG.RESET_BOARD_INTERFACE {Custom} \
    CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} \
    CONFIG.USE_CLKFB_STOPPED {false} \
    CONFIG.USE_INCLK_STOPPED {false} \
    CONFIG.USE_LOCKED {true} \
    CONFIG.USE_PHASE_ALIGNMENT {true} \
    CONFIG.USE_RESET {false} \
  ] $clk_wiz_0


  # Create instance: ddr4
  create_hier_cell_ddr4 [current_bd_instance .] ddr4

  # Create instance: fastdac
  create_hier_cell_fastdac [current_bd_instance .] fastdac

  # Create instance: pcierefclk_0, and set properties
  set block_name pcierefclk
  set block_cell_name pcierefclk_0
  if { [catch {set pcierefclk_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $pcierefclk_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: spi_dacs_ltc
  create_hier_cell_spi_dacs_ltc [current_bd_instance .] spi_dacs_ltc

  # Create instance: tdc
  create_hier_cell_tdc [current_bd_instance .] tdc

  # Create instance: ttl_gate_apd_0, and set properties
  set block_name ttl_gate_apd
  set block_cell_name ttl_gate_apd_0
  if { [catch {set ttl_gate_apd_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $ttl_gate_apd_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: xdma_0, and set properties
  set xdma_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xdma:4.1 xdma_0 ]
  set_property -dict [list \
    CONFIG.axil_master_64bit_en {false} \
    CONFIG.axilite_master_en {true} \
    CONFIG.axilite_master_scale {Megabytes} \
    CONFIG.axilite_master_size {32} \
    CONFIG.axist_bypass_en {false} \
    CONFIG.pl_link_cap_max_link_speed {8.0_GT/s} \
    CONFIG.pl_link_cap_max_link_width {X4} \
    CONFIG.xdma_axi_intf_mm {AXI_Stream} \
    CONFIG.xdma_rnum_chnl {4} \
    CONFIG.xdma_wnum_chnl {4} \
  ] $xdma_0


  # Create interface connections
  connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins spi_dacs_ltc/AXI_LITE]
  connect_bd_intf_net -intf_net axi_interconnect_0_M01_AXI [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins tdc/S_AXIL_PCIE]
  connect_bd_intf_net -intf_net axi_interconnect_0_M02_AXI [get_bd_intf_pins axi_interconnect_0/M02_AXI] [get_bd_intf_pins fastdac/s_axi]
  connect_bd_intf_net -intf_net axi_interconnect_0_M03_AXI [get_bd_intf_pins axi_interconnect_0/M03_AXI] [get_bd_intf_pins clk_rst/s_axil]
  connect_bd_intf_net -intf_net axi_interconnect_0_M04_AXI [get_bd_intf_pins axi_interconnect_0/M04_AXI] [get_bd_intf_pins ttl_gate_apd_0/s_axil]
  connect_bd_intf_net -intf_net axi_interconnect_0_M05_AXI [get_bd_intf_pins axi_interconnect_0/M05_AXI] [get_bd_intf_pins tdc/AXI_LITE]
  connect_bd_intf_net -intf_net axi_interconnect_0_M06_AXI [get_bd_intf_pins axi_interconnect_0/M06_AXI] [get_bd_intf_pins fastdac/s_axil]
  connect_bd_intf_net -intf_net axi_interconnect_0_M07_AXI [get_bd_intf_pins axi_interconnect_0/M07_AXI] [get_bd_intf_pins ddr4/s_axil]
  connect_bd_intf_net -intf_net ddr4_0_C0_DDR4 [get_bd_intf_ports c0_ddr4] [get_bd_intf_pins ddr4/c0_ddr4]
  connect_bd_intf_net -intf_net ddr4_M_AXIS [get_bd_intf_pins ddr4/M_AXIS] [get_bd_intf_pins xdma_0/S_AXIS_C2H_0]
  connect_bd_intf_net -intf_net ddr4_M_AXIS1 [get_bd_intf_pins ddr4/M_AXIS1] [get_bd_intf_pins xdma_0/S_AXIS_C2H_3]
  connect_bd_intf_net -intf_net tdc_M_AXIS1 [get_bd_intf_pins tdc/M_AXIS1] [get_bd_intf_pins xdma_0/S_AXIS_C2H_2]
  connect_bd_intf_net -intf_net xdma_0_M_AXIS_H2C_0 [get_bd_intf_pins ddr4/s_axis_gc] [get_bd_intf_pins xdma_0/M_AXIS_H2C_0]
  connect_bd_intf_net -intf_net xdma_0_M_AXIS_H2C_1 [get_bd_intf_pins fastdac/s_axis1] [get_bd_intf_pins xdma_0/M_AXIS_H2C_1]
  connect_bd_intf_net -intf_net xdma_0_M_AXI_LITE [get_bd_intf_pins axi_interconnect_0/S00_AXI] [get_bd_intf_pins xdma_0/M_AXI_LITE]
  connect_bd_intf_net -intf_net xdma_0_pcie_mgt [get_bd_intf_ports pcie_7x_mgt_rtl] [get_bd_intf_pins xdma_0/pcie_mgt]

  # Create port connections
  connect_bd_net -net IB_frameA_n_0_1 [get_bd_ports ext_tdc_frame_A_n] [get_bd_pins tdc/ext_tdc_frame_A_n]
  connect_bd_net -net IB_frameB_n_0_1 [get_bd_ports ext_tdc_frame_B_n] [get_bd_pins tdc/ext_tdc_frame_B_n]
  connect_bd_net -net IB_lclk_n_0_1 [get_bd_ports ext_tdc_lclko_n] [get_bd_pins tdc/IB_lclk_n_0]
  connect_bd_net -net IB_sdiA_n_0_1 [get_bd_ports ext_tdc_sdi_A_n] [get_bd_pins tdc/ext_tdc_sdi_A_n]
  connect_bd_net -net IB_sdiB_n_0_1 [get_bd_ports ext_tdc_sdi_B_n] [get_bd_pins tdc/ext_tdc_sdi_B_n]
  connect_bd_net -net I_frameA_p_0_1 [get_bd_ports ext_tdc_frame_A_p] [get_bd_pins tdc/ext_tdc_frame_A_p]
  connect_bd_net -net I_frameB_p_0_1 [get_bd_ports ext_tdc_frame_B_p] [get_bd_pins tdc/ext_tdc_frame_B_p]
  connect_bd_net -net I_lclk_p_0_1 [get_bd_ports ext_tdc_lclko_p] [get_bd_pins tdc/I_lclk_p_0]
  connect_bd_net -net I_sdiA_p_0_1 [get_bd_ports ext_tdc_sdi_A_p] [get_bd_pins tdc/ext_tdc_sdi_A_p]
  connect_bd_net -net I_sdiB_p_0_1 [get_bd_ports ext_tdc_sdi_B_p] [get_bd_pins tdc/ext_tdc_sdi_B_p]
  connect_bd_net -net M00_ACLK_1 [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins axi_interconnect_0/M02_ACLK] [get_bd_pins axi_interconnect_0/M03_ACLK] [get_bd_pins axi_interconnect_0/M04_ACLK] [get_bd_pins axi_interconnect_0/M05_ACLK] [get_bd_pins axi_interconnect_0/M06_ACLK] [get_bd_pins axi_interconnect_0/M07_ACLK] [get_bd_pins clk_rst/s_axil_aclk] [get_bd_pins ddr4/addn_ui_clkout1] [get_bd_pins fastdac/s_axi_aclk] [get_bd_pins spi_dacs_ltc/ext_spi_clk] [get_bd_pins tdc/s_axil_aclk] [get_bd_pins ttl_gate_apd_0/s_axil_aclk]
  connect_bd_net -net M00_ARESETN_1 [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins axi_interconnect_0/M02_ARESETN] [get_bd_pins axi_interconnect_0/M03_ARESETN] [get_bd_pins axi_interconnect_0/M04_ARESETN] [get_bd_pins axi_interconnect_0/M05_ARESETN] [get_bd_pins axi_interconnect_0/M06_ARESETN] [get_bd_pins axi_interconnect_0/M07_ARESETN] [get_bd_pins clk_rst/rstn_axil_o] [get_bd_pins ddr4/s_axil_aresetn] [get_bd_pins fastdac/s_axi_aresetn] [get_bd_pins spi_dacs_ltc/s_axi_aresetn] [get_bd_pins tdc/s_axil_aresetn] [get_bd_pins ttl_gate_apd_0/s_axil_aresetn]
  connect_bd_net -net Net [get_bd_ports ext_dac_ltc_mosi] [get_bd_pins spi_dacs_ltc/ext_dac_ltc_mosi]
  connect_bd_net -net Net1 [get_bd_ports ext_dac_ltc_miso] [get_bd_pins spi_dacs_ltc/ext_dac_ltc_miso]
  connect_bd_net -net Net2 [get_bd_ports ext_dac_ltc_ss] [get_bd_pins spi_dacs_ltc/ext_dac_ltc_ss]
  connect_bd_net -net Net3 [get_bd_ports ext_dac_ltc_sck] [get_bd_pins spi_dacs_ltc/ext_dac_ltc_sck]
  connect_bd_net -net Net4 [get_bd_ports ext_tdc_mosi] [get_bd_pins tdc/ext_tdc_mosi]
  connect_bd_net -net Net5 [get_bd_ports ext_tdc_miso] [get_bd_pins tdc/ext_tdc_miso]
  connect_bd_net -net Net6 [get_bd_ports ext_tdc_ss] [get_bd_pins tdc/ioss_io_0]
  connect_bd_net -net Net7 [get_bd_ports ext_tdc_sck] [get_bd_pins tdc/ext_tdc_sck]
  connect_bd_net -net OLVDS_TDC_0_OB_tdc_refclck_n [get_bd_ports ext_tdc_refclk_n] [get_bd_pins tdc/ext_tdc_refclk_n]
  connect_bd_net -net OLVDS_TDC_0_OB_tdc_rstidxp_n [get_bd_ports ext_tdc_rstidxp_n] [get_bd_pins tdc/ext_tdc_rstidxp_n]
  connect_bd_net -net OLVDS_TDC_0_O_tdc_refclk_p [get_bd_ports ext_tdc_refclk_p] [get_bd_pins tdc/ext_tdc_refclk_p]
  connect_bd_net -net OLVDS_TDC_0_O_tdc_rstidxp_p [get_bd_ports ext_tdc_rstidxp_p] [get_bd_pins tdc/ext_tdc_rstidxp_p]
  connect_bd_net -net clk10_i_1 [get_bd_pins clk_rst/clk10_o] [get_bd_pins clk_wiz_0/clk_in1] [get_bd_pins tdc/clk10_i]
  connect_bd_net -net clk_in1_n_0_1 [get_bd_ports ddr_sys_clk_n] [get_bd_pins ddr4/ddr_sys_clk_n]
  connect_bd_net -net clk_in1_p_0_1 [get_bd_ports ddr_sys_clk_p] [get_bd_pins ddr4/ddr_sys_clk_p]
  connect_bd_net -net clk_rst_clk3125 [get_bd_pins clk_rst/clk3125] [get_bd_pins fastdac/btx_sysref_i]
  connect_bd_net -net clk_rst_mngt_0_qpll0_refclk_o [get_bd_pins clk_rst/qpll0_refclk_o] [get_bd_pins fastdac/qpll0_refclk_0]
  connect_bd_net -net clk_rst_mngt_0_tx_core_clk_o [get_bd_ports ext_clk200_o] [get_bd_pins clk_rst/clk200] [get_bd_pins ddr4/clk200_i] [get_bd_pins fastdac/tx_core_clk_0] [get_bd_pins tdc/clk200_i]
  connect_bd_net -net clk_rst_mngt_0_tx_sync_o [get_bd_pins clk_rst/tx_sync_o] [get_bd_pins fastdac/tx_sync_0]
  connect_bd_net -net clk_rst_rstn_ddr_axi_o [get_bd_pins clk_rst/rstn_ddr_axi_o] [get_bd_pins ddr4/c0_ddr4_aresetn]
  connect_bd_net -net clk_rst_tdc_rst_o [get_bd_pins clk_rst/tdc_rst_o] [get_bd_pins tdc/tdc_rst]
  connect_bd_net -net clk_rst_ttl_rst [get_bd_pins clk_rst/ttl_rst] [get_bd_pins ttl_gate_apd_0/ttl_rst]
  connect_bd_net -net clk_rst_tx_core_reset_o [get_bd_pins clk_rst/tx_core_reset_o] [get_bd_pins fastdac/tx_core_reset]
  connect_bd_net -net clk_wiz_0_clk_out1 [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins ttl_gate_apd_0/clk240]
  connect_bd_net -net clk_wiz_0_clk_out2 [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins ttl_gate_apd_0/clk80]
  connect_bd_net -net clk_wiz_0_locked [get_bd_ports locked_pll] [get_bd_pins clk_wiz_0/locked]
  connect_bd_net -net ddr4_0_c0_init_calib_complete [get_bd_ports led] [get_bd_pins ddr4/led]
  connect_bd_net -net ddr4_c0_ddr4_ui_clk [get_bd_pins clk_rst/clk_ddr_axi_i] [get_bd_pins ddr4/c0_ddr4_ui_clk]
  connect_bd_net -net ddr4_c0_ddr4_ui_clk_sync_rst [get_bd_pins clk_rst/rst_ddr_axi_i] [get_bd_pins ddr4/c0_ddr4_ui_clk_sync_rst]
  connect_bd_net -net ddr4_fifo_gc_rst_0 [get_bd_ports fifo_gc_out_rst] [get_bd_pins ddr4/fifo_gc_rst_0]
  connect_bd_net -net ddr4_rd_en_fifo_gc_0 [get_bd_ports rd_en_fifo_gc] [get_bd_pins ddr4/rd_en_fifo_gc_0]
  connect_bd_net -net ddr4_rd_gc_valid_0 [get_bd_ports rd_gc_valid] [get_bd_pins ddr4/rd_gc_valid_0]
  connect_bd_net -net ddr4_read_done_0 [get_bd_ports read_done] [get_bd_pins ddr4/read_done_0]
  connect_bd_net -net ddr_data_rst_1 [get_bd_pins clk_rst/ddr_data_rst_o] [get_bd_pins ddr4/ddr_data_rst]
  connect_bd_net -net ddr_data_rstn_1 [get_bd_pins clk_rst/ddr_data_rstn_o] [get_bd_pins ddr4/ddr_data_rstn]
  connect_bd_net -net ext_clk100_n_1 [get_bd_ports ext_clk100_n] [get_bd_pins clk_rst/ext_clk100_n]
  connect_bd_net -net ext_clk100_p_1 [get_bd_ports ext_clk100_p] [get_bd_pins clk_rst/ext_clk100_p]
  connect_bd_net -net ext_clk10_n_1 [get_bd_ports ext_clk10_n] [get_bd_pins clk_rst/ext_clk10_n]
  connect_bd_net -net ext_clk10_p_1 [get_bd_ports ext_clk10_p] [get_bd_pins clk_rst/ext_clk10_p]
  connect_bd_net -net ext_fastdac_refclk_n_1 [get_bd_ports ext_fastdac_refclk_n] [get_bd_pins clk_rst/ext_fastdac_refclk_n]
  connect_bd_net -net ext_fastdac_refclk_p_1 [get_bd_ports ext_fastdac_refclk_p] [get_bd_pins clk_rst/ext_fastdac_refclk_p]
  connect_bd_net -net ext_fastdac_sync_n_0_1 [get_bd_ports ext_fastdac_sync_n] [get_bd_pins clk_rst/ext_fastdac_sync_n]
  connect_bd_net -net ext_fastdac_sync_p_0_1 [get_bd_ports ext_fastdac_sync_p] [get_bd_pins clk_rst/ext_fastdac_sync_p]
  connect_bd_net -net ext_fastdac_sysref_n_1 [get_bd_ports ext_fastdac_sysref_n] [get_bd_pins clk_rst/ext_fastdac_sysref_n]
  connect_bd_net -net ext_fastdac_sysref_p_1 [get_bd_ports ext_fastdac_sysref_p] [get_bd_pins clk_rst/ext_fastdac_sysref_p]
  connect_bd_net -net ext_pps_1 [get_bd_ports ext_pps] [get_bd_pins clk_rst/ext_pps] [get_bd_pins ddr4/ext_pps] [get_bd_pins fastdac/ext_pps] [get_bd_pins tdc/ext_pps] [get_bd_pins ttl_gate_apd_0/pps_i]
  connect_bd_net -net fastdac_gt_powergood [get_bd_pins clk_rst/fastdac_gt_powergood_i] [get_bd_pins fastdac/gt_powergood]
  connect_bd_net -net gc_rst_1 [get_bd_pins clk_rst/gc_rst_o] [get_bd_pins tdc/gc_rst]
  connect_bd_net -net jesd204_phy_0_txn_out [get_bd_ports ext_fastdac_txn_out] [get_bd_pins fastdac/ext_fastdac_txn_out]
  connect_bd_net -net jesd204_phy_0_txp_out [get_bd_ports ext_fastdac_txp_out] [get_bd_pins fastdac/ext_fastdac_txp_out]
  connect_bd_net -net linterrupt_i_0_1 [get_bd_ports linterrupt_i] [get_bd_pins tdc/linterrupt_i_0]
  connect_bd_net -net lrst_i_1 [get_bd_pins clk_rst/lrst_o] [get_bd_pins tdc/lrst_i]
  connect_bd_net -net pcierefclk_0_O [get_bd_pins pcierefclk_0/O] [get_bd_pins xdma_0/sys_clk_gt]
  connect_bd_net -net pcierefclk_0_ODIV2 [get_bd_pins pcierefclk_0/ODIV2] [get_bd_pins xdma_0/sys_clk]
  connect_bd_net -net probe18_1 [get_bd_pins fastdac/dout4_test] [get_bd_pins tdc/probe18]
  connect_bd_net -net probe4_1 [get_bd_pins clk_rst/probe4] [get_bd_pins fastdac/tx_tready_o]
  connect_bd_net -net probe7_1 [get_bd_pins ddr4/rd_en_4] [get_bd_pins fastdac/rd_en_4] [get_bd_pins tdc/rd_en_4]
  connect_bd_net -net rng_data_1 [get_bd_pins ddr4/rng_data] [get_bd_pins fastdac/rng_value]
  connect_bd_net -net sync_ltc_0_sync_ltc [get_bd_ports ext_sync_ltc] [get_bd_pins clk_rst/ext_sync_ltc]
  connect_bd_net -net sys_clk_n_1 [get_bd_ports sys_clk_n] [get_bd_pins pcierefclk_0/IB]
  connect_bd_net -net sys_clk_p_1 [get_bd_ports sys_clk_p] [get_bd_pins pcierefclk_0/I]
  connect_bd_net -net sys_rst_n_0_1 [get_bd_ports sys_rst_n] [get_bd_pins clk_rst/sys_rst_n] [get_bd_pins ddr4/sys_rst_n] [get_bd_pins tdc/sys_rst_n] [get_bd_pins xdma_0/sys_rst_n]
  connect_bd_net -net tdata200_1 [get_bd_pins ddr4/tdata200] [get_bd_pins tdc/tdata200]
  connect_bd_net -net tdata200_mod_1 [get_bd_pins ddr4/tdata200_mod] [get_bd_pins tdc/tdata200_mod]
  connect_bd_net -net tdc_OB_tdc_lclki_n_0 [get_bd_ports ext_tdc_lclki_n] [get_bd_pins tdc/OB_tdc_lclki_n_0]
  connect_bd_net -net tdc_O_lclk [get_bd_pins clk_rst/lclk_i] [get_bd_pins tdc/O_lclk]
  connect_bd_net -net tdc_O_tdc_lclki_p_0 [get_bd_ports ext_tdc_lclki_p] [get_bd_pins tdc/O_tdc_lclki_p_0]
  connect_bd_net -net tdc_gate_pos0 [get_bd_pins ddr4/gate_pos0] [get_bd_pins tdc/gate_pos0]
  connect_bd_net -net tdc_gate_pos1 [get_bd_pins ddr4/gate_pos1] [get_bd_pins tdc/gate_pos1]
  connect_bd_net -net tdc_gate_pos2 [get_bd_pins ddr4/gate_pos2] [get_bd_pins tdc/gate_pos2]
  connect_bd_net -net tdc_gate_pos3 [get_bd_pins ddr4/gate_pos3] [get_bd_pins tdc/gate_pos3]
  connect_bd_net -net tdc_pps_trigger [get_bd_ports pps_trigger] [get_bd_pins tdc/pps_trigger]
  connect_bd_net -net tdc_probe_tdc_refclk [get_bd_ports probe_tdc_refclk] [get_bd_pins clk_rst/probe2] [get_bd_pins tdc/probe_tdc_refclk]
  connect_bd_net -net tdc_probe_tdc_rstidx [get_bd_ports probe_tdc_rstidx] [get_bd_pins clk_rst/probe3] [get_bd_pins tdc/probe_tdc_rstidx]
  connect_bd_net -net tdc_rst_jic_0 [get_bd_ports ext_rst_jic] [get_bd_pins tdc/rst_jic_0]
  connect_bd_net -net tdc_stopa_sim_0 [get_bd_ports ext_stopa_sim] [get_bd_pins tdc/stopa_sim_0]
  connect_bd_net -net ttl_gate_apd_0_pulse_n [get_bd_ports pulse_n] [get_bd_pins ttl_gate_apd_0/pulse_n]
  connect_bd_net -net ttl_gate_apd_0_pulse_p [get_bd_ports pulse_p] [get_bd_pins ttl_gate_apd_0/pulse_p]
  connect_bd_net -net ttl_gate_apd_0_pulse_rep_n [get_bd_ports pulse_rep_n] [get_bd_pins ttl_gate_apd_0/pulse_rep_n]
  connect_bd_net -net ttl_gate_apd_0_pulse_rep_p [get_bd_ports pulse_rep_p] [get_bd_pins ttl_gate_apd_0/pulse_rep_p]
  connect_bd_net -net tvalid200_1 [get_bd_pins ddr4/tvalid200] [get_bd_pins tdc/tvalid200]
  connect_bd_net -net xdma_0_axi_aclk [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins ddr4/aclk] [get_bd_pins fastdac/aclk] [get_bd_pins tdc/m_axi_tclk] [get_bd_pins xdma_0/axi_aclk]
  connect_bd_net -net xdma_0_axi_aresetn [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins ddr4/aresetn] [get_bd_pins fastdac/aresetn] [get_bd_pins tdc/m_axi_trstn] [get_bd_pins xdma_0/axi_aresetn]

  # Create address segments
  assign_bd_address -offset 0x00000000 -range 0x00001000 -target_address_space [get_bd_addr_spaces xdma_0/M_AXI_LITE] [get_bd_addr_segs tdc/tdc_mngt/TDC_REG_MNGT_v1_0_0/s_axil/reg0] -force
  assign_bd_address -offset 0x00020000 -range 0x00010000 -target_address_space [get_bd_addr_spaces xdma_0/M_AXI_LITE] [get_bd_addr_segs spi_dacs_ltc/axi_quad_spi_0/AXI_LITE/Reg] -force
  assign_bd_address -offset 0x00013000 -range 0x00001000 -target_address_space [get_bd_addr_spaces xdma_0/M_AXI_LITE] [get_bd_addr_segs tdc/time_spi/axi_quad_spi_0/AXI_LITE/Reg] -force
  assign_bd_address -offset 0x00012000 -range 0x00001000 -target_address_space [get_bd_addr_spaces xdma_0/M_AXI_LITE] [get_bd_addr_segs clk_rst/clk_rst_mngt/s_axil/reg0] -force
  assign_bd_address -offset 0x00001000 -range 0x00001000 -target_address_space [get_bd_addr_spaces xdma_0/M_AXI_LITE] [get_bd_addr_segs ddr4/ddr_data_reg_mngt_0/s_axil/reg0] -force
  assign_bd_address -offset 0x00010000 -range 0x00001000 -target_address_space [get_bd_addr_spaces xdma_0/M_AXI_LITE] [get_bd_addr_segs fastdac/jesd204b_tx_wrapper_0/s_axil/reg0] -force
  assign_bd_address -offset 0x00030000 -range 0x00008000 -target_address_space [get_bd_addr_spaces xdma_0/M_AXI_LITE] [get_bd_addr_segs fastdac/jesd_transport_0/s_axil/reg0] -force
  assign_bd_address -offset 0x00015000 -range 0x00001000 -target_address_space [get_bd_addr_spaces xdma_0/M_AXI_LITE] [get_bd_addr_segs ttl_gate_apd_0/s_axil/reg0] -force
  assign_bd_address -offset 0x80000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces ddr4/axi_virtual_controll_0/m_axi] [get_bd_addr_segs ddr4/ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK] -force

  # Perform GUI Layout
  regenerate_bd_layout -layout_string {
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.150101",
   "Default View_TopLeft":"-213,520",
   "ExpandedHierarchyInLayout":"/ddr4",
   "PinnedBlocks":"",
   "comment_0":"Enter Comments here",
   "commentid":"comment_0|",
   "font_comment_0":"14",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port pcie_7x_mgt_rtl -pg 1 -lvl 5 -x 5280 -y 1850 -defaultsOSRD
preplace port c0_ddr4 -pg 1 -lvl 5 -x 5280 -y 1320 -defaultsOSRD
preplace port port-id_sys_rst_n -pg 1 -lvl 0 -x -230 -y 2130 -defaultsOSRD
preplace port port-id_sys_clk_n -pg 1 -lvl 0 -x -230 -y 2050 -defaultsOSRD
preplace port port-id_sys_clk_p -pg 1 -lvl 0 -x -230 -y 2070 -defaultsOSRD
preplace port port-id_ext_dac_ltc_mosi -pg 1 -lvl 5 -x 5280 -y 2870 -defaultsOSRD
preplace port port-id_ext_dac_ltc_miso -pg 1 -lvl 5 -x 5280 -y 2890 -defaultsOSRD
preplace port port-id_ext_dac_ltc_sck -pg 1 -lvl 5 -x 5280 -y 2930 -defaultsOSRD
preplace port port-id_ext_tdc_mosi -pg 1 -lvl 5 -x 5280 -y 3270 -defaultsOSRD
preplace port port-id_ext_tdc_miso -pg 1 -lvl 5 -x 5280 -y 3250 -defaultsOSRD
preplace port port-id_ext_tdc_sck -pg 1 -lvl 5 -x 5280 -y 3290 -defaultsOSRD
preplace port port-id_ext_fastdac_refclk_p -pg 1 -lvl 0 -x -230 -y 2620 -defaultsOSRD
preplace port port-id_ext_fastdac_refclk_n -pg 1 -lvl 0 -x -230 -y 2640 -defaultsOSRD
preplace port port-id_ext_fastdac_sysref_p -pg 1 -lvl 0 -x -230 -y 2660 -defaultsOSRD
preplace port port-id_ext_fastdac_sysref_n -pg 1 -lvl 0 -x -230 -y 2500 -defaultsOSRD
preplace port port-id_ext_fastdac_sync_p -pg 1 -lvl 0 -x -230 -y 2460 -defaultsOSRD
preplace port port-id_ext_fastdac_sync_n -pg 1 -lvl 0 -x -230 -y 2480 -defaultsOSRD
preplace port port-id_ext_pps -pg 1 -lvl 0 -x -230 -y 2520 -defaultsOSRD
preplace port port-id_ddr_sys_clk_n -pg 1 -lvl 0 -x -230 -y 1020 -defaultsOSRD
preplace port port-id_ddr_sys_clk_p -pg 1 -lvl 0 -x -230 -y 1040 -defaultsOSRD
preplace port port-id_ext_clk100_p -pg 1 -lvl 0 -x -230 -y 2600 -defaultsOSRD
preplace port port-id_ext_clk10_n -pg 1 -lvl 0 -x -230 -y 2580 -defaultsOSRD
preplace port port-id_ext_clk10_p -pg 1 -lvl 0 -x -230 -y 2560 -defaultsOSRD
preplace port port-id_ext_clk100_n -pg 1 -lvl 0 -x -230 -y 2540 -defaultsOSRD
preplace port port-id_ext_sync_ltc -pg 1 -lvl 5 -x 5280 -y 2430 -defaultsOSRD
preplace port port-id_ext_tdc_frame_A_n -pg 1 -lvl 0 -x -230 -y 3210 -defaultsOSRD
preplace port port-id_ext_tdc_frame_A_p -pg 1 -lvl 0 -x -230 -y 3230 -defaultsOSRD
preplace port port-id_ext_tdc_frame_B_n -pg 1 -lvl 0 -x -230 -y 3250 -defaultsOSRD
preplace port port-id_ext_tdc_frame_B_p -pg 1 -lvl 0 -x -230 -y 3270 -defaultsOSRD
preplace port port-id_ext_tdc_sdi_A_n -pg 1 -lvl 0 -x -230 -y 3290 -defaultsOSRD
preplace port port-id_ext_tdc_sdi_A_p -pg 1 -lvl 0 -x -230 -y 3310 -defaultsOSRD
preplace port port-id_ext_tdc_sdi_B_n -pg 1 -lvl 0 -x -230 -y 3330 -defaultsOSRD
preplace port port-id_ext_tdc_sdi_B_p -pg 1 -lvl 0 -x -230 -y 3350 -defaultsOSRD
preplace port port-id_ext_tdc_refclk_n -pg 1 -lvl 5 -x 5280 -y 3170 -defaultsOSRD
preplace port port-id_ext_tdc_refclk_p -pg 1 -lvl 5 -x 5280 -y 3190 -defaultsOSRD
preplace port port-id_ext_tdc_rstidxp_n -pg 1 -lvl 5 -x 5280 -y 3210 -defaultsOSRD
preplace port port-id_ext_tdc_rstidxp_p -pg 1 -lvl 5 -x 5280 -y 3230 -defaultsOSRD
preplace port port-id_probe_tdc_refclk -pg 1 -lvl 5 -x 5280 -y 3310 -defaultsOSRD
preplace port port-id_probe_tdc_rstidx -pg 1 -lvl 5 -x 5280 -y 3330 -defaultsOSRD
preplace port port-id_pps_trigger -pg 1 -lvl 5 -x 5280 -y 3350 -defaultsOSRD
preplace port port-id_linterrupt_i -pg 1 -lvl 0 -x -230 -y 3430 -defaultsOSRD
preplace port port-id_ext_rst_jic -pg 1 -lvl 5 -x 5280 -y 3390 -defaultsOSRD
preplace port port-id_ext_stopa_sim -pg 1 -lvl 5 -x 5280 -y 3410 -defaultsOSRD
preplace port port-id_ext_tdc_lclki_n -pg 1 -lvl 5 -x 5280 -y 3430 -defaultsOSRD
preplace port port-id_ext_tdc_lclki_p -pg 1 -lvl 5 -x 5280 -y 3450 -defaultsOSRD
preplace port port-id_ext_tdc_lclko_n -pg 1 -lvl 0 -x -230 -y 3490 -defaultsOSRD
preplace port port-id_ext_tdc_lclko_p -pg 1 -lvl 0 -x -230 -y 3510 -defaultsOSRD
preplace port port-id_locked_pll -pg 1 -lvl 5 -x 5280 -y 3940 -defaultsOSRD
preplace port port-id_read_done -pg 1 -lvl 5 -x 5280 -y 1480 -defaultsOSRD
preplace port port-id_rd_en_fifo_gc -pg 1 -lvl 5 -x 5280 -y 1500 -defaultsOSRD
preplace port port-id_fifo_gc_out_rst -pg 1 -lvl 5 -x 5280 -y 1520 -defaultsOSRD
preplace port port-id_rd_gc_valid -pg 1 -lvl 5 -x 5280 -y 1540 -defaultsOSRD
preplace port port-id_ext_clk200_o -pg 1 -lvl 5 -x 5280 -y 2750 -defaultsOSRD
preplace portBus ext_dac_ltc_ss -pg 1 -lvl 5 -x 5280 -y 2910 -defaultsOSRD
preplace portBus ext_fastdac_txp_out -pg 1 -lvl 5 -x 5280 -y 1980 -defaultsOSRD
preplace portBus ext_fastdac_txn_out -pg 1 -lvl 5 -x 5280 -y 2000 -defaultsOSRD
preplace portBus led -pg 1 -lvl 5 -x 5280 -y 1380 -defaultsOSRD
preplace portBus pulse_n -pg 1 -lvl 5 -x 5280 -y 3810 -defaultsOSRD
preplace portBus pulse_p -pg 1 -lvl 5 -x 5280 -y 3790 -defaultsOSRD
preplace portBus pulse_rep_n -pg 1 -lvl 5 -x 5280 -y 3850 -defaultsOSRD
preplace portBus pulse_rep_p -pg 1 -lvl 5 -x 5280 -y 3830 -defaultsOSRD
preplace portBus ext_tdc_ss -pg 1 -lvl 5 -x 5280 -y 3370 -defaultsOSRD
preplace inst xdma_0 -pg 1 -lvl 2 -x 570 -y 2010 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 3 -x 1030 -y 2240 -defaultsOSRD
preplace inst spi_dacs_ltc -pg 1 -lvl 4 -x 2040 -y 4284 -defaultsOSRD
preplace inst pcierefclk_0 -pg 1 -lvl 1 -x 80 -y 2060 -defaultsOSRD
preplace inst fastdac -pg 1 -lvl 4 -x 2040 -y 3414 -defaultsOSRD
preplace inst clk_rst -pg 1 -lvl 4 -x 2040 -y 3904 -defaultsOSRD
preplace inst ddr4 -pg 1 -lvl 4 -x 2040 -y 272 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 3 -x 1030 -y 3840 -defaultsOSRD
preplace inst tdc -pg 1 -lvl 4 -x 2040 -y 4754 -defaultsOSRD
preplace inst ttl_gate_apd_0 -pg 1 -lvl 4 -x 2040 -y 5162 -defaultsOSRD
preplace inst ddr4|util_vector_logic_0 -pg 1 -lvl 3 -x 3610 -y 1482 -defaultsOSRD
preplace inst ddr4|ddr4_0 -pg 1 -lvl 4 -x 4350 -y 1682 -defaultsOSRD
preplace inst ddr4|xlconstant_0 -pg 1 -lvl 1 -x 2310 -y 952 -defaultsOSRD
preplace inst ddr4|axi_interconnect_0 -pg 1 -lvl 3 -x 3610 -y 1292 -defaultsOSRD
preplace inst ddr4|fifo_gc_out -pg 1 -lvl 4 -x 4350 -y 1442 -defaultsOSRD
preplace inst ddr4|fifo_alpha_out -pg 1 -lvl 4 -x 4350 -y 1242 -defaultsOSRD
preplace inst ddr4|axi_virtual_controll_0 -pg 1 -lvl 2 -x 2890 -y 922 -defaultsOSRD
preplace inst ddr4|system_ila_ddr -pg 1 -lvl 4 -x 4350 -y 782 -defaultsOSRD
preplace inst ddr4|ddr_data_reg_mngt_0 -pg 1 -lvl 2 -x 2890 -y 512 -defaultsOSRD
preplace inst ddr4|mon_ddr_fifos_0 -pg 1 -lvl 1 -x 2310 -y 692 -defaultsOSRD
preplace inst ddr4|ddr_data_0 -pg 1 -lvl 3 -x 3610 -y 392 -defaultsOSRD
preplace netloc IB_frameA_n_0_1 1 0 4 NJ 3210 NJ 3210 NJ 3210 1300J
preplace netloc IB_frameB_n_0_1 1 0 4 NJ 3250 NJ 3250 NJ 3250 1280J
preplace netloc IB_lclk_n_0_1 1 0 4 NJ 3490 NJ 3490 NJ 3490 1210J
preplace netloc IB_sdiA_n_0_1 1 0 4 NJ 3290 NJ 3290 NJ 3290 1260J
preplace netloc IB_sdiB_n_0_1 1 0 4 NJ 3330 NJ 3330 NJ 3330 1240J
preplace netloc I_frameA_p_0_1 1 0 4 NJ 3230 NJ 3230 NJ 3230 1290J
preplace netloc I_frameB_p_0_1 1 0 4 NJ 3270 NJ 3270 NJ 3270 1270J
preplace netloc I_lclk_p_0_1 1 0 4 NJ 3510 NJ 3510 NJ 3510 1200J
preplace netloc I_sdiA_p_0_1 1 0 4 NJ 3310 NJ 3310 NJ 3310 1250J
preplace netloc I_sdiB_p_0_1 1 0 4 NJ 3350 NJ 3350 NJ 3350 1230J
preplace netloc M00_ACLK_1 1 2 3 780 2530 1320 2530 4840
preplace netloc M00_ARESETN_1 1 2 3 790 2500 1390 3614 4810
preplace netloc Net 1 4 1 5030J 2870n
preplace netloc Net1 1 4 1 5040J 2890n
preplace netloc Net2 1 4 1 5050J 2910n
preplace netloc Net3 1 4 1 5060J 2930n
preplace netloc Net4 1 4 1 5130J 3270n
preplace netloc Net5 1 4 1 5120J 3250n
preplace netloc Net6 1 4 1 5180J 3370n
preplace netloc Net7 1 4 1 5140J 3290n
preplace netloc OLVDS_TDC_0_OB_tdc_refclck_n 1 4 1 5070J 3170n
preplace netloc OLVDS_TDC_0_OB_tdc_rstidxp_n 1 4 1 5100J 3210n
preplace netloc OLVDS_TDC_0_O_tdc_refclk_p 1 4 1 5080J 3190n
preplace netloc OLVDS_TDC_0_O_tdc_rstidxp_p 1 4 1 5110J 3230n
preplace netloc clk10_i_1 1 2 3 790 4546 1500 4154 4820
preplace netloc clk_in1_n_0_1 1 0 4 NJ 1020 NJ 1020 790J 1802 1330J
preplace netloc clk_in1_p_0_1 1 0 4 NJ 1040 NJ 1040 780J 1812 1340J
preplace netloc clk_rst_clk3125 1 3 2 1680 3234 4830
preplace netloc clk_rst_mngt_0_qpll0_refclk_o 1 3 2 1670 3600 4800
preplace netloc clk_rst_mngt_0_tx_core_clk_o 1 3 2 1570 2750 4990
preplace netloc clk_rst_mngt_0_tx_sync_o 1 3 2 1670 3214 4850
preplace netloc clk_rst_rstn_ddr_axi_o 1 3 2 1570 -38 4960
preplace netloc clk_rst_tdc_rst_o 1 3 2 1650 5282 4840
preplace netloc clk_rst_ttl_rst 1 3 2 1680 5292 4830
preplace netloc clk_rst_tx_core_reset_o 1 3 2 1660 3204 4860
preplace netloc clk_wiz_0_clk_out1 1 3 1 1190 3820n
preplace netloc clk_wiz_0_clk_out2 1 3 1 1180 3840n
preplace netloc clk_wiz_0_locked 1 3 2 1370J 3644 5090J
preplace netloc ddr4_0_c0_init_calib_complete 1 4 1 5170J 1380n
preplace netloc ddr4_c0_ddr4_ui_clk 1 3 2 1640 1902 4810
preplace netloc ddr4_c0_ddr4_ui_clk_sync_rst 1 3 2 1600 1892 4800
preplace netloc ddr4_fifo_gc_rst_0 1 4 1 5020J 1520n
preplace netloc ddr4_rd_en_fifo_gc_0 1 4 1 5010J 1500n
preplace netloc ddr4_rd_gc_valid_0 1 4 1 5170J 1540n
preplace netloc ddr4_read_done_0 1 4 1 5000J 1480n
preplace netloc ddr_data_rst_1 1 3 2 1600 -28 4950
preplace netloc ddr_data_rstn_1 1 3 2 1610 -18 4940
preplace netloc ext_clk100_n_1 1 0 4 NJ 2540 NJ 2540 NJ 2540 1470J
preplace netloc ext_clk100_p_1 1 0 4 NJ 2600 NJ 2600 NJ 2600 1380J
preplace netloc ext_clk10_n_1 1 0 4 NJ 2580 NJ 2580 NJ 2580 1420J
preplace netloc ext_clk10_p_1 1 0 4 NJ 2560 NJ 2560 NJ 2560 1430J
preplace netloc ext_fastdac_refclk_n_1 1 0 4 NJ 2640 NJ 2640 NJ 2640 1340J
preplace netloc ext_fastdac_refclk_p_1 1 0 4 NJ 2620 NJ 2620 NJ 2620 1360J
preplace netloc ext_fastdac_sync_n_0_1 1 0 4 NJ 2480 180J 2500 760J 2550 1490J
preplace netloc ext_fastdac_sync_p_0_1 1 0 4 NJ 2460 190J 2490 750J 2590 1440J
preplace netloc ext_fastdac_sysref_n_1 1 0 4 NJ 2500 170J 2510 740J 2570 1450J
preplace netloc ext_fastdac_sysref_p_1 1 0 4 NJ 2660 NJ 2660 NJ 2660 1330J
preplace netloc ext_pps_1 1 0 4 NJ 2520 NJ 2520 NJ 2520 1350
preplace netloc fastdac_gt_powergood 1 3 2 1660 3590 4810
preplace netloc gc_rst_1 1 3 2 1670 4164 4810
preplace netloc jesd204_phy_0_txn_out 1 4 1 5010J 2000n
preplace netloc jesd204_phy_0_txp_out 1 4 1 5000J 1980n
preplace netloc linterrupt_i_0_1 1 0 4 NJ 3430 NJ 3430 NJ 3430 1220J
preplace netloc lrst_i_1 1 3 2 1660 4174 4800
preplace netloc pcierefclk_0_O 1 1 1 N 2050
preplace netloc pcierefclk_0_ODIV2 1 1 1 190 2030n
preplace netloc probe18_1 1 3 2 1580 3224 4800
preplace netloc probe4_1 1 3 2 1590 3194 4840
preplace netloc probe7_1 1 3 2 1560 3184 4820
preplace netloc rng_data_1 1 3 2 1640 1862 4870
preplace netloc sync_ltc_0_sync_ltc 1 4 1 5020J 2430n
preplace netloc sys_clk_n_1 1 0 1 NJ 2050
preplace netloc sys_clk_p_1 1 0 1 NJ 2070
preplace netloc sys_rst_n_0_1 1 0 4 NJ 2130 200 2480 770J 2510 1410
preplace netloc tdata200_1 1 3 2 1650 1912 4900
preplace netloc tdata200_mod_1 1 3 2 1680 1872 4930
preplace netloc tdc_OB_tdc_lclki_n_0 1 4 1 5210J 3430n
preplace netloc tdc_O_lclk 1 3 2 1680 4184 4800
preplace netloc tdc_O_tdc_lclki_p_0 1 4 1 5220J 3450n
preplace netloc tdc_gate_pos0 1 3 2 1660 1922 4920
preplace netloc tdc_gate_pos1 1 3 2 1670 1932 4910
preplace netloc tdc_gate_pos2 1 3 2 1620 -8 4980
preplace netloc tdc_gate_pos3 1 3 2 1630 2 4970
preplace netloc tdc_pps_trigger 1 4 1 5170J 3350n
preplace netloc tdc_probe_tdc_refclk 1 3 2 1670 3624 5150
preplace netloc tdc_probe_tdc_rstidx 1 3 2 1680 3634 5160
preplace netloc tdc_rst_jic_0 1 4 1 5190J 3390n
preplace netloc tdc_stopa_sim_0 1 4 1 5200J 3410n
preplace netloc ttl_gate_apd_0_pulse_n 1 4 1 5240J 3810n
preplace netloc ttl_gate_apd_0_pulse_p 1 4 1 5230J 3790n
preplace netloc ttl_gate_apd_0_pulse_rep_n 1 4 1 5260J 3850n
preplace netloc ttl_gate_apd_0_pulse_rep_p 1 4 1 5250J 3830n
preplace netloc tvalid200_1 1 3 2 1610 1942 4880
preplace netloc xdma_0_axi_aclk 1 2 2 750 1970 1510
preplace netloc xdma_0_axi_aresetn 1 2 2 740 1980 1520
preplace netloc axi_interconnect_0_M00_AXI 1 3 1 1480 2170n
preplace netloc axi_interconnect_0_M01_AXI 1 3 1 1460 2190n
preplace netloc axi_interconnect_0_M02_AXI 1 3 1 1540 2210n
preplace netloc axi_interconnect_0_M03_AXI 1 3 1 1530 2230n
preplace netloc axi_interconnect_0_M04_AXI 1 3 1 1310 2250n
preplace netloc axi_interconnect_0_M05_AXI 1 3 1 1400 2270n
preplace netloc axi_interconnect_0_M06_AXI 1 3 1 1500 2290n
preplace netloc axi_interconnect_0_M07_AXI 1 3 1 1320 172n
preplace netloc ddr4_0_C0_DDR4 1 4 1 5000J 1320n
preplace netloc ddr4_M_AXIS 1 1 4 200 1830 760J 1832 NJ 1832 4830
preplace netloc ddr4_M_AXIS1 1 1 4 190 1840 750J 1842 NJ 1842 4820
preplace netloc tdc_M_AXIS1 1 1 4 180 1820 770J 1822 1550J 1882 4890
preplace netloc xdma_0_M_AXIS_H2C_0 1 2 2 740J 1792 1310
preplace netloc xdma_0_M_AXIS_H2C_1 1 2 2 NJ 1940 1550
preplace netloc xdma_0_M_AXI_LITE 1 2 1 760 1900n
preplace netloc xdma_0_pcie_mgt 1 2 3 780J 1860 1330J 1852 5170J
preplace netloc ddr4|aclk_1 1 0 4 1990 482 2560J 672 3380 1162 3860
preplace netloc ddr4|aresetn_1 1 0 3 1960 492 2550J 662 N
preplace netloc ddr4|axi_vfifo_ctrl_0_vfifo_mm2s_channel_empty 1 0 4 2060 502 2520J 682 3160 812 NJ
preplace netloc ddr4|axi_vfifo_ctrl_0_vfifo_s2mm_channel_full 1 0 4 2080 512 2500J 692 3150 822 3980J
preplace netloc ddr4|axi_virtual_controll_0_counter_read 1 2 2 3340 892 4040J
preplace netloc ddr4|axi_virtual_controll_0_counter_write 1 2 2 3370 902 4050J
preplace netloc ddr4|axi_virtual_controll_0_delta_count 1 2 2 3360 872 NJ
preplace netloc ddr4|axi_virtual_controll_0_vfifo_idle 1 0 3 2070 212 NJ 212 3140
preplace netloc ddr4|c0_ddr4_aresetn_1 1 0 4 1940J 262 NJ 262 3180 1172 3850J
preplace netloc ddr4|clk200_i_1 1 0 4 1980 352 2570 352 3290 842 4070
preplace netloc ddr4|ddr4_0_addn_ui_clkout1 1 1 4 2620 1542 NJ 1542 NJ 1542 4610
preplace netloc ddr4|ddr4_0_addn_ui_clkout2 1 4 1 4640 1542n
preplace netloc ddr4|ddr4_0_c0_ddr4_ui_clk 1 2 3 3370 1552 NJ 1552 4590
preplace netloc ddr4|ddr4_0_c0_ddr4_ui_clk_sync_rst 1 4 1 4630 1522n
preplace netloc ddr4|ddr4_0_c0_init_calib_complete 1 4 1 4570 1462n
preplace netloc ddr4|ddr_data_0_alpha_cycle_counter 1 3 1 4000 442n
preplace netloc ddr4|ddr_data_0_alpha_pack_done 1 3 1 4090 422n
preplace netloc ddr4|ddr_data_0_alpha_q 1 3 1 4100 262n
preplace netloc ddr4|ddr_data_0_command_gc_enable_r 1 3 1 3890 662n
preplace netloc ddr4|ddr_data_0_current_dq_gc 1 1 3 2630 742 3200J 832 3850
preplace netloc ddr4|ddr_data_0_current_dq_gc_valid 1 1 3 2640 772 3190J 802 4110
preplace netloc ddr4|ddr_data_0_cycle_counter 1 3 1 4050 542n
preplace netloc ddr4|ddr_data_0_dq_gc 1 3 1 3910 642n
preplace netloc ddr4|ddr_data_0_dq_gc_start_r_debug 1 3 1 3990 502n
preplace netloc ddr4|ddr_data_0_fifo_alpha_rst 1 3 1 4010 242n
preplace netloc ddr4|ddr_data_0_fifo_gc_empty 1 0 4 2070 882 2590J 752 NJ 752 3870
preplace netloc ddr4|ddr_data_0_fifo_gc_full 1 0 4 2060 872 2600J 762 NJ 762 3880
preplace netloc ddr4|ddr_data_0_fifo_gc_rst 1 3 2 3950 1532 4560J
preplace netloc ddr4|ddr_data_0_gc_time_valid_div 1 3 1 3940 602n
preplace netloc ddr4|ddr_data_0_gc_time_valid_mod 1 3 1 3920 622n
preplace netloc ddr4|ddr_data_0_pack_done 1 3 1 4040 562n
preplace netloc ddr4|ddr_data_0_rd_en_fifo_gc 1 3 2 N 362 4620J
preplace netloc ddr4|ddr_data_0_rd_gc_valid 1 3 2 4140 372 4580J
preplace netloc ddr4|ddr_data_0_read_count 1 3 1 4130 282n
preplace netloc ddr4|ddr_data_0_read_done 1 3 2 4160 382 4600J
preplace netloc ddr4|ddr_data_0_start_save_alpha 1 3 1 4030 462n
preplace netloc ddr4|ddr_data_0_state_alpha 1 3 1 4120 302n
preplace netloc ddr4|ddr_data_0_tdata_gc 1 3 1 4080 322n
preplace netloc ddr4|ddr_data_reg_mngt_0_command_alpha_enable_o 1 2 1 N 462
preplace netloc ddr4|ddr_data_reg_mngt_0_command_enable_o 1 2 1 N 442
preplace netloc ddr4|ddr_data_reg_mngt_0_command_gc_enable_o 1 2 1 N 482
preplace netloc ddr4|ddr_data_reg_mngt_0_command_gc_o 1 2 1 3230 422n
preplace netloc ddr4|ddr_data_reg_mngt_0_command_o 1 2 1 3200 402n
preplace netloc ddr4|ddr_data_reg_mngt_0_dq_gc_start_o 1 2 1 3270 522n
preplace netloc ddr4|ddr_data_reg_mngt_0_reg_enable_o 1 2 1 3240 502n
preplace netloc ddr4|ddr_data_reg_mngt_0_start_write_ddr_o 1 2 2 3210 742 3960
preplace netloc ddr4|ddr_data_reg_mngt_0_threshold_full_o 1 2 1 3280 562n
preplace netloc ddr4|ddr_data_reg_mngt_0_threshold_o 1 2 1 3260 542n
preplace netloc ddr4|ddr_data_rstn_1 1 0 4 2010 412 2580 322 3330 1112 NJ
preplace netloc ddr4|ddr_sys_clk_n_1 1 0 4 2000J 242 NJ 242 3300J 852 3880
preplace netloc ddr4|ddr_sys_clk_p_1 1 0 4 NJ 252 NJ 252 3250J 882 3870
preplace netloc ddr4|ext_pps_1 1 0 3 1930J 192 NJ 192 3150
preplace netloc ddr4|fifo_alpha_out_axis_prog_empty 1 0 5 2080 892 2610J 792 NJ 792 3930J 392 4540
preplace netloc ddr4|fifo_alpha_out_axis_prog_full 1 0 5 2030 1102 NJ 1102 NJ 1102 3910J 1332 4530
preplace netloc ddr4|fifo_gc_out_axis_prog_empty 1 0 5 1990 1142 NJ 1142 NJ 1142 3900J 1342 4540
preplace netloc ddr4|fifo_gc_out_axis_prog_full 1 0 5 1940 1152 NJ 1152 NJ 1152 3890J 1352 4530
preplace netloc ddr4|gate_pos0_1 1 0 3 2030J 292 NJ 292 3360
preplace netloc ddr4|gate_pos1_1 1 0 3 2040J 302 NJ 302 3350
preplace netloc ddr4|gate_pos2_1 1 0 3 2050J 332 NJ 332 3320
preplace netloc ddr4|gate_pos3_1 1 0 3 1940J 362 NJ 362 N
preplace netloc ddr4|mon_ddr_fifos_0_status_200_o 1 1 1 2530 502n
preplace netloc ddr4|mon_ddr_fifos_0_status_200_valid_o 1 1 1 2510 522n
preplace netloc ddr4|mon_ddr_fifos_0_status_250_o 1 1 1 2540 542n
preplace netloc ddr4|mon_ddr_fifos_0_status_250_valid_o 1 1 1 2600 562n
preplace netloc ddr4|rd_en_4_1 1 0 3 1970J 222 NJ 222 3150
preplace netloc ddr4|rng_data_1 1 0 4 2020J 312 NJ 312 3370 772 NJ
preplace netloc ddr4|s_axil_aresetn_1 1 0 2 NJ 392 2610
preplace netloc ddr4|sys_rst_n_1 1 0 3 2050J 232 NJ 232 3220J
preplace netloc ddr4|tdata200_1 1 0 3 1950J 272 NJ 272 3210
preplace netloc ddr4|tdata200_mod_1 1 0 3 2000J 282 NJ 282 N
preplace netloc ddr4|tvalid200_1 1 0 4 NJ 472 2500J 342 3310 1052 NJ
preplace netloc ddr4|util_vector_logic_0_Res 1 3 1 3830 1482n
preplace netloc ddr4|xlconstant_0_dout 1 1 1 NJ 952
preplace netloc ddr4|Conn1 1 0 2 2050J 202 2630
preplace netloc ddr4|Conn2 1 4 1 N 1422
preplace netloc ddr4|Conn3 1 4 1 4590 1222n
preplace netloc ddr4|axi_vfifo_ctrl_0_M_AXI 1 3 1 3840 1292n
preplace netloc ddr4|axi_vfifo_ctrl_0_M_AXI1 1 2 2 3350 862 3970J
preplace netloc ddr4|axi_vfifo_ctrl_0_M_AXIS 1 2 2 3170 42 4150J
preplace netloc ddr4|ddr4_0_C0_DDR4 1 4 1 4550 1402n
preplace netloc ddr4|ddr_data_0_m_axis 1 1 3 2640 782 NJ 782 3900
preplace netloc ddr4|ddr_data_0_m_axis_alpha 1 3 1 4060 142n
preplace netloc ddr4|ddr_data_0_m_axis_gc 1 3 1 4020 162n
preplace netloc ddr4|s_axis_gc_1 1 0 3 1920J 182 NJ 182 3140
preplace cgraphic comment_0 place top -5 2 textcolor 4 linecolor 3
levelinfo -pg 1 -230 80 570 1030 2040 5280
levelinfo -hier ddr4 * 2310 2890 3610 4350 *
pagesize -pg 1 -db -bbox -sgen -430 -90 5510 5700
pagesize -hier ddr4 -db -bbox -sgen 1890 32 4670 1812
",
   "linktoobj_comment_0":"",
   "linktotype_comment_0":"bd_design"
}

  # Restore current instance
  current_bd_instance $oldCurInst

  validate_bd_design
  save_bd_design
  close_bd_design $design_name 
}
# End of cr_bd_Bob_top()
cr_bd_Bob_top ""
set_property REGISTERED_WITH_MANAGER "1" [get_files Bob_top.bd ] 
set_property SYNTH_CHECKPOINT_MODE "Hierarchical" [get_files Bob_top.bd ] 

#call make_wrapper to create wrapper files
if { [get_property IS_LOCKED [ get_files -norecurse Bob_top.bd] ] == 1  } {
  import_files -fileset sources_1 [file normalize "${origin_dir}/Bob.gen/sources_1/bd/Bob_top/hdl/Bob_top_wrapper.v" ]
} else {
  set wrapper_path [make_wrapper -fileset sources_1 -files [ get_files -norecurse Bob_top.bd] -top]
  add_files -norecurse -fileset sources_1 $wrapper_path
}


set idrFlowPropertiesConstraints ""
catch {
 set idrFlowPropertiesConstraints [get_param runs.disableIDRFlowPropertyConstraints]
 set_param runs.disableIDRFlowPropertyConstraints 1
}

# Create 'synth_1' run (if not found)
if {[string equal [get_runs -quiet synth_1] ""]} {
    create_run -name synth_1 -part xcau25p-ffvb676-2-e -flow {Vivado Synthesis 2022} -strategy "Vivado Synthesis Defaults" -report_strategy {No Reports} -constrset constrs_1
} else {
  set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
  set_property flow "Vivado Synthesis 2022" [get_runs synth_1]
}
set obj [get_runs synth_1]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Synthesis Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'synth_1_synth_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0] "" ] } {
  create_report_config -report_name synth_1_synth_report_utilization_0 -report_type report_utilization:1.0 -steps synth_design -runs synth_1
}
set obj [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0]
if { $obj != "" } {

}
set obj [get_runs synth_1]
set_property -name "needs_refresh" -value "1" -objects $obj
set_property -name "auto_incremental_checkpoint" -value "1" -objects $obj
set_property -name "strategy" -value "Vivado Synthesis Defaults" -objects $obj

# Create 'synth_main' run (if not found)
if {[string equal [get_runs -quiet synth_main] ""]} {
    create_run -name synth_main -part xcau25p-ffvb676-2-e -flow {Vivado Synthesis 2022} -strategy "Vivado Synthesis Defaults" -report_strategy {No Reports} -constrset constrs_1
} else {
  set_property strategy "Vivado Synthesis Defaults" [get_runs synth_main]
  set_property flow "Vivado Synthesis 2022" [get_runs synth_main]
}
set obj [get_runs synth_main]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Synthesis Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'synth_main_synth_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs synth_main] synth_main_synth_report_utilization_0] "" ] } {
  create_report_config -report_name synth_main_synth_report_utilization_0 -report_type report_utilization:1.0 -steps synth_design -runs synth_main
}
set obj [get_report_configs -of_objects [get_runs synth_main] synth_main_synth_report_utilization_0]
if { $obj != "" } {

}
set obj [get_runs synth_main]
set_property -name "needs_refresh" -value "1" -objects $obj
set_property -name "auto_incremental_checkpoint" -value "1" -objects $obj
set_property -name "strategy" -value "Vivado Synthesis Defaults" -objects $obj

# Create 'synth_ddr' run (if not found)
if {[string equal [get_runs -quiet synth_ddr] ""]} {
    create_run -name synth_ddr -part xcau25p-ffvb676-2-e -flow {Vivado Synthesis 2022} -strategy "Vivado Synthesis Defaults" -report_strategy {No Reports} -constrset constrs_1
} else {
  set_property strategy "Vivado Synthesis Defaults" [get_runs synth_ddr]
  set_property flow "Vivado Synthesis 2022" [get_runs synth_ddr]
}
set obj [get_runs synth_ddr]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Synthesis Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'synth_ddr_synth_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs synth_ddr] synth_ddr_synth_report_utilization_0] "" ] } {
  create_report_config -report_name synth_ddr_synth_report_utilization_0 -report_type report_utilization:1.0 -steps synth_design -runs synth_ddr
}
set obj [get_report_configs -of_objects [get_runs synth_ddr] synth_ddr_synth_report_utilization_0]
if { $obj != "" } {

}
set obj [get_runs synth_ddr]
set_property -name "needs_refresh" -value "1" -objects $obj
set_property -name "auto_incremental_checkpoint" -value "1" -objects $obj
set_property -name "strategy" -value "Vivado Synthesis Defaults" -objects $obj

# set the current synth run
current_run -synthesis [get_runs synth_main]

# Create 'impl_1' run (if not found)
if {[string equal [get_runs -quiet impl_1] ""]} {
    create_run -name impl_1 -part xcau25p-ffvb676-2-e -flow {Vivado Implementation 2022} -strategy "Vivado Implementation Defaults" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_1
} else {
  set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
  set_property flow "Vivado Implementation 2022" [get_runs impl_1]
}
set obj [get_runs impl_1]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Implementation Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'impl_1_init_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_init_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps init_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_opt_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0] "" ] } {
  create_report_config -report_name impl_1_opt_report_drc_0 -report_type report_drc:1.0 -steps opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0]
if { $obj != "" } {

}
# Create 'impl_1_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps power_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_place_report_io_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0] "" ] } {
  create_report_config -report_name impl_1_place_report_io_0 -report_type report_io:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0]
if { $obj != "" } {

}
# Create 'impl_1_place_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0] "" ] } {
  create_report_config -report_name impl_1_place_report_utilization_0 -report_type report_utilization:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0]
if { $obj != "" } {

}
# Create 'impl_1_place_report_control_sets_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0] "" ] } {
  create_report_config -report_name impl_1_place_report_control_sets_0 -report_type report_control_sets:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0]
if { $obj != "" } {
set_property -name "options.verbose" -value "1" -objects $obj

}
# Create 'impl_1_place_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_1_place_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj

}
# Create 'impl_1_place_report_incremental_reuse_1' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1] "" ] } {
  create_report_config -report_name impl_1_place_report_incremental_reuse_1 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj

}
# Create 'impl_1_place_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_place_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_post_place_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_post_place_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_place_power_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_route_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0] "" ] } {
  create_report_config -report_name impl_1_route_report_drc_0 -report_type report_drc:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_methodology_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0] "" ] } {
  create_report_config -report_name impl_1_route_report_methodology_0 -report_type report_methodology:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_power_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0] "" ] } {
  create_report_config -report_name impl_1_route_report_power_0 -report_type report_power:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_route_status_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0] "" ] } {
  create_report_config -report_name impl_1_route_report_route_status_0 -report_type report_route_status:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_route_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0]
if { $obj != "" } {
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_route_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_1_route_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_clock_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0] "" ] } {
  create_report_config -report_name impl_1_route_report_clock_utilization_0 -report_type report_clock_utilization:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_1_route_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0]
if { $obj != "" } {
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
# Create 'impl_1_post_route_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_post_route_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_route_phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
# Create 'impl_1_post_route_phys_opt_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_1_post_route_phys_opt_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps post_route_phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0]
if { $obj != "" } {
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
set obj [get_runs impl_1]
set_property -name "needs_refresh" -value "1" -objects $obj
set_property -name "strategy" -value "Vivado Implementation Defaults" -objects $obj
set_property -name "steps.write_bitstream.args.readback_file" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.verbose" -value "0" -objects $obj

# Create 'impl_main' run (if not found)
if {[string equal [get_runs -quiet impl_main] ""]} {
    create_run -name impl_main -part xcau25p-ffvb676-2-e -flow {Vivado Implementation 2022} -strategy "Vivado Implementation Defaults" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_main
} else {
  set_property strategy "Vivado Implementation Defaults" [get_runs impl_main]
  set_property flow "Vivado Implementation 2022" [get_runs impl_main]
}
set obj [get_runs impl_main]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Implementation Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'impl_main_init_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_main] impl_main_init_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_main_init_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps init_design -runs impl_main
}
set obj [get_report_configs -of_objects [get_runs impl_main] impl_main_init_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_main_opt_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_main] impl_main_opt_report_drc_0] "" ] } {
  create_report_config -report_name impl_main_opt_report_drc_0 -report_type report_drc:1.0 -steps opt_design -runs impl_main
}
set obj [get_report_configs -of_objects [get_runs impl_main] impl_main_opt_report_drc_0]
if { $obj != "" } {

}
# Create 'impl_main_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_main] impl_main_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_main_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps opt_design -runs impl_main
}
set obj [get_report_configs -of_objects [get_runs impl_main] impl_main_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_main_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_main] impl_main_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_main_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps power_opt_design -runs impl_main
}
set obj [get_report_configs -of_objects [get_runs impl_main] impl_main_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_main_place_report_io_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_main] impl_main_place_report_io_0] "" ] } {
  create_report_config -report_name impl_main_place_report_io_0 -report_type report_io:1.0 -steps place_design -runs impl_main
}
set obj [get_report_configs -of_objects [get_runs impl_main] impl_main_place_report_io_0]
if { $obj != "" } {

}
# Create 'impl_main_place_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_main] impl_main_place_report_utilization_0] "" ] } {
  create_report_config -report_name impl_main_place_report_utilization_0 -report_type report_utilization:1.0 -steps place_design -runs impl_main
}
set obj [get_report_configs -of_objects [get_runs impl_main] impl_main_place_report_utilization_0]
if { $obj != "" } {

}
# Create 'impl_main_place_report_control_sets_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_main] impl_main_place_report_control_sets_0] "" ] } {
  create_report_config -report_name impl_main_place_report_control_sets_0 -report_type report_control_sets:1.0 -steps place_design -runs impl_main
}
set obj [get_report_configs -of_objects [get_runs impl_main] impl_main_place_report_control_sets_0]
if { $obj != "" } {
set_property -name "options.verbose" -value "1" -objects $obj

}
# Create 'impl_main_place_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_main] impl_main_place_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_main_place_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_main
}
set obj [get_report_configs -of_objects [get_runs impl_main] impl_main_place_report_incremental_reuse_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj

}
# Create 'impl_main_place_report_incremental_reuse_1' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_main] impl_main_place_report_incremental_reuse_1] "" ] } {
  create_report_config -report_name impl_main_place_report_incremental_reuse_1 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_main
}
set obj [get_report_configs -of_objects [get_runs impl_main] impl_main_place_report_incremental_reuse_1]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj

}
# Create 'impl_main_place_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_main] impl_main_place_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_main_place_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps place_design -runs impl_main
}
set obj [get_report_configs -of_objects [get_runs impl_main] impl_main_place_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_main_post_place_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_main] impl_main_post_place_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_main_post_place_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_place_power_opt_design -runs impl_main
}
set obj [get_report_configs -of_objects [get_runs impl_main] impl_main_post_place_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_main_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_main] impl_main_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_main_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps phys_opt_design -runs impl_main
}
set obj [get_report_configs -of_objects [get_runs impl_main] impl_main_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_main_route_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_main] impl_main_route_report_drc_0] "" ] } {
  create_report_config -report_name impl_main_route_report_drc_0 -report_type report_drc:1.0 -steps route_design -runs impl_main
}
set obj [get_report_configs -of_objects [get_runs impl_main] impl_main_route_report_drc_0]
if { $obj != "" } {

}
# Create 'impl_main_route_report_methodology_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_main] impl_main_route_report_methodology_0] "" ] } {
  create_report_config -report_name impl_main_route_report_methodology_0 -report_type report_methodology:1.0 -steps route_design -runs impl_main
}
set obj [get_report_configs -of_objects [get_runs impl_main] impl_main_route_report_methodology_0]
if { $obj != "" } {

}
# Create 'impl_main_route_report_power_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_main] impl_main_route_report_power_0] "" ] } {
  create_report_config -report_name impl_main_route_report_power_0 -report_type report_power:1.0 -steps route_design -runs impl_main
}
set obj [get_report_configs -of_objects [get_runs impl_main] impl_main_route_report_power_0]
if { $obj != "" } {

}
# Create 'impl_main_route_report_route_status_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_main] impl_main_route_report_route_status_0] "" ] } {
  create_report_config -report_name impl_main_route_report_route_status_0 -report_type report_route_status:1.0 -steps route_design -runs impl_main
}
set obj [get_report_configs -of_objects [get_runs impl_main] impl_main_route_report_route_status_0]
if { $obj != "" } {

}
# Create 'impl_main_route_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_main] impl_main_route_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_main_route_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps route_design -runs impl_main
}
set obj [get_report_configs -of_objects [get_runs impl_main] impl_main_route_report_timing_summary_0]
if { $obj != "" } {
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_main_route_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_main] impl_main_route_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_main_route_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps route_design -runs impl_main
}
set obj [get_report_configs -of_objects [get_runs impl_main] impl_main_route_report_incremental_reuse_0]
if { $obj != "" } {

}
# Create 'impl_main_route_report_clock_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_main] impl_main_route_report_clock_utilization_0] "" ] } {
  create_report_config -report_name impl_main_route_report_clock_utilization_0 -report_type report_clock_utilization:1.0 -steps route_design -runs impl_main
}
set obj [get_report_configs -of_objects [get_runs impl_main] impl_main_route_report_clock_utilization_0]
if { $obj != "" } {

}
# Create 'impl_main_route_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_main] impl_main_route_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_main_route_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps route_design -runs impl_main
}
set obj [get_report_configs -of_objects [get_runs impl_main] impl_main_route_report_bus_skew_0]
if { $obj != "" } {
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
# Create 'impl_main_post_route_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_main] impl_main_post_route_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_main_post_route_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_route_phys_opt_design -runs impl_main
}
set obj [get_report_configs -of_objects [get_runs impl_main] impl_main_post_route_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
# Create 'impl_main_post_route_phys_opt_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_main] impl_main_post_route_phys_opt_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_main_post_route_phys_opt_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps post_route_phys_opt_design -runs impl_main
}
set obj [get_report_configs -of_objects [get_runs impl_main] impl_main_post_route_phys_opt_report_bus_skew_0]
if { $obj != "" } {
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
set obj [get_runs impl_main]
set_property -name "needs_refresh" -value "1" -objects $obj
set_property -name "strategy" -value "Vivado Implementation Defaults" -objects $obj
set_property -name "steps.phys_opt_design.is_enabled" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.readback_file" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.verbose" -value "0" -objects $obj

# Create 'impl_2' run (if not found)
if {[string equal [get_runs -quiet impl_2] ""]} {
    create_run -name impl_2 -part xcau25p-ffvb676-2-e -flow {Vivado Implementation 2022} -strategy "Vivado Implementation Defaults" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_ddr
} else {
  set_property strategy "Vivado Implementation Defaults" [get_runs impl_2]
  set_property flow "Vivado Implementation 2022" [get_runs impl_2]
}
set obj [get_runs impl_2]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Implementation Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'impl_2_init_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2] impl_2_init_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_2_init_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps init_design -runs impl_2
}
set obj [get_report_configs -of_objects [get_runs impl_2] impl_2_init_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_2_opt_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2] impl_2_opt_report_drc_0] "" ] } {
  create_report_config -report_name impl_2_opt_report_drc_0 -report_type report_drc:1.0 -steps opt_design -runs impl_2
}
set obj [get_report_configs -of_objects [get_runs impl_2] impl_2_opt_report_drc_0]
if { $obj != "" } {

}
# Create 'impl_2_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2] impl_2_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_2_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps opt_design -runs impl_2
}
set obj [get_report_configs -of_objects [get_runs impl_2] impl_2_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_2_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2] impl_2_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_2_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps power_opt_design -runs impl_2
}
set obj [get_report_configs -of_objects [get_runs impl_2] impl_2_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_2_place_report_io_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2] impl_2_place_report_io_0] "" ] } {
  create_report_config -report_name impl_2_place_report_io_0 -report_type report_io:1.0 -steps place_design -runs impl_2
}
set obj [get_report_configs -of_objects [get_runs impl_2] impl_2_place_report_io_0]
if { $obj != "" } {

}
# Create 'impl_2_place_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2] impl_2_place_report_utilization_0] "" ] } {
  create_report_config -report_name impl_2_place_report_utilization_0 -report_type report_utilization:1.0 -steps place_design -runs impl_2
}
set obj [get_report_configs -of_objects [get_runs impl_2] impl_2_place_report_utilization_0]
if { $obj != "" } {

}
# Create 'impl_2_place_report_control_sets_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2] impl_2_place_report_control_sets_0] "" ] } {
  create_report_config -report_name impl_2_place_report_control_sets_0 -report_type report_control_sets:1.0 -steps place_design -runs impl_2
}
set obj [get_report_configs -of_objects [get_runs impl_2] impl_2_place_report_control_sets_0]
if { $obj != "" } {
set_property -name "options.verbose" -value "1" -objects $obj

}
# Create 'impl_2_place_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2] impl_2_place_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_2_place_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_2
}
set obj [get_report_configs -of_objects [get_runs impl_2] impl_2_place_report_incremental_reuse_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj

}
# Create 'impl_2_place_report_incremental_reuse_1' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2] impl_2_place_report_incremental_reuse_1] "" ] } {
  create_report_config -report_name impl_2_place_report_incremental_reuse_1 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_2
}
set obj [get_report_configs -of_objects [get_runs impl_2] impl_2_place_report_incremental_reuse_1]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj

}
# Create 'impl_2_place_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2] impl_2_place_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_2_place_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps place_design -runs impl_2
}
set obj [get_report_configs -of_objects [get_runs impl_2] impl_2_place_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_2_post_place_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2] impl_2_post_place_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_2_post_place_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_place_power_opt_design -runs impl_2
}
set obj [get_report_configs -of_objects [get_runs impl_2] impl_2_post_place_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_2_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2] impl_2_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_2_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps phys_opt_design -runs impl_2
}
set obj [get_report_configs -of_objects [get_runs impl_2] impl_2_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_2_route_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2] impl_2_route_report_drc_0] "" ] } {
  create_report_config -report_name impl_2_route_report_drc_0 -report_type report_drc:1.0 -steps route_design -runs impl_2
}
set obj [get_report_configs -of_objects [get_runs impl_2] impl_2_route_report_drc_0]
if { $obj != "" } {

}
# Create 'impl_2_route_report_methodology_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2] impl_2_route_report_methodology_0] "" ] } {
  create_report_config -report_name impl_2_route_report_methodology_0 -report_type report_methodology:1.0 -steps route_design -runs impl_2
}
set obj [get_report_configs -of_objects [get_runs impl_2] impl_2_route_report_methodology_0]
if { $obj != "" } {

}
# Create 'impl_2_route_report_power_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2] impl_2_route_report_power_0] "" ] } {
  create_report_config -report_name impl_2_route_report_power_0 -report_type report_power:1.0 -steps route_design -runs impl_2
}
set obj [get_report_configs -of_objects [get_runs impl_2] impl_2_route_report_power_0]
if { $obj != "" } {

}
# Create 'impl_2_route_report_route_status_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2] impl_2_route_report_route_status_0] "" ] } {
  create_report_config -report_name impl_2_route_report_route_status_0 -report_type report_route_status:1.0 -steps route_design -runs impl_2
}
set obj [get_report_configs -of_objects [get_runs impl_2] impl_2_route_report_route_status_0]
if { $obj != "" } {

}
# Create 'impl_2_route_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2] impl_2_route_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_2_route_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps route_design -runs impl_2
}
set obj [get_report_configs -of_objects [get_runs impl_2] impl_2_route_report_timing_summary_0]
if { $obj != "" } {
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_2_route_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2] impl_2_route_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_2_route_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps route_design -runs impl_2
}
set obj [get_report_configs -of_objects [get_runs impl_2] impl_2_route_report_incremental_reuse_0]
if { $obj != "" } {

}
# Create 'impl_2_route_report_clock_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2] impl_2_route_report_clock_utilization_0] "" ] } {
  create_report_config -report_name impl_2_route_report_clock_utilization_0 -report_type report_clock_utilization:1.0 -steps route_design -runs impl_2
}
set obj [get_report_configs -of_objects [get_runs impl_2] impl_2_route_report_clock_utilization_0]
if { $obj != "" } {

}
# Create 'impl_2_route_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2] impl_2_route_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_2_route_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps route_design -runs impl_2
}
set obj [get_report_configs -of_objects [get_runs impl_2] impl_2_route_report_bus_skew_0]
if { $obj != "" } {
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
# Create 'impl_2_post_route_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2] impl_2_post_route_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_2_post_route_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_route_phys_opt_design -runs impl_2
}
set obj [get_report_configs -of_objects [get_runs impl_2] impl_2_post_route_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
# Create 'impl_2_post_route_phys_opt_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2] impl_2_post_route_phys_opt_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_2_post_route_phys_opt_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps post_route_phys_opt_design -runs impl_2
}
set obj [get_report_configs -of_objects [get_runs impl_2] impl_2_post_route_phys_opt_report_bus_skew_0]
if { $obj != "" } {
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
set obj [get_runs impl_2]
set_property -name "strategy" -value "Vivado Implementation Defaults" -objects $obj
set_property -name "steps.write_bitstream.args.readback_file" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.verbose" -value "0" -objects $obj

# set the current impl run
current_run -implementation [get_runs impl_main]
catch {
 if { $idrFlowPropertiesConstraints != {} } {
   set_param runs.disableIDRFlowPropertyConstraints $idrFlowPropertiesConstraints
 }
}

puts "INFO: Project created:${_xil_proj_name_}"
# Create 'drc_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "drc_1" ] ] ""]} {
create_dashboard_gadget -name {drc_1} -type drc
}
set obj [get_dashboard_gadgets [ list "drc_1" ] ]
set_property -name "reports" -value "impl_1#impl_1_route_report_drc_0" -objects $obj

# Create 'methodology_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "methodology_1" ] ] ""]} {
create_dashboard_gadget -name {methodology_1} -type methodology
}
set obj [get_dashboard_gadgets [ list "methodology_1" ] ]
set_property -name "reports" -value "impl_1#impl_1_route_report_methodology_0" -objects $obj

# Create 'power_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "power_1" ] ] ""]} {
create_dashboard_gadget -name {power_1} -type power
}
set obj [get_dashboard_gadgets [ list "power_1" ] ]
set_property -name "reports" -value "impl_1#impl_1_route_report_power_0" -objects $obj

# Create 'timing_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "timing_1" ] ] ""]} {
create_dashboard_gadget -name {timing_1} -type timing
}
set obj [get_dashboard_gadgets [ list "timing_1" ] ]
set_property -name "reports" -value "impl_1#impl_1_route_report_timing_summary_0" -objects $obj

# Create 'utilization_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "utilization_1" ] ] ""]} {
create_dashboard_gadget -name {utilization_1} -type utilization
}
set obj [get_dashboard_gadgets [ list "utilization_1" ] ]
set_property -name "reports" -value "synth_1#synth_1_synth_report_utilization_0" -objects $obj
set_property -name "run.step" -value "synth_design" -objects $obj
set_property -name "run.type" -value "synthesis" -objects $obj

# Create 'utilization_2' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "utilization_2" ] ] ""]} {
create_dashboard_gadget -name {utilization_2} -type utilization
}
set obj [get_dashboard_gadgets [ list "utilization_2" ] ]
set_property -name "reports" -value "impl_1#impl_1_place_report_utilization_0" -objects $obj

move_dashboard_gadget -name {utilization_1} -row 0 -col 0
move_dashboard_gadget -name {power_1} -row 1 -col 0
move_dashboard_gadget -name {drc_1} -row 2 -col 0
move_dashboard_gadget -name {timing_1} -row 0 -col 1
move_dashboard_gadget -name {utilization_2} -row 1 -col 1
move_dashboard_gadget -name {methodology_1} -row 2 -col 1
