

================================================================
== Vitis HLS Report for 'bnn_Pipeline_VITIS_LOOP_15_1'
================================================================
* Date:           Sun Jun 23 03:37:36 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        bnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.893 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      204|      204|  1.020 us|  1.020 us|  204|  204|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_1  |      202|      202|         5|          2|          1|   100|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     225|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     3|      165|      49|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     109|    -|
|Register             |        -|     -|      237|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     3|      402|     383|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |mul_32s_32s_32_2_1_U1  |mul_32s_32s_32_2_1  |        0|   3|  165|  49|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |Total                  |                    |        0|   3|  165|  49|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln15_fu_152_p2      |         +|   0|  0|  14|           7|           1|
    |add_ln16_fu_162_p2      |         +|   0|  0|  21|          14|          14|
    |add_ln18_fu_214_p2      |         +|   0|  0|  39|          32|          32|
    |addr_cmp_fu_188_p2      |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln15_fu_146_p2     |      icmp|   0|  0|  14|           7|           6|
    |reuse_select_fu_208_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln18_fu_194_p2      |       xor|   0|  0|  32|          32|          32|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 225|         158|         183|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1              |   9|          2|    7|         14|
    |data_address0                     |  14|          3|   14|         42|
    |j_fu_56                           |   9|          2|    7|         14|
    |reuse_addr_reg_fu_48              |   9|          2|   64|        128|
    |reuse_reg_fu_52                   |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 109|         24|  130|        275|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |addr_cmp_reg_275                  |   1|   0|    1|          0|
    |addr_cmp_reg_275_pp0_iter1_reg    |   1|   0|    1|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |data_addr_reg_270                 |  14|   0|   14|          0|
    |data_addr_reg_270_pp0_iter1_reg   |  14|   0|   14|          0|
    |data_load_reg_285                 |  32|   0|   32|          0|
    |icmp_ln15_reg_251                 |   1|   0|    1|          0|
    |j_fu_56                           |   7|   0|    7|          0|
    |mul_ln18_reg_290                  |  32|   0|   32|          0|
    |reuse_addr_reg_fu_48              |  64|   0|   64|          0|
    |reuse_reg_fu_52                   |  32|   0|   32|          0|
    |xor_ln18_reg_280                  |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 237|   0|  237|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  bnn_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  bnn_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  bnn_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  bnn_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  bnn_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  bnn_Pipeline_VITIS_LOOP_15_1|  return value|
|phi_mul           |   in|   14|     ap_none|                       phi_mul|        scalar|
|in_r_address0     |  out|   14|   ap_memory|                          in_r|         array|
|in_r_ce0          |  out|    1|   ap_memory|                          in_r|         array|
|in_r_q0           |   in|   32|   ap_memory|                          in_r|         array|
|w_address0        |  out|   14|   ap_memory|                             w|         array|
|w_ce0             |  out|    1|   ap_memory|                             w|         array|
|w_q0              |   in|   32|   ap_memory|                             w|         array|
|addr_in_address0  |  out|   14|   ap_memory|                       addr_in|         array|
|addr_in_ce0       |  out|    1|   ap_memory|                       addr_in|         array|
|addr_in_q0        |   in|   32|   ap_memory|                       addr_in|         array|
|data_address0     |  out|   14|   ap_memory|                          data|         array|
|data_ce0          |  out|    1|   ap_memory|                          data|         array|
|data_we0          |  out|    1|   ap_memory|                          data|         array|
|data_d0           |  out|   32|   ap_memory|                          data|         array|
|data_q0           |   in|   32|   ap_memory|                          data|         array|
|alpha             |   in|   32|     ap_none|                         alpha|        scalar|
+------------------+-----+-----+------------+------------------------------+--------------+

