<module name="HSI_TOP" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="HSI_REVISION" acronym="HSI_REVISION" offset="0x0" width="32" description="IP Revision Identifier (X.Y.R) Used by software to track features, bugs, and compatibility">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="TI Internal Data" description="IP Revision" range="" rwaccess="R"/>
  </register>
  <register id="HSI_HWINFO" acronym="HSI_HWINFO" offset="0x4" width="32" description="Information about the IP module hardware configuration, that is, typically the module HDL generics (if any). Actual field format and encoding is decided by the module designer.">
    <bitfield id="HWINFO" width="32" begin="31" end="0" resetval="See." description="IP module hardware configuration" range="" rwaccess="R"/>
  </register>
  <register id="HSI_SYSCONFIG" acronym="HSI_SYSCONFIG" offset="0x10" width="32" description="This register allows controlling various parameters of the L4_CFG interface">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MIDLEMODE" width="2" begin="13" end="12" resetval="0x2" description="Master interface power management, standby/wait control" range="" rwaccess="RW">
      <bitenum value="0" id="Force-standby" token="MIDLEMODE_0" description="Force-standby"/>
      <bitenum value="1" id="No-standby" token="MIDLEMODE_1" description="No-standby"/>
      <bitenum value="2" id="Smart-standby" token="MIDLEMODE_2" description="Smart-standby"/>
      <bitenum value="3" id="Smart-standby_wakeup" token="MIDLEMODE_3" description="Smart-standby wakeup"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="11" end="5" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SIDLEMODE" width="2" begin="4" end="3" resetval="0x2" description="Slave interface power management, request/acknowledgment control" range="" rwaccess="RW">
      <bitenum value="0" id="Force-idle" token="SIDLEMODE_0" description="Force-idle"/>
      <bitenum value="1" id="No-idle" token="SIDLEMODE_1" description="No-idle"/>
      <bitenum value="2" id="Smart-idle" token="SIDLEMODE_2" description="Smart-idle"/>
      <bitenum value="3" id="Smart-idle_wakeup" token="SIDLEMODE_3" description="Smart-idle wakeup"/>
    </bitfield>
    <bitfield id="FREE_EMU" width="1" begin="2" end="2" resetval="0x0" description="Sensitivity to emulation (debug) suspend input signal" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FREE_EMU_0" description="Module is sensitive to emulation suspend."/>
      <bitenum value="1" id="1" token="FREE_EMU_1" description="Module is not sensitive to emulation suspend."/>
    </bitfield>
    <bitfield id="SOFTRESET" width="1" begin="1" end="1" resetval="0x0" description="Software reset" range="" rwaccess="RW"/>
    <bitfield id="AUTOIDLE" width="1" begin="0" end="0" resetval="0x1" description="Internal interface clock gating strategy" range="" rwaccess="RW">
      <bitenum value="0" id="Interface_clock_is_free-running" token="AUTOIDLE_0" description="Interface clock is free-running"/>
      <bitenum value="1" id="1" token="AUTOIDLE_1" description="Automatic interface clock gating strategy, based on interconnect interface activity"/>
    </bitfield>
  </register>
  <register id="HSI_SYSSTATUS" acronym="HSI_SYSSTATUS" offset="0x14" width="32" description="Status on module (reset done on bit 0, available for more status information)">
    <bitfield id="RESETDONE" width="32" begin="31" end="0" resetval="0x0000 0001" description="internal reset monitoring" range="" rwaccess="R">
      <bitenum value="0" id="Internal_reset_is_ongoing." token="RESETDONE_0_r" description="Internal reset is ongoing."/>
      <bitenum value="1" id="1" token="RESETDONE_1_r" description="Internal reset is completed and the module is ready to be used."/>
    </bitfield>
  </register>
  <register id="HSI_Pp_M_IRQrU_STATUS_0" acronym="HSI_Pp_M_IRQrU_STATUS_0" offset="0x408" width="32" description="IRQ status register for FIFO (8..15) events and for port p break, wake and error events. Events will signal interrupt for MPU line r (Mpuirq_r). Read 0: Event has not occurred. Read 1: Event has occurred. Write 0: Bit stays unchanged. Write 1: Bit is reset to 0.">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSR_WAKE" width="1" begin="26" end="26" resetval="0x0" description="Wake detected on any channel 8..15" range="" rwaccess="RW"/>
    <bitfield id="HSR_BREAK" width="1" begin="25" end="25" resetval="0x0" description="Break detected on any channel 8..15" range="" rwaccess="RW"/>
    <bitfield id="HSR_ERROR" width="1" begin="24" end="24" resetval="0x0" description="Error detected on any channel 8..15" range="" rwaccess="RW"/>
    <bitfield id="HSR_OVERRUN_CHI" width="8" begin="23" end="16" resetval="0x00" description="Data overrun in real-time mode channel 8..15 (LSB stands for channel 8 and MSB for channel 15)." range="" rwaccess="RW"/>
    <bitfield id="HSR_AVAILABLE_CHI" width="8" begin="15" end="8" resetval="0x00" description="Data received on channel 8..15 (LSB stands for channel 8 and MSB for channel 15). The status bit shows data on the respective channel, while there are data in the FIFO. Clearing the status bit has no effect, while the FIFO is not empty." range="" rwaccess="RW"/>
    <bitfield id="HST_ACCEPTED_CHI" width="8" begin="7" end="0" resetval="0xFF" description="Data transmitted on channel 8..15 (LSB stands for channel 8 and MSB for channel 15)" range="" rwaccess="RW"/>
  </register>
  <register id="HSI_Pp_M_IRQrU_STATUS_1" acronym="HSI_Pp_M_IRQrU_STATUS_1" offset="0x418" width="32" description="IRQ status register for FIFO (8..15) events and for port p break, wake and error events. Events will signal interrupt for MPU line r (Mpuirq_r). Read 0: Event has not occurred. Read 1: Event has occurred. Write 0: Bit stays unchanged. Write 1: Bit is reset to 0.">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSR_WAKE" width="1" begin="26" end="26" resetval="0x0" description="Wake detected on any channel 8..15" range="" rwaccess="RW"/>
    <bitfield id="HSR_BREAK" width="1" begin="25" end="25" resetval="0x0" description="Break detected on any channel 8..15" range="" rwaccess="RW"/>
    <bitfield id="HSR_ERROR" width="1" begin="24" end="24" resetval="0x0" description="Error detected on any channel 8..15" range="" rwaccess="RW"/>
    <bitfield id="HSR_OVERRUN_CHI" width="8" begin="23" end="16" resetval="0x00" description="Data overrun in real-time mode channel 8..15 (LSB stands for channel 8 and MSB for channel 15)." range="" rwaccess="RW"/>
    <bitfield id="HSR_AVAILABLE_CHI" width="8" begin="15" end="8" resetval="0x00" description="Data received on channel 8..15 (LSB stands for channel 8 and MSB for channel 15). The status bit shows data on the respective channel, while there are data in the FIFO. Clearing the status bit has no effect, while the FIFO is not empty." range="" rwaccess="RW"/>
    <bitfield id="HST_ACCEPTED_CHI" width="8" begin="7" end="0" resetval="0xFF" description="Data transmitted on channel 8..15 (LSB stands for channel 8 and MSB for channel 15)" range="" rwaccess="RW"/>
  </register>
  <register id="HSI_Pp_M_IRQrU_ENABLE_0" acronym="HSI_Pp_M_IRQrU_ENABLE_0" offset="0x40C" width="32" description="IRQ enable register for FIFO (8..15) events and for port p break, wake and error events signaled to MPU line r (Mpuirq_r). Write 0: Event is masked. Write 1: Event is enabled.">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSR_WAKE" width="1" begin="26" end="26" resetval="0x0" description="Wake interrupt enable for all channels 8..15" range="" rwaccess="RW"/>
    <bitfield id="HSR_BREAK" width="1" begin="25" end="25" resetval="0x0" description="Break interrupt enable for all channels 8..15" range="" rwaccess="RW"/>
    <bitfield id="HSR_ERROR" width="1" begin="24" end="24" resetval="0x0" description="Error interrupt enable for all channels 8..15" range="" rwaccess="RW"/>
    <bitfield id="HSR_OVERRUN_ENI" width="8" begin="23" end="16" resetval="0x00" description="Overrun interrupt enable for channel 8..15 (LSB stands for channel 8 and MSB for channel 15)" range="" rwaccess="RW"/>
    <bitfield id="HSR_AVAILABLE_ENI" width="8" begin="15" end="8" resetval="0x00" description="Data available interrupt enable for channel 8..15 (LSB stands for channel 8 and MSB for channel 15)" range="" rwaccess="RW"/>
    <bitfield id="HST_ACCEPTED_ENI" width="8" begin="7" end="0" resetval="0x00" description="Data accepted interrupt enable for channel 8..15 (LSB stands for channel 8 and MSB for channel 15)" range="" rwaccess="RW"/>
  </register>
  <register id="HSI_Pp_M_IRQrU_ENABLE_1" acronym="HSI_Pp_M_IRQrU_ENABLE_1" offset="0x41C" width="32" description="IRQ enable register for FIFO (8..15) events and for port p break, wake and error events signaled to MPU line r (Mpuirq_r). Write 0: Event is masked. Write 1: Event is enabled.">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSR_WAKE" width="1" begin="26" end="26" resetval="0x0" description="Wake interrupt enable for all channels 8..15" range="" rwaccess="RW"/>
    <bitfield id="HSR_BREAK" width="1" begin="25" end="25" resetval="0x0" description="Break interrupt enable for all channels 8..15" range="" rwaccess="RW"/>
    <bitfield id="HSR_ERROR" width="1" begin="24" end="24" resetval="0x0" description="Error interrupt enable for all channels 8..15" range="" rwaccess="RW"/>
    <bitfield id="HSR_OVERRUN_ENI" width="8" begin="23" end="16" resetval="0x00" description="Overrun interrupt enable for channel 8..15 (LSB stands for channel 8 and MSB for channel 15)" range="" rwaccess="RW"/>
    <bitfield id="HSR_AVAILABLE_ENI" width="8" begin="15" end="8" resetval="0x00" description="Data available interrupt enable for channel 8..15 (LSB stands for channel 8 and MSB for channel 15)" range="" rwaccess="RW"/>
    <bitfield id="HST_ACCEPTED_ENI" width="8" begin="7" end="0" resetval="0x00" description="Data accepted interrupt enable for channel 8..15 (LSB stands for channel 8 and MSB for channel 15)" range="" rwaccess="RW"/>
  </register>
  <register id="HSI_Pp_D_IRQrU_STATUS_0" acronym="HSI_Pp_D_IRQrU_STATUS_0" offset="0x430" width="32" description="IRQ status register for FIFO (8..15) events and for port p break, wake and error events. Events will signal interrupt for DSP line r (Dspirq_r). Read 0: Event has not occurred. Read 1: Event has occurred. Write 0: Bit stays unchanged. Write 1: Bit is reset to 0.">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSR_WAKE" width="1" begin="26" end="26" resetval="0x0" description="Wake detected on any channel 8..15" range="" rwaccess="RW"/>
    <bitfield id="HSR_BREAK" width="1" begin="25" end="25" resetval="0x0" description="Break detected on any channel 8..15" range="" rwaccess="RW"/>
    <bitfield id="HSR_ERROR" width="1" begin="24" end="24" resetval="0x0" description="Error on any channel 8..15" range="" rwaccess="RW"/>
    <bitfield id="HSR_OVERRUN_CHI" width="8" begin="23" end="16" resetval="0x00" description="Data overrun in real-time mode channel 8..15 (LSB stands for channel 8 and MSB for channel 15)" range="" rwaccess="RW"/>
    <bitfield id="HSR_AVAILABLE_CHI" width="8" begin="15" end="8" resetval="0x00" description="Data received on channel 8..15 (LSB stands for channel 8 and MSB for channel 15). The status bit shows data on the respective channel, while there are data in the FIFO. Clearing the status bit has no effect, while the FIFO is not empty." range="" rwaccess="RW"/>
    <bitfield id="HST_ACCEPTED_CHI" width="8" begin="7" end="0" resetval="0xFF" description="Data transmitted on channel 8..15 (LSB stands for channel 8 and MSB for channel 15)" range="" rwaccess="RW"/>
  </register>
  <register id="HSI_Pp_D_IRQrU_STATUS_1" acronym="HSI_Pp_D_IRQrU_STATUS_1" offset="0x440" width="32" description="IRQ status register for FIFO (8..15) events and for port p break, wake and error events. Events will signal interrupt for DSP line r (Dspirq_r). Read 0: Event has not occurred. Read 1: Event has occurred. Write 0: Bit stays unchanged. Write 1: Bit is reset to 0.">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSR_WAKE" width="1" begin="26" end="26" resetval="0x0" description="Wake detected on any channel 8..15" range="" rwaccess="RW"/>
    <bitfield id="HSR_BREAK" width="1" begin="25" end="25" resetval="0x0" description="Break detected on any channel 8..15" range="" rwaccess="RW"/>
    <bitfield id="HSR_ERROR" width="1" begin="24" end="24" resetval="0x0" description="Error on any channel 8..15" range="" rwaccess="RW"/>
    <bitfield id="HSR_OVERRUN_CHI" width="8" begin="23" end="16" resetval="0x00" description="Data overrun in real-time mode channel 8..15 (LSB stands for channel 8 and MSB for channel 15)" range="" rwaccess="RW"/>
    <bitfield id="HSR_AVAILABLE_CHI" width="8" begin="15" end="8" resetval="0x00" description="Data received on channel 8..15 (LSB stands for channel 8 and MSB for channel 15). The status bit shows data on the respective channel, while there are data in the FIFO. Clearing the status bit has no effect, while the FIFO is not empty." range="" rwaccess="RW"/>
    <bitfield id="HST_ACCEPTED_CHI" width="8" begin="7" end="0" resetval="0xFF" description="Data transmitted on channel 8..15 (LSB stands for channel 8 and MSB for channel 15)" range="" rwaccess="RW"/>
  </register>
  <register id="HSI_Pp_D_IRQrU_ENABLE_0" acronym="HSI_Pp_D_IRQrU_ENABLE_0" offset="0x434" width="32" description="IRQ enable register for FIFO (8..15) events and for port p break, wake and error events signaled to DSP line r (Dspirq_r). Write 0: Event is masked. Write 1:Eevent is enabled.">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSR_WAKE" width="1" begin="26" end="26" resetval="0x0" description="Wake interrupt enable for channel 8..15" range="" rwaccess="RW"/>
    <bitfield id="HSR_BREAK" width="1" begin="25" end="25" resetval="0x0" description="Break interrupt enable for channel 8..15" range="" rwaccess="RW"/>
    <bitfield id="HSR_ERROR" width="1" begin="24" end="24" resetval="0x0" description="Error interrupt enable for channel 8..15" range="" rwaccess="RW"/>
    <bitfield id="HSR_OVERRUN_ENI" width="8" begin="23" end="16" resetval="0x00" description="Overrun interrupt enable for channel 8..15" range="" rwaccess="RW"/>
    <bitfield id="HSR_AVAILABLE_ENI" width="8" begin="15" end="8" resetval="0x00" description="Data available interrupt enable for channel 8..15 (LSB stands for channel 8 and MSB for channel 15)" range="" rwaccess="RW"/>
    <bitfield id="HST_ACCEPTED_ENI" width="8" begin="7" end="0" resetval="0x00" description="Data accepted interrupt enable for channel 8..15 (LSB stands for channel 8 and MSB for channel 15)" range="" rwaccess="RW"/>
  </register>
  <register id="HSI_Pp_D_IRQrU_ENABLE_1" acronym="HSI_Pp_D_IRQrU_ENABLE_1" offset="0x444" width="32" description="IRQ enable register for FIFO (8..15) events and for port p break, wake and error events signaled to DSP line r (Dspirq_r). Write 0: Event is masked. Write 1:Eevent is enabled.">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSR_WAKE" width="1" begin="26" end="26" resetval="0x0" description="Wake interrupt enable for channel 8..15" range="" rwaccess="RW"/>
    <bitfield id="HSR_BREAK" width="1" begin="25" end="25" resetval="0x0" description="Break interrupt enable for channel 8..15" range="" rwaccess="RW"/>
    <bitfield id="HSR_ERROR" width="1" begin="24" end="24" resetval="0x0" description="Error interrupt enable for channel 8..15" range="" rwaccess="RW"/>
    <bitfield id="HSR_OVERRUN_ENI" width="8" begin="23" end="16" resetval="0x00" description="Overrun interrupt enable for channel 8..15" range="" rwaccess="RW"/>
    <bitfield id="HSR_AVAILABLE_ENI" width="8" begin="15" end="8" resetval="0x00" description="Data available interrupt enable for channel 8..15 (LSB stands for channel 8 and MSB for channel 15)" range="" rwaccess="RW"/>
    <bitfield id="HST_ACCEPTED_ENI" width="8" begin="7" end="0" resetval="0x00" description="Data accepted interrupt enable for channel 8..15 (LSB stands for channel 8 and MSB for channel 15)" range="" rwaccess="RW"/>
  </register>
  <register id="HSI_DMA_M_IRQSTATUS" acronym="HSI_DMA_M_IRQSTATUS" offset="0x800" width="32" description="This register collects status for all of the DMA events able to generate interrupt to MPU: Read 0: Event has not occurred. Read 1: Event has occurred. Write 0: Bit stays unchanged. Write 1: Bit is reset to 0.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DMA_CHI" width="16" begin="15" end="0" resetval="0x0000" description="Channel 0..15 status (LSB stands for channel 0 and MSB for channel 15)" range="" rwaccess="RW"/>
  </register>
  <register id="HSI_DMA_M_IRQENABLE" acronym="HSI_DMA_M_IRQENABLE" offset="0x804" width="32" description="This register masks and unmasks DMA sources of interrupt to MPU: Write 0: event is masked Write 1: event is enabled">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DMA_EN_CHI" width="16" begin="15" end="0" resetval="0x0000" description="Channel 0..15 status (LSB stands for channel 0 and MSB for channel 15)" range="" rwaccess="RW"/>
  </register>
  <register id="HSI_Pp_M_IRQr_STATUS_0" acronym="HSI_Pp_M_IRQr_STATUS_0" offset="0x808" width="32" description="IRQ status register for FIFO (0..7) events and for port p break, wake and error events. Events will signal interrupt for MPU line r (Mpuirq_r). Read 0: Event has not occurred. Read 1: Event has occurred. Write 0: Bit stays unchanged. Write 1: Bit is reset to 0.">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSR_WAKE" width="1" begin="26" end="26" resetval="0x0" description="Wake detected on Port p" range="" rwaccess="RW"/>
    <bitfield id="HSR_BREAK" width="1" begin="25" end="25" resetval="0x0" description="Break detected on Port p" range="" rwaccess="RW"/>
    <bitfield id="HSR_ERROR" width="1" begin="24" end="24" resetval="0x0" description="Error on Port p" range="" rwaccess="RW"/>
    <bitfield id="HSR_OVERRUN_CHI" width="8" begin="23" end="16" resetval="0x00" description="Data overrun in real time mode channel 0..7 (LSB stands for channel 0 and MSB for channel 7)" range="" rwaccess="RW"/>
    <bitfield id="HSR_AVAILABLE_CHI" width="8" begin="15" end="8" resetval="0x00" description="Data received on channel 0..7 (LSB stands for channel 0 and MSB for channel 7). The status bit shows data on the respective channel, while there are data in the FIFO. Clearing the status bit has no effect, while the FIFO is not empty." range="" rwaccess="RW"/>
    <bitfield id="HST_ACCEPTED_CHI" width="8" begin="7" end="0" resetval="0xFF" description="Data transmitted on channel 0..7 (LSB stands for channel 0 and MSB for channel 7)" range="" rwaccess="RW"/>
  </register>
  <register id="HSI_Pp_M_IRQr_STATUS_1" acronym="HSI_Pp_M_IRQr_STATUS_1" offset="0x818" width="32" description="IRQ status register for FIFO (0..7) events and for port p break, wake and error events. Events will signal interrupt for MPU line r (Mpuirq_r). Read 0: Event has not occurred. Read 1: Event has occurred. Write 0: Bit stays unchanged. Write 1: Bit is reset to 0.">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSR_WAKE" width="1" begin="26" end="26" resetval="0x0" description="Wake detected on Port p" range="" rwaccess="RW"/>
    <bitfield id="HSR_BREAK" width="1" begin="25" end="25" resetval="0x0" description="Break detected on Port p" range="" rwaccess="RW"/>
    <bitfield id="HSR_ERROR" width="1" begin="24" end="24" resetval="0x0" description="Error on Port p" range="" rwaccess="RW"/>
    <bitfield id="HSR_OVERRUN_CHI" width="8" begin="23" end="16" resetval="0x00" description="Data overrun in real time mode channel 0..7 (LSB stands for channel 0 and MSB for channel 7)" range="" rwaccess="RW"/>
    <bitfield id="HSR_AVAILABLE_CHI" width="8" begin="15" end="8" resetval="0x00" description="Data received on channel 0..7 (LSB stands for channel 0 and MSB for channel 7). The status bit shows data on the respective channel, while there are data in the FIFO. Clearing the status bit has no effect, while the FIFO is not empty." range="" rwaccess="RW"/>
    <bitfield id="HST_ACCEPTED_CHI" width="8" begin="7" end="0" resetval="0xFF" description="Data transmitted on channel 0..7 (LSB stands for channel 0 and MSB for channel 7)" range="" rwaccess="RW"/>
  </register>
  <register id="HSI_Pp_M_IRQr_ENABLE_0" acronym="HSI_Pp_M_IRQr_ENABLE_0" offset="0x80C" width="32" description="IRQ enable register for FIFO (0..7) events and for port p break, wake and error events signaled to MPU line r (Mpuirq_r). Write 0: Event is masked. Write 1: Event is enabled.">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSR_WAKE" width="1" begin="26" end="26" resetval="0x0" description="Wake interrupt enable for Port p" range="" rwaccess="RW"/>
    <bitfield id="HSR_BREAK" width="1" begin="25" end="25" resetval="0x00" description="Break interrupt enable for Port p" range="" rwaccess="RW"/>
    <bitfield id="HSR_ERROR" width="1" begin="24" end="24" resetval="0x0" description="Error interrupt enable for Port p" range="" rwaccess="RW"/>
    <bitfield id="HSR_OVERRUN_ENI" width="8" begin="23" end="16" resetval="0x00" description="Overrun interrupt enable for channel 0..7 (LSB stands for channel 0 and MSB for channel 7)" range="" rwaccess="RW"/>
    <bitfield id="HSR_AVAILABLE_ENI" width="8" begin="15" end="8" resetval="0x00" description="Data available interrupt enable for channel 0..7 (LSB stands for channel 0 and MSB for channel 7)" range="" rwaccess="RW"/>
    <bitfield id="HST_ACCEPTED_ENI" width="8" begin="7" end="0" resetval="0x00" description="Data accepted interrupt enable for channel 0..7 (LSB stands for channel 0 and MSB for channel 7)" range="" rwaccess="RW"/>
  </register>
  <register id="HSI_Pp_M_IRQr_ENABLE_1" acronym="HSI_Pp_M_IRQr_ENABLE_1" offset="0x81C" width="32" description="IRQ enable register for FIFO (0..7) events and for port p break, wake and error events signaled to MPU line r (Mpuirq_r). Write 0: Event is masked. Write 1: Event is enabled.">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSR_WAKE" width="1" begin="26" end="26" resetval="0x0" description="Wake interrupt enable for Port p" range="" rwaccess="RW"/>
    <bitfield id="HSR_BREAK" width="1" begin="25" end="25" resetval="0x00" description="Break interrupt enable for Port p" range="" rwaccess="RW"/>
    <bitfield id="HSR_ERROR" width="1" begin="24" end="24" resetval="0x0" description="Error interrupt enable for Port p" range="" rwaccess="RW"/>
    <bitfield id="HSR_OVERRUN_ENI" width="8" begin="23" end="16" resetval="0x00" description="Overrun interrupt enable for channel 0..7 (LSB stands for channel 0 and MSB for channel 7)" range="" rwaccess="RW"/>
    <bitfield id="HSR_AVAILABLE_ENI" width="8" begin="15" end="8" resetval="0x00" description="Data available interrupt enable for channel 0..7 (LSB stands for channel 0 and MSB for channel 7)" range="" rwaccess="RW"/>
    <bitfield id="HST_ACCEPTED_ENI" width="8" begin="7" end="0" resetval="0x00" description="Data accepted interrupt enable for channel 0..7 (LSB stands for channel 0 and MSB for channel 7)" range="" rwaccess="RW"/>
  </register>
  <register id="HSI_DMA_D_IRQSTATUS" acronym="HSI_DMA_D_IRQSTATUS" offset="0x828" width="32" description="IRQ status register for all DMA events. Events generate interrupt for DSP. Read 0: Event has not occurred; Read 1: Event has occurred ; Write 0: Bit stays unchanged; Write 1: Bit is reset to 0.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DMA_CHI" width="16" begin="15" end="0" resetval="0x0000" description="IRQ event happened on DMA channel 0..15 (LSB stands for channel 0 and MSB for channel 15)." range="" rwaccess="RW"/>
  </register>
  <register id="HSI_DMA_D_IRQENABLE" acronym="HSI_DMA_D_IRQENABLE" offset="0x82C" width="32" description="IRQ enable register for all DMA events signaled to DSP. Write 0: Event is masked. Write 1: Event is enabled.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DMA_EN_CHI" width="16" begin="15" end="0" resetval="0x0000" description="Channel 0..15 (LSB stands for channel 0 and MSB for channel 15)" range="" rwaccess="RW"/>
  </register>
  <register id="HSI_Pp_D_IRQr_STATUS_0" acronym="HSI_Pp_D_IRQr_STATUS_0" offset="0x830" width="32" description="IRQ status register for FIFO (0..7) events and for port p break, wake and error events. Events will signal interrupt for DSP line r (Dspirq_r). Read 0: Event has not occurred. Read 1: Event has occurred. Write 0: Bit stays unchanged. Write 1: Bit is reset to 0.">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSR_WAKE" width="1" begin="26" end="26" resetval="0x0" description="Wake detected on Port p" range="" rwaccess="RW"/>
    <bitfield id="HSR_BREAK" width="1" begin="25" end="25" resetval="0x0" description="Break detected on Port p" range="" rwaccess="RW"/>
    <bitfield id="HSR_ERROR" width="1" begin="24" end="24" resetval="0x0" description="Error on Port p" range="" rwaccess="RW"/>
    <bitfield id="HSR_OVERRUN_CHI" width="8" begin="23" end="16" resetval="0x00" description="Data overrun in real time mode channel 0..7 (LSB stands for channel 0 and MSB for channel 7)" range="" rwaccess="RW"/>
    <bitfield id="HSR_AVAILABLE_CHI" width="8" begin="15" end="8" resetval="0x00" description="Data received on channel 0..7 (LSB stands for channel 0 and MSB for channel 7). The status bit shows data on the respective channel, while there are data in the FIFO. Clearing the status bit has no effect, while the FIFO is not empty." range="" rwaccess="RW"/>
    <bitfield id="HST_ACCEPTED_CHI" width="8" begin="7" end="0" resetval="0xFF" description="Data transmitted on channel 0..7 (LSB stands for channel 0 and MSB for channel 7)." range="" rwaccess="RW"/>
  </register>
  <register id="HSI_Pp_D_IRQr_STATUS_1" acronym="HSI_Pp_D_IRQr_STATUS_1" offset="0x840" width="32" description="IRQ status register for FIFO (0..7) events and for port p break, wake and error events. Events will signal interrupt for DSP line r (Dspirq_r). Read 0: Event has not occurred. Read 1: Event has occurred. Write 0: Bit stays unchanged. Write 1: Bit is reset to 0.">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSR_WAKE" width="1" begin="26" end="26" resetval="0x0" description="Wake detected on Port p" range="" rwaccess="RW"/>
    <bitfield id="HSR_BREAK" width="1" begin="25" end="25" resetval="0x0" description="Break detected on Port p" range="" rwaccess="RW"/>
    <bitfield id="HSR_ERROR" width="1" begin="24" end="24" resetval="0x0" description="Error on Port p" range="" rwaccess="RW"/>
    <bitfield id="HSR_OVERRUN_CHI" width="8" begin="23" end="16" resetval="0x00" description="Data overrun in real time mode channel 0..7 (LSB stands for channel 0 and MSB for channel 7)" range="" rwaccess="RW"/>
    <bitfield id="HSR_AVAILABLE_CHI" width="8" begin="15" end="8" resetval="0x00" description="Data received on channel 0..7 (LSB stands for channel 0 and MSB for channel 7). The status bit shows data on the respective channel, while there are data in the FIFO. Clearing the status bit has no effect, while the FIFO is not empty." range="" rwaccess="RW"/>
    <bitfield id="HST_ACCEPTED_CHI" width="8" begin="7" end="0" resetval="0xFF" description="Data transmitted on channel 0..7 (LSB stands for channel 0 and MSB for channel 7)." range="" rwaccess="RW"/>
  </register>
  <register id="HSI_Pp_D_IRQr_ENABLE_0" acronym="HSI_Pp_D_IRQr_ENABLE_0" offset="0x834" width="32" description="IRQ enable register for FIFO (0..7) events and for port p break, wake and error events signaled to DSP line r (Dspirq_r). Write 0: Event is masked. Write 1: Event is enabled.">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSR_WAKE" width="1" begin="26" end="26" resetval="0x0" description="Wake interrupt enable for Port p" range="" rwaccess="RW"/>
    <bitfield id="HSR_BREAK" width="1" begin="25" end="25" resetval="0x0" description="Break interrupt enable for Port p" range="" rwaccess="RW"/>
    <bitfield id="HSR_ERROR" width="1" begin="24" end="24" resetval="0x0" description="Error interrupt enable for Port p" range="" rwaccess="RW"/>
    <bitfield id="HSR_OVERRUN_ENI" width="8" begin="23" end="16" resetval="0x00" description="Overrun interrupt enable for channel 0..7 (LSB stands for channel 0 and MSB for channel 7)" range="" rwaccess="RW"/>
    <bitfield id="HSR_AVAILABLE_ENI" width="8" begin="15" end="8" resetval="0x00" description="Data available interrupt enable for channel 0..7 (LSB stands for channel 0 and MSB for channel 7)" range="" rwaccess="RW"/>
    <bitfield id="HST_ACCEPTED_ENI" width="8" begin="7" end="0" resetval="0x00" description="Data accepted interrupt enable for channel 0..7 (LSB stands for channel 0 and MSB for channel 7)." range="" rwaccess="RW"/>
  </register>
  <register id="HSI_Pp_D_IRQr_ENABLE_1" acronym="HSI_Pp_D_IRQr_ENABLE_1" offset="0x844" width="32" description="IRQ enable register for FIFO (0..7) events and for port p break, wake and error events signaled to DSP line r (Dspirq_r). Write 0: Event is masked. Write 1: Event is enabled.">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSR_WAKE" width="1" begin="26" end="26" resetval="0x0" description="Wake interrupt enable for Port p" range="" rwaccess="RW"/>
    <bitfield id="HSR_BREAK" width="1" begin="25" end="25" resetval="0x0" description="Break interrupt enable for Port p" range="" rwaccess="RW"/>
    <bitfield id="HSR_ERROR" width="1" begin="24" end="24" resetval="0x0" description="Error interrupt enable for Port p" range="" rwaccess="RW"/>
    <bitfield id="HSR_OVERRUN_ENI" width="8" begin="23" end="16" resetval="0x00" description="Overrun interrupt enable for channel 0..7 (LSB stands for channel 0 and MSB for channel 7)" range="" rwaccess="RW"/>
    <bitfield id="HSR_AVAILABLE_ENI" width="8" begin="15" end="8" resetval="0x00" description="Data available interrupt enable for channel 0..7 (LSB stands for channel 0 and MSB for channel 7)" range="" rwaccess="RW"/>
    <bitfield id="HST_ACCEPTED_ENI" width="8" begin="7" end="0" resetval="0x00" description="Data accepted interrupt enable for channel 0..7 (LSB stands for channel 0 and MSB for channel 7)." range="" rwaccess="RW"/>
  </register>
  <register id="HSI_Pp_WAKE_0" acronym="HSI_Pp_WAKE_0" offset="0xC00" width="32" description="Programmed wake state for each channel, in port p 0x0: No channel wakeup on WAKE line requested. 0x1: Channel wakeup requested">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSI_WAKE_CHI" width="16" begin="15" end="0" resetval="0x0000" description="Channel 0..15 (LSB stands for channel 0 and MSB for channel 15)" range="" rwaccess="R"/>
  </register>
  <register id="HSI_Pp_WAKE_1" acronym="HSI_Pp_WAKE_1" offset="0xC10" width="32" description="Programmed wake state for each channel, in port p 0x0: No channel wakeup on WAKE line requested. 0x1: Channel wakeup requested">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSI_WAKE_CHI" width="16" begin="15" end="0" resetval="0x0000" description="Channel 0..15 (LSB stands for channel 0 and MSB for channel 15)" range="" rwaccess="R"/>
  </register>
  <register id="HSI_Pp_CLEAR_WAKE_0" acronym="HSI_Pp_CLEAR_WAKE_0" offset="0xC04" width="32" description="Clear register for programmed wake state on port p HST_WAKE for each channel 0x0: No effect 0x1: Clears bit">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSI_CLEAR_WAKE_CHI" width="16" begin="15" end="0" resetval="0x0000" description="Channel 0..15 (LSB stands for channel 0 and MSB for channel 15)" range="" rwaccess="W"/>
  </register>
  <register id="HSI_Pp_CLEAR_WAKE_1" acronym="HSI_Pp_CLEAR_WAKE_1" offset="0xC14" width="32" description="Clear register for programmed wake state on port p HST_WAKE for each channel 0x0: No effect 0x1: Clears bit">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSI_CLEAR_WAKE_CHI" width="16" begin="15" end="0" resetval="0x0000" description="Channel 0..15 (LSB stands for channel 0 and MSB for channel 15)" range="" rwaccess="W"/>
  </register>
  <register id="HSI_Pp_SET_WAKE_0" acronym="HSI_Pp_SET_WAKE_0" offset="0xC08" width="32" description="Set function for wake state for each channel, in port p 0x0: No effect 0x1: Sets bit">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSI_READY_LVL" width="1" begin="17" end="17" resetval="0x0" description="READY default level" range="" rwaccess="RW">
      <bitenum value="0" id="READY_defaults_to_0." token="HSI_READY_LVL_0" description="READY defaults to 0."/>
      <bitenum value="1" id="READY_defaults_to_1." token="HSI_READY_LVL_1" description="READY defaults to 1."/>
    </bitfield>
    <bitfield id="HSI_3_WIRES" width="1" begin="16" end="16" resetval="0x0" description="Sets 3-wire behavior" range="" rwaccess="RW">
      <bitenum value="0" id="WAKE_0" token="HSI_3_WIRES_0" description="Sets 4-wire behavior (wakeup with WAKE signal)"/>
      <bitenum value="1" id="WAKE_1" token="HSI_3_WIRES_1" description="Sets 3-wire behavior (wakeup on line activity without WAKE signal)"/>
    </bitfield>
    <bitfield id="HSI_SET_WAKE_CHI" width="16" begin="15" end="0" resetval="0x0000" description="Sets programmed WAKE state for channel i" range="" rwaccess="W">
      <bitenum value="0" id="No_effect" token="HSI_SET_WAKE_CHI_0_w" description="No effect"/>
      <bitenum value="1" id="Sets_bit" token="HSI_SET_WAKE_CHI_1_w" description="Sets bit"/>
    </bitfield>
  </register>
  <register id="HSI_Pp_SET_WAKE_1" acronym="HSI_Pp_SET_WAKE_1" offset="0xC18" width="32" description="Set function for wake state for each channel, in port p 0x0: No effect 0x1: Sets bit">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSI_READY_LVL" width="1" begin="17" end="17" resetval="0x0" description="READY default level" range="" rwaccess="RW">
      <bitenum value="0" id="READY_defaults_to_0." token="HSI_READY_LVL_0" description="READY defaults to 0."/>
      <bitenum value="1" id="READY_defaults_to_1." token="HSI_READY_LVL_1" description="READY defaults to 1."/>
    </bitfield>
    <bitfield id="HSI_3_WIRES" width="1" begin="16" end="16" resetval="0x0" description="Sets 3-wire behavior" range="" rwaccess="RW">
      <bitenum value="0" id="WAKE_0" token="HSI_3_WIRES_0" description="Sets 4-wire behavior (wakeup with WAKE signal)"/>
      <bitenum value="1" id="WAKE_1" token="HSI_3_WIRES_1" description="Sets 3-wire behavior (wakeup on line activity without WAKE signal)"/>
    </bitfield>
    <bitfield id="HSI_SET_WAKE_CHI" width="16" begin="15" end="0" resetval="0x0000" description="Sets programmed WAKE state for channel i" range="" rwaccess="W">
      <bitenum value="0" id="No_effect" token="HSI_SET_WAKE_CHI_0_w" description="No effect"/>
      <bitenum value="1" id="Sets_bit" token="HSI_SET_WAKE_CHI_1_w" description="Sets bit"/>
    </bitfield>
  </register>
  <register id="DMA_GCR" acronym="DMA_GCR" offset="0x1100" width="32" description="Global Control Register: suspend and clock gating">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AUTOGATING" width="1" begin="3" end="3" resetval="0x0" description="DMA clock autogating enable" range="" rwaccess="RW">
      <bitenum value="0" id="No_DMA_clock_control" token="AUTOGATING_0" description="No DMA clock control"/>
      <bitenum value="1" id="DMA_clock_control" token="AUTOGATING_1" description="DMA clock control"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="2" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SWITCH_OFF" width="1" begin="0" end="0" resetval="0x0" description="DMA global clock control" range="" rwaccess="RW">
      <bitenum value="0" id="DMA_clock_released" token="SWITCH_OFF_0" description="DMA clock released"/>
      <bitenum value="1" id="DMA_clock_cutoff" token="SWITCH_OFF_1" description="DMA clock cutoff"/>
    </bitfield>
  </register>
  <register id="DMA_GRST" acronym="DMA_GRST" offset="0x1200" width="32" description="DMA software reset control register">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SWRESET" width="1" begin="0" end="0" resetval="0x0" description="DMA software reset control bit" range="" rwaccess="RW">
      <bitenum value="1" id="DMA._1" token="SWRESET_1" description="Writing 1 resets the DMA. It is automatically reset to 0 by hardware once software reset is done."/>
    </bitfield>
  </register>
</module>
