.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* led */
.set led__0__INTTYPE, CYREG_PICU6_INTTYPE3
.set led__0__MASK, 0x08
.set led__0__PC, CYREG_PRT6_PC3
.set led__0__PORT, 6
.set led__0__SHIFT, 3
.set led__AG, CYREG_PRT6_AG
.set led__AMUX, CYREG_PRT6_AMUX
.set led__BIE, CYREG_PRT6_BIE
.set led__BIT_MASK, CYREG_PRT6_BIT_MASK
.set led__BYP, CYREG_PRT6_BYP
.set led__CTL, CYREG_PRT6_CTL
.set led__DM0, CYREG_PRT6_DM0
.set led__DM1, CYREG_PRT6_DM1
.set led__DM2, CYREG_PRT6_DM2
.set led__DR, CYREG_PRT6_DR
.set led__INP_DIS, CYREG_PRT6_INP_DIS
.set led__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set led__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set led__LCD_EN, CYREG_PRT6_LCD_EN
.set led__MASK, 0x08
.set led__PORT, 6
.set led__PRT, CYREG_PRT6_PRT
.set led__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set led__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set led__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set led__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set led__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set led__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set led__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set led__PS, CYREG_PRT6_PS
.set led__SHIFT, 3
.set led__SLW, CYREG_PRT6_SLW

/* led1 */
.set led1__0__INTTYPE, CYREG_PICU6_INTTYPE2
.set led1__0__MASK, 0x04
.set led1__0__PC, CYREG_PRT6_PC2
.set led1__0__PORT, 6
.set led1__0__SHIFT, 2
.set led1__AG, CYREG_PRT6_AG
.set led1__AMUX, CYREG_PRT6_AMUX
.set led1__BIE, CYREG_PRT6_BIE
.set led1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set led1__BYP, CYREG_PRT6_BYP
.set led1__CTL, CYREG_PRT6_CTL
.set led1__DM0, CYREG_PRT6_DM0
.set led1__DM1, CYREG_PRT6_DM1
.set led1__DM2, CYREG_PRT6_DM2
.set led1__DR, CYREG_PRT6_DR
.set led1__INP_DIS, CYREG_PRT6_INP_DIS
.set led1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set led1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set led1__LCD_EN, CYREG_PRT6_LCD_EN
.set led1__MASK, 0x04
.set led1__PORT, 6
.set led1__PRT, CYREG_PRT6_PRT
.set led1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set led1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set led1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set led1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set led1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set led1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set led1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set led1__PS, CYREG_PRT6_PS
.set led1__SHIFT, 2
.set led1__SLW, CYREG_PRT6_SLW

/* Btn_1 */
.set Btn_1__0__INTTYPE, CYREG_PICU6_INTTYPE1
.set Btn_1__0__MASK, 0x02
.set Btn_1__0__PC, CYREG_PRT6_PC1
.set Btn_1__0__PORT, 6
.set Btn_1__0__SHIFT, 1
.set Btn_1__AG, CYREG_PRT6_AG
.set Btn_1__AMUX, CYREG_PRT6_AMUX
.set Btn_1__BIE, CYREG_PRT6_BIE
.set Btn_1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Btn_1__BYP, CYREG_PRT6_BYP
.set Btn_1__CTL, CYREG_PRT6_CTL
.set Btn_1__DM0, CYREG_PRT6_DM0
.set Btn_1__DM1, CYREG_PRT6_DM1
.set Btn_1__DM2, CYREG_PRT6_DM2
.set Btn_1__DR, CYREG_PRT6_DR
.set Btn_1__INP_DIS, CYREG_PRT6_INP_DIS
.set Btn_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Btn_1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Btn_1__LCD_EN, CYREG_PRT6_LCD_EN
.set Btn_1__MASK, 0x02
.set Btn_1__PORT, 6
.set Btn_1__PRT, CYREG_PRT6_PRT
.set Btn_1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Btn_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Btn_1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Btn_1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Btn_1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Btn_1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Btn_1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Btn_1__PS, CYREG_PRT6_PS
.set Btn_1__SHIFT, 1
.set Btn_1__SLW, CYREG_PRT6_SLW

/* Btn_2 */
.set Btn_2__0__INTTYPE, CYREG_PICU15_INTTYPE5
.set Btn_2__0__MASK, 0x20
.set Btn_2__0__PC, CYREG_IO_PC_PRT15_PC5
.set Btn_2__0__PORT, 15
.set Btn_2__0__SHIFT, 5
.set Btn_2__AG, CYREG_PRT15_AG
.set Btn_2__AMUX, CYREG_PRT15_AMUX
.set Btn_2__BIE, CYREG_PRT15_BIE
.set Btn_2__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Btn_2__BYP, CYREG_PRT15_BYP
.set Btn_2__CTL, CYREG_PRT15_CTL
.set Btn_2__DM0, CYREG_PRT15_DM0
.set Btn_2__DM1, CYREG_PRT15_DM1
.set Btn_2__DM2, CYREG_PRT15_DM2
.set Btn_2__DR, CYREG_PRT15_DR
.set Btn_2__INP_DIS, CYREG_PRT15_INP_DIS
.set Btn_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Btn_2__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Btn_2__LCD_EN, CYREG_PRT15_LCD_EN
.set Btn_2__MASK, 0x20
.set Btn_2__PORT, 15
.set Btn_2__PRT, CYREG_PRT15_PRT
.set Btn_2__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Btn_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Btn_2__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Btn_2__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Btn_2__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Btn_2__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Btn_2__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Btn_2__PS, CYREG_PRT15_PS
.set Btn_2__SHIFT, 5
.set Btn_2__SLW, CYREG_PRT15_SLW

/* Out_1 */
.set Out_1__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set Out_1__0__MASK, 0x01
.set Out_1__0__PC, CYREG_PRT12_PC0
.set Out_1__0__PORT, 12
.set Out_1__0__SHIFT, 0
.set Out_1__AG, CYREG_PRT12_AG
.set Out_1__BIE, CYREG_PRT12_BIE
.set Out_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Out_1__BYP, CYREG_PRT12_BYP
.set Out_1__DM0, CYREG_PRT12_DM0
.set Out_1__DM1, CYREG_PRT12_DM1
.set Out_1__DM2, CYREG_PRT12_DM2
.set Out_1__DR, CYREG_PRT12_DR
.set Out_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Out_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Out_1__MASK, 0x01
.set Out_1__PORT, 12
.set Out_1__PRT, CYREG_PRT12_PRT
.set Out_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Out_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Out_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Out_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Out_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Out_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Out_1__PS, CYREG_PRT12_PS
.set Out_1__SHIFT, 0
.set Out_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Out_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Out_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Out_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Out_1__SLW, CYREG_PRT12_SLW

/* POT_2 */
.set POT_2__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set POT_2__0__MASK, 0x40
.set POT_2__0__PC, CYREG_PRT0_PC6
.set POT_2__0__PORT, 0
.set POT_2__0__SHIFT, 6
.set POT_2__AG, CYREG_PRT0_AG
.set POT_2__AMUX, CYREG_PRT0_AMUX
.set POT_2__BIE, CYREG_PRT0_BIE
.set POT_2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set POT_2__BYP, CYREG_PRT0_BYP
.set POT_2__CTL, CYREG_PRT0_CTL
.set POT_2__DM0, CYREG_PRT0_DM0
.set POT_2__DM1, CYREG_PRT0_DM1
.set POT_2__DM2, CYREG_PRT0_DM2
.set POT_2__DR, CYREG_PRT0_DR
.set POT_2__INP_DIS, CYREG_PRT0_INP_DIS
.set POT_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set POT_2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set POT_2__LCD_EN, CYREG_PRT0_LCD_EN
.set POT_2__MASK, 0x40
.set POT_2__PORT, 0
.set POT_2__PRT, CYREG_PRT0_PRT
.set POT_2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set POT_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set POT_2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set POT_2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set POT_2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set POT_2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set POT_2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set POT_2__PS, CYREG_PRT0_PS
.set POT_2__SHIFT, 6
.set POT_2__SLW, CYREG_PRT0_SLW

/* Pot_1 */
.set Pot_1__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set Pot_1__0__MASK, 0x04
.set Pot_1__0__PC, CYREG_PRT3_PC2
.set Pot_1__0__PORT, 3
.set Pot_1__0__SHIFT, 2
.set Pot_1__AG, CYREG_PRT3_AG
.set Pot_1__AMUX, CYREG_PRT3_AMUX
.set Pot_1__BIE, CYREG_PRT3_BIE
.set Pot_1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pot_1__BYP, CYREG_PRT3_BYP
.set Pot_1__CTL, CYREG_PRT3_CTL
.set Pot_1__DM0, CYREG_PRT3_DM0
.set Pot_1__DM1, CYREG_PRT3_DM1
.set Pot_1__DM2, CYREG_PRT3_DM2
.set Pot_1__DR, CYREG_PRT3_DR
.set Pot_1__INP_DIS, CYREG_PRT3_INP_DIS
.set Pot_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pot_1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pot_1__LCD_EN, CYREG_PRT3_LCD_EN
.set Pot_1__MASK, 0x04
.set Pot_1__PORT, 3
.set Pot_1__PRT, CYREG_PRT3_PRT
.set Pot_1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pot_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pot_1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pot_1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pot_1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pot_1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pot_1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pot_1__PS, CYREG_PRT3_PS
.set Pot_1__SHIFT, 2
.set Pot_1__SLW, CYREG_PRT3_SLW

/* testy */
.set testy__0__INTTYPE, CYREG_PICU5_INTTYPE2
.set testy__0__MASK, 0x04
.set testy__0__PC, CYREG_PRT5_PC2
.set testy__0__PORT, 5
.set testy__0__SHIFT, 2
.set testy__AG, CYREG_PRT5_AG
.set testy__AMUX, CYREG_PRT5_AMUX
.set testy__BIE, CYREG_PRT5_BIE
.set testy__BIT_MASK, CYREG_PRT5_BIT_MASK
.set testy__BYP, CYREG_PRT5_BYP
.set testy__CTL, CYREG_PRT5_CTL
.set testy__DM0, CYREG_PRT5_DM0
.set testy__DM1, CYREG_PRT5_DM1
.set testy__DM2, CYREG_PRT5_DM2
.set testy__DR, CYREG_PRT5_DR
.set testy__INP_DIS, CYREG_PRT5_INP_DIS
.set testy__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set testy__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set testy__LCD_EN, CYREG_PRT5_LCD_EN
.set testy__MASK, 0x04
.set testy__PORT, 5
.set testy__PRT, CYREG_PRT5_PRT
.set testy__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set testy__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set testy__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set testy__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set testy__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set testy__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set testy__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set testy__PS, CYREG_PRT5_PS
.set testy__SHIFT, 2
.set testy__SLW, CYREG_PRT5_SLW

/* SaxDac_viDAC8 */
.set SaxDac_viDAC8__CR0, CYREG_DAC1_CR0
.set SaxDac_viDAC8__CR1, CYREG_DAC1_CR1
.set SaxDac_viDAC8__D, CYREG_DAC1_D
.set SaxDac_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set SaxDac_viDAC8__PM_ACT_MSK, 0x02
.set SaxDac_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set SaxDac_viDAC8__PM_STBY_MSK, 0x02
.set SaxDac_viDAC8__STROBE, CYREG_DAC1_STROBE
.set SaxDac_viDAC8__SW0, CYREG_DAC1_SW0
.set SaxDac_viDAC8__SW2, CYREG_DAC1_SW2
.set SaxDac_viDAC8__SW3, CYREG_DAC1_SW3
.set SaxDac_viDAC8__SW4, CYREG_DAC1_SW4
.set SaxDac_viDAC8__TR, CYREG_DAC1_TR
.set SaxDac_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC1_M1
.set SaxDac_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC1_M2
.set SaxDac_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC1_M3
.set SaxDac_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC1_M4
.set SaxDac_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC1_M5
.set SaxDac_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC1_M6
.set SaxDac_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC1_M7
.set SaxDac_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC1_M8
.set SaxDac_viDAC8__TST, CYREG_DAC1_TST

/* BPM_ADC_DEC */
.set BPM_ADC_DEC__COHER, CYREG_DEC_COHER
.set BPM_ADC_DEC__CR, CYREG_DEC_CR
.set BPM_ADC_DEC__DR1, CYREG_DEC_DR1
.set BPM_ADC_DEC__DR2, CYREG_DEC_DR2
.set BPM_ADC_DEC__DR2H, CYREG_DEC_DR2H
.set BPM_ADC_DEC__GCOR, CYREG_DEC_GCOR
.set BPM_ADC_DEC__GCORH, CYREG_DEC_GCORH
.set BPM_ADC_DEC__GVAL, CYREG_DEC_GVAL
.set BPM_ADC_DEC__OCOR, CYREG_DEC_OCOR
.set BPM_ADC_DEC__OCORH, CYREG_DEC_OCORH
.set BPM_ADC_DEC__OCORM, CYREG_DEC_OCORM
.set BPM_ADC_DEC__OUTSAMP, CYREG_DEC_OUTSAMP
.set BPM_ADC_DEC__OUTSAMPH, CYREG_DEC_OUTSAMPH
.set BPM_ADC_DEC__OUTSAMPM, CYREG_DEC_OUTSAMPM
.set BPM_ADC_DEC__OUTSAMPS, CYREG_DEC_OUTSAMPS
.set BPM_ADC_DEC__PM_ACT_CFG, CYREG_PM_ACT_CFG10
.set BPM_ADC_DEC__PM_ACT_MSK, 0x01
.set BPM_ADC_DEC__PM_STBY_CFG, CYREG_PM_STBY_CFG10
.set BPM_ADC_DEC__PM_STBY_MSK, 0x01
.set BPM_ADC_DEC__SHIFT1, CYREG_DEC_SHIFT1
.set BPM_ADC_DEC__SHIFT2, CYREG_DEC_SHIFT2
.set BPM_ADC_DEC__SR, CYREG_DEC_SR
.set BPM_ADC_DEC__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DEC_M1
.set BPM_ADC_DEC__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DEC_M2
.set BPM_ADC_DEC__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DEC_M3
.set BPM_ADC_DEC__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DEC_M4
.set BPM_ADC_DEC__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DEC_M5
.set BPM_ADC_DEC__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DEC_M6
.set BPM_ADC_DEC__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DEC_M7
.set BPM_ADC_DEC__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DEC_M8

/* BPM_ADC_DSM */
.set BPM_ADC_DSM__BUF0, CYREG_DSM0_BUF0
.set BPM_ADC_DSM__BUF1, CYREG_DSM0_BUF1
.set BPM_ADC_DSM__BUF2, CYREG_DSM0_BUF2
.set BPM_ADC_DSM__BUF3, CYREG_DSM0_BUF3
.set BPM_ADC_DSM__CLK, CYREG_DSM0_CLK
.set BPM_ADC_DSM__CR0, CYREG_DSM0_CR0
.set BPM_ADC_DSM__CR1, CYREG_DSM0_CR1
.set BPM_ADC_DSM__CR10, CYREG_DSM0_CR10
.set BPM_ADC_DSM__CR11, CYREG_DSM0_CR11
.set BPM_ADC_DSM__CR12, CYREG_DSM0_CR12
.set BPM_ADC_DSM__CR13, CYREG_DSM0_CR13
.set BPM_ADC_DSM__CR14, CYREG_DSM0_CR14
.set BPM_ADC_DSM__CR15, CYREG_DSM0_CR15
.set BPM_ADC_DSM__CR16, CYREG_DSM0_CR16
.set BPM_ADC_DSM__CR17, CYREG_DSM0_CR17
.set BPM_ADC_DSM__CR2, CYREG_DSM0_CR2
.set BPM_ADC_DSM__CR3, CYREG_DSM0_CR3
.set BPM_ADC_DSM__CR4, CYREG_DSM0_CR4
.set BPM_ADC_DSM__CR5, CYREG_DSM0_CR5
.set BPM_ADC_DSM__CR6, CYREG_DSM0_CR6
.set BPM_ADC_DSM__CR7, CYREG_DSM0_CR7
.set BPM_ADC_DSM__CR8, CYREG_DSM0_CR8
.set BPM_ADC_DSM__CR9, CYREG_DSM0_CR9
.set BPM_ADC_DSM__DEM0, CYREG_DSM0_DEM0
.set BPM_ADC_DSM__DEM1, CYREG_DSM0_DEM1
.set BPM_ADC_DSM__MISC, CYREG_DSM0_MISC
.set BPM_ADC_DSM__OUT0, CYREG_DSM0_OUT0
.set BPM_ADC_DSM__OUT1, CYREG_DSM0_OUT1
.set BPM_ADC_DSM__REF0, CYREG_DSM0_REF0
.set BPM_ADC_DSM__REF1, CYREG_DSM0_REF1
.set BPM_ADC_DSM__REF2, CYREG_DSM0_REF2
.set BPM_ADC_DSM__REF3, CYREG_DSM0_REF3
.set BPM_ADC_DSM__RSVD1, CYREG_DSM0_RSVD1
.set BPM_ADC_DSM__SW0, CYREG_DSM0_SW0
.set BPM_ADC_DSM__SW2, CYREG_DSM0_SW2
.set BPM_ADC_DSM__SW3, CYREG_DSM0_SW3
.set BPM_ADC_DSM__SW4, CYREG_DSM0_SW4
.set BPM_ADC_DSM__SW6, CYREG_DSM0_SW6
.set BPM_ADC_DSM__TR0, CYREG_NPUMP_DSM_TR0
.set BPM_ADC_DSM__TST0, CYREG_DSM0_TST0
.set BPM_ADC_DSM__TST1, CYREG_DSM0_TST1

/* BPM_ADC_Ext_CP_Clk */
.set BPM_ADC_Ext_CP_Clk__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set BPM_ADC_Ext_CP_Clk__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set BPM_ADC_Ext_CP_Clk__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set BPM_ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK, 0x07
.set BPM_ADC_Ext_CP_Clk__INDEX, 0x00
.set BPM_ADC_Ext_CP_Clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set BPM_ADC_Ext_CP_Clk__PM_ACT_MSK, 0x01
.set BPM_ADC_Ext_CP_Clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set BPM_ADC_Ext_CP_Clk__PM_STBY_MSK, 0x01

/* BPM_ADC_IRQ */
.set BPM_ADC_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set BPM_ADC_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set BPM_ADC_IRQ__INTC_MASK, 0x20000000
.set BPM_ADC_IRQ__INTC_NUMBER, 29
.set BPM_ADC_IRQ__INTC_PRIOR_NUM, 7
.set BPM_ADC_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_29
.set BPM_ADC_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set BPM_ADC_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* BPM_ADC_theACLK */
.set BPM_ADC_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set BPM_ADC_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set BPM_ADC_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set BPM_ADC_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set BPM_ADC_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set BPM_ADC_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set BPM_ADC_theACLK__INDEX, 0x00
.set BPM_ADC_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set BPM_ADC_theACLK__PM_ACT_MSK, 0x01
.set BPM_ADC_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set BPM_ADC_theACLK__PM_STBY_MSK, 0x01

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x04
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x10
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x10

/* lcd_isr */
.set lcd_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set lcd_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set lcd_isr__INTC_MASK, 0x02
.set lcd_isr__INTC_NUMBER, 1
.set lcd_isr__INTC_PRIOR_NUM, 7
.set lcd_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set lcd_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set lcd_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* sax_clk */
.set sax_clk__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set sax_clk__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set sax_clk__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set sax_clk__CFG2_SRC_SEL_MASK, 0x07
.set sax_clk__INDEX, 0x02
.set sax_clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set sax_clk__PM_ACT_MSK, 0x04
.set sax_clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set sax_clk__PM_STBY_MSK, 0x04

/* sax_isr */
.set sax_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set sax_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set sax_isr__INTC_MASK, 0x08
.set sax_isr__INTC_NUMBER, 3
.set sax_isr__INTC_PRIOR_NUM, 0
.set sax_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set sax_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set sax_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* PianoDac_viDAC8 */
.set PianoDac_viDAC8__CR0, CYREG_DAC3_CR0
.set PianoDac_viDAC8__CR1, CYREG_DAC3_CR1
.set PianoDac_viDAC8__D, CYREG_DAC3_D
.set PianoDac_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set PianoDac_viDAC8__PM_ACT_MSK, 0x08
.set PianoDac_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set PianoDac_viDAC8__PM_STBY_MSK, 0x08
.set PianoDac_viDAC8__STROBE, CYREG_DAC3_STROBE
.set PianoDac_viDAC8__SW0, CYREG_DAC3_SW0
.set PianoDac_viDAC8__SW2, CYREG_DAC3_SW2
.set PianoDac_viDAC8__SW3, CYREG_DAC3_SW3
.set PianoDac_viDAC8__SW4, CYREG_DAC3_SW4
.set PianoDac_viDAC8__TR, CYREG_DAC3_TR
.set PianoDac_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC3_M1
.set PianoDac_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC3_M2
.set PianoDac_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC3_M3
.set PianoDac_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC3_M4
.set PianoDac_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC3_M5
.set PianoDac_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC3_M6
.set PianoDac_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC3_M7
.set PianoDac_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC3_M8
.set PianoDac_viDAC8__TST, CYREG_DAC3_TST

/* PITCH_ADC_ADC_SAR */
.set PITCH_ADC_ADC_SAR__CLK, CYREG_SAR1_CLK
.set PITCH_ADC_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set PITCH_ADC_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set PITCH_ADC_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set PITCH_ADC_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set PITCH_ADC_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set PITCH_ADC_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set PITCH_ADC_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set PITCH_ADC_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set PITCH_ADC_ADC_SAR__PM_ACT_MSK, 0x02
.set PITCH_ADC_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set PITCH_ADC_ADC_SAR__PM_STBY_MSK, 0x02
.set PITCH_ADC_ADC_SAR__SW0, CYREG_SAR1_SW0
.set PITCH_ADC_ADC_SAR__SW2, CYREG_SAR1_SW2
.set PITCH_ADC_ADC_SAR__SW3, CYREG_SAR1_SW3
.set PITCH_ADC_ADC_SAR__SW4, CYREG_SAR1_SW4
.set PITCH_ADC_ADC_SAR__SW6, CYREG_SAR1_SW6
.set PITCH_ADC_ADC_SAR__TR0, CYREG_SAR1_TR0
.set PITCH_ADC_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set PITCH_ADC_ADC_SAR__WRK1, CYREG_SAR1_WRK1

/* PITCH_ADC_Bypass */
.set PITCH_ADC_Bypass__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set PITCH_ADC_Bypass__0__MASK, 0x04
.set PITCH_ADC_Bypass__0__PC, CYREG_PRT0_PC2
.set PITCH_ADC_Bypass__0__PORT, 0
.set PITCH_ADC_Bypass__0__SHIFT, 2
.set PITCH_ADC_Bypass__AG, CYREG_PRT0_AG
.set PITCH_ADC_Bypass__AMUX, CYREG_PRT0_AMUX
.set PITCH_ADC_Bypass__BIE, CYREG_PRT0_BIE
.set PITCH_ADC_Bypass__BIT_MASK, CYREG_PRT0_BIT_MASK
.set PITCH_ADC_Bypass__BYP, CYREG_PRT0_BYP
.set PITCH_ADC_Bypass__CTL, CYREG_PRT0_CTL
.set PITCH_ADC_Bypass__DM0, CYREG_PRT0_DM0
.set PITCH_ADC_Bypass__DM1, CYREG_PRT0_DM1
.set PITCH_ADC_Bypass__DM2, CYREG_PRT0_DM2
.set PITCH_ADC_Bypass__DR, CYREG_PRT0_DR
.set PITCH_ADC_Bypass__INP_DIS, CYREG_PRT0_INP_DIS
.set PITCH_ADC_Bypass__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set PITCH_ADC_Bypass__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set PITCH_ADC_Bypass__LCD_EN, CYREG_PRT0_LCD_EN
.set PITCH_ADC_Bypass__MASK, 0x04
.set PITCH_ADC_Bypass__PORT, 0
.set PITCH_ADC_Bypass__PRT, CYREG_PRT0_PRT
.set PITCH_ADC_Bypass__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set PITCH_ADC_Bypass__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set PITCH_ADC_Bypass__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set PITCH_ADC_Bypass__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set PITCH_ADC_Bypass__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set PITCH_ADC_Bypass__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set PITCH_ADC_Bypass__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set PITCH_ADC_Bypass__PS, CYREG_PRT0_PS
.set PITCH_ADC_Bypass__SHIFT, 2
.set PITCH_ADC_Bypass__SLW, CYREG_PRT0_SLW

/* PITCH_ADC_IRQ */
.set PITCH_ADC_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set PITCH_ADC_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set PITCH_ADC_IRQ__INTC_MASK, 0x01
.set PITCH_ADC_IRQ__INTC_NUMBER, 0
.set PITCH_ADC_IRQ__INTC_PRIOR_NUM, 7
.set PITCH_ADC_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set PITCH_ADC_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set PITCH_ADC_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* PITCH_ADC_theACLK */
.set PITCH_ADC_theACLK__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set PITCH_ADC_theACLK__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set PITCH_ADC_theACLK__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set PITCH_ADC_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set PITCH_ADC_theACLK__INDEX, 0x01
.set PITCH_ADC_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set PITCH_ADC_theACLK__PM_ACT_MSK, 0x02
.set PITCH_ADC_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set PITCH_ADC_theACLK__PM_STBY_MSK, 0x02

/* piano_clk */
.set piano_clk__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set piano_clk__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set piano_clk__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set piano_clk__CFG2_SRC_SEL_MASK, 0x07
.set piano_clk__INDEX, 0x03
.set piano_clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set piano_clk__PM_ACT_MSK, 0x08
.set piano_clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set piano_clk__PM_STBY_MSK, 0x08

/* piano_isr */
.set piano_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set piano_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set piano_isr__INTC_MASK, 0x04
.set piano_isr__INTC_NUMBER, 2
.set piano_isr__INTC_PRIOR_NUM, 2
.set piano_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set piano_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set piano_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Audio_Out1 */
.set Audio_Out1__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set Audio_Out1__0__MASK, 0x80
.set Audio_Out1__0__PC, CYREG_PRT3_PC7
.set Audio_Out1__0__PORT, 3
.set Audio_Out1__0__SHIFT, 7
.set Audio_Out1__AG, CYREG_PRT3_AG
.set Audio_Out1__AMUX, CYREG_PRT3_AMUX
.set Audio_Out1__BIE, CYREG_PRT3_BIE
.set Audio_Out1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Audio_Out1__BYP, CYREG_PRT3_BYP
.set Audio_Out1__CTL, CYREG_PRT3_CTL
.set Audio_Out1__DM0, CYREG_PRT3_DM0
.set Audio_Out1__DM1, CYREG_PRT3_DM1
.set Audio_Out1__DM2, CYREG_PRT3_DM2
.set Audio_Out1__DR, CYREG_PRT3_DR
.set Audio_Out1__INP_DIS, CYREG_PRT3_INP_DIS
.set Audio_Out1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Audio_Out1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Audio_Out1__LCD_EN, CYREG_PRT3_LCD_EN
.set Audio_Out1__MASK, 0x80
.set Audio_Out1__PORT, 3
.set Audio_Out1__PRT, CYREG_PRT3_PRT
.set Audio_Out1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Audio_Out1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Audio_Out1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Audio_Out1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Audio_Out1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Audio_Out1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Audio_Out1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Audio_Out1__PS, CYREG_PRT3_PS
.set Audio_Out1__SHIFT, 7
.set Audio_Out1__SLW, CYREG_PRT3_SLW

/* Audio_Out2 */
.set Audio_Out2__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set Audio_Out2__0__MASK, 0x40
.set Audio_Out2__0__PC, CYREG_PRT3_PC6
.set Audio_Out2__0__PORT, 3
.set Audio_Out2__0__SHIFT, 6
.set Audio_Out2__AG, CYREG_PRT3_AG
.set Audio_Out2__AMUX, CYREG_PRT3_AMUX
.set Audio_Out2__BIE, CYREG_PRT3_BIE
.set Audio_Out2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Audio_Out2__BYP, CYREG_PRT3_BYP
.set Audio_Out2__CTL, CYREG_PRT3_CTL
.set Audio_Out2__DM0, CYREG_PRT3_DM0
.set Audio_Out2__DM1, CYREG_PRT3_DM1
.set Audio_Out2__DM2, CYREG_PRT3_DM2
.set Audio_Out2__DR, CYREG_PRT3_DR
.set Audio_Out2__INP_DIS, CYREG_PRT3_INP_DIS
.set Audio_Out2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Audio_Out2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Audio_Out2__LCD_EN, CYREG_PRT3_LCD_EN
.set Audio_Out2__MASK, 0x40
.set Audio_Out2__PORT, 3
.set Audio_Out2__PRT, CYREG_PRT3_PRT
.set Audio_Out2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Audio_Out2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Audio_Out2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Audio_Out2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Audio_Out2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Audio_Out2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Audio_Out2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Audio_Out2__PS, CYREG_PRT3_PS
.set Audio_Out2__SHIFT, 6
.set Audio_Out2__SLW, CYREG_PRT3_SLW

/* LCD_Char_1_LCDPort */
.set LCD_Char_1_LCDPort__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set LCD_Char_1_LCDPort__0__MASK, 0x01
.set LCD_Char_1_LCDPort__0__PC, CYREG_PRT2_PC0
.set LCD_Char_1_LCDPort__0__PORT, 2
.set LCD_Char_1_LCDPort__0__SHIFT, 0
.set LCD_Char_1_LCDPort__1__INTTYPE, CYREG_PICU2_INTTYPE1
.set LCD_Char_1_LCDPort__1__MASK, 0x02
.set LCD_Char_1_LCDPort__1__PC, CYREG_PRT2_PC1
.set LCD_Char_1_LCDPort__1__PORT, 2
.set LCD_Char_1_LCDPort__1__SHIFT, 1
.set LCD_Char_1_LCDPort__2__INTTYPE, CYREG_PICU2_INTTYPE2
.set LCD_Char_1_LCDPort__2__MASK, 0x04
.set LCD_Char_1_LCDPort__2__PC, CYREG_PRT2_PC2
.set LCD_Char_1_LCDPort__2__PORT, 2
.set LCD_Char_1_LCDPort__2__SHIFT, 2
.set LCD_Char_1_LCDPort__3__INTTYPE, CYREG_PICU2_INTTYPE3
.set LCD_Char_1_LCDPort__3__MASK, 0x08
.set LCD_Char_1_LCDPort__3__PC, CYREG_PRT2_PC3
.set LCD_Char_1_LCDPort__3__PORT, 2
.set LCD_Char_1_LCDPort__3__SHIFT, 3
.set LCD_Char_1_LCDPort__4__INTTYPE, CYREG_PICU2_INTTYPE4
.set LCD_Char_1_LCDPort__4__MASK, 0x10
.set LCD_Char_1_LCDPort__4__PC, CYREG_PRT2_PC4
.set LCD_Char_1_LCDPort__4__PORT, 2
.set LCD_Char_1_LCDPort__4__SHIFT, 4
.set LCD_Char_1_LCDPort__5__INTTYPE, CYREG_PICU2_INTTYPE5
.set LCD_Char_1_LCDPort__5__MASK, 0x20
.set LCD_Char_1_LCDPort__5__PC, CYREG_PRT2_PC5
.set LCD_Char_1_LCDPort__5__PORT, 2
.set LCD_Char_1_LCDPort__5__SHIFT, 5
.set LCD_Char_1_LCDPort__6__INTTYPE, CYREG_PICU2_INTTYPE6
.set LCD_Char_1_LCDPort__6__MASK, 0x40
.set LCD_Char_1_LCDPort__6__PC, CYREG_PRT2_PC6
.set LCD_Char_1_LCDPort__6__PORT, 2
.set LCD_Char_1_LCDPort__6__SHIFT, 6
.set LCD_Char_1_LCDPort__AG, CYREG_PRT2_AG
.set LCD_Char_1_LCDPort__AMUX, CYREG_PRT2_AMUX
.set LCD_Char_1_LCDPort__BIE, CYREG_PRT2_BIE
.set LCD_Char_1_LCDPort__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LCD_Char_1_LCDPort__BYP, CYREG_PRT2_BYP
.set LCD_Char_1_LCDPort__CTL, CYREG_PRT2_CTL
.set LCD_Char_1_LCDPort__DM0, CYREG_PRT2_DM0
.set LCD_Char_1_LCDPort__DM1, CYREG_PRT2_DM1
.set LCD_Char_1_LCDPort__DM2, CYREG_PRT2_DM2
.set LCD_Char_1_LCDPort__DR, CYREG_PRT2_DR
.set LCD_Char_1_LCDPort__INP_DIS, CYREG_PRT2_INP_DIS
.set LCD_Char_1_LCDPort__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LCD_Char_1_LCDPort__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LCD_Char_1_LCDPort__LCD_EN, CYREG_PRT2_LCD_EN
.set LCD_Char_1_LCDPort__MASK, 0x7F
.set LCD_Char_1_LCDPort__PORT, 2
.set LCD_Char_1_LCDPort__PRT, CYREG_PRT2_PRT
.set LCD_Char_1_LCDPort__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LCD_Char_1_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LCD_Char_1_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LCD_Char_1_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LCD_Char_1_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LCD_Char_1_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LCD_Char_1_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LCD_Char_1_LCDPort__PS, CYREG_PRT2_PS
.set LCD_Char_1_LCDPort__SHIFT, 0
.set LCD_Char_1_LCDPort__SLW, CYREG_PRT2_SLW

/* Inst_Switch */
.set Inst_Switch__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set Inst_Switch__0__MASK, 0x20
.set Inst_Switch__0__PC, CYREG_PRT3_PC5
.set Inst_Switch__0__PORT, 3
.set Inst_Switch__0__SHIFT, 5
.set Inst_Switch__AG, CYREG_PRT3_AG
.set Inst_Switch__AMUX, CYREG_PRT3_AMUX
.set Inst_Switch__BIE, CYREG_PRT3_BIE
.set Inst_Switch__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Inst_Switch__BYP, CYREG_PRT3_BYP
.set Inst_Switch__CTL, CYREG_PRT3_CTL
.set Inst_Switch__DM0, CYREG_PRT3_DM0
.set Inst_Switch__DM1, CYREG_PRT3_DM1
.set Inst_Switch__DM2, CYREG_PRT3_DM2
.set Inst_Switch__DR, CYREG_PRT3_DR
.set Inst_Switch__INP_DIS, CYREG_PRT3_INP_DIS
.set Inst_Switch__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Inst_Switch__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Inst_Switch__LCD_EN, CYREG_PRT3_LCD_EN
.set Inst_Switch__MASK, 0x20
.set Inst_Switch__PORT, 3
.set Inst_Switch__PRT, CYREG_PRT3_PRT
.set Inst_Switch__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Inst_Switch__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Inst_Switch__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Inst_Switch__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Inst_Switch__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Inst_Switch__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Inst_Switch__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Inst_Switch__PS, CYREG_PRT3_PS
.set Inst_Switch__SHIFT, 5
.set Inst_Switch__SLW, CYREG_PRT3_SLW

/* Mode_Switch */
.set Mode_Switch__0__INTTYPE, CYREG_PICU6_INTTYPE6
.set Mode_Switch__0__MASK, 0x40
.set Mode_Switch__0__PC, CYREG_PRT6_PC6
.set Mode_Switch__0__PORT, 6
.set Mode_Switch__0__SHIFT, 6
.set Mode_Switch__AG, CYREG_PRT6_AG
.set Mode_Switch__AMUX, CYREG_PRT6_AMUX
.set Mode_Switch__BIE, CYREG_PRT6_BIE
.set Mode_Switch__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Mode_Switch__BYP, CYREG_PRT6_BYP
.set Mode_Switch__CTL, CYREG_PRT6_CTL
.set Mode_Switch__DM0, CYREG_PRT6_DM0
.set Mode_Switch__DM1, CYREG_PRT6_DM1
.set Mode_Switch__DM2, CYREG_PRT6_DM2
.set Mode_Switch__DR, CYREG_PRT6_DR
.set Mode_Switch__INP_DIS, CYREG_PRT6_INP_DIS
.set Mode_Switch__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Mode_Switch__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Mode_Switch__LCD_EN, CYREG_PRT6_LCD_EN
.set Mode_Switch__MASK, 0x40
.set Mode_Switch__PORT, 6
.set Mode_Switch__PRT, CYREG_PRT6_PRT
.set Mode_Switch__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Mode_Switch__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Mode_Switch__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Mode_Switch__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Mode_Switch__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Mode_Switch__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Mode_Switch__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Mode_Switch__PS, CYREG_PRT6_PS
.set Mode_Switch__SHIFT, 6
.set Mode_Switch__SLW, CYREG_PRT6_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 19
.set CYDEV_CHIP_DIE_PSOC4A, 11
.set CYDEV_CHIP_DIE_PSOC5LP, 18
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 11
.set CYDEV_CHIP_MEMBER_4C, 16
.set CYDEV_CHIP_MEMBER_4D, 7
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 12
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 10
.set CYDEV_CHIP_MEMBER_4I, 15
.set CYDEV_CHIP_MEMBER_4J, 8
.set CYDEV_CHIP_MEMBER_4K, 9
.set CYDEV_CHIP_MEMBER_4L, 14
.set CYDEV_CHIP_MEMBER_4M, 13
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 18
.set CYDEV_CHIP_MEMBER_5B, 17
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000000F
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
