<stg><name>myproject</name>


<trans_list>

<trans id="110" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="112" op_0_bw="112" op_1_bw="112">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:10  %x_V_read = call i112 @_ssdm_op_Read.ap_vld.i112P(i112* %x_V)

]]></Node>
<StgValue><ssdm name="x_V_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="7" op_1_bw="112" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:11  %tmp = call i7 @_ssdm_op_PartSelect.i7.i112.i32.i32(i112 %x_V_read, i32 105, i32 111)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="112" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:12  %tmp_1 = call i7 @_ssdm_op_PartSelect.i7.i112.i32.i32(i112 %x_V_read, i32 14, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="7" op_1_bw="112" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:14  %p_Val2_4 = call i7 @_ssdm_op_PartSelect.i7.i112.i32.i32(i112 %x_V_read, i32 98, i32 104)

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="14" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:32  %sext_ln1118_1 = sext i7 %p_Val2_4 to i14

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:33  %sext_ln1192_4 = sext i7 %tmp to i16

]]></Node>
<StgValue><ssdm name="sext_ln1192_4"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="7" op_1_bw="112" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:34  %tmp_3 = call i7 @_ssdm_op_PartSelect.i7.i112.i32.i32(i112 %x_V_read, i32 28, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:35  %r_V_5 = mul i14 %sext_ln1118_1, %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:36  %sext_ln1192_5 = sext i14 %r_V_5 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1192_5"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:37  %mul_ln1192_2 = mul i16 %sext_ln1192_4, %sext_ln1192_5

]]></Node>
<StgValue><ssdm name="mul_ln1192_2"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="13" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:39  %trunc_ln1192 = trunc i14 %r_V_5 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1192"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="7" op_1_bw="112" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:61  %tmp_4 = call i7 @_ssdm_op_PartSelect.i7.i112.i32.i32(i112 %x_V_read, i32 21, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="6" op_1_bw="112" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:71  %tmp_s = call i6 @_ssdm_op_PartSelect.i6.i112.i32.i32(i112 %x_V_read, i32 21, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:0  call void (...)* @_ssdm_op_SpecBitsMap(i7* %y_4_V), !map !133

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:1  call void (...)* @_ssdm_op_SpecBitsMap(i7* %y_3_V), !map !139

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:2  call void (...)* @_ssdm_op_SpecBitsMap(i7* %y_2_V), !map !145

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:3  call void (...)* @_ssdm_op_SpecBitsMap(i7* %y_1_V), !map !151

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:4  call void (...)* @_ssdm_op_SpecBitsMap(i7* %y_0_V), !map !157

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="112">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:5  call void (...)* @_ssdm_op_SpecBitsMap(i112* %x_V), !map !163

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:6  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="112" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:7  call void (...)* @_ssdm_op_SpecInterface(i112* %x_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="7" op_3_bw="7" op_4_bw="7" op_5_bw="7" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="0" op_20_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:8  call void (...)* @_ssdm_op_SpecInterface(i7* %y_0_V, i7* %y_1_V, i7* %y_2_V, i7* %y_3_V, i7* %y_4_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln32"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:9  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln33"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="13" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:13  %sext_ln1192 = sext i7 %tmp_1 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1192"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:15  %r_V = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp, i1 false)

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="13" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:16  %sext_ln1192_1 = sext i8 %r_V to i13

]]></Node>
<StgValue><ssdm name="sext_ln1192_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:17  %mul_ln1192 = mul i13 %sext_ln1192, %sext_ln1192_1

]]></Node>
<StgValue><ssdm name="mul_ln1192"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:18  %shl_ln = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %mul_ln1192, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:19  %rhs_V = call i15 @_ssdm_op_BitConcatenate.i15.i7.i8(i7 %tmp, i8 0)

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:20  %sext_ln1192_2 = sext i15 %rhs_V to i16

]]></Node>
<StgValue><ssdm name="sext_ln1192_2"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:21  %sub_ln1192 = sub i16 %sext_ln1192_2, %shl_ln

]]></Node>
<StgValue><ssdm name="sub_ln1192"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:22  %mul_ln1192_1 = mul i13 %sext_ln1192, %sext_ln1192

]]></Node>
<StgValue><ssdm name="mul_ln1192_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:23  %shl_ln1192_1 = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %mul_ln1192_1, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:24  %add_ln1192 = add i16 %sub_ln1192, %shl_ln1192_1

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:25  %rhs_V_1 = call i15 @_ssdm_op_BitConcatenate.i15.i7.i8(i7 %tmp_1, i8 0)

]]></Node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:26  %sext_ln1192_3 = sext i15 %rhs_V_1 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1192_3"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:27  %sub_ln1192_1 = sub i16 %add_ln1192, %sext_ln1192_3

]]></Node>
<StgValue><ssdm name="sub_ln1192_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:28  %ret_V = add i16 -3072, %sub_ln1192_1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:29  %trunc_ln = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %ret_V, i32 9, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:30  call void @_ssdm_op_Write.ap_vld.i7P(i7* %y_0_V, i7 %trunc_ln)

]]></Node>
<StgValue><ssdm name="write_ln50"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="10" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:31  %sext_ln1118 = sext i7 %p_Val2_4 to i10

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:38  %shl_ln1192_2 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %mul_ln1192_2, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_2"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="19" op_0_bw="19" op_1_bw="13" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:40  %shl_ln1192_3 = call i19 @_ssdm_op_BitConcatenate.i19.i13.i6(i13 %trunc_ln1192, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_3"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:41  %sub_ln1192_2 = sub i19 %shl_ln1192_3, %shl_ln1192_2

]]></Node>
<StgValue><ssdm name="sub_ln1192_2"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:42  %r_V_2 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %p_Val2_4, i1 false)

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="13" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:43  %sext_ln1118_2 = sext i8 %r_V_2 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="13" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:44  %sext_ln1118_3 = sext i7 %tmp to i13

]]></Node>
<StgValue><ssdm name="sext_ln1118_3"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:45  %mul_ln1192_3 = mul i13 %sext_ln1118_3, %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1192_3"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="19" op_0_bw="19" op_1_bw="13" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:46  %shl_ln1192_4 = call i19 @_ssdm_op_BitConcatenate.i19.i13.i6(i13 %mul_ln1192_3, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_4"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:47  %add_ln1192_2 = add i19 %sub_ln1192_2, %shl_ln1192_4

]]></Node>
<StgValue><ssdm name="add_ln1192_2"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="13" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:48  %sext_ln1118_4 = sext i7 %p_Val2_4 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1118_4"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="13" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:49  %sext_ln1118_5 = sext i7 %tmp_3 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1118_5"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:50  %mul_ln1192_4 = mul i13 %sext_ln1118_5, %sext_ln1118_4

]]></Node>
<StgValue><ssdm name="mul_ln1192_4"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="19" op_0_bw="19" op_1_bw="13" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:51  %shl_ln1192_5 = call i19 @_ssdm_op_BitConcatenate.i19.i13.i6(i13 %mul_ln1192_4, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_5"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:52  %sub_ln1192_3 = sub i19 %add_ln1192_2, %shl_ln1192_5

]]></Node>
<StgValue><ssdm name="sub_ln1192_3"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:53  %shl_ln1 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %p_Val2_4, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:54  %sext_ln1118_6 = sext i9 %shl_ln1 to i10

]]></Node>
<StgValue><ssdm name="sext_ln1118_6"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:55  %r_V_6 = sub i10 %sext_ln1118_6, %sext_ln1118

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="19" op_0_bw="19" op_1_bw="10" op_2_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:56  %rhs_V_2 = call i19 @_ssdm_op_BitConcatenate.i19.i10.i9(i10 %r_V_6, i9 0)

]]></Node>
<StgValue><ssdm name="rhs_V_2"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:57  %sub_ln1192_4 = sub i19 %sub_ln1192_3, %rhs_V_2

]]></Node>
<StgValue><ssdm name="sub_ln1192_4"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:58  %ret_V_1 = add i19 -28672, %sub_ln1192_4

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="7" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:59  %trunc_ln708_1 = call i7 @_ssdm_op_PartSelect.i7.i19.i32.i32(i19 %ret_V_1, i32 12, i32 18)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:60  call void @_ssdm_op_Write.ap_vld.i7P(i7* %y_1_V, i7 %trunc_ln708_1)

]]></Node>
<StgValue><ssdm name="write_ln51"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="13" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:62  %sext_ln1192_6 = sext i7 %tmp_4 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1192_6"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="7" op_2_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:63  %rhs_V_8 = call i16 @_ssdm_op_BitConcatenate.i16.i7.i9(i7 %p_Val2_4, i9 0)

]]></Node>
<StgValue><ssdm name="rhs_V_8"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:64  %sub_ln1192_5 = sub i16 0, %rhs_V_8

]]></Node>
<StgValue><ssdm name="sub_ln1192_5"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:65  %r_V_7 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_4, i1 false)

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:66  %sext_ln1192_7 = sext i8 %r_V_7 to i10

]]></Node>
<StgValue><ssdm name="sext_ln1192_7"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="13" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:67  %sext_ln1192_8 = sext i8 %r_V_7 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1192_8"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:68  %mul_ln1192_5 = mul i13 %sext_ln1192_6, %sext_ln1192_8

]]></Node>
<StgValue><ssdm name="mul_ln1192_5"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:69  %shl_ln1192_6 = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %mul_ln1192_5, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_6"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:70  %sub_ln1192_6 = sub i16 %sub_ln1192_5, %shl_ln1192_6

]]></Node>
<StgValue><ssdm name="sub_ln1192_6"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:72  %shl_ln1192_7 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %tmp_s, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_7"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:73  %sub_ln1192_7 = sub i10 %shl_ln1192_7, %sext_ln1192_7

]]></Node>
<StgValue><ssdm name="sub_ln1192_7"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:74  %shl_ln1192_8 = call i16 @_ssdm_op_BitConcatenate.i16.i10.i6(i10 %sub_ln1192_7, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_8"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:75  %add_ln1192_4 = add i16 %sub_ln1192_6, %shl_ln1192_8

]]></Node>
<StgValue><ssdm name="add_ln1192_4"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:76  %ret_V_2 = add i16 -1536, %add_ln1192_4

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:77  %trunc_ln708_2 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %ret_V_2, i32 9, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln708_2"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:78  call void @_ssdm_op_Write.ap_vld.i7P(i7* %y_2_V, i7 %trunc_ln708_2)

]]></Node>
<StgValue><ssdm name="write_ln52"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:79  %mul_ln1192_6 = mul i13 %sext_ln1118_4, %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1192_6"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:80  %shl_ln1192_9 = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %mul_ln1192_6, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_9"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:81  %rhs_V_9 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %p_Val2_4, i6 0)

]]></Node>
<StgValue><ssdm name="rhs_V_9"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:82  %sext_ln1192_9 = sext i13 %rhs_V_9 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1192_9"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:83  %sub_ln1192_8 = sub i16 %sext_ln1192_9, %shl_ln1192_9

]]></Node>
<StgValue><ssdm name="sub_ln1192_8"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:84  %rhs_V_5 = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %tmp, i7 0)

]]></Node>
<StgValue><ssdm name="rhs_V_5"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:85  %sext_ln1192_10 = sext i14 %rhs_V_5 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1192_10"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:86  %sub_ln1192_9 = sub i16 %sub_ln1192_8, %sext_ln1192_10

]]></Node>
<StgValue><ssdm name="sub_ln1192_9"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:87  %rhs_V_6 = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %tmp_4, i7 0)

]]></Node>
<StgValue><ssdm name="rhs_V_6"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:88  %sext_ln1192_11 = sext i14 %rhs_V_6 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1192_11"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:89  %sub_ln1192_10 = sub i16 %sub_ln1192_9, %sext_ln1192_11

]]></Node>
<StgValue><ssdm name="sub_ln1192_10"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:90  %ret_V_3 = add i16 -2048, %sub_ln1192_10

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:91  %trunc_ln708_3 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %ret_V_3, i32 9, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln708_3"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:92  call void @_ssdm_op_Write.ap_vld.i7P(i7* %y_3_V, i7 %trunc_ln708_3)

]]></Node>
<StgValue><ssdm name="write_ln53"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="17" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:93  %sext_ln703 = sext i16 %rhs_V_8 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="7" op_2_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:94  %rhs_V_7 = call i16 @_ssdm_op_BitConcatenate.i16.i7.i9(i7 %tmp, i9 0)

]]></Node>
<StgValue><ssdm name="rhs_V_7"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="17" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:95  %sext_ln728 = sext i16 %rhs_V_7 to i17

]]></Node>
<StgValue><ssdm name="sext_ln728"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:96  %ret_V_4 = sub i17 %sext_ln703, %sext_ln728

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="19" op_0_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:97  %sext_ln1192_12 = sext i17 %ret_V_4 to i19

]]></Node>
<StgValue><ssdm name="sext_ln1192_12"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:98  %mul_ln1192_7 = mul i13 %sext_ln1192_6, %sext_ln1192_6

]]></Node>
<StgValue><ssdm name="mul_ln1192_7"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="19" op_0_bw="19" op_1_bw="13" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:99  %shl_ln1192_s = call i19 @_ssdm_op_BitConcatenate.i19.i13.i6(i13 %mul_ln1192_7, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_s"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:100  %sub_ln1192_11 = sub i19 %sext_ln1192_12, %shl_ln1192_s

]]></Node>
<StgValue><ssdm name="sub_ln1192_11"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:101  %ret_V_5 = add i19 -16384, %sub_ln1192_11

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="7" op_0_bw="7" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:102  %trunc_ln708_4 = call i7 @_ssdm_op_PartSelect.i7.i19.i32.i32(i19 %ret_V_5, i32 12, i32 18)

]]></Node>
<StgValue><ssdm name="trunc_ln708_4"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:103  call void @_ssdm_op_Write.ap_vld.i7P(i7* %y_4_V, i7 %trunc_ln708_4)

]]></Node>
<StgValue><ssdm name="write_ln54"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:104  ret void

]]></Node>
<StgValue><ssdm name="ret_ln56"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
