Release 13.3 - xst O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "mb_system_xst.prj"
Verilog Include Directory          : {"C:\Xilinx\MyXilinx\150LXT\avg_detector_mb_rev5.0.6\mb_system\pcores\" "C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc6slx150tfgg676-3
Output File Name                   : "../implementation/mb_system.ngc"

---- Source Options
Top Module Name                    : mb_system

---- Target Options
Add IO Buffers                     : NO
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Xilinx\MyXilinx\150LXT\avg_detector_mb_rev5.0.6\mb_system\hdl\mb_system.v" into library work
Parsing module <mb_system>.
Parsing module <proc_sys_reset_0_wrapper>.
Parsing module <microblaze_0_intc_wrapper>.
Parsing module <microblaze_0_ilmb_wrapper>.
Parsing module <microblaze_0_i_bram_ctrl_wrapper>.
Parsing module <microblaze_0_dlmb_wrapper>.
Parsing module <microblaze_0_d_bram_ctrl_wrapper>.
Parsing module <microblaze_0_bram_block_wrapper>.
Parsing module <microblaze_0_wrapper>.
Parsing module <debug_module_wrapper>.
Parsing module <clock_generator_0_wrapper>.
Parsing module <axi_timer_0_wrapper>.
Parsing module <axi4lite_0_wrapper>.
Parsing module <axi4_0_wrapper>.
Parsing module <rs232_usb_wrapper>.
Parsing module <rs232_wrapper>.
Parsing module <push_buttons_3bits_wrapper>.
Parsing module <mcb_ddr3_wrapper>.
Parsing module <linear_flash_wrapper>.
Parsing module <leds_8bits_wrapper>.
Parsing module <ethernet_lite_wrapper>.
Parsing module <dip_switches_8bits_wrapper>.
Parsing module <axi_bram_ctrl_0_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mb_system>.
WARNING:HDLCompiler:1127 - "C:\Xilinx\MyXilinx\150LXT\avg_detector_mb_rev5.0.6\mb_system\hdl\mb_system.v" Line 417: Assignment to pgassign3 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Xilinx\MyXilinx\150LXT\avg_detector_mb_rev5.0.6\mb_system\hdl\mb_system.v" Line 418: Assignment to pgassign4 ignored, since the identifier is never used

Elaborating module <proc_sys_reset_0_wrapper>.
WARNING:HDLCompiler:1499 - "C:\Xilinx\MyXilinx\150LXT\avg_detector_mb_rev5.0.6\mb_system\hdl\mb_system.v" Line 2744: Empty module <proc_sys_reset_0_wrapper> remains a black box.

Elaborating module <microblaze_0_intc_wrapper>.
WARNING:HDLCompiler:1499 - "C:\Xilinx\MyXilinx\150LXT\avg_detector_mb_rev5.0.6\mb_system\hdl\mb_system.v" Line 2793: Empty module <microblaze_0_intc_wrapper> remains a black box.

Elaborating module <microblaze_0_ilmb_wrapper>.
WARNING:HDLCompiler:1499 - "C:\Xilinx\MyXilinx\150LXT\avg_detector_mb_rev5.0.6\mb_system\hdl\mb_system.v" Line 2840: Empty module <microblaze_0_ilmb_wrapper> remains a black box.

Elaborating module <microblaze_0_i_bram_ctrl_wrapper>.
WARNING:HDLCompiler:1499 - "C:\Xilinx\MyXilinx\150LXT\avg_detector_mb_rev5.0.6\mb_system\hdl\mb_system.v" Line 2895: Empty module <microblaze_0_i_bram_ctrl_wrapper> remains a black box.

Elaborating module <microblaze_0_dlmb_wrapper>.
WARNING:HDLCompiler:1499 - "C:\Xilinx\MyXilinx\150LXT\avg_detector_mb_rev5.0.6\mb_system\hdl\mb_system.v" Line 3060: Empty module <microblaze_0_dlmb_wrapper> remains a black box.

Elaborating module <microblaze_0_d_bram_ctrl_wrapper>.
WARNING:HDLCompiler:1499 - "C:\Xilinx\MyXilinx\150LXT\avg_detector_mb_rev5.0.6\mb_system\hdl\mb_system.v" Line 3115: Empty module <microblaze_0_d_bram_ctrl_wrapper> remains a black box.

Elaborating module <microblaze_0_bram_block_wrapper>.
WARNING:HDLCompiler:1499 - "C:\Xilinx\MyXilinx\150LXT\avg_detector_mb_rev5.0.6\mb_system\hdl\mb_system.v" Line 3280: Empty module <microblaze_0_bram_block_wrapper> remains a black box.

Elaborating module <microblaze_0_wrapper>.
WARNING:HDLCompiler:1499 - "C:\Xilinx\MyXilinx\150LXT\avg_detector_mb_rev5.0.6\mb_system\hdl\mb_system.v" Line 3313: Empty module <microblaze_0_wrapper> remains a black box.

Elaborating module <debug_module_wrapper>.
WARNING:HDLCompiler:1499 - "C:\Xilinx\MyXilinx\150LXT\avg_detector_mb_rev5.0.6\mb_system\hdl\mb_system.v" Line 4508: Empty module <debug_module_wrapper> remains a black box.

Elaborating module <clock_generator_0_wrapper>.
WARNING:HDLCompiler:1499 - "C:\Xilinx\MyXilinx\150LXT\avg_detector_mb_rev5.0.6\mb_system\hdl\mb_system.v" Line 4803: Empty module <clock_generator_0_wrapper> remains a black box.

Elaborating module <axi_timer_0_wrapper>.
WARNING:HDLCompiler:1499 - "C:\Xilinx\MyXilinx\150LXT\avg_detector_mb_rev5.0.6\mb_system\hdl\mb_system.v" Line 4858: Empty module <axi_timer_0_wrapper> remains a black box.

Elaborating module <axi4lite_0_wrapper>.
WARNING:HDLCompiler:1499 - "C:\Xilinx\MyXilinx\150LXT\avg_detector_mb_rev5.0.6\mb_system\hdl\mb_system.v" Line 4915: Empty module <axi4lite_0_wrapper> remains a black box.

Elaborating module <axi4_0_wrapper>.
WARNING:HDLCompiler:1499 - "C:\Xilinx\MyXilinx\150LXT\avg_detector_mb_rev5.0.6\mb_system\hdl\mb_system.v" Line 5328: Empty module <axi4_0_wrapper> remains a black box.

Elaborating module <rs232_usb_wrapper>.
WARNING:HDLCompiler:1499 - "C:\Xilinx\MyXilinx\150LXT\avg_detector_mb_rev5.0.6\mb_system\hdl\mb_system.v" Line 5741: Empty module <rs232_usb_wrapper> remains a black box.

Elaborating module <rs232_wrapper>.
WARNING:HDLCompiler:1499 - "C:\Xilinx\MyXilinx\150LXT\avg_detector_mb_rev5.0.6\mb_system\hdl\mb_system.v" Line 5790: Empty module <rs232_wrapper> remains a black box.

Elaborating module <push_buttons_3bits_wrapper>.
WARNING:HDLCompiler:1499 - "C:\Xilinx\MyXilinx\150LXT\avg_detector_mb_rev5.0.6\mb_system\hdl\mb_system.v" Line 5839: Empty module <push_buttons_3bits_wrapper> remains a black box.

Elaborating module <mcb_ddr3_wrapper>.
WARNING:HDLCompiler:1499 - "C:\Xilinx\MyXilinx\150LXT\avg_detector_mb_rev5.0.6\mb_system\hdl\mb_system.v" Line 5896: Empty module <mcb_ddr3_wrapper> remains a black box.

Elaborating module <linear_flash_wrapper>.
WARNING:HDLCompiler:1499 - "C:\Xilinx\MyXilinx\150LXT\avg_detector_mb_rev5.0.6\mb_system\hdl\mb_system.v" Line 6433: Empty module <linear_flash_wrapper> remains a black box.

Elaborating module <leds_8bits_wrapper>.
WARNING:HDLCompiler:1499 - "C:\Xilinx\MyXilinx\150LXT\avg_detector_mb_rev5.0.6\mb_system\hdl\mb_system.v" Line 6586: Empty module <leds_8bits_wrapper> remains a black box.

Elaborating module <ethernet_lite_wrapper>.
WARNING:HDLCompiler:1499 - "C:\Xilinx\MyXilinx\150LXT\avg_detector_mb_rev5.0.6\mb_system\hdl\mb_system.v" Line 6643: Empty module <ethernet_lite_wrapper> remains a black box.

Elaborating module <dip_switches_8bits_wrapper>.
WARNING:HDLCompiler:1499 - "C:\Xilinx\MyXilinx\150LXT\avg_detector_mb_rev5.0.6\mb_system\hdl\mb_system.v" Line 6744: Empty module <dip_switches_8bits_wrapper> remains a black box.

Elaborating module <axi_bram_ctrl_0_wrapper>.
WARNING:HDLCompiler:1499 - "C:\Xilinx\MyXilinx\150LXT\avg_detector_mb_rev5.0.6\mb_system\hdl\mb_system.v" Line 6801: Empty module <axi_bram_ctrl_0_wrapper> remains a black box.

Elaborating module <IOBUF>.
WARNING:HDLCompiler:634 - "C:\Xilinx\MyXilinx\150LXT\avg_detector_mb_rev5.0.6\mb_system\hdl\mb_system.v" Line 171: Net <axi4_0_S_ARLOCK[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Xilinx\MyXilinx\150LXT\avg_detector_mb_rev5.0.6\mb_system\hdl\mb_system.v" Line 183: Net <axi4_0_S_AWLOCK[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Xilinx\MyXilinx\150LXT\avg_detector_mb_rev5.0.6\mb_system\hdl\mb_system.v" Line 249: Net <axi4lite_0_S_ARLOCK[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Xilinx\MyXilinx\150LXT\avg_detector_mb_rev5.0.6\mb_system\hdl\mb_system.v" Line 260: Net <axi4lite_0_S_AWLOCK[3]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mb_system>.
    Related source file is "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v".
    Set property "BOX_TYPE = user_black_box" for instance <proc_sys_reset_0>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_intc>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_ilmb>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_i_bram_ctrl>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_dlmb>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_d_bram_ctrl>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_bram_block>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0>.
    Set property "BOX_TYPE = user_black_box" for instance <debug_module>.
    Set property "BOX_TYPE = user_black_box" for instance <clock_generator_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_timer_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi4lite_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi4_0>.
    Set property "BOX_TYPE = user_black_box" for instance <RS232_USB>.
    Set property "BOX_TYPE = user_black_box" for instance <RS232>.
    Set property "BOX_TYPE = user_black_box" for instance <Push_Buttons_3Bits>.
    Set property "BOX_TYPE = user_black_box" for instance <MCB_DDR3>.
    Set property "BOX_TYPE = user_black_box" for instance <Linear_Flash>.
    Set property "BOX_TYPE = user_black_box" for instance <LEDs_8Bits>.
    Set property "BOX_TYPE = user_black_box" for instance <Ethernet_Lite>.
    Set property "BOX_TYPE = user_black_box" for instance <DIP_Switches_8Bits>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_bram_ctrl_0>.
    Set property "BUFFER_TYPE = IBUF" for signal <Ethernet_Lite_TX_CLK>.
    Set property "BUFFER_TYPE = IBUF" for signal <Ethernet_Lite_RX_CLK>.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 453: Output port <Peripheral_Reset> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 453: Output port <Peripheral_aresetn> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 453: Output port <RstcPPCresetcore_0> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 453: Output port <RstcPPCresetchip_0> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 453: Output port <RstcPPCresetsys_0> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 453: Output port <RstcPPCresetcore_1> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 453: Output port <RstcPPCresetchip_1> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 453: Output port <RstcPPCresetsys_1> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 536: Output port <SPLB_CTRL_Sl_SSize> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 536: Output port <SPLB_CTRL_Sl_rdDBus> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 536: Output port <SPLB_CTRL_Sl_MBusy> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 536: Output port <SPLB_CTRL_Sl_MWrErr> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 536: Output port <SPLB_CTRL_Sl_MRdErr> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 536: Output port <SPLB_CTRL_Sl_rdWdAddr> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 536: Output port <SPLB_CTRL_Sl_MIRQ> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 536: Output port <S_AXI_CTRL_BRESP> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 536: Output port <S_AXI_CTRL_RDATA> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 536: Output port <S_AXI_CTRL_RRESP> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 536: Output port <Interrupt> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 536: Output port <SPLB_CTRL_Sl_addrAck> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 536: Output port <SPLB_CTRL_Sl_wait> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 536: Output port <SPLB_CTRL_Sl_rearbitrate> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 536: Output port <SPLB_CTRL_Sl_wrDAck> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 536: Output port <SPLB_CTRL_Sl_wrComp> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 536: Output port <SPLB_CTRL_Sl_rdDAck> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 536: Output port <SPLB_CTRL_Sl_rdComp> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 536: Output port <SPLB_CTRL_Sl_wrBTerm> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 536: Output port <SPLB_CTRL_Sl_rdBTerm> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 536: Output port <S_AXI_CTRL_AWREADY> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 536: Output port <S_AXI_CTRL_WREADY> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 536: Output port <S_AXI_CTRL_BVALID> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 536: Output port <S_AXI_CTRL_ARREADY> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 536: Output port <S_AXI_CTRL_RVALID> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 651: Output port <SPLB_CTRL_Sl_SSize> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 651: Output port <SPLB_CTRL_Sl_rdDBus> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 651: Output port <SPLB_CTRL_Sl_MBusy> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 651: Output port <SPLB_CTRL_Sl_MWrErr> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 651: Output port <SPLB_CTRL_Sl_MRdErr> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 651: Output port <SPLB_CTRL_Sl_rdWdAddr> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 651: Output port <SPLB_CTRL_Sl_MIRQ> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 651: Output port <S_AXI_CTRL_BRESP> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 651: Output port <S_AXI_CTRL_RDATA> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 651: Output port <S_AXI_CTRL_RRESP> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 651: Output port <Interrupt> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 651: Output port <SPLB_CTRL_Sl_addrAck> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 651: Output port <SPLB_CTRL_Sl_wait> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 651: Output port <SPLB_CTRL_Sl_rearbitrate> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 651: Output port <SPLB_CTRL_Sl_wrDAck> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 651: Output port <SPLB_CTRL_Sl_wrComp> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 651: Output port <SPLB_CTRL_Sl_rdDAck> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 651: Output port <SPLB_CTRL_Sl_rdComp> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 651: Output port <SPLB_CTRL_Sl_wrBTerm> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 651: Output port <SPLB_CTRL_Sl_rdBTerm> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 651: Output port <S_AXI_CTRL_AWREADY> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 651: Output port <S_AXI_CTRL_WREADY> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 651: Output port <S_AXI_CTRL_BVALID> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 651: Output port <S_AXI_CTRL_ARREADY> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 651: Output port <S_AXI_CTRL_RVALID> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <LOCKSTEP_MASTER_OUT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <LOCKSTEP_OUT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <IPLB_M_ABus> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <IPLB_M_UABus> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <IPLB_M_BE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <IPLB_M_MSize> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <IPLB_M_priority> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <IPLB_M_size> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <IPLB_M_TAttribute> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <IPLB_M_type> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <IPLB_M_wrDBus> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <DPLB_M_ABus> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <DPLB_M_UABus> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <DPLB_M_BE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <DPLB_M_MSize> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <DPLB_M_priority> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <DPLB_M_size> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <DPLB_M_TAttribute> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <DPLB_M_type> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <DPLB_M_wrDBus> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <Trace_Instruction> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <Trace_PC> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <Trace_Reg_Addr> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <Trace_MSR_Reg> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <Trace_PID_Reg> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <Trace_New_Reg_Value> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <Trace_Exception_Kind> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <Trace_Data_Address> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <Trace_Data_Write_Value> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <Trace_Data_Byte_Enable> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL0_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL1_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL2_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL3_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL4_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL5_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL6_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL7_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL8_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL9_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL10_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL11_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL12_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL13_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL14_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL15_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <M0_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <M1_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <M2_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <M3_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <M4_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <M5_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <M6_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <M7_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <M8_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <M9_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <M10_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <M11_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <M12_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <M13_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <M14_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <M15_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <ICACHE_FSL_OUT_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <DCACHE_FSL_OUT_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <MB_Halted> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <MB_Error> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <IPLB_M_ABort> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <IPLB_M_busLock> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <IPLB_M_lockErr> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <IPLB_M_rdBurst> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <IPLB_M_request> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <IPLB_M_RNW> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <IPLB_M_wrBurst> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <DPLB_M_ABort> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <DPLB_M_busLock> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <DPLB_M_lockErr> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <DPLB_M_rdBurst> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <DPLB_M_request> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <DPLB_M_RNW> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <DPLB_M_wrBurst> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <Trace_Valid_Instr> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <Trace_Reg_Write> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <Trace_Exception_Taken> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <Trace_Jump_Taken> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <Trace_Delay_Slot> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <Trace_Data_Access> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <Trace_Data_Read> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <Trace_Data_Write> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <Trace_DCache_Req> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <Trace_DCache_Hit> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <Trace_DCache_Rdy> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <Trace_DCache_Read> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <Trace_ICache_Req> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <Trace_ICache_Hit> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <Trace_ICache_Rdy> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <Trace_OF_PipeRun> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <Trace_EX_PipeRun> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <Trace_MEM_PipeRun> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <Trace_MB_Halted> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <Trace_Jump_Hit> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL0_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL0_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL0_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL0_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL0_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL1_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL1_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL1_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL1_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL1_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL2_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL2_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL2_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL2_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL2_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL3_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL3_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL3_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL3_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL3_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL4_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL4_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL4_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL4_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL4_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL5_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL5_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL5_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL5_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL5_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL6_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL6_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL6_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL6_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL6_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL7_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL7_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL7_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL7_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL7_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL8_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL8_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL8_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL8_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL8_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL9_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL9_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL9_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL9_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL9_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL10_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL10_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL10_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL10_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL10_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL11_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL11_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL11_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL11_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL11_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL12_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL12_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL12_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL12_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL12_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL13_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL13_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL13_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL13_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL13_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL14_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL14_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL14_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL14_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL14_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL15_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL15_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL15_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL15_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <FSL15_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <M0_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <M0_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <S0_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <M1_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <M1_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <S1_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <M2_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <M2_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <S2_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <M3_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <M3_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <S3_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <M4_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <M4_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <S4_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <M5_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <M5_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <S5_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <M6_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <M6_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <S6_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <M7_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <M7_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <S7_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <M8_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <M8_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <S8_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <M9_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <M9_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <S9_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <M10_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <M10_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <S10_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <M11_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <M11_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <S11_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <M12_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <M12_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <S12_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <M13_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <M13_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <S13_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <M14_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <M14_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <S14_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <M15_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <M15_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <S15_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <ICACHE_FSL_IN_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <ICACHE_FSL_IN_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <ICACHE_FSL_OUT_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <ICACHE_FSL_OUT_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <ICACHE_FSL_OUT_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <DCACHE_FSL_IN_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <DCACHE_FSL_IN_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <DCACHE_FSL_OUT_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <DCACHE_FSL_OUT_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 755: Output port <DCACHE_FSL_OUT_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Sl_SSize> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Sl_rdDBus> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Sl_rdWdAddr> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Sl_MBusy> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Sl_MWrErr> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Sl_MRdErr> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Sl_MIRQ> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Dbg_Reg_En_1> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Dbg_Reg_En_2> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Dbg_Reg_En_3> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Dbg_Reg_En_4> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Dbg_Reg_En_5> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Dbg_Reg_En_6> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Dbg_Reg_En_7> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Interrupt> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Sl_addrAck> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Sl_wait> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Sl_rearbitrate> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Sl_wrDAck> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Sl_wrComp> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Sl_wrBTerm> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Sl_rdDAck> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Sl_rdComp> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Sl_rdBTerm> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Dbg_Clk_1> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Dbg_TDI_1> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Dbg_Capture_1> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Dbg_Shift_1> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Dbg_Update_1> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Dbg_Rst_1> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Dbg_Clk_2> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Dbg_TDI_2> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Dbg_Capture_2> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Dbg_Shift_2> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Dbg_Update_2> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Dbg_Rst_2> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Dbg_Clk_3> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Dbg_TDI_3> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Dbg_Capture_3> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Dbg_Shift_3> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Dbg_Update_3> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Dbg_Rst_3> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Dbg_Clk_4> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Dbg_TDI_4> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Dbg_Capture_4> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Dbg_Shift_4> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Dbg_Update_4> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Dbg_Rst_4> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Dbg_Clk_5> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Dbg_TDI_5> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Dbg_Capture_5> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Dbg_Shift_5> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Dbg_Update_5> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Dbg_Rst_5> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Dbg_Clk_6> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Dbg_TDI_6> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Dbg_Capture_6> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Dbg_Shift_6> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Dbg_Update_6> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Dbg_Rst_6> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Dbg_Clk_7> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Dbg_TDI_7> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Dbg_Capture_7> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Dbg_Shift_7> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Dbg_Update_7> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Dbg_Rst_7> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <bscan_tdi> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <bscan_reset> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <bscan_shift> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <bscan_update> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <bscan_capture> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <bscan_sel1> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <bscan_drck1> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Ext_JTAG_DRCK> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Ext_JTAG_RESET> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Ext_JTAG_SEL> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Ext_JTAG_CAPTURE> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Ext_JTAG_SHIFT> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Ext_JTAG_UPDATE> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1355: Output port <Ext_JTAG_TDI> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1505: Output port <CLKOUT3> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1505: Output port <CLKOUT4> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1505: Output port <CLKOUT5> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1505: Output port <CLKOUT6> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1505: Output port <CLKOUT7> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1505: Output port <CLKOUT8> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1505: Output port <CLKOUT9> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1505: Output port <CLKOUT10> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1505: Output port <CLKOUT11> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1505: Output port <CLKOUT12> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1505: Output port <CLKOUT13> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1505: Output port <CLKOUT14> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1505: Output port <CLKOUT15> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1505: Output port <CLKFBOUT> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1505: Output port <PSDONE> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1535: Output port <GenerateOut0> of the instance <axi_timer_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1535: Output port <GenerateOut1> of the instance <axi_timer_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1535: Output port <PWM0> of the instance <axi_timer_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <S_AXI_ARESET_OUT_N> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <S_AXI_BUSER> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <S_AXI_RUSER> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <M_AXI_AWREGION> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <M_AXI_AWQOS> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <M_AXI_AWUSER> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <M_AXI_WID> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <M_AXI_WUSER> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <M_AXI_ARREGION> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <M_AXI_ARQOS> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <M_AXI_ARUSER> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <S_AXI_CTRL_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <S_AXI_CTRL_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <S_AXI_CTRL_RRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_AW_TRANS_SEQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_AW_ARB_GRANT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_AR_TRANS_SEQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_AR_ARB_GRANT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_AW_TRANS_QUAL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_AW_ACCEPT_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_AW_ACTIVE_THREAD> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_AW_ACTIVE_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_AW_ACTIVE_REGION> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_AW_ERROR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_AW_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_AR_TRANS_QUAL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_AR_ACCEPT_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_AR_ACTIVE_THREAD> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_AR_ACTIVE_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_AR_ACTIVE_REGION> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_AR_ERROR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_AR_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_B_TRANS_SEQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_R_BEAT_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_R_TRANS_SEQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_AW_ISSUING_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_AR_ISSUING_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_W_BEAT_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_W_TRANS_SEQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_BID_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_RID_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_SR_SC_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_SR_SC_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_SR_SC_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_SR_SC_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_SR_SC_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_SR_SC_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_SR_SC_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_SR_SC_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_SR_SC_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_SC_SF_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_SC_SF_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_SC_SF_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_SC_SF_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_SC_SF_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_SC_SF_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_SC_SF_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_SC_SF_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_SC_SF_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_SF_CB_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_SF_CB_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_SF_CB_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_SF_CB_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_SF_CB_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_SF_CB_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_SF_CB_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_SF_CB_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_SF_CB_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_CB_MF_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_CB_MF_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_CB_MF_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_CB_MF_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_CB_MF_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_CB_MF_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_CB_MF_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_CB_MF_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_CB_MF_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_MF_MC_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_MF_MC_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_MF_MC_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_MF_MC_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_MF_MC_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_MF_MC_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_MF_MC_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_MF_MC_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_MF_MC_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_MC_MP_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_MC_MP_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_MC_MP_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_MC_MP_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_MC_MP_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_MC_MP_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_MC_MP_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_MC_MP_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_MC_MP_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_MP_MR_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_MP_MR_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_MP_MR_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_MP_MR_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_MP_MR_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_MP_MR_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_MP_MR_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_MP_MR_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_MP_MR_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <IRQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <S_AXI_CTRL_AWREADY> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <S_AXI_CTRL_WREADY> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <S_AXI_CTRL_BVALID> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <S_AXI_CTRL_ARREADY> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <S_AXI_CTRL_RVALID> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <INTERCONNECT_ARESET_OUT_N> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_BID_ERROR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1566: Output port <DEBUG_RID_ERROR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <S_AXI_ARESET_OUT_N> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <M_AXI_AWREGION> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <M_AXI_AWUSER> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <M_AXI_WID> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <M_AXI_WUSER> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <M_AXI_ARREGION> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <M_AXI_ARUSER> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <S_AXI_CTRL_BRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <S_AXI_CTRL_RDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <S_AXI_CTRL_RRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_AW_TRANS_SEQ> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_AW_ARB_GRANT> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_AR_TRANS_SEQ> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_AR_ARB_GRANT> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_AW_TRANS_QUAL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_AW_ACCEPT_CNT> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_AW_ACTIVE_THREAD> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_AW_ACTIVE_TARGET> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_AW_ACTIVE_REGION> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_AW_ERROR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_AW_TARGET> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_AR_TRANS_QUAL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_AR_ACCEPT_CNT> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_AR_ACTIVE_THREAD> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_AR_ACTIVE_TARGET> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_AR_ACTIVE_REGION> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_AR_ERROR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_AR_TARGET> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_B_TRANS_SEQ> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_R_BEAT_CNT> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_R_TRANS_SEQ> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_AW_ISSUING_CNT> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_AR_ISSUING_CNT> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_W_BEAT_CNT> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_W_TRANS_SEQ> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_BID_TARGET> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_RID_TARGET> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_SR_SC_ARADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_SR_SC_ARADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_SR_SC_AWADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_SR_SC_AWADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_SR_SC_BRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_SR_SC_RDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_SR_SC_RDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_SR_SC_WDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_SR_SC_WDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_SC_SF_ARADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_SC_SF_ARADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_SC_SF_AWADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_SC_SF_AWADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_SC_SF_BRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_SC_SF_RDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_SC_SF_RDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_SC_SF_WDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_SC_SF_WDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_SF_CB_ARADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_SF_CB_ARADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_SF_CB_AWADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_SF_CB_AWADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_SF_CB_BRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_SF_CB_RDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_SF_CB_RDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_SF_CB_WDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_SF_CB_WDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_CB_MF_ARADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_CB_MF_ARADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_CB_MF_AWADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_CB_MF_AWADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_CB_MF_BRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_CB_MF_RDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_CB_MF_RDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_CB_MF_WDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_CB_MF_WDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_MF_MC_ARADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_MF_MC_ARADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_MF_MC_AWADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_MF_MC_AWADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_MF_MC_BRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_MF_MC_RDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_MF_MC_RDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_MF_MC_WDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_MF_MC_WDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_MC_MP_ARADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_MC_MP_ARADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_MC_MP_AWADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_MC_MP_AWADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_MC_MP_BRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_MC_MP_RDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_MC_MP_RDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_MC_MP_WDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_MC_MP_WDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_MP_MR_ARADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_MP_MR_ARADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_MP_MR_AWADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_MP_MR_AWADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_MP_MR_BRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_MP_MR_RDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_MP_MR_RDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_MP_MR_WDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_MP_MR_WDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <IRQ> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <S_AXI_CTRL_AWREADY> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <S_AXI_CTRL_WREADY> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <S_AXI_CTRL_BVALID> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <S_AXI_CTRL_ARREADY> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <S_AXI_CTRL_RVALID> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <INTERCONNECT_ARESET_OUT_N> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_BID_ERROR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1775: Output port <DEBUG_RID_ERROR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 1984: Output port <Interrupt> of the instance <RS232_USB> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2011: Output port <Interrupt> of the instance <RS232> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2038: Output port <GPIO_IO_O> of the instance <Push_Buttons_3Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2038: Output port <GPIO_IO_T> of the instance <Push_Buttons_3Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2038: Output port <GPIO2_IO_O> of the instance <Push_Buttons_3Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2038: Output port <GPIO2_IO_T> of the instance <Push_Buttons_3Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2038: Output port <IP2INTC_Irpt> of the instance <Push_Buttons_3Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <s1_axi_bid> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <s1_axi_bresp> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <s1_axi_rid> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <s1_axi_rdata> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <s1_axi_rresp> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <s2_axi_bid> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <s2_axi_bresp> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <s2_axi_rid> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <s2_axi_rdata> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <s2_axi_rresp> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <s3_axi_bid> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <s3_axi_bresp> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <s3_axi_rid> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <s3_axi_rdata> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <s3_axi_rresp> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <s4_axi_bid> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <s4_axi_bresp> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <s4_axi_rid> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <s4_axi_rdata> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <s4_axi_rresp> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <s5_axi_bid> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <s5_axi_bresp> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <s5_axi_rid> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <s5_axi_rdata> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <s5_axi_rresp> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <pll_lock_bufpll_o> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <sysclk_2x_bufpll_o> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <sysclk_2x_180_bufpll_o> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <pll_ce_0_bufpll_o> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <pll_ce_90_bufpll_o> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <uo_done_cal> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <s1_axi_awready> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <s1_axi_wready> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <s1_axi_bvalid> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <s1_axi_arready> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <s1_axi_rlast> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <s1_axi_rvalid> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <s2_axi_awready> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <s2_axi_wready> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <s2_axi_bvalid> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <s2_axi_arready> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <s2_axi_rlast> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <s2_axi_rvalid> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <s3_axi_awready> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <s3_axi_wready> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <s3_axi_bvalid> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <s3_axi_arready> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <s3_axi_rlast> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <s3_axi_rvalid> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <s4_axi_awready> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <s4_axi_wready> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <s4_axi_bvalid> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <s4_axi_arready> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <s4_axi_rlast> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <s4_axi_rvalid> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <s5_axi_awready> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <s5_axi_wready> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <s5_axi_bvalid> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <s5_axi_arready> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <s5_axi_rlast> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2069: Output port <s5_axi_rvalid> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2340: Output port <S_AXI_REG_BRESP> of the instance <Linear_Flash> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2340: Output port <S_AXI_REG_RDATA> of the instance <Linear_Flash> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2340: Output port <S_AXI_REG_RRESP> of the instance <Linear_Flash> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2340: Output port <Mem_CE> of the instance <Linear_Flash> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2340: Output port <Mem_QWEN> of the instance <Linear_Flash> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2340: Output port <Mem_BEN> of the instance <Linear_Flash> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2340: Output port <MEM_DQ_PARITY_O> of the instance <Linear_Flash> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2340: Output port <MEM_DQ_PARITY_T> of the instance <Linear_Flash> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2340: Output port <S_AXI_REG_AWREADY> of the instance <Linear_Flash> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2340: Output port <S_AXI_REG_WREADY> of the instance <Linear_Flash> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2340: Output port <S_AXI_REG_BVALID> of the instance <Linear_Flash> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2340: Output port <S_AXI_REG_ARREADY> of the instance <Linear_Flash> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2340: Output port <S_AXI_REG_RVALID> of the instance <Linear_Flash> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2340: Output port <Mem_ADV_LDN> of the instance <Linear_Flash> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2340: Output port <Mem_LBON> of the instance <Linear_Flash> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2340: Output port <Mem_CKEN> of the instance <Linear_Flash> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2340: Output port <Mem_CRE> of the instance <Linear_Flash> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2340: Output port <Mem_RNW> of the instance <Linear_Flash> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2419: Output port <GPIO_IO_T> of the instance <LEDs_8Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2419: Output port <GPIO2_IO_O> of the instance <LEDs_8Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2419: Output port <GPIO2_IO_T> of the instance <LEDs_8Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2419: Output port <IP2INTC_Irpt> of the instance <LEDs_8Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2503: Output port <GPIO_IO_O> of the instance <DIP_Switches_8Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2503: Output port <GPIO_IO_T> of the instance <DIP_Switches_8Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2503: Output port <GPIO2_IO_O> of the instance <DIP_Switches_8Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2503: Output port <GPIO2_IO_T> of the instance <DIP_Switches_8Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2503: Output port <IP2INTC_Irpt> of the instance <DIP_Switches_8Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2534: Output port <S_AXI_CTRL_BRESP> of the instance <axi_bram_ctrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2534: Output port <S_AXI_CTRL_RDATA> of the instance <axi_bram_ctrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2534: Output port <S_AXI_CTRL_RRESP> of the instance <axi_bram_ctrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2534: Output port <BRAM_WE_B> of the instance <axi_bram_ctrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2534: Output port <BRAM_Addr_B> of the instance <axi_bram_ctrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2534: Output port <BRAM_WrData_B> of the instance <axi_bram_ctrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2534: Output port <ECC_Interrupt> of the instance <axi_bram_ctrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2534: Output port <ECC_UE> of the instance <axi_bram_ctrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2534: Output port <S_AXI_CTRL_AWREADY> of the instance <axi_bram_ctrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2534: Output port <S_AXI_CTRL_WREADY> of the instance <axi_bram_ctrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2534: Output port <S_AXI_CTRL_BVALID> of the instance <axi_bram_ctrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2534: Output port <S_AXI_CTRL_ARREADY> of the instance <axi_bram_ctrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2534: Output port <S_AXI_CTRL_RVALID> of the instance <axi_bram_ctrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2534: Output port <BRAM_Rst_B> of the instance <axi_bram_ctrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2534: Output port <BRAM_Clk_B> of the instance <axi_bram_ctrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/myxilinx/150lxt/avg_detector_mb_rev5.0.6/mb_system/hdl/mb_system.v" line 2534: Output port <BRAM_En_B> of the instance <axi_bram_ctrl_0> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <axi4_0_S_ARLOCK<3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi4_0_S_ARLOCK<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi4_0_S_AWLOCK<3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi4_0_S_AWLOCK<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi4lite_0_S_ARLOCK<3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi4lite_0_S_ARLOCK<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi4lite_0_S_AWLOCK<3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi4lite_0_S_AWLOCK<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <mb_system> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/push_buttons_3bits_wrapper.ngc>.
Reading core <../implementation/ethernet_lite_wrapper.ngc>.
Reading core <../implementation/dip_switches_8bits_wrapper.ngc>.
Reading core <../implementation/axi_bram_ctrl_0_wrapper.ngc>.
Reading core <../implementation/rs232_wrapper.ngc>.
Reading core <../implementation/rs232_usb_wrapper.ngc>.
Reading core <../implementation/proc_sys_reset_0_wrapper.ngc>.
Reading core <../implementation/clock_generator_0_wrapper.ngc>.
Reading core <../implementation/microblaze_0_ilmb_wrapper.ngc>.
Reading core <../implementation/microblaze_0_dlmb_wrapper.ngc>.
Reading core <../implementation/mcb_ddr3_wrapper.ngc>.
Reading core <../implementation/axi4lite_0_wrapper.ngc>.
Reading core <../implementation/axi4_0_wrapper.ngc>.
Reading core <../implementation/microblaze_0_wrapper.ngc>.
Reading core <../implementation/microblaze_0_intc_wrapper.ngc>.
Reading core <../implementation/microblaze_0_i_bram_ctrl_wrapper.ngc>.
Reading core <../implementation/microblaze_0_d_bram_ctrl_wrapper.ngc>.
Reading core <../implementation/debug_module_wrapper.ngc>.
Reading core <../implementation/axi_timer_0_wrapper.ngc>.
Reading core <../implementation/linear_flash_wrapper.ngc>.
Reading core <../implementation/leds_8bits_wrapper.ngc>.
Reading core <../implementation/microblaze_0_bram_block_wrapper.ngc>.
Loading core <push_buttons_3bits_wrapper> for timing and area information for instance <Push_Buttons_3Bits>.
Loading core <ethernet_lite_wrapper> for timing and area information for instance <Ethernet_Lite>.
Loading core <dip_switches_8bits_wrapper> for timing and area information for instance <DIP_Switches_8Bits>.
Loading core <axi_bram_ctrl_0_wrapper> for timing and area information for instance <axi_bram_ctrl_0>.
Loading core <rs232_wrapper> for timing and area information for instance <RS232>.
Loading core <rs232_usb_wrapper> for timing and area information for instance <RS232_USB>.
Loading core <proc_sys_reset_0_wrapper> for timing and area information for instance <proc_sys_reset_0>.
Loading core <clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <microblaze_0_ilmb_wrapper> for timing and area information for instance <microblaze_0_ilmb>.
Loading core <microblaze_0_dlmb_wrapper> for timing and area information for instance <microblaze_0_dlmb>.
Loading core <mcb_ddr3_wrapper> for timing and area information for instance <MCB_DDR3>.
Loading core <axi4lite_0_wrapper> for timing and area information for instance <axi4lite_0>.
Loading core <axi4_0_wrapper> for timing and area information for instance <axi4_0>.
Loading core <microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.
Loading core <microblaze_0_intc_wrapper> for timing and area information for instance <microblaze_0_intc>.
Loading core <microblaze_0_i_bram_ctrl_wrapper> for timing and area information for instance <microblaze_0_i_bram_ctrl>.
Loading core <microblaze_0_d_bram_ctrl_wrapper> for timing and area information for instance <microblaze_0_d_bram_ctrl>.
Loading core <debug_module_wrapper> for timing and area information for instance <debug_module>.
Loading core <axi_timer_0_wrapper> for timing and area information for instance <axi_timer_0>.
Loading core <linear_flash_wrapper> for timing and area information for instance <Linear_Flash>.
Loading core <leds_8bits_wrapper> for timing and area information for instance <LEDs_8Bits>.
Loading core <microblaze_0_bram_block_wrapper> for timing and area information for instance <microblaze_0_bram_block>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mb_system> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mb_system, actual ratio is 4.
INFO:Xst:2260 - The FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state21a> in Unit <Ethernet_Lite> is equivalent to the following 2 FFs/Latches : <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE21A> <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE19A> 
INFO:Xst:2260 - The FF/Latch <Ethernet_Lite/XEMAC_I/TX_DONE_D1_I> in Unit <Ethernet_Lite> is equivalent to the following FF/Latch : <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE24A> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <DIP_Switches_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0> in Unit <DIP_Switches_8Bits> is equivalent to the following FF/Latch : <DIP_Switches_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd1> in Unit <axi_bram_ctrl_0> is equivalent to the following FF/Latch : <axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <RS232/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <RS232> is equivalent to the following FF/Latch : <RS232/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <RS232_USB/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <RS232_USB> is equivalent to the following FF/Latch : <RS232_USB/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0> in Unit <MCB_DDR3> is equivalent to the following FF/Latch : <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1> in Unit <MCB_DDR3> is equivalent to the following 2 FFs/Latches : <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_1> <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_2> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4> in Unit <MCB_DDR3> is equivalent to the following FF/Latch : <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46> in Unit <MCB_DDR3> is equivalent to the following FF/Latch : <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2> in Unit <MCB_DDR3> is equivalent to the following 2 FFs/Latches : <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_1> <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_2> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3> in Unit <MCB_DDR3> is equivalent to the following FF/Latch : <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_4> in Unit <MCB_DDR3> is equivalent to the following FF/Latch : <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_4_1> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0> in Unit <axi4lite_0> is equivalent to the following 12 FFs/Latches : <axi4lite_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/interconnect_aresetn_resync_0>
   <axi4lite_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/interconnect_aresetn_resync_0> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_0> in Unit <axi4lite_0> is equivalent to the following 2 FFs/Latches : <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_1> <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_2> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_1> in Unit <axi4lite_0> is equivalent to the following 2 FFs/Latches : <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_1> <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_2> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_2> in Unit <axi4lite_0> is equivalent to the following FF/Latch : <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_2_1> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_3> in Unit <axi4lite_0> is equivalent to the following FF/Latch : <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_3_1> 
INFO:Xst:2260 - The FF/Latch <axi4_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0> in Unit <axi4_0> is equivalent to the following 2 FFs/Latches : <axi4_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0_1> <axi4_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0_2> 
INFO:Xst:2260 - The FF/Latch <axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0> in Unit <axi4_0> is equivalent to the following 2 FFs/Latches : <axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0> <axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync_0> 
INFO:Xst:2260 - The FF/Latch <axi4_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/reset> in Unit <axi4_0> is equivalent to the following FF/Latch : <axi4_0/gen_samd.crossbar_samd/reset> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2> in Unit <microblaze_0_intc> is equivalent to the following FF/Latch : <microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1> in Unit <microblaze_0_intc> is equivalent to the following FF/Latch : <microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> in Unit <axi_timer_0> is equivalent to the following FF/Latch : <axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> 
INFO:Xst:2260 - The FF/Latch <axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <axi_timer_0> is equivalent to the following FF/Latch : <axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <Linear_Flash/AXI_EMC_NATIVE_INTERFACE_I/emc_addr_ps_FSM_FFd3> in Unit <Linear_Flash> is equivalent to the following FF/Latch : <Linear_Flash/AXI_EMC_NATIVE_INTERFACE_I/emc_addr_ps_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <Linear_Flash/AXI_EMC_NATIVE_INTERFACE_I/emc_addr_ps_FSM_FFd2> in Unit <Linear_Flash> is equivalent to the following FF/Latch : <Linear_Flash/AXI_EMC_NATIVE_INTERFACE_I/emc_addr_ps_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <Linear_Flash/AXI_EMC_NATIVE_INTERFACE_I/emc_addr_ps_FSM_FFd1> in Unit <Linear_Flash> is equivalent to the following FF/Latch : <Linear_Flash/AXI_EMC_NATIVE_INTERFACE_I/emc_addr_ps_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0> in Unit <LEDs_8Bits> is equivalent to the following FF/Latch : <LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state21a> in Unit <Ethernet_Lite> is equivalent to the following 2 FFs/Latches : <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE21A> <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE19A> 
INFO:Xst:2260 - The FF/Latch <Ethernet_Lite/XEMAC_I/TX_DONE_D1_I> in Unit <Ethernet_Lite> is equivalent to the following FF/Latch : <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE24A> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <DIP_Switches_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0> in Unit <DIP_Switches_8Bits> is equivalent to the following FF/Latch : <DIP_Switches_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd1> in Unit <axi_bram_ctrl_0> is equivalent to the following FF/Latch : <axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <RS232/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <RS232> is equivalent to the following FF/Latch : <RS232/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <RS232_USB/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <RS232_USB> is equivalent to the following FF/Latch : <RS232_USB/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0> in Unit <MCB_DDR3> is equivalent to the following FF/Latch : <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1> in Unit <MCB_DDR3> is equivalent to the following 2 FFs/Latches : <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_1> <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_2> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4> in Unit <MCB_DDR3> is equivalent to the following FF/Latch : <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46> in Unit <MCB_DDR3> is equivalent to the following FF/Latch : <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2> in Unit <MCB_DDR3> is equivalent to the following 2 FFs/Latches : <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_1> <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_2> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3> in Unit <MCB_DDR3> is equivalent to the following FF/Latch : <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_4> in Unit <MCB_DDR3> is equivalent to the following FF/Latch : <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_4_1> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0> in Unit <axi4lite_0> is equivalent to the following 12 FFs/Latches : <axi4lite_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/interconnect_aresetn_resync_0>
   <axi4lite_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/interconnect_aresetn_resync_0> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_0> in Unit <axi4lite_0> is equivalent to the following 2 FFs/Latches : <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_1> <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_2> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_1> in Unit <axi4lite_0> is equivalent to the following 2 FFs/Latches : <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_1> <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_2> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_2> in Unit <axi4lite_0> is equivalent to the following FF/Latch : <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_2_1> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_3> in Unit <axi4lite_0> is equivalent to the following FF/Latch : <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_3_1> 
INFO:Xst:2260 - The FF/Latch <axi4_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0> in Unit <axi4_0> is equivalent to the following 2 FFs/Latches : <axi4_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0_1> <axi4_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0_2> 
INFO:Xst:2260 - The FF/Latch <axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0> in Unit <axi4_0> is equivalent to the following 2 FFs/Latches : <axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0> <axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync_0> 
INFO:Xst:2260 - The FF/Latch <axi4_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/reset> in Unit <axi4_0> is equivalent to the following FF/Latch : <axi4_0/gen_samd.crossbar_samd/reset> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1> in Unit <microblaze_0_intc> is equivalent to the following FF/Latch : <microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2> in Unit <microblaze_0_intc> is equivalent to the following FF/Latch : <microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> in Unit <axi_timer_0> is equivalent to the following FF/Latch : <axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> 
INFO:Xst:2260 - The FF/Latch <axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <axi_timer_0> is equivalent to the following FF/Latch : <axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <Linear_Flash/AXI_EMC_NATIVE_INTERFACE_I/emc_addr_ps_FSM_FFd1> in Unit <Linear_Flash> is equivalent to the following FF/Latch : <Linear_Flash/AXI_EMC_NATIVE_INTERFACE_I/emc_addr_ps_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <Linear_Flash/AXI_EMC_NATIVE_INTERFACE_I/emc_addr_ps_FSM_FFd3> in Unit <Linear_Flash> is equivalent to the following FF/Latch : <Linear_Flash/AXI_EMC_NATIVE_INTERFACE_I/emc_addr_ps_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <Linear_Flash/AXI_EMC_NATIVE_INTERFACE_I/emc_addr_ps_FSM_FFd2> in Unit <Linear_Flash> is equivalent to the following FF/Latch : <Linear_Flash/AXI_EMC_NATIVE_INTERFACE_I/emc_addr_ps_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0> in Unit <LEDs_8Bits> is equivalent to the following FF/Latch : <LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mb_system.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 7108
#      GND                         : 27
#      INV                         : 120
#      LUT1                        : 109
#      LUT2                        : 609
#      LUT3                        : 1119
#      LUT4                        : 842
#      LUT5                        : 893
#      LUT6                        : 1841
#      LUT6_2                      : 80
#      MULT_AND                    : 90
#      MUXCY                       : 367
#      MUXCY_L                     : 283
#      MUXF7                       : 211
#      MUXF8                       : 45
#      VCC                         : 17
#      XORCY                       : 455
# FlipFlops/Latches                : 5226
#      FD                          : 468
#      FDC                         : 150
#      FDC_1                       : 5
#      FDCE                        : 80
#      FDE                         : 1002
#      FDE_1                       : 8
#      FDP                         : 20
#      FDPE                        : 10
#      FDR                         : 1548
#      FDRE                        : 1687
#      FDRE_1                      : 1
#      FDS                         : 115
#      FDSE                        : 132
# RAMS                             : 49
#      RAM16X1D                    : 2
#      RAM16X1S                    : 4
#      RAM32M                      : 23
#      RAMB16BWER                  : 20
# Shift Registers                  : 286
#      SRL16                       : 1
#      SRL16E                      : 32
#      SRLC16E                     : 217
#      SRLC32E                     : 36
# Clock Buffers                    : 6
#      BUFG                        : 6
# IO Buffers                       : 64
#      IBUF                        : 2
#      IOBUF                       : 35
#      IOBUFDS                     : 2
#      OBUFT                       : 24
#      OBUFTDS                     : 1
# DSPs                             : 3
#      DSP48A1                     : 3
# Others                           : 81
#      AND2B1L                     : 4
#      BSCAN_SPARTAN6              : 1
#      BUFPLL_MCB                  : 1
#      IODRP2                      : 2
#      IODRP2_MCB                  : 22
#      MCB                         : 1
#      OSERDES2                    : 45
#      PLL_ADV                     : 1
#      PULLDOWN                    : 2
#      PULLUP                      : 2

Device utilization summary:
---------------------------

Selected Device : 6slx150tfgg676-3 


Slice Logic Utilization: 
 Number of Slice Registers:            5181  out of  184304     2%  
 Number of Slice LUTs:                 5999  out of  92152     6%  
    Number used as Logic:              5613  out of  92152     6%  
    Number used as Memory:              386  out of  21680     1%  
       Number used as RAM:              100
       Number used as SRL:              286

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   8467
   Number with an unused Flip Flop:    3286  out of   8467    38%  
   Number with an unused LUT:          2468  out of   8467    29%  
   Number of fully used LUT-FF pairs:  2713  out of   8467    32%  
   Number of unique control sets:       378

IO Utilization: 
 Number of IOs:                         238
 Number of bonded IOBs:                  65  out of    396    16%  
    IOB Flip Flops/Latches:              45

Specific Feature Utilization:
 Number of Block RAM/FIFO:               20  out of    268     7%  
    Number using Block RAM only:         20
 Number of BUFG/BUFGCTRLs:                6  out of     16    37%  
 Number of DSP48A1s:                      3  out of    180     1%  
 Number of PLL_ADVs:                      1  out of      6    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                             | Load  |
-----------------------------------+-------------------------------------------------------------------------------------------------------------------+-------+
CLK                                | PLL_ADV:CLKOUT2                                                                                                   | 5231  |
Ethernet_Lite_RX_CLK               | IBUF+BUFG                                                                                                         | 40    |
Ethernet_Lite_TX_CLK               | IBUF+BUFG                                                                                                         | 45    |
debug_module/debug_module/drck_i   | BUFG                                                                                                              | 205   |
debug_module/Ext_JTAG_UPDATE       | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_0)| 42    |
Ethernet_Lite/IP2INTC_Irpt         | NONE(microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/INTR_DETECT_GEN<1>.EDGE_DETECT_GEN.intr_sync_1)              | 1     |
-----------------------------------+-------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 11.193ns (Maximum Frequency: 89.341MHz)
   Minimum input arrival time before clock: 7.268ns
   Maximum output required time after clock: 9.046ns
   Maximum combinational path delay: 3.150ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 11.193ns (frequency: 89.341MHz)
  Total number of paths / destination ports: 728039 / 13439
-------------------------------------------------------------------------
Delay:               11.193ns (Levels of Logic = 11)
  Source:            axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Destination:       axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_1 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i to axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             83   0.447   2.130  axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i)
     LUT6:I0->O           15   0.203   1.210  axi4lite_0/gen_sasd.crossbar_sasd_0/mi_wvalid<6>1 (M_AXI_WVALID<6>)
     end scope: 'axi4lite_0:M_AXI_WVALID<6>'
     begin scope: 'Linear_Flash:S_AXI_MEM_WVALID'
     LUT4:I1->O           25   0.205   1.421  Linear_Flash/AXI_EMC_NATIVE_INTERFACE_I/awready_cmb11 (Linear_Flash/AXI_EMC_NATIVE_INTERFACE_I/awready_cmb1)
     LUT4:I1->O            1   0.205   0.924  Linear_Flash/AXI_EMC_NATIVE_INTERFACE_I/awready_cmb1 (S_AXI_MEM_AWREADY)
     end scope: 'Linear_Flash:S_AXI_MEM_AWREADY'
     begin scope: 'axi4lite_0:M_AXI_AWREADY<6>'
     LUT6:I1->O            1   0.203   0.000  axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.lh1 (axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.lh)
     MUXF7:I1->O           1   0.140   0.000  axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.gen_mux_9_12[0].muxf_s2_low_inst (axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.l)
     MUXF8:I0->O           2   0.144   0.617  axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.gen_mux_9_12[0].muxf_s3_inst (axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/o_i)
     LUT4:I3->O            1   0.205   0.808  axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1 (axi4lite_0/gen_sasd.crossbar_sasd_0/mi_awready_mux)
     LUT6:I3->O            7   0.205   0.878  axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1 (axi4lite_0/gen_sasd.crossbar_sasd_0/aa_awready)
     LUT5:I3->O            2   0.203   0.616  axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/Reset_OR_DriverANDClockEnable21 (axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/Reset_OR_DriverANDClockEnable2)
     FDRE:R                    0.430          axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    ----------------------------------------
    Total                     11.193ns (2.590ns logic, 8.603ns route)
                                       (23.1% logic, 76.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Ethernet_Lite_TX_CLK'
  Clock period: 3.201ns (frequency: 312.354MHz)
  Total number of paths / destination ports: 152 / 85
-------------------------------------------------------------------------
Delay:               1.601ns (Levels of Logic = 1)
  Source:            Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i (FF)
  Destination:       Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF (FF)
  Source Clock:      Ethernet_Lite_TX_CLK falling
  Destination Clock: Ethernet_Lite_TX_CLK rising

  Data Path: Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i to Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.447   0.849  Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i (Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i)
     LUT2:I0->O            1   0.203   0.000  Ethernet_Lite/XEMAC_I/EMAC_I/TX/Mmux_Phy_tx_data11 (Ethernet_Lite/phy_tx_data_i<3>)
     FDRE:D                    0.102          Ethernet_Lite/IOFFS_GEN[3].TX_FF_I
    ----------------------------------------
    Total                      1.601ns (0.752ns logic, 0.849ns route)
                                       (47.0% logic, 53.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Ethernet_Lite_RX_CLK'
  Clock period: 2.658ns (frequency: 376.265MHz)
  Total number of paths / destination ports: 123 / 78
-------------------------------------------------------------------------
Delay:               1.329ns (Levels of Logic = 1)
  Source:            Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF (FF)
  Destination:       Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM (RAM)
  Source Clock:      Ethernet_Lite_RX_CLK rising
  Destination Clock: Ethernet_Lite_RX_CLK falling

  Data Path: Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF to Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.447   0.579  Ethernet_Lite/IOFFS_GEN2.RER_FF (Ethernet_Lite/phy_rx_er_reg)
     begin scope: 'Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM:DIN<0>'
     RAM32M:DIA0               0.303          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
    ----------------------------------------
    Total                      1.329ns (0.750ns logic, 0.579ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'debug_module/debug_module/drck_i'
  Clock period: 7.680ns (frequency: 130.203MHz)
  Total number of paths / destination ports: 300 / 248
-------------------------------------------------------------------------
Delay:               3.840ns (Levels of Logic = 3)
  Source:            debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7 (FF)
  Source Clock:      debug_module/debug_module/drck_i falling
  Destination Clock: debug_module/debug_module/drck_i rising

  Data Path: debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           1   0.447   0.924  debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (debug_module/MDM_Core_I1/JTAG_CONTROL_I/sync)
     LUT6:I1->O            9   0.203   0.829  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_shifting_Data11 (Dbg_Shift_7)
     end scope: 'debug_module:Dbg_Shift_0'
     begin scope: 'microblaze_0:DBG_SHIFT'
     INV:I->O              8   0.206   0.802  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv1_INV_0 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv)
     FDR:R                     0.430          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_0
    ----------------------------------------
    Total                      3.840ns (1.286ns logic, 2.554ns route)
                                       (33.5% logic, 66.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'debug_module/Ext_JTAG_UPDATE'
  Clock period: 9.833ns (frequency: 101.700MHz)
  Total number of paths / destination ports: 334 / 52
-------------------------------------------------------------------------
Delay:               4.916ns (Levels of Logic = 4)
  Source:            debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk (FF)
  Source Clock:      debug_module/Ext_JTAG_UPDATE falling
  Destination Clock: debug_module/Ext_JTAG_UPDATE rising

  Data Path: debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.447   1.062  debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (debug_module/MDM_Core_I1/JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            5   0.203   0.962  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Dbg_Reg_En_I11 (Dbg_Reg_En_0<0>)
     end scope: 'debug_module:Dbg_Reg_En_0<0>'
     begin scope: 'microblaze_0:DBG_REG_EN<0>'
     LUT4:I0->O            4   0.203   0.684  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En31 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En_bdd4)
     LUT5:I4->O            9   0.205   0.829  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En1 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En)
     FDCE:CE                   0.322          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk
    ----------------------------------------
    Total                      4.916ns (1.380ns logic, 3.536ns route)
                                       (28.1% logic, 71.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 590 / 559
-------------------------------------------------------------------------
Offset:              4.387ns (Levels of Logic = 3)
  Source:            MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0:UOREFRSHFLAG (PAD)
  Destination:       MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7 (FF)
  Destination Clock: CLK rising

  Data Path: MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0:UOREFRSHFLAG to MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    MCB:UOREFRSHFLAG      11   0.000   1.247  MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0 (MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/uo_refrsh_flag)
     LUT6:I0->O            4   0.203   0.684  MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Dec_REFRSH_Flag[2]_GND_9_o_equal_232_o<2>1 (MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Dec_REFRSH_Flag[2]_GND_9_o_equal_232_o)
     LUT6:I5->O            2   0.205   0.721  MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1675_inv4 (MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1675_inv4)
     LUT6:I4->O            8   0.203   0.802  MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1675_inv1 (MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1675_inv)
     FDRE:CE                   0.322          MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    ----------------------------------------
    Total                      4.387ns (0.933ns logic, 3.454ns route)
                                       (21.3% logic, 78.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Ethernet_Lite_RX_CLK'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              0.102ns (Levels of Logic = 1)
  Source:            Ethernet_Lite_RX_ER (PAD)
  Destination:       Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF (FF)
  Destination Clock: Ethernet_Lite_RX_CLK rising

  Data Path: Ethernet_Lite_RX_ER to Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'Ethernet_Lite:PHY_rx_er'
     FDRE:D                    0.102          Ethernet_Lite/IOFFS_GEN2.RER_FF
    ----------------------------------------
    Total                      0.102ns (0.102ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'debug_module/debug_module/drck_i'
  Total number of paths / destination ports: 145 / 125
-------------------------------------------------------------------------
Offset:              3.548ns (Levels of Logic = 3)
  Source:            debug_module/debug_module/Use_Spartan6.BSCAN_SPARTAN6_I:SHIFT (PAD)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7 (FF)
  Destination Clock: debug_module/debug_module/drck_i rising

  Data Path: debug_module/debug_module/Use_Spartan6.BSCAN_SPARTAN6_I:SHIFT to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SHIFT    5   0.000   1.079  debug_module/Use_Spartan6.BSCAN_SPARTAN6_I (Ext_JTAG_SHIFT)
     LUT6:I0->O            9   0.203   0.829  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_shifting_Data11 (Dbg_Shift_7)
     end scope: 'debug_module:Dbg_Shift_0'
     begin scope: 'microblaze_0:DBG_SHIFT'
     INV:I->O              8   0.206   0.802  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv1_INV_0 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv)
     FDR:R                     0.430          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_0
    ----------------------------------------
    Total                      3.548ns (0.839ns logic, 2.709ns route)
                                       (23.6% logic, 76.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'debug_module/Ext_JTAG_UPDATE'
  Total number of paths / destination ports: 29 / 29
-------------------------------------------------------------------------
Offset:              7.268ns (Levels of Logic = 6)
  Source:            debug_module/debug_module/Use_Spartan6.BSCAN_SPARTAN6_I:SEL (PAD)
  Destination:       debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination Clock: debug_module/Ext_JTAG_UPDATE falling

  Data Path: debug_module/debug_module/Use_Spartan6.BSCAN_SPARTAN6_I:SEL to debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SEL     8   0.000   0.907  debug_module/Use_Spartan6.BSCAN_SPARTAN6_I (debug_module/sel)
     LUT5:I3->O            1   0.203   0.827  debug_module/MDM_Core_I1/JTAG_CONTROL_I/_n01201 (debug_module/MDM_Core_I1/JTAG_CONTROL_I/_n0120)
     LUT4:I0->O            1   0.203   0.827  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay (debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].local_sel_n)
     LUT4:I0->O            1   0.203   0.827  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[1].LUT_Delay (debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[1].local_sel_n)
     LUT4:I0->O            1   0.203   0.827  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[2].LUT_Delay (debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[2].local_sel_n)
     LUT4:I0->O            1   0.203   0.827  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[3].LUT_Delay (debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[3].local_sel_n)
     LUT4:I0->O            1   0.203   0.579  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].LUT_Delay (debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].local_sel_n)
     FDC_1:CLR                 0.430          debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
    ----------------------------------------
    Total                      7.268ns (1.648ns logic, 5.620ns route)
                                       (22.7% logic, 77.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 1301 / 273
-------------------------------------------------------------------------
Offset:              9.046ns (Levels of Logic = 13)
  Source:            axi4_0/axi4_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/state_FSM_FFd2 (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1:DI (PAD)
  Source Clock:      CLK rising

  Data Path: axi4_0/axi4_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/state_FSM_FFd2 to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1:DI
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             18   0.447   1.278  axi4_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/state_FSM_FFd2 (axi4_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/state_FSM_FFd2)
     LUT3:I0->O           96   0.205   2.098  axi4_0/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/out11 (DEBUG_SF_CB_RDATACONTROL<0>)
     end scope: 'axi4_0:S_AXI_RVALID<0>'
     begin scope: 'microblaze_0:M_AXI_DC_RVALID'
     LUT4:I0->O           31   0.203   1.278  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Update_Idle1 (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Update_Idle)
     LUT6:I5->O            3   0.205   0.755  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_data_write_mem_data_updated_AND_804_o26 (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_data_write_mem_data_updated_AND_804_o2)
     LUT6:I4->O            1   0.203   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/Using_FPGA.A_N (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/Using_FPGA.A_N)
     MUXCY_L:S->LO         1   0.172   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_iii)
     MUXCY_L:CI->LO        1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_ii)
     MUXCY_L:CI->LO       33   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.mem_dcache_data_strobe)
     MUXCY_L:CI->LO        1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready_sel_carry_or/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready)
     MUXCY_L:CI->LO        1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_wait_on_ready_N_carry_or/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_wait_on_ready_N)
     MUXCY_L:CI->LO      235   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_PipeRun_carry_and/Using_FPGA.MUXCY_I (Trace_MEM_PipeRun)
     MUXCY_L:CI->LO        1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry<1>)
     MUXCY_L:CI->LO      283   0.019   2.069  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I (Trace_EX_PipeRun)
    AND2B1L:DI                 0.000          microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1
    ----------------------------------------
    Total                      9.046ns (1.568ns logic, 7.478ns route)
                                       (17.3% logic, 82.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Ethernet_Lite_TX_CLK'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              0.447ns (Levels of Logic = 1)
  Source:            Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I (FF)
  Destination:       Ethernet_Lite_TXD<3> (PAD)
  Source Clock:      Ethernet_Lite_TX_CLK rising

  Data Path: Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I to Ethernet_Lite_TXD<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             0   0.447   0.000  Ethernet_Lite/IOFFS_GEN[3].TX_FF_I (PHY_tx_data<3>)
     end scope: 'Ethernet_Lite:PHY_tx_data<3>'
    ----------------------------------------
    Total                      0.447ns (0.447ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'debug_module/Ext_JTAG_UPDATE'
  Total number of paths / destination ports: 67 / 1
-------------------------------------------------------------------------
Offset:              7.311ns (Levels of Logic = 8)
  Source:            debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       debug_module/debug_module/Use_Spartan6.BSCAN_SPARTAN6_I:TDO (PAD)
  Source Clock:      debug_module/Ext_JTAG_UPDATE falling

  Data Path: debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to debug_module/debug_module/Use_Spartan6.BSCAN_SPARTAN6_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.447   1.062  debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (debug_module/MDM_Core_I1/JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            5   0.203   1.059  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Dbg_Reg_En_I31 (Dbg_Reg_En_0<2>)
     end scope: 'debug_module:Dbg_Reg_En_0<2>'
     begin scope: 'microblaze_0:DBG_REG_EN<2>'
     LUT5:I0->O            1   0.203   0.944  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO1 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO)
     LUT6:I0->O            1   0.203   0.808  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO12 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO11)
     LUT6:I3->O            1   0.205   0.944  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO23 (DBG_TDO)
     end scope: 'microblaze_0:DBG_TDO'
     begin scope: 'debug_module:Dbg_TDO_0'
     LUT6:I0->O            1   0.203   0.827  debug_module/MDM_Core_I1/Mmux_TDO_i13 (debug_module/MDM_Core_I1/Mmux_TDO_i12)
     LUT5:I1->O            0   0.203   0.000  debug_module/MDM_Core_I1/Mmux_TDO_i16 (debug_module/tdo)
    BSCAN_SPARTAN6:TDO         0.000          debug_module/Use_Spartan6.BSCAN_SPARTAN6_I
    ----------------------------------------
    Total                      7.311ns (1.667ns logic, 5.643ns route)
                                       (22.8% logic, 77.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'debug_module/debug_module/drck_i'
  Total number of paths / destination ports: 176 / 1
-------------------------------------------------------------------------
Offset:              7.992ns (Levels of Logic = 8)
  Source:            microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_1 (FF)
  Destination:       debug_module/debug_module/Use_Spartan6.BSCAN_SPARTAN6_I:TDO (PAD)
  Source Clock:      debug_module/debug_module/drck_i rising

  Data Path: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_1 to debug_module/debug_module/Use_Spartan6.BSCAN_SPARTAN6_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             26   0.447   1.206  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_1 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count<1>)
     SRL16E:A1->Q          1   0.203   0.827  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Use_SRL16.The_Cache_Addresses[5].SRL16E_Cache_I (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Use_SRL16.tdo_config_word1<6>)
     LUT6:I2->O            1   0.203   0.827  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Config_Word_7 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Config_Word_7)
     LUT6:I2->O            1   0.203   0.808  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO13 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO12)
     LUT6:I3->O            1   0.205   0.684  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO14 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO13)
     LUT6:I4->O            1   0.203   0.944  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO23 (DBG_TDO)
     end scope: 'microblaze_0:DBG_TDO'
     begin scope: 'debug_module:Dbg_TDO_0'
     LUT6:I0->O            1   0.203   0.827  debug_module/MDM_Core_I1/Mmux_TDO_i13 (debug_module/MDM_Core_I1/Mmux_TDO_i12)
     LUT5:I1->O            0   0.203   0.000  debug_module/MDM_Core_I1/Mmux_TDO_i16 (debug_module/tdo)
    BSCAN_SPARTAN6:TDO         0.000          debug_module/Use_Spartan6.BSCAN_SPARTAN6_I
    ----------------------------------------
    Total                      7.992ns (1.870ns logic, 6.122ns route)
                                       (23.4% logic, 76.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 742 / 692
-------------------------------------------------------------------------
Delay:               3.150ns (Levels of Logic = 2)
  Source:            MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_15:DOUT (PAD)
  Destination:       mcbx_dram_dq<15> (PAD)

  Data Path: MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_15:DOUT to mcbx_dram_dq<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODRP2_MCB:DOUT        1   0.000   0.579  MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_15 (MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/ioi_dq<15>)
     IOBUF:I->IO               2.571          MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_dq_iobuft[15].gen_iob_dq_inst (mcbx_dram_dq<15>)
     end scope: 'MCB_DDR3:mcbx_dram_dq<15>'
    ----------------------------------------
    Total                      3.150ns (2.571ns logic, 0.579ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
CLK                             |   11.193|         |         |         |
Ethernet_Lite/IP2INTC_Irpt      |    1.128|         |         |         |
Ethernet_Lite_RX_CLK            |         |    1.909|         |         |
Ethernet_Lite_TX_CLK            |         |    3.282|         |         |
debug_module/Ext_JTAG_UPDATE    |    3.711|    2.923|         |         |
debug_module/debug_module/drck_i|    4.486|         |         |         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Ethernet_Lite/IP2INTC_Irpt
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.894|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Ethernet_Lite_RX_CLK
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
CLK                 |    4.461|         |    3.737|         |
Ethernet_Lite_RX_CLK|         |         |    2.600|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Ethernet_Lite_TX_CLK
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
CLK                 |    4.461|         |    3.039|         |
Ethernet_Lite_TX_CLK|         |    1.601|    2.892|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock debug_module/Ext_JTAG_UPDATE
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
CLK                             |    1.650|         |         |         |
debug_module/Ext_JTAG_UPDATE    |         |    4.916|    7.982|         |
debug_module/debug_module/drck_i|    1.263|         |         |         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock debug_module/debug_module/drck_i
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
CLK                             |    6.696|         |         |         |
debug_module/Ext_JTAG_UPDATE    |         |    5.147|    2.873|         |
debug_module/debug_module/drck_i|    2.408|    3.840|    3.249|         |
--------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 79.00 secs
Total CPU time to Xst completion: 78.67 secs
 
--> 

Total memory usage is 354788 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   36 (   0 filtered)
Number of infos    :  814 (   0 filtered)

