Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Jun  4 09:20:49 2024
| Host         : Ciprian running 64-bit major release  (build 9200)
| Command      : report_methodology -file Tester_methodology_drc_routed.rpt -pb Tester_methodology_drc_routed.pb -rpx Tester_methodology_drc_routed.rpx
| Design       : Tester
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 95
+-----------+------------------+-----------------------------+------------+
| Rule      | Severity         | Description                 | Violations |
+-----------+------------------+-----------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell | 75         |
| DPIR-1    | Warning          | Asynchronous driver check   | 20         |
+-----------+------------------+-----------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin P1/count_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin P1/count_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin P2/countH_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin P2/countH_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin P2/countH_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin P2/countH_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin P2/countH_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin P2/countH_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin P2/countH_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin P2/countH_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin P2/countH_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin P2/countH_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin P2/countV_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin P2/countV_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin P2/countV_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin P2/countV_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin P2/countV_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin P2/countV_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin P2/countV_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin P2/countV_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin P2/countV_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin P2/countV_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin P4/P1/count_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin P4/P1/count_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin P4/P1/count_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin P4/P1/count_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin P4/P1/count_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin P4/P1/count_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin P4/P1/count_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin P4/P1/count_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin P4/P1/count_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin P4/P1/count_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin P4/P1/count_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin P4/P1/count_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin P4/P1/count_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin P4/P1/count_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin P4/P1/count_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin P4/P1/count_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin P4/P1/count_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin P4/P1/count_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin P4/P1/count_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin P4/P1/count_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin P4/P1/q1_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin P4/P1/q2_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin P4/P1/q3_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin P4/P2/q1_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Critical Warning
Non-clocked sequential cell  
The clock pin P4/P2/q2_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Critical Warning
Non-clocked sequential cell  
The clock pin P4/P2/q3_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Critical Warning
Non-clocked sequential cell  
The clock pin P4/P3/q1_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Critical Warning
Non-clocked sequential cell  
The clock pin P4/P3/q2_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Critical Warning
Non-clocked sequential cell  
The clock pin P4/P3/q3_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Critical Warning
Non-clocked sequential cell  
The clock pin P4/P4/q1_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Critical Warning
Non-clocked sequential cell  
The clock pin P4/P4/q2_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Critical Warning
Non-clocked sequential cell  
The clock pin P4/P4/q3_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Critical Warning
Non-clocked sequential cell  
The clock pin P4/countH_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Critical Warning
Non-clocked sequential cell  
The clock pin P4/countH_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Critical Warning
Non-clocked sequential cell  
The clock pin P4/countH_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Critical Warning
Non-clocked sequential cell  
The clock pin P4/countH_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Critical Warning
Non-clocked sequential cell  
The clock pin P4/countH_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Critical Warning
Non-clocked sequential cell  
The clock pin P4/countH_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Critical Warning
Non-clocked sequential cell  
The clock pin P4/countH_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Critical Warning
Non-clocked sequential cell  
The clock pin P4/countH_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Critical Warning
Non-clocked sequential cell  
The clock pin P4/countH_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Critical Warning
Non-clocked sequential cell  
The clock pin P4/countH_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Critical Warning
Non-clocked sequential cell  
The clock pin P4/countV_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Critical Warning
Non-clocked sequential cell  
The clock pin P4/countV_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Critical Warning
Non-clocked sequential cell  
The clock pin P4/countV_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Critical Warning
Non-clocked sequential cell  
The clock pin P4/countV_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Critical Warning
Non-clocked sequential cell  
The clock pin P4/countV_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Critical Warning
Non-clocked sequential cell  
The clock pin P4/countV_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Critical Warning
Non-clocked sequential cell  
The clock pin P4/countV_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#72 Critical Warning
Non-clocked sequential cell  
The clock pin P4/countV_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#73 Critical Warning
Non-clocked sequential cell  
The clock pin P4/countV_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#74 Critical Warning
Non-clocked sequential cell  
The clock pin P4/countV_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#75 Critical Warning
Non-clocked sequential cell  
The clock pin SHAPE3/draw1/CLK is not reached by a timing clock
Related violations: <none>

DPIR-1#1 Warning
Asynchronous driver check  
DSP SHAPE3/draw1 input pin SHAPE3/draw1/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#2 Warning
Asynchronous driver check  
DSP SHAPE3/draw1 input pin SHAPE3/draw1/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#3 Warning
Asynchronous driver check  
DSP SHAPE3/draw1 input pin SHAPE3/draw1/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#4 Warning
Asynchronous driver check  
DSP SHAPE3/draw1 input pin SHAPE3/draw1/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#5 Warning
Asynchronous driver check  
DSP SHAPE3/draw1 input pin SHAPE3/draw1/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#6 Warning
Asynchronous driver check  
DSP SHAPE3/draw1 input pin SHAPE3/draw1/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#7 Warning
Asynchronous driver check  
DSP SHAPE3/draw1 input pin SHAPE3/draw1/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#8 Warning
Asynchronous driver check  
DSP SHAPE3/draw1 input pin SHAPE3/draw1/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#9 Warning
Asynchronous driver check  
DSP SHAPE3/draw1 input pin SHAPE3/draw1/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#10 Warning
Asynchronous driver check  
DSP SHAPE3/draw1 input pin SHAPE3/draw1/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#11 Warning
Asynchronous driver check  
DSP SHAPE3/draw2 input pin SHAPE3/draw2/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#12 Warning
Asynchronous driver check  
DSP SHAPE3/draw2 input pin SHAPE3/draw2/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#13 Warning
Asynchronous driver check  
DSP SHAPE3/draw2 input pin SHAPE3/draw2/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#14 Warning
Asynchronous driver check  
DSP SHAPE3/draw2 input pin SHAPE3/draw2/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#15 Warning
Asynchronous driver check  
DSP SHAPE3/draw2 input pin SHAPE3/draw2/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#16 Warning
Asynchronous driver check  
DSP SHAPE3/draw2 input pin SHAPE3/draw2/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#17 Warning
Asynchronous driver check  
DSP SHAPE3/draw2 input pin SHAPE3/draw2/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#18 Warning
Asynchronous driver check  
DSP SHAPE3/draw2 input pin SHAPE3/draw2/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#19 Warning
Asynchronous driver check  
DSP SHAPE3/draw2 input pin SHAPE3/draw2/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#20 Warning
Asynchronous driver check  
DSP SHAPE3/draw2 input pin SHAPE3/draw2/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>


