{
    "code": "```verilog\nmodule TopModule (\n    logic clk,\n    logic L,\n    logic q_in,\n    logic r_in,\n    logic Q\n);\n\n    always @(posedge clk) begin\n        if (L) begin\n            Q <= r_in;\n        end else begin\n            Q <= q_in;\n        end\n    end\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}