<stg><name>Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5</name>


<trans_list>

<trans id="212" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j5"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i5"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="14" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten38 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten38"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v554, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i14 0, i14 %indvar_flatten38

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i4 0, i4 %i5

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i10 0, i10 %j5

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.inc283

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
for.inc283:0 %indvar_flatten38_load = load i14 %indvar_flatten38

]]></Node>
<StgValue><ssdm name="indvar_flatten38_load"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc283:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc283:2 %icmp_ln123 = icmp_eq  i14 %indvar_flatten38_load, i14 9216

]]></Node>
<StgValue><ssdm name="icmp_ln123"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc283:3 %add_ln123_1 = add i14 %indvar_flatten38_load, i14 1

]]></Node>
<StgValue><ssdm name="add_ln123_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc283:4 %br_ln123 = br i1 %icmp_ln123, void %for.inc286, void %for.end288.exitStub

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc286:0 %j5_load = load i10 %j5

]]></Node>
<StgValue><ssdm name="j5_load"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc286:1 %i5_load = load i4 %i5

]]></Node>
<StgValue><ssdm name="i5_load"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc286:2 %add_ln123 = add i4 %i5_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln123"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc286:5 %icmp_ln124 = icmp_eq  i10 %j5_load, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln124"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc286:6 %select_ln123 = select i1 %icmp_ln124, i10 0, i10 %j5_load

]]></Node>
<StgValue><ssdm name="select_ln123"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc286:7 %select_ln123_2 = select i1 %icmp_ln124, i4 %add_ln123, i4 %i5_load

]]></Node>
<StgValue><ssdm name="select_ln123_2"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc286:35 %add_ln124 = add i10 %select_ln123, i10 1

]]></Node>
<StgValue><ssdm name="add_ln124"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc286:36 %store_ln124 = store i14 %add_ln123_1, i14 %indvar_flatten38

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc286:37 %store_ln124 = store i4 %select_ln123_2, i4 %i5

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc286:38 %store_ln124 = store i10 %add_ln124, i10 %j5

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
for.inc286:9 %p_shl1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %select_ln123_2, i10 0

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
for.inc286:10 %tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %select_ln123_2, i8 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="14" op_0_bw="12">
<![CDATA[
for.inc286:11 %zext_ln134 = zext i12 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln134"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc286:12 %sub_ln134 = sub i14 %p_shl1, i14 %zext_ln134

]]></Node>
<StgValue><ssdm name="sub_ln134"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="14" op_0_bw="10">
<![CDATA[
for.inc286:17 %zext_ln134_1 = zext i10 %select_ln123

]]></Node>
<StgValue><ssdm name="zext_ln134_1"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc286:18 %add_ln134 = add i14 %sub_ln134, i14 %zext_ln134_1

]]></Node>
<StgValue><ssdm name="add_ln134"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="14">
<![CDATA[
for.inc286:19 %zext_ln134_2 = zext i14 %add_ln134

]]></Node>
<StgValue><ssdm name="zext_ln134_2"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc286:21 %q_outp_addr = getelementptr i32 %q_outp, i64 0, i64 %zext_ln134_2

]]></Node>
<StgValue><ssdm name="q_outp_addr"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="14">
<![CDATA[
for.inc286:23 %v68 = load i14 %q_outp_addr

]]></Node>
<StgValue><ssdm name="v68"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="74" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="14">
<![CDATA[
for.inc286:23 %v68 = load i14 %q_outp_addr

]]></Node>
<StgValue><ssdm name="v68"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="75" st_id="4" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32">
<![CDATA[
for.inc286:24 %v70 = sitofp i32 %v68

]]></Node>
<StgValue><ssdm name="v70"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="76" st_id="5" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32">
<![CDATA[
for.inc286:24 %v70 = sitofp i32 %v68

]]></Node>
<StgValue><ssdm name="v70"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="77" st_id="6" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32">
<![CDATA[
for.inc286:24 %v70 = sitofp i32 %v68

]]></Node>
<StgValue><ssdm name="v70"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="78" st_id="7" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32">
<![CDATA[
for.inc286:24 %v70 = sitofp i32 %v68

]]></Node>
<StgValue><ssdm name="v70"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="4">
<![CDATA[
for.inc286:8 %zext_ln123 = zext i4 %select_ln123_2

]]></Node>
<StgValue><ssdm name="zext_ln123"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc286:13 %max_inp_addr = getelementptr i32 %max_inp, i64 0, i64 %zext_ln123

]]></Node>
<StgValue><ssdm name="max_inp_addr"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="4">
<![CDATA[
for.inc286:14 %max_inp_load = load i4 %max_inp_addr

]]></Node>
<StgValue><ssdm name="max_inp_load"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32">
<![CDATA[
for.inc286:24 %v70 = sitofp i32 %v68

]]></Node>
<StgValue><ssdm name="v70"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="83" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="4">
<![CDATA[
for.inc286:14 %max_inp_load = load i4 %max_inp_addr

]]></Node>
<StgValue><ssdm name="max_inp_load"/></StgValue>
</operation>

<operation id="84" st_id="9" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32">
<![CDATA[
for.inc286:24 %v70 = sitofp i32 %v68

]]></Node>
<StgValue><ssdm name="v70"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="85" st_id="10" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc286:25 %v71 = fmul i32 %v70, i32 %max_inp_load

]]></Node>
<StgValue><ssdm name="v71"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="86" st_id="11" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc286:25 %v71 = fmul i32 %v70, i32 %max_inp_load

]]></Node>
<StgValue><ssdm name="v71"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="87" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="10">
<![CDATA[
for.inc286:16 %j5_cast = zext i10 %select_ln123

]]></Node>
<StgValue><ssdm name="j5_cast"/></StgValue>
</operation>

<operation id="88" st_id="12" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc286:25 %v71 = fmul i32 %v70, i32 %max_inp_load

]]></Node>
<StgValue><ssdm name="v71"/></StgValue>
</operation>

<operation id="89" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc286:26 %max_W_addr = getelementptr i32 %max_W, i64 0, i64 %j5_cast

]]></Node>
<StgValue><ssdm name="max_W_addr"/></StgValue>
</operation>

<operation id="90" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="10">
<![CDATA[
for.inc286:27 %v72 = load i10 %max_W_addr

]]></Node>
<StgValue><ssdm name="v72"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="91" st_id="13" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc286:25 %v71 = fmul i32 %v70, i32 %max_inp_load

]]></Node>
<StgValue><ssdm name="v71"/></StgValue>
</operation>

<operation id="92" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="10">
<![CDATA[
for.inc286:27 %v72 = load i10 %max_W_addr

]]></Node>
<StgValue><ssdm name="v72"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="93" st_id="14" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc286:28 %v73 = fmul i32 %v71, i32 %v72

]]></Node>
<StgValue><ssdm name="v73"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="94" st_id="15" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc286:28 %v73 = fmul i32 %v71, i32 %v72

]]></Node>
<StgValue><ssdm name="v73"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="95" st_id="16" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc286:28 %v73 = fmul i32 %v71, i32 %v72

]]></Node>
<StgValue><ssdm name="v73"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="96" st_id="17" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc286:28 %v73 = fmul i32 %v71, i32 %v72

]]></Node>
<StgValue><ssdm name="v73"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="97" st_id="18" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc286:29 %v74 = fdiv i32 %v73, i32 4.19021e+06

]]></Node>
<StgValue><ssdm name="v74"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="98" st_id="19" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc286:29 %v74 = fdiv i32 %v73, i32 4.19021e+06

]]></Node>
<StgValue><ssdm name="v74"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="99" st_id="20" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc286:29 %v74 = fdiv i32 %v73, i32 4.19021e+06

]]></Node>
<StgValue><ssdm name="v74"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="100" st_id="21" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc286:29 %v74 = fdiv i32 %v73, i32 4.19021e+06

]]></Node>
<StgValue><ssdm name="v74"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="101" st_id="22" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc286:29 %v74 = fdiv i32 %v73, i32 4.19021e+06

]]></Node>
<StgValue><ssdm name="v74"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="102" st_id="23" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc286:29 %v74 = fdiv i32 %v73, i32 4.19021e+06

]]></Node>
<StgValue><ssdm name="v74"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="103" st_id="24" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc286:29 %v74 = fdiv i32 %v73, i32 4.19021e+06

]]></Node>
<StgValue><ssdm name="v74"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="104" st_id="25" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc286:29 %v74 = fdiv i32 %v73, i32 4.19021e+06

]]></Node>
<StgValue><ssdm name="v74"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="105" st_id="26" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc286:29 %v74 = fdiv i32 %v73, i32 4.19021e+06

]]></Node>
<StgValue><ssdm name="v74"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="106" st_id="27" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc286:29 %v74 = fdiv i32 %v73, i32 4.19021e+06

]]></Node>
<StgValue><ssdm name="v74"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="107" st_id="28" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc286:29 %v74 = fdiv i32 %v73, i32 4.19021e+06

]]></Node>
<StgValue><ssdm name="v74"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="108" st_id="29" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc286:29 %v74 = fdiv i32 %v73, i32 4.19021e+06

]]></Node>
<StgValue><ssdm name="v74"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="109" st_id="30" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc286:29 %v74 = fdiv i32 %v73, i32 4.19021e+06

]]></Node>
<StgValue><ssdm name="v74"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="110" st_id="31" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc286:29 %v74 = fdiv i32 %v73, i32 4.19021e+06

]]></Node>
<StgValue><ssdm name="v74"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="111" st_id="32" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc286:29 %v74 = fdiv i32 %v73, i32 4.19021e+06

]]></Node>
<StgValue><ssdm name="v74"/></StgValue>
</operation>

<operation id="112" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc286:30 %v554_addr = getelementptr i32 %v554, i64 0, i64 %j5_cast

]]></Node>
<StgValue><ssdm name="v554_addr"/></StgValue>
</operation>

<operation id="113" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="10">
<![CDATA[
for.inc286:31 %v554_load = load i10 %v554_addr

]]></Node>
<StgValue><ssdm name="v554_load"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="114" st_id="33" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc286:29 %v74 = fdiv i32 %v73, i32 4.19021e+06

]]></Node>
<StgValue><ssdm name="v74"/></StgValue>
</operation>

<operation id="115" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="10">
<![CDATA[
for.inc286:31 %v554_load = load i10 %v554_addr

]]></Node>
<StgValue><ssdm name="v554_load"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="116" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
for.inc286:32 %v75 = bitcast i32 %v554_load

]]></Node>
<StgValue><ssdm name="v75"/></StgValue>
</operation>

<operation id="117" st_id="34" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc286:33 %v76 = fadd i32 %v74, i32 %v75

]]></Node>
<StgValue><ssdm name="v76"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="118" st_id="35" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc286:33 %v76 = fadd i32 %v74, i32 %v75

]]></Node>
<StgValue><ssdm name="v76"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="119" st_id="36" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc286:33 %v76 = fadd i32 %v74, i32 %v75

]]></Node>
<StgValue><ssdm name="v76"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="120" st_id="37" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc286:33 %v76 = fadd i32 %v74, i32 %v75

]]></Node>
<StgValue><ssdm name="v76"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="121" st_id="38" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc286:33 %v76 = fadd i32 %v74, i32 %v75

]]></Node>
<StgValue><ssdm name="v76"/></StgValue>
</operation>

<operation id="129" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0">
<![CDATA[
for.end288.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="122" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc286:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_outp_to_float_bias_i5_l_j5_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="123" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc286:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9216, i64 9216, i64 9216

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="124" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc286:15 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="125" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc286:20 %v3_addr = getelementptr i32 %v3, i64 0, i64 %zext_ln134_2

]]></Node>
<StgValue><ssdm name="v3_addr"/></StgValue>
</operation>

<operation id="126" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc286:22 %specloopname_ln124 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30

]]></Node>
<StgValue><ssdm name="specloopname_ln124"/></StgValue>
</operation>

<operation id="127" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
for.inc286:34 %store_ln134 = store i32 %v76, i14 %v3_addr

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="128" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
for.inc286:39 %br_ln124 = br void %for.inc283

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
