{
  "design": {
    "design_info": {
      "boundary_crc": "0x454648AB454648AB",
      "device": "xc7k325tffg900-2",
      "name": "bcdAdder",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "Adder_4bit_0": "",
      "Adder_4bit_1": "",
      "util_vector_logic_0": "",
      "util_vector_logic_1": "",
      "util_vector_logic_2": "",
      "util_vector_logic_3": "",
      "xlconstant_0": ""
    },
    "ports": {
      "a1": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "a2": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "a3": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "a4": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "b1": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "b2": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "b3": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "b4": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "C_in": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "C_out": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "s1": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "s2": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "s3": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "s4": {
        "direction": "O",
        "left": "0",
        "right": "0"
      }
    },
    "components": {
      "Adder_4bit_0": {
        "vlnv": "xilinx.com:user:Adder_4bit:1.0",
        "xci_name": "bcdAdder_Adder_4bit_0_0"
      },
      "Adder_4bit_1": {
        "vlnv": "xilinx.com:user:Adder_4bit:1.0",
        "xci_name": "bcdAdder_Adder_4bit_0_1"
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "bcdAdder_util_vector_logic_0_0",
        "parameters": {
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_1": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "bcdAdder_util_vector_logic_0_1",
        "parameters": {
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_2": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "bcdAdder_util_vector_logic_1_0",
        "parameters": {
          "C_OPERATION": {
            "value": "or"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_3": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "bcdAdder_util_vector_logic_2_0",
        "parameters": {
          "C_OPERATION": {
            "value": "or"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "bcdAdder_xlconstant_0_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      }
    },
    "nets": {
      "Adder_4bit_0_s1": {
        "ports": [
          "Adder_4bit_0/s1",
          "Adder_4bit_1/a1"
        ]
      },
      "Adder_4bit_0_s2": {
        "ports": [
          "Adder_4bit_0/s2",
          "Adder_4bit_1/a2",
          "util_vector_logic_1/Op2"
        ]
      },
      "Adder_4bit_0_s3": {
        "ports": [
          "Adder_4bit_0/s3",
          "Adder_4bit_1/a3",
          "util_vector_logic_0/Op2"
        ]
      },
      "Adder_4bit_0_s4": {
        "ports": [
          "Adder_4bit_0/s4",
          "Adder_4bit_1/a4",
          "util_vector_logic_0/Op1",
          "util_vector_logic_1/Op1"
        ]
      },
      "a1_1": {
        "ports": [
          "a1",
          "Adder_4bit_0/a1"
        ]
      },
      "a2_1": {
        "ports": [
          "a2",
          "Adder_4bit_0/a2"
        ]
      },
      "a3_1": {
        "ports": [
          "a3",
          "Adder_4bit_0/a3"
        ]
      },
      "a4_1": {
        "ports": [
          "a4",
          "Adder_4bit_0/a4"
        ]
      },
      "b1_1": {
        "ports": [
          "b1",
          "Adder_4bit_0/b1"
        ]
      },
      "b2_1": {
        "ports": [
          "b2",
          "Adder_4bit_0/b2"
        ]
      },
      "b3_1": {
        "ports": [
          "b3",
          "Adder_4bit_0/b3"
        ]
      },
      "b4_1": {
        "ports": [
          "b4",
          "Adder_4bit_0/b4"
        ]
      },
      "C_in_1": {
        "ports": [
          "C_in",
          "Adder_4bit_0/C_in"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "util_vector_logic_2/Op1"
        ]
      },
      "util_vector_logic_1_Res": {
        "ports": [
          "util_vector_logic_1/Res",
          "util_vector_logic_2/Op2"
        ]
      },
      "Adder_4bit_0_C_out": {
        "ports": [
          "Adder_4bit_0/C_out",
          "util_vector_logic_3/Op1"
        ]
      },
      "util_vector_logic_2_Res": {
        "ports": [
          "util_vector_logic_2/Res",
          "util_vector_logic_3/Op2"
        ]
      },
      "util_vector_logic_3_Res": {
        "ports": [
          "util_vector_logic_3/Res",
          "Adder_4bit_1/b2",
          "Adder_4bit_1/b3"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "Adder_4bit_1/b4",
          "Adder_4bit_1/b1",
          "Adder_4bit_1/C_in"
        ]
      },
      "Adder_4bit_1_C_out": {
        "ports": [
          "Adder_4bit_1/C_out",
          "C_out"
        ]
      },
      "Adder_4bit_1_s1": {
        "ports": [
          "Adder_4bit_1/s1",
          "s1"
        ]
      },
      "Adder_4bit_1_s2": {
        "ports": [
          "Adder_4bit_1/s2",
          "s2"
        ]
      },
      "Adder_4bit_1_s3": {
        "ports": [
          "Adder_4bit_1/s3",
          "s3"
        ]
      },
      "Adder_4bit_1_s4": {
        "ports": [
          "Adder_4bit_1/s4",
          "s4"
        ]
      }
    }
  }
}