// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "02/10/2025 20:12:10"

// 
// Device: Altera EP4CE10F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module dds (
	sys_clk,
	sys_rst_n,
	key,
	dac_clk,
	dac_data);
input 	sys_clk;
input 	sys_rst_n;
input 	[3:0] key;
output 	dac_clk;
output 	[7:0] dac_data;

// Design Ports Information
// dac_clk	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dac_data[0]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dac_data[1]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dac_data[2]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dac_data[3]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dac_data[4]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dac_data[5]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dac_data[6]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dac_data[7]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sys_clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sys_rst_n	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[1]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[3]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[2]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[0]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("DDS_signal_generator_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \dds_ctrl_inst|freq_adder[1]~31_combout ;
wire \dds_ctrl_inst|freq_adder[3]~35_combout ;
wire \dds_ctrl_inst|freq_adder[5]~39_combout ;
wire \dds_ctrl_inst|freq_adder[6]~41_combout ;
wire \dds_ctrl_inst|freq_adder[11]~51_combout ;
wire \dds_ctrl_inst|freq_adder[13]~55_combout ;
wire \dds_ctrl_inst|freq_adder[15]~59_combout ;
wire \dds_ctrl_inst|freq_adder[19]~67_combout ;
wire \dds_ctrl_inst|freq_adder[30]~90 ;
wire \dds_ctrl_inst|freq_adder[31]~91_combout ;
wire \key_ctrl_inst|button_filter_inst1|cnt_20ms[0]~20_combout ;
wire \key_ctrl_inst|button_filter_inst1|cnt_20ms[4]~28_combout ;
wire \key_ctrl_inst|button_filter_inst1|cnt_20ms[5]~30_combout ;
wire \key_ctrl_inst|button_filter_inst1|cnt_20ms[7]~34_combout ;
wire \key_ctrl_inst|button_filter_inst1|cnt_20ms[9]~38_combout ;
wire \key_ctrl_inst|button_filter_inst1|cnt_20ms[13]~46_combout ;
wire \key_ctrl_inst|button_filter_inst3|cnt_20ms[5]~30_combout ;
wire \key_ctrl_inst|button_filter_inst3|cnt_20ms[9]~38_combout ;
wire \key_ctrl_inst|button_filter_inst3|cnt_20ms[13]~46_combout ;
wire \key_ctrl_inst|button_filter_inst3|cnt_20ms[15]~50_combout ;
wire \key_ctrl_inst|button_filter_inst3|cnt_20ms[16]~52_combout ;
wire \key_ctrl_inst|button_filter_inst2|cnt_20ms[0]~20_combout ;
wire \key_ctrl_inst|button_filter_inst2|cnt_20ms[0]~21 ;
wire \key_ctrl_inst|button_filter_inst2|cnt_20ms[1]~22_combout ;
wire \key_ctrl_inst|button_filter_inst2|cnt_20ms[1]~23 ;
wire \key_ctrl_inst|button_filter_inst2|cnt_20ms[2]~24_combout ;
wire \key_ctrl_inst|button_filter_inst2|cnt_20ms[2]~25 ;
wire \key_ctrl_inst|button_filter_inst2|cnt_20ms[3]~26_combout ;
wire \key_ctrl_inst|button_filter_inst2|cnt_20ms[3]~27 ;
wire \key_ctrl_inst|button_filter_inst2|cnt_20ms[4]~28_combout ;
wire \key_ctrl_inst|button_filter_inst2|cnt_20ms[4]~29 ;
wire \key_ctrl_inst|button_filter_inst2|cnt_20ms[5]~30_combout ;
wire \key_ctrl_inst|button_filter_inst2|cnt_20ms[5]~31 ;
wire \key_ctrl_inst|button_filter_inst2|cnt_20ms[6]~32_combout ;
wire \key_ctrl_inst|button_filter_inst2|cnt_20ms[6]~33 ;
wire \key_ctrl_inst|button_filter_inst2|cnt_20ms[7]~34_combout ;
wire \key_ctrl_inst|button_filter_inst2|cnt_20ms[7]~35 ;
wire \key_ctrl_inst|button_filter_inst2|cnt_20ms[8]~36_combout ;
wire \key_ctrl_inst|button_filter_inst2|cnt_20ms[8]~37 ;
wire \key_ctrl_inst|button_filter_inst2|cnt_20ms[9]~38_combout ;
wire \key_ctrl_inst|button_filter_inst2|cnt_20ms[9]~39 ;
wire \key_ctrl_inst|button_filter_inst2|cnt_20ms[10]~40_combout ;
wire \key_ctrl_inst|button_filter_inst2|cnt_20ms[10]~41 ;
wire \key_ctrl_inst|button_filter_inst2|cnt_20ms[11]~42_combout ;
wire \key_ctrl_inst|button_filter_inst2|cnt_20ms[11]~43 ;
wire \key_ctrl_inst|button_filter_inst2|cnt_20ms[12]~44_combout ;
wire \key_ctrl_inst|button_filter_inst2|cnt_20ms[12]~45 ;
wire \key_ctrl_inst|button_filter_inst2|cnt_20ms[13]~46_combout ;
wire \key_ctrl_inst|button_filter_inst2|cnt_20ms[13]~47 ;
wire \key_ctrl_inst|button_filter_inst2|cnt_20ms[14]~48_combout ;
wire \key_ctrl_inst|button_filter_inst2|cnt_20ms[14]~49 ;
wire \key_ctrl_inst|button_filter_inst2|cnt_20ms[15]~50_combout ;
wire \key_ctrl_inst|button_filter_inst2|cnt_20ms[15]~51 ;
wire \key_ctrl_inst|button_filter_inst2|cnt_20ms[16]~52_combout ;
wire \key_ctrl_inst|button_filter_inst2|cnt_20ms[16]~53 ;
wire \key_ctrl_inst|button_filter_inst2|cnt_20ms[17]~54_combout ;
wire \key_ctrl_inst|button_filter_inst2|cnt_20ms[17]~55 ;
wire \key_ctrl_inst|button_filter_inst2|cnt_20ms[18]~57_combout ;
wire \key_ctrl_inst|button_filter_inst2|cnt_20ms[18]~58 ;
wire \key_ctrl_inst|button_filter_inst2|cnt_20ms[19]~59_combout ;
wire \key_ctrl_inst|button_filter_inst0|cnt_20ms[9]~38_combout ;
wire \key_ctrl_inst|button_filter_inst0|cnt_20ms[16]~52_combout ;
wire \key_ctrl_inst|button_filter_inst0|cnt_20ms[18]~58 ;
wire \key_ctrl_inst|button_filter_inst0|cnt_20ms[19]~59_combout ;
wire \key_ctrl_inst|button_filter_inst2|key_flag~q ;
wire \key_ctrl_inst|wave_sel~2_combout ;
wire \key_ctrl_inst|button_filter_inst1|Equal1~1_combout ;
wire \key_ctrl_inst|button_filter_inst3|Equal1~3_combout ;
wire \key_ctrl_inst|button_filter_inst2|Equal1~0_combout ;
wire \key_ctrl_inst|button_filter_inst2|Equal1~1_combout ;
wire \key_ctrl_inst|button_filter_inst2|Equal1~2_combout ;
wire \key_ctrl_inst|button_filter_inst2|Equal1~3_combout ;
wire \key_ctrl_inst|button_filter_inst2|Equal1~4_combout ;
wire \key_ctrl_inst|button_filter_inst2|Equal1~5_combout ;
wire \key_ctrl_inst|button_filter_inst2|Equal1~6_combout ;
wire \key_ctrl_inst|button_filter_inst0|Equal1~2_combout ;
wire \key_ctrl_inst|button_filter_inst2|cnt_20ms[14]~56_combout ;
wire \key[2]~_wirecell_combout ;
wire \key[2]~input_o ;
wire \dac_clk~output_o ;
wire \dac_data[0]~output_o ;
wire \dac_data[1]~output_o ;
wire \dac_data[2]~output_o ;
wire \dac_data[3]~output_o ;
wire \dac_data[4]~output_o ;
wire \dac_data[5]~output_o ;
wire \dac_data[6]~output_o ;
wire \dac_data[7]~output_o ;
wire \sys_clk~input_o ;
wire \sys_clk~inputclkctrl_outclk ;
wire \key_ctrl_inst|button_filter_inst0|cnt_20ms[0]~20_combout ;
wire \key[0]~input_o ;
wire \key[0]~_wirecell_combout ;
wire \sys_rst_n~input_o ;
wire \sys_rst_n~inputclkctrl_outclk ;
wire \key_ctrl_inst|button_filter_inst0|cnt_20ms[0]~21 ;
wire \key_ctrl_inst|button_filter_inst0|cnt_20ms[1]~23 ;
wire \key_ctrl_inst|button_filter_inst0|cnt_20ms[2]~24_combout ;
wire \key_ctrl_inst|button_filter_inst0|cnt_20ms[2]~25 ;
wire \key_ctrl_inst|button_filter_inst0|cnt_20ms[3]~26_combout ;
wire \key_ctrl_inst|button_filter_inst0|cnt_20ms[3]~27 ;
wire \key_ctrl_inst|button_filter_inst0|cnt_20ms[4]~29 ;
wire \key_ctrl_inst|button_filter_inst0|cnt_20ms[5]~31 ;
wire \key_ctrl_inst|button_filter_inst0|cnt_20ms[6]~33 ;
wire \key_ctrl_inst|button_filter_inst0|cnt_20ms[7]~34_combout ;
wire \~GND~combout ;
wire \key_ctrl_inst|button_filter_inst0|cnt_20ms[7]~35 ;
wire \key_ctrl_inst|button_filter_inst0|cnt_20ms[8]~37 ;
wire \key_ctrl_inst|button_filter_inst0|cnt_20ms[9]~39 ;
wire \key_ctrl_inst|button_filter_inst0|cnt_20ms[10]~40_combout ;
wire \key_ctrl_inst|button_filter_inst0|cnt_20ms[10]~41 ;
wire \key_ctrl_inst|button_filter_inst0|cnt_20ms[11]~42_combout ;
wire \key_ctrl_inst|button_filter_inst0|cnt_20ms[11]~43 ;
wire \key_ctrl_inst|button_filter_inst0|cnt_20ms[12]~44_combout ;
wire \key_ctrl_inst|button_filter_inst0|cnt_20ms[12]~45 ;
wire \key_ctrl_inst|button_filter_inst0|cnt_20ms[13]~46_combout ;
wire \key_ctrl_inst|button_filter_inst0|cnt_20ms[13]~47 ;
wire \key_ctrl_inst|button_filter_inst0|cnt_20ms[14]~48_combout ;
wire \key_ctrl_inst|button_filter_inst0|cnt_20ms[14]~49 ;
wire \key_ctrl_inst|button_filter_inst0|cnt_20ms[15]~50_combout ;
wire \key_ctrl_inst|button_filter_inst0|cnt_20ms[15]~51 ;
wire \key_ctrl_inst|button_filter_inst0|cnt_20ms[16]~53 ;
wire \key_ctrl_inst|button_filter_inst0|cnt_20ms[17]~54_combout ;
wire \key_ctrl_inst|button_filter_inst0|cnt_20ms[17]~55 ;
wire \key_ctrl_inst|button_filter_inst0|cnt_20ms[18]~57_combout ;
wire \key_ctrl_inst|button_filter_inst0|Equal1~3_combout ;
wire \key_ctrl_inst|button_filter_inst0|cnt_20ms[1]~22_combout ;
wire \key_ctrl_inst|button_filter_inst0|cnt_20ms[4]~28_combout ;
wire \key_ctrl_inst|button_filter_inst0|Equal1~0_combout ;
wire \key_ctrl_inst|button_filter_inst0|cnt_20ms[8]~36_combout ;
wire \key_ctrl_inst|button_filter_inst0|cnt_20ms[5]~30_combout ;
wire \key_ctrl_inst|button_filter_inst0|cnt_20ms[6]~32_combout ;
wire \key_ctrl_inst|button_filter_inst0|Equal1~1_combout ;
wire \key_ctrl_inst|button_filter_inst0|Equal1~4_combout ;
wire \key_ctrl_inst|button_filter_inst0|Equal1~5_combout ;
wire \key_ctrl_inst|button_filter_inst0|cnt_20ms[9]~56_combout ;
wire \key_ctrl_inst|button_filter_inst0|Equal1~6_combout ;
wire \key_ctrl_inst|button_filter_inst0|key_flag~q ;
wire \key_ctrl_inst|button_filter_inst1|cnt_20ms[0]~21 ;
wire \key_ctrl_inst|button_filter_inst1|cnt_20ms[1]~22_combout ;
wire \key[1]~input_o ;
wire \key[1]~_wirecell_combout ;
wire \key_ctrl_inst|button_filter_inst1|cnt_20ms[11]~56_combout ;
wire \key_ctrl_inst|button_filter_inst1|cnt_20ms[1]~23 ;
wire \key_ctrl_inst|button_filter_inst1|cnt_20ms[2]~24_combout ;
wire \key_ctrl_inst|button_filter_inst1|cnt_20ms[2]~25 ;
wire \key_ctrl_inst|button_filter_inst1|cnt_20ms[3]~26_combout ;
wire \key_ctrl_inst|button_filter_inst1|cnt_20ms[3]~27 ;
wire \key_ctrl_inst|button_filter_inst1|cnt_20ms[4]~29 ;
wire \key_ctrl_inst|button_filter_inst1|cnt_20ms[5]~31 ;
wire \key_ctrl_inst|button_filter_inst1|cnt_20ms[6]~32_combout ;
wire \key_ctrl_inst|button_filter_inst1|cnt_20ms[6]~33 ;
wire \key_ctrl_inst|button_filter_inst1|cnt_20ms[7]~35 ;
wire \key_ctrl_inst|button_filter_inst1|cnt_20ms[8]~36_combout ;
wire \key_ctrl_inst|button_filter_inst1|cnt_20ms[8]~37 ;
wire \key_ctrl_inst|button_filter_inst1|cnt_20ms[9]~39 ;
wire \key_ctrl_inst|button_filter_inst1|cnt_20ms[10]~40_combout ;
wire \key_ctrl_inst|button_filter_inst1|cnt_20ms[10]~41 ;
wire \key_ctrl_inst|button_filter_inst1|cnt_20ms[11]~42_combout ;
wire \key_ctrl_inst|button_filter_inst1|cnt_20ms[11]~43 ;
wire \key_ctrl_inst|button_filter_inst1|cnt_20ms[12]~44_combout ;
wire \key_ctrl_inst|button_filter_inst1|cnt_20ms[12]~45 ;
wire \key_ctrl_inst|button_filter_inst1|cnt_20ms[13]~47 ;
wire \key_ctrl_inst|button_filter_inst1|cnt_20ms[14]~48_combout ;
wire \key_ctrl_inst|button_filter_inst1|cnt_20ms[14]~49 ;
wire \key_ctrl_inst|button_filter_inst1|cnt_20ms[15]~51 ;
wire \key_ctrl_inst|button_filter_inst1|cnt_20ms[16]~53 ;
wire \key_ctrl_inst|button_filter_inst1|cnt_20ms[17]~54_combout ;
wire \key_ctrl_inst|button_filter_inst1|cnt_20ms[17]~55 ;
wire \key_ctrl_inst|button_filter_inst1|cnt_20ms[18]~57_combout ;
wire \key_ctrl_inst|button_filter_inst1|cnt_20ms[18]~58 ;
wire \key_ctrl_inst|button_filter_inst1|cnt_20ms[19]~59_combout ;
wire \key_ctrl_inst|button_filter_inst1|Equal1~0_combout ;
wire \key_ctrl_inst|button_filter_inst1|Equal1~2_combout ;
wire \key_ctrl_inst|button_filter_inst1|cnt_20ms[15]~50_combout ;
wire \key_ctrl_inst|button_filter_inst1|cnt_20ms[16]~52_combout ;
wire \key_ctrl_inst|button_filter_inst1|Equal1~3_combout ;
wire \key_ctrl_inst|button_filter_inst1|Equal1~4_combout ;
wire \key_ctrl_inst|button_filter_inst1|Equal1~5_combout ;
wire \key_ctrl_inst|button_filter_inst1|Equal1~6_combout ;
wire \key_ctrl_inst|button_filter_inst1|key_flag~q ;
wire \key_ctrl_inst|wave_sel~4_combout ;
wire \key_ctrl_inst|button_filter_inst3|cnt_20ms[0]~20_combout ;
wire \key[3]~input_o ;
wire \key[3]~_wirecell_combout ;
wire \key_ctrl_inst|button_filter_inst3|cnt_20ms[0]~21 ;
wire \key_ctrl_inst|button_filter_inst3|cnt_20ms[1]~22_combout ;
wire \key_ctrl_inst|button_filter_inst3|cnt_20ms[1]~23 ;
wire \key_ctrl_inst|button_filter_inst3|cnt_20ms[2]~24_combout ;
wire \key_ctrl_inst|button_filter_inst3|cnt_20ms[2]~25 ;
wire \key_ctrl_inst|button_filter_inst3|cnt_20ms[3]~26_combout ;
wire \key_ctrl_inst|button_filter_inst3|cnt_20ms[3]~27 ;
wire \key_ctrl_inst|button_filter_inst3|cnt_20ms[4]~28_combout ;
wire \key_ctrl_inst|button_filter_inst3|cnt_20ms[4]~29 ;
wire \key_ctrl_inst|button_filter_inst3|cnt_20ms[5]~31 ;
wire \key_ctrl_inst|button_filter_inst3|cnt_20ms[6]~32_combout ;
wire \key_ctrl_inst|button_filter_inst3|cnt_20ms[6]~33 ;
wire \key_ctrl_inst|button_filter_inst3|cnt_20ms[7]~35 ;
wire \key_ctrl_inst|button_filter_inst3|cnt_20ms[8]~36_combout ;
wire \key_ctrl_inst|button_filter_inst3|cnt_20ms[8]~37 ;
wire \key_ctrl_inst|button_filter_inst3|cnt_20ms[9]~39 ;
wire \key_ctrl_inst|button_filter_inst3|cnt_20ms[10]~40_combout ;
wire \key_ctrl_inst|button_filter_inst3|cnt_20ms[10]~41 ;
wire \key_ctrl_inst|button_filter_inst3|cnt_20ms[11]~42_combout ;
wire \key_ctrl_inst|button_filter_inst3|cnt_20ms[11]~43 ;
wire \key_ctrl_inst|button_filter_inst3|cnt_20ms[12]~44_combout ;
wire \key_ctrl_inst|button_filter_inst3|cnt_20ms[12]~45 ;
wire \key_ctrl_inst|button_filter_inst3|cnt_20ms[13]~47 ;
wire \key_ctrl_inst|button_filter_inst3|cnt_20ms[14]~48_combout ;
wire \key_ctrl_inst|button_filter_inst3|cnt_20ms[14]~49 ;
wire \key_ctrl_inst|button_filter_inst3|cnt_20ms[15]~51 ;
wire \key_ctrl_inst|button_filter_inst3|cnt_20ms[16]~53 ;
wire \key_ctrl_inst|button_filter_inst3|cnt_20ms[17]~54_combout ;
wire \key_ctrl_inst|button_filter_inst3|cnt_20ms[17]~55 ;
wire \key_ctrl_inst|button_filter_inst3|cnt_20ms[18]~58_combout ;
wire \key_ctrl_inst|button_filter_inst3|cnt_20ms[18]~59 ;
wire \key_ctrl_inst|button_filter_inst3|cnt_20ms[19]~60_combout ;
wire \key_ctrl_inst|button_filter_inst3|cnt_20ms[11]~56_combout ;
wire \key_ctrl_inst|button_filter_inst3|Equal1~2_combout ;
wire \key_ctrl_inst|button_filter_inst3|Equal1~0_combout ;
wire \key_ctrl_inst|button_filter_inst3|cnt_20ms[7]~34_combout ;
wire \key_ctrl_inst|button_filter_inst3|Equal1~1_combout ;
wire \key_ctrl_inst|button_filter_inst3|Equal1~4_combout ;
wire \key_ctrl_inst|button_filter_inst3|cnt_20ms[11]~57_combout ;
wire \key_ctrl_inst|button_filter_inst3|Equal1~5_combout ;
wire \key_ctrl_inst|button_filter_inst3|Equal1~6_combout ;
wire \key_ctrl_inst|button_filter_inst3|key_flag~q ;
wire \key_ctrl_inst|wave_sel~5_combout ;
wire \key_ctrl_inst|wave_sel~3_combout ;
wire \key_ctrl_inst|wave_sel[0]~1_combout ;
wire \key_ctrl_inst|wave_sel~0_combout ;
wire \dds_ctrl_inst|rom_addr~0_combout ;
wire \dds_ctrl_inst|freq_adder[0]~93_combout ;
wire \dds_ctrl_inst|freq_adder[1]~32 ;
wire \dds_ctrl_inst|freq_adder[2]~33_combout ;
wire \dds_ctrl_inst|freq_adder[2]~34 ;
wire \dds_ctrl_inst|freq_adder[3]~36 ;
wire \dds_ctrl_inst|freq_adder[4]~37_combout ;
wire \dds_ctrl_inst|freq_adder[4]~38 ;
wire \dds_ctrl_inst|freq_adder[5]~40 ;
wire \dds_ctrl_inst|freq_adder[6]~42 ;
wire \dds_ctrl_inst|freq_adder[7]~43_combout ;
wire \dds_ctrl_inst|freq_adder[7]~44 ;
wire \dds_ctrl_inst|freq_adder[8]~45_combout ;
wire \dds_ctrl_inst|freq_adder[8]~46 ;
wire \dds_ctrl_inst|freq_adder[9]~47_combout ;
wire \dds_ctrl_inst|freq_adder[9]~48 ;
wire \dds_ctrl_inst|freq_adder[10]~49_combout ;
wire \dds_ctrl_inst|freq_adder[10]~50 ;
wire \dds_ctrl_inst|freq_adder[11]~52 ;
wire \dds_ctrl_inst|freq_adder[12]~53_combout ;
wire \dds_ctrl_inst|freq_adder[12]~54 ;
wire \dds_ctrl_inst|freq_adder[13]~56 ;
wire \dds_ctrl_inst|freq_adder[14]~57_combout ;
wire \dds_ctrl_inst|freq_adder[14]~58 ;
wire \dds_ctrl_inst|freq_adder[15]~60 ;
wire \dds_ctrl_inst|freq_adder[16]~61_combout ;
wire \dds_ctrl_inst|freq_adder[16]~62 ;
wire \dds_ctrl_inst|freq_adder[17]~63_combout ;
wire \dds_ctrl_inst|freq_adder[17]~64 ;
wire \dds_ctrl_inst|freq_adder[18]~65_combout ;
wire \dds_ctrl_inst|freq_adder[18]~66 ;
wire \dds_ctrl_inst|freq_adder[19]~68 ;
wire \dds_ctrl_inst|freq_adder[20]~69_combout ;
wire \dds_ctrl_inst|rom_addres_reg[0]~feeder_combout ;
wire \dds_ctrl_inst|rom_addr[0]~feeder_combout ;
wire \dds_ctrl_inst|freq_adder[20]~70 ;
wire \dds_ctrl_inst|freq_adder[21]~71_combout ;
wire \dds_ctrl_inst|rom_addres_reg[1]~feeder_combout ;
wire \dds_ctrl_inst|rom_addr[1]~feeder_combout ;
wire \dds_ctrl_inst|freq_adder[21]~72 ;
wire \dds_ctrl_inst|freq_adder[22]~73_combout ;
wire \dds_ctrl_inst|rom_addres_reg[2]~feeder_combout ;
wire \dds_ctrl_inst|freq_adder[22]~74 ;
wire \dds_ctrl_inst|freq_adder[23]~75_combout ;
wire \dds_ctrl_inst|rom_addres_reg[3]~feeder_combout ;
wire \dds_ctrl_inst|rom_addr[3]~feeder_combout ;
wire \dds_ctrl_inst|freq_adder[23]~76 ;
wire \dds_ctrl_inst|freq_adder[24]~77_combout ;
wire \dds_ctrl_inst|rom_addres_reg[4]~feeder_combout ;
wire \dds_ctrl_inst|freq_adder[24]~78 ;
wire \dds_ctrl_inst|freq_adder[25]~79_combout ;
wire \dds_ctrl_inst|rom_addres_reg[5]~feeder_combout ;
wire \dds_ctrl_inst|rom_addr[5]~feeder_combout ;
wire \dds_ctrl_inst|freq_adder[25]~80 ;
wire \dds_ctrl_inst|freq_adder[26]~81_combout ;
wire \dds_ctrl_inst|rom_addres_reg[6]~feeder_combout ;
wire \dds_ctrl_inst|rom_addr[6]~feeder_combout ;
wire \dds_ctrl_inst|freq_adder[26]~82 ;
wire \dds_ctrl_inst|freq_adder[27]~83_combout ;
wire \dds_ctrl_inst|rom_addres_reg[7]~feeder_combout ;
wire \dds_ctrl_inst|rom_addr[7]~feeder_combout ;
wire \dds_ctrl_inst|freq_adder[27]~84 ;
wire \dds_ctrl_inst|freq_adder[28]~85_combout ;
wire \dds_ctrl_inst|rom_addres_reg[8]~feeder_combout ;
wire \dds_ctrl_inst|rom_addr[8]~feeder_combout ;
wire \dds_ctrl_inst|freq_adder[28]~86 ;
wire \dds_ctrl_inst|freq_adder[29]~87_combout ;
wire \dds_ctrl_inst|rom_addres_reg[9]~feeder_combout ;
wire \dds_ctrl_inst|rom_addr[9]~feeder_combout ;
wire \dds_ctrl_inst|freq_adder[29]~88 ;
wire \dds_ctrl_inst|freq_adder[30]~89_combout ;
wire \dds_ctrl_inst|rom_addres_reg[10]~0_combout ;
wire \dds_ctrl_inst|rom_addres_reg[10]~feeder_combout ;
wire \dds_ctrl_inst|rom_addr[10]~feeder_combout ;
wire \dds_ctrl_inst|Add1~0_combout ;
wire \dds_ctrl_inst|rom_addres_reg[11]~feeder_combout ;
wire \dds_ctrl_inst|rom_addr[11]~feeder_combout ;
wire \dds_ctrl_inst|rom_addr~1_combout ;
wire \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ;
wire \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ;
wire \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ;
wire \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|mux2|result_node[1]~1_combout ;
wire \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|mux2|result_node[2]~2_combout ;
wire \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|mux2|result_node[3]~3_combout ;
wire \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|mux2|result_node[4]~4_combout ;
wire \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|mux2|result_node[5]~5_combout ;
wire \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|mux2|result_node[6]~6_combout ;
wire \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout ;
wire [19:0] \key_ctrl_inst|button_filter_inst2|cnt_20ms ;
wire [19:0] \key_ctrl_inst|button_filter_inst0|cnt_20ms ;
wire [31:0] \dds_ctrl_inst|freq_adder ;
wire [19:0] \key_ctrl_inst|button_filter_inst3|cnt_20ms ;
wire [13:0] \dds_ctrl_inst|rom_addr ;
wire [3:0] \key_ctrl_inst|wave_sel ;
wire [11:0] \dds_ctrl_inst|rom_addres_reg ;
wire [19:0] \key_ctrl_inst|button_filter_inst1|cnt_20ms ;
wire [0:0] \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|out_address_reg_a ;
wire [0:0] \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|address_reg_a ;

wire [0:0] \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;

assign \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

// Location: FF_X24_Y19_N31
dffeas \dds_ctrl_inst|freq_adder[31] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dds_ctrl_inst|freq_adder[31]~91_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|freq_adder [31]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[31] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|freq_adder[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N21
dffeas \key_ctrl_inst|button_filter_inst1|cnt_20ms[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst1|cnt_20ms[4]~28_combout ),
	.asdata(\key[1]~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst1|cnt_20ms[11]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst1|cnt_20ms [4]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[4] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N23
dffeas \key_ctrl_inst|button_filter_inst1|cnt_20ms[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst1|cnt_20ms[5]~30_combout ),
	.asdata(\key[1]~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst1|cnt_20ms[11]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst1|cnt_20ms [5]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[5] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N27
dffeas \key_ctrl_inst|button_filter_inst1|cnt_20ms[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst1|cnt_20ms[7]~34_combout ),
	.asdata(\~GND~combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst1|cnt_20ms[11]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst1|cnt_20ms [7]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[7] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N31
dffeas \key_ctrl_inst|button_filter_inst1|cnt_20ms[9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst1|cnt_20ms[9]~38_combout ),
	.asdata(\key[1]~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst1|cnt_20ms[11]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst1|cnt_20ms [9]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[9] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N7
dffeas \key_ctrl_inst|button_filter_inst1|cnt_20ms[13] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst1|cnt_20ms[13]~46_combout ),
	.asdata(\~GND~combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst1|cnt_20ms[11]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst1|cnt_20ms [13]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[13] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N13
dffeas \key_ctrl_inst|button_filter_inst1|cnt_20ms[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst1|cnt_20ms[0]~20_combout ),
	.asdata(\key[1]~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst1|cnt_20ms[11]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst1|cnt_20ms [0]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[0] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N23
dffeas \key_ctrl_inst|button_filter_inst3|cnt_20ms[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst3|cnt_20ms[5]~30_combout ),
	.asdata(\key[3]~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst3|cnt_20ms[11]~57_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst3|cnt_20ms [5]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[5] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N31
dffeas \key_ctrl_inst|button_filter_inst3|cnt_20ms[9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst3|cnt_20ms[9]~38_combout ),
	.asdata(\key[3]~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst3|cnt_20ms[11]~57_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst3|cnt_20ms [9]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[9] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N13
dffeas \key_ctrl_inst|button_filter_inst3|cnt_20ms[16] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst3|cnt_20ms[16]~52_combout ),
	.asdata(\key[3]~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst3|cnt_20ms[11]~57_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst3|cnt_20ms [16]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[16] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N7
dffeas \key_ctrl_inst|button_filter_inst3|cnt_20ms[13] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst3|cnt_20ms[13]~46_combout ),
	.asdata(\~GND~combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst3|cnt_20ms[11]~57_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst3|cnt_20ms [13]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[13] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N11
dffeas \key_ctrl_inst|button_filter_inst3|cnt_20ms[15] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst3|cnt_20ms[15]~50_combout ),
	.asdata(\~GND~combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst3|cnt_20ms[11]~57_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst3|cnt_20ms [15]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[15] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N15
dffeas \key_ctrl_inst|button_filter_inst2|cnt_20ms[17] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst2|cnt_20ms[17]~54_combout ),
	.asdata(\key[2]~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst2|cnt_20ms[14]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst2|cnt_20ms [17]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[17] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N17
dffeas \key_ctrl_inst|button_filter_inst2|cnt_20ms[18] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst2|cnt_20ms[18]~57_combout ),
	.asdata(\key[2]~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst2|cnt_20ms[14]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst2|cnt_20ms [18]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[18] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N19
dffeas \key_ctrl_inst|button_filter_inst2|cnt_20ms[19] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst2|cnt_20ms[19]~59_combout ),
	.asdata(\key[2]~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst2|cnt_20ms[14]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst2|cnt_20ms [19]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[19] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N15
dffeas \key_ctrl_inst|button_filter_inst2|cnt_20ms[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst2|cnt_20ms[1]~22_combout ),
	.asdata(\key[2]~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst2|cnt_20ms[14]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst2|cnt_20ms [1]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[1] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N17
dffeas \key_ctrl_inst|button_filter_inst2|cnt_20ms[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst2|cnt_20ms[2]~24_combout ),
	.asdata(\key[2]~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst2|cnt_20ms[14]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst2|cnt_20ms [2]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[2] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N19
dffeas \key_ctrl_inst|button_filter_inst2|cnt_20ms[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst2|cnt_20ms[3]~26_combout ),
	.asdata(\key[2]~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst2|cnt_20ms[14]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst2|cnt_20ms [3]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[3] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N21
dffeas \key_ctrl_inst|button_filter_inst2|cnt_20ms[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst2|cnt_20ms[4]~28_combout ),
	.asdata(\key[2]~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst2|cnt_20ms[14]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst2|cnt_20ms [4]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[4] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N23
dffeas \key_ctrl_inst|button_filter_inst2|cnt_20ms[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst2|cnt_20ms[5]~30_combout ),
	.asdata(\key[2]~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst2|cnt_20ms[14]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst2|cnt_20ms [5]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[5] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N25
dffeas \key_ctrl_inst|button_filter_inst2|cnt_20ms[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst2|cnt_20ms[6]~32_combout ),
	.asdata(\~GND~combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst2|cnt_20ms[14]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst2|cnt_20ms [6]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[6] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N27
dffeas \key_ctrl_inst|button_filter_inst2|cnt_20ms[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst2|cnt_20ms[7]~34_combout ),
	.asdata(\~GND~combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst2|cnt_20ms[14]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst2|cnt_20ms [7]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[7] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N29
dffeas \key_ctrl_inst|button_filter_inst2|cnt_20ms[8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst2|cnt_20ms[8]~36_combout ),
	.asdata(\~GND~combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst2|cnt_20ms[14]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst2|cnt_20ms [8]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[8] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N31
dffeas \key_ctrl_inst|button_filter_inst2|cnt_20ms[9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst2|cnt_20ms[9]~38_combout ),
	.asdata(\key[2]~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst2|cnt_20ms[14]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst2|cnt_20ms [9]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[9] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N1
dffeas \key_ctrl_inst|button_filter_inst2|cnt_20ms[10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst2|cnt_20ms[10]~40_combout ),
	.asdata(\~GND~combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst2|cnt_20ms[14]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst2|cnt_20ms [10]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[10] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N3
dffeas \key_ctrl_inst|button_filter_inst2|cnt_20ms[11] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst2|cnt_20ms[11]~42_combout ),
	.asdata(\~GND~combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst2|cnt_20ms[14]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst2|cnt_20ms [11]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[11] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N5
dffeas \key_ctrl_inst|button_filter_inst2|cnt_20ms[12] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst2|cnt_20ms[12]~44_combout ),
	.asdata(\~GND~combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst2|cnt_20ms[14]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst2|cnt_20ms [12]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[12] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N9
dffeas \key_ctrl_inst|button_filter_inst2|cnt_20ms[14] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst2|cnt_20ms[14]~48_combout ),
	.asdata(\key[2]~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst2|cnt_20ms[14]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst2|cnt_20ms [14]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[14] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N13
dffeas \key_ctrl_inst|button_filter_inst2|cnt_20ms[16] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst2|cnt_20ms[16]~52_combout ),
	.asdata(\key[2]~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst2|cnt_20ms[14]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst2|cnt_20ms [16]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[16] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N7
dffeas \key_ctrl_inst|button_filter_inst2|cnt_20ms[13] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst2|cnt_20ms[13]~46_combout ),
	.asdata(\~GND~combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst2|cnt_20ms[14]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst2|cnt_20ms [13]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[13] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N11
dffeas \key_ctrl_inst|button_filter_inst2|cnt_20ms[15] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst2|cnt_20ms[15]~50_combout ),
	.asdata(\~GND~combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst2|cnt_20ms[14]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst2|cnt_20ms [15]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[15] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N13
dffeas \key_ctrl_inst|button_filter_inst2|cnt_20ms[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst2|cnt_20ms[0]~20_combout ),
	.asdata(\key[2]~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst2|cnt_20ms[14]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst2|cnt_20ms [0]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[0] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N19
dffeas \key_ctrl_inst|button_filter_inst0|cnt_20ms[19] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst0|cnt_20ms[19]~59_combout ),
	.asdata(\key[0]~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst0|cnt_20ms[9]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst0|cnt_20ms [19]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[19] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N31
dffeas \key_ctrl_inst|button_filter_inst0|cnt_20ms[9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst0|cnt_20ms[9]~38_combout ),
	.asdata(\key[0]~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst0|cnt_20ms[9]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst0|cnt_20ms [9]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[9] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N13
dffeas \key_ctrl_inst|button_filter_inst0|cnt_20ms[16] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst0|cnt_20ms[16]~52_combout ),
	.asdata(\key[0]~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst0|cnt_20ms[9]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst0|cnt_20ms [16]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[16] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N7
dffeas \dds_ctrl_inst|freq_adder[19] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dds_ctrl_inst|freq_adder[19]~67_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|freq_adder [19]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[19] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|freq_adder[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N31
dffeas \dds_ctrl_inst|freq_adder[15] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dds_ctrl_inst|freq_adder[15]~59_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|freq_adder [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[15] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|freq_adder[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N27
dffeas \dds_ctrl_inst|freq_adder[13] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dds_ctrl_inst|freq_adder[13]~55_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|freq_adder [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[13] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|freq_adder[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N23
dffeas \dds_ctrl_inst|freq_adder[11] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dds_ctrl_inst|freq_adder[11]~51_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|freq_adder [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[11] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|freq_adder[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N13
dffeas \dds_ctrl_inst|freq_adder[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dds_ctrl_inst|freq_adder[6]~41_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|freq_adder [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[6] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|freq_adder[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N11
dffeas \dds_ctrl_inst|freq_adder[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dds_ctrl_inst|freq_adder[5]~39_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|freq_adder [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[5] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|freq_adder[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N7
dffeas \dds_ctrl_inst|freq_adder[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dds_ctrl_inst|freq_adder[3]~35_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|freq_adder [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[3] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|freq_adder[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N3
dffeas \dds_ctrl_inst|freq_adder[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dds_ctrl_inst|freq_adder[1]~31_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|freq_adder [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[1] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|freq_adder[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N2
cycloneive_lcell_comb \dds_ctrl_inst|freq_adder[1]~31 (
// Equation(s):
// \dds_ctrl_inst|freq_adder[1]~31_combout  = (\dds_ctrl_inst|freq_adder [1] & (\dds_ctrl_inst|freq_adder [0] $ (VCC))) # (!\dds_ctrl_inst|freq_adder [1] & (\dds_ctrl_inst|freq_adder [0] & VCC))
// \dds_ctrl_inst|freq_adder[1]~32  = CARRY((\dds_ctrl_inst|freq_adder [1] & \dds_ctrl_inst|freq_adder [0]))

	.dataa(\dds_ctrl_inst|freq_adder [1]),
	.datab(\dds_ctrl_inst|freq_adder [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dds_ctrl_inst|freq_adder[1]~31_combout ),
	.cout(\dds_ctrl_inst|freq_adder[1]~32 ));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[1]~31 .lut_mask = 16'h6688;
defparam \dds_ctrl_inst|freq_adder[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N6
cycloneive_lcell_comb \dds_ctrl_inst|freq_adder[3]~35 (
// Equation(s):
// \dds_ctrl_inst|freq_adder[3]~35_combout  = (\dds_ctrl_inst|freq_adder [3] & (\dds_ctrl_inst|freq_adder[2]~34  $ (GND))) # (!\dds_ctrl_inst|freq_adder [3] & (!\dds_ctrl_inst|freq_adder[2]~34  & VCC))
// \dds_ctrl_inst|freq_adder[3]~36  = CARRY((\dds_ctrl_inst|freq_adder [3] & !\dds_ctrl_inst|freq_adder[2]~34 ))

	.dataa(\dds_ctrl_inst|freq_adder [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_ctrl_inst|freq_adder[2]~34 ),
	.combout(\dds_ctrl_inst|freq_adder[3]~35_combout ),
	.cout(\dds_ctrl_inst|freq_adder[3]~36 ));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[3]~35 .lut_mask = 16'hA50A;
defparam \dds_ctrl_inst|freq_adder[3]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N10
cycloneive_lcell_comb \dds_ctrl_inst|freq_adder[5]~39 (
// Equation(s):
// \dds_ctrl_inst|freq_adder[5]~39_combout  = (\dds_ctrl_inst|freq_adder [5] & (\dds_ctrl_inst|freq_adder[4]~38  $ (GND))) # (!\dds_ctrl_inst|freq_adder [5] & (!\dds_ctrl_inst|freq_adder[4]~38  & VCC))
// \dds_ctrl_inst|freq_adder[5]~40  = CARRY((\dds_ctrl_inst|freq_adder [5] & !\dds_ctrl_inst|freq_adder[4]~38 ))

	.dataa(\dds_ctrl_inst|freq_adder [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_ctrl_inst|freq_adder[4]~38 ),
	.combout(\dds_ctrl_inst|freq_adder[5]~39_combout ),
	.cout(\dds_ctrl_inst|freq_adder[5]~40 ));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[5]~39 .lut_mask = 16'hA50A;
defparam \dds_ctrl_inst|freq_adder[5]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N12
cycloneive_lcell_comb \dds_ctrl_inst|freq_adder[6]~41 (
// Equation(s):
// \dds_ctrl_inst|freq_adder[6]~41_combout  = (\dds_ctrl_inst|freq_adder [6] & (\dds_ctrl_inst|freq_adder[5]~40  & VCC)) # (!\dds_ctrl_inst|freq_adder [6] & (!\dds_ctrl_inst|freq_adder[5]~40 ))
// \dds_ctrl_inst|freq_adder[6]~42  = CARRY((!\dds_ctrl_inst|freq_adder [6] & !\dds_ctrl_inst|freq_adder[5]~40 ))

	.dataa(\dds_ctrl_inst|freq_adder [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_ctrl_inst|freq_adder[5]~40 ),
	.combout(\dds_ctrl_inst|freq_adder[6]~41_combout ),
	.cout(\dds_ctrl_inst|freq_adder[6]~42 ));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[6]~41 .lut_mask = 16'hA505;
defparam \dds_ctrl_inst|freq_adder[6]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N22
cycloneive_lcell_comb \dds_ctrl_inst|freq_adder[11]~51 (
// Equation(s):
// \dds_ctrl_inst|freq_adder[11]~51_combout  = (\dds_ctrl_inst|freq_adder [11] & (\dds_ctrl_inst|freq_adder[10]~50  $ (GND))) # (!\dds_ctrl_inst|freq_adder [11] & (!\dds_ctrl_inst|freq_adder[10]~50  & VCC))
// \dds_ctrl_inst|freq_adder[11]~52  = CARRY((\dds_ctrl_inst|freq_adder [11] & !\dds_ctrl_inst|freq_adder[10]~50 ))

	.dataa(\dds_ctrl_inst|freq_adder [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_ctrl_inst|freq_adder[10]~50 ),
	.combout(\dds_ctrl_inst|freq_adder[11]~51_combout ),
	.cout(\dds_ctrl_inst|freq_adder[11]~52 ));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[11]~51 .lut_mask = 16'hA50A;
defparam \dds_ctrl_inst|freq_adder[11]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N26
cycloneive_lcell_comb \dds_ctrl_inst|freq_adder[13]~55 (
// Equation(s):
// \dds_ctrl_inst|freq_adder[13]~55_combout  = (\dds_ctrl_inst|freq_adder [13] & ((GND) # (!\dds_ctrl_inst|freq_adder[12]~54 ))) # (!\dds_ctrl_inst|freq_adder [13] & (\dds_ctrl_inst|freq_adder[12]~54  $ (GND)))
// \dds_ctrl_inst|freq_adder[13]~56  = CARRY((\dds_ctrl_inst|freq_adder [13]) # (!\dds_ctrl_inst|freq_adder[12]~54 ))

	.dataa(\dds_ctrl_inst|freq_adder [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_ctrl_inst|freq_adder[12]~54 ),
	.combout(\dds_ctrl_inst|freq_adder[13]~55_combout ),
	.cout(\dds_ctrl_inst|freq_adder[13]~56 ));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[13]~55 .lut_mask = 16'h5AAF;
defparam \dds_ctrl_inst|freq_adder[13]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N30
cycloneive_lcell_comb \dds_ctrl_inst|freq_adder[15]~59 (
// Equation(s):
// \dds_ctrl_inst|freq_adder[15]~59_combout  = (\dds_ctrl_inst|freq_adder [15] & ((GND) # (!\dds_ctrl_inst|freq_adder[14]~58 ))) # (!\dds_ctrl_inst|freq_adder [15] & (\dds_ctrl_inst|freq_adder[14]~58  $ (GND)))
// \dds_ctrl_inst|freq_adder[15]~60  = CARRY((\dds_ctrl_inst|freq_adder [15]) # (!\dds_ctrl_inst|freq_adder[14]~58 ))

	.dataa(\dds_ctrl_inst|freq_adder [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_ctrl_inst|freq_adder[14]~58 ),
	.combout(\dds_ctrl_inst|freq_adder[15]~59_combout ),
	.cout(\dds_ctrl_inst|freq_adder[15]~60 ));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[15]~59 .lut_mask = 16'h5AAF;
defparam \dds_ctrl_inst|freq_adder[15]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N6
cycloneive_lcell_comb \dds_ctrl_inst|freq_adder[19]~67 (
// Equation(s):
// \dds_ctrl_inst|freq_adder[19]~67_combout  = (\dds_ctrl_inst|freq_adder [19] & (\dds_ctrl_inst|freq_adder[18]~66  $ (GND))) # (!\dds_ctrl_inst|freq_adder [19] & (!\dds_ctrl_inst|freq_adder[18]~66  & VCC))
// \dds_ctrl_inst|freq_adder[19]~68  = CARRY((\dds_ctrl_inst|freq_adder [19] & !\dds_ctrl_inst|freq_adder[18]~66 ))

	.dataa(\dds_ctrl_inst|freq_adder [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_ctrl_inst|freq_adder[18]~66 ),
	.combout(\dds_ctrl_inst|freq_adder[19]~67_combout ),
	.cout(\dds_ctrl_inst|freq_adder[19]~68 ));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[19]~67 .lut_mask = 16'hA50A;
defparam \dds_ctrl_inst|freq_adder[19]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N28
cycloneive_lcell_comb \dds_ctrl_inst|freq_adder[30]~89 (
// Equation(s):
// \dds_ctrl_inst|freq_adder[30]~89_combout  = (\dds_ctrl_inst|freq_adder [30] & (!\dds_ctrl_inst|freq_adder[29]~88 )) # (!\dds_ctrl_inst|freq_adder [30] & ((\dds_ctrl_inst|freq_adder[29]~88 ) # (GND)))
// \dds_ctrl_inst|freq_adder[30]~90  = CARRY((!\dds_ctrl_inst|freq_adder[29]~88 ) # (!\dds_ctrl_inst|freq_adder [30]))

	.dataa(gnd),
	.datab(\dds_ctrl_inst|freq_adder [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_ctrl_inst|freq_adder[29]~88 ),
	.combout(\dds_ctrl_inst|freq_adder[30]~89_combout ),
	.cout(\dds_ctrl_inst|freq_adder[30]~90 ));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[30]~89 .lut_mask = 16'h3C3F;
defparam \dds_ctrl_inst|freq_adder[30]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N30
cycloneive_lcell_comb \dds_ctrl_inst|freq_adder[31]~91 (
// Equation(s):
// \dds_ctrl_inst|freq_adder[31]~91_combout  = \dds_ctrl_inst|freq_adder [31] $ (!\dds_ctrl_inst|freq_adder[30]~90 )

	.dataa(\dds_ctrl_inst|freq_adder [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\dds_ctrl_inst|freq_adder[30]~90 ),
	.combout(\dds_ctrl_inst|freq_adder[31]~91_combout ),
	.cout());
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[31]~91 .lut_mask = 16'hA5A5;
defparam \dds_ctrl_inst|freq_adder[31]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N12
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst1|cnt_20ms[0]~20 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst1|cnt_20ms[0]~20_combout  = \key_ctrl_inst|button_filter_inst1|cnt_20ms [0] $ (VCC)
// \key_ctrl_inst|button_filter_inst1|cnt_20ms[0]~21  = CARRY(\key_ctrl_inst|button_filter_inst1|cnt_20ms [0])

	.dataa(\key_ctrl_inst|button_filter_inst1|cnt_20ms [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\key_ctrl_inst|button_filter_inst1|cnt_20ms[0]~20_combout ),
	.cout(\key_ctrl_inst|button_filter_inst1|cnt_20ms[0]~21 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[0]~20 .lut_mask = 16'h55AA;
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N20
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst1|cnt_20ms[4]~28 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst1|cnt_20ms[4]~28_combout  = (\key_ctrl_inst|button_filter_inst1|cnt_20ms [4] & (\key_ctrl_inst|button_filter_inst1|cnt_20ms[3]~27  $ (GND))) # (!\key_ctrl_inst|button_filter_inst1|cnt_20ms [4] & 
// (!\key_ctrl_inst|button_filter_inst1|cnt_20ms[3]~27  & VCC))
// \key_ctrl_inst|button_filter_inst1|cnt_20ms[4]~29  = CARRY((\key_ctrl_inst|button_filter_inst1|cnt_20ms [4] & !\key_ctrl_inst|button_filter_inst1|cnt_20ms[3]~27 ))

	.dataa(\key_ctrl_inst|button_filter_inst1|cnt_20ms [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst1|cnt_20ms[3]~27 ),
	.combout(\key_ctrl_inst|button_filter_inst1|cnt_20ms[4]~28_combout ),
	.cout(\key_ctrl_inst|button_filter_inst1|cnt_20ms[4]~29 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[4]~28 .lut_mask = 16'hA50A;
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[4]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N22
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst1|cnt_20ms[5]~30 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst1|cnt_20ms[5]~30_combout  = (\key_ctrl_inst|button_filter_inst1|cnt_20ms [5] & (!\key_ctrl_inst|button_filter_inst1|cnt_20ms[4]~29 )) # (!\key_ctrl_inst|button_filter_inst1|cnt_20ms [5] & 
// ((\key_ctrl_inst|button_filter_inst1|cnt_20ms[4]~29 ) # (GND)))
// \key_ctrl_inst|button_filter_inst1|cnt_20ms[5]~31  = CARRY((!\key_ctrl_inst|button_filter_inst1|cnt_20ms[4]~29 ) # (!\key_ctrl_inst|button_filter_inst1|cnt_20ms [5]))

	.dataa(\key_ctrl_inst|button_filter_inst1|cnt_20ms [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst1|cnt_20ms[4]~29 ),
	.combout(\key_ctrl_inst|button_filter_inst1|cnt_20ms[5]~30_combout ),
	.cout(\key_ctrl_inst|button_filter_inst1|cnt_20ms[5]~31 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[5]~30 .lut_mask = 16'h5A5F;
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[5]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N26
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst1|cnt_20ms[7]~34 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst1|cnt_20ms[7]~34_combout  = (\key_ctrl_inst|button_filter_inst1|cnt_20ms [7] & (!\key_ctrl_inst|button_filter_inst1|cnt_20ms[6]~33 )) # (!\key_ctrl_inst|button_filter_inst1|cnt_20ms [7] & 
// ((\key_ctrl_inst|button_filter_inst1|cnt_20ms[6]~33 ) # (GND)))
// \key_ctrl_inst|button_filter_inst1|cnt_20ms[7]~35  = CARRY((!\key_ctrl_inst|button_filter_inst1|cnt_20ms[6]~33 ) # (!\key_ctrl_inst|button_filter_inst1|cnt_20ms [7]))

	.dataa(\key_ctrl_inst|button_filter_inst1|cnt_20ms [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst1|cnt_20ms[6]~33 ),
	.combout(\key_ctrl_inst|button_filter_inst1|cnt_20ms[7]~34_combout ),
	.cout(\key_ctrl_inst|button_filter_inst1|cnt_20ms[7]~35 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[7]~34 .lut_mask = 16'h5A5F;
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N30
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst1|cnt_20ms[9]~38 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst1|cnt_20ms[9]~38_combout  = (\key_ctrl_inst|button_filter_inst1|cnt_20ms [9] & (!\key_ctrl_inst|button_filter_inst1|cnt_20ms[8]~37 )) # (!\key_ctrl_inst|button_filter_inst1|cnt_20ms [9] & 
// ((\key_ctrl_inst|button_filter_inst1|cnt_20ms[8]~37 ) # (GND)))
// \key_ctrl_inst|button_filter_inst1|cnt_20ms[9]~39  = CARRY((!\key_ctrl_inst|button_filter_inst1|cnt_20ms[8]~37 ) # (!\key_ctrl_inst|button_filter_inst1|cnt_20ms [9]))

	.dataa(\key_ctrl_inst|button_filter_inst1|cnt_20ms [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst1|cnt_20ms[8]~37 ),
	.combout(\key_ctrl_inst|button_filter_inst1|cnt_20ms[9]~38_combout ),
	.cout(\key_ctrl_inst|button_filter_inst1|cnt_20ms[9]~39 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[9]~38 .lut_mask = 16'h5A5F;
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[9]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N6
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst1|cnt_20ms[13]~46 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst1|cnt_20ms[13]~46_combout  = (\key_ctrl_inst|button_filter_inst1|cnt_20ms [13] & (!\key_ctrl_inst|button_filter_inst1|cnt_20ms[12]~45 )) # (!\key_ctrl_inst|button_filter_inst1|cnt_20ms [13] & 
// ((\key_ctrl_inst|button_filter_inst1|cnt_20ms[12]~45 ) # (GND)))
// \key_ctrl_inst|button_filter_inst1|cnt_20ms[13]~47  = CARRY((!\key_ctrl_inst|button_filter_inst1|cnt_20ms[12]~45 ) # (!\key_ctrl_inst|button_filter_inst1|cnt_20ms [13]))

	.dataa(\key_ctrl_inst|button_filter_inst1|cnt_20ms [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst1|cnt_20ms[12]~45 ),
	.combout(\key_ctrl_inst|button_filter_inst1|cnt_20ms[13]~46_combout ),
	.cout(\key_ctrl_inst|button_filter_inst1|cnt_20ms[13]~47 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[13]~46 .lut_mask = 16'h5A5F;
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[13]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N22
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst3|cnt_20ms[5]~30 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst3|cnt_20ms[5]~30_combout  = (\key_ctrl_inst|button_filter_inst3|cnt_20ms [5] & (!\key_ctrl_inst|button_filter_inst3|cnt_20ms[4]~29 )) # (!\key_ctrl_inst|button_filter_inst3|cnt_20ms [5] & 
// ((\key_ctrl_inst|button_filter_inst3|cnt_20ms[4]~29 ) # (GND)))
// \key_ctrl_inst|button_filter_inst3|cnt_20ms[5]~31  = CARRY((!\key_ctrl_inst|button_filter_inst3|cnt_20ms[4]~29 ) # (!\key_ctrl_inst|button_filter_inst3|cnt_20ms [5]))

	.dataa(\key_ctrl_inst|button_filter_inst3|cnt_20ms [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst3|cnt_20ms[4]~29 ),
	.combout(\key_ctrl_inst|button_filter_inst3|cnt_20ms[5]~30_combout ),
	.cout(\key_ctrl_inst|button_filter_inst3|cnt_20ms[5]~31 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[5]~30 .lut_mask = 16'h5A5F;
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[5]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N30
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst3|cnt_20ms[9]~38 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst3|cnt_20ms[9]~38_combout  = (\key_ctrl_inst|button_filter_inst3|cnt_20ms [9] & (!\key_ctrl_inst|button_filter_inst3|cnt_20ms[8]~37 )) # (!\key_ctrl_inst|button_filter_inst3|cnt_20ms [9] & 
// ((\key_ctrl_inst|button_filter_inst3|cnt_20ms[8]~37 ) # (GND)))
// \key_ctrl_inst|button_filter_inst3|cnt_20ms[9]~39  = CARRY((!\key_ctrl_inst|button_filter_inst3|cnt_20ms[8]~37 ) # (!\key_ctrl_inst|button_filter_inst3|cnt_20ms [9]))

	.dataa(\key_ctrl_inst|button_filter_inst3|cnt_20ms [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst3|cnt_20ms[8]~37 ),
	.combout(\key_ctrl_inst|button_filter_inst3|cnt_20ms[9]~38_combout ),
	.cout(\key_ctrl_inst|button_filter_inst3|cnt_20ms[9]~39 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[9]~38 .lut_mask = 16'h5A5F;
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[9]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N6
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst3|cnt_20ms[13]~46 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst3|cnt_20ms[13]~46_combout  = (\key_ctrl_inst|button_filter_inst3|cnt_20ms [13] & (!\key_ctrl_inst|button_filter_inst3|cnt_20ms[12]~45 )) # (!\key_ctrl_inst|button_filter_inst3|cnt_20ms [13] & 
// ((\key_ctrl_inst|button_filter_inst3|cnt_20ms[12]~45 ) # (GND)))
// \key_ctrl_inst|button_filter_inst3|cnt_20ms[13]~47  = CARRY((!\key_ctrl_inst|button_filter_inst3|cnt_20ms[12]~45 ) # (!\key_ctrl_inst|button_filter_inst3|cnt_20ms [13]))

	.dataa(\key_ctrl_inst|button_filter_inst3|cnt_20ms [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst3|cnt_20ms[12]~45 ),
	.combout(\key_ctrl_inst|button_filter_inst3|cnt_20ms[13]~46_combout ),
	.cout(\key_ctrl_inst|button_filter_inst3|cnt_20ms[13]~47 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[13]~46 .lut_mask = 16'h5A5F;
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[13]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N10
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst3|cnt_20ms[15]~50 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst3|cnt_20ms[15]~50_combout  = (\key_ctrl_inst|button_filter_inst3|cnt_20ms [15] & (!\key_ctrl_inst|button_filter_inst3|cnt_20ms[14]~49 )) # (!\key_ctrl_inst|button_filter_inst3|cnt_20ms [15] & 
// ((\key_ctrl_inst|button_filter_inst3|cnt_20ms[14]~49 ) # (GND)))
// \key_ctrl_inst|button_filter_inst3|cnt_20ms[15]~51  = CARRY((!\key_ctrl_inst|button_filter_inst3|cnt_20ms[14]~49 ) # (!\key_ctrl_inst|button_filter_inst3|cnt_20ms [15]))

	.dataa(\key_ctrl_inst|button_filter_inst3|cnt_20ms [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst3|cnt_20ms[14]~49 ),
	.combout(\key_ctrl_inst|button_filter_inst3|cnt_20ms[15]~50_combout ),
	.cout(\key_ctrl_inst|button_filter_inst3|cnt_20ms[15]~51 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[15]~50 .lut_mask = 16'h5A5F;
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[15]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N12
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst3|cnt_20ms[16]~52 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst3|cnt_20ms[16]~52_combout  = (\key_ctrl_inst|button_filter_inst3|cnt_20ms [16] & (\key_ctrl_inst|button_filter_inst3|cnt_20ms[15]~51  $ (GND))) # (!\key_ctrl_inst|button_filter_inst3|cnt_20ms [16] & 
// (!\key_ctrl_inst|button_filter_inst3|cnt_20ms[15]~51  & VCC))
// \key_ctrl_inst|button_filter_inst3|cnt_20ms[16]~53  = CARRY((\key_ctrl_inst|button_filter_inst3|cnt_20ms [16] & !\key_ctrl_inst|button_filter_inst3|cnt_20ms[15]~51 ))

	.dataa(\key_ctrl_inst|button_filter_inst3|cnt_20ms [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst3|cnt_20ms[15]~51 ),
	.combout(\key_ctrl_inst|button_filter_inst3|cnt_20ms[16]~52_combout ),
	.cout(\key_ctrl_inst|button_filter_inst3|cnt_20ms[16]~53 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[16]~52 .lut_mask = 16'hA50A;
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[16]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N12
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst2|cnt_20ms[0]~20 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst2|cnt_20ms[0]~20_combout  = \key_ctrl_inst|button_filter_inst2|cnt_20ms [0] $ (VCC)
// \key_ctrl_inst|button_filter_inst2|cnt_20ms[0]~21  = CARRY(\key_ctrl_inst|button_filter_inst2|cnt_20ms [0])

	.dataa(\key_ctrl_inst|button_filter_inst2|cnt_20ms [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\key_ctrl_inst|button_filter_inst2|cnt_20ms[0]~20_combout ),
	.cout(\key_ctrl_inst|button_filter_inst2|cnt_20ms[0]~21 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[0]~20 .lut_mask = 16'h55AA;
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N14
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst2|cnt_20ms[1]~22 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst2|cnt_20ms[1]~22_combout  = (\key_ctrl_inst|button_filter_inst2|cnt_20ms [1] & (!\key_ctrl_inst|button_filter_inst2|cnt_20ms[0]~21 )) # (!\key_ctrl_inst|button_filter_inst2|cnt_20ms [1] & 
// ((\key_ctrl_inst|button_filter_inst2|cnt_20ms[0]~21 ) # (GND)))
// \key_ctrl_inst|button_filter_inst2|cnt_20ms[1]~23  = CARRY((!\key_ctrl_inst|button_filter_inst2|cnt_20ms[0]~21 ) # (!\key_ctrl_inst|button_filter_inst2|cnt_20ms [1]))

	.dataa(gnd),
	.datab(\key_ctrl_inst|button_filter_inst2|cnt_20ms [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst2|cnt_20ms[0]~21 ),
	.combout(\key_ctrl_inst|button_filter_inst2|cnt_20ms[1]~22_combout ),
	.cout(\key_ctrl_inst|button_filter_inst2|cnt_20ms[1]~23 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[1]~22 .lut_mask = 16'h3C3F;
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[1]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N16
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst2|cnt_20ms[2]~24 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst2|cnt_20ms[2]~24_combout  = (\key_ctrl_inst|button_filter_inst2|cnt_20ms [2] & (\key_ctrl_inst|button_filter_inst2|cnt_20ms[1]~23  $ (GND))) # (!\key_ctrl_inst|button_filter_inst2|cnt_20ms [2] & 
// (!\key_ctrl_inst|button_filter_inst2|cnt_20ms[1]~23  & VCC))
// \key_ctrl_inst|button_filter_inst2|cnt_20ms[2]~25  = CARRY((\key_ctrl_inst|button_filter_inst2|cnt_20ms [2] & !\key_ctrl_inst|button_filter_inst2|cnt_20ms[1]~23 ))

	.dataa(gnd),
	.datab(\key_ctrl_inst|button_filter_inst2|cnt_20ms [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst2|cnt_20ms[1]~23 ),
	.combout(\key_ctrl_inst|button_filter_inst2|cnt_20ms[2]~24_combout ),
	.cout(\key_ctrl_inst|button_filter_inst2|cnt_20ms[2]~25 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[2]~24 .lut_mask = 16'hC30C;
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[2]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N18
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst2|cnt_20ms[3]~26 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst2|cnt_20ms[3]~26_combout  = (\key_ctrl_inst|button_filter_inst2|cnt_20ms [3] & (!\key_ctrl_inst|button_filter_inst2|cnt_20ms[2]~25 )) # (!\key_ctrl_inst|button_filter_inst2|cnt_20ms [3] & 
// ((\key_ctrl_inst|button_filter_inst2|cnt_20ms[2]~25 ) # (GND)))
// \key_ctrl_inst|button_filter_inst2|cnt_20ms[3]~27  = CARRY((!\key_ctrl_inst|button_filter_inst2|cnt_20ms[2]~25 ) # (!\key_ctrl_inst|button_filter_inst2|cnt_20ms [3]))

	.dataa(gnd),
	.datab(\key_ctrl_inst|button_filter_inst2|cnt_20ms [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst2|cnt_20ms[2]~25 ),
	.combout(\key_ctrl_inst|button_filter_inst2|cnt_20ms[3]~26_combout ),
	.cout(\key_ctrl_inst|button_filter_inst2|cnt_20ms[3]~27 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[3]~26 .lut_mask = 16'h3C3F;
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[3]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N20
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst2|cnt_20ms[4]~28 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst2|cnt_20ms[4]~28_combout  = (\key_ctrl_inst|button_filter_inst2|cnt_20ms [4] & (\key_ctrl_inst|button_filter_inst2|cnt_20ms[3]~27  $ (GND))) # (!\key_ctrl_inst|button_filter_inst2|cnt_20ms [4] & 
// (!\key_ctrl_inst|button_filter_inst2|cnt_20ms[3]~27  & VCC))
// \key_ctrl_inst|button_filter_inst2|cnt_20ms[4]~29  = CARRY((\key_ctrl_inst|button_filter_inst2|cnt_20ms [4] & !\key_ctrl_inst|button_filter_inst2|cnt_20ms[3]~27 ))

	.dataa(\key_ctrl_inst|button_filter_inst2|cnt_20ms [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst2|cnt_20ms[3]~27 ),
	.combout(\key_ctrl_inst|button_filter_inst2|cnt_20ms[4]~28_combout ),
	.cout(\key_ctrl_inst|button_filter_inst2|cnt_20ms[4]~29 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[4]~28 .lut_mask = 16'hA50A;
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[4]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N22
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst2|cnt_20ms[5]~30 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst2|cnt_20ms[5]~30_combout  = (\key_ctrl_inst|button_filter_inst2|cnt_20ms [5] & (!\key_ctrl_inst|button_filter_inst2|cnt_20ms[4]~29 )) # (!\key_ctrl_inst|button_filter_inst2|cnt_20ms [5] & 
// ((\key_ctrl_inst|button_filter_inst2|cnt_20ms[4]~29 ) # (GND)))
// \key_ctrl_inst|button_filter_inst2|cnt_20ms[5]~31  = CARRY((!\key_ctrl_inst|button_filter_inst2|cnt_20ms[4]~29 ) # (!\key_ctrl_inst|button_filter_inst2|cnt_20ms [5]))

	.dataa(\key_ctrl_inst|button_filter_inst2|cnt_20ms [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst2|cnt_20ms[4]~29 ),
	.combout(\key_ctrl_inst|button_filter_inst2|cnt_20ms[5]~30_combout ),
	.cout(\key_ctrl_inst|button_filter_inst2|cnt_20ms[5]~31 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[5]~30 .lut_mask = 16'h5A5F;
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[5]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst2|cnt_20ms[6]~32 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst2|cnt_20ms[6]~32_combout  = (\key_ctrl_inst|button_filter_inst2|cnt_20ms [6] & (\key_ctrl_inst|button_filter_inst2|cnt_20ms[5]~31  $ (GND))) # (!\key_ctrl_inst|button_filter_inst2|cnt_20ms [6] & 
// (!\key_ctrl_inst|button_filter_inst2|cnt_20ms[5]~31  & VCC))
// \key_ctrl_inst|button_filter_inst2|cnt_20ms[6]~33  = CARRY((\key_ctrl_inst|button_filter_inst2|cnt_20ms [6] & !\key_ctrl_inst|button_filter_inst2|cnt_20ms[5]~31 ))

	.dataa(gnd),
	.datab(\key_ctrl_inst|button_filter_inst2|cnt_20ms [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst2|cnt_20ms[5]~31 ),
	.combout(\key_ctrl_inst|button_filter_inst2|cnt_20ms[6]~32_combout ),
	.cout(\key_ctrl_inst|button_filter_inst2|cnt_20ms[6]~33 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[6]~32 .lut_mask = 16'hC30C;
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[6]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N26
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst2|cnt_20ms[7]~34 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst2|cnt_20ms[7]~34_combout  = (\key_ctrl_inst|button_filter_inst2|cnt_20ms [7] & (!\key_ctrl_inst|button_filter_inst2|cnt_20ms[6]~33 )) # (!\key_ctrl_inst|button_filter_inst2|cnt_20ms [7] & 
// ((\key_ctrl_inst|button_filter_inst2|cnt_20ms[6]~33 ) # (GND)))
// \key_ctrl_inst|button_filter_inst2|cnt_20ms[7]~35  = CARRY((!\key_ctrl_inst|button_filter_inst2|cnt_20ms[6]~33 ) # (!\key_ctrl_inst|button_filter_inst2|cnt_20ms [7]))

	.dataa(\key_ctrl_inst|button_filter_inst2|cnt_20ms [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst2|cnt_20ms[6]~33 ),
	.combout(\key_ctrl_inst|button_filter_inst2|cnt_20ms[7]~34_combout ),
	.cout(\key_ctrl_inst|button_filter_inst2|cnt_20ms[7]~35 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[7]~34 .lut_mask = 16'h5A5F;
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N28
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst2|cnt_20ms[8]~36 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst2|cnt_20ms[8]~36_combout  = (\key_ctrl_inst|button_filter_inst2|cnt_20ms [8] & (\key_ctrl_inst|button_filter_inst2|cnt_20ms[7]~35  $ (GND))) # (!\key_ctrl_inst|button_filter_inst2|cnt_20ms [8] & 
// (!\key_ctrl_inst|button_filter_inst2|cnt_20ms[7]~35  & VCC))
// \key_ctrl_inst|button_filter_inst2|cnt_20ms[8]~37  = CARRY((\key_ctrl_inst|button_filter_inst2|cnt_20ms [8] & !\key_ctrl_inst|button_filter_inst2|cnt_20ms[7]~35 ))

	.dataa(gnd),
	.datab(\key_ctrl_inst|button_filter_inst2|cnt_20ms [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst2|cnt_20ms[7]~35 ),
	.combout(\key_ctrl_inst|button_filter_inst2|cnt_20ms[8]~36_combout ),
	.cout(\key_ctrl_inst|button_filter_inst2|cnt_20ms[8]~37 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[8]~36 .lut_mask = 16'hC30C;
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[8]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N30
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst2|cnt_20ms[9]~38 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst2|cnt_20ms[9]~38_combout  = (\key_ctrl_inst|button_filter_inst2|cnt_20ms [9] & (!\key_ctrl_inst|button_filter_inst2|cnt_20ms[8]~37 )) # (!\key_ctrl_inst|button_filter_inst2|cnt_20ms [9] & 
// ((\key_ctrl_inst|button_filter_inst2|cnt_20ms[8]~37 ) # (GND)))
// \key_ctrl_inst|button_filter_inst2|cnt_20ms[9]~39  = CARRY((!\key_ctrl_inst|button_filter_inst2|cnt_20ms[8]~37 ) # (!\key_ctrl_inst|button_filter_inst2|cnt_20ms [9]))

	.dataa(\key_ctrl_inst|button_filter_inst2|cnt_20ms [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst2|cnt_20ms[8]~37 ),
	.combout(\key_ctrl_inst|button_filter_inst2|cnt_20ms[9]~38_combout ),
	.cout(\key_ctrl_inst|button_filter_inst2|cnt_20ms[9]~39 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[9]~38 .lut_mask = 16'h5A5F;
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[9]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N0
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst2|cnt_20ms[10]~40 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst2|cnt_20ms[10]~40_combout  = (\key_ctrl_inst|button_filter_inst2|cnt_20ms [10] & (\key_ctrl_inst|button_filter_inst2|cnt_20ms[9]~39  $ (GND))) # (!\key_ctrl_inst|button_filter_inst2|cnt_20ms [10] & 
// (!\key_ctrl_inst|button_filter_inst2|cnt_20ms[9]~39  & VCC))
// \key_ctrl_inst|button_filter_inst2|cnt_20ms[10]~41  = CARRY((\key_ctrl_inst|button_filter_inst2|cnt_20ms [10] & !\key_ctrl_inst|button_filter_inst2|cnt_20ms[9]~39 ))

	.dataa(gnd),
	.datab(\key_ctrl_inst|button_filter_inst2|cnt_20ms [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst2|cnt_20ms[9]~39 ),
	.combout(\key_ctrl_inst|button_filter_inst2|cnt_20ms[10]~40_combout ),
	.cout(\key_ctrl_inst|button_filter_inst2|cnt_20ms[10]~41 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[10]~40 .lut_mask = 16'hC30C;
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[10]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N2
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst2|cnt_20ms[11]~42 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst2|cnt_20ms[11]~42_combout  = (\key_ctrl_inst|button_filter_inst2|cnt_20ms [11] & (!\key_ctrl_inst|button_filter_inst2|cnt_20ms[10]~41 )) # (!\key_ctrl_inst|button_filter_inst2|cnt_20ms [11] & 
// ((\key_ctrl_inst|button_filter_inst2|cnt_20ms[10]~41 ) # (GND)))
// \key_ctrl_inst|button_filter_inst2|cnt_20ms[11]~43  = CARRY((!\key_ctrl_inst|button_filter_inst2|cnt_20ms[10]~41 ) # (!\key_ctrl_inst|button_filter_inst2|cnt_20ms [11]))

	.dataa(gnd),
	.datab(\key_ctrl_inst|button_filter_inst2|cnt_20ms [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst2|cnt_20ms[10]~41 ),
	.combout(\key_ctrl_inst|button_filter_inst2|cnt_20ms[11]~42_combout ),
	.cout(\key_ctrl_inst|button_filter_inst2|cnt_20ms[11]~43 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[11]~42 .lut_mask = 16'h3C3F;
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[11]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N4
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst2|cnt_20ms[12]~44 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst2|cnt_20ms[12]~44_combout  = (\key_ctrl_inst|button_filter_inst2|cnt_20ms [12] & (\key_ctrl_inst|button_filter_inst2|cnt_20ms[11]~43  $ (GND))) # (!\key_ctrl_inst|button_filter_inst2|cnt_20ms [12] & 
// (!\key_ctrl_inst|button_filter_inst2|cnt_20ms[11]~43  & VCC))
// \key_ctrl_inst|button_filter_inst2|cnt_20ms[12]~45  = CARRY((\key_ctrl_inst|button_filter_inst2|cnt_20ms [12] & !\key_ctrl_inst|button_filter_inst2|cnt_20ms[11]~43 ))

	.dataa(gnd),
	.datab(\key_ctrl_inst|button_filter_inst2|cnt_20ms [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst2|cnt_20ms[11]~43 ),
	.combout(\key_ctrl_inst|button_filter_inst2|cnt_20ms[12]~44_combout ),
	.cout(\key_ctrl_inst|button_filter_inst2|cnt_20ms[12]~45 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[12]~44 .lut_mask = 16'hC30C;
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[12]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N6
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst2|cnt_20ms[13]~46 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst2|cnt_20ms[13]~46_combout  = (\key_ctrl_inst|button_filter_inst2|cnt_20ms [13] & (!\key_ctrl_inst|button_filter_inst2|cnt_20ms[12]~45 )) # (!\key_ctrl_inst|button_filter_inst2|cnt_20ms [13] & 
// ((\key_ctrl_inst|button_filter_inst2|cnt_20ms[12]~45 ) # (GND)))
// \key_ctrl_inst|button_filter_inst2|cnt_20ms[13]~47  = CARRY((!\key_ctrl_inst|button_filter_inst2|cnt_20ms[12]~45 ) # (!\key_ctrl_inst|button_filter_inst2|cnt_20ms [13]))

	.dataa(\key_ctrl_inst|button_filter_inst2|cnt_20ms [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst2|cnt_20ms[12]~45 ),
	.combout(\key_ctrl_inst|button_filter_inst2|cnt_20ms[13]~46_combout ),
	.cout(\key_ctrl_inst|button_filter_inst2|cnt_20ms[13]~47 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[13]~46 .lut_mask = 16'h5A5F;
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[13]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N8
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst2|cnt_20ms[14]~48 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst2|cnt_20ms[14]~48_combout  = (\key_ctrl_inst|button_filter_inst2|cnt_20ms [14] & (\key_ctrl_inst|button_filter_inst2|cnt_20ms[13]~47  $ (GND))) # (!\key_ctrl_inst|button_filter_inst2|cnt_20ms [14] & 
// (!\key_ctrl_inst|button_filter_inst2|cnt_20ms[13]~47  & VCC))
// \key_ctrl_inst|button_filter_inst2|cnt_20ms[14]~49  = CARRY((\key_ctrl_inst|button_filter_inst2|cnt_20ms [14] & !\key_ctrl_inst|button_filter_inst2|cnt_20ms[13]~47 ))

	.dataa(\key_ctrl_inst|button_filter_inst2|cnt_20ms [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst2|cnt_20ms[13]~47 ),
	.combout(\key_ctrl_inst|button_filter_inst2|cnt_20ms[14]~48_combout ),
	.cout(\key_ctrl_inst|button_filter_inst2|cnt_20ms[14]~49 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[14]~48 .lut_mask = 16'hA50A;
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[14]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N10
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst2|cnt_20ms[15]~50 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst2|cnt_20ms[15]~50_combout  = (\key_ctrl_inst|button_filter_inst2|cnt_20ms [15] & (!\key_ctrl_inst|button_filter_inst2|cnt_20ms[14]~49 )) # (!\key_ctrl_inst|button_filter_inst2|cnt_20ms [15] & 
// ((\key_ctrl_inst|button_filter_inst2|cnt_20ms[14]~49 ) # (GND)))
// \key_ctrl_inst|button_filter_inst2|cnt_20ms[15]~51  = CARRY((!\key_ctrl_inst|button_filter_inst2|cnt_20ms[14]~49 ) # (!\key_ctrl_inst|button_filter_inst2|cnt_20ms [15]))

	.dataa(\key_ctrl_inst|button_filter_inst2|cnt_20ms [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst2|cnt_20ms[14]~49 ),
	.combout(\key_ctrl_inst|button_filter_inst2|cnt_20ms[15]~50_combout ),
	.cout(\key_ctrl_inst|button_filter_inst2|cnt_20ms[15]~51 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[15]~50 .lut_mask = 16'h5A5F;
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[15]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N12
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst2|cnt_20ms[16]~52 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst2|cnt_20ms[16]~52_combout  = (\key_ctrl_inst|button_filter_inst2|cnt_20ms [16] & (\key_ctrl_inst|button_filter_inst2|cnt_20ms[15]~51  $ (GND))) # (!\key_ctrl_inst|button_filter_inst2|cnt_20ms [16] & 
// (!\key_ctrl_inst|button_filter_inst2|cnt_20ms[15]~51  & VCC))
// \key_ctrl_inst|button_filter_inst2|cnt_20ms[16]~53  = CARRY((\key_ctrl_inst|button_filter_inst2|cnt_20ms [16] & !\key_ctrl_inst|button_filter_inst2|cnt_20ms[15]~51 ))

	.dataa(gnd),
	.datab(\key_ctrl_inst|button_filter_inst2|cnt_20ms [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst2|cnt_20ms[15]~51 ),
	.combout(\key_ctrl_inst|button_filter_inst2|cnt_20ms[16]~52_combout ),
	.cout(\key_ctrl_inst|button_filter_inst2|cnt_20ms[16]~53 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[16]~52 .lut_mask = 16'hC30C;
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[16]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst2|cnt_20ms[17]~54 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst2|cnt_20ms[17]~54_combout  = (\key_ctrl_inst|button_filter_inst2|cnt_20ms [17] & (!\key_ctrl_inst|button_filter_inst2|cnt_20ms[16]~53 )) # (!\key_ctrl_inst|button_filter_inst2|cnt_20ms [17] & 
// ((\key_ctrl_inst|button_filter_inst2|cnt_20ms[16]~53 ) # (GND)))
// \key_ctrl_inst|button_filter_inst2|cnt_20ms[17]~55  = CARRY((!\key_ctrl_inst|button_filter_inst2|cnt_20ms[16]~53 ) # (!\key_ctrl_inst|button_filter_inst2|cnt_20ms [17]))

	.dataa(gnd),
	.datab(\key_ctrl_inst|button_filter_inst2|cnt_20ms [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst2|cnt_20ms[16]~53 ),
	.combout(\key_ctrl_inst|button_filter_inst2|cnt_20ms[17]~54_combout ),
	.cout(\key_ctrl_inst|button_filter_inst2|cnt_20ms[17]~55 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[17]~54 .lut_mask = 16'h3C3F;
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[17]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst2|cnt_20ms[18]~57 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst2|cnt_20ms[18]~57_combout  = (\key_ctrl_inst|button_filter_inst2|cnt_20ms [18] & (\key_ctrl_inst|button_filter_inst2|cnt_20ms[17]~55  $ (GND))) # (!\key_ctrl_inst|button_filter_inst2|cnt_20ms [18] & 
// (!\key_ctrl_inst|button_filter_inst2|cnt_20ms[17]~55  & VCC))
// \key_ctrl_inst|button_filter_inst2|cnt_20ms[18]~58  = CARRY((\key_ctrl_inst|button_filter_inst2|cnt_20ms [18] & !\key_ctrl_inst|button_filter_inst2|cnt_20ms[17]~55 ))

	.dataa(gnd),
	.datab(\key_ctrl_inst|button_filter_inst2|cnt_20ms [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst2|cnt_20ms[17]~55 ),
	.combout(\key_ctrl_inst|button_filter_inst2|cnt_20ms[18]~57_combout ),
	.cout(\key_ctrl_inst|button_filter_inst2|cnt_20ms[18]~58 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[18]~57 .lut_mask = 16'hC30C;
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[18]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst2|cnt_20ms[19]~59 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst2|cnt_20ms[19]~59_combout  = \key_ctrl_inst|button_filter_inst2|cnt_20ms [19] $ (\key_ctrl_inst|button_filter_inst2|cnt_20ms[18]~58 )

	.dataa(gnd),
	.datab(\key_ctrl_inst|button_filter_inst2|cnt_20ms [19]),
	.datac(gnd),
	.datad(gnd),
	.cin(\key_ctrl_inst|button_filter_inst2|cnt_20ms[18]~58 ),
	.combout(\key_ctrl_inst|button_filter_inst2|cnt_20ms[19]~59_combout ),
	.cout());
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[19]~59 .lut_mask = 16'h3C3C;
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[19]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N30
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst0|cnt_20ms[9]~38 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst0|cnt_20ms[9]~38_combout  = (\key_ctrl_inst|button_filter_inst0|cnt_20ms [9] & (!\key_ctrl_inst|button_filter_inst0|cnt_20ms[8]~37 )) # (!\key_ctrl_inst|button_filter_inst0|cnt_20ms [9] & 
// ((\key_ctrl_inst|button_filter_inst0|cnt_20ms[8]~37 ) # (GND)))
// \key_ctrl_inst|button_filter_inst0|cnt_20ms[9]~39  = CARRY((!\key_ctrl_inst|button_filter_inst0|cnt_20ms[8]~37 ) # (!\key_ctrl_inst|button_filter_inst0|cnt_20ms [9]))

	.dataa(\key_ctrl_inst|button_filter_inst0|cnt_20ms [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst0|cnt_20ms[8]~37 ),
	.combout(\key_ctrl_inst|button_filter_inst0|cnt_20ms[9]~38_combout ),
	.cout(\key_ctrl_inst|button_filter_inst0|cnt_20ms[9]~39 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[9]~38 .lut_mask = 16'h5A5F;
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[9]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N12
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst0|cnt_20ms[16]~52 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst0|cnt_20ms[16]~52_combout  = (\key_ctrl_inst|button_filter_inst0|cnt_20ms [16] & (\key_ctrl_inst|button_filter_inst0|cnt_20ms[15]~51  $ (GND))) # (!\key_ctrl_inst|button_filter_inst0|cnt_20ms [16] & 
// (!\key_ctrl_inst|button_filter_inst0|cnt_20ms[15]~51  & VCC))
// \key_ctrl_inst|button_filter_inst0|cnt_20ms[16]~53  = CARRY((\key_ctrl_inst|button_filter_inst0|cnt_20ms [16] & !\key_ctrl_inst|button_filter_inst0|cnt_20ms[15]~51 ))

	.dataa(\key_ctrl_inst|button_filter_inst0|cnt_20ms [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst0|cnt_20ms[15]~51 ),
	.combout(\key_ctrl_inst|button_filter_inst0|cnt_20ms[16]~52_combout ),
	.cout(\key_ctrl_inst|button_filter_inst0|cnt_20ms[16]~53 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[16]~52 .lut_mask = 16'hA50A;
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[16]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N16
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst0|cnt_20ms[18]~57 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst0|cnt_20ms[18]~57_combout  = (\key_ctrl_inst|button_filter_inst0|cnt_20ms [18] & (\key_ctrl_inst|button_filter_inst0|cnt_20ms[17]~55  $ (GND))) # (!\key_ctrl_inst|button_filter_inst0|cnt_20ms [18] & 
// (!\key_ctrl_inst|button_filter_inst0|cnt_20ms[17]~55  & VCC))
// \key_ctrl_inst|button_filter_inst0|cnt_20ms[18]~58  = CARRY((\key_ctrl_inst|button_filter_inst0|cnt_20ms [18] & !\key_ctrl_inst|button_filter_inst0|cnt_20ms[17]~55 ))

	.dataa(gnd),
	.datab(\key_ctrl_inst|button_filter_inst0|cnt_20ms [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst0|cnt_20ms[17]~55 ),
	.combout(\key_ctrl_inst|button_filter_inst0|cnt_20ms[18]~57_combout ),
	.cout(\key_ctrl_inst|button_filter_inst0|cnt_20ms[18]~58 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[18]~57 .lut_mask = 16'hC30C;
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[18]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N18
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst0|cnt_20ms[19]~59 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst0|cnt_20ms[19]~59_combout  = \key_ctrl_inst|button_filter_inst0|cnt_20ms [19] $ (\key_ctrl_inst|button_filter_inst0|cnt_20ms[18]~58 )

	.dataa(\key_ctrl_inst|button_filter_inst0|cnt_20ms [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\key_ctrl_inst|button_filter_inst0|cnt_20ms[18]~58 ),
	.combout(\key_ctrl_inst|button_filter_inst0|cnt_20ms[19]~59_combout ),
	.cout());
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[19]~59 .lut_mask = 16'h5A5A;
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[19]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y20_N27
dffeas \key_ctrl_inst|wave_sel[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|wave_sel~2_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\key_ctrl_inst|wave_sel[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|wave_sel [1]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|wave_sel[1] .is_wysiwyg = "true";
defparam \key_ctrl_inst|wave_sel[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N3
dffeas \key_ctrl_inst|button_filter_inst2|key_flag (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst2|Equal1~6_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst2|key_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst2|key_flag .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst2|key_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N26
cycloneive_lcell_comb \key_ctrl_inst|wave_sel~2 (
// Equation(s):
// \key_ctrl_inst|wave_sel~2_combout  = (!\key_ctrl_inst|button_filter_inst2|key_flag~q  & (\key_ctrl_inst|button_filter_inst1|key_flag~q  & !\key_ctrl_inst|button_filter_inst3|key_flag~q ))

	.dataa(\key_ctrl_inst|button_filter_inst2|key_flag~q ),
	.datab(gnd),
	.datac(\key_ctrl_inst|button_filter_inst1|key_flag~q ),
	.datad(\key_ctrl_inst|button_filter_inst3|key_flag~q ),
	.cin(gnd),
	.combout(\key_ctrl_inst|wave_sel~2_combout ),
	.cout());
// synopsys translate_off
defparam \key_ctrl_inst|wave_sel~2 .lut_mask = 16'h0050;
defparam \key_ctrl_inst|wave_sel~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N6
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst1|Equal1~1 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst1|Equal1~1_combout  = (\key_ctrl_inst|button_filter_inst1|cnt_20ms [5] & (!\key_ctrl_inst|button_filter_inst1|cnt_20ms [6] & (!\key_ctrl_inst|button_filter_inst1|cnt_20ms [7] & !\key_ctrl_inst|button_filter_inst1|cnt_20ms 
// [8])))

	.dataa(\key_ctrl_inst|button_filter_inst1|cnt_20ms [5]),
	.datab(\key_ctrl_inst|button_filter_inst1|cnt_20ms [6]),
	.datac(\key_ctrl_inst|button_filter_inst1|cnt_20ms [7]),
	.datad(\key_ctrl_inst|button_filter_inst1|cnt_20ms [8]),
	.cin(gnd),
	.combout(\key_ctrl_inst|button_filter_inst1|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst1|Equal1~1 .lut_mask = 16'h0002;
defparam \key_ctrl_inst|button_filter_inst1|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N26
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst3|Equal1~3 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst3|Equal1~3_combout  = (!\key_ctrl_inst|button_filter_inst3|cnt_20ms [15] & (\key_ctrl_inst|button_filter_inst3|cnt_20ms [14] & (\key_ctrl_inst|button_filter_inst3|cnt_20ms [16] & 
// !\key_ctrl_inst|button_filter_inst3|cnt_20ms [13])))

	.dataa(\key_ctrl_inst|button_filter_inst3|cnt_20ms [15]),
	.datab(\key_ctrl_inst|button_filter_inst3|cnt_20ms [14]),
	.datac(\key_ctrl_inst|button_filter_inst3|cnt_20ms [16]),
	.datad(\key_ctrl_inst|button_filter_inst3|cnt_20ms [13]),
	.cin(gnd),
	.combout(\key_ctrl_inst|button_filter_inst3|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst3|Equal1~3 .lut_mask = 16'h0040;
defparam \key_ctrl_inst|button_filter_inst3|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N8
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst2|Equal1~0 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst2|Equal1~0_combout  = (\key_ctrl_inst|button_filter_inst2|cnt_20ms [4] & (\key_ctrl_inst|button_filter_inst2|cnt_20ms [2] & (\key_ctrl_inst|button_filter_inst2|cnt_20ms [1] & \key_ctrl_inst|button_filter_inst2|cnt_20ms 
// [3])))

	.dataa(\key_ctrl_inst|button_filter_inst2|cnt_20ms [4]),
	.datab(\key_ctrl_inst|button_filter_inst2|cnt_20ms [2]),
	.datac(\key_ctrl_inst|button_filter_inst2|cnt_20ms [1]),
	.datad(\key_ctrl_inst|button_filter_inst2|cnt_20ms [3]),
	.cin(gnd),
	.combout(\key_ctrl_inst|button_filter_inst2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst2|Equal1~0 .lut_mask = 16'h8000;
defparam \key_ctrl_inst|button_filter_inst2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N10
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst2|Equal1~1 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst2|Equal1~1_combout  = (\key_ctrl_inst|button_filter_inst2|cnt_20ms [5] & (!\key_ctrl_inst|button_filter_inst2|cnt_20ms [8] & (!\key_ctrl_inst|button_filter_inst2|cnt_20ms [7] & !\key_ctrl_inst|button_filter_inst2|cnt_20ms 
// [6])))

	.dataa(\key_ctrl_inst|button_filter_inst2|cnt_20ms [5]),
	.datab(\key_ctrl_inst|button_filter_inst2|cnt_20ms [8]),
	.datac(\key_ctrl_inst|button_filter_inst2|cnt_20ms [7]),
	.datad(\key_ctrl_inst|button_filter_inst2|cnt_20ms [6]),
	.cin(gnd),
	.combout(\key_ctrl_inst|button_filter_inst2|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst2|Equal1~1 .lut_mask = 16'h0002;
defparam \key_ctrl_inst|button_filter_inst2|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N4
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst2|Equal1~2 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst2|Equal1~2_combout  = (\key_ctrl_inst|button_filter_inst2|cnt_20ms [9] & (!\key_ctrl_inst|button_filter_inst2|cnt_20ms [10] & (!\key_ctrl_inst|button_filter_inst2|cnt_20ms [12] & 
// !\key_ctrl_inst|button_filter_inst2|cnt_20ms [11])))

	.dataa(\key_ctrl_inst|button_filter_inst2|cnt_20ms [9]),
	.datab(\key_ctrl_inst|button_filter_inst2|cnt_20ms [10]),
	.datac(\key_ctrl_inst|button_filter_inst2|cnt_20ms [12]),
	.datad(\key_ctrl_inst|button_filter_inst2|cnt_20ms [11]),
	.cin(gnd),
	.combout(\key_ctrl_inst|button_filter_inst2|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst2|Equal1~2 .lut_mask = 16'h0002;
defparam \key_ctrl_inst|button_filter_inst2|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst2|Equal1~3 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst2|Equal1~3_combout  = (\key_ctrl_inst|button_filter_inst2|cnt_20ms [16] & (\key_ctrl_inst|button_filter_inst2|cnt_20ms [14] & (!\key_ctrl_inst|button_filter_inst2|cnt_20ms [13] & 
// !\key_ctrl_inst|button_filter_inst2|cnt_20ms [15])))

	.dataa(\key_ctrl_inst|button_filter_inst2|cnt_20ms [16]),
	.datab(\key_ctrl_inst|button_filter_inst2|cnt_20ms [14]),
	.datac(\key_ctrl_inst|button_filter_inst2|cnt_20ms [13]),
	.datad(\key_ctrl_inst|button_filter_inst2|cnt_20ms [15]),
	.cin(gnd),
	.combout(\key_ctrl_inst|button_filter_inst2|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst2|Equal1~3 .lut_mask = 16'h0008;
defparam \key_ctrl_inst|button_filter_inst2|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N6
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst2|Equal1~4 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst2|Equal1~4_combout  = (\key_ctrl_inst|button_filter_inst2|Equal1~1_combout  & (\key_ctrl_inst|button_filter_inst2|Equal1~0_combout  & (\key_ctrl_inst|button_filter_inst2|Equal1~2_combout  & 
// \key_ctrl_inst|button_filter_inst2|Equal1~3_combout )))

	.dataa(\key_ctrl_inst|button_filter_inst2|Equal1~1_combout ),
	.datab(\key_ctrl_inst|button_filter_inst2|Equal1~0_combout ),
	.datac(\key_ctrl_inst|button_filter_inst2|Equal1~2_combout ),
	.datad(\key_ctrl_inst|button_filter_inst2|Equal1~3_combout ),
	.cin(gnd),
	.combout(\key_ctrl_inst|button_filter_inst2|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst2|Equal1~4 .lut_mask = 16'h8000;
defparam \key_ctrl_inst|button_filter_inst2|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N0
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst2|Equal1~5 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst2|Equal1~5_combout  = (\key_ctrl_inst|button_filter_inst2|cnt_20ms [18] & (\key_ctrl_inst|button_filter_inst2|cnt_20ms [19] & (\key_ctrl_inst|button_filter_inst2|cnt_20ms [17] & 
// \key_ctrl_inst|button_filter_inst2|Equal1~4_combout )))

	.dataa(\key_ctrl_inst|button_filter_inst2|cnt_20ms [18]),
	.datab(\key_ctrl_inst|button_filter_inst2|cnt_20ms [19]),
	.datac(\key_ctrl_inst|button_filter_inst2|cnt_20ms [17]),
	.datad(\key_ctrl_inst|button_filter_inst2|Equal1~4_combout ),
	.cin(gnd),
	.combout(\key_ctrl_inst|button_filter_inst2|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst2|Equal1~5 .lut_mask = 16'h8000;
defparam \key_ctrl_inst|button_filter_inst2|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N2
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst2|Equal1~6 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst2|Equal1~6_combout  = (!\key_ctrl_inst|button_filter_inst2|cnt_20ms [0] & \key_ctrl_inst|button_filter_inst2|Equal1~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\key_ctrl_inst|button_filter_inst2|cnt_20ms [0]),
	.datad(\key_ctrl_inst|button_filter_inst2|Equal1~5_combout ),
	.cin(gnd),
	.combout(\key_ctrl_inst|button_filter_inst2|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst2|Equal1~6 .lut_mask = 16'h0F00;
defparam \key_ctrl_inst|button_filter_inst2|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N30
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst0|Equal1~2 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst0|Equal1~2_combout  = (\key_ctrl_inst|button_filter_inst0|cnt_20ms [9] & (!\key_ctrl_inst|button_filter_inst0|cnt_20ms [10] & (!\key_ctrl_inst|button_filter_inst0|cnt_20ms [12] & 
// !\key_ctrl_inst|button_filter_inst0|cnt_20ms [11])))

	.dataa(\key_ctrl_inst|button_filter_inst0|cnt_20ms [9]),
	.datab(\key_ctrl_inst|button_filter_inst0|cnt_20ms [10]),
	.datac(\key_ctrl_inst|button_filter_inst0|cnt_20ms [12]),
	.datad(\key_ctrl_inst|button_filter_inst0|cnt_20ms [11]),
	.cin(gnd),
	.combout(\key_ctrl_inst|button_filter_inst0|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst0|Equal1~2 .lut_mask = 16'h0002;
defparam \key_ctrl_inst|button_filter_inst0|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N2
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst2|cnt_20ms[14]~56 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst2|cnt_20ms[14]~56_combout  = (\key[2]~input_o ) # ((\key_ctrl_inst|button_filter_inst2|cnt_20ms [0] & \key_ctrl_inst|button_filter_inst2|Equal1~5_combout ))

	.dataa(\key_ctrl_inst|button_filter_inst2|cnt_20ms [0]),
	.datab(gnd),
	.datac(\key[2]~input_o ),
	.datad(\key_ctrl_inst|button_filter_inst2|Equal1~5_combout ),
	.cin(gnd),
	.combout(\key_ctrl_inst|button_filter_inst2|cnt_20ms[14]~56_combout ),
	.cout());
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[14]~56 .lut_mask = 16'hFAF0;
defparam \key_ctrl_inst|button_filter_inst2|cnt_20ms[14]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N24
cycloneive_lcell_comb \key[2]~_wirecell (
// Equation(s):
// \key[2]~_wirecell_combout  = !\key[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\key[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\key[2]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \key[2]~_wirecell .lut_mask = 16'h0F0F;
defparam \key[2]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N1
cycloneive_io_ibuf \key[2]~input (
	.i(key[2]),
	.ibar(gnd),
	.o(\key[2]~input_o ));
// synopsys translate_off
defparam \key[2]~input .bus_hold = "false";
defparam \key[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N23
cycloneive_io_obuf \dac_clk~output (
	.i(!\sys_clk~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dac_clk~output_o ),
	.obar());
// synopsys translate_off
defparam \dac_clk~output .bus_hold = "false";
defparam \dac_clk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N16
cycloneive_io_obuf \dac_data[0]~output (
	.i(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dac_data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \dac_data[0]~output .bus_hold = "false";
defparam \dac_data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y24_N16
cycloneive_io_obuf \dac_data[1]~output (
	.i(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|mux2|result_node[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dac_data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \dac_data[1]~output .bus_hold = "false";
defparam \dac_data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N2
cycloneive_io_obuf \dac_data[2]~output (
	.i(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|mux2|result_node[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dac_data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \dac_data[2]~output .bus_hold = "false";
defparam \dac_data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y24_N9
cycloneive_io_obuf \dac_data[3]~output (
	.i(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|mux2|result_node[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dac_data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \dac_data[3]~output .bus_hold = "false";
defparam \dac_data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N16
cycloneive_io_obuf \dac_data[4]~output (
	.i(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|mux2|result_node[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dac_data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \dac_data[4]~output .bus_hold = "false";
defparam \dac_data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N23
cycloneive_io_obuf \dac_data[5]~output (
	.i(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|mux2|result_node[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dac_data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \dac_data[5]~output .bus_hold = "false";
defparam \dac_data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N9
cycloneive_io_obuf \dac_data[6]~output (
	.i(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|mux2|result_node[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dac_data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \dac_data[6]~output .bus_hold = "false";
defparam \dac_data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N9
cycloneive_io_obuf \dac_data[7]~output (
	.i(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dac_data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \dac_data[7]~output .bus_hold = "false";
defparam \dac_data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \sys_clk~input (
	.i(sys_clk),
	.ibar(gnd),
	.o(\sys_clk~input_o ));
// synopsys translate_off
defparam \sys_clk~input .bus_hold = "false";
defparam \sys_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \sys_clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\sys_clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\sys_clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \sys_clk~inputclkctrl .clock_type = "global clock";
defparam \sys_clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N12
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst0|cnt_20ms[0]~20 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst0|cnt_20ms[0]~20_combout  = \key_ctrl_inst|button_filter_inst0|cnt_20ms [0] $ (VCC)
// \key_ctrl_inst|button_filter_inst0|cnt_20ms[0]~21  = CARRY(\key_ctrl_inst|button_filter_inst0|cnt_20ms [0])

	.dataa(\key_ctrl_inst|button_filter_inst0|cnt_20ms [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\key_ctrl_inst|button_filter_inst0|cnt_20ms[0]~20_combout ),
	.cout(\key_ctrl_inst|button_filter_inst0|cnt_20ms[0]~21 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[0]~20 .lut_mask = 16'h55AA;
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \key[0]~input (
	.i(key[0]),
	.ibar(gnd),
	.o(\key[0]~input_o ));
// synopsys translate_off
defparam \key[0]~input .bus_hold = "false";
defparam \key[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N6
cycloneive_lcell_comb \key[0]~_wirecell (
// Equation(s):
// \key[0]~_wirecell_combout  = !\key[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\key[0]~input_o ),
	.cin(gnd),
	.combout(\key[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \key[0]~_wirecell .lut_mask = 16'h00FF;
defparam \key[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N15
cycloneive_io_ibuf \sys_rst_n~input (
	.i(sys_rst_n),
	.ibar(gnd),
	.o(\sys_rst_n~input_o ));
// synopsys translate_off
defparam \sys_rst_n~input .bus_hold = "false";
defparam \sys_rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneive_clkctrl \sys_rst_n~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\sys_rst_n~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\sys_rst_n~inputclkctrl_outclk ));
// synopsys translate_off
defparam \sys_rst_n~inputclkctrl .clock_type = "global clock";
defparam \sys_rst_n~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N14
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst0|cnt_20ms[1]~22 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst0|cnt_20ms[1]~22_combout  = (\key_ctrl_inst|button_filter_inst0|cnt_20ms [1] & (!\key_ctrl_inst|button_filter_inst0|cnt_20ms[0]~21 )) # (!\key_ctrl_inst|button_filter_inst0|cnt_20ms [1] & 
// ((\key_ctrl_inst|button_filter_inst0|cnt_20ms[0]~21 ) # (GND)))
// \key_ctrl_inst|button_filter_inst0|cnt_20ms[1]~23  = CARRY((!\key_ctrl_inst|button_filter_inst0|cnt_20ms[0]~21 ) # (!\key_ctrl_inst|button_filter_inst0|cnt_20ms [1]))

	.dataa(\key_ctrl_inst|button_filter_inst0|cnt_20ms [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst0|cnt_20ms[0]~21 ),
	.combout(\key_ctrl_inst|button_filter_inst0|cnt_20ms[1]~22_combout ),
	.cout(\key_ctrl_inst|button_filter_inst0|cnt_20ms[1]~23 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[1]~22 .lut_mask = 16'h5A5F;
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[1]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N16
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst0|cnt_20ms[2]~24 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst0|cnt_20ms[2]~24_combout  = (\key_ctrl_inst|button_filter_inst0|cnt_20ms [2] & (\key_ctrl_inst|button_filter_inst0|cnt_20ms[1]~23  $ (GND))) # (!\key_ctrl_inst|button_filter_inst0|cnt_20ms [2] & 
// (!\key_ctrl_inst|button_filter_inst0|cnt_20ms[1]~23  & VCC))
// \key_ctrl_inst|button_filter_inst0|cnt_20ms[2]~25  = CARRY((\key_ctrl_inst|button_filter_inst0|cnt_20ms [2] & !\key_ctrl_inst|button_filter_inst0|cnt_20ms[1]~23 ))

	.dataa(gnd),
	.datab(\key_ctrl_inst|button_filter_inst0|cnt_20ms [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst0|cnt_20ms[1]~23 ),
	.combout(\key_ctrl_inst|button_filter_inst0|cnt_20ms[2]~24_combout ),
	.cout(\key_ctrl_inst|button_filter_inst0|cnt_20ms[2]~25 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[2]~24 .lut_mask = 16'hC30C;
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[2]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y16_N17
dffeas \key_ctrl_inst|button_filter_inst0|cnt_20ms[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst0|cnt_20ms[2]~24_combout ),
	.asdata(\key[0]~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst0|cnt_20ms[9]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst0|cnt_20ms [2]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[2] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N18
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst0|cnt_20ms[3]~26 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst0|cnt_20ms[3]~26_combout  = (\key_ctrl_inst|button_filter_inst0|cnt_20ms [3] & (!\key_ctrl_inst|button_filter_inst0|cnt_20ms[2]~25 )) # (!\key_ctrl_inst|button_filter_inst0|cnt_20ms [3] & 
// ((\key_ctrl_inst|button_filter_inst0|cnt_20ms[2]~25 ) # (GND)))
// \key_ctrl_inst|button_filter_inst0|cnt_20ms[3]~27  = CARRY((!\key_ctrl_inst|button_filter_inst0|cnt_20ms[2]~25 ) # (!\key_ctrl_inst|button_filter_inst0|cnt_20ms [3]))

	.dataa(gnd),
	.datab(\key_ctrl_inst|button_filter_inst0|cnt_20ms [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst0|cnt_20ms[2]~25 ),
	.combout(\key_ctrl_inst|button_filter_inst0|cnt_20ms[3]~26_combout ),
	.cout(\key_ctrl_inst|button_filter_inst0|cnt_20ms[3]~27 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[3]~26 .lut_mask = 16'h3C3F;
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[3]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y16_N19
dffeas \key_ctrl_inst|button_filter_inst0|cnt_20ms[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst0|cnt_20ms[3]~26_combout ),
	.asdata(\key[0]~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst0|cnt_20ms[9]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst0|cnt_20ms [3]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[3] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N20
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst0|cnt_20ms[4]~28 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst0|cnt_20ms[4]~28_combout  = (\key_ctrl_inst|button_filter_inst0|cnt_20ms [4] & (\key_ctrl_inst|button_filter_inst0|cnt_20ms[3]~27  $ (GND))) # (!\key_ctrl_inst|button_filter_inst0|cnt_20ms [4] & 
// (!\key_ctrl_inst|button_filter_inst0|cnt_20ms[3]~27  & VCC))
// \key_ctrl_inst|button_filter_inst0|cnt_20ms[4]~29  = CARRY((\key_ctrl_inst|button_filter_inst0|cnt_20ms [4] & !\key_ctrl_inst|button_filter_inst0|cnt_20ms[3]~27 ))

	.dataa(\key_ctrl_inst|button_filter_inst0|cnt_20ms [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst0|cnt_20ms[3]~27 ),
	.combout(\key_ctrl_inst|button_filter_inst0|cnt_20ms[4]~28_combout ),
	.cout(\key_ctrl_inst|button_filter_inst0|cnt_20ms[4]~29 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[4]~28 .lut_mask = 16'hA50A;
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[4]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N22
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst0|cnt_20ms[5]~30 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst0|cnt_20ms[5]~30_combout  = (\key_ctrl_inst|button_filter_inst0|cnt_20ms [5] & (!\key_ctrl_inst|button_filter_inst0|cnt_20ms[4]~29 )) # (!\key_ctrl_inst|button_filter_inst0|cnt_20ms [5] & 
// ((\key_ctrl_inst|button_filter_inst0|cnt_20ms[4]~29 ) # (GND)))
// \key_ctrl_inst|button_filter_inst0|cnt_20ms[5]~31  = CARRY((!\key_ctrl_inst|button_filter_inst0|cnt_20ms[4]~29 ) # (!\key_ctrl_inst|button_filter_inst0|cnt_20ms [5]))

	.dataa(\key_ctrl_inst|button_filter_inst0|cnt_20ms [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst0|cnt_20ms[4]~29 ),
	.combout(\key_ctrl_inst|button_filter_inst0|cnt_20ms[5]~30_combout ),
	.cout(\key_ctrl_inst|button_filter_inst0|cnt_20ms[5]~31 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[5]~30 .lut_mask = 16'h5A5F;
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[5]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N24
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst0|cnt_20ms[6]~32 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst0|cnt_20ms[6]~32_combout  = (\key_ctrl_inst|button_filter_inst0|cnt_20ms [6] & (\key_ctrl_inst|button_filter_inst0|cnt_20ms[5]~31  $ (GND))) # (!\key_ctrl_inst|button_filter_inst0|cnt_20ms [6] & 
// (!\key_ctrl_inst|button_filter_inst0|cnt_20ms[5]~31  & VCC))
// \key_ctrl_inst|button_filter_inst0|cnt_20ms[6]~33  = CARRY((\key_ctrl_inst|button_filter_inst0|cnt_20ms [6] & !\key_ctrl_inst|button_filter_inst0|cnt_20ms[5]~31 ))

	.dataa(\key_ctrl_inst|button_filter_inst0|cnt_20ms [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst0|cnt_20ms[5]~31 ),
	.combout(\key_ctrl_inst|button_filter_inst0|cnt_20ms[6]~32_combout ),
	.cout(\key_ctrl_inst|button_filter_inst0|cnt_20ms[6]~33 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[6]~32 .lut_mask = 16'hA50A;
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[6]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N26
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst0|cnt_20ms[7]~34 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst0|cnt_20ms[7]~34_combout  = (\key_ctrl_inst|button_filter_inst0|cnt_20ms [7] & (!\key_ctrl_inst|button_filter_inst0|cnt_20ms[6]~33 )) # (!\key_ctrl_inst|button_filter_inst0|cnt_20ms [7] & 
// ((\key_ctrl_inst|button_filter_inst0|cnt_20ms[6]~33 ) # (GND)))
// \key_ctrl_inst|button_filter_inst0|cnt_20ms[7]~35  = CARRY((!\key_ctrl_inst|button_filter_inst0|cnt_20ms[6]~33 ) # (!\key_ctrl_inst|button_filter_inst0|cnt_20ms [7]))

	.dataa(gnd),
	.datab(\key_ctrl_inst|button_filter_inst0|cnt_20ms [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst0|cnt_20ms[6]~33 ),
	.combout(\key_ctrl_inst|button_filter_inst0|cnt_20ms[7]~34_combout ),
	.cout(\key_ctrl_inst|button_filter_inst0|cnt_20ms[7]~35 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[7]~34 .lut_mask = 16'h3C3F;
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N4
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N27
dffeas \key_ctrl_inst|button_filter_inst0|cnt_20ms[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst0|cnt_20ms[7]~34_combout ),
	.asdata(\~GND~combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst0|cnt_20ms[9]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst0|cnt_20ms [7]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[7] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N28
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst0|cnt_20ms[8]~36 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst0|cnt_20ms[8]~36_combout  = (\key_ctrl_inst|button_filter_inst0|cnt_20ms [8] & (\key_ctrl_inst|button_filter_inst0|cnt_20ms[7]~35  $ (GND))) # (!\key_ctrl_inst|button_filter_inst0|cnt_20ms [8] & 
// (!\key_ctrl_inst|button_filter_inst0|cnt_20ms[7]~35  & VCC))
// \key_ctrl_inst|button_filter_inst0|cnt_20ms[8]~37  = CARRY((\key_ctrl_inst|button_filter_inst0|cnt_20ms [8] & !\key_ctrl_inst|button_filter_inst0|cnt_20ms[7]~35 ))

	.dataa(\key_ctrl_inst|button_filter_inst0|cnt_20ms [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst0|cnt_20ms[7]~35 ),
	.combout(\key_ctrl_inst|button_filter_inst0|cnt_20ms[8]~36_combout ),
	.cout(\key_ctrl_inst|button_filter_inst0|cnt_20ms[8]~37 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[8]~36 .lut_mask = 16'hA50A;
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[8]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N0
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst0|cnt_20ms[10]~40 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst0|cnt_20ms[10]~40_combout  = (\key_ctrl_inst|button_filter_inst0|cnt_20ms [10] & (\key_ctrl_inst|button_filter_inst0|cnt_20ms[9]~39  $ (GND))) # (!\key_ctrl_inst|button_filter_inst0|cnt_20ms [10] & 
// (!\key_ctrl_inst|button_filter_inst0|cnt_20ms[9]~39  & VCC))
// \key_ctrl_inst|button_filter_inst0|cnt_20ms[10]~41  = CARRY((\key_ctrl_inst|button_filter_inst0|cnt_20ms [10] & !\key_ctrl_inst|button_filter_inst0|cnt_20ms[9]~39 ))

	.dataa(gnd),
	.datab(\key_ctrl_inst|button_filter_inst0|cnt_20ms [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst0|cnt_20ms[9]~39 ),
	.combout(\key_ctrl_inst|button_filter_inst0|cnt_20ms[10]~40_combout ),
	.cout(\key_ctrl_inst|button_filter_inst0|cnt_20ms[10]~41 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[10]~40 .lut_mask = 16'hC30C;
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[10]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y15_N1
dffeas \key_ctrl_inst|button_filter_inst0|cnt_20ms[10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst0|cnt_20ms[10]~40_combout ),
	.asdata(\~GND~combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst0|cnt_20ms[9]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst0|cnt_20ms [10]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[10] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N2
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst0|cnt_20ms[11]~42 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst0|cnt_20ms[11]~42_combout  = (\key_ctrl_inst|button_filter_inst0|cnt_20ms [11] & (!\key_ctrl_inst|button_filter_inst0|cnt_20ms[10]~41 )) # (!\key_ctrl_inst|button_filter_inst0|cnt_20ms [11] & 
// ((\key_ctrl_inst|button_filter_inst0|cnt_20ms[10]~41 ) # (GND)))
// \key_ctrl_inst|button_filter_inst0|cnt_20ms[11]~43  = CARRY((!\key_ctrl_inst|button_filter_inst0|cnt_20ms[10]~41 ) # (!\key_ctrl_inst|button_filter_inst0|cnt_20ms [11]))

	.dataa(gnd),
	.datab(\key_ctrl_inst|button_filter_inst0|cnt_20ms [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst0|cnt_20ms[10]~41 ),
	.combout(\key_ctrl_inst|button_filter_inst0|cnt_20ms[11]~42_combout ),
	.cout(\key_ctrl_inst|button_filter_inst0|cnt_20ms[11]~43 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[11]~42 .lut_mask = 16'h3C3F;
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[11]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y15_N3
dffeas \key_ctrl_inst|button_filter_inst0|cnt_20ms[11] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst0|cnt_20ms[11]~42_combout ),
	.asdata(\~GND~combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst0|cnt_20ms[9]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst0|cnt_20ms [11]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[11] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst0|cnt_20ms[12]~44 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst0|cnt_20ms[12]~44_combout  = (\key_ctrl_inst|button_filter_inst0|cnt_20ms [12] & (\key_ctrl_inst|button_filter_inst0|cnt_20ms[11]~43  $ (GND))) # (!\key_ctrl_inst|button_filter_inst0|cnt_20ms [12] & 
// (!\key_ctrl_inst|button_filter_inst0|cnt_20ms[11]~43  & VCC))
// \key_ctrl_inst|button_filter_inst0|cnt_20ms[12]~45  = CARRY((\key_ctrl_inst|button_filter_inst0|cnt_20ms [12] & !\key_ctrl_inst|button_filter_inst0|cnt_20ms[11]~43 ))

	.dataa(gnd),
	.datab(\key_ctrl_inst|button_filter_inst0|cnt_20ms [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst0|cnt_20ms[11]~43 ),
	.combout(\key_ctrl_inst|button_filter_inst0|cnt_20ms[12]~44_combout ),
	.cout(\key_ctrl_inst|button_filter_inst0|cnt_20ms[12]~45 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[12]~44 .lut_mask = 16'hC30C;
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[12]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y15_N5
dffeas \key_ctrl_inst|button_filter_inst0|cnt_20ms[12] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst0|cnt_20ms[12]~44_combout ),
	.asdata(\~GND~combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst0|cnt_20ms[9]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst0|cnt_20ms [12]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[12] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N6
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst0|cnt_20ms[13]~46 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst0|cnt_20ms[13]~46_combout  = (\key_ctrl_inst|button_filter_inst0|cnt_20ms [13] & (!\key_ctrl_inst|button_filter_inst0|cnt_20ms[12]~45 )) # (!\key_ctrl_inst|button_filter_inst0|cnt_20ms [13] & 
// ((\key_ctrl_inst|button_filter_inst0|cnt_20ms[12]~45 ) # (GND)))
// \key_ctrl_inst|button_filter_inst0|cnt_20ms[13]~47  = CARRY((!\key_ctrl_inst|button_filter_inst0|cnt_20ms[12]~45 ) # (!\key_ctrl_inst|button_filter_inst0|cnt_20ms [13]))

	.dataa(gnd),
	.datab(\key_ctrl_inst|button_filter_inst0|cnt_20ms [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst0|cnt_20ms[12]~45 ),
	.combout(\key_ctrl_inst|button_filter_inst0|cnt_20ms[13]~46_combout ),
	.cout(\key_ctrl_inst|button_filter_inst0|cnt_20ms[13]~47 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[13]~46 .lut_mask = 16'h3C3F;
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[13]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y15_N7
dffeas \key_ctrl_inst|button_filter_inst0|cnt_20ms[13] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst0|cnt_20ms[13]~46_combout ),
	.asdata(\~GND~combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst0|cnt_20ms[9]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst0|cnt_20ms [13]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[13] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N8
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst0|cnt_20ms[14]~48 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst0|cnt_20ms[14]~48_combout  = (\key_ctrl_inst|button_filter_inst0|cnt_20ms [14] & (\key_ctrl_inst|button_filter_inst0|cnt_20ms[13]~47  $ (GND))) # (!\key_ctrl_inst|button_filter_inst0|cnt_20ms [14] & 
// (!\key_ctrl_inst|button_filter_inst0|cnt_20ms[13]~47  & VCC))
// \key_ctrl_inst|button_filter_inst0|cnt_20ms[14]~49  = CARRY((\key_ctrl_inst|button_filter_inst0|cnt_20ms [14] & !\key_ctrl_inst|button_filter_inst0|cnt_20ms[13]~47 ))

	.dataa(gnd),
	.datab(\key_ctrl_inst|button_filter_inst0|cnt_20ms [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst0|cnt_20ms[13]~47 ),
	.combout(\key_ctrl_inst|button_filter_inst0|cnt_20ms[14]~48_combout ),
	.cout(\key_ctrl_inst|button_filter_inst0|cnt_20ms[14]~49 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[14]~48 .lut_mask = 16'hC30C;
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[14]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y15_N9
dffeas \key_ctrl_inst|button_filter_inst0|cnt_20ms[14] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst0|cnt_20ms[14]~48_combout ),
	.asdata(\key[0]~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst0|cnt_20ms[9]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst0|cnt_20ms [14]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[14] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N10
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst0|cnt_20ms[15]~50 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst0|cnt_20ms[15]~50_combout  = (\key_ctrl_inst|button_filter_inst0|cnt_20ms [15] & (!\key_ctrl_inst|button_filter_inst0|cnt_20ms[14]~49 )) # (!\key_ctrl_inst|button_filter_inst0|cnt_20ms [15] & 
// ((\key_ctrl_inst|button_filter_inst0|cnt_20ms[14]~49 ) # (GND)))
// \key_ctrl_inst|button_filter_inst0|cnt_20ms[15]~51  = CARRY((!\key_ctrl_inst|button_filter_inst0|cnt_20ms[14]~49 ) # (!\key_ctrl_inst|button_filter_inst0|cnt_20ms [15]))

	.dataa(gnd),
	.datab(\key_ctrl_inst|button_filter_inst0|cnt_20ms [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst0|cnt_20ms[14]~49 ),
	.combout(\key_ctrl_inst|button_filter_inst0|cnt_20ms[15]~50_combout ),
	.cout(\key_ctrl_inst|button_filter_inst0|cnt_20ms[15]~51 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[15]~50 .lut_mask = 16'h3C3F;
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[15]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y15_N11
dffeas \key_ctrl_inst|button_filter_inst0|cnt_20ms[15] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst0|cnt_20ms[15]~50_combout ),
	.asdata(\~GND~combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst0|cnt_20ms[9]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst0|cnt_20ms [15]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[15] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N14
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst0|cnt_20ms[17]~54 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst0|cnt_20ms[17]~54_combout  = (\key_ctrl_inst|button_filter_inst0|cnt_20ms [17] & (!\key_ctrl_inst|button_filter_inst0|cnt_20ms[16]~53 )) # (!\key_ctrl_inst|button_filter_inst0|cnt_20ms [17] & 
// ((\key_ctrl_inst|button_filter_inst0|cnt_20ms[16]~53 ) # (GND)))
// \key_ctrl_inst|button_filter_inst0|cnt_20ms[17]~55  = CARRY((!\key_ctrl_inst|button_filter_inst0|cnt_20ms[16]~53 ) # (!\key_ctrl_inst|button_filter_inst0|cnt_20ms [17]))

	.dataa(gnd),
	.datab(\key_ctrl_inst|button_filter_inst0|cnt_20ms [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst0|cnt_20ms[16]~53 ),
	.combout(\key_ctrl_inst|button_filter_inst0|cnt_20ms[17]~54_combout ),
	.cout(\key_ctrl_inst|button_filter_inst0|cnt_20ms[17]~55 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[17]~54 .lut_mask = 16'h3C3F;
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[17]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y15_N15
dffeas \key_ctrl_inst|button_filter_inst0|cnt_20ms[17] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst0|cnt_20ms[17]~54_combout ),
	.asdata(\key[0]~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst0|cnt_20ms[9]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst0|cnt_20ms [17]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[17] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N17
dffeas \key_ctrl_inst|button_filter_inst0|cnt_20ms[18] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst0|cnt_20ms[18]~57_combout ),
	.asdata(\key[0]~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst0|cnt_20ms[9]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst0|cnt_20ms [18]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[18] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N24
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst0|Equal1~3 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst0|Equal1~3_combout  = (\key_ctrl_inst|button_filter_inst0|cnt_20ms [16] & (\key_ctrl_inst|button_filter_inst0|cnt_20ms [14] & (!\key_ctrl_inst|button_filter_inst0|cnt_20ms [13] & 
// !\key_ctrl_inst|button_filter_inst0|cnt_20ms [15])))

	.dataa(\key_ctrl_inst|button_filter_inst0|cnt_20ms [16]),
	.datab(\key_ctrl_inst|button_filter_inst0|cnt_20ms [14]),
	.datac(\key_ctrl_inst|button_filter_inst0|cnt_20ms [13]),
	.datad(\key_ctrl_inst|button_filter_inst0|cnt_20ms [15]),
	.cin(gnd),
	.combout(\key_ctrl_inst|button_filter_inst0|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst0|Equal1~3 .lut_mask = 16'h0008;
defparam \key_ctrl_inst|button_filter_inst0|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N15
dffeas \key_ctrl_inst|button_filter_inst0|cnt_20ms[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst0|cnt_20ms[1]~22_combout ),
	.asdata(\key[0]~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst0|cnt_20ms[9]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst0|cnt_20ms [1]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[1] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N21
dffeas \key_ctrl_inst|button_filter_inst0|cnt_20ms[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst0|cnt_20ms[4]~28_combout ),
	.asdata(\key[0]~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst0|cnt_20ms[9]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst0|cnt_20ms [4]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[4] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N8
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst0|Equal1~0 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst0|Equal1~0_combout  = (\key_ctrl_inst|button_filter_inst0|cnt_20ms [2] & (\key_ctrl_inst|button_filter_inst0|cnt_20ms [3] & (\key_ctrl_inst|button_filter_inst0|cnt_20ms [1] & \key_ctrl_inst|button_filter_inst0|cnt_20ms 
// [4])))

	.dataa(\key_ctrl_inst|button_filter_inst0|cnt_20ms [2]),
	.datab(\key_ctrl_inst|button_filter_inst0|cnt_20ms [3]),
	.datac(\key_ctrl_inst|button_filter_inst0|cnt_20ms [1]),
	.datad(\key_ctrl_inst|button_filter_inst0|cnt_20ms [4]),
	.cin(gnd),
	.combout(\key_ctrl_inst|button_filter_inst0|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst0|Equal1~0 .lut_mask = 16'h8000;
defparam \key_ctrl_inst|button_filter_inst0|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N29
dffeas \key_ctrl_inst|button_filter_inst0|cnt_20ms[8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst0|cnt_20ms[8]~36_combout ),
	.asdata(\~GND~combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst0|cnt_20ms[9]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst0|cnt_20ms [8]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[8] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N23
dffeas \key_ctrl_inst|button_filter_inst0|cnt_20ms[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst0|cnt_20ms[5]~30_combout ),
	.asdata(\key[0]~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst0|cnt_20ms[9]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst0|cnt_20ms [5]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[5] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N25
dffeas \key_ctrl_inst|button_filter_inst0|cnt_20ms[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst0|cnt_20ms[6]~32_combout ),
	.asdata(\~GND~combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst0|cnt_20ms[9]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst0|cnt_20ms [6]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[6] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N10
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst0|Equal1~1 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst0|Equal1~1_combout  = (!\key_ctrl_inst|button_filter_inst0|cnt_20ms [7] & (!\key_ctrl_inst|button_filter_inst0|cnt_20ms [8] & (\key_ctrl_inst|button_filter_inst0|cnt_20ms [5] & !\key_ctrl_inst|button_filter_inst0|cnt_20ms 
// [6])))

	.dataa(\key_ctrl_inst|button_filter_inst0|cnt_20ms [7]),
	.datab(\key_ctrl_inst|button_filter_inst0|cnt_20ms [8]),
	.datac(\key_ctrl_inst|button_filter_inst0|cnt_20ms [5]),
	.datad(\key_ctrl_inst|button_filter_inst0|cnt_20ms [6]),
	.cin(gnd),
	.combout(\key_ctrl_inst|button_filter_inst0|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst0|Equal1~1 .lut_mask = 16'h0010;
defparam \key_ctrl_inst|button_filter_inst0|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N26
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst0|Equal1~4 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst0|Equal1~4_combout  = (\key_ctrl_inst|button_filter_inst0|Equal1~2_combout  & (\key_ctrl_inst|button_filter_inst0|Equal1~3_combout  & (\key_ctrl_inst|button_filter_inst0|Equal1~0_combout  & 
// \key_ctrl_inst|button_filter_inst0|Equal1~1_combout )))

	.dataa(\key_ctrl_inst|button_filter_inst0|Equal1~2_combout ),
	.datab(\key_ctrl_inst|button_filter_inst0|Equal1~3_combout ),
	.datac(\key_ctrl_inst|button_filter_inst0|Equal1~0_combout ),
	.datad(\key_ctrl_inst|button_filter_inst0|Equal1~1_combout ),
	.cin(gnd),
	.combout(\key_ctrl_inst|button_filter_inst0|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst0|Equal1~4 .lut_mask = 16'h8000;
defparam \key_ctrl_inst|button_filter_inst0|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N20
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst0|Equal1~5 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst0|Equal1~5_combout  = (\key_ctrl_inst|button_filter_inst0|cnt_20ms [19] & (\key_ctrl_inst|button_filter_inst0|cnt_20ms [18] & (\key_ctrl_inst|button_filter_inst0|Equal1~4_combout  & 
// \key_ctrl_inst|button_filter_inst0|cnt_20ms [17])))

	.dataa(\key_ctrl_inst|button_filter_inst0|cnt_20ms [19]),
	.datab(\key_ctrl_inst|button_filter_inst0|cnt_20ms [18]),
	.datac(\key_ctrl_inst|button_filter_inst0|Equal1~4_combout ),
	.datad(\key_ctrl_inst|button_filter_inst0|cnt_20ms [17]),
	.cin(gnd),
	.combout(\key_ctrl_inst|button_filter_inst0|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst0|Equal1~5 .lut_mask = 16'h8000;
defparam \key_ctrl_inst|button_filter_inst0|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N22
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst0|cnt_20ms[9]~56 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst0|cnt_20ms[9]~56_combout  = (\key[0]~input_o ) # ((\key_ctrl_inst|button_filter_inst0|cnt_20ms [0] & \key_ctrl_inst|button_filter_inst0|Equal1~5_combout ))

	.dataa(gnd),
	.datab(\key[0]~input_o ),
	.datac(\key_ctrl_inst|button_filter_inst0|cnt_20ms [0]),
	.datad(\key_ctrl_inst|button_filter_inst0|Equal1~5_combout ),
	.cin(gnd),
	.combout(\key_ctrl_inst|button_filter_inst0|cnt_20ms[9]~56_combout ),
	.cout());
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[9]~56 .lut_mask = 16'hFCCC;
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[9]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N13
dffeas \key_ctrl_inst|button_filter_inst0|cnt_20ms[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst0|cnt_20ms[0]~20_combout ),
	.asdata(\key[0]~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst0|cnt_20ms[9]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst0|cnt_20ms [0]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[0] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst0|cnt_20ms[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N28
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst0|Equal1~6 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst0|Equal1~6_combout  = (!\key_ctrl_inst|button_filter_inst0|cnt_20ms [0] & \key_ctrl_inst|button_filter_inst0|Equal1~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\key_ctrl_inst|button_filter_inst0|cnt_20ms [0]),
	.datad(\key_ctrl_inst|button_filter_inst0|Equal1~5_combout ),
	.cin(gnd),
	.combout(\key_ctrl_inst|button_filter_inst0|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst0|Equal1~6 .lut_mask = 16'h0F00;
defparam \key_ctrl_inst|button_filter_inst0|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N29
dffeas \key_ctrl_inst|button_filter_inst0|key_flag (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst0|Equal1~6_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst0|key_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst0|key_flag .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst0|key_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N14
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst1|cnt_20ms[1]~22 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst1|cnt_20ms[1]~22_combout  = (\key_ctrl_inst|button_filter_inst1|cnt_20ms [1] & (!\key_ctrl_inst|button_filter_inst1|cnt_20ms[0]~21 )) # (!\key_ctrl_inst|button_filter_inst1|cnt_20ms [1] & 
// ((\key_ctrl_inst|button_filter_inst1|cnt_20ms[0]~21 ) # (GND)))
// \key_ctrl_inst|button_filter_inst1|cnt_20ms[1]~23  = CARRY((!\key_ctrl_inst|button_filter_inst1|cnt_20ms[0]~21 ) # (!\key_ctrl_inst|button_filter_inst1|cnt_20ms [1]))

	.dataa(gnd),
	.datab(\key_ctrl_inst|button_filter_inst1|cnt_20ms [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst1|cnt_20ms[0]~21 ),
	.combout(\key_ctrl_inst|button_filter_inst1|cnt_20ms[1]~22_combout ),
	.cout(\key_ctrl_inst|button_filter_inst1|cnt_20ms[1]~23 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[1]~22 .lut_mask = 16'h3C3F;
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[1]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N22
cycloneive_io_ibuf \key[1]~input (
	.i(key[1]),
	.ibar(gnd),
	.o(\key[1]~input_o ));
// synopsys translate_off
defparam \key[1]~input .bus_hold = "false";
defparam \key[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N22
cycloneive_lcell_comb \key[1]~_wirecell (
// Equation(s):
// \key[1]~_wirecell_combout  = !\key[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\key[1]~input_o ),
	.cin(gnd),
	.combout(\key[1]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \key[1]~_wirecell .lut_mask = 16'h00FF;
defparam \key[1]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N2
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst1|cnt_20ms[11]~56 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst1|cnt_20ms[11]~56_combout  = (\key[1]~input_o ) # ((\key_ctrl_inst|button_filter_inst1|cnt_20ms [0] & \key_ctrl_inst|button_filter_inst1|Equal1~5_combout ))

	.dataa(\key_ctrl_inst|button_filter_inst1|cnt_20ms [0]),
	.datab(gnd),
	.datac(\key[1]~input_o ),
	.datad(\key_ctrl_inst|button_filter_inst1|Equal1~5_combout ),
	.cin(gnd),
	.combout(\key_ctrl_inst|button_filter_inst1|cnt_20ms[11]~56_combout ),
	.cout());
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[11]~56 .lut_mask = 16'hFAF0;
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[11]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N15
dffeas \key_ctrl_inst|button_filter_inst1|cnt_20ms[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst1|cnt_20ms[1]~22_combout ),
	.asdata(\key[1]~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst1|cnt_20ms[11]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst1|cnt_20ms [1]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[1] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N16
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst1|cnt_20ms[2]~24 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst1|cnt_20ms[2]~24_combout  = (\key_ctrl_inst|button_filter_inst1|cnt_20ms [2] & (\key_ctrl_inst|button_filter_inst1|cnt_20ms[1]~23  $ (GND))) # (!\key_ctrl_inst|button_filter_inst1|cnt_20ms [2] & 
// (!\key_ctrl_inst|button_filter_inst1|cnt_20ms[1]~23  & VCC))
// \key_ctrl_inst|button_filter_inst1|cnt_20ms[2]~25  = CARRY((\key_ctrl_inst|button_filter_inst1|cnt_20ms [2] & !\key_ctrl_inst|button_filter_inst1|cnt_20ms[1]~23 ))

	.dataa(gnd),
	.datab(\key_ctrl_inst|button_filter_inst1|cnt_20ms [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst1|cnt_20ms[1]~23 ),
	.combout(\key_ctrl_inst|button_filter_inst1|cnt_20ms[2]~24_combout ),
	.cout(\key_ctrl_inst|button_filter_inst1|cnt_20ms[2]~25 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[2]~24 .lut_mask = 16'hC30C;
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[2]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y16_N17
dffeas \key_ctrl_inst|button_filter_inst1|cnt_20ms[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst1|cnt_20ms[2]~24_combout ),
	.asdata(\key[1]~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst1|cnt_20ms[11]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst1|cnt_20ms [2]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[2] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N18
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst1|cnt_20ms[3]~26 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst1|cnt_20ms[3]~26_combout  = (\key_ctrl_inst|button_filter_inst1|cnt_20ms [3] & (!\key_ctrl_inst|button_filter_inst1|cnt_20ms[2]~25 )) # (!\key_ctrl_inst|button_filter_inst1|cnt_20ms [3] & 
// ((\key_ctrl_inst|button_filter_inst1|cnt_20ms[2]~25 ) # (GND)))
// \key_ctrl_inst|button_filter_inst1|cnt_20ms[3]~27  = CARRY((!\key_ctrl_inst|button_filter_inst1|cnt_20ms[2]~25 ) # (!\key_ctrl_inst|button_filter_inst1|cnt_20ms [3]))

	.dataa(gnd),
	.datab(\key_ctrl_inst|button_filter_inst1|cnt_20ms [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst1|cnt_20ms[2]~25 ),
	.combout(\key_ctrl_inst|button_filter_inst1|cnt_20ms[3]~26_combout ),
	.cout(\key_ctrl_inst|button_filter_inst1|cnt_20ms[3]~27 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[3]~26 .lut_mask = 16'h3C3F;
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[3]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y16_N19
dffeas \key_ctrl_inst|button_filter_inst1|cnt_20ms[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst1|cnt_20ms[3]~26_combout ),
	.asdata(\key[1]~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst1|cnt_20ms[11]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst1|cnt_20ms [3]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[3] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N24
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst1|cnt_20ms[6]~32 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst1|cnt_20ms[6]~32_combout  = (\key_ctrl_inst|button_filter_inst1|cnt_20ms [6] & (\key_ctrl_inst|button_filter_inst1|cnt_20ms[5]~31  $ (GND))) # (!\key_ctrl_inst|button_filter_inst1|cnt_20ms [6] & 
// (!\key_ctrl_inst|button_filter_inst1|cnt_20ms[5]~31  & VCC))
// \key_ctrl_inst|button_filter_inst1|cnt_20ms[6]~33  = CARRY((\key_ctrl_inst|button_filter_inst1|cnt_20ms [6] & !\key_ctrl_inst|button_filter_inst1|cnt_20ms[5]~31 ))

	.dataa(gnd),
	.datab(\key_ctrl_inst|button_filter_inst1|cnt_20ms [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst1|cnt_20ms[5]~31 ),
	.combout(\key_ctrl_inst|button_filter_inst1|cnt_20ms[6]~32_combout ),
	.cout(\key_ctrl_inst|button_filter_inst1|cnt_20ms[6]~33 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[6]~32 .lut_mask = 16'hC30C;
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[6]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y16_N25
dffeas \key_ctrl_inst|button_filter_inst1|cnt_20ms[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst1|cnt_20ms[6]~32_combout ),
	.asdata(\~GND~combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst1|cnt_20ms[11]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst1|cnt_20ms [6]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[6] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N28
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst1|cnt_20ms[8]~36 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst1|cnt_20ms[8]~36_combout  = (\key_ctrl_inst|button_filter_inst1|cnt_20ms [8] & (\key_ctrl_inst|button_filter_inst1|cnt_20ms[7]~35  $ (GND))) # (!\key_ctrl_inst|button_filter_inst1|cnt_20ms [8] & 
// (!\key_ctrl_inst|button_filter_inst1|cnt_20ms[7]~35  & VCC))
// \key_ctrl_inst|button_filter_inst1|cnt_20ms[8]~37  = CARRY((\key_ctrl_inst|button_filter_inst1|cnt_20ms [8] & !\key_ctrl_inst|button_filter_inst1|cnt_20ms[7]~35 ))

	.dataa(gnd),
	.datab(\key_ctrl_inst|button_filter_inst1|cnt_20ms [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst1|cnt_20ms[7]~35 ),
	.combout(\key_ctrl_inst|button_filter_inst1|cnt_20ms[8]~36_combout ),
	.cout(\key_ctrl_inst|button_filter_inst1|cnt_20ms[8]~37 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[8]~36 .lut_mask = 16'hC30C;
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[8]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y16_N29
dffeas \key_ctrl_inst|button_filter_inst1|cnt_20ms[8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst1|cnt_20ms[8]~36_combout ),
	.asdata(\~GND~combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst1|cnt_20ms[11]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst1|cnt_20ms [8]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[8] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N0
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst1|cnt_20ms[10]~40 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst1|cnt_20ms[10]~40_combout  = (\key_ctrl_inst|button_filter_inst1|cnt_20ms [10] & (\key_ctrl_inst|button_filter_inst1|cnt_20ms[9]~39  $ (GND))) # (!\key_ctrl_inst|button_filter_inst1|cnt_20ms [10] & 
// (!\key_ctrl_inst|button_filter_inst1|cnt_20ms[9]~39  & VCC))
// \key_ctrl_inst|button_filter_inst1|cnt_20ms[10]~41  = CARRY((\key_ctrl_inst|button_filter_inst1|cnt_20ms [10] & !\key_ctrl_inst|button_filter_inst1|cnt_20ms[9]~39 ))

	.dataa(gnd),
	.datab(\key_ctrl_inst|button_filter_inst1|cnt_20ms [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst1|cnt_20ms[9]~39 ),
	.combout(\key_ctrl_inst|button_filter_inst1|cnt_20ms[10]~40_combout ),
	.cout(\key_ctrl_inst|button_filter_inst1|cnt_20ms[10]~41 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[10]~40 .lut_mask = 16'hC30C;
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[10]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y15_N1
dffeas \key_ctrl_inst|button_filter_inst1|cnt_20ms[10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst1|cnt_20ms[10]~40_combout ),
	.asdata(\~GND~combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst1|cnt_20ms[11]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst1|cnt_20ms [10]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[10] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N2
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst1|cnt_20ms[11]~42 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst1|cnt_20ms[11]~42_combout  = (\key_ctrl_inst|button_filter_inst1|cnt_20ms [11] & (!\key_ctrl_inst|button_filter_inst1|cnt_20ms[10]~41 )) # (!\key_ctrl_inst|button_filter_inst1|cnt_20ms [11] & 
// ((\key_ctrl_inst|button_filter_inst1|cnt_20ms[10]~41 ) # (GND)))
// \key_ctrl_inst|button_filter_inst1|cnt_20ms[11]~43  = CARRY((!\key_ctrl_inst|button_filter_inst1|cnt_20ms[10]~41 ) # (!\key_ctrl_inst|button_filter_inst1|cnt_20ms [11]))

	.dataa(gnd),
	.datab(\key_ctrl_inst|button_filter_inst1|cnt_20ms [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst1|cnt_20ms[10]~41 ),
	.combout(\key_ctrl_inst|button_filter_inst1|cnt_20ms[11]~42_combout ),
	.cout(\key_ctrl_inst|button_filter_inst1|cnt_20ms[11]~43 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[11]~42 .lut_mask = 16'h3C3F;
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[11]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y15_N3
dffeas \key_ctrl_inst|button_filter_inst1|cnt_20ms[11] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst1|cnt_20ms[11]~42_combout ),
	.asdata(\~GND~combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst1|cnt_20ms[11]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst1|cnt_20ms [11]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[11] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N4
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst1|cnt_20ms[12]~44 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst1|cnt_20ms[12]~44_combout  = (\key_ctrl_inst|button_filter_inst1|cnt_20ms [12] & (\key_ctrl_inst|button_filter_inst1|cnt_20ms[11]~43  $ (GND))) # (!\key_ctrl_inst|button_filter_inst1|cnt_20ms [12] & 
// (!\key_ctrl_inst|button_filter_inst1|cnt_20ms[11]~43  & VCC))
// \key_ctrl_inst|button_filter_inst1|cnt_20ms[12]~45  = CARRY((\key_ctrl_inst|button_filter_inst1|cnt_20ms [12] & !\key_ctrl_inst|button_filter_inst1|cnt_20ms[11]~43 ))

	.dataa(gnd),
	.datab(\key_ctrl_inst|button_filter_inst1|cnt_20ms [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst1|cnt_20ms[11]~43 ),
	.combout(\key_ctrl_inst|button_filter_inst1|cnt_20ms[12]~44_combout ),
	.cout(\key_ctrl_inst|button_filter_inst1|cnt_20ms[12]~45 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[12]~44 .lut_mask = 16'hC30C;
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[12]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y15_N5
dffeas \key_ctrl_inst|button_filter_inst1|cnt_20ms[12] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst1|cnt_20ms[12]~44_combout ),
	.asdata(\~GND~combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst1|cnt_20ms[11]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst1|cnt_20ms [12]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[12] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N8
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst1|cnt_20ms[14]~48 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst1|cnt_20ms[14]~48_combout  = (\key_ctrl_inst|button_filter_inst1|cnt_20ms [14] & (\key_ctrl_inst|button_filter_inst1|cnt_20ms[13]~47  $ (GND))) # (!\key_ctrl_inst|button_filter_inst1|cnt_20ms [14] & 
// (!\key_ctrl_inst|button_filter_inst1|cnt_20ms[13]~47  & VCC))
// \key_ctrl_inst|button_filter_inst1|cnt_20ms[14]~49  = CARRY((\key_ctrl_inst|button_filter_inst1|cnt_20ms [14] & !\key_ctrl_inst|button_filter_inst1|cnt_20ms[13]~47 ))

	.dataa(gnd),
	.datab(\key_ctrl_inst|button_filter_inst1|cnt_20ms [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst1|cnt_20ms[13]~47 ),
	.combout(\key_ctrl_inst|button_filter_inst1|cnt_20ms[14]~48_combout ),
	.cout(\key_ctrl_inst|button_filter_inst1|cnt_20ms[14]~49 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[14]~48 .lut_mask = 16'hC30C;
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[14]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y15_N9
dffeas \key_ctrl_inst|button_filter_inst1|cnt_20ms[14] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst1|cnt_20ms[14]~48_combout ),
	.asdata(\key[1]~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst1|cnt_20ms[11]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst1|cnt_20ms [14]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[14] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N10
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst1|cnt_20ms[15]~50 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst1|cnt_20ms[15]~50_combout  = (\key_ctrl_inst|button_filter_inst1|cnt_20ms [15] & (!\key_ctrl_inst|button_filter_inst1|cnt_20ms[14]~49 )) # (!\key_ctrl_inst|button_filter_inst1|cnt_20ms [15] & 
// ((\key_ctrl_inst|button_filter_inst1|cnt_20ms[14]~49 ) # (GND)))
// \key_ctrl_inst|button_filter_inst1|cnt_20ms[15]~51  = CARRY((!\key_ctrl_inst|button_filter_inst1|cnt_20ms[14]~49 ) # (!\key_ctrl_inst|button_filter_inst1|cnt_20ms [15]))

	.dataa(\key_ctrl_inst|button_filter_inst1|cnt_20ms [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst1|cnt_20ms[14]~49 ),
	.combout(\key_ctrl_inst|button_filter_inst1|cnt_20ms[15]~50_combout ),
	.cout(\key_ctrl_inst|button_filter_inst1|cnt_20ms[15]~51 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[15]~50 .lut_mask = 16'h5A5F;
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[15]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N12
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst1|cnt_20ms[16]~52 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst1|cnt_20ms[16]~52_combout  = (\key_ctrl_inst|button_filter_inst1|cnt_20ms [16] & (\key_ctrl_inst|button_filter_inst1|cnt_20ms[15]~51  $ (GND))) # (!\key_ctrl_inst|button_filter_inst1|cnt_20ms [16] & 
// (!\key_ctrl_inst|button_filter_inst1|cnt_20ms[15]~51  & VCC))
// \key_ctrl_inst|button_filter_inst1|cnt_20ms[16]~53  = CARRY((\key_ctrl_inst|button_filter_inst1|cnt_20ms [16] & !\key_ctrl_inst|button_filter_inst1|cnt_20ms[15]~51 ))

	.dataa(\key_ctrl_inst|button_filter_inst1|cnt_20ms [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst1|cnt_20ms[15]~51 ),
	.combout(\key_ctrl_inst|button_filter_inst1|cnt_20ms[16]~52_combout ),
	.cout(\key_ctrl_inst|button_filter_inst1|cnt_20ms[16]~53 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[16]~52 .lut_mask = 16'hA50A;
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[16]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N14
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst1|cnt_20ms[17]~54 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst1|cnt_20ms[17]~54_combout  = (\key_ctrl_inst|button_filter_inst1|cnt_20ms [17] & (!\key_ctrl_inst|button_filter_inst1|cnt_20ms[16]~53 )) # (!\key_ctrl_inst|button_filter_inst1|cnt_20ms [17] & 
// ((\key_ctrl_inst|button_filter_inst1|cnt_20ms[16]~53 ) # (GND)))
// \key_ctrl_inst|button_filter_inst1|cnt_20ms[17]~55  = CARRY((!\key_ctrl_inst|button_filter_inst1|cnt_20ms[16]~53 ) # (!\key_ctrl_inst|button_filter_inst1|cnt_20ms [17]))

	.dataa(gnd),
	.datab(\key_ctrl_inst|button_filter_inst1|cnt_20ms [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst1|cnt_20ms[16]~53 ),
	.combout(\key_ctrl_inst|button_filter_inst1|cnt_20ms[17]~54_combout ),
	.cout(\key_ctrl_inst|button_filter_inst1|cnt_20ms[17]~55 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[17]~54 .lut_mask = 16'h3C3F;
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[17]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y15_N15
dffeas \key_ctrl_inst|button_filter_inst1|cnt_20ms[17] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst1|cnt_20ms[17]~54_combout ),
	.asdata(\key[1]~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst1|cnt_20ms[11]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst1|cnt_20ms [17]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[17] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N16
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst1|cnt_20ms[18]~57 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst1|cnt_20ms[18]~57_combout  = (\key_ctrl_inst|button_filter_inst1|cnt_20ms [18] & (\key_ctrl_inst|button_filter_inst1|cnt_20ms[17]~55  $ (GND))) # (!\key_ctrl_inst|button_filter_inst1|cnt_20ms [18] & 
// (!\key_ctrl_inst|button_filter_inst1|cnt_20ms[17]~55  & VCC))
// \key_ctrl_inst|button_filter_inst1|cnt_20ms[18]~58  = CARRY((\key_ctrl_inst|button_filter_inst1|cnt_20ms [18] & !\key_ctrl_inst|button_filter_inst1|cnt_20ms[17]~55 ))

	.dataa(gnd),
	.datab(\key_ctrl_inst|button_filter_inst1|cnt_20ms [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst1|cnt_20ms[17]~55 ),
	.combout(\key_ctrl_inst|button_filter_inst1|cnt_20ms[18]~57_combout ),
	.cout(\key_ctrl_inst|button_filter_inst1|cnt_20ms[18]~58 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[18]~57 .lut_mask = 16'hC30C;
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[18]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y15_N17
dffeas \key_ctrl_inst|button_filter_inst1|cnt_20ms[18] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst1|cnt_20ms[18]~57_combout ),
	.asdata(\key[1]~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst1|cnt_20ms[11]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst1|cnt_20ms [18]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[18] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N18
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst1|cnt_20ms[19]~59 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst1|cnt_20ms[19]~59_combout  = \key_ctrl_inst|button_filter_inst1|cnt_20ms [19] $ (\key_ctrl_inst|button_filter_inst1|cnt_20ms[18]~58 )

	.dataa(gnd),
	.datab(\key_ctrl_inst|button_filter_inst1|cnt_20ms [19]),
	.datac(gnd),
	.datad(gnd),
	.cin(\key_ctrl_inst|button_filter_inst1|cnt_20ms[18]~58 ),
	.combout(\key_ctrl_inst|button_filter_inst1|cnt_20ms[19]~59_combout ),
	.cout());
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[19]~59 .lut_mask = 16'h3C3C;
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[19]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y15_N19
dffeas \key_ctrl_inst|button_filter_inst1|cnt_20ms[19] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst1|cnt_20ms[19]~59_combout ),
	.asdata(\key[1]~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst1|cnt_20ms[11]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst1|cnt_20ms [19]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[19] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N4
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst1|Equal1~0 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst1|Equal1~0_combout  = (\key_ctrl_inst|button_filter_inst1|cnt_20ms [4] & (\key_ctrl_inst|button_filter_inst1|cnt_20ms [3] & (\key_ctrl_inst|button_filter_inst1|cnt_20ms [1] & \key_ctrl_inst|button_filter_inst1|cnt_20ms 
// [2])))

	.dataa(\key_ctrl_inst|button_filter_inst1|cnt_20ms [4]),
	.datab(\key_ctrl_inst|button_filter_inst1|cnt_20ms [3]),
	.datac(\key_ctrl_inst|button_filter_inst1|cnt_20ms [1]),
	.datad(\key_ctrl_inst|button_filter_inst1|cnt_20ms [2]),
	.cin(gnd),
	.combout(\key_ctrl_inst|button_filter_inst1|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst1|Equal1~0 .lut_mask = 16'h8000;
defparam \key_ctrl_inst|button_filter_inst1|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N8
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst1|Equal1~2 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst1|Equal1~2_combout  = (\key_ctrl_inst|button_filter_inst1|cnt_20ms [9] & (!\key_ctrl_inst|button_filter_inst1|cnt_20ms [10] & (!\key_ctrl_inst|button_filter_inst1|cnt_20ms [12] & 
// !\key_ctrl_inst|button_filter_inst1|cnt_20ms [11])))

	.dataa(\key_ctrl_inst|button_filter_inst1|cnt_20ms [9]),
	.datab(\key_ctrl_inst|button_filter_inst1|cnt_20ms [10]),
	.datac(\key_ctrl_inst|button_filter_inst1|cnt_20ms [12]),
	.datad(\key_ctrl_inst|button_filter_inst1|cnt_20ms [11]),
	.cin(gnd),
	.combout(\key_ctrl_inst|button_filter_inst1|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst1|Equal1~2 .lut_mask = 16'h0002;
defparam \key_ctrl_inst|button_filter_inst1|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N11
dffeas \key_ctrl_inst|button_filter_inst1|cnt_20ms[15] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst1|cnt_20ms[15]~50_combout ),
	.asdata(\~GND~combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst1|cnt_20ms[11]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst1|cnt_20ms [15]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[15] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N13
dffeas \key_ctrl_inst|button_filter_inst1|cnt_20ms[16] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst1|cnt_20ms[16]~52_combout ),
	.asdata(\key[1]~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst1|cnt_20ms[11]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst1|cnt_20ms [16]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[16] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst1|cnt_20ms[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N28
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst1|Equal1~3 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst1|Equal1~3_combout  = (!\key_ctrl_inst|button_filter_inst1|cnt_20ms [13] & (\key_ctrl_inst|button_filter_inst1|cnt_20ms [14] & (!\key_ctrl_inst|button_filter_inst1|cnt_20ms [15] & 
// \key_ctrl_inst|button_filter_inst1|cnt_20ms [16])))

	.dataa(\key_ctrl_inst|button_filter_inst1|cnt_20ms [13]),
	.datab(\key_ctrl_inst|button_filter_inst1|cnt_20ms [14]),
	.datac(\key_ctrl_inst|button_filter_inst1|cnt_20ms [15]),
	.datad(\key_ctrl_inst|button_filter_inst1|cnt_20ms [16]),
	.cin(gnd),
	.combout(\key_ctrl_inst|button_filter_inst1|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst1|Equal1~3 .lut_mask = 16'h0400;
defparam \key_ctrl_inst|button_filter_inst1|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N10
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst1|Equal1~4 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst1|Equal1~4_combout  = (\key_ctrl_inst|button_filter_inst1|Equal1~1_combout  & (\key_ctrl_inst|button_filter_inst1|Equal1~0_combout  & (\key_ctrl_inst|button_filter_inst1|Equal1~2_combout  & 
// \key_ctrl_inst|button_filter_inst1|Equal1~3_combout )))

	.dataa(\key_ctrl_inst|button_filter_inst1|Equal1~1_combout ),
	.datab(\key_ctrl_inst|button_filter_inst1|Equal1~0_combout ),
	.datac(\key_ctrl_inst|button_filter_inst1|Equal1~2_combout ),
	.datad(\key_ctrl_inst|button_filter_inst1|Equal1~3_combout ),
	.cin(gnd),
	.combout(\key_ctrl_inst|button_filter_inst1|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst1|Equal1~4 .lut_mask = 16'h8000;
defparam \key_ctrl_inst|button_filter_inst1|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N0
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst1|Equal1~5 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst1|Equal1~5_combout  = (\key_ctrl_inst|button_filter_inst1|cnt_20ms [17] & (\key_ctrl_inst|button_filter_inst1|cnt_20ms [18] & (\key_ctrl_inst|button_filter_inst1|cnt_20ms [19] & 
// \key_ctrl_inst|button_filter_inst1|Equal1~4_combout )))

	.dataa(\key_ctrl_inst|button_filter_inst1|cnt_20ms [17]),
	.datab(\key_ctrl_inst|button_filter_inst1|cnt_20ms [18]),
	.datac(\key_ctrl_inst|button_filter_inst1|cnt_20ms [19]),
	.datad(\key_ctrl_inst|button_filter_inst1|Equal1~4_combout ),
	.cin(gnd),
	.combout(\key_ctrl_inst|button_filter_inst1|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst1|Equal1~5 .lut_mask = 16'h8000;
defparam \key_ctrl_inst|button_filter_inst1|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N0
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst1|Equal1~6 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst1|Equal1~6_combout  = (!\key_ctrl_inst|button_filter_inst1|cnt_20ms [0] & \key_ctrl_inst|button_filter_inst1|Equal1~5_combout )

	.dataa(\key_ctrl_inst|button_filter_inst1|cnt_20ms [0]),
	.datab(gnd),
	.datac(\key_ctrl_inst|button_filter_inst1|Equal1~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\key_ctrl_inst|button_filter_inst1|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst1|Equal1~6 .lut_mask = 16'h5050;
defparam \key_ctrl_inst|button_filter_inst1|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N1
dffeas \key_ctrl_inst|button_filter_inst1|key_flag (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst1|Equal1~6_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst1|key_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst1|key_flag .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst1|key_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N22
cycloneive_lcell_comb \key_ctrl_inst|wave_sel~4 (
// Equation(s):
// \key_ctrl_inst|wave_sel~4_combout  = (!\key_ctrl_inst|button_filter_inst2|key_flag~q  & (!\key_ctrl_inst|button_filter_inst0|key_flag~q  & (!\key_ctrl_inst|button_filter_inst1|key_flag~q  & !\key_ctrl_inst|wave_sel [3])))

	.dataa(\key_ctrl_inst|button_filter_inst2|key_flag~q ),
	.datab(\key_ctrl_inst|button_filter_inst0|key_flag~q ),
	.datac(\key_ctrl_inst|button_filter_inst1|key_flag~q ),
	.datad(\key_ctrl_inst|wave_sel [3]),
	.cin(gnd),
	.combout(\key_ctrl_inst|wave_sel~4_combout ),
	.cout());
// synopsys translate_off
defparam \key_ctrl_inst|wave_sel~4 .lut_mask = 16'h0001;
defparam \key_ctrl_inst|wave_sel~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N12
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst3|cnt_20ms[0]~20 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst3|cnt_20ms[0]~20_combout  = \key_ctrl_inst|button_filter_inst3|cnt_20ms [0] $ (VCC)
// \key_ctrl_inst|button_filter_inst3|cnt_20ms[0]~21  = CARRY(\key_ctrl_inst|button_filter_inst3|cnt_20ms [0])

	.dataa(\key_ctrl_inst|button_filter_inst3|cnt_20ms [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\key_ctrl_inst|button_filter_inst3|cnt_20ms[0]~20_combout ),
	.cout(\key_ctrl_inst|button_filter_inst3|cnt_20ms[0]~21 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[0]~20 .lut_mask = 16'h55AA;
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N8
cycloneive_io_ibuf \key[3]~input (
	.i(key[3]),
	.ibar(gnd),
	.o(\key[3]~input_o ));
// synopsys translate_off
defparam \key[3]~input .bus_hold = "false";
defparam \key[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N4
cycloneive_lcell_comb \key[3]~_wirecell (
// Equation(s):
// \key[3]~_wirecell_combout  = !\key[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\key[3]~input_o ),
	.cin(gnd),
	.combout(\key[3]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \key[3]~_wirecell .lut_mask = 16'h00FF;
defparam \key[3]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N14
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst3|cnt_20ms[1]~22 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst3|cnt_20ms[1]~22_combout  = (\key_ctrl_inst|button_filter_inst3|cnt_20ms [1] & (!\key_ctrl_inst|button_filter_inst3|cnt_20ms[0]~21 )) # (!\key_ctrl_inst|button_filter_inst3|cnt_20ms [1] & 
// ((\key_ctrl_inst|button_filter_inst3|cnt_20ms[0]~21 ) # (GND)))
// \key_ctrl_inst|button_filter_inst3|cnt_20ms[1]~23  = CARRY((!\key_ctrl_inst|button_filter_inst3|cnt_20ms[0]~21 ) # (!\key_ctrl_inst|button_filter_inst3|cnt_20ms [1]))

	.dataa(gnd),
	.datab(\key_ctrl_inst|button_filter_inst3|cnt_20ms [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst3|cnt_20ms[0]~21 ),
	.combout(\key_ctrl_inst|button_filter_inst3|cnt_20ms[1]~22_combout ),
	.cout(\key_ctrl_inst|button_filter_inst3|cnt_20ms[1]~23 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[1]~22 .lut_mask = 16'h3C3F;
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[1]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y16_N15
dffeas \key_ctrl_inst|button_filter_inst3|cnt_20ms[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst3|cnt_20ms[1]~22_combout ),
	.asdata(\key[3]~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst3|cnt_20ms[11]~57_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst3|cnt_20ms [1]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[1] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N16
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst3|cnt_20ms[2]~24 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst3|cnt_20ms[2]~24_combout  = (\key_ctrl_inst|button_filter_inst3|cnt_20ms [2] & (\key_ctrl_inst|button_filter_inst3|cnt_20ms[1]~23  $ (GND))) # (!\key_ctrl_inst|button_filter_inst3|cnt_20ms [2] & 
// (!\key_ctrl_inst|button_filter_inst3|cnt_20ms[1]~23  & VCC))
// \key_ctrl_inst|button_filter_inst3|cnt_20ms[2]~25  = CARRY((\key_ctrl_inst|button_filter_inst3|cnt_20ms [2] & !\key_ctrl_inst|button_filter_inst3|cnt_20ms[1]~23 ))

	.dataa(gnd),
	.datab(\key_ctrl_inst|button_filter_inst3|cnt_20ms [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst3|cnt_20ms[1]~23 ),
	.combout(\key_ctrl_inst|button_filter_inst3|cnt_20ms[2]~24_combout ),
	.cout(\key_ctrl_inst|button_filter_inst3|cnt_20ms[2]~25 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[2]~24 .lut_mask = 16'hC30C;
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[2]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y16_N17
dffeas \key_ctrl_inst|button_filter_inst3|cnt_20ms[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst3|cnt_20ms[2]~24_combout ),
	.asdata(\key[3]~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst3|cnt_20ms[11]~57_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst3|cnt_20ms [2]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[2] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N18
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst3|cnt_20ms[3]~26 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst3|cnt_20ms[3]~26_combout  = (\key_ctrl_inst|button_filter_inst3|cnt_20ms [3] & (!\key_ctrl_inst|button_filter_inst3|cnt_20ms[2]~25 )) # (!\key_ctrl_inst|button_filter_inst3|cnt_20ms [3] & 
// ((\key_ctrl_inst|button_filter_inst3|cnt_20ms[2]~25 ) # (GND)))
// \key_ctrl_inst|button_filter_inst3|cnt_20ms[3]~27  = CARRY((!\key_ctrl_inst|button_filter_inst3|cnt_20ms[2]~25 ) # (!\key_ctrl_inst|button_filter_inst3|cnt_20ms [3]))

	.dataa(gnd),
	.datab(\key_ctrl_inst|button_filter_inst3|cnt_20ms [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst3|cnt_20ms[2]~25 ),
	.combout(\key_ctrl_inst|button_filter_inst3|cnt_20ms[3]~26_combout ),
	.cout(\key_ctrl_inst|button_filter_inst3|cnt_20ms[3]~27 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[3]~26 .lut_mask = 16'h3C3F;
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[3]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y16_N19
dffeas \key_ctrl_inst|button_filter_inst3|cnt_20ms[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst3|cnt_20ms[3]~26_combout ),
	.asdata(\key[3]~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst3|cnt_20ms[11]~57_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst3|cnt_20ms [3]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[3] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N20
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst3|cnt_20ms[4]~28 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst3|cnt_20ms[4]~28_combout  = (\key_ctrl_inst|button_filter_inst3|cnt_20ms [4] & (\key_ctrl_inst|button_filter_inst3|cnt_20ms[3]~27  $ (GND))) # (!\key_ctrl_inst|button_filter_inst3|cnt_20ms [4] & 
// (!\key_ctrl_inst|button_filter_inst3|cnt_20ms[3]~27  & VCC))
// \key_ctrl_inst|button_filter_inst3|cnt_20ms[4]~29  = CARRY((\key_ctrl_inst|button_filter_inst3|cnt_20ms [4] & !\key_ctrl_inst|button_filter_inst3|cnt_20ms[3]~27 ))

	.dataa(gnd),
	.datab(\key_ctrl_inst|button_filter_inst3|cnt_20ms [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst3|cnt_20ms[3]~27 ),
	.combout(\key_ctrl_inst|button_filter_inst3|cnt_20ms[4]~28_combout ),
	.cout(\key_ctrl_inst|button_filter_inst3|cnt_20ms[4]~29 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[4]~28 .lut_mask = 16'hC30C;
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[4]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y16_N21
dffeas \key_ctrl_inst|button_filter_inst3|cnt_20ms[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst3|cnt_20ms[4]~28_combout ),
	.asdata(\key[3]~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst3|cnt_20ms[11]~57_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst3|cnt_20ms [4]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[4] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N24
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst3|cnt_20ms[6]~32 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst3|cnt_20ms[6]~32_combout  = (\key_ctrl_inst|button_filter_inst3|cnt_20ms [6] & (\key_ctrl_inst|button_filter_inst3|cnt_20ms[5]~31  $ (GND))) # (!\key_ctrl_inst|button_filter_inst3|cnt_20ms [6] & 
// (!\key_ctrl_inst|button_filter_inst3|cnt_20ms[5]~31  & VCC))
// \key_ctrl_inst|button_filter_inst3|cnt_20ms[6]~33  = CARRY((\key_ctrl_inst|button_filter_inst3|cnt_20ms [6] & !\key_ctrl_inst|button_filter_inst3|cnt_20ms[5]~31 ))

	.dataa(gnd),
	.datab(\key_ctrl_inst|button_filter_inst3|cnt_20ms [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst3|cnt_20ms[5]~31 ),
	.combout(\key_ctrl_inst|button_filter_inst3|cnt_20ms[6]~32_combout ),
	.cout(\key_ctrl_inst|button_filter_inst3|cnt_20ms[6]~33 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[6]~32 .lut_mask = 16'hC30C;
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[6]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y16_N25
dffeas \key_ctrl_inst|button_filter_inst3|cnt_20ms[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst3|cnt_20ms[6]~32_combout ),
	.asdata(\~GND~combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst3|cnt_20ms[11]~57_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst3|cnt_20ms [6]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[6] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N26
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst3|cnt_20ms[7]~34 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst3|cnt_20ms[7]~34_combout  = (\key_ctrl_inst|button_filter_inst3|cnt_20ms [7] & (!\key_ctrl_inst|button_filter_inst3|cnt_20ms[6]~33 )) # (!\key_ctrl_inst|button_filter_inst3|cnt_20ms [7] & 
// ((\key_ctrl_inst|button_filter_inst3|cnt_20ms[6]~33 ) # (GND)))
// \key_ctrl_inst|button_filter_inst3|cnt_20ms[7]~35  = CARRY((!\key_ctrl_inst|button_filter_inst3|cnt_20ms[6]~33 ) # (!\key_ctrl_inst|button_filter_inst3|cnt_20ms [7]))

	.dataa(\key_ctrl_inst|button_filter_inst3|cnt_20ms [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst3|cnt_20ms[6]~33 ),
	.combout(\key_ctrl_inst|button_filter_inst3|cnt_20ms[7]~34_combout ),
	.cout(\key_ctrl_inst|button_filter_inst3|cnt_20ms[7]~35 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[7]~34 .lut_mask = 16'h5A5F;
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N28
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst3|cnt_20ms[8]~36 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst3|cnt_20ms[8]~36_combout  = (\key_ctrl_inst|button_filter_inst3|cnt_20ms [8] & (\key_ctrl_inst|button_filter_inst3|cnt_20ms[7]~35  $ (GND))) # (!\key_ctrl_inst|button_filter_inst3|cnt_20ms [8] & 
// (!\key_ctrl_inst|button_filter_inst3|cnt_20ms[7]~35  & VCC))
// \key_ctrl_inst|button_filter_inst3|cnt_20ms[8]~37  = CARRY((\key_ctrl_inst|button_filter_inst3|cnt_20ms [8] & !\key_ctrl_inst|button_filter_inst3|cnt_20ms[7]~35 ))

	.dataa(gnd),
	.datab(\key_ctrl_inst|button_filter_inst3|cnt_20ms [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst3|cnt_20ms[7]~35 ),
	.combout(\key_ctrl_inst|button_filter_inst3|cnt_20ms[8]~36_combout ),
	.cout(\key_ctrl_inst|button_filter_inst3|cnt_20ms[8]~37 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[8]~36 .lut_mask = 16'hC30C;
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[8]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y16_N29
dffeas \key_ctrl_inst|button_filter_inst3|cnt_20ms[8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst3|cnt_20ms[8]~36_combout ),
	.asdata(\~GND~combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst3|cnt_20ms[11]~57_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst3|cnt_20ms [8]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[8] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N0
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst3|cnt_20ms[10]~40 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst3|cnt_20ms[10]~40_combout  = (\key_ctrl_inst|button_filter_inst3|cnt_20ms [10] & (\key_ctrl_inst|button_filter_inst3|cnt_20ms[9]~39  $ (GND))) # (!\key_ctrl_inst|button_filter_inst3|cnt_20ms [10] & 
// (!\key_ctrl_inst|button_filter_inst3|cnt_20ms[9]~39  & VCC))
// \key_ctrl_inst|button_filter_inst3|cnt_20ms[10]~41  = CARRY((\key_ctrl_inst|button_filter_inst3|cnt_20ms [10] & !\key_ctrl_inst|button_filter_inst3|cnt_20ms[9]~39 ))

	.dataa(gnd),
	.datab(\key_ctrl_inst|button_filter_inst3|cnt_20ms [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst3|cnt_20ms[9]~39 ),
	.combout(\key_ctrl_inst|button_filter_inst3|cnt_20ms[10]~40_combout ),
	.cout(\key_ctrl_inst|button_filter_inst3|cnt_20ms[10]~41 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[10]~40 .lut_mask = 16'hC30C;
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[10]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y15_N1
dffeas \key_ctrl_inst|button_filter_inst3|cnt_20ms[10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst3|cnt_20ms[10]~40_combout ),
	.asdata(\~GND~combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst3|cnt_20ms[11]~57_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst3|cnt_20ms [10]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[10] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N2
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst3|cnt_20ms[11]~42 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst3|cnt_20ms[11]~42_combout  = (\key_ctrl_inst|button_filter_inst3|cnt_20ms [11] & (!\key_ctrl_inst|button_filter_inst3|cnt_20ms[10]~41 )) # (!\key_ctrl_inst|button_filter_inst3|cnt_20ms [11] & 
// ((\key_ctrl_inst|button_filter_inst3|cnt_20ms[10]~41 ) # (GND)))
// \key_ctrl_inst|button_filter_inst3|cnt_20ms[11]~43  = CARRY((!\key_ctrl_inst|button_filter_inst3|cnt_20ms[10]~41 ) # (!\key_ctrl_inst|button_filter_inst3|cnt_20ms [11]))

	.dataa(gnd),
	.datab(\key_ctrl_inst|button_filter_inst3|cnt_20ms [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst3|cnt_20ms[10]~41 ),
	.combout(\key_ctrl_inst|button_filter_inst3|cnt_20ms[11]~42_combout ),
	.cout(\key_ctrl_inst|button_filter_inst3|cnt_20ms[11]~43 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[11]~42 .lut_mask = 16'h3C3F;
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[11]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y15_N3
dffeas \key_ctrl_inst|button_filter_inst3|cnt_20ms[11] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst3|cnt_20ms[11]~42_combout ),
	.asdata(\~GND~combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst3|cnt_20ms[11]~57_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst3|cnt_20ms [11]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[11] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N4
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst3|cnt_20ms[12]~44 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst3|cnt_20ms[12]~44_combout  = (\key_ctrl_inst|button_filter_inst3|cnt_20ms [12] & (\key_ctrl_inst|button_filter_inst3|cnt_20ms[11]~43  $ (GND))) # (!\key_ctrl_inst|button_filter_inst3|cnt_20ms [12] & 
// (!\key_ctrl_inst|button_filter_inst3|cnt_20ms[11]~43  & VCC))
// \key_ctrl_inst|button_filter_inst3|cnt_20ms[12]~45  = CARRY((\key_ctrl_inst|button_filter_inst3|cnt_20ms [12] & !\key_ctrl_inst|button_filter_inst3|cnt_20ms[11]~43 ))

	.dataa(gnd),
	.datab(\key_ctrl_inst|button_filter_inst3|cnt_20ms [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst3|cnt_20ms[11]~43 ),
	.combout(\key_ctrl_inst|button_filter_inst3|cnt_20ms[12]~44_combout ),
	.cout(\key_ctrl_inst|button_filter_inst3|cnt_20ms[12]~45 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[12]~44 .lut_mask = 16'hC30C;
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[12]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y15_N5
dffeas \key_ctrl_inst|button_filter_inst3|cnt_20ms[12] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst3|cnt_20ms[12]~44_combout ),
	.asdata(\~GND~combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst3|cnt_20ms[11]~57_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst3|cnt_20ms [12]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[12] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N8
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst3|cnt_20ms[14]~48 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst3|cnt_20ms[14]~48_combout  = (\key_ctrl_inst|button_filter_inst3|cnt_20ms [14] & (\key_ctrl_inst|button_filter_inst3|cnt_20ms[13]~47  $ (GND))) # (!\key_ctrl_inst|button_filter_inst3|cnt_20ms [14] & 
// (!\key_ctrl_inst|button_filter_inst3|cnt_20ms[13]~47  & VCC))
// \key_ctrl_inst|button_filter_inst3|cnt_20ms[14]~49  = CARRY((\key_ctrl_inst|button_filter_inst3|cnt_20ms [14] & !\key_ctrl_inst|button_filter_inst3|cnt_20ms[13]~47 ))

	.dataa(gnd),
	.datab(\key_ctrl_inst|button_filter_inst3|cnt_20ms [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst3|cnt_20ms[13]~47 ),
	.combout(\key_ctrl_inst|button_filter_inst3|cnt_20ms[14]~48_combout ),
	.cout(\key_ctrl_inst|button_filter_inst3|cnt_20ms[14]~49 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[14]~48 .lut_mask = 16'hC30C;
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[14]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y15_N9
dffeas \key_ctrl_inst|button_filter_inst3|cnt_20ms[14] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst3|cnt_20ms[14]~48_combout ),
	.asdata(\key[3]~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst3|cnt_20ms[11]~57_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst3|cnt_20ms [14]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[14] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N14
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst3|cnt_20ms[17]~54 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst3|cnt_20ms[17]~54_combout  = (\key_ctrl_inst|button_filter_inst3|cnt_20ms [17] & (!\key_ctrl_inst|button_filter_inst3|cnt_20ms[16]~53 )) # (!\key_ctrl_inst|button_filter_inst3|cnt_20ms [17] & 
// ((\key_ctrl_inst|button_filter_inst3|cnt_20ms[16]~53 ) # (GND)))
// \key_ctrl_inst|button_filter_inst3|cnt_20ms[17]~55  = CARRY((!\key_ctrl_inst|button_filter_inst3|cnt_20ms[16]~53 ) # (!\key_ctrl_inst|button_filter_inst3|cnt_20ms [17]))

	.dataa(gnd),
	.datab(\key_ctrl_inst|button_filter_inst3|cnt_20ms [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst3|cnt_20ms[16]~53 ),
	.combout(\key_ctrl_inst|button_filter_inst3|cnt_20ms[17]~54_combout ),
	.cout(\key_ctrl_inst|button_filter_inst3|cnt_20ms[17]~55 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[17]~54 .lut_mask = 16'h3C3F;
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[17]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y15_N15
dffeas \key_ctrl_inst|button_filter_inst3|cnt_20ms[17] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst3|cnt_20ms[17]~54_combout ),
	.asdata(\key[3]~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst3|cnt_20ms[11]~57_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst3|cnt_20ms [17]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[17] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N16
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst3|cnt_20ms[18]~58 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst3|cnt_20ms[18]~58_combout  = (\key_ctrl_inst|button_filter_inst3|cnt_20ms [18] & (\key_ctrl_inst|button_filter_inst3|cnt_20ms[17]~55  $ (GND))) # (!\key_ctrl_inst|button_filter_inst3|cnt_20ms [18] & 
// (!\key_ctrl_inst|button_filter_inst3|cnt_20ms[17]~55  & VCC))
// \key_ctrl_inst|button_filter_inst3|cnt_20ms[18]~59  = CARRY((\key_ctrl_inst|button_filter_inst3|cnt_20ms [18] & !\key_ctrl_inst|button_filter_inst3|cnt_20ms[17]~55 ))

	.dataa(gnd),
	.datab(\key_ctrl_inst|button_filter_inst3|cnt_20ms [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_ctrl_inst|button_filter_inst3|cnt_20ms[17]~55 ),
	.combout(\key_ctrl_inst|button_filter_inst3|cnt_20ms[18]~58_combout ),
	.cout(\key_ctrl_inst|button_filter_inst3|cnt_20ms[18]~59 ));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[18]~58 .lut_mask = 16'hC30C;
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[18]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y15_N17
dffeas \key_ctrl_inst|button_filter_inst3|cnt_20ms[18] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst3|cnt_20ms[18]~58_combout ),
	.asdata(\key[3]~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst3|cnt_20ms[11]~57_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst3|cnt_20ms [18]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[18] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N18
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst3|cnt_20ms[19]~60 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst3|cnt_20ms[19]~60_combout  = \key_ctrl_inst|button_filter_inst3|cnt_20ms [19] $ (\key_ctrl_inst|button_filter_inst3|cnt_20ms[18]~59 )

	.dataa(gnd),
	.datab(\key_ctrl_inst|button_filter_inst3|cnt_20ms [19]),
	.datac(gnd),
	.datad(gnd),
	.cin(\key_ctrl_inst|button_filter_inst3|cnt_20ms[18]~59 ),
	.combout(\key_ctrl_inst|button_filter_inst3|cnt_20ms[19]~60_combout ),
	.cout());
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[19]~60 .lut_mask = 16'h3C3C;
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[19]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y15_N19
dffeas \key_ctrl_inst|button_filter_inst3|cnt_20ms[19] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst3|cnt_20ms[19]~60_combout ),
	.asdata(\key[3]~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst3|cnt_20ms[11]~57_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst3|cnt_20ms [19]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[19] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N20
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst3|cnt_20ms[11]~56 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst3|cnt_20ms[11]~56_combout  = ((!\key_ctrl_inst|button_filter_inst3|cnt_20ms [18]) # (!\key_ctrl_inst|button_filter_inst3|cnt_20ms [17])) # (!\key_ctrl_inst|button_filter_inst3|cnt_20ms [19])

	.dataa(gnd),
	.datab(\key_ctrl_inst|button_filter_inst3|cnt_20ms [19]),
	.datac(\key_ctrl_inst|button_filter_inst3|cnt_20ms [17]),
	.datad(\key_ctrl_inst|button_filter_inst3|cnt_20ms [18]),
	.cin(gnd),
	.combout(\key_ctrl_inst|button_filter_inst3|cnt_20ms[11]~56_combout ),
	.cout());
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[11]~56 .lut_mask = 16'h3FFF;
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[11]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N28
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst3|Equal1~2 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst3|Equal1~2_combout  = (\key_ctrl_inst|button_filter_inst3|cnt_20ms [9] & (!\key_ctrl_inst|button_filter_inst3|cnt_20ms [11] & (!\key_ctrl_inst|button_filter_inst3|cnt_20ms [12] & 
// !\key_ctrl_inst|button_filter_inst3|cnt_20ms [10])))

	.dataa(\key_ctrl_inst|button_filter_inst3|cnt_20ms [9]),
	.datab(\key_ctrl_inst|button_filter_inst3|cnt_20ms [11]),
	.datac(\key_ctrl_inst|button_filter_inst3|cnt_20ms [12]),
	.datad(\key_ctrl_inst|button_filter_inst3|cnt_20ms [10]),
	.cin(gnd),
	.combout(\key_ctrl_inst|button_filter_inst3|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst3|Equal1~2 .lut_mask = 16'h0002;
defparam \key_ctrl_inst|button_filter_inst3|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N0
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst3|Equal1~0 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst3|Equal1~0_combout  = (\key_ctrl_inst|button_filter_inst3|cnt_20ms [1] & (\key_ctrl_inst|button_filter_inst3|cnt_20ms [2] & (\key_ctrl_inst|button_filter_inst3|cnt_20ms [4] & \key_ctrl_inst|button_filter_inst3|cnt_20ms 
// [3])))

	.dataa(\key_ctrl_inst|button_filter_inst3|cnt_20ms [1]),
	.datab(\key_ctrl_inst|button_filter_inst3|cnt_20ms [2]),
	.datac(\key_ctrl_inst|button_filter_inst3|cnt_20ms [4]),
	.datad(\key_ctrl_inst|button_filter_inst3|cnt_20ms [3]),
	.cin(gnd),
	.combout(\key_ctrl_inst|button_filter_inst3|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst3|Equal1~0 .lut_mask = 16'h8000;
defparam \key_ctrl_inst|button_filter_inst3|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N27
dffeas \key_ctrl_inst|button_filter_inst3|cnt_20ms[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst3|cnt_20ms[7]~34_combout ),
	.asdata(\~GND~combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst3|cnt_20ms[11]~57_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst3|cnt_20ms [7]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[7] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N10
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst3|Equal1~1 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst3|Equal1~1_combout  = (\key_ctrl_inst|button_filter_inst3|cnt_20ms [5] & (!\key_ctrl_inst|button_filter_inst3|cnt_20ms [6] & (!\key_ctrl_inst|button_filter_inst3|cnt_20ms [7] & !\key_ctrl_inst|button_filter_inst3|cnt_20ms 
// [8])))

	.dataa(\key_ctrl_inst|button_filter_inst3|cnt_20ms [5]),
	.datab(\key_ctrl_inst|button_filter_inst3|cnt_20ms [6]),
	.datac(\key_ctrl_inst|button_filter_inst3|cnt_20ms [7]),
	.datad(\key_ctrl_inst|button_filter_inst3|cnt_20ms [8]),
	.cin(gnd),
	.combout(\key_ctrl_inst|button_filter_inst3|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst3|Equal1~1 .lut_mask = 16'h0002;
defparam \key_ctrl_inst|button_filter_inst3|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N24
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst3|Equal1~4 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst3|Equal1~4_combout  = (\key_ctrl_inst|button_filter_inst3|Equal1~3_combout  & (\key_ctrl_inst|button_filter_inst3|Equal1~2_combout  & (\key_ctrl_inst|button_filter_inst3|Equal1~0_combout  & 
// \key_ctrl_inst|button_filter_inst3|Equal1~1_combout )))

	.dataa(\key_ctrl_inst|button_filter_inst3|Equal1~3_combout ),
	.datab(\key_ctrl_inst|button_filter_inst3|Equal1~2_combout ),
	.datac(\key_ctrl_inst|button_filter_inst3|Equal1~0_combout ),
	.datad(\key_ctrl_inst|button_filter_inst3|Equal1~1_combout ),
	.cin(gnd),
	.combout(\key_ctrl_inst|button_filter_inst3|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst3|Equal1~4 .lut_mask = 16'h8000;
defparam \key_ctrl_inst|button_filter_inst3|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N30
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst3|cnt_20ms[11]~57 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst3|cnt_20ms[11]~57_combout  = (\key[3]~input_o ) # ((\key_ctrl_inst|button_filter_inst3|cnt_20ms [0] & (!\key_ctrl_inst|button_filter_inst3|cnt_20ms[11]~56_combout  & \key_ctrl_inst|button_filter_inst3|Equal1~4_combout )))

	.dataa(\key_ctrl_inst|button_filter_inst3|cnt_20ms [0]),
	.datab(\key_ctrl_inst|button_filter_inst3|cnt_20ms[11]~56_combout ),
	.datac(\key[3]~input_o ),
	.datad(\key_ctrl_inst|button_filter_inst3|Equal1~4_combout ),
	.cin(gnd),
	.combout(\key_ctrl_inst|button_filter_inst3|cnt_20ms[11]~57_combout ),
	.cout());
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[11]~57 .lut_mask = 16'hF2F0;
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[11]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N13
dffeas \key_ctrl_inst|button_filter_inst3|cnt_20ms[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst3|cnt_20ms[0]~20_combout ),
	.asdata(\key[3]~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\key_ctrl_inst|button_filter_inst3|cnt_20ms[11]~57_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst3|cnt_20ms [0]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[0] .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst3|cnt_20ms[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N22
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst3|Equal1~5 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst3|Equal1~5_combout  = (\key_ctrl_inst|button_filter_inst3|cnt_20ms [19] & (\key_ctrl_inst|button_filter_inst3|cnt_20ms [18] & (\key_ctrl_inst|button_filter_inst3|cnt_20ms [17] & 
// \key_ctrl_inst|button_filter_inst3|Equal1~4_combout )))

	.dataa(\key_ctrl_inst|button_filter_inst3|cnt_20ms [19]),
	.datab(\key_ctrl_inst|button_filter_inst3|cnt_20ms [18]),
	.datac(\key_ctrl_inst|button_filter_inst3|cnt_20ms [17]),
	.datad(\key_ctrl_inst|button_filter_inst3|Equal1~4_combout ),
	.cin(gnd),
	.combout(\key_ctrl_inst|button_filter_inst3|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst3|Equal1~5 .lut_mask = 16'h8000;
defparam \key_ctrl_inst|button_filter_inst3|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N28
cycloneive_lcell_comb \key_ctrl_inst|button_filter_inst3|Equal1~6 (
// Equation(s):
// \key_ctrl_inst|button_filter_inst3|Equal1~6_combout  = (!\key_ctrl_inst|button_filter_inst3|cnt_20ms [0] & \key_ctrl_inst|button_filter_inst3|Equal1~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\key_ctrl_inst|button_filter_inst3|cnt_20ms [0]),
	.datad(\key_ctrl_inst|button_filter_inst3|Equal1~5_combout ),
	.cin(gnd),
	.combout(\key_ctrl_inst|button_filter_inst3|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst3|Equal1~6 .lut_mask = 16'h0F00;
defparam \key_ctrl_inst|button_filter_inst3|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N29
dffeas \key_ctrl_inst|button_filter_inst3|key_flag (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|button_filter_inst3|Equal1~6_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|button_filter_inst3|key_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|button_filter_inst3|key_flag .is_wysiwyg = "true";
defparam \key_ctrl_inst|button_filter_inst3|key_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N18
cycloneive_lcell_comb \key_ctrl_inst|wave_sel~5 (
// Equation(s):
// \key_ctrl_inst|wave_sel~5_combout  = (!\key_ctrl_inst|wave_sel~4_combout  & !\key_ctrl_inst|button_filter_inst3|key_flag~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\key_ctrl_inst|wave_sel~4_combout ),
	.datad(\key_ctrl_inst|button_filter_inst3|key_flag~q ),
	.cin(gnd),
	.combout(\key_ctrl_inst|wave_sel~5_combout ),
	.cout());
// synopsys translate_off
defparam \key_ctrl_inst|wave_sel~5 .lut_mask = 16'h000F;
defparam \key_ctrl_inst|wave_sel~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N19
dffeas \key_ctrl_inst|wave_sel[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|wave_sel~5_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|wave_sel [3]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|wave_sel[3] .is_wysiwyg = "true";
defparam \key_ctrl_inst|wave_sel[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N4
cycloneive_lcell_comb \key_ctrl_inst|wave_sel~3 (
// Equation(s):
// \key_ctrl_inst|wave_sel~3_combout  = (\key_ctrl_inst|button_filter_inst2|key_flag~q  & !\key_ctrl_inst|button_filter_inst3|key_flag~q )

	.dataa(\key_ctrl_inst|button_filter_inst2|key_flag~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\key_ctrl_inst|button_filter_inst3|key_flag~q ),
	.cin(gnd),
	.combout(\key_ctrl_inst|wave_sel~3_combout ),
	.cout());
// synopsys translate_off
defparam \key_ctrl_inst|wave_sel~3 .lut_mask = 16'h00AA;
defparam \key_ctrl_inst|wave_sel~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N20
cycloneive_lcell_comb \key_ctrl_inst|wave_sel[0]~1 (
// Equation(s):
// \key_ctrl_inst|wave_sel[0]~1_combout  = (\key_ctrl_inst|button_filter_inst2|key_flag~q ) # ((\key_ctrl_inst|button_filter_inst0|key_flag~q ) # ((\key_ctrl_inst|button_filter_inst1|key_flag~q ) # (\key_ctrl_inst|button_filter_inst3|key_flag~q )))

	.dataa(\key_ctrl_inst|button_filter_inst2|key_flag~q ),
	.datab(\key_ctrl_inst|button_filter_inst0|key_flag~q ),
	.datac(\key_ctrl_inst|button_filter_inst1|key_flag~q ),
	.datad(\key_ctrl_inst|button_filter_inst3|key_flag~q ),
	.cin(gnd),
	.combout(\key_ctrl_inst|wave_sel[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \key_ctrl_inst|wave_sel[0]~1 .lut_mask = 16'hFFFE;
defparam \key_ctrl_inst|wave_sel[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N5
dffeas \key_ctrl_inst|wave_sel[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|wave_sel~3_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\key_ctrl_inst|wave_sel[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|wave_sel [2]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|wave_sel[2] .is_wysiwyg = "true";
defparam \key_ctrl_inst|wave_sel[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N8
cycloneive_lcell_comb \key_ctrl_inst|wave_sel~0 (
// Equation(s):
// \key_ctrl_inst|wave_sel~0_combout  = (!\key_ctrl_inst|button_filter_inst2|key_flag~q  & (!\key_ctrl_inst|button_filter_inst1|key_flag~q  & !\key_ctrl_inst|button_filter_inst3|key_flag~q ))

	.dataa(\key_ctrl_inst|button_filter_inst2|key_flag~q ),
	.datab(gnd),
	.datac(\key_ctrl_inst|button_filter_inst1|key_flag~q ),
	.datad(\key_ctrl_inst|button_filter_inst3|key_flag~q ),
	.cin(gnd),
	.combout(\key_ctrl_inst|wave_sel~0_combout ),
	.cout());
// synopsys translate_off
defparam \key_ctrl_inst|wave_sel~0 .lut_mask = 16'h0005;
defparam \key_ctrl_inst|wave_sel~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N9
dffeas \key_ctrl_inst|wave_sel[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_ctrl_inst|wave_sel~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\key_ctrl_inst|wave_sel[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ctrl_inst|wave_sel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ctrl_inst|wave_sel[0] .is_wysiwyg = "true";
defparam \key_ctrl_inst|wave_sel[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N30
cycloneive_lcell_comb \dds_ctrl_inst|rom_addr~0 (
// Equation(s):
// \dds_ctrl_inst|rom_addr~0_combout  = ((\key_ctrl_inst|wave_sel [2]) # (\key_ctrl_inst|wave_sel [1] $ (!\key_ctrl_inst|wave_sel [0]))) # (!\key_ctrl_inst|wave_sel [3])

	.dataa(\key_ctrl_inst|wave_sel [1]),
	.datab(\key_ctrl_inst|wave_sel [3]),
	.datac(\key_ctrl_inst|wave_sel [2]),
	.datad(\key_ctrl_inst|wave_sel [0]),
	.cin(gnd),
	.combout(\dds_ctrl_inst|rom_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \dds_ctrl_inst|rom_addr~0 .lut_mask = 16'hFBF7;
defparam \dds_ctrl_inst|rom_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N31
dffeas \dds_ctrl_inst|rom_addr[13] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dds_ctrl_inst|rom_addr~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|rom_addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|rom_addr[13] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|rom_addr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N0
cycloneive_lcell_comb \dds_ctrl_inst|freq_adder[0]~93 (
// Equation(s):
// \dds_ctrl_inst|freq_adder[0]~93_combout  = !\dds_ctrl_inst|freq_adder [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dds_ctrl_inst|freq_adder [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dds_ctrl_inst|freq_adder[0]~93_combout ),
	.cout());
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[0]~93 .lut_mask = 16'h0F0F;
defparam \dds_ctrl_inst|freq_adder[0]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N1
dffeas \dds_ctrl_inst|freq_adder[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dds_ctrl_inst|freq_adder[0]~93_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|freq_adder [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[0] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|freq_adder[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N4
cycloneive_lcell_comb \dds_ctrl_inst|freq_adder[2]~33 (
// Equation(s):
// \dds_ctrl_inst|freq_adder[2]~33_combout  = (\dds_ctrl_inst|freq_adder [2] & (\dds_ctrl_inst|freq_adder[1]~32  & VCC)) # (!\dds_ctrl_inst|freq_adder [2] & (!\dds_ctrl_inst|freq_adder[1]~32 ))
// \dds_ctrl_inst|freq_adder[2]~34  = CARRY((!\dds_ctrl_inst|freq_adder [2] & !\dds_ctrl_inst|freq_adder[1]~32 ))

	.dataa(gnd),
	.datab(\dds_ctrl_inst|freq_adder [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_ctrl_inst|freq_adder[1]~32 ),
	.combout(\dds_ctrl_inst|freq_adder[2]~33_combout ),
	.cout(\dds_ctrl_inst|freq_adder[2]~34 ));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[2]~33 .lut_mask = 16'hC303;
defparam \dds_ctrl_inst|freq_adder[2]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y20_N5
dffeas \dds_ctrl_inst|freq_adder[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dds_ctrl_inst|freq_adder[2]~33_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|freq_adder [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[2] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|freq_adder[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N8
cycloneive_lcell_comb \dds_ctrl_inst|freq_adder[4]~37 (
// Equation(s):
// \dds_ctrl_inst|freq_adder[4]~37_combout  = (\dds_ctrl_inst|freq_adder [4] & (!\dds_ctrl_inst|freq_adder[3]~36 )) # (!\dds_ctrl_inst|freq_adder [4] & ((\dds_ctrl_inst|freq_adder[3]~36 ) # (GND)))
// \dds_ctrl_inst|freq_adder[4]~38  = CARRY((!\dds_ctrl_inst|freq_adder[3]~36 ) # (!\dds_ctrl_inst|freq_adder [4]))

	.dataa(gnd),
	.datab(\dds_ctrl_inst|freq_adder [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_ctrl_inst|freq_adder[3]~36 ),
	.combout(\dds_ctrl_inst|freq_adder[4]~37_combout ),
	.cout(\dds_ctrl_inst|freq_adder[4]~38 ));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[4]~37 .lut_mask = 16'h3C3F;
defparam \dds_ctrl_inst|freq_adder[4]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y20_N9
dffeas \dds_ctrl_inst|freq_adder[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dds_ctrl_inst|freq_adder[4]~37_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|freq_adder [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[4] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|freq_adder[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N14
cycloneive_lcell_comb \dds_ctrl_inst|freq_adder[7]~43 (
// Equation(s):
// \dds_ctrl_inst|freq_adder[7]~43_combout  = (\dds_ctrl_inst|freq_adder [7] & ((GND) # (!\dds_ctrl_inst|freq_adder[6]~42 ))) # (!\dds_ctrl_inst|freq_adder [7] & (\dds_ctrl_inst|freq_adder[6]~42  $ (GND)))
// \dds_ctrl_inst|freq_adder[7]~44  = CARRY((\dds_ctrl_inst|freq_adder [7]) # (!\dds_ctrl_inst|freq_adder[6]~42 ))

	.dataa(gnd),
	.datab(\dds_ctrl_inst|freq_adder [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_ctrl_inst|freq_adder[6]~42 ),
	.combout(\dds_ctrl_inst|freq_adder[7]~43_combout ),
	.cout(\dds_ctrl_inst|freq_adder[7]~44 ));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[7]~43 .lut_mask = 16'h3CCF;
defparam \dds_ctrl_inst|freq_adder[7]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y20_N15
dffeas \dds_ctrl_inst|freq_adder[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dds_ctrl_inst|freq_adder[7]~43_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|freq_adder [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[7] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|freq_adder[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N16
cycloneive_lcell_comb \dds_ctrl_inst|freq_adder[8]~45 (
// Equation(s):
// \dds_ctrl_inst|freq_adder[8]~45_combout  = (\dds_ctrl_inst|freq_adder [8] & (\dds_ctrl_inst|freq_adder[7]~44  & VCC)) # (!\dds_ctrl_inst|freq_adder [8] & (!\dds_ctrl_inst|freq_adder[7]~44 ))
// \dds_ctrl_inst|freq_adder[8]~46  = CARRY((!\dds_ctrl_inst|freq_adder [8] & !\dds_ctrl_inst|freq_adder[7]~44 ))

	.dataa(gnd),
	.datab(\dds_ctrl_inst|freq_adder [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_ctrl_inst|freq_adder[7]~44 ),
	.combout(\dds_ctrl_inst|freq_adder[8]~45_combout ),
	.cout(\dds_ctrl_inst|freq_adder[8]~46 ));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[8]~45 .lut_mask = 16'hC303;
defparam \dds_ctrl_inst|freq_adder[8]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y20_N17
dffeas \dds_ctrl_inst|freq_adder[8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dds_ctrl_inst|freq_adder[8]~45_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|freq_adder [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[8] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|freq_adder[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N18
cycloneive_lcell_comb \dds_ctrl_inst|freq_adder[9]~47 (
// Equation(s):
// \dds_ctrl_inst|freq_adder[9]~47_combout  = (\dds_ctrl_inst|freq_adder [9] & ((GND) # (!\dds_ctrl_inst|freq_adder[8]~46 ))) # (!\dds_ctrl_inst|freq_adder [9] & (\dds_ctrl_inst|freq_adder[8]~46  $ (GND)))
// \dds_ctrl_inst|freq_adder[9]~48  = CARRY((\dds_ctrl_inst|freq_adder [9]) # (!\dds_ctrl_inst|freq_adder[8]~46 ))

	.dataa(gnd),
	.datab(\dds_ctrl_inst|freq_adder [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_ctrl_inst|freq_adder[8]~46 ),
	.combout(\dds_ctrl_inst|freq_adder[9]~47_combout ),
	.cout(\dds_ctrl_inst|freq_adder[9]~48 ));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[9]~47 .lut_mask = 16'h3CCF;
defparam \dds_ctrl_inst|freq_adder[9]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y20_N19
dffeas \dds_ctrl_inst|freq_adder[9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dds_ctrl_inst|freq_adder[9]~47_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|freq_adder [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[9] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|freq_adder[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N20
cycloneive_lcell_comb \dds_ctrl_inst|freq_adder[10]~49 (
// Equation(s):
// \dds_ctrl_inst|freq_adder[10]~49_combout  = (\dds_ctrl_inst|freq_adder [10] & (\dds_ctrl_inst|freq_adder[9]~48  & VCC)) # (!\dds_ctrl_inst|freq_adder [10] & (!\dds_ctrl_inst|freq_adder[9]~48 ))
// \dds_ctrl_inst|freq_adder[10]~50  = CARRY((!\dds_ctrl_inst|freq_adder [10] & !\dds_ctrl_inst|freq_adder[9]~48 ))

	.dataa(gnd),
	.datab(\dds_ctrl_inst|freq_adder [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_ctrl_inst|freq_adder[9]~48 ),
	.combout(\dds_ctrl_inst|freq_adder[10]~49_combout ),
	.cout(\dds_ctrl_inst|freq_adder[10]~50 ));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[10]~49 .lut_mask = 16'hC303;
defparam \dds_ctrl_inst|freq_adder[10]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y20_N21
dffeas \dds_ctrl_inst|freq_adder[10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dds_ctrl_inst|freq_adder[10]~49_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|freq_adder [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[10] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|freq_adder[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N24
cycloneive_lcell_comb \dds_ctrl_inst|freq_adder[12]~53 (
// Equation(s):
// \dds_ctrl_inst|freq_adder[12]~53_combout  = (\dds_ctrl_inst|freq_adder [12] & (!\dds_ctrl_inst|freq_adder[11]~52 )) # (!\dds_ctrl_inst|freq_adder [12] & ((\dds_ctrl_inst|freq_adder[11]~52 ) # (GND)))
// \dds_ctrl_inst|freq_adder[12]~54  = CARRY((!\dds_ctrl_inst|freq_adder[11]~52 ) # (!\dds_ctrl_inst|freq_adder [12]))

	.dataa(gnd),
	.datab(\dds_ctrl_inst|freq_adder [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_ctrl_inst|freq_adder[11]~52 ),
	.combout(\dds_ctrl_inst|freq_adder[12]~53_combout ),
	.cout(\dds_ctrl_inst|freq_adder[12]~54 ));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[12]~53 .lut_mask = 16'h3C3F;
defparam \dds_ctrl_inst|freq_adder[12]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y20_N25
dffeas \dds_ctrl_inst|freq_adder[12] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dds_ctrl_inst|freq_adder[12]~53_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|freq_adder [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[12] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|freq_adder[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N28
cycloneive_lcell_comb \dds_ctrl_inst|freq_adder[14]~57 (
// Equation(s):
// \dds_ctrl_inst|freq_adder[14]~57_combout  = (\dds_ctrl_inst|freq_adder [14] & (!\dds_ctrl_inst|freq_adder[13]~56 )) # (!\dds_ctrl_inst|freq_adder [14] & ((\dds_ctrl_inst|freq_adder[13]~56 ) # (GND)))
// \dds_ctrl_inst|freq_adder[14]~58  = CARRY((!\dds_ctrl_inst|freq_adder[13]~56 ) # (!\dds_ctrl_inst|freq_adder [14]))

	.dataa(gnd),
	.datab(\dds_ctrl_inst|freq_adder [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_ctrl_inst|freq_adder[13]~56 ),
	.combout(\dds_ctrl_inst|freq_adder[14]~57_combout ),
	.cout(\dds_ctrl_inst|freq_adder[14]~58 ));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[14]~57 .lut_mask = 16'h3C3F;
defparam \dds_ctrl_inst|freq_adder[14]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y20_N29
dffeas \dds_ctrl_inst|freq_adder[14] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dds_ctrl_inst|freq_adder[14]~57_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|freq_adder [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[14] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|freq_adder[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N0
cycloneive_lcell_comb \dds_ctrl_inst|freq_adder[16]~61 (
// Equation(s):
// \dds_ctrl_inst|freq_adder[16]~61_combout  = (\dds_ctrl_inst|freq_adder [16] & (!\dds_ctrl_inst|freq_adder[15]~60 )) # (!\dds_ctrl_inst|freq_adder [16] & ((\dds_ctrl_inst|freq_adder[15]~60 ) # (GND)))
// \dds_ctrl_inst|freq_adder[16]~62  = CARRY((!\dds_ctrl_inst|freq_adder[15]~60 ) # (!\dds_ctrl_inst|freq_adder [16]))

	.dataa(gnd),
	.datab(\dds_ctrl_inst|freq_adder [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_ctrl_inst|freq_adder[15]~60 ),
	.combout(\dds_ctrl_inst|freq_adder[16]~61_combout ),
	.cout(\dds_ctrl_inst|freq_adder[16]~62 ));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[16]~61 .lut_mask = 16'h3C3F;
defparam \dds_ctrl_inst|freq_adder[16]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y19_N1
dffeas \dds_ctrl_inst|freq_adder[16] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dds_ctrl_inst|freq_adder[16]~61_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|freq_adder [16]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[16] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|freq_adder[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N2
cycloneive_lcell_comb \dds_ctrl_inst|freq_adder[17]~63 (
// Equation(s):
// \dds_ctrl_inst|freq_adder[17]~63_combout  = (\dds_ctrl_inst|freq_adder [17] & (\dds_ctrl_inst|freq_adder[16]~62  $ (GND))) # (!\dds_ctrl_inst|freq_adder [17] & (!\dds_ctrl_inst|freq_adder[16]~62  & VCC))
// \dds_ctrl_inst|freq_adder[17]~64  = CARRY((\dds_ctrl_inst|freq_adder [17] & !\dds_ctrl_inst|freq_adder[16]~62 ))

	.dataa(gnd),
	.datab(\dds_ctrl_inst|freq_adder [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_ctrl_inst|freq_adder[16]~62 ),
	.combout(\dds_ctrl_inst|freq_adder[17]~63_combout ),
	.cout(\dds_ctrl_inst|freq_adder[17]~64 ));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[17]~63 .lut_mask = 16'hC30C;
defparam \dds_ctrl_inst|freq_adder[17]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y19_N3
dffeas \dds_ctrl_inst|freq_adder[17] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dds_ctrl_inst|freq_adder[17]~63_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|freq_adder [17]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[17] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|freq_adder[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N4
cycloneive_lcell_comb \dds_ctrl_inst|freq_adder[18]~65 (
// Equation(s):
// \dds_ctrl_inst|freq_adder[18]~65_combout  = (\dds_ctrl_inst|freq_adder [18] & (!\dds_ctrl_inst|freq_adder[17]~64 )) # (!\dds_ctrl_inst|freq_adder [18] & ((\dds_ctrl_inst|freq_adder[17]~64 ) # (GND)))
// \dds_ctrl_inst|freq_adder[18]~66  = CARRY((!\dds_ctrl_inst|freq_adder[17]~64 ) # (!\dds_ctrl_inst|freq_adder [18]))

	.dataa(gnd),
	.datab(\dds_ctrl_inst|freq_adder [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_ctrl_inst|freq_adder[17]~64 ),
	.combout(\dds_ctrl_inst|freq_adder[18]~65_combout ),
	.cout(\dds_ctrl_inst|freq_adder[18]~66 ));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[18]~65 .lut_mask = 16'h3C3F;
defparam \dds_ctrl_inst|freq_adder[18]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y19_N5
dffeas \dds_ctrl_inst|freq_adder[18] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dds_ctrl_inst|freq_adder[18]~65_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|freq_adder [18]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[18] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|freq_adder[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N8
cycloneive_lcell_comb \dds_ctrl_inst|freq_adder[20]~69 (
// Equation(s):
// \dds_ctrl_inst|freq_adder[20]~69_combout  = (\dds_ctrl_inst|freq_adder [20] & (!\dds_ctrl_inst|freq_adder[19]~68 )) # (!\dds_ctrl_inst|freq_adder [20] & ((\dds_ctrl_inst|freq_adder[19]~68 ) # (GND)))
// \dds_ctrl_inst|freq_adder[20]~70  = CARRY((!\dds_ctrl_inst|freq_adder[19]~68 ) # (!\dds_ctrl_inst|freq_adder [20]))

	.dataa(gnd),
	.datab(\dds_ctrl_inst|freq_adder [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_ctrl_inst|freq_adder[19]~68 ),
	.combout(\dds_ctrl_inst|freq_adder[20]~69_combout ),
	.cout(\dds_ctrl_inst|freq_adder[20]~70 ));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[20]~69 .lut_mask = 16'h3C3F;
defparam \dds_ctrl_inst|freq_adder[20]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y19_N9
dffeas \dds_ctrl_inst|freq_adder[20] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dds_ctrl_inst|freq_adder[20]~69_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|freq_adder [20]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[20] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|freq_adder[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N2
cycloneive_lcell_comb \dds_ctrl_inst|rom_addres_reg[0]~feeder (
// Equation(s):
// \dds_ctrl_inst|rom_addres_reg[0]~feeder_combout  = \dds_ctrl_inst|freq_adder [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dds_ctrl_inst|freq_adder [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dds_ctrl_inst|rom_addres_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_ctrl_inst|rom_addres_reg[0]~feeder .lut_mask = 16'hF0F0;
defparam \dds_ctrl_inst|rom_addres_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N3
dffeas \dds_ctrl_inst|rom_addres_reg[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dds_ctrl_inst|rom_addres_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|rom_addres_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|rom_addres_reg[0] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|rom_addres_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N24
cycloneive_lcell_comb \dds_ctrl_inst|rom_addr[0]~feeder (
// Equation(s):
// \dds_ctrl_inst|rom_addr[0]~feeder_combout  = \dds_ctrl_inst|rom_addres_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_ctrl_inst|rom_addres_reg [0]),
	.cin(gnd),
	.combout(\dds_ctrl_inst|rom_addr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_ctrl_inst|rom_addr[0]~feeder .lut_mask = 16'hFF00;
defparam \dds_ctrl_inst|rom_addr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N25
dffeas \dds_ctrl_inst|rom_addr[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dds_ctrl_inst|rom_addr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|rom_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|rom_addr[0] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|rom_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N10
cycloneive_lcell_comb \dds_ctrl_inst|freq_adder[21]~71 (
// Equation(s):
// \dds_ctrl_inst|freq_adder[21]~71_combout  = (\dds_ctrl_inst|freq_adder [21] & (\dds_ctrl_inst|freq_adder[20]~70  $ (GND))) # (!\dds_ctrl_inst|freq_adder [21] & (!\dds_ctrl_inst|freq_adder[20]~70  & VCC))
// \dds_ctrl_inst|freq_adder[21]~72  = CARRY((\dds_ctrl_inst|freq_adder [21] & !\dds_ctrl_inst|freq_adder[20]~70 ))

	.dataa(\dds_ctrl_inst|freq_adder [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_ctrl_inst|freq_adder[20]~70 ),
	.combout(\dds_ctrl_inst|freq_adder[21]~71_combout ),
	.cout(\dds_ctrl_inst|freq_adder[21]~72 ));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[21]~71 .lut_mask = 16'hA50A;
defparam \dds_ctrl_inst|freq_adder[21]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y19_N11
dffeas \dds_ctrl_inst|freq_adder[21] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dds_ctrl_inst|freq_adder[21]~71_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|freq_adder [21]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[21] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|freq_adder[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N12
cycloneive_lcell_comb \dds_ctrl_inst|rom_addres_reg[1]~feeder (
// Equation(s):
// \dds_ctrl_inst|rom_addres_reg[1]~feeder_combout  = \dds_ctrl_inst|freq_adder [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dds_ctrl_inst|freq_adder [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dds_ctrl_inst|rom_addres_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_ctrl_inst|rom_addres_reg[1]~feeder .lut_mask = 16'hF0F0;
defparam \dds_ctrl_inst|rom_addres_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N13
dffeas \dds_ctrl_inst|rom_addres_reg[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dds_ctrl_inst|rom_addres_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|rom_addres_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|rom_addres_reg[1] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|rom_addres_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N20
cycloneive_lcell_comb \dds_ctrl_inst|rom_addr[1]~feeder (
// Equation(s):
// \dds_ctrl_inst|rom_addr[1]~feeder_combout  = \dds_ctrl_inst|rom_addres_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_ctrl_inst|rom_addres_reg [1]),
	.cin(gnd),
	.combout(\dds_ctrl_inst|rom_addr[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_ctrl_inst|rom_addr[1]~feeder .lut_mask = 16'hFF00;
defparam \dds_ctrl_inst|rom_addr[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N21
dffeas \dds_ctrl_inst|rom_addr[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dds_ctrl_inst|rom_addr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|rom_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|rom_addr[1] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|rom_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N12
cycloneive_lcell_comb \dds_ctrl_inst|freq_adder[22]~73 (
// Equation(s):
// \dds_ctrl_inst|freq_adder[22]~73_combout  = (\dds_ctrl_inst|freq_adder [22] & (!\dds_ctrl_inst|freq_adder[21]~72 )) # (!\dds_ctrl_inst|freq_adder [22] & ((\dds_ctrl_inst|freq_adder[21]~72 ) # (GND)))
// \dds_ctrl_inst|freq_adder[22]~74  = CARRY((!\dds_ctrl_inst|freq_adder[21]~72 ) # (!\dds_ctrl_inst|freq_adder [22]))

	.dataa(\dds_ctrl_inst|freq_adder [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_ctrl_inst|freq_adder[21]~72 ),
	.combout(\dds_ctrl_inst|freq_adder[22]~73_combout ),
	.cout(\dds_ctrl_inst|freq_adder[22]~74 ));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[22]~73 .lut_mask = 16'h5A5F;
defparam \dds_ctrl_inst|freq_adder[22]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y19_N13
dffeas \dds_ctrl_inst|freq_adder[22] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dds_ctrl_inst|freq_adder[22]~73_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|freq_adder [22]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[22] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|freq_adder[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N26
cycloneive_lcell_comb \dds_ctrl_inst|rom_addres_reg[2]~feeder (
// Equation(s):
// \dds_ctrl_inst|rom_addres_reg[2]~feeder_combout  = \dds_ctrl_inst|freq_adder [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dds_ctrl_inst|freq_adder [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dds_ctrl_inst|rom_addres_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_ctrl_inst|rom_addres_reg[2]~feeder .lut_mask = 16'hF0F0;
defparam \dds_ctrl_inst|rom_addres_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N27
dffeas \dds_ctrl_inst|rom_addres_reg[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dds_ctrl_inst|rom_addres_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|rom_addres_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|rom_addres_reg[2] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|rom_addres_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N29
dffeas \dds_ctrl_inst|rom_addr[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dds_ctrl_inst|rom_addres_reg [2]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|rom_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|rom_addr[2] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|rom_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N14
cycloneive_lcell_comb \dds_ctrl_inst|freq_adder[23]~75 (
// Equation(s):
// \dds_ctrl_inst|freq_adder[23]~75_combout  = (\dds_ctrl_inst|freq_adder [23] & (\dds_ctrl_inst|freq_adder[22]~74  $ (GND))) # (!\dds_ctrl_inst|freq_adder [23] & (!\dds_ctrl_inst|freq_adder[22]~74  & VCC))
// \dds_ctrl_inst|freq_adder[23]~76  = CARRY((\dds_ctrl_inst|freq_adder [23] & !\dds_ctrl_inst|freq_adder[22]~74 ))

	.dataa(gnd),
	.datab(\dds_ctrl_inst|freq_adder [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_ctrl_inst|freq_adder[22]~74 ),
	.combout(\dds_ctrl_inst|freq_adder[23]~75_combout ),
	.cout(\dds_ctrl_inst|freq_adder[23]~76 ));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[23]~75 .lut_mask = 16'hC30C;
defparam \dds_ctrl_inst|freq_adder[23]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y19_N15
dffeas \dds_ctrl_inst|freq_adder[23] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dds_ctrl_inst|freq_adder[23]~75_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|freq_adder [23]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[23] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|freq_adder[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N4
cycloneive_lcell_comb \dds_ctrl_inst|rom_addres_reg[3]~feeder (
// Equation(s):
// \dds_ctrl_inst|rom_addres_reg[3]~feeder_combout  = \dds_ctrl_inst|freq_adder [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dds_ctrl_inst|freq_adder [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dds_ctrl_inst|rom_addres_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_ctrl_inst|rom_addres_reg[3]~feeder .lut_mask = 16'hF0F0;
defparam \dds_ctrl_inst|rom_addres_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N5
dffeas \dds_ctrl_inst|rom_addres_reg[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dds_ctrl_inst|rom_addres_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|rom_addres_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|rom_addres_reg[3] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|rom_addres_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N6
cycloneive_lcell_comb \dds_ctrl_inst|rom_addr[3]~feeder (
// Equation(s):
// \dds_ctrl_inst|rom_addr[3]~feeder_combout  = \dds_ctrl_inst|rom_addres_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_ctrl_inst|rom_addres_reg [3]),
	.cin(gnd),
	.combout(\dds_ctrl_inst|rom_addr[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_ctrl_inst|rom_addr[3]~feeder .lut_mask = 16'hFF00;
defparam \dds_ctrl_inst|rom_addr[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N7
dffeas \dds_ctrl_inst|rom_addr[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dds_ctrl_inst|rom_addr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|rom_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|rom_addr[3] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|rom_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N16
cycloneive_lcell_comb \dds_ctrl_inst|freq_adder[24]~77 (
// Equation(s):
// \dds_ctrl_inst|freq_adder[24]~77_combout  = (\dds_ctrl_inst|freq_adder [24] & (!\dds_ctrl_inst|freq_adder[23]~76 )) # (!\dds_ctrl_inst|freq_adder [24] & ((\dds_ctrl_inst|freq_adder[23]~76 ) # (GND)))
// \dds_ctrl_inst|freq_adder[24]~78  = CARRY((!\dds_ctrl_inst|freq_adder[23]~76 ) # (!\dds_ctrl_inst|freq_adder [24]))

	.dataa(gnd),
	.datab(\dds_ctrl_inst|freq_adder [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_ctrl_inst|freq_adder[23]~76 ),
	.combout(\dds_ctrl_inst|freq_adder[24]~77_combout ),
	.cout(\dds_ctrl_inst|freq_adder[24]~78 ));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[24]~77 .lut_mask = 16'h3C3F;
defparam \dds_ctrl_inst|freq_adder[24]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y19_N17
dffeas \dds_ctrl_inst|freq_adder[24] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dds_ctrl_inst|freq_adder[24]~77_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|freq_adder [24]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[24] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|freq_adder[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N8
cycloneive_lcell_comb \dds_ctrl_inst|rom_addres_reg[4]~feeder (
// Equation(s):
// \dds_ctrl_inst|rom_addres_reg[4]~feeder_combout  = \dds_ctrl_inst|freq_adder [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_ctrl_inst|freq_adder [24]),
	.cin(gnd),
	.combout(\dds_ctrl_inst|rom_addres_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_ctrl_inst|rom_addres_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \dds_ctrl_inst|rom_addres_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N9
dffeas \dds_ctrl_inst|rom_addres_reg[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dds_ctrl_inst|rom_addres_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|rom_addres_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|rom_addres_reg[4] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|rom_addres_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N19
dffeas \dds_ctrl_inst|rom_addr[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dds_ctrl_inst|rom_addres_reg [4]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|rom_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|rom_addr[4] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|rom_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N18
cycloneive_lcell_comb \dds_ctrl_inst|freq_adder[25]~79 (
// Equation(s):
// \dds_ctrl_inst|freq_adder[25]~79_combout  = (\dds_ctrl_inst|freq_adder [25] & (\dds_ctrl_inst|freq_adder[24]~78  $ (GND))) # (!\dds_ctrl_inst|freq_adder [25] & (!\dds_ctrl_inst|freq_adder[24]~78  & VCC))
// \dds_ctrl_inst|freq_adder[25]~80  = CARRY((\dds_ctrl_inst|freq_adder [25] & !\dds_ctrl_inst|freq_adder[24]~78 ))

	.dataa(gnd),
	.datab(\dds_ctrl_inst|freq_adder [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_ctrl_inst|freq_adder[24]~78 ),
	.combout(\dds_ctrl_inst|freq_adder[25]~79_combout ),
	.cout(\dds_ctrl_inst|freq_adder[25]~80 ));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[25]~79 .lut_mask = 16'hC30C;
defparam \dds_ctrl_inst|freq_adder[25]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y19_N19
dffeas \dds_ctrl_inst|freq_adder[25] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dds_ctrl_inst|freq_adder[25]~79_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|freq_adder [25]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[25] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|freq_adder[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N10
cycloneive_lcell_comb \dds_ctrl_inst|rom_addres_reg[5]~feeder (
// Equation(s):
// \dds_ctrl_inst|rom_addres_reg[5]~feeder_combout  = \dds_ctrl_inst|freq_adder [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_ctrl_inst|freq_adder [25]),
	.cin(gnd),
	.combout(\dds_ctrl_inst|rom_addres_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_ctrl_inst|rom_addres_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \dds_ctrl_inst|rom_addres_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N11
dffeas \dds_ctrl_inst|rom_addres_reg[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dds_ctrl_inst|rom_addres_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|rom_addres_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|rom_addres_reg[5] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|rom_addres_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N16
cycloneive_lcell_comb \dds_ctrl_inst|rom_addr[5]~feeder (
// Equation(s):
// \dds_ctrl_inst|rom_addr[5]~feeder_combout  = \dds_ctrl_inst|rom_addres_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_ctrl_inst|rom_addres_reg [5]),
	.cin(gnd),
	.combout(\dds_ctrl_inst|rom_addr[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_ctrl_inst|rom_addr[5]~feeder .lut_mask = 16'hFF00;
defparam \dds_ctrl_inst|rom_addr[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N17
dffeas \dds_ctrl_inst|rom_addr[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dds_ctrl_inst|rom_addr[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|rom_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|rom_addr[5] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|rom_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N20
cycloneive_lcell_comb \dds_ctrl_inst|freq_adder[26]~81 (
// Equation(s):
// \dds_ctrl_inst|freq_adder[26]~81_combout  = (\dds_ctrl_inst|freq_adder [26] & (!\dds_ctrl_inst|freq_adder[25]~80 )) # (!\dds_ctrl_inst|freq_adder [26] & ((\dds_ctrl_inst|freq_adder[25]~80 ) # (GND)))
// \dds_ctrl_inst|freq_adder[26]~82  = CARRY((!\dds_ctrl_inst|freq_adder[25]~80 ) # (!\dds_ctrl_inst|freq_adder [26]))

	.dataa(gnd),
	.datab(\dds_ctrl_inst|freq_adder [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_ctrl_inst|freq_adder[25]~80 ),
	.combout(\dds_ctrl_inst|freq_adder[26]~81_combout ),
	.cout(\dds_ctrl_inst|freq_adder[26]~82 ));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[26]~81 .lut_mask = 16'h3C3F;
defparam \dds_ctrl_inst|freq_adder[26]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y19_N21
dffeas \dds_ctrl_inst|freq_adder[26] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dds_ctrl_inst|freq_adder[26]~81_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|freq_adder [26]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[26] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|freq_adder[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N0
cycloneive_lcell_comb \dds_ctrl_inst|rom_addres_reg[6]~feeder (
// Equation(s):
// \dds_ctrl_inst|rom_addres_reg[6]~feeder_combout  = \dds_ctrl_inst|freq_adder [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dds_ctrl_inst|freq_adder [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dds_ctrl_inst|rom_addres_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_ctrl_inst|rom_addres_reg[6]~feeder .lut_mask = 16'hF0F0;
defparam \dds_ctrl_inst|rom_addres_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N1
dffeas \dds_ctrl_inst|rom_addres_reg[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dds_ctrl_inst|rom_addres_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|rom_addres_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|rom_addres_reg[6] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|rom_addres_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N14
cycloneive_lcell_comb \dds_ctrl_inst|rom_addr[6]~feeder (
// Equation(s):
// \dds_ctrl_inst|rom_addr[6]~feeder_combout  = \dds_ctrl_inst|rom_addres_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_ctrl_inst|rom_addres_reg [6]),
	.cin(gnd),
	.combout(\dds_ctrl_inst|rom_addr[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_ctrl_inst|rom_addr[6]~feeder .lut_mask = 16'hFF00;
defparam \dds_ctrl_inst|rom_addr[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N15
dffeas \dds_ctrl_inst|rom_addr[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dds_ctrl_inst|rom_addr[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|rom_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|rom_addr[6] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|rom_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N22
cycloneive_lcell_comb \dds_ctrl_inst|freq_adder[27]~83 (
// Equation(s):
// \dds_ctrl_inst|freq_adder[27]~83_combout  = (\dds_ctrl_inst|freq_adder [27] & (\dds_ctrl_inst|freq_adder[26]~82  $ (GND))) # (!\dds_ctrl_inst|freq_adder [27] & (!\dds_ctrl_inst|freq_adder[26]~82  & VCC))
// \dds_ctrl_inst|freq_adder[27]~84  = CARRY((\dds_ctrl_inst|freq_adder [27] & !\dds_ctrl_inst|freq_adder[26]~82 ))

	.dataa(\dds_ctrl_inst|freq_adder [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_ctrl_inst|freq_adder[26]~82 ),
	.combout(\dds_ctrl_inst|freq_adder[27]~83_combout ),
	.cout(\dds_ctrl_inst|freq_adder[27]~84 ));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[27]~83 .lut_mask = 16'hA50A;
defparam \dds_ctrl_inst|freq_adder[27]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y19_N23
dffeas \dds_ctrl_inst|freq_adder[27] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dds_ctrl_inst|freq_adder[27]~83_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|freq_adder [27]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[27] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|freq_adder[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N22
cycloneive_lcell_comb \dds_ctrl_inst|rom_addres_reg[7]~feeder (
// Equation(s):
// \dds_ctrl_inst|rom_addres_reg[7]~feeder_combout  = \dds_ctrl_inst|freq_adder [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_ctrl_inst|freq_adder [27]),
	.cin(gnd),
	.combout(\dds_ctrl_inst|rom_addres_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_ctrl_inst|rom_addres_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \dds_ctrl_inst|rom_addres_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N23
dffeas \dds_ctrl_inst|rom_addres_reg[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dds_ctrl_inst|rom_addres_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|rom_addres_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|rom_addres_reg[7] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|rom_addres_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N30
cycloneive_lcell_comb \dds_ctrl_inst|rom_addr[7]~feeder (
// Equation(s):
// \dds_ctrl_inst|rom_addr[7]~feeder_combout  = \dds_ctrl_inst|rom_addres_reg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_ctrl_inst|rom_addres_reg [7]),
	.cin(gnd),
	.combout(\dds_ctrl_inst|rom_addr[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_ctrl_inst|rom_addr[7]~feeder .lut_mask = 16'hFF00;
defparam \dds_ctrl_inst|rom_addr[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N31
dffeas \dds_ctrl_inst|rom_addr[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dds_ctrl_inst|rom_addr[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|rom_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|rom_addr[7] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|rom_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N24
cycloneive_lcell_comb \dds_ctrl_inst|freq_adder[28]~85 (
// Equation(s):
// \dds_ctrl_inst|freq_adder[28]~85_combout  = (\dds_ctrl_inst|freq_adder [28] & (!\dds_ctrl_inst|freq_adder[27]~84 )) # (!\dds_ctrl_inst|freq_adder [28] & ((\dds_ctrl_inst|freq_adder[27]~84 ) # (GND)))
// \dds_ctrl_inst|freq_adder[28]~86  = CARRY((!\dds_ctrl_inst|freq_adder[27]~84 ) # (!\dds_ctrl_inst|freq_adder [28]))

	.dataa(gnd),
	.datab(\dds_ctrl_inst|freq_adder [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_ctrl_inst|freq_adder[27]~84 ),
	.combout(\dds_ctrl_inst|freq_adder[28]~85_combout ),
	.cout(\dds_ctrl_inst|freq_adder[28]~86 ));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[28]~85 .lut_mask = 16'h3C3F;
defparam \dds_ctrl_inst|freq_adder[28]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y19_N25
dffeas \dds_ctrl_inst|freq_adder[28] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dds_ctrl_inst|freq_adder[28]~85_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|freq_adder [28]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[28] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|freq_adder[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N24
cycloneive_lcell_comb \dds_ctrl_inst|rom_addres_reg[8]~feeder (
// Equation(s):
// \dds_ctrl_inst|rom_addres_reg[8]~feeder_combout  = \dds_ctrl_inst|freq_adder [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_ctrl_inst|freq_adder [28]),
	.cin(gnd),
	.combout(\dds_ctrl_inst|rom_addres_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_ctrl_inst|rom_addres_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \dds_ctrl_inst|rom_addres_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N25
dffeas \dds_ctrl_inst|rom_addres_reg[8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dds_ctrl_inst|rom_addres_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|rom_addres_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|rom_addres_reg[8] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|rom_addres_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N0
cycloneive_lcell_comb \dds_ctrl_inst|rom_addr[8]~feeder (
// Equation(s):
// \dds_ctrl_inst|rom_addr[8]~feeder_combout  = \dds_ctrl_inst|rom_addres_reg [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_ctrl_inst|rom_addres_reg [8]),
	.cin(gnd),
	.combout(\dds_ctrl_inst|rom_addr[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_ctrl_inst|rom_addr[8]~feeder .lut_mask = 16'hFF00;
defparam \dds_ctrl_inst|rom_addr[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N1
dffeas \dds_ctrl_inst|rom_addr[8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dds_ctrl_inst|rom_addr[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|rom_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|rom_addr[8] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|rom_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N26
cycloneive_lcell_comb \dds_ctrl_inst|freq_adder[29]~87 (
// Equation(s):
// \dds_ctrl_inst|freq_adder[29]~87_combout  = (\dds_ctrl_inst|freq_adder [29] & (\dds_ctrl_inst|freq_adder[28]~86  $ (GND))) # (!\dds_ctrl_inst|freq_adder [29] & (!\dds_ctrl_inst|freq_adder[28]~86  & VCC))
// \dds_ctrl_inst|freq_adder[29]~88  = CARRY((\dds_ctrl_inst|freq_adder [29] & !\dds_ctrl_inst|freq_adder[28]~86 ))

	.dataa(\dds_ctrl_inst|freq_adder [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_ctrl_inst|freq_adder[28]~86 ),
	.combout(\dds_ctrl_inst|freq_adder[29]~87_combout ),
	.cout(\dds_ctrl_inst|freq_adder[29]~88 ));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[29]~87 .lut_mask = 16'hA50A;
defparam \dds_ctrl_inst|freq_adder[29]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y19_N27
dffeas \dds_ctrl_inst|freq_adder[29] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dds_ctrl_inst|freq_adder[29]~87_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|freq_adder [29]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[29] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|freq_adder[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N2
cycloneive_lcell_comb \dds_ctrl_inst|rom_addres_reg[9]~feeder (
// Equation(s):
// \dds_ctrl_inst|rom_addres_reg[9]~feeder_combout  = \dds_ctrl_inst|freq_adder [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dds_ctrl_inst|freq_adder [29]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dds_ctrl_inst|rom_addres_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_ctrl_inst|rom_addres_reg[9]~feeder .lut_mask = 16'hF0F0;
defparam \dds_ctrl_inst|rom_addres_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N3
dffeas \dds_ctrl_inst|rom_addres_reg[9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dds_ctrl_inst|rom_addres_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|rom_addres_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|rom_addres_reg[9] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|rom_addres_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N30
cycloneive_lcell_comb \dds_ctrl_inst|rom_addr[9]~feeder (
// Equation(s):
// \dds_ctrl_inst|rom_addr[9]~feeder_combout  = \dds_ctrl_inst|rom_addres_reg [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_ctrl_inst|rom_addres_reg [9]),
	.cin(gnd),
	.combout(\dds_ctrl_inst|rom_addr[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_ctrl_inst|rom_addr[9]~feeder .lut_mask = 16'hFF00;
defparam \dds_ctrl_inst|rom_addr[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N31
dffeas \dds_ctrl_inst|rom_addr[9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dds_ctrl_inst|rom_addr[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|rom_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|rom_addr[9] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|rom_addr[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N29
dffeas \dds_ctrl_inst|freq_adder[30] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dds_ctrl_inst|freq_adder[30]~89_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|freq_adder [30]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|freq_adder[30] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|freq_adder[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N18
cycloneive_lcell_comb \dds_ctrl_inst|rom_addres_reg[10]~0 (
// Equation(s):
// \dds_ctrl_inst|rom_addres_reg[10]~0_combout  = !\dds_ctrl_inst|freq_adder [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_ctrl_inst|freq_adder [30]),
	.cin(gnd),
	.combout(\dds_ctrl_inst|rom_addres_reg[10]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dds_ctrl_inst|rom_addres_reg[10]~0 .lut_mask = 16'h00FF;
defparam \dds_ctrl_inst|rom_addres_reg[10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N0
cycloneive_lcell_comb \dds_ctrl_inst|rom_addres_reg[10]~feeder (
// Equation(s):
// \dds_ctrl_inst|rom_addres_reg[10]~feeder_combout  = \dds_ctrl_inst|rom_addres_reg[10]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_ctrl_inst|rom_addres_reg[10]~0_combout ),
	.cin(gnd),
	.combout(\dds_ctrl_inst|rom_addres_reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_ctrl_inst|rom_addres_reg[10]~feeder .lut_mask = 16'hFF00;
defparam \dds_ctrl_inst|rom_addres_reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N1
dffeas \dds_ctrl_inst|rom_addres_reg[10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dds_ctrl_inst|rom_addres_reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|rom_addres_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|rom_addres_reg[10] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|rom_addres_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N20
cycloneive_lcell_comb \dds_ctrl_inst|rom_addr[10]~feeder (
// Equation(s):
// \dds_ctrl_inst|rom_addr[10]~feeder_combout  = \dds_ctrl_inst|rom_addres_reg [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_ctrl_inst|rom_addres_reg [10]),
	.cin(gnd),
	.combout(\dds_ctrl_inst|rom_addr[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_ctrl_inst|rom_addr[10]~feeder .lut_mask = 16'hFF00;
defparam \dds_ctrl_inst|rom_addr[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N21
dffeas \dds_ctrl_inst|rom_addr[10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dds_ctrl_inst|rom_addr[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|rom_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|rom_addr[10] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|rom_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N28
cycloneive_lcell_comb \dds_ctrl_inst|Add1~0 (
// Equation(s):
// \dds_ctrl_inst|Add1~0_combout  = \dds_ctrl_inst|freq_adder [31] $ (\dds_ctrl_inst|freq_adder [30])

	.dataa(\dds_ctrl_inst|freq_adder [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_ctrl_inst|freq_adder [30]),
	.cin(gnd),
	.combout(\dds_ctrl_inst|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \dds_ctrl_inst|Add1~0 .lut_mask = 16'h55AA;
defparam \dds_ctrl_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N2
cycloneive_lcell_comb \dds_ctrl_inst|rom_addres_reg[11]~feeder (
// Equation(s):
// \dds_ctrl_inst|rom_addres_reg[11]~feeder_combout  = \dds_ctrl_inst|Add1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_ctrl_inst|Add1~0_combout ),
	.cin(gnd),
	.combout(\dds_ctrl_inst|rom_addres_reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_ctrl_inst|rom_addres_reg[11]~feeder .lut_mask = 16'hFF00;
defparam \dds_ctrl_inst|rom_addres_reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N3
dffeas \dds_ctrl_inst|rom_addres_reg[11] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dds_ctrl_inst|rom_addres_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|rom_addres_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|rom_addres_reg[11] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|rom_addres_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N18
cycloneive_lcell_comb \dds_ctrl_inst|rom_addr[11]~feeder (
// Equation(s):
// \dds_ctrl_inst|rom_addr[11]~feeder_combout  = \dds_ctrl_inst|rom_addres_reg [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_ctrl_inst|rom_addres_reg [11]),
	.cin(gnd),
	.combout(\dds_ctrl_inst|rom_addr[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_ctrl_inst|rom_addr[11]~feeder .lut_mask = 16'hFF00;
defparam \dds_ctrl_inst|rom_addr[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N19
dffeas \dds_ctrl_inst|rom_addr[11] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dds_ctrl_inst|rom_addr[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|rom_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|rom_addr[11] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|rom_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N28
cycloneive_lcell_comb \dds_ctrl_inst|rom_addr~1 (
// Equation(s):
// \dds_ctrl_inst|rom_addr~1_combout  = (\key_ctrl_inst|wave_sel [1]) # ((\key_ctrl_inst|wave_sel [2] $ (!\key_ctrl_inst|wave_sel [0])) # (!\key_ctrl_inst|wave_sel [3]))

	.dataa(\key_ctrl_inst|wave_sel [1]),
	.datab(\key_ctrl_inst|wave_sel [3]),
	.datac(\key_ctrl_inst|wave_sel [2]),
	.datad(\key_ctrl_inst|wave_sel [0]),
	.cin(gnd),
	.combout(\dds_ctrl_inst|rom_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \dds_ctrl_inst|rom_addr~1 .lut_mask = 16'hFBBF;
defparam \dds_ctrl_inst|rom_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N29
dffeas \dds_ctrl_inst|rom_addr[12] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dds_ctrl_inst|rom_addr~1_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|rom_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|rom_addr[12] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|rom_addr[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y20_N0
cycloneive_ram_block \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\dds_ctrl_inst|rom_addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dds_ctrl_inst|rom_addr [12],\dds_ctrl_inst|rom_addr [11],\dds_ctrl_inst|rom_addr [10],\dds_ctrl_inst|rom_addr [9],\dds_ctrl_inst|rom_addr [8],\dds_ctrl_inst|rom_addr [7],\dds_ctrl_inst|rom_addr [6],\dds_ctrl_inst|rom_addr [5],\dds_ctrl_inst|rom_addr [4],\dds_ctrl_inst|rom_addr [3],
\dds_ctrl_inst|rom_addr [2],\dds_ctrl_inst|rom_addr [1],\dds_ctrl_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../4_wave_memory.mif";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "dds_ctrl:dds_ctrl_inst|rom_4_waveforms:rom_4_waveforms_inst|altsyncram:altsyncram_component|altsyncram_v6a1:auto_generated|ALTSYNCRAM";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'hC1F07C0F83E0F83E0FC1F07C1F03E0F83E07C1F03E0F81F07E0F81F03E0FC1F83F07E07C0FC1F81F03F03F03F03F03F03F03F01F81FC0FE07F01FC0FE03F80FE01FC07F807F00FF00FF00FF807FC01FF007FE007FE007FE003FF8007FF8003FFE0007FFE0001FFFF00003FFFFE000003FFFFFFF00000000000000000000000000000000000000000000000001FFFFFFF800000FFFFF80001FFFF0000FFFC000FFF8003FFC003FF800FFC00FFC00FFC01FF007FC03FE01FE01FE01FC03FC07F00FE03F80FE07F01FC0FE07F03F01F81F81F81F81F81F81F81F03F07E07C0FC1F83F07E0F81F03E0FC1F03E0F81F07C0F83E0F81F07C1F07E0F83E0F83E07C1F07;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'hC1F07C0F83E0F83E0FC1F07C1F03E0F83E07C1F03E0F81F07E0F81F03E0FC1F83F07E07C0FC1F81F03F03F03F03F03F03F03F01F81FC0FE07F01FC0FE03F80FE01FC07F807F00FF00FF00FF807FC01FF007FE007FE007FE003FF8007FF8003FFE0007FFE0001FFFF00003FFFFE000003FFFFFFF00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000001FFFFFFF800000FFFFF80001FFFF0000FFFC000FFF8003FFC003FF800FFC00FFC00FFC01FF007FC03FE01FE01FE01FC03FC07F00FE03F80FE07F01FC0FE07F03F01F81F81F81F81F81F81F81F03F07E07C0FC1F83F07E0F81F03E0FC1F03E0F81F07C0F83E0F81F07C1F07E0F83E0F83E07C1F07;
// synopsys translate_on

// Location: M9K_X15_Y19_N0
cycloneive_ram_block \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dds_ctrl_inst|rom_addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dds_ctrl_inst|rom_addr [12],\dds_ctrl_inst|rom_addr [11],\dds_ctrl_inst|rom_addr [10],\dds_ctrl_inst|rom_addr [9],\dds_ctrl_inst|rom_addr [8],\dds_ctrl_inst|rom_addr [7],\dds_ctrl_inst|rom_addr [6],\dds_ctrl_inst|rom_addr [5],\dds_ctrl_inst|rom_addr [4],\dds_ctrl_inst|rom_addr [3],
\dds_ctrl_inst|rom_addr [2],\dds_ctrl_inst|rom_addr [1],\dds_ctrl_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../4_wave_memory.mif";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "dds_ctrl:dds_ctrl_inst|rom_4_waveforms:rom_4_waveforms_inst|altsyncram:altsyncram_component|altsyncram_v6a1:auto_generated|ALTSYNCRAM";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'hF800FFE003FF8007FFF000003FFFFFFFC00007FFC01FF01FC07E03F03F03F01F80FF007FF000007FE00003FF00FC0F83E1E1E1E1C3C78F0E1E1E1F07C0FE00FFFFFFFFC03F83E1E3C71C6318C673198CE6339CE38E38783E03FFFFFFE03E1E38E7331B3366C926DB6D924DB366CCC6738F0F80FFFF01F0E398CD936DA5294AB552AA556AB52969249B318C3C1FFFF03863336DB5AB55556A95A94A5295AB555554AD24D9CE3E0000F1C66DB5AAAAAD692499333366664C924B5AAAA9492631F0003C732695AA54B6D998C71C78F0F1C718CCD92D4AAD69B38F000F8CC92955AD26CE71C1F01FF007F83E1C6666D2A52A499C7C07E3336B556B4D98C787E007FF;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'hFFC00FC3C63365AD55AD998FC07C7324A94A96CCCC70F83FC01FF01F071CE6C96B55292663E001E39B2D6AA569366631C71E1E3C71C63336DA54AB52C99C78001F18C9252AAAB5A49264CCCD999932492D6AAAAB5B6CC71E0000F8E736496A555555AB5294A52B52AD5555AB5B6D998C381FFFF0786319B2492D295AAD54AA955AA5294B6D9366338E1F01FFFE03E1E39CC666CD9B64936DB6C926CD99B199CE38F0F80FFFFFFF80F83C38E38E7398CE63319CC6318C71C78F0F83F807FFFFFFFE00FE07C1F0F0F0E1E3C7870F0F0F0F83E07E01FF80000FFC00001FFC01FE03F01F81F81F80FC07F01FF007FFC00007FFFFFFF800001FFFC003FF800FFE003F;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h001FF00FF00FE00FE00FE00FE00FE00FE01FF01FF01FF01FF00FF00FE00FE00FE00FE00FE01FE01FF01FF01FF01FF00FE00FE00FE00FE00FE00FE01FE01FF01FF01FF00FF00FE00FE00FE00FE00FE00FE01FE01FF01FF01FF00FF00FE00FE00FE00FE00FE01FE01FF01FF01FF00FF00FE00FE00FE00FE00FE00FE01FE01FF01FF00FF00FF00FE00FE00FE00FE00FE00FE01FE01FE01FF00FF00FF00FE00FE00FE00FE00FE01FE01FE01FE00FF00FF00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00F;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'hE00FE00FE00FE00FE00FF01FE00FE00FE00FE00FF01FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FF01FE00FE00FE00FE00FF01FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FF01FE00FE00FE00FE00FF01FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FF00FE00FE00FE00FE00FE01FE00FE00FF00FE00FE00FE00FE00FE01FE00FE00FF00FE00FE00FE00FE00FE01FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE00FE000;
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N10
cycloneive_lcell_comb \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout  = \dds_ctrl_inst|rom_addr [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dds_ctrl_inst|rom_addr [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder .lut_mask = 16'hF0F0;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N11
dffeas \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N24
cycloneive_lcell_comb \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder (
// Equation(s):
// \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout  = \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|address_reg_a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N25
dffeas \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N6
cycloneive_lcell_comb \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0 (
// Equation(s):
// \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  = (\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ))) # (!\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ))

	.dataa(gnd),
	.datab(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datac(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datad(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0 .lut_mask = 16'hF0CC;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y14_N0
cycloneive_ram_block \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\dds_ctrl_inst|rom_addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dds_ctrl_inst|rom_addr [12],\dds_ctrl_inst|rom_addr [11],\dds_ctrl_inst|rom_addr [10],\dds_ctrl_inst|rom_addr [9],\dds_ctrl_inst|rom_addr [8],\dds_ctrl_inst|rom_addr [7],\dds_ctrl_inst|rom_addr [6],\dds_ctrl_inst|rom_addr [5],\dds_ctrl_inst|rom_addr [4],\dds_ctrl_inst|rom_addr [3],
\dds_ctrl_inst|rom_addr [2],\dds_ctrl_inst|rom_addr [1],\dds_ctrl_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../4_wave_memory.mif";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "dds_ctrl:dds_ctrl_inst|rom_4_waveforms:rom_4_waveforms_inst|altsyncram:altsyncram_component|altsyncram_v6a1:auto_generated|ALTSYNCRAM";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'hFE007FF003FF003FF001FF801FFC00FFC007FE003FF001FF800FFE003FF001FFC007FF800FFE001FFC003FFC003FFC003FFC001FFE000FFF8001FFF0003FFF0001FFF80007FFF0000FFFF00007FFFE00007FFFF800007FFFFC000007FFFFFC0000007FFFFFFE000000003FFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFF800000000FFFFFFFC0000007FFFFFC000007FFFFC00003FFFFC0000FFFFC0001FFFE0001FFFC0003FFF0001FFF8001FFF0003FFE000FFF0007FF8007FF8007FF8007FF000FFE003FFC007FF001FF800FFE003FF001FF800FFC007FE007FF003FF001FF801FF801FFC00FF;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'hC00FFC007FE007FE003FF003FF001FF801FFC00FFE007FF001FF800FFE003FF800FFE003FFC007FF000FFF000FFF000FFF000FFF8003FFE000FFFC001FFF8001FFFC0007FFF0000FFFF00007FFFC0000FFFFE00001FFFFE000007FFFFF8000001FFFFFFE00000000FFFFFFFFFE0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000FFFFFFFFFE00000000FFFFFFF0000003FFFFFC00000FFFFF00000FFFFE00007FFFC0001FFFE0001FFFC0007FFF0003FFF0007FFE000FFF8003FFE001FFE001FFE001FFE001FFC007FF800FFE003FF800FFE003FF001FFC00FFE007FF003FF001FF801FF800FFC00FFC007FE007;
// synopsys translate_on

// Location: M9K_X15_Y17_N0
cycloneive_ram_block \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dds_ctrl_inst|rom_addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dds_ctrl_inst|rom_addr [12],\dds_ctrl_inst|rom_addr [11],\dds_ctrl_inst|rom_addr [10],\dds_ctrl_inst|rom_addr [9],\dds_ctrl_inst|rom_addr [8],\dds_ctrl_inst|rom_addr [7],\dds_ctrl_inst|rom_addr [6],\dds_ctrl_inst|rom_addr [5],\dds_ctrl_inst|rom_addr [4],\dds_ctrl_inst|rom_addr [3],
\dds_ctrl_inst|rom_addr [2],\dds_ctrl_inst|rom_addr [1],\dds_ctrl_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../4_wave_memory.mif";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "dds_ctrl:dds_ctrl_inst|rom_4_waveforms:rom_4_waveforms_inst|altsyncram:altsyncram_component|altsyncram_v6a1:auto_generated|ALTSYNCRAM";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'hFFFF000003FFFFF8000000003FFFFFFFC00000003FFFF0003FFE000FFF000FFF8000FFFFF0000000000003FFFF000FFC01FE01FE03F80FF01FE01FF800FFFF000000003FFF801FE03F03E0F83E0F0783E1F07C1F81F807FE00000000003FE03F07C3E3C3870E38E38E1C71C3870F0783F00FFF0000FFF01F87C38F1C6318C6733199CCE67318E71C78F07C03FFFFFFC07C3C71C6339999B326CD9364D93266666731C71E0FC000000FC1E38C666664DB6DB49696D2D2DA4926C99998C71E0FF0003F83C719CC992492D295A952A55A95AD696DB66CCE71C3F000007C38E73364925AD4AB554AAAAD556AB52D2DB66CE6387C03F803C38C664D96D2952AB55555;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'h556AAA956B5A49366631E1F00003F0E398D9B25A5AD5AA95554AAAB552B5ADA4D93318E1E01FFE03E3CE73364DA4B4A56A54AB56A56B5A5B6C99339CF1E07FFFFF07C71CE6666C92492DA5A4B4B496DB64D99998C71C3F01FFFF00F838718C666666CD9B26C9B264C99999CC638E1E0FC01FFFF007E0F871C71CE7399CCC6673399CE738E38F1E0F81FF00000003FE03E0F878F1E3871C71C70E38F1E1C1E1F03F00FFF00000007FF803F81F81F0783E1F0F83C1F07C0FC07F007FF8000000000000FFF801FF00FF01FC07F80FF00FF003FF8001FFFFFFF003FFFFFFFC0001FFF0007FF8007FFC000FFFF000003FFFFFFFFFFFFFFFFFE0000003FFFFF000003F;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000FFFF0001FFFE0001FFFE0001FFFE0000FFFF0000FFFF0000FFFE0001FFFE0001FFFE0001FFFF0000FFFF0000FFFE0001FFFE0001FFFE0001FFFE0000FFFF0000FFFF0001FFFE0001FFFE0001FFFE0001FFFF0000FFFF0000FFFE0001FFFE0001FFFE0001FFFF0000FFFF0000FFFE0001FFFE0001FFFE0001FFFE0000FFFF0000FFFF0001FFFE0001FFFE0001FFFE0001FFFE0000FFFF0000FFFE0001FFFE0001FFFE0001FFFE0001FFFF0000FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFF;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'hFFF0000FFFF0000FFFF0001FFFF0000FFFF0000FFFE0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0001FFFF0000FFFF0000FFFE0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0001FFFF0000FFFF0000FFFE0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFE0000FFFF0000FFFF0000FFFF0000FFFE0000FFFF0000FFFF0000FFFF0000FFFE0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF00000;
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N24
cycloneive_lcell_comb \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|mux2|result_node[1]~1 (
// Equation(s):
// \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|mux2|result_node[1]~1_combout  = (\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) # (!\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ))

	.dataa(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datab(gnd),
	.datac(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datad(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|mux2|result_node[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|mux2|result_node[1]~1 .lut_mask = 16'hF0AA;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|mux2|result_node[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y14_N0
cycloneive_ram_block \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dds_ctrl_inst|rom_addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dds_ctrl_inst|rom_addr [12],\dds_ctrl_inst|rom_addr [11],\dds_ctrl_inst|rom_addr [10],\dds_ctrl_inst|rom_addr [9],\dds_ctrl_inst|rom_addr [8],\dds_ctrl_inst|rom_addr [7],\dds_ctrl_inst|rom_addr [6],\dds_ctrl_inst|rom_addr [5],\dds_ctrl_inst|rom_addr [4],\dds_ctrl_inst|rom_addr [3],
\dds_ctrl_inst|rom_addr [2],\dds_ctrl_inst|rom_addr [1],\dds_ctrl_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../4_wave_memory.mif";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "dds_ctrl:dds_ctrl_inst|rom_4_waveforms:rom_4_waveforms_inst|altsyncram:altsyncram_component|altsyncram_v6a1:auto_generated|ALTSYNCRAM";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'hFFFFFFFFFC000000000000003FFFFFFFC000000000000FFFFFFE000000FFFFFF800000000FFFFFFFFFFFFC0000000FFFFE0001FFFC000FFFE0001FFFFF00000000000000007FFFE000FFE007FE00FF801FF003FF8007FFFE00000000003FFFC007FC03FC07F03F03F01F81FC07F007FC000FFFFFFFFFF0007FC07F03E0F83E0F0F87C3E1F0F81F03F80FFC00000000007FC07E07C3E1E1C3C70E1C78E1C3878787C1F81FF0000000003FE07C1E1E1C38E38C718E31CE39C71E3878783F01FFF0003FFC07E1F0E1C71CE319CE63399CE6318E71C78F0F81FC00000003F81F0F1C71C63398CCC6666333198CE31C71E3E1F803FFFFFC03F07871E71CE633399999;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h998CCCE6739C71C787C1FE0000000FE0783871C639CC66733339998CCE739C63C70F07E01FFFFFFC03F07C3871C738C67398CC67398C639C70E1C3E0FE007FFFFF003F03E1E1E38E38E39C638C738E38E3C78787C0FC00FFFFFFFF003F81F0787878F1E3C70E3C78F1E1E1F07C0FE00FFFE0000FFFE007F03F03E0F87C3C1E0F0783E0F81F80FE007FFF00000003FFFC00FF80FE03F81F81F80FC0FE01FE01FFC000FFFFFFFFFFFFF80007FF800FF801FF007FC00FFC003FFF000007FFFFFFFFFFFF000001FFFF0001FFF8000FFFF00003FFFFFE000000000000000003FFFFFFF0000007FFFFFC0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003F;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h000000000FFFFFFFE00000001FFFFFFFE00000000FFFFFFFF00000001FFFFFFFE00000001FFFFFFFF00000000FFFFFFFE00000001FFFFFFFE00000001FFFFFFFF00000000FFFFFFFE00000001FFFFFFFE00000000FFFFFFFF00000001FFFFFFFE00000001FFFFFFFF00000000FFFFFFFE00000001FFFFFFFE00000001FFFFFFFF00000000FFFFFFFE00000001FFFFFFFE00000001FFFFFFFF00000001FFFFFFFE00000001FFFFFFFE00000000FFFFFFFE00000001FFFFFFFE00000001FFFFFFFE00000001FFFFFFFE00000001FFFFFFFE00000001FFFFFFFE00000001FFFFFFFE00000001FFFFFFFE00000001FFFFFFFE00000001FFFFFFFE00000001FFFFFFF;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'hFFFFFFF00000000FFFFFFFE00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFE00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFE00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF000000000;
// synopsys translate_on

// Location: M9K_X27_Y16_N0
cycloneive_ram_block \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\dds_ctrl_inst|rom_addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dds_ctrl_inst|rom_addr [12],\dds_ctrl_inst|rom_addr [11],\dds_ctrl_inst|rom_addr [10],\dds_ctrl_inst|rom_addr [9],\dds_ctrl_inst|rom_addr [8],\dds_ctrl_inst|rom_addr [7],\dds_ctrl_inst|rom_addr [6],\dds_ctrl_inst|rom_addr [5],\dds_ctrl_inst|rom_addr [4],\dds_ctrl_inst|rom_addr [3],
\dds_ctrl_inst|rom_addr [2],\dds_ctrl_inst|rom_addr [1],\dds_ctrl_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../4_wave_memory.mif";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "dds_ctrl:dds_ctrl_inst|rom_4_waveforms:rom_4_waveforms_inst|altsyncram:altsyncram_component|altsyncram_v6a1:auto_generated|ALTSYNCRAM";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'hFFFF800003FFFFC00001FFFFE00000FFFFF800003FFFFE00000FFFFFC00001FFFFF800000FFFFFE000003FFFFFC000003FFFFFE000000FFFFFFE0000003FFFFFFE00000007FFFFFFF000000007FFFFFFFF80000000007FFFFFFFFFF80000000000007FFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFC0000000000003FFFFFFFFFFC0000000003FFFFFFFFC00000001FFFFFFFC0000000FFFFFFF8000000FFFFFFE000000FFFFFF8000007FFFFF800000FFFFFE000003FFFFF000007FFFFE00000FFFFF800003FFFFE00000FFFFF000007FFFF800003FFFF;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'hC00003FFFFE00001FFFFF00000FFFFF800003FFFFE00000FFFFF800001FFFFF800001FFFFFC00000FFFFFF000000FFFFFF0000007FFFFFE0000003FFFFFF80000003FFFFFFF00000000FFFFFFFFC000000001FFFFFFFFFE000000000007FFFFFFFFFFFFE000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFC00000000000FFFFFFFFFF0000000007FFFFFFFE00000001FFFFFFF80000003FFFFFF8000000FFFFFFC000001FFFFFE000001FFFFFE000007FFFFF000003FFFFF000003FFFFE00000FFFFF800003FFFFE00001FFFFF00000FFFFF800007;
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N24
cycloneive_lcell_comb \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|mux2|result_node[2]~2 (
// Equation(s):
// \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|mux2|result_node[2]~2_combout  = (\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout )) # (!\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout )))

	.dataa(gnd),
	.datab(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datac(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|mux2|result_node[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|mux2|result_node[2]~2 .lut_mask = 16'hCFC0;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|mux2|result_node[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y15_N0
cycloneive_ram_block \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dds_ctrl_inst|rom_addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dds_ctrl_inst|rom_addr [12],\dds_ctrl_inst|rom_addr [11],\dds_ctrl_inst|rom_addr [10],\dds_ctrl_inst|rom_addr [9],\dds_ctrl_inst|rom_addr [8],\dds_ctrl_inst|rom_addr [7],\dds_ctrl_inst|rom_addr [6],\dds_ctrl_inst|rom_addr [5],\dds_ctrl_inst|rom_addr [4],\dds_ctrl_inst|rom_addr [3],
\dds_ctrl_inst|rom_addr [2],\dds_ctrl_inst|rom_addr [1],\dds_ctrl_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "../4_wave_memory.mif";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "dds_ctrl:dds_ctrl_inst|rom_4_waveforms:rom_4_waveforms_inst|altsyncram:altsyncram_component|altsyncram_v6a1:auto_generated|ALTSYNCRAM";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFC00000003FFFFFFFFFFFFFFFFFFE0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001FFFFFFF00000001FFFFFFFFFFFFFFFFFFFFFFFFFE000001FFFFE00007FFFF000007FFFFFFE00000000003FFFFFF80003FFF8003FFC001FFE0007FFF800000FFFFFFFFFF000003FFF001FF801FF007FC01FF007FF0007FFFC00000000007FFF8007FC01FE03F80FE07F01FC07F807FE001FFFFFFFFFFFFFE003FE01FC07E07C0F81F03E07C0FE07F807FF00000FFFC00007FE00FE07E0FC1E0F83C1E0F83E0F81F80FF001FFFFFFFFFFF800FF03F03E0F87C3C1E1E0F0F87C1F03F01FE007FFFFFFFFFC007F81F81F07C3C1E1E1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'hE1F0F0F87C1F81F807FE00000000001FF807F03E07C3E1F0F0F8787C3E0F83E03F00FFE00000000003FF803F81F83F0783E0F0783E0F83E07F01FC00FFFF800000FFFF001FE01F81F81F83E07C0F81F81FC07F803FFC0000000000003FFE007F807F01FC07F03F80FE01FE007FF0000FFFFFFFFFFFE0000FFF001FF803FC01FF007FE007FF8001FFFFFF00000003FFFFFF0000FFFC001FFE000FFF0001FFFE000000FFFFFFFFFFFFF80000007FFFF80000FFFFC00003FFFFFF000000000000000000000001FFFFFFFE0000000FFFFFFFFC0000000000000000000000000000000FFFFFFFFFFFFC0000000000000000000000000000000000000000000000003F;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000001FFFFFFFFFFFFFFFE0000000000000000FFFFFFFFFFFFFFFE0000000000000000FFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFFF0000000000000001FFFFFFFFFFFFFFFE0000000000000000FFFFFFFFFFFFFFFE0000000000000000FFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFFF0000000000000001FFFFFFFFFFFFFFFE0000000000000000FFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFF;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'hFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF00000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y17_N0
cycloneive_ram_block \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\dds_ctrl_inst|rom_addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dds_ctrl_inst|rom_addr [12],\dds_ctrl_inst|rom_addr [11],\dds_ctrl_inst|rom_addr [10],\dds_ctrl_inst|rom_addr [9],\dds_ctrl_inst|rom_addr [8],\dds_ctrl_inst|rom_addr [7],\dds_ctrl_inst|rom_addr [6],\dds_ctrl_inst|rom_addr [5],\dds_ctrl_inst|rom_addr [4],\dds_ctrl_inst|rom_addr [3],
\dds_ctrl_inst|rom_addr [2],\dds_ctrl_inst|rom_addr [1],\dds_ctrl_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../4_wave_memory.mif";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "dds_ctrl:dds_ctrl_inst|rom_4_waveforms:rom_4_waveforms_inst|altsyncram:altsyncram_component|altsyncram_v6a1:auto_generated|ALTSYNCRAM";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'hFFFFFFFFFC0000000001FFFFFFFFFF00000000003FFFFFFFFFF00000000001FFFFFFFFFFF000000000003FFFFFFFFFFFC000000000000FFFFFFFFFFFFFC000000000000007FFFFFFFFFFFFFFF80000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFC0000000000000000003FFFFFFFFFFFFFFFC000000000000007FFFFFFFFFFFFE0000000000007FFFFFFFFFFF800000000001FFFFFFFFFFF00000000001FFFFFFFFFF80000000001FFFFFFFFFF00000000007FFFFFFFFF;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'hC0000000001FFFFFFFFFF00000000007FFFFFFFFFE00000000007FFFFFFFFFF800000000003FFFFFFFFFFF000000000000FFFFFFFFFFFFE00000000000007FFFFFFFFFFFFFF00000000000000003FFFFFFFFFFFFFFFFFFE0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000FFFFFFFFFFFFFFFFFFF80000000000000001FFFFFFFFFFFFFFC0000000000000FFFFFFFFFFFFE000000000001FFFFFFFFFFF800000000003FFFFFFFFFFC0000000000FFFFFFFFFFC0000000001FFFFFFFFFF00000000007;
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N28
cycloneive_lcell_comb \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|mux2|result_node[3]~3 (
// Equation(s):
// \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|mux2|result_node[3]~3_combout  = (\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout )) # (!\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout )))

	.dataa(gnd),
	.datab(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datac(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|mux2|result_node[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|mux2|result_node[3]~3 .lut_mask = 16'hCFC0;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|mux2|result_node[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y16_N0
cycloneive_ram_block \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dds_ctrl_inst|rom_addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dds_ctrl_inst|rom_addr [12],\dds_ctrl_inst|rom_addr [11],\dds_ctrl_inst|rom_addr [10],\dds_ctrl_inst|rom_addr [9],\dds_ctrl_inst|rom_addr [8],\dds_ctrl_inst|rom_addr [7],\dds_ctrl_inst|rom_addr [6],\dds_ctrl_inst|rom_addr [5],\dds_ctrl_inst|rom_addr [4],\dds_ctrl_inst|rom_addr [3],
\dds_ctrl_inst|rom_addr [2],\dds_ctrl_inst|rom_addr [1],\dds_ctrl_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "../4_wave_memory.mif";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "dds_ctrl:dds_ctrl_inst|rom_4_waveforms:rom_4_waveforms_inst|altsyncram:altsyncram_component|altsyncram_v6a1:auto_generated|ALTSYNCRAM";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFE00000000000000000000000001FFFFFFFFFFE000000000FFFFFFFFFFFFE00000000003FFFFFFFFFFC0000003FFFFFE0000007FFFFFFFFF0000000000FFFFFFFFF000007FFFF00003FFFF00000FFFFFFFC00000000007FFFFFF80001FFFC000FFF8001FFF80007FFFFE00000000000001FFFFE0003FFE003FF800FFE003FFE0007FFFF00000000000007FFFF0007FF001FF003FE00FFC00FFE000FFFFE000000000007FFFF000FFE007FC03FE01FF007FC00FFF0001FFFFFFFFFFFFFFF8001FFE007FC01FE01;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'hFE00FF007FE001FFF80000000000000007FFF001FFC01FF00FF807FC01FF801FFF00001FFFFFFFFFFC00003FFE003FF803FF007FC00FFC007FFE0000FFFFFFFFFFFFFF00001FFF8007FF801FFC007FF8003FFF800003FFFFFFFFFFFFC000007FFF8001FFF8003FFF0001FFFF8000000FFFFFFFFFFFE0000000FFFFF80003FFFF00001FFFFF8000000000FFFFFFFC0000000000FFFFFFE000000FFFFFFE0000000000FFFFFFFFFFFFF8000000000007FFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFE000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000003F;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y15_N0
cycloneive_ram_block \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\dds_ctrl_inst|rom_addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dds_ctrl_inst|rom_addr [12],\dds_ctrl_inst|rom_addr [11],\dds_ctrl_inst|rom_addr [10],\dds_ctrl_inst|rom_addr [9],\dds_ctrl_inst|rom_addr [8],\dds_ctrl_inst|rom_addr [7],\dds_ctrl_inst|rom_addr [6],\dds_ctrl_inst|rom_addr [5],\dds_ctrl_inst|rom_addr [4],\dds_ctrl_inst|rom_addr [3],
\dds_ctrl_inst|rom_addr [2],\dds_ctrl_inst|rom_addr [1],\dds_ctrl_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../4_wave_memory.mif";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "dds_ctrl:dds_ctrl_inst|rom_4_waveforms:rom_4_waveforms_inst|altsyncram:altsyncram_component|altsyncram_v6a1:auto_generated|ALTSYNCRAM";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFE000000000000000000003FFFFFFFFFFFFFFFFFFFFE00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000FFFFFFFFFFFFFFFFFFFFF800000000000000000000FFFFFFFFFFFFFFFFFFFF;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'hC00000000000000000000FFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFC000000000000000000000FFFFFFFFFFFFFFFFFFFFE000000000000000000007;
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N0
cycloneive_lcell_comb \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|mux2|result_node[4]~4 (
// Equation(s):
// \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|mux2|result_node[4]~4_combout  = (\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout )) # (!\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout )))

	.dataa(gnd),
	.datab(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datac(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datad(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|mux2|result_node[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|mux2|result_node[4]~4 .lut_mask = 16'hCCF0;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|mux2|result_node[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y18_N0
cycloneive_ram_block \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\dds_ctrl_inst|rom_addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dds_ctrl_inst|rom_addr [12],\dds_ctrl_inst|rom_addr [11],\dds_ctrl_inst|rom_addr [10],\dds_ctrl_inst|rom_addr [9],\dds_ctrl_inst|rom_addr [8],\dds_ctrl_inst|rom_addr [7],\dds_ctrl_inst|rom_addr [6],\dds_ctrl_inst|rom_addr [5],\dds_ctrl_inst|rom_addr [4],\dds_ctrl_inst|rom_addr [3],
\dds_ctrl_inst|rom_addr [2],\dds_ctrl_inst|rom_addr [1],\dds_ctrl_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../4_wave_memory.mif";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "dds_ctrl:dds_ctrl_inst|rom_4_waveforms:rom_4_waveforms_inst|altsyncram:altsyncram_component|altsyncram_v6a1:auto_generated|ALTSYNCRAM";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'hC00000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000007;
// synopsys translate_on

// Location: M9K_X27_Y19_N0
cycloneive_ram_block \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dds_ctrl_inst|rom_addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dds_ctrl_inst|rom_addr [12],\dds_ctrl_inst|rom_addr [11],\dds_ctrl_inst|rom_addr [10],\dds_ctrl_inst|rom_addr [9],\dds_ctrl_inst|rom_addr [8],\dds_ctrl_inst|rom_addr [7],\dds_ctrl_inst|rom_addr [6],\dds_ctrl_inst|rom_addr [5],\dds_ctrl_inst|rom_addr [4],\dds_ctrl_inst|rom_addr [3],
\dds_ctrl_inst|rom_addr [2],\dds_ctrl_inst|rom_addr [1],\dds_ctrl_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "../4_wave_memory.mif";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "dds_ctrl:dds_ctrl_inst|rom_4_waveforms:rom_4_waveforms_inst|altsyncram:altsyncram_component|altsyncram_v6a1:auto_generated|ALTSYNCRAM";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFC000000000000000003FFFFFFFFFFFF80000000000000000000000000000FFFFFFFFFF000000000FFFFFFFFFFFFC00000000007FFFFFFFFFFE0000000FFFFFFE00000007FFFFFFFFFFFFFFFFFFFFFFFE0000001FFFFF800001FFFFFE00000000FFFFFFFFFFFFF800000007FFFFE00003FFFF00000FFFFFF000000000000000000000FFFFFE00003FFFE0000FFFFC00000FFFFFFFFFFFFFFFFFFFFFFE000007FFFE0001;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'hFFFF00007FFFFE00000000000000000000000FFFFFC0000FFFF80003FFFF800000FFFFFFFFFFFFFFFFFFFFC000003FFFFC00007FFFF000007FFFFFFF00000000000000FFFFFFFF8000007FFFFC000007FFFFFF8000000000000000000000007FFFFFFE0000003FFFFFFE00000000000FFFFFFFFFFFE0000000000007FFFFFFFF00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000FFFFFFFFFFFFFFFFF00000000000007FFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000003F;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N28
cycloneive_lcell_comb \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|mux2|result_node[5]~5 (
// Equation(s):
// \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|mux2|result_node[5]~5_combout  = (\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ))) # (!\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ))

	.dataa(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(gnd),
	.datac(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datad(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.cin(gnd),
	.combout(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|mux2|result_node[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|mux2|result_node[5]~5 .lut_mask = 16'hFA50;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|mux2|result_node[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y18_N0
cycloneive_ram_block \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dds_ctrl_inst|rom_addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dds_ctrl_inst|rom_addr [12],\dds_ctrl_inst|rom_addr [11],\dds_ctrl_inst|rom_addr [10],\dds_ctrl_inst|rom_addr [9],\dds_ctrl_inst|rom_addr [8],\dds_ctrl_inst|rom_addr [7],\dds_ctrl_inst|rom_addr [6],\dds_ctrl_inst|rom_addr [5],\dds_ctrl_inst|rom_addr [4],\dds_ctrl_inst|rom_addr [3],
\dds_ctrl_inst|rom_addr [2],\dds_ctrl_inst|rom_addr [1],\dds_ctrl_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../4_wave_memory.mif";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "dds_ctrl:dds_ctrl_inst|rom_4_waveforms:rom_4_waveforms_inst|altsyncram:altsyncram_component|altsyncram_v6a1:auto_generated|ALTSYNCRAM";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFF8000000000000000000FFFFFFFFFFFFFF8000000000000000000000001FFFFFFFFFFFF800000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFFFFFFF000000000000000000000000000000001FFFFFFFFE000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000001;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'hFFFFFFFF80000000000000000000000000000000003FFFFFFFF8000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000007FFFFFFFFF8000000000000000000000000000007FFFFFFFFFFC0000000000007FFFFFFFFFFFFFFFFFFFFFFF800000000000003FFFFFFFFFFFFFFFFFF000000000001FFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000003F;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y21_N0
cycloneive_ram_block \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\dds_ctrl_inst|rom_addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dds_ctrl_inst|rom_addr [12],\dds_ctrl_inst|rom_addr [11],\dds_ctrl_inst|rom_addr [10],\dds_ctrl_inst|rom_addr [9],\dds_ctrl_inst|rom_addr [8],\dds_ctrl_inst|rom_addr [7],\dds_ctrl_inst|rom_addr [6],\dds_ctrl_inst|rom_addr [5],\dds_ctrl_inst|rom_addr [4],\dds_ctrl_inst|rom_addr [3],
\dds_ctrl_inst|rom_addr [2],\dds_ctrl_inst|rom_addr [1],\dds_ctrl_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../4_wave_memory.mif";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "dds_ctrl:dds_ctrl_inst|rom_4_waveforms:rom_4_waveforms_inst|altsyncram:altsyncram_component|altsyncram_v6a1:auto_generated|ALTSYNCRAM";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'hC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000007;
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N0
cycloneive_lcell_comb \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|mux2|result_node[6]~6 (
// Equation(s):
// \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|mux2|result_node[6]~6_combout  = (\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout )) # (!\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout )))

	.dataa(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datab(gnd),
	.datac(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datad(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|mux2|result_node[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|mux2|result_node[6]~6 .lut_mask = 16'hAAF0;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|mux2|result_node[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y20_N0
cycloneive_ram_block \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\dds_ctrl_inst|rom_addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dds_ctrl_inst|rom_addr [12],\dds_ctrl_inst|rom_addr [11],\dds_ctrl_inst|rom_addr [10],\dds_ctrl_inst|rom_addr [9],\dds_ctrl_inst|rom_addr [8],\dds_ctrl_inst|rom_addr [7],\dds_ctrl_inst|rom_addr [6],\dds_ctrl_inst|rom_addr [5],\dds_ctrl_inst|rom_addr [4],\dds_ctrl_inst|rom_addr [3],
\dds_ctrl_inst|rom_addr [2],\dds_ctrl_inst|rom_addr [1],\dds_ctrl_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../4_wave_memory.mif";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "dds_ctrl:dds_ctrl_inst|rom_4_waveforms:rom_4_waveforms_inst|altsyncram:altsyncram_component|altsyncram_v6a1:auto_generated|ALTSYNCRAM";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8;
// synopsys translate_on

// Location: M9K_X27_Y21_N0
cycloneive_ram_block \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dds_ctrl_inst|rom_addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dds_ctrl_inst|rom_addr [12],\dds_ctrl_inst|rom_addr [11],\dds_ctrl_inst|rom_addr [10],\dds_ctrl_inst|rom_addr [9],\dds_ctrl_inst|rom_addr [8],\dds_ctrl_inst|rom_addr [7],\dds_ctrl_inst|rom_addr [6],\dds_ctrl_inst|rom_addr [5],\dds_ctrl_inst|rom_addr [4],\dds_ctrl_inst|rom_addr [3],
\dds_ctrl_inst|rom_addr [2],\dds_ctrl_inst|rom_addr [1],\dds_ctrl_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file = "../4_wave_memory.mif";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "dds_ctrl:dds_ctrl_inst|rom_4_waveforms:rom_4_waveforms_inst|altsyncram:altsyncram_component|altsyncram_v6a1:auto_generated|ALTSYNCRAM";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N12
cycloneive_lcell_comb \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|mux2|result_node[7]~7 (
// Equation(s):
// \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout  = (\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ))) # (!\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ))

	.dataa(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datab(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(gnd),
	.datad(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.cin(gnd),
	.combout(\dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|mux2|result_node[7]~7 .lut_mask = 16'hEE22;
defparam \dds_ctrl_inst|rom_4_waveforms_inst|altsyncram_component|auto_generated|mux2|result_node[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

assign dac_clk = \dac_clk~output_o ;

assign dac_data[0] = \dac_data[0]~output_o ;

assign dac_data[1] = \dac_data[1]~output_o ;

assign dac_data[2] = \dac_data[2]~output_o ;

assign dac_data[3] = \dac_data[3]~output_o ;

assign dac_data[4] = \dac_data[4]~output_o ;

assign dac_data[5] = \dac_data[5]~output_o ;

assign dac_data[6] = \dac_data[6]~output_o ;

assign dac_data[7] = \dac_data[7]~output_o ;

endmodule
