//===------------- VSUnit.h - Translate LLVM IR to VSUnit  -------*- C++ -*-===//
//
//                            The Verilog Backend
//
// Copyright: 2010 by Hongbin Zheng. all rights reserved.
// IMPORTANT: This software is supplied to you by Hongbin Zheng in consideration
// of your agreement to the following terms, and your use, installation, 
// modification or redistribution of this software constitutes acceptance
// of these terms.  If you do not agree with these terms, please do not use, 
// install, modify or redistribute this software. You may not redistribute, 
// install copy or modify this software without written permission from 
// Hongbin Zheng. 
//
//===----------------------------------------------------------------------===//
//
// This file define the VSUnit class, which represent the basic atom operation
// in hardware.
//
//===----------------------------------------------------------------------===//
//

#ifndef VBE_HARDWARE_ATOM_H
#define VBE_HARDWARE_ATOM_H

#include "vtm/VInstrInfo.h"
#include "vtm/FUInfo.h"

#include "llvm/Assembly/Writer.h"
#include "llvm/ADT/GraphTraits.h"
#include "llvm/ADT/DepthFirstIterator.h"
#include "llvm/ADT/DenseMap.h"
#include "llvm/ADT/PointerIntPair.h"
#include "llvm/ADT/PointerUnion.h"
#include "llvm/ADT/SmallVector.h"
#include "llvm/ADT/STLExtras.h"
#include "llvm/Support/raw_os_ostream.h"

#include <list>

namespace llvm {
class BitLevelInfo;
class FDSBase;
class FuncUnitId;
class VSUnit;
class VSchedGraph;
class VTargetMachine;

class MachineBasicBlock;
class MachineInstr;
class MachineOperand;

/// @brief Inline operation
class VDEdge {
public:
  enum VDEdgeTypes {
    edgeValDep,
    edgeMemDep,
    edgeCtrlDep
  };
private:
  const unsigned short EdgeType;
  VSUnit *Src;
  // The latancy of this edge.
  unsigned Latancy;
  // Iterate distance.
  unsigned ItDst : 31;
  bool IsBackEdge : 1;
  
  VDEdge(const VDEdge &);            // DO NOT IMPLEMENT
  void operator=(const VDEdge &);    // DO NOT IMPLEMENT

  friend class VSUnit;
  void setSrc(VSUnit *NewSrc) { Src = NewSrc; }
protected:
  VDEdge(enum VDEdgeTypes T, VSUnit *src, unsigned latancy, unsigned Dst,
         bool isBackEdge = false)
    : EdgeType(T), Src(src), Latancy(latancy), ItDst(Dst),
    IsBackEdge(isBackEdge) {
    assert((!isBackEdge || Dst != 0)
           && "Back edge must have a non-zero iterate distance!");
  }
public:
  unsigned getLatency() const { return Latancy; }

  unsigned getEdgeType() const { return EdgeType; }

  // The referenced value.
  VSUnit *getSrc() const { return Src; }
  VSUnit* operator->() const { return getSrc(); }
  //VSUnit* operator*() const { return getSrc(); }

  unsigned getItDst() const { return ItDst; }
  bool isBackEdge() const { return IsBackEdge; }

  virtual void print(raw_ostream &OS) const = 0;
};

template<class IteratorType, class NodeType>
class VSUnitDepIterator : public std::iterator<std::forward_iterator_tag,
                                               NodeType*, ptrdiff_t> {
    IteratorType I;   // std::vector<MSchedGraphEdge>::iterator or const_iterator
    typedef VSUnitDepIterator<IteratorType, NodeType> Self;
public:
  VSUnitDepIterator(IteratorType i) : I(i) {}

  bool operator==(const Self RHS) const { return I == RHS.I; }
  bool operator!=(const Self RHS) const { return I != RHS.I; }

  const Self &operator=(const Self &RHS) {
    I = RHS.I;
    return *this;
  }

  NodeType* operator*() const {
    return (*I)->getSrc();
  }
  NodeType* operator->() const { return operator*(); }

  Self& operator++() {                // Preincrement
    ++I;
    return *this;
  }
  VSUnitDepIterator operator++(int) { // Postincrement
    VSUnitDepIterator tmp = *this;
    ++*this;
    return tmp; 
  }

  VDEdge *getEdge() { return *I; }
  const VDEdge *getEdge() const { return *I; }
};

/// @brief Value Dependence Edge.
class VDValDep : public VDEdge {
public:
  enum ValDepTypes{
    Normal, Import, Export, PHI
  };
  VDValDep(VSUnit *Src, unsigned latancy, bool isSigned, enum ValDepTypes T)
    : VDEdge(edgeValDep, Src, latancy,  0), IsSigned(isSigned), DepType(T) {}

  bool isSigned() const { return IsSigned; }
  enum ValDepTypes getDepType() const { return DepType;}

  void print(raw_ostream &OS) const;

  /// Methods for support type inquiry through isa, cast, and dyn_cast:
  static inline bool classof(const VDValDep *A) { return true; }
  static inline bool classof(const VDEdge *A) {
    return A->getEdgeType() == edgeValDep;
  }

private:
  bool IsSigned;
  enum ValDepTypes DepType;
};

class VDCtrlDep : public VDEdge {
public:
  VDCtrlDep(VSUnit *Src, unsigned latancy)
    : VDEdge(edgeCtrlDep, Src, latancy, 0) {}

  void print(raw_ostream &OS) const;

  /// Methods for support type inquiry through isa, cast, and dyn_cast:
  static inline bool classof(const VDCtrlDep *A) { return true; }
  static inline bool classof(const VDEdge *A) {
    return A->getEdgeType() == edgeCtrlDep;
  }
};

class VDMemDep : public VDEdge {
public:
  enum MemDepTypes {
    TrueDep, AntiDep, OutputDep, NoDep
  };
private:
  enum MemDepTypes DepType;
public:
  VDMemDep(VSUnit *Src, unsigned latancy, bool isBackEdge,
           enum MemDepTypes DT, unsigned Dist)
    : VDEdge(edgeMemDep, Src, latancy, Dist, isBackEdge), DepType(DT) {}

  enum MemDepTypes getDepType() const { return DepType; }

  void print(raw_ostream &OS) const;

  /// Methods for support type inquiry through isa, cast, and dyn_cast:
  static inline bool classof(const VDCtrlDep *A) { return true; }
  static inline bool classof(const VDEdge *A) {
    return A->getEdgeType() == edgeMemDep;
  }
};

/// @brief Base Class of all hardware atom. 
class VSUnit {
  // TODO: typedef SlotType
  unsigned short SchedSlot;
  unsigned short InstIdx;
  unsigned FUNum;

  /// First of all, we schedule all atom base on dependence
  SmallVector<VDEdge*, 4> Deps;

  // The atoms that using this atom.
  std::list<VSUnit*> UseList;

  void addToUseList(VSUnit *User) {
    UseList.push_back(User);
  }

  VSUnit(const VSUnit&);            // DO NOT IMPLEMENT
  void operator=(const VSUnit&);  // DO NOT IMPLEMENT

  void setDep(VSUnitDepIterator<SmallVectorImpl<VDEdge*>::iterator, VSUnit> I,
              VSUnit *NewDep) {
      assert(I != dep_end() && "I out of range!");
      I->removeFromList(this);
      NewDep->addToUseList(this);
      // Setup the dependence list.
      I.getEdge()->setSrc(NewDep);
  }

  /// The corresponding Instructions - We may store several instruction inside
  /// the same schedule unit, so we can clamp them in a same slot.
  SmallVector<MachineInstr*, 2> Instrs;

  friend class VSchedGraph;

  // Create the entry node.
  VSUnit(unsigned short Idx) :SchedSlot(0), InstIdx(Idx), FUNum(0) {}

  VSUnit(MachineInstr **I, unsigned NumInstrs, unsigned short Idx,
         unsigned fuid = 0)
    : SchedSlot(0), InstIdx(Idx), FUNum(fuid),
    Instrs(I, I + NumInstrs) {}

public:
  static const unsigned short MaxSlot = ~0 >> 1;


  ~VSUnit() {
    std::for_each(Deps.begin(), Deps.end(), deleter<VDEdge>);
  }

  unsigned short getIdx() const { return InstIdx; }

  // Add a new depencence edge to the atom.
  void addDep(VDEdge *E) {
    E->getSrc()->addToUseList(this);
    Deps.push_back(E);
  }

  SmallVectorImpl<VDEdge*>::iterator edge_begin() { return Deps.begin(); }
  SmallVectorImpl<VDEdge*>::iterator edge_end() { return Deps.end(); }

  SmallVectorImpl<VDEdge*>::const_iterator edge_begin() const { return Deps.begin(); }
  SmallVectorImpl<VDEdge*>::const_iterator edge_end() const { return Deps.end(); }

  /// @name Operands
  //{
  VDEdge &getDep(unsigned i) const { return *Deps[i]; }

  typedef VSUnitDepIterator<SmallVectorImpl<VDEdge*>::iterator, VSUnit>
    dep_iterator;
  typedef VSUnitDepIterator<SmallVectorImpl<VDEdge*>::const_iterator, const VSUnit>
    const_dep_iterator;

  dep_iterator dep_begin() { return Deps.begin(); }
  dep_iterator dep_end() { return Deps.end(); }
  const_dep_iterator dep_begin() const { return Deps.begin(); }
  const_dep_iterator dep_end() const { return Deps.end(); }

  size_t getNumDeps() const { return Deps.size(); }
  bool dep_empty() const { return Deps.empty(); }
  // If the current atom depend on A?
  bool isDepOn(const VSUnit *A) const { return getDepIt(A) != dep_end(); }

  void replaceDep(VSUnit *From, VSUnit *To) {
    setDep(getDepIt(From), To);
  }

  void setDep(unsigned idx, VSUnit *NewDep) {
    // Update use list
    Deps[idx]->getSrc()->removeFromList(this);
    NewDep->addToUseList(this);
    // Setup the dependence list.
    Deps[idx]->setSrc(NewDep);
  }

  // If this Depend on A? return the position if found, return dep_end otherwise.
  const_dep_iterator getDepIt(const VSUnit *A) const {
    for (const_dep_iterator I = dep_begin(), E = dep_end(); I != E; ++I)
      if ((*I) == A)
        return I;

    return dep_end();
  }

  dep_iterator getDepIt(const VSUnit *A) {
    for (dep_iterator I = dep_begin(), E = dep_end(); I != E; ++I)
      if ((*I) == A)
        return I;
    
    return dep_end();
  }

  VDEdge *getEdgeFrom(const VSUnit *A) {
    assert(isDepOn(A) && "Current atom not depend on A!");
    return getDepIt(A).getEdge();
  }
  VDEdge *getEdgeFrom(const VSUnit *A) const {
    assert(isDepOn(A) && "Current atom not depend on A!");
    return getDepIt(A).getEdge();
  }
  //}

  /// @name Use
  //{
  typedef std::list<VSUnit*>::iterator use_iterator;
  typedef std::list<VSUnit*>::const_iterator const_use_iterator;
  use_iterator use_begin() { return UseList.begin(); }
  const_use_iterator use_begin() const { return UseList.begin(); }
  use_iterator use_end() { return UseList.end(); }
  const_use_iterator use_end() const { return UseList.end(); }

  VSUnit *use_back() { return UseList.back(); }
  VSUnit *use_back() const { return UseList.back(); }

  void removeFromList(VSUnit *User) {
    std::list<VSUnit*>::iterator at = std::find(UseList.begin(), UseList.end(),
      User);
    assert(at != UseList.end() && "Not in use list!");
    UseList.erase(at);
  }
  void dropAllReferences();
  void replaceAllUseBy(VSUnit *A);

  bool use_empty() { return UseList.empty(); }
  size_t getNumUses() const { return UseList.size(); }
  //}

  // Dirty Hack: Only return the first instruction.
  MachineInstr *getFirstInstr() const {
    if (isEntry()) return 0;

    return Instrs.front();
  }

  // If this Schedule Unit is just the place holder for the Entry node.
  bool isEntry() const { return Instrs.empty(); }

  unsigned getLatency() const {
    if (isEntry()) return 0;
  
    VTFInfo Info = *getFirstInstr();
    return Info.getLatency();
  }

  unsigned getSlot() const { return SchedSlot; }
  unsigned getFinSlot() const { return SchedSlot + getLatency(); }
  bool isScheduled() const { return SchedSlot != 0; }
  void scheduledTo(unsigned slot);
  void resetSchedule() { SchedSlot = 0; }

  typedef SmallVector<MachineInstr*, 2>::iterator instr_iterator;
  
  instr_iterator instr_begin() { return Instrs.begin(); }
  instr_iterator instr_end()   { return Instrs.end(); }

  typedef SmallVector<MachineInstr*, 2>::const_iterator const_instr_iterator;
  const_instr_iterator instr_begin() const { return Instrs.begin(); }
  const_instr_iterator instr_end()   const { return Instrs.end(); }

  unsigned getOpcode() const;
  VFUs::FUTypes getFUType() const;
  unsigned getFUNum() const { return FUNum; }
  FuncUnitId getFUId() const {
    return FuncUnitId(getFUType(), getFUNum());
  }

  /// print - Print out the internal representation of this atom to the
  /// specified stream.  This should really only be used for debugging
  /// purposes.
  void print(raw_ostream &OS) const;

  /// dump - This method is used for debugging.
  ///
  void dump() const;
};

template<> struct GraphTraits<Inverse<VSUnit*> > {
  typedef VSUnit NodeType;
  typedef VSUnit::dep_iterator ChildIteratorType;
  static NodeType *getEntryNode(NodeType* N) { return N; }
  static inline ChildIteratorType child_begin(NodeType *N) {
    return N->dep_begin();
  }
  static inline ChildIteratorType child_end(NodeType *N) {
    return N->dep_end();
  }
};
template<> struct GraphTraits<Inverse<const VSUnit*> > {
  typedef const VSUnit NodeType;
  typedef VSUnit::const_dep_iterator ChildIteratorType;
  static NodeType *getEntryNode(NodeType* N) { return N; }
  static inline ChildIteratorType child_begin(NodeType *N) {
    return N->dep_begin();
  }
  static inline ChildIteratorType child_end(NodeType *N) {
    return N->dep_end();
  }
};
template<> struct GraphTraits<VSUnit*> {
  typedef VSUnit NodeType;
  typedef VSUnit::use_iterator ChildIteratorType;
  static NodeType *getEntryNode(NodeType* N) { return N; }
  static inline ChildIteratorType child_begin(NodeType *N) {
    return N->use_begin();
  }
  static inline ChildIteratorType child_end(NodeType *N) {
    return N->use_end();
  }
};
template<> struct GraphTraits<const VSUnit*> {
  typedef const VSUnit NodeType;
  typedef VSUnit::const_use_iterator ChildIteratorType;
  static NodeType *getEntryNode(NodeType* N) { return N; }
  static inline ChildIteratorType child_begin(NodeType *N) {
    return N->use_begin();
  }
  static inline ChildIteratorType child_end(NodeType *N) {
    return N->use_end();
  }
};

// Use tree iterator.
typedef df_iterator<VSUnit*, SmallPtrSet<VSUnit*, 8>, false,
  GraphTraits<VSUnit*> > usetree_iterator;
typedef df_iterator<const VSUnit*, SmallPtrSet<const VSUnit*, 8>, false,
  GraphTraits<const VSUnit*> > const_usetree_iterator;

// Predecessor tree iterator, travel the tree from exit node.
typedef df_iterator<VSUnit*, SmallPtrSet<VSUnit*, 8>, false,
  GraphTraits<Inverse<VSUnit*> > > deptree_iterator;

typedef df_iterator<const VSUnit*, SmallPtrSet<const VSUnit*, 8>, false,
  GraphTraits<Inverse<const VSUnit*> > > const_deptree_iterator;


class VSchedGraph {
public:
  typedef std::vector<VSUnit*> SUnitVecTy;
private:
  const VTargetMachine &TM;
  MachineBasicBlock *MBB;
  SUnitVecTy SUnits;
  // The number of schedule unit.
  unsigned SUCount;

  const unsigned startSlot;
  // The schedule unit that jump back to current fsm state.
  PointerIntPair<MachineInstr*, 1, bool> LoopOp;

  SmallVector<MachineInstr*, 4> Terms;

  /// Scheduling implementation.
  void scheduleLinear();
  void scheduleLoop();

  typedef DenseMap<const MachineInstr*, VSUnit*> SUnitMapType;
  SUnitMapType InstToSUnits;

  bool trySetLoopOp(VTFInfo &VTID);

  unsigned computeRecMII();
  unsigned computeResMII();
  unsigned computeMII();

  void addSUnit(VSUnit *SU) {
    SUnits.push_back(SU);
    for (VSUnit::instr_iterator I = SU->instr_begin(), E = SU->instr_end();
         I != E; ++I) {
      MachineInstr *MI = *I;
      SUnitMapType::iterator where;
      bool inserted;
      tie(where, inserted) = InstToSUnits.insert(std::make_pair(MI, SU));
      assert(inserted && "Mapping from I already exist!");
    }
  }

  VSUnit *createEntry() {
    VSUnit *Entry = new VSUnit(SUCount);
    ++SUCount;

    addSUnit(Entry);
    return Entry;
  }

public:
  VSchedGraph(const VTargetMachine &Target, MachineBasicBlock *MachBB,
              bool HaveLoopOp, unsigned short StartSlot)
    : TM(Target), MBB(MachBB), SUCount(0), startSlot(StartSlot),
      LoopOp(0, HaveLoopOp) {
    // Create a dummy entry node.
    (void) createEntry();
  }

  ~VSchedGraph() {
    std::for_each(SUnits.begin(), SUnits.end(), deleter<VSUnit>);
  }

  VSUnit *createVSUnit(MachineInstr **I, unsigned NumInsts, unsigned fuid = 0) {
    VSUnit *SU = new VSUnit(I, NumInsts, SUCount, fuid);
    ++SUCount;

    // If pipeline is not enable, we need to detected self enable for exit
    // roots.
    addSUnit(SU);
    return SU;
  }

  bool eatTerminator(VTFInfo VTID) {
    if (!VTID->isTerminator())
      return false;

    // Do not eat the current instruction as terminator if it is jumping back
    // to the current state and we want to pipeline the state.
    if (trySetLoopOp(VTID) && enablePipeLine())
      return false;
    
    Terms.push_back(&VTID.get());
    return true;
  }

  SmallVectorImpl<MachineInstr*> &getTerms() { return Terms; }

  MachineBasicBlock *getMachineBasicBlock() const { return MBB; }
  MachineBasicBlock *operator->() const { return getMachineBasicBlock(); }

  /// Mapping machine instruction to schedule unit, this will help us build the
  /// the dependences between schedule unit based on dependences between machine
  /// instructions.
  VSUnit *lookupSUnit(const MachineInstr *MI) const {
    SUnitMapType::const_iterator At = InstToSUnits.find(MI);
    return At != InstToSUnits.end() ? At->second : 0;
  }

  /// @name Roots
  //{
  VSUnit *getEntryRoot() const { return SUnits.front(); }
  VSUnit *getExitRoot() const { return SUnits.back(); }
  //}

  /// iterator/begin/end - Iterate over all schedule unit in the graph.
  typedef SUnitVecTy::iterator iterator;
  iterator begin()  { return SUnits.begin(); }
  iterator end()    { return SUnits.end(); }

  typedef SUnitVecTy::const_iterator const_iterator;
  const_iterator begin() const { return SUnits.begin(); }
  const_iterator end()   const { return SUnits.end(); }

  typedef SUnitVecTy::reverse_iterator reverse_iterator;
  reverse_iterator rbegin()  { return SUnits.rbegin(); }
  reverse_iterator rend()    { return SUnits.rend(); }

  typedef SUnitVecTy::const_reverse_iterator const_reverse_iterator;
  const_reverse_iterator rbegin() const { return SUnits.rbegin(); }
  const_reverse_iterator rend()   const { return SUnits.rend(); }

  void eraseSUnit(VSUnit *A) {
    iterator at = std::find(begin(), end(), A);
    assert(at != end() && "Can not find atom!");
    SUnits.erase(at);

    assert((std::find(usetree_iterator::begin(getEntryRoot()),
                      usetree_iterator::end(getEntryRoot()), A)
            == usetree_iterator::end(getEntryRoot())) && "Who using dead atom?");
  }

  size_t getNumSUnits() const { return SUnits.size(); }

  void resetSchedule() {
    for (iterator I = begin(), E = end(); I != E; ++I)
      (*I)->resetSchedule();
    getEntryRoot()->scheduledTo(startSlot);
  }

  unsigned getStartSlot() const { return getEntryRoot()->getSlot(); }
  unsigned getEndSlot() const { return getExitRoot()->getSlot(); }
  unsigned getTotalSlot() const { return getEndSlot() - getStartSlot() + 1; }

  // II for Modulo schedule
  bool isPipelined() const {
    return getII() != 0 && getII() != getTotalSlot() + 1;
  }

  unsigned getIISlot() const {
    if (VSUnit *SE = getLoopOp())
      return SE->getSlot();
    
    return 0;
  }
  unsigned getII() const { return getIISlot() - getStartSlot() + 1; }

  bool enablePipeLine() const {
    return LoopOp.getInt();
  }

  bool hasLoopOp() const { return LoopOp.getPointer() != 0; }
  VSUnit *getLoopOp() const {
    return lookupSUnit(LoopOp.getPointer());
  }

  void print(raw_ostream &OS) const;
  void dump() const;
  void viewGraph();

  /// @name Scheduling
  //{
  // Sort the schedule units base on the order of underlying instruction.
  void preSchedTopSort();

  void schedule();
  
  MachineBasicBlock *emitSchedule(BitLevelInfo &BLI);
  //}
};


template <> struct GraphTraits<VSchedGraph*> : public GraphTraits<VSUnit*> {
  typedef VSchedGraph::iterator nodes_iterator;
  static nodes_iterator nodes_begin(VSchedGraph *G) {
    return G->begin();
  }
  static nodes_iterator nodes_end(VSchedGraph *G) {
    return G->end();
  }
};

} // end namespace

#endif
