-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity kernel_cholesky_0 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    matrixAStrm_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    matrixAStrm_empty_n : IN STD_LOGIC;
    matrixAStrm_read : OUT STD_LOGIC;
    matrixLStrm_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    matrixLStrm_full_n : IN STD_LOGIC;
    matrixLStrm_write : OUT STD_LOGIC;
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of kernel_cholesky_0 is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "kernel_cholesky_0_kernel_cholesky_0,hls_ip_2024_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=7.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.280813,HLS_SYN_LAT=256,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=3469,HLS_SYN_LUT=6158,HLS_VERSION=2024_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_reg_70 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal A_re_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal A_re_ce0 : STD_LOGIC;
    signal A_re_we0 : STD_LOGIC;
    signal A_re_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_im_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal A_im_ce0 : STD_LOGIC;
    signal A_im_we0 : STD_LOGIC;
    signal A_im_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal L_re_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal L_re_ce0 : STD_LOGIC;
    signal L_re_we0 : STD_LOGIC;
    signal L_re_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal L_re_ce1 : STD_LOGIC;
    signal L_re_we1 : STD_LOGIC;
    signal L_im_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal L_im_ce0 : STD_LOGIC;
    signal L_im_we0 : STD_LOGIC;
    signal L_im_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal L_im_ce1 : STD_LOGIC;
    signal L_im_we1 : STD_LOGIC;
    signal grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44_ap_start : STD_LOGIC;
    signal grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44_ap_done : STD_LOGIC;
    signal grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44_ap_idle : STD_LOGIC;
    signal grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44_ap_ready : STD_LOGIC;
    signal grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44_matrixAStrm_read : STD_LOGIC;
    signal grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44_A_re_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44_A_re_ce0 : STD_LOGIC;
    signal grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44_A_re_we0 : STD_LOGIC;
    signal grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44_A_re_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44_A_im_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44_A_im_ce0 : STD_LOGIC;
    signal grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44_A_im_we0 : STD_LOGIC;
    signal grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44_A_im_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_ap_start : STD_LOGIC;
    signal grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_ap_done : STD_LOGIC;
    signal grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_ap_idle : STD_LOGIC;
    signal grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_ap_ready : STD_LOGIC;
    signal grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_A_re_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_A_re_ce0 : STD_LOGIC;
    signal grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_A_im_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_A_im_ce0 : STD_LOGIC;
    signal grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_L_re_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_L_re_ce0 : STD_LOGIC;
    signal grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_L_re_we0 : STD_LOGIC;
    signal grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_L_re_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_L_re_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_L_re_ce1 : STD_LOGIC;
    signal grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_L_re_we1 : STD_LOGIC;
    signal grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_L_re_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_L_im_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_L_im_ce0 : STD_LOGIC;
    signal grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_L_im_we0 : STD_LOGIC;
    signal grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_L_im_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_L_im_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_L_im_ce1 : STD_LOGIC;
    signal grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_L_im_we1 : STD_LOGIC;
    signal grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_L_im_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_fu_62_ap_start : STD_LOGIC;
    signal grp_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_fu_62_ap_done : STD_LOGIC;
    signal grp_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_fu_62_ap_idle : STD_LOGIC;
    signal grp_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_fu_62_ap_ready : STD_LOGIC;
    signal grp_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_fu_62_matrixLStrm_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_fu_62_matrixLStrm_write : STD_LOGIC;
    signal grp_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_fu_62_L_re_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_fu_62_L_re_ce0 : STD_LOGIC;
    signal grp_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_fu_62_L_im_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_fu_62_L_im_ce0 : STD_LOGIC;
    signal grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_fu_62_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component kernel_cholesky_0_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        matrixAStrm_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        matrixAStrm_empty_n : IN STD_LOGIC;
        matrixAStrm_read : OUT STD_LOGIC;
        A_re_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_re_ce0 : OUT STD_LOGIC;
        A_re_we0 : OUT STD_LOGIC;
        A_re_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        A_im_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_im_ce0 : OUT STD_LOGIC;
        A_im_we0 : OUT STD_LOGIC;
        A_im_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        A_re_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_re_ce0 : OUT STD_LOGIC;
        A_re_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        A_im_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_im_ce0 : OUT STD_LOGIC;
        A_im_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        L_re_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        L_re_ce0 : OUT STD_LOGIC;
        L_re_we0 : OUT STD_LOGIC;
        L_re_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        L_re_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        L_re_ce1 : OUT STD_LOGIC;
        L_re_we1 : OUT STD_LOGIC;
        L_re_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        L_im_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        L_im_ce0 : OUT STD_LOGIC;
        L_im_we0 : OUT STD_LOGIC;
        L_im_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        L_im_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        L_im_ce1 : OUT STD_LOGIC;
        L_im_we1 : OUT STD_LOGIC;
        L_im_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component kernel_cholesky_0_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        matrixLStrm_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        matrixLStrm_full_n : IN STD_LOGIC;
        matrixLStrm_write : OUT STD_LOGIC;
        L_re_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        L_re_ce0 : OUT STD_LOGIC;
        L_re_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        L_im_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        L_im_ce0 : OUT STD_LOGIC;
        L_im_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component kernel_cholesky_0_A_re_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component kernel_cholesky_0_L_re_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    A_re_U : component kernel_cholesky_0_A_re_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A_re_address0,
        ce0 => A_re_ce0,
        we0 => A_re_we0,
        d0 => grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44_A_re_d0,
        q0 => A_re_q0);

    A_im_U : component kernel_cholesky_0_A_re_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A_im_address0,
        ce0 => A_im_ce0,
        we0 => A_im_we0,
        d0 => grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44_A_im_d0,
        q0 => A_im_q0);

    L_re_U : component kernel_cholesky_0_L_re_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => L_re_address0,
        ce0 => L_re_ce0,
        we0 => L_re_we0,
        d0 => grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_L_re_d0,
        q0 => L_re_q0,
        address1 => grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_L_re_address1,
        ce1 => L_re_ce1,
        we1 => L_re_we1,
        d1 => grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_L_re_d1);

    L_im_U : component kernel_cholesky_0_L_re_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => L_im_address0,
        ce0 => L_im_ce0,
        we0 => L_im_we0,
        d0 => grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_L_im_d0,
        q0 => L_im_q0,
        address1 => grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_L_im_address1,
        ce1 => L_im_ce1,
        we1 => L_im_we1,
        d1 => grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_L_im_d1);

    grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44 : component kernel_cholesky_0_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44_ap_start,
        ap_done => grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44_ap_done,
        ap_idle => grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44_ap_idle,
        ap_ready => grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44_ap_ready,
        matrixAStrm_dout => matrixAStrm_dout,
        matrixAStrm_empty_n => matrixAStrm_empty_n,
        matrixAStrm_read => grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44_matrixAStrm_read,
        A_re_address0 => grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44_A_re_address0,
        A_re_ce0 => grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44_A_re_ce0,
        A_re_we0 => grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44_A_re_we0,
        A_re_d0 => grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44_A_re_d0,
        A_im_address0 => grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44_A_im_address0,
        A_im_ce0 => grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44_A_im_ce0,
        A_im_we0 => grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44_A_im_we0,
        A_im_d0 => grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44_A_im_d0);

    grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54 : component kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_ap_start,
        ap_done => grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_ap_done,
        ap_idle => grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_ap_idle,
        ap_ready => grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_ap_ready,
        A_re_address0 => grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_A_re_address0,
        A_re_ce0 => grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_A_re_ce0,
        A_re_q0 => A_re_q0,
        A_im_address0 => grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_A_im_address0,
        A_im_ce0 => grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_A_im_ce0,
        A_im_q0 => A_im_q0,
        L_re_address0 => grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_L_re_address0,
        L_re_ce0 => grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_L_re_ce0,
        L_re_we0 => grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_L_re_we0,
        L_re_d0 => grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_L_re_d0,
        L_re_address1 => grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_L_re_address1,
        L_re_ce1 => grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_L_re_ce1,
        L_re_we1 => grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_L_re_we1,
        L_re_d1 => grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_L_re_d1,
        L_im_address0 => grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_L_im_address0,
        L_im_ce0 => grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_L_im_ce0,
        L_im_we0 => grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_L_im_we0,
        L_im_d0 => grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_L_im_d0,
        L_im_address1 => grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_L_im_address1,
        L_im_ce1 => grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_L_im_ce1,
        L_im_we1 => grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_L_im_we1,
        L_im_d1 => grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_L_im_d1,
        ap_return => grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_ap_return);

    grp_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_fu_62 : component kernel_cholesky_0_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_fu_62_ap_start,
        ap_done => grp_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_fu_62_ap_done,
        ap_idle => grp_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_fu_62_ap_idle,
        ap_ready => grp_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_fu_62_ap_ready,
        matrixLStrm_din => grp_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_fu_62_matrixLStrm_din,
        matrixLStrm_full_n => matrixLStrm_full_n,
        matrixLStrm_write => grp_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_fu_62_matrixLStrm_write,
        L_re_address0 => grp_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_fu_62_L_re_address0,
        L_re_ce0 => grp_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_fu_62_L_re_ce0,
        L_re_q0 => L_re_q0,
        L_im_address0 => grp_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_fu_62_L_im_address0,
        L_im_ce0 => grp_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_fu_62_L_im_ce0,
        L_im_q0 => L_im_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_ap_ready = ap_const_logic_1)) then 
                    grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44_ap_ready = ap_const_logic_1)) then 
                    grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_fu_62_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_fu_62_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_fu_62_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_fu_62_ap_ready = ap_const_logic_1)) then 
                    grp_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_fu_62_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                ret_reg_70 <= grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_ap_return;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state4, grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44_ap_done, grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_ap_done, grp_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_fu_62_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_fu_62_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;

    A_im_address0_assign_proc : process(ap_CS_fsm_state4, grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44_A_im_address0, grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_A_im_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            A_im_address0 <= grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_A_im_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            A_im_address0 <= grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44_A_im_address0;
        else 
            A_im_address0 <= "XXXX";
        end if; 
    end process;


    A_im_ce0_assign_proc : process(ap_CS_fsm_state4, grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44_A_im_ce0, grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_A_im_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            A_im_ce0 <= grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_A_im_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            A_im_ce0 <= grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44_A_im_ce0;
        else 
            A_im_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_im_we0_assign_proc : process(grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44_A_im_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            A_im_we0 <= grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44_A_im_we0;
        else 
            A_im_we0 <= ap_const_logic_0;
        end if; 
    end process;


    A_re_address0_assign_proc : process(ap_CS_fsm_state4, grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44_A_re_address0, grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_A_re_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            A_re_address0 <= grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_A_re_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            A_re_address0 <= grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44_A_re_address0;
        else 
            A_re_address0 <= "XXXX";
        end if; 
    end process;


    A_re_ce0_assign_proc : process(ap_CS_fsm_state4, grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44_A_re_ce0, grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_A_re_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            A_re_ce0 <= grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_A_re_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            A_re_ce0 <= grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44_A_re_ce0;
        else 
            A_re_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_re_we0_assign_proc : process(grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44_A_re_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            A_re_we0 <= grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44_A_re_we0;
        else 
            A_re_we0 <= ap_const_logic_0;
        end if; 
    end process;


    L_im_address0_assign_proc : process(ap_CS_fsm_state4, grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_L_im_address0, grp_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_fu_62_L_im_address0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            L_im_address0 <= grp_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_fu_62_L_im_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            L_im_address0 <= grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_L_im_address0;
        else 
            L_im_address0 <= "XXXX";
        end if; 
    end process;


    L_im_ce0_assign_proc : process(ap_CS_fsm_state4, grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_L_im_ce0, grp_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_fu_62_L_im_ce0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            L_im_ce0 <= grp_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_fu_62_L_im_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            L_im_ce0 <= grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_L_im_ce0;
        else 
            L_im_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    L_im_ce1_assign_proc : process(ap_CS_fsm_state4, grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_L_im_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            L_im_ce1 <= grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_L_im_ce1;
        else 
            L_im_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    L_im_we0_assign_proc : process(ap_CS_fsm_state4, grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_L_im_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            L_im_we0 <= grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_L_im_we0;
        else 
            L_im_we0 <= ap_const_logic_0;
        end if; 
    end process;


    L_im_we1_assign_proc : process(ap_CS_fsm_state4, grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_L_im_we1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            L_im_we1 <= grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_L_im_we1;
        else 
            L_im_we1 <= ap_const_logic_0;
        end if; 
    end process;


    L_re_address0_assign_proc : process(ap_CS_fsm_state4, grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_L_re_address0, grp_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_fu_62_L_re_address0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            L_re_address0 <= grp_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_fu_62_L_re_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            L_re_address0 <= grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_L_re_address0;
        else 
            L_re_address0 <= "XXXX";
        end if; 
    end process;


    L_re_ce0_assign_proc : process(ap_CS_fsm_state4, grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_L_re_ce0, grp_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_fu_62_L_re_ce0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            L_re_ce0 <= grp_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_fu_62_L_re_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            L_re_ce0 <= grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_L_re_ce0;
        else 
            L_re_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    L_re_ce1_assign_proc : process(ap_CS_fsm_state4, grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_L_re_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            L_re_ce1 <= grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_L_re_ce1;
        else 
            L_re_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    L_re_we0_assign_proc : process(ap_CS_fsm_state4, grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_L_re_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            L_re_we0 <= grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_L_re_we0;
        else 
            L_re_we0 <= ap_const_logic_0;
        end if; 
    end process;


    L_re_we1_assign_proc : process(ap_CS_fsm_state4, grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_L_re_we1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            L_re_we1 <= grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_L_re_we1;
        else 
            L_re_we1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44_ap_done)
    begin
        if ((grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_ap_done)
    begin
        if ((grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_fu_62_ap_done)
    begin
        if ((grp_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_fu_62_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(grp_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_fu_62_ap_done, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_fu_62_ap_done = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_fu_62_ap_done, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_fu_62_ap_done = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= ret_reg_70;
    grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_ap_start <= grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_ap_start_reg;
    grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44_ap_start <= grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44_ap_start_reg;
    grp_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_fu_62_ap_start <= grp_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_fu_62_ap_start_reg;
    matrixAStrm_read <= grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44_matrixAStrm_read;
    matrixLStrm_din <= grp_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_fu_62_matrixLStrm_din;
    matrixLStrm_write <= grp_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_fu_62_matrixLStrm_write;
end behav;
