Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.45 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.45 secs
 
--> Reading design: SB_DIVIDER.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SB_DIVIDER.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SB_DIVIDER"
Output Format                      : NGC
Target Device                      : xc3s200-4-pq208

---- Source Options
Top Module Name                    : SB_DIVIDER
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "SB_DIVIDER.v" in library work
Module <SB_DIVIDER> compiled
No errors in compilation
Analysis of file <"SB_DIVIDER.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <SB_DIVIDER> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <SB_DIVIDER>.
Module <SB_DIVIDER> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <SB_DIVIDER>.
    Related source file is "SB_DIVIDER.v".
    Found 1-bit register for signal <dv_by_zero>.
    Found 1-bit register for signal <overflow>.
    Found 32-bit register for signal <result>.
    Found 9-bit adder for signal <AUX_4$addsub0000> created at line 55.
    Found 47-bit register for signal <b_tmp>.
    Found 10-bit subtractor for signal <overflow$sub0000> created at line 55.
    Found 47-bit comparator greatequal for signal <result_28$cmp_ge0000> created at line 44.
    Found 6-bit comparator greatequal for signal <result_28$cmp_ge0001> created at line 43.
    Found 6-bit comparator lessequal for signal <result_28$cmp_le0000> created at line 43.
    Found 1-bit xor2 for signal <result_31$xor0000> created at line 56.
    Found 47-bit register for signal <tmp>.
    Found 47-bit subtractor for signal <tmp$addsub0000> created at line 45.
    Found 6-bit comparator greater for signal <tmp$cmp_gt0000> created at line 43.
    Found 6-bit comparator lessequal for signal <tmp$cmp_le0000> created at line 33.
    Found 47-bit comparator less for signal <tmp$cmp_lt0000> created at line 44.
    Found 6-bit comparator less for signal <tmp$cmp_lt0001> created at line 43.
    Summary:
	inferred 128 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   7 Comparator(s).
Unit <SB_DIVIDER> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 10-bit subtractor                                     : 1
 47-bit subtractor                                     : 1
 9-bit adder                                           : 2
# Registers                                            : 36
 1-bit register                                        : 34
 47-bit register                                       : 2
# Comparators                                          : 7
 47-bit comparator greatequal                          : 1
 47-bit comparator less                                : 1
 6-bit comparator greatequal                           : 1
 6-bit comparator greater                              : 1
 6-bit comparator less                                 : 1
 6-bit comparator lessequal                            : 2
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 47-bit subtractor                                     : 1
 9-bit adder                                           : 2
 9-bit subtractor                                      : 1
# Registers                                            : 128
 Flip-Flops                                            : 128
# Comparators                                          : 7
 47-bit comparator greatequal                          : 1
 47-bit comparator less                                : 1
 6-bit comparator greatequal                           : 1
 6-bit comparator greater                              : 1
 6-bit comparator less                                 : 1
 6-bit comparator lessequal                            : 2
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <SB_DIVIDER> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SB_DIVIDER, actual ratio is 8.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 128
 Flip-Flops                                            : 128

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : SB_DIVIDER.ngr
Top Level Output File Name         : SB_DIVIDER
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 105

Cell Usage :
# BELS                             : 444
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 160
#      LUT3                        : 78
#      LUT3_D                      : 1
#      LUT4                        : 43
#      LUT4_D                      : 1
#      MUXCY                       : 101
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 56
# FlipFlops/Latches                : 128
#      FDE                         : 47
#      FDRE                        : 81
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 104
#      IBUF                        : 70
#      OBUF                        : 34
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-4 

 Number of Slices:                      156  out of   1920     8%  
 Number of Slice Flip Flops:            126  out of   3840     3%  
 Number of 4 input LUTs:                284  out of   3840     7%  
 Number of IOs:                         105
 Number of bonded IOBs:                 105  out of    141    74%  
    IOB Flip Flops:                       2
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 128   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 11.049ns (Maximum Frequency: 90.502MHz)
   Minimum input arrival time before clock: 10.180ns
   Maximum output required time after clock: 7.552ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 11.049ns (frequency: 90.502MHz)
  Total number of paths / destination ports: 14155 / 195
-------------------------------------------------------------------------
Delay:               11.049ns (Levels of Logic = 49)
  Source:            tmp_0 (FF)
  Destination:       tmp_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: tmp_0 to tmp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.720   1.216  tmp_0 (tmp_0)
     LUT2:I0->O            1   0.551   0.000  Mcompar_tmp_cmp_lt0000_lut<0> (Mcompar_tmp_cmp_lt0000_lut<0>)
     MUXCY:S->O            1   0.500   0.000  Mcompar_tmp_cmp_lt0000_cy<0> (Mcompar_tmp_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmp_cmp_lt0000_cy<1> (Mcompar_tmp_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmp_cmp_lt0000_cy<2> (Mcompar_tmp_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmp_cmp_lt0000_cy<3> (Mcompar_tmp_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmp_cmp_lt0000_cy<4> (Mcompar_tmp_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmp_cmp_lt0000_cy<5> (Mcompar_tmp_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmp_cmp_lt0000_cy<6> (Mcompar_tmp_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmp_cmp_lt0000_cy<7> (Mcompar_tmp_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmp_cmp_lt0000_cy<8> (Mcompar_tmp_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmp_cmp_lt0000_cy<9> (Mcompar_tmp_cmp_lt0000_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmp_cmp_lt0000_cy<10> (Mcompar_tmp_cmp_lt0000_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmp_cmp_lt0000_cy<11> (Mcompar_tmp_cmp_lt0000_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmp_cmp_lt0000_cy<12> (Mcompar_tmp_cmp_lt0000_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmp_cmp_lt0000_cy<13> (Mcompar_tmp_cmp_lt0000_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmp_cmp_lt0000_cy<14> (Mcompar_tmp_cmp_lt0000_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmp_cmp_lt0000_cy<15> (Mcompar_tmp_cmp_lt0000_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmp_cmp_lt0000_cy<16> (Mcompar_tmp_cmp_lt0000_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmp_cmp_lt0000_cy<17> (Mcompar_tmp_cmp_lt0000_cy<17>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmp_cmp_lt0000_cy<18> (Mcompar_tmp_cmp_lt0000_cy<18>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmp_cmp_lt0000_cy<19> (Mcompar_tmp_cmp_lt0000_cy<19>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmp_cmp_lt0000_cy<20> (Mcompar_tmp_cmp_lt0000_cy<20>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmp_cmp_lt0000_cy<21> (Mcompar_tmp_cmp_lt0000_cy<21>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmp_cmp_lt0000_cy<22> (Mcompar_tmp_cmp_lt0000_cy<22>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmp_cmp_lt0000_cy<23> (Mcompar_tmp_cmp_lt0000_cy<23>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmp_cmp_lt0000_cy<24> (Mcompar_tmp_cmp_lt0000_cy<24>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmp_cmp_lt0000_cy<25> (Mcompar_tmp_cmp_lt0000_cy<25>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmp_cmp_lt0000_cy<26> (Mcompar_tmp_cmp_lt0000_cy<26>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmp_cmp_lt0000_cy<27> (Mcompar_tmp_cmp_lt0000_cy<27>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmp_cmp_lt0000_cy<28> (Mcompar_tmp_cmp_lt0000_cy<28>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmp_cmp_lt0000_cy<29> (Mcompar_tmp_cmp_lt0000_cy<29>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmp_cmp_lt0000_cy<30> (Mcompar_tmp_cmp_lt0000_cy<30>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmp_cmp_lt0000_cy<31> (Mcompar_tmp_cmp_lt0000_cy<31>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmp_cmp_lt0000_cy<32> (Mcompar_tmp_cmp_lt0000_cy<32>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmp_cmp_lt0000_cy<33> (Mcompar_tmp_cmp_lt0000_cy<33>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmp_cmp_lt0000_cy<34> (Mcompar_tmp_cmp_lt0000_cy<34>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmp_cmp_lt0000_cy<35> (Mcompar_tmp_cmp_lt0000_cy<35>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmp_cmp_lt0000_cy<36> (Mcompar_tmp_cmp_lt0000_cy<36>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmp_cmp_lt0000_cy<37> (Mcompar_tmp_cmp_lt0000_cy<37>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmp_cmp_lt0000_cy<38> (Mcompar_tmp_cmp_lt0000_cy<38>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmp_cmp_lt0000_cy<39> (Mcompar_tmp_cmp_lt0000_cy<39>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmp_cmp_lt0000_cy<40> (Mcompar_tmp_cmp_lt0000_cy<40>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmp_cmp_lt0000_cy<41> (Mcompar_tmp_cmp_lt0000_cy<41>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmp_cmp_lt0000_cy<42> (Mcompar_tmp_cmp_lt0000_cy<42>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmp_cmp_lt0000_cy<43> (Mcompar_tmp_cmp_lt0000_cy<43>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmp_cmp_lt0000_cy<44> (Mcompar_tmp_cmp_lt0000_cy<44>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmp_cmp_lt0000_cy<45> (Mcompar_tmp_cmp_lt0000_cy<45>)
     MUXCY:CI->O          31   0.303   1.873  Mcompar_tmp_cmp_lt0000_cy<46> (Mcompar_tmp_cmp_lt0000_cy<46>)
     LUT4:I3->O           32   0.551   1.853  tmp_not00011_1 (tmp_not00011)
     FDRE:CE                   0.602          tmp_0
    ----------------------------------------
    Total                     11.049ns (6.107ns logic, 4.942ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2768 / 337
-------------------------------------------------------------------------
Offset:              10.180ns (Levels of Logic = 4)
  Source:            cnt<2> (PAD)
  Destination:       tmp_0 (FF)
  Destination Clock: clk rising

  Data Path: cnt<2> to tmp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            24   0.821   1.865  cnt_2_IBUF (cnt_2_IBUF)
     LUT3:I2->O            1   0.551   0.827  b_tmp_mux0000<24>1_SW0 (N48)
     LUT4:I3->O           96   0.551   2.559  b_tmp_mux0000<24>1 (N01)
     LUT4:I0->O           32   0.551   1.853  tmp_not00011_1 (tmp_not00011)
     FDRE:CE                   0.602          tmp_0
    ----------------------------------------
    Total                     10.180ns (3.076ns logic, 7.104ns route)
                                       (30.2% logic, 69.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 34 / 34
-------------------------------------------------------------------------
Offset:              7.552ns (Levels of Logic = 1)
  Source:            result_23 (FF)
  Destination:       result<23> (PAD)
  Source Clock:      clk rising

  Data Path: result_23 to result<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            15   0.720   1.188  result_23 (result_23)
     OBUF:I->O                 5.644          result_23_OBUF (result<23>)
    ----------------------------------------
    Total                      7.552ns (6.364ns logic, 1.188ns route)
                                       (84.3% logic, 15.7% route)

=========================================================================


Total REAL time to Xst completion: 43.00 secs
Total CPU time to Xst completion: 42.90 secs
 
--> 

Total memory usage is 337456 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

