#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5b2af66399f0 .scope module, "processor_tb" "processor_tb" 2 2;
 .timescale -9 -12;
S_0x5b2af6639da0 .scope module, "myProcessor" "processor" 2 13, 3 1 0, S_0x5b2af66399f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "initial_pc";
L_0x5b2af66681c0 .functor BUFZ 32, v0x5b2af6665080_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5b2af6668230 .functor BUFZ 32, v0x5b2af66653f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5b2af66682d0 .functor BUFZ 32, v0x5b2af6664a60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5b2af6668370 .functor BUFZ 32, v0x5b2af6664f00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5b2af6668460 .functor BUFZ 32, v0x5b2af6665200_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5b2af6668500 .functor BUFZ 32, v0x5b2af66655e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5b2af66685e0 .functor BUFZ 32, v0x5b2af6664c20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5b2af6668650 .functor BUFZ 32, v0x5b2af66668e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5b2af6668760 .functor BUFZ 32, v0x5b2af6666a90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5b2af6668990 .functor BUFZ 32, v0x5b2af6666360_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5b2af6664a60_0 .var "ADDI_in", 31 0;
v0x5b2af6664b60_0 .net "ADDI_in_wire", 31 0, L_0x5b2af66682d0;  1 drivers
v0x5b2af6664c20_0 .var "ADDI_out", 31 0;
RS_0x7aadfc698228 .resolv tri, v0x5b2af665f280_0, L_0x5b2af66685e0;
v0x5b2af6664ce0_0 .net8 "ADDI_out_wire", 31 0, RS_0x7aadfc698228;  2 drivers
v0x5b2af6664df0_0 .var "ALU_Sel", 2 0;
v0x5b2af6664f00_0 .var "ALU_out", 31 0;
RS_0x7aadfc6984c8 .resolv tri, v0x5b2af66600a0_0, L_0x5b2af6668370;
v0x5b2af6664fc0_0 .net8 "ALU_out_wire", 31 0, RS_0x7aadfc6984c8;  2 drivers
v0x5b2af6665080_0 .var "ANDI_in", 31 0;
v0x5b2af6665140_0 .net "ANDI_in_wire", 31 0, L_0x5b2af66681c0;  1 drivers
v0x5b2af6665200_0 .var "ANDI_out", 31 0;
RS_0x7aadfc698648 .resolv tri, v0x5b2af6660c30_0, L_0x5b2af6668460;
v0x5b2af66652e0_0 .net8 "ANDI_out_wire", 31 0, RS_0x7aadfc698648;  2 drivers
v0x5b2af66653f0_0 .var "ORI_in", 31 0;
v0x5b2af66654d0_0 .net "ORI_in_wire", 31 0, L_0x5b2af6668230;  1 drivers
v0x5b2af66655e0_0 .var "ORI_out", 31 0;
RS_0x7aadfc698918 .resolv tri, v0x5b2af6662450_0, L_0x5b2af6668500;
v0x5b2af66656c0_0 .net8 "ORI_out_wire", 31 0, RS_0x7aadfc698918;  2 drivers
v0x5b2af66657d0_0 .var "a", 31 0;
v0x5b2af6665890_0 .var "b", 31 0;
v0x5b2af6665a40_0 .var "base", 4 0;
v0x5b2af6665b00_0 .net "clk", 0 0, v0x5b2af6661780_0;  1 drivers
v0x5b2af6665ba0_0 .var "funct", 5 0;
v0x5b2af6665c60_0 .net "immediate_wire", 15 0, L_0x5b2af6668820;  1 drivers
L_0x7aadfc64f0f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b2af6665d20_0 .net "initial_pc", 31 0, L_0x7aadfc64f0f0;  1 drivers
v0x5b2af6665e00_0 .net "instruction", 31 0, v0x5b2af66631f0_0;  1 drivers
v0x5b2af6665ec0_0 .net "instruction_wire", 0 0, L_0x5b2af66688c0;  1 drivers
v0x5b2af6665f60_0 .var "mem_address", 31 0;
v0x5b2af6666020_0 .var "mem_data", 31 0;
v0x5b2af66660f0_0 .var "opcode", 5 0;
v0x5b2af66661b0_0 .var "pc", 31 0;
v0x5b2af66662a0_0 .var "rd", 4 0;
v0x5b2af6666360_0 .var "read_data", 31 0;
RS_0x7aadfc6980a8 .resolv tri, v0x5b2af660fa20_0, L_0x5b2af6668990;
v0x5b2af6666440_0 .net8 "read_data_wire", 31 0, RS_0x7aadfc6980a8;  2 drivers
v0x5b2af6666530_0 .var "read_reg1", 4 0;
v0x5b2af6666600_0 .var "read_reg2", 4 0;
v0x5b2af66668e0_0 .var "reg_data1", 31 0;
RS_0x7aadfc699278 .resolv tri, v0x5b2af6663e20_0, L_0x5b2af6668650;
v0x5b2af66669a0_0 .net8 "reg_data1_wire", 31 0, RS_0x7aadfc699278;  2 drivers
v0x5b2af6666a90_0 .var "reg_data2", 31 0;
RS_0x7aadfc6992a8 .resolv tri, v0x5b2af6663f00_0, L_0x5b2af6668760;
v0x5b2af6666b50_0 .net8 "reg_data2_wire", 31 0, RS_0x7aadfc6992a8;  2 drivers
v0x5b2af6666c40_0 .var "rs", 4 0;
v0x5b2af6666d00_0 .var "rt", 4 0;
v0x5b2af6666de0_0 .var "write_data", 31 0;
v0x5b2af6666ed0_0 .var "write_enable_mem", 0 0;
v0x5b2af6666fa0_0 .var "write_enable_reg", 0 0;
v0x5b2af6667070_0 .var "write_reg", 4 0;
E_0x5b2af66131a0/0 .event edge, v0x5b2af66630f0_0, v0x5b2af66660f0_0, v0x5b2af6666c40_0, v0x5b2af6666d00_0;
E_0x5b2af66131a0/1 .event edge, v0x5b2af66668e0_0, v0x5b2af6666a90_0, v0x5b2af66662a0_0, v0x5b2af6665ba0_0;
E_0x5b2af66131a0/2 .event edge, v0x5b2af665ffa0_0, v0x5b2af6660270_0, v0x5b2af6664f00_0, v0x5b2af6664c20_0;
E_0x5b2af66131a0/3 .event edge, v0x5b2af6665a40_0, v0x5b2af6666360_0, v0x5b2af66637a0_0;
E_0x5b2af66131a0 .event/or E_0x5b2af66131a0/0, E_0x5b2af66131a0/1, E_0x5b2af66131a0/2, E_0x5b2af66131a0/3;
E_0x5b2af6613620 .event posedge, v0x5b2af6661780_0;
L_0x5b2af6668820 .part v0x5b2af66631f0_0, 0, 16;
L_0x5b2af66688c0 .part v0x5b2af66631f0_0, 0, 1;
S_0x5b2af663a150 .scope module, "mem" "memoryFile" 3 25, 4 1 0, S_0x5b2af6639da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 32 "write_data";
    .port_info 3 /OUTPUT 32 "read_data";
v0x5b2af660fea0_0 .net *"_ivl_2", 0 0, L_0x5b2af6667200;  1 drivers
v0x5b2af66101a0_0 .net "address", 31 0, v0x5b2af6665f60_0;  1 drivers
v0x5b2af660fba0_0 .var/i "i", 31 0;
v0x5b2af660fd20 .array "memory", 255 0, 31 0;
v0x5b2af660fa20_0 .var "read_data", 31 0;
v0x5b2af65f6040_0 .net "write_data", 31 0, v0x5b2af6666020_0;  1 drivers
v0x5b2af65f49d0_0 .net "write_enable", 0 0, v0x5b2af6666ed0_0;  1 drivers
E_0x5b2af6613d60 .event edge, v0x5b2af65f49d0_0;
E_0x5b2af65dbbf0 .event edge, L_0x5b2af6667200;
L_0x5b2af6667200 .reduce/nor v0x5b2af6666ed0_0;
S_0x5b2af663a500 .scope module, "myADDI" "addi" 3 31, 5 1 0, S_0x5b2af6639da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "reg_in";
    .port_info 1 /OUTPUT 32 "reg_out";
    .port_info 2 /INPUT 16 "immediate";
v0x5b2af665f580_0 .net *"_ivl_1", 0 0, L_0x5b2af6667790;  1 drivers
v0x5b2af665f680_0 .net *"_ivl_2", 15 0, L_0x5b2af6667830;  1 drivers
v0x5b2af665f760_0 .net "immediate", 15 0, L_0x5b2af6668820;  alias, 1 drivers
v0x5b2af665f820_0 .net "reg_in", 31 0, L_0x5b2af66682d0;  alias, 1 drivers
v0x5b2af665f8e0_0 .net8 "reg_out", 31 0, RS_0x7aadfc698228;  alias, 2 drivers
v0x5b2af665f9d0_0 .net "sign_extended_value", 31 0, L_0x5b2af6667b30;  1 drivers
L_0x5b2af6667790 .part L_0x5b2af6668820, 15, 1;
LS_0x5b2af6667830_0_0 .concat [ 1 1 1 1], L_0x5b2af6667790, L_0x5b2af6667790, L_0x5b2af6667790, L_0x5b2af6667790;
LS_0x5b2af6667830_0_4 .concat [ 1 1 1 1], L_0x5b2af6667790, L_0x5b2af6667790, L_0x5b2af6667790, L_0x5b2af6667790;
LS_0x5b2af6667830_0_8 .concat [ 1 1 1 1], L_0x5b2af6667790, L_0x5b2af6667790, L_0x5b2af6667790, L_0x5b2af6667790;
LS_0x5b2af6667830_0_12 .concat [ 1 1 1 1], L_0x5b2af6667790, L_0x5b2af6667790, L_0x5b2af6667790, L_0x5b2af6667790;
L_0x5b2af6667830 .concat [ 4 4 4 4], LS_0x5b2af6667830_0_0, LS_0x5b2af6667830_0_4, LS_0x5b2af6667830_0_8, LS_0x5b2af6667830_0_12;
L_0x5b2af6667b30 .concat [ 16 16 0 0], L_0x5b2af6668820, L_0x5b2af6667830;
S_0x5b2af663a8b0 .scope module, "myALU" "alu" 5 6, 6 1 0, S_0x5b2af663a500;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "ALU_Sel";
    .port_info 3 /OUTPUT 32 "ALU_Out";
P_0x5b2af662bc00 .param/l "ADD" 0 6 2, C4<000>;
P_0x5b2af662bc40 .param/l "AND" 0 6 4, C4<010>;
P_0x5b2af662bc80 .param/l "MUL" 0 6 3, C4<001>;
P_0x5b2af662bcc0 .param/l "NOR" 0 6 7, C4<101>;
P_0x5b2af662bd00 .param/l "OR" 0 6 5, C4<011>;
P_0x5b2af662bd40 .param/l "SLL" 0 6 8, C4<110>;
P_0x5b2af662bd80 .param/l "SRL" 0 6 9, C4<111>;
P_0x5b2af662bdc0 .param/l "XOR" 0 6 6, C4<100>;
v0x5b2af665f180_0 .net "A", 31 0, L_0x5b2af66682d0;  alias, 1 drivers
v0x5b2af665f280_0 .var "ALU_Out", 31 0;
L_0x7aadfc64f060 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5b2af665f360_0 .net "ALU_Sel", 2 0, L_0x7aadfc64f060;  1 drivers
v0x5b2af665f420_0 .net "B", 31 0, L_0x5b2af6667b30;  alias, 1 drivers
E_0x5b2af66457b0 .event edge, v0x5b2af665f360_0, v0x5b2af665f180_0, v0x5b2af665f420_0;
S_0x5b2af663b520 .scope module, "myALU" "alu" 3 29, 6 1 0, S_0x5b2af6639da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "ALU_Sel";
    .port_info 3 /OUTPUT 32 "ALU_Out";
P_0x5b2af6630090 .param/l "ADD" 0 6 2, C4<000>;
P_0x5b2af66300d0 .param/l "AND" 0 6 4, C4<010>;
P_0x5b2af6630110 .param/l "MUL" 0 6 3, C4<001>;
P_0x5b2af6630150 .param/l "NOR" 0 6 7, C4<101>;
P_0x5b2af6630190 .param/l "OR" 0 6 5, C4<011>;
P_0x5b2af66301d0 .param/l "SLL" 0 6 8, C4<110>;
P_0x5b2af6630210 .param/l "SRL" 0 6 9, C4<111>;
P_0x5b2af6630250 .param/l "XOR" 0 6 6, C4<100>;
v0x5b2af665ffa0_0 .net "A", 31 0, v0x5b2af66657d0_0;  1 drivers
v0x5b2af66600a0_0 .var "ALU_Out", 31 0;
v0x5b2af6660180_0 .net "ALU_Sel", 2 0, v0x5b2af6664df0_0;  1 drivers
v0x5b2af6660270_0 .net "B", 31 0, v0x5b2af6665890_0;  1 drivers
E_0x5b2af6645770 .event edge, v0x5b2af6660180_0, v0x5b2af665ffa0_0, v0x5b2af6660270_0;
S_0x5b2af6639640 .scope module, "myANDI" "andi" 3 30, 7 1 0, S_0x5b2af6639da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "reg_in";
    .port_info 1 /OUTPUT 32 "reg_out";
    .port_info 2 /INPUT 16 "immediate";
v0x5b2af6660f90_0 .net *"_ivl_1", 0 0, L_0x5b2af6667320;  1 drivers
v0x5b2af6661090_0 .net *"_ivl_2", 15 0, L_0x5b2af66673c0;  1 drivers
v0x5b2af6661170_0 .net "immediate", 15 0, L_0x5b2af6668820;  alias, 1 drivers
v0x5b2af6661240_0 .net "reg_in", 31 0, L_0x5b2af66681c0;  alias, 1 drivers
v0x5b2af6661310_0 .net8 "reg_out", 31 0, RS_0x7aadfc698648;  alias, 2 drivers
v0x5b2af6661400_0 .net "sign_extended_value", 31 0, L_0x5b2af66676a0;  1 drivers
L_0x5b2af6667320 .part L_0x5b2af6668820, 15, 1;
LS_0x5b2af66673c0_0_0 .concat [ 1 1 1 1], L_0x5b2af6667320, L_0x5b2af6667320, L_0x5b2af6667320, L_0x5b2af6667320;
LS_0x5b2af66673c0_0_4 .concat [ 1 1 1 1], L_0x5b2af6667320, L_0x5b2af6667320, L_0x5b2af6667320, L_0x5b2af6667320;
LS_0x5b2af66673c0_0_8 .concat [ 1 1 1 1], L_0x5b2af6667320, L_0x5b2af6667320, L_0x5b2af6667320, L_0x5b2af6667320;
LS_0x5b2af66673c0_0_12 .concat [ 1 1 1 1], L_0x5b2af6667320, L_0x5b2af6667320, L_0x5b2af6667320, L_0x5b2af6667320;
L_0x5b2af66673c0 .concat [ 4 4 4 4], LS_0x5b2af66673c0_0_0, LS_0x5b2af66673c0_0_4, LS_0x5b2af66673c0_0_8, LS_0x5b2af66673c0_0_12;
L_0x5b2af66676a0 .concat [ 16 16 0 0], L_0x5b2af6668820, L_0x5b2af66673c0;
S_0x5b2af66604c0 .scope module, "myALU" "alu" 7 6, 6 1 0, S_0x5b2af6639640;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "ALU_Sel";
    .port_info 3 /OUTPUT 32 "ALU_Out";
P_0x5b2af662b3c0 .param/l "ADD" 0 6 2, C4<000>;
P_0x5b2af662b400 .param/l "AND" 0 6 4, C4<010>;
P_0x5b2af662b440 .param/l "MUL" 0 6 3, C4<001>;
P_0x5b2af662b480 .param/l "NOR" 0 6 7, C4<101>;
P_0x5b2af662b4c0 .param/l "OR" 0 6 5, C4<011>;
P_0x5b2af662b500 .param/l "SLL" 0 6 8, C4<110>;
P_0x5b2af662b540 .param/l "SRL" 0 6 9, C4<111>;
P_0x5b2af662b580 .param/l "XOR" 0 6 6, C4<100>;
v0x5b2af6660b30_0 .net "A", 31 0, L_0x5b2af66681c0;  alias, 1 drivers
v0x5b2af6660c30_0 .var "ALU_Out", 31 0;
L_0x7aadfc64f018 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5b2af6660d10_0 .net "ALU_Sel", 2 0, L_0x7aadfc64f018;  1 drivers
v0x5b2af6660e00_0 .net "B", 31 0, L_0x5b2af66676a0;  alias, 1 drivers
E_0x5b2af6660ad0 .event edge, v0x5b2af6660d10_0, v0x5b2af6660b30_0, v0x5b2af6660e00_0;
S_0x5b2af6661530 .scope module, "myClock" "clock" 3 17, 8 2 0, S_0x5b2af6639da0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clk";
v0x5b2af6661780_0 .var "clk", 0 0;
S_0x5b2af66618a0 .scope module, "myORI" "ori" 3 32, 9 1 0, S_0x5b2af6639da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "reg_in";
    .port_info 1 /OUTPUT 32 "reg_out";
    .port_info 2 /INPUT 16 "immediate";
v0x5b2af66627b0_0 .net *"_ivl_1", 0 0, L_0x5b2af6667c20;  1 drivers
v0x5b2af66628b0_0 .net *"_ivl_2", 15 0, L_0x5b2af6667cc0;  1 drivers
v0x5b2af6662990_0 .net "immediate", 15 0, L_0x5b2af6668820;  alias, 1 drivers
v0x5b2af6662a80_0 .net "reg_in", 31 0, L_0x5b2af6668230;  alias, 1 drivers
v0x5b2af6662b40_0 .net8 "reg_out", 31 0, RS_0x7aadfc698918;  alias, 2 drivers
v0x5b2af6662c30_0 .net "sign_extended_immediate", 31 0, L_0x5b2af66680d0;  1 drivers
L_0x5b2af6667c20 .part L_0x5b2af6668820, 15, 1;
LS_0x5b2af6667cc0_0_0 .concat [ 1 1 1 1], L_0x5b2af6667c20, L_0x5b2af6667c20, L_0x5b2af6667c20, L_0x5b2af6667c20;
LS_0x5b2af6667cc0_0_4 .concat [ 1 1 1 1], L_0x5b2af6667c20, L_0x5b2af6667c20, L_0x5b2af6667c20, L_0x5b2af6667c20;
LS_0x5b2af6667cc0_0_8 .concat [ 1 1 1 1], L_0x5b2af6667c20, L_0x5b2af6667c20, L_0x5b2af6667c20, L_0x5b2af6667c20;
LS_0x5b2af6667cc0_0_12 .concat [ 1 1 1 1], L_0x5b2af6667c20, L_0x5b2af6667c20, L_0x5b2af6667c20, L_0x5b2af6667c20;
L_0x5b2af6667cc0 .concat [ 4 4 4 4], LS_0x5b2af6667cc0_0_0, LS_0x5b2af6667cc0_0_4, LS_0x5b2af6667cc0_0_8, LS_0x5b2af6667cc0_0_12;
L_0x5b2af66680d0 .concat [ 16 16 0 0], L_0x5b2af6668820, L_0x5b2af6667cc0;
S_0x5b2af6661ad0 .scope module, "myALU" "alu" 9 6, 6 1 0, S_0x5b2af66618a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "ALU_Sel";
    .port_info 3 /OUTPUT 32 "ALU_Out";
P_0x5b2af6661cd0 .param/l "ADD" 0 6 2, C4<000>;
P_0x5b2af6661d10 .param/l "AND" 0 6 4, C4<010>;
P_0x5b2af6661d50 .param/l "MUL" 0 6 3, C4<001>;
P_0x5b2af6661d90 .param/l "NOR" 0 6 7, C4<101>;
P_0x5b2af6661dd0 .param/l "OR" 0 6 5, C4<011>;
P_0x5b2af6661e10 .param/l "SLL" 0 6 8, C4<110>;
P_0x5b2af6661e50 .param/l "SRL" 0 6 9, C4<111>;
P_0x5b2af6661e90 .param/l "XOR" 0 6 6, C4<100>;
v0x5b2af6662350_0 .net "A", 31 0, L_0x5b2af6668230;  alias, 1 drivers
v0x5b2af6662450_0 .var "ALU_Out", 31 0;
L_0x7aadfc64f0a8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x5b2af6662530_0 .net "ALU_Sel", 2 0, L_0x7aadfc64f0a8;  1 drivers
v0x5b2af6662620_0 .net "B", 31 0, L_0x5b2af66680d0;  alias, 1 drivers
E_0x5b2af66622f0 .event edge, v0x5b2af6662530_0, v0x5b2af6662350_0, v0x5b2af6662620_0;
S_0x5b2af6662d60 .scope module, "prog_mem" "programMem" 3 23, 10 1 0, S_0x5b2af6639da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /OUTPUT 32 "instruction";
v0x5b2af66630f0_0 .net "instruction", 31 0, v0x5b2af66631f0_0;  alias, 1 drivers
v0x5b2af66631f0_0 .var "instruction_reg", 31 0;
v0x5b2af66632d0 .array "instructions", 0 31, 31 0;
v0x5b2af66637a0_0 .net "pc", 31 0, v0x5b2af66661b0_0;  1 drivers
v0x5b2af66632d0_0 .array/port v0x5b2af66632d0, 0;
v0x5b2af66632d0_1 .array/port v0x5b2af66632d0, 1;
v0x5b2af66632d0_2 .array/port v0x5b2af66632d0, 2;
E_0x5b2af6662f80/0 .event edge, v0x5b2af66637a0_0, v0x5b2af66632d0_0, v0x5b2af66632d0_1, v0x5b2af66632d0_2;
v0x5b2af66632d0_3 .array/port v0x5b2af66632d0, 3;
v0x5b2af66632d0_4 .array/port v0x5b2af66632d0, 4;
v0x5b2af66632d0_5 .array/port v0x5b2af66632d0, 5;
v0x5b2af66632d0_6 .array/port v0x5b2af66632d0, 6;
E_0x5b2af6662f80/1 .event edge, v0x5b2af66632d0_3, v0x5b2af66632d0_4, v0x5b2af66632d0_5, v0x5b2af66632d0_6;
v0x5b2af66632d0_7 .array/port v0x5b2af66632d0, 7;
v0x5b2af66632d0_8 .array/port v0x5b2af66632d0, 8;
v0x5b2af66632d0_9 .array/port v0x5b2af66632d0, 9;
v0x5b2af66632d0_10 .array/port v0x5b2af66632d0, 10;
E_0x5b2af6662f80/2 .event edge, v0x5b2af66632d0_7, v0x5b2af66632d0_8, v0x5b2af66632d0_9, v0x5b2af66632d0_10;
v0x5b2af66632d0_11 .array/port v0x5b2af66632d0, 11;
v0x5b2af66632d0_12 .array/port v0x5b2af66632d0, 12;
v0x5b2af66632d0_13 .array/port v0x5b2af66632d0, 13;
v0x5b2af66632d0_14 .array/port v0x5b2af66632d0, 14;
E_0x5b2af6662f80/3 .event edge, v0x5b2af66632d0_11, v0x5b2af66632d0_12, v0x5b2af66632d0_13, v0x5b2af66632d0_14;
v0x5b2af66632d0_15 .array/port v0x5b2af66632d0, 15;
v0x5b2af66632d0_16 .array/port v0x5b2af66632d0, 16;
v0x5b2af66632d0_17 .array/port v0x5b2af66632d0, 17;
v0x5b2af66632d0_18 .array/port v0x5b2af66632d0, 18;
E_0x5b2af6662f80/4 .event edge, v0x5b2af66632d0_15, v0x5b2af66632d0_16, v0x5b2af66632d0_17, v0x5b2af66632d0_18;
v0x5b2af66632d0_19 .array/port v0x5b2af66632d0, 19;
v0x5b2af66632d0_20 .array/port v0x5b2af66632d0, 20;
v0x5b2af66632d0_21 .array/port v0x5b2af66632d0, 21;
v0x5b2af66632d0_22 .array/port v0x5b2af66632d0, 22;
E_0x5b2af6662f80/5 .event edge, v0x5b2af66632d0_19, v0x5b2af66632d0_20, v0x5b2af66632d0_21, v0x5b2af66632d0_22;
v0x5b2af66632d0_23 .array/port v0x5b2af66632d0, 23;
v0x5b2af66632d0_24 .array/port v0x5b2af66632d0, 24;
v0x5b2af66632d0_25 .array/port v0x5b2af66632d0, 25;
v0x5b2af66632d0_26 .array/port v0x5b2af66632d0, 26;
E_0x5b2af6662f80/6 .event edge, v0x5b2af66632d0_23, v0x5b2af66632d0_24, v0x5b2af66632d0_25, v0x5b2af66632d0_26;
v0x5b2af66632d0_27 .array/port v0x5b2af66632d0, 27;
v0x5b2af66632d0_28 .array/port v0x5b2af66632d0, 28;
v0x5b2af66632d0_29 .array/port v0x5b2af66632d0, 29;
v0x5b2af66632d0_30 .array/port v0x5b2af66632d0, 30;
E_0x5b2af6662f80/7 .event edge, v0x5b2af66632d0_27, v0x5b2af66632d0_28, v0x5b2af66632d0_29, v0x5b2af66632d0_30;
v0x5b2af66632d0_31 .array/port v0x5b2af66632d0, 31;
E_0x5b2af6662f80/8 .event edge, v0x5b2af66632d0_31;
E_0x5b2af6662f80 .event/or E_0x5b2af6662f80/0, E_0x5b2af6662f80/1, E_0x5b2af6662f80/2, E_0x5b2af6662f80/3, E_0x5b2af6662f80/4, E_0x5b2af6662f80/5, E_0x5b2af6662f80/6, E_0x5b2af6662f80/7, E_0x5b2af6662f80/8;
S_0x5b2af66638e0 .scope module, "regFile" "registerFile" 3 27, 11 1 0, S_0x5b2af6639da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "readReg1";
    .port_info 1 /INPUT 5 "readReg2";
    .port_info 2 /INPUT 5 "writeReg";
    .port_info 3 /INPUT 32 "writeData";
    .port_info 4 /INPUT 1 "writeEnable";
    .port_info 5 /OUTPUT 32 "readData1";
    .port_info 6 /OUTPUT 32 "readData2";
v0x5b2af6663d20_0 .var/i "i", 31 0;
v0x5b2af6663e20_0 .var "readData1", 31 0;
v0x5b2af6663f00_0 .var "readData2", 31 0;
v0x5b2af6663ff0_0 .net "readReg1", 4 0, v0x5b2af6666530_0;  1 drivers
v0x5b2af66640d0_0 .net "readReg2", 4 0, v0x5b2af6666600_0;  1 drivers
v0x5b2af6664200 .array "registers", 0 31, 31 0;
v0x5b2af66646c0_0 .net "writeData", 31 0, v0x5b2af6666de0_0;  1 drivers
v0x5b2af66647a0_0 .net "writeEnable", 0 0, v0x5b2af6666fa0_0;  1 drivers
v0x5b2af6664860_0 .net "writeReg", 4 0, v0x5b2af6667070_0;  1 drivers
E_0x5b2af6663bb0/0 .event edge, v0x5b2af66647a0_0, v0x5b2af66646c0_0, v0x5b2af6664860_0, v0x5b2af6663ff0_0;
v0x5b2af6664200_0 .array/port v0x5b2af6664200, 0;
v0x5b2af6664200_1 .array/port v0x5b2af6664200, 1;
v0x5b2af6664200_2 .array/port v0x5b2af6664200, 2;
v0x5b2af6664200_3 .array/port v0x5b2af6664200, 3;
E_0x5b2af6663bb0/1 .event edge, v0x5b2af6664200_0, v0x5b2af6664200_1, v0x5b2af6664200_2, v0x5b2af6664200_3;
v0x5b2af6664200_4 .array/port v0x5b2af6664200, 4;
v0x5b2af6664200_5 .array/port v0x5b2af6664200, 5;
v0x5b2af6664200_6 .array/port v0x5b2af6664200, 6;
v0x5b2af6664200_7 .array/port v0x5b2af6664200, 7;
E_0x5b2af6663bb0/2 .event edge, v0x5b2af6664200_4, v0x5b2af6664200_5, v0x5b2af6664200_6, v0x5b2af6664200_7;
v0x5b2af6664200_8 .array/port v0x5b2af6664200, 8;
v0x5b2af6664200_9 .array/port v0x5b2af6664200, 9;
v0x5b2af6664200_10 .array/port v0x5b2af6664200, 10;
v0x5b2af6664200_11 .array/port v0x5b2af6664200, 11;
E_0x5b2af6663bb0/3 .event edge, v0x5b2af6664200_8, v0x5b2af6664200_9, v0x5b2af6664200_10, v0x5b2af6664200_11;
v0x5b2af6664200_12 .array/port v0x5b2af6664200, 12;
v0x5b2af6664200_13 .array/port v0x5b2af6664200, 13;
v0x5b2af6664200_14 .array/port v0x5b2af6664200, 14;
v0x5b2af6664200_15 .array/port v0x5b2af6664200, 15;
E_0x5b2af6663bb0/4 .event edge, v0x5b2af6664200_12, v0x5b2af6664200_13, v0x5b2af6664200_14, v0x5b2af6664200_15;
v0x5b2af6664200_16 .array/port v0x5b2af6664200, 16;
v0x5b2af6664200_17 .array/port v0x5b2af6664200, 17;
v0x5b2af6664200_18 .array/port v0x5b2af6664200, 18;
v0x5b2af6664200_19 .array/port v0x5b2af6664200, 19;
E_0x5b2af6663bb0/5 .event edge, v0x5b2af6664200_16, v0x5b2af6664200_17, v0x5b2af6664200_18, v0x5b2af6664200_19;
v0x5b2af6664200_20 .array/port v0x5b2af6664200, 20;
v0x5b2af6664200_21 .array/port v0x5b2af6664200, 21;
v0x5b2af6664200_22 .array/port v0x5b2af6664200, 22;
v0x5b2af6664200_23 .array/port v0x5b2af6664200, 23;
E_0x5b2af6663bb0/6 .event edge, v0x5b2af6664200_20, v0x5b2af6664200_21, v0x5b2af6664200_22, v0x5b2af6664200_23;
v0x5b2af6664200_24 .array/port v0x5b2af6664200, 24;
v0x5b2af6664200_25 .array/port v0x5b2af6664200, 25;
v0x5b2af6664200_26 .array/port v0x5b2af6664200, 26;
v0x5b2af6664200_27 .array/port v0x5b2af6664200, 27;
E_0x5b2af6663bb0/7 .event edge, v0x5b2af6664200_24, v0x5b2af6664200_25, v0x5b2af6664200_26, v0x5b2af6664200_27;
v0x5b2af6664200_28 .array/port v0x5b2af6664200, 28;
v0x5b2af6664200_29 .array/port v0x5b2af6664200, 29;
v0x5b2af6664200_30 .array/port v0x5b2af6664200, 30;
v0x5b2af6664200_31 .array/port v0x5b2af6664200, 31;
E_0x5b2af6663bb0/8 .event edge, v0x5b2af6664200_28, v0x5b2af6664200_29, v0x5b2af6664200_30, v0x5b2af6664200_31;
E_0x5b2af6663bb0/9 .event edge, v0x5b2af66640d0_0;
E_0x5b2af6663bb0 .event/or E_0x5b2af6663bb0/0, E_0x5b2af6663bb0/1, E_0x5b2af6663bb0/2, E_0x5b2af6663bb0/3, E_0x5b2af6663bb0/4, E_0x5b2af6663bb0/5, E_0x5b2af6663bb0/6, E_0x5b2af6663bb0/7, E_0x5b2af6663bb0/8, E_0x5b2af6663bb0/9;
    .scope S_0x5b2af6661530;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b2af6661780_0, 0, 1;
T_0.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5b2af6661780_0;
    %inv;
    %store/vec4 v0x5b2af6661780_0, 0, 1;
    %jmp T_0.0;
    %end;
    .thread T_0;
    .scope S_0x5b2af6662d60;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b2af66631f0_0, 0, 32;
    %pushi/vec4 537395204, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b2af66632d0, 4, 0;
    %pushi/vec4 537460751, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b2af66632d0, 4, 0;
    %pushi/vec4 537526292, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b2af66632d0, 4, 0;
    %pushi/vec4 537985032, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b2af66632d0, 4, 0;
    %pushi/vec4 2921857024, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b2af66632d0, 4, 0;
    %pushi/vec4 2921922568, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b2af66632d0, 4, 0;
    %pushi/vec4 2922053628, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b2af66632d0, 4, 0;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b2af66632d0, 4, 0;
    %pushi/vec4 537395208, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b2af66632d0, 4, 0;
    %pushi/vec4 537460751, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b2af66632d0, 4, 0;
    %pushi/vec4 2903048192, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b2af66632d0, 4, 0;
    %pushi/vec4 19419168, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b2af66632d0, 4, 0;
    %pushi/vec4 19421218, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b2af66632d0, 4, 0;
    %pushi/vec4 21727234, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b2af66632d0, 4, 0;
    %pushi/vec4 537395204, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b2af66632d0, 4, 0;
    %pushi/vec4 2366832636, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b2af66632d0, 4, 0;
    %pushi/vec4 36868130, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b2af66632d0, 4, 0;
    %pushi/vec4 35688448, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b2af66632d0, 4, 0;
    %pushi/vec4 2903638016, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b2af66632d0, 4, 0;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b2af66632d0, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x5b2af6662d60;
T_2 ;
    %wait E_0x5b2af6662f80;
    %ix/getv 4, v0x5b2af66637a0_0;
    %load/vec4a v0x5b2af66632d0, 4;
    %store/vec4 v0x5b2af66631f0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5b2af663a150;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b2af660fba0_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x5b2af660fba0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5b2af660fba0_0;
    %store/vec4a v0x5b2af660fd20, 4, 0;
    %load/vec4 v0x5b2af660fba0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b2af660fba0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x5b2af663a150;
T_4 ;
    %wait E_0x5b2af65dbbf0;
    %load/vec4 v0x5b2af66101a0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x5b2af660fd20, 4;
    %assign/vec4 v0x5b2af660fa20_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5b2af663a150;
T_5 ;
    %wait E_0x5b2af6613d60;
    %load/vec4 v0x5b2af65f49d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x5b2af65f6040_0;
    %load/vec4 v0x5b2af66101a0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b2af660fd20, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5b2af66638e0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b2af6663d20_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x5b2af6663d20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5b2af6663d20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b2af6664200, 0, 4;
    %load/vec4 v0x5b2af6663d20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b2af6663d20_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x5b2af66638e0;
T_7 ;
    %wait E_0x5b2af6663bb0;
    %load/vec4 v0x5b2af66647a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5b2af66646c0_0;
    %load/vec4 v0x5b2af6664860_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b2af6664200, 0, 4;
T_7.0 ;
    %load/vec4 v0x5b2af6663ff0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5b2af6664200, 4;
    %store/vec4 v0x5b2af6663e20_0, 0, 32;
    %load/vec4 v0x5b2af66640d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5b2af6664200, 4;
    %store/vec4 v0x5b2af6663f00_0, 0, 32;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5b2af663b520;
T_8 ;
    %wait E_0x5b2af6645770;
    %load/vec4 v0x5b2af6660180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b2af66600a0_0, 0, 32;
    %jmp T_8.9;
T_8.0 ;
    %load/vec4 v0x5b2af665ffa0_0;
    %load/vec4 v0x5b2af6660270_0;
    %add;
    %store/vec4 v0x5b2af66600a0_0, 0, 32;
    %jmp T_8.9;
T_8.1 ;
    %load/vec4 v0x5b2af665ffa0_0;
    %load/vec4 v0x5b2af6660270_0;
    %mul;
    %store/vec4 v0x5b2af66600a0_0, 0, 32;
    %jmp T_8.9;
T_8.2 ;
    %load/vec4 v0x5b2af665ffa0_0;
    %load/vec4 v0x5b2af6660270_0;
    %and;
    %store/vec4 v0x5b2af66600a0_0, 0, 32;
    %jmp T_8.9;
T_8.3 ;
    %load/vec4 v0x5b2af665ffa0_0;
    %load/vec4 v0x5b2af6660270_0;
    %or;
    %store/vec4 v0x5b2af66600a0_0, 0, 32;
    %jmp T_8.9;
T_8.4 ;
    %load/vec4 v0x5b2af665ffa0_0;
    %load/vec4 v0x5b2af6660270_0;
    %xor;
    %store/vec4 v0x5b2af66600a0_0, 0, 32;
    %jmp T_8.9;
T_8.5 ;
    %load/vec4 v0x5b2af665ffa0_0;
    %load/vec4 v0x5b2af6660270_0;
    %or;
    %inv;
    %store/vec4 v0x5b2af66600a0_0, 0, 32;
    %jmp T_8.9;
T_8.6 ;
    %load/vec4 v0x5b2af665ffa0_0;
    %ix/getv 4, v0x5b2af6660270_0;
    %shiftl 4;
    %store/vec4 v0x5b2af66600a0_0, 0, 32;
    %jmp T_8.9;
T_8.7 ;
    %load/vec4 v0x5b2af665ffa0_0;
    %ix/getv 4, v0x5b2af6660270_0;
    %shiftr 4;
    %store/vec4 v0x5b2af66600a0_0, 0, 32;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5b2af66604c0;
T_9 ;
    %wait E_0x5b2af6660ad0;
    %load/vec4 v0x5b2af6660d10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b2af6660c30_0, 0, 32;
    %jmp T_9.9;
T_9.0 ;
    %load/vec4 v0x5b2af6660b30_0;
    %load/vec4 v0x5b2af6660e00_0;
    %add;
    %store/vec4 v0x5b2af6660c30_0, 0, 32;
    %jmp T_9.9;
T_9.1 ;
    %load/vec4 v0x5b2af6660b30_0;
    %load/vec4 v0x5b2af6660e00_0;
    %mul;
    %store/vec4 v0x5b2af6660c30_0, 0, 32;
    %jmp T_9.9;
T_9.2 ;
    %load/vec4 v0x5b2af6660b30_0;
    %load/vec4 v0x5b2af6660e00_0;
    %and;
    %store/vec4 v0x5b2af6660c30_0, 0, 32;
    %jmp T_9.9;
T_9.3 ;
    %load/vec4 v0x5b2af6660b30_0;
    %load/vec4 v0x5b2af6660e00_0;
    %or;
    %store/vec4 v0x5b2af6660c30_0, 0, 32;
    %jmp T_9.9;
T_9.4 ;
    %load/vec4 v0x5b2af6660b30_0;
    %load/vec4 v0x5b2af6660e00_0;
    %xor;
    %store/vec4 v0x5b2af6660c30_0, 0, 32;
    %jmp T_9.9;
T_9.5 ;
    %load/vec4 v0x5b2af6660b30_0;
    %load/vec4 v0x5b2af6660e00_0;
    %or;
    %inv;
    %store/vec4 v0x5b2af6660c30_0, 0, 32;
    %jmp T_9.9;
T_9.6 ;
    %load/vec4 v0x5b2af6660b30_0;
    %ix/getv 4, v0x5b2af6660e00_0;
    %shiftl 4;
    %store/vec4 v0x5b2af6660c30_0, 0, 32;
    %jmp T_9.9;
T_9.7 ;
    %load/vec4 v0x5b2af6660b30_0;
    %ix/getv 4, v0x5b2af6660e00_0;
    %shiftr 4;
    %store/vec4 v0x5b2af6660c30_0, 0, 32;
    %jmp T_9.9;
T_9.9 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5b2af663a8b0;
T_10 ;
    %wait E_0x5b2af66457b0;
    %load/vec4 v0x5b2af665f360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b2af665f280_0, 0, 32;
    %jmp T_10.9;
T_10.0 ;
    %load/vec4 v0x5b2af665f180_0;
    %load/vec4 v0x5b2af665f420_0;
    %add;
    %store/vec4 v0x5b2af665f280_0, 0, 32;
    %jmp T_10.9;
T_10.1 ;
    %load/vec4 v0x5b2af665f180_0;
    %load/vec4 v0x5b2af665f420_0;
    %mul;
    %store/vec4 v0x5b2af665f280_0, 0, 32;
    %jmp T_10.9;
T_10.2 ;
    %load/vec4 v0x5b2af665f180_0;
    %load/vec4 v0x5b2af665f420_0;
    %and;
    %store/vec4 v0x5b2af665f280_0, 0, 32;
    %jmp T_10.9;
T_10.3 ;
    %load/vec4 v0x5b2af665f180_0;
    %load/vec4 v0x5b2af665f420_0;
    %or;
    %store/vec4 v0x5b2af665f280_0, 0, 32;
    %jmp T_10.9;
T_10.4 ;
    %load/vec4 v0x5b2af665f180_0;
    %load/vec4 v0x5b2af665f420_0;
    %xor;
    %store/vec4 v0x5b2af665f280_0, 0, 32;
    %jmp T_10.9;
T_10.5 ;
    %load/vec4 v0x5b2af665f180_0;
    %load/vec4 v0x5b2af665f420_0;
    %or;
    %inv;
    %store/vec4 v0x5b2af665f280_0, 0, 32;
    %jmp T_10.9;
T_10.6 ;
    %load/vec4 v0x5b2af665f180_0;
    %ix/getv 4, v0x5b2af665f420_0;
    %shiftl 4;
    %store/vec4 v0x5b2af665f280_0, 0, 32;
    %jmp T_10.9;
T_10.7 ;
    %load/vec4 v0x5b2af665f180_0;
    %ix/getv 4, v0x5b2af665f420_0;
    %shiftr 4;
    %store/vec4 v0x5b2af665f280_0, 0, 32;
    %jmp T_10.9;
T_10.9 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5b2af6661ad0;
T_11 ;
    %wait E_0x5b2af66622f0;
    %load/vec4 v0x5b2af6662530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b2af6662450_0, 0, 32;
    %jmp T_11.9;
T_11.0 ;
    %load/vec4 v0x5b2af6662350_0;
    %load/vec4 v0x5b2af6662620_0;
    %add;
    %store/vec4 v0x5b2af6662450_0, 0, 32;
    %jmp T_11.9;
T_11.1 ;
    %load/vec4 v0x5b2af6662350_0;
    %load/vec4 v0x5b2af6662620_0;
    %mul;
    %store/vec4 v0x5b2af6662450_0, 0, 32;
    %jmp T_11.9;
T_11.2 ;
    %load/vec4 v0x5b2af6662350_0;
    %load/vec4 v0x5b2af6662620_0;
    %and;
    %store/vec4 v0x5b2af6662450_0, 0, 32;
    %jmp T_11.9;
T_11.3 ;
    %load/vec4 v0x5b2af6662350_0;
    %load/vec4 v0x5b2af6662620_0;
    %or;
    %store/vec4 v0x5b2af6662450_0, 0, 32;
    %jmp T_11.9;
T_11.4 ;
    %load/vec4 v0x5b2af6662350_0;
    %load/vec4 v0x5b2af6662620_0;
    %xor;
    %store/vec4 v0x5b2af6662450_0, 0, 32;
    %jmp T_11.9;
T_11.5 ;
    %load/vec4 v0x5b2af6662350_0;
    %load/vec4 v0x5b2af6662620_0;
    %or;
    %inv;
    %store/vec4 v0x5b2af6662450_0, 0, 32;
    %jmp T_11.9;
T_11.6 ;
    %load/vec4 v0x5b2af6662350_0;
    %ix/getv 4, v0x5b2af6662620_0;
    %shiftl 4;
    %store/vec4 v0x5b2af6662450_0, 0, 32;
    %jmp T_11.9;
T_11.7 ;
    %load/vec4 v0x5b2af6662350_0;
    %ix/getv 4, v0x5b2af6662620_0;
    %shiftr 4;
    %store/vec4 v0x5b2af6662450_0, 0, 32;
    %jmp T_11.9;
T_11.9 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5b2af6639da0;
T_12 ;
    %load/vec4 v0x5b2af6665d20_0;
    %store/vec4 v0x5b2af66661b0_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_0x5b2af6639da0;
T_13 ;
    %wait E_0x5b2af6613620;
    %load/vec4 v0x5b2af66661b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b2af66661b0_0, 0, 32;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5b2af6639da0;
T_14 ;
    %wait E_0x5b2af66131a0;
    %load/vec4 v0x5b2af6665e00_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0x5b2af66660f0_0, 0, 6;
    %load/vec4 v0x5b2af66660f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %jmp T_14.12;
T_14.0 ;
    %load/vec4 v0x5b2af6665e00_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x5b2af6666c40_0, 0, 5;
    %load/vec4 v0x5b2af6665e00_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x5b2af6666d00_0, 0, 5;
    %load/vec4 v0x5b2af6665e00_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0x5b2af66662a0_0, 0, 5;
    %load/vec4 v0x5b2af6665e00_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x5b2af6665ba0_0, 0, 6;
    %load/vec4 v0x5b2af6666c40_0;
    %store/vec4 v0x5b2af6666530_0, 0, 5;
    %load/vec4 v0x5b2af6666d00_0;
    %store/vec4 v0x5b2af6666600_0, 0, 5;
    %load/vec4 v0x5b2af66668e0_0;
    %store/vec4 v0x5b2af66657d0_0, 0, 32;
    %load/vec4 v0x5b2af6666a90_0;
    %store/vec4 v0x5b2af6665890_0, 0, 32;
    %load/vec4 v0x5b2af66662a0_0;
    %store/vec4 v0x5b2af6667070_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b2af6666fa0_0, 0, 1;
    %load/vec4 v0x5b2af6665ba0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_14.16, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_14.17, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_14.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_14.19, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_14.20, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_14.21, 6;
    %jmp T_14.22;
T_14.13 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5b2af6664df0_0, 0, 3;
    %jmp T_14.22;
T_14.14 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5b2af6664df0_0, 0, 3;
    %jmp T_14.22;
T_14.15 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5b2af6664df0_0, 0, 3;
    %jmp T_14.22;
T_14.16 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5b2af6664df0_0, 0, 3;
    %jmp T_14.22;
T_14.17 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5b2af6664df0_0, 0, 3;
    %jmp T_14.22;
T_14.18 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5b2af6664df0_0, 0, 3;
    %jmp T_14.22;
T_14.19 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5b2af6664df0_0, 0, 3;
    %jmp T_14.22;
T_14.20 ;
    %load/vec4 v0x5b2af66668e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x5b2af66661b0_0, 0, 32;
    %jmp T_14.22;
T_14.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b2af6666fa0_0, 0, 1;
    %load/vec4 v0x5b2af66657d0_0;
    %load/vec4 v0x5b2af6665890_0;
    %cmp/u;
    %jmp/0xz  T_14.23, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5b2af6666de0_0, 0, 32;
    %jmp T_14.24;
T_14.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b2af6666de0_0, 0, 32;
T_14.24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b2af6666fa0_0, 0, 1;
    %jmp T_14.22;
T_14.22 ;
    %pop/vec4 1;
    %load/vec4 v0x5b2af6664f00_0;
    %store/vec4 v0x5b2af6666de0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b2af6666fa0_0, 0, 1;
    %jmp T_14.12;
T_14.1 ;
    %load/vec4 v0x5b2af6665e00_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x5b2af6666c40_0, 0, 5;
    %load/vec4 v0x5b2af6665e00_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x5b2af6666d00_0, 0, 5;
    %load/vec4 v0x5b2af6666c40_0;
    %store/vec4 v0x5b2af6666530_0, 0, 5;
    %load/vec4 v0x5b2af6666d00_0;
    %store/vec4 v0x5b2af6667070_0, 0, 5;
    %load/vec4 v0x5b2af66668e0_0;
    %store/vec4 v0x5b2af6664a60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b2af6666fa0_0, 0, 1;
    %load/vec4 v0x5b2af6664c20_0;
    %store/vec4 v0x5b2af6666de0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b2af6666fa0_0, 0, 1;
    %jmp T_14.12;
T_14.2 ;
    %load/vec4 v0x5b2af6665e00_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x5b2af6666c40_0, 0, 5;
    %load/vec4 v0x5b2af6665e00_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x5b2af6666d00_0, 0, 5;
    %load/vec4 v0x5b2af6665a40_0;
    %store/vec4 v0x5b2af6666530_0, 0, 5;
    %load/vec4 v0x5b2af6666d00_0;
    %store/vec4 v0x5b2af6666600_0, 0, 5;
    %load/vec4 v0x5b2af66668e0_0;
    %store/vec4 v0x5b2af6664a60_0, 0, 32;
    %load/vec4 v0x5b2af6664c20_0;
    %store/vec4 v0x5b2af6665f60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b2af6666ed0_0, 0, 1;
    %load/vec4 v0x5b2af6666a90_0;
    %store/vec4 v0x5b2af6666020_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b2af6666ed0_0, 0, 1;
    %jmp T_14.12;
T_14.3 ;
    %load/vec4 v0x5b2af6665e00_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x5b2af6665a40_0, 0, 5;
    %load/vec4 v0x5b2af6665e00_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x5b2af6666d00_0, 0, 5;
    %load/vec4 v0x5b2af6665a40_0;
    %store/vec4 v0x5b2af6666530_0, 0, 5;
    %load/vec4 v0x5b2af66668e0_0;
    %store/vec4 v0x5b2af6664a60_0, 0, 32;
    %load/vec4 v0x5b2af6664c20_0;
    %store/vec4 v0x5b2af6665f60_0, 0, 32;
    %load/vec4 v0x5b2af6666d00_0;
    %store/vec4 v0x5b2af6667070_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b2af6666fa0_0, 0, 1;
    %load/vec4 v0x5b2af6666360_0;
    %store/vec4 v0x5b2af6666de0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b2af6666fa0_0, 0, 1;
    %jmp T_14.12;
T_14.4 ;
    %load/vec4 v0x5b2af6665e00_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x5b2af6666c40_0, 0, 5;
    %load/vec4 v0x5b2af6665e00_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x5b2af6666d00_0, 0, 5;
    %load/vec4 v0x5b2af6666c40_0;
    %store/vec4 v0x5b2af6666530_0, 0, 5;
    %load/vec4 v0x5b2af66668e0_0;
    %store/vec4 v0x5b2af6665080_0, 0, 32;
    %load/vec4 v0x5b2af6666d00_0;
    %store/vec4 v0x5b2af6667070_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b2af6666fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b2af6666fa0_0, 0, 1;
    %jmp T_14.12;
T_14.5 ;
    %load/vec4 v0x5b2af6665e00_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x5b2af6666c40_0, 0, 5;
    %load/vec4 v0x5b2af6665e00_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x5b2af6666d00_0, 0, 5;
    %load/vec4 v0x5b2af6666c40_0;
    %store/vec4 v0x5b2af6666530_0, 0, 5;
    %load/vec4 v0x5b2af6666d00_0;
    %store/vec4 v0x5b2af6667070_0, 0, 5;
    %load/vec4 v0x5b2af66668e0_0;
    %store/vec4 v0x5b2af66653f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b2af6666fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b2af6666fa0_0, 0, 1;
    %jmp T_14.12;
T_14.6 ;
    %load/vec4 v0x5b2af66661b0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0x5b2af6665e00_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %subi 1, 0, 32;
    %store/vec4 v0x5b2af66661b0_0, 0, 32;
    %jmp T_14.12;
T_14.7 ;
    %load/vec4 v0x5b2af6665e00_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x5b2af6666c40_0, 0, 5;
    %load/vec4 v0x5b2af6665e00_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x5b2af6666d00_0, 0, 5;
    %load/vec4 v0x5b2af6666c40_0;
    %store/vec4 v0x5b2af6666530_0, 0, 5;
    %load/vec4 v0x5b2af6666d00_0;
    %store/vec4 v0x5b2af6666600_0, 0, 5;
    %load/vec4 v0x5b2af66668e0_0;
    %load/vec4 v0x5b2af6666a90_0;
    %cmp/e;
    %jmp/0xz  T_14.25, 4;
    %load/vec4 v0x5b2af66661b0_0;
    %load/vec4 v0x5b2af6665e00_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x5b2af6665e00_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %add;
    %subi 1, 0, 32;
    %store/vec4 v0x5b2af66661b0_0, 0, 32;
T_14.25 ;
    %jmp T_14.12;
T_14.8 ;
    %load/vec4 v0x5b2af6665e00_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x5b2af6666c40_0, 0, 5;
    %load/vec4 v0x5b2af6665e00_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x5b2af6666d00_0, 0, 5;
    %load/vec4 v0x5b2af6666c40_0;
    %store/vec4 v0x5b2af6666530_0, 0, 5;
    %load/vec4 v0x5b2af6666d00_0;
    %store/vec4 v0x5b2af6666600_0, 0, 5;
    %load/vec4 v0x5b2af66668e0_0;
    %load/vec4 v0x5b2af6666a90_0;
    %cmp/ne;
    %jmp/0xz  T_14.27, 4;
    %load/vec4 v0x5b2af66661b0_0;
    %load/vec4 v0x5b2af6665e00_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x5b2af6665e00_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %add;
    %subi 1, 0, 32;
    %store/vec4 v0x5b2af66661b0_0, 0, 32;
T_14.27 ;
    %jmp T_14.12;
T_14.9 ;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x5b2af6667070_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b2af6666fa0_0, 0, 1;
    %load/vec4 v0x5b2af66661b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b2af6666de0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b2af6666fa0_0, 0, 1;
    %load/vec4 v0x5b2af66661b0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0x5b2af6665e00_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %subi 1, 0, 32;
    %store/vec4 v0x5b2af66661b0_0, 0, 32;
    %jmp T_14.12;
T_14.10 ;
    %delay 2840207360, 465;
    %vpi_call 3 205 "$finish" {0 0 0};
    %jmp T_14.12;
T_14.12 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5b2af66399f0;
T_15 ;
    %vpi_call 2 7 "$dumpfile", "hw2.vcd" {0 0 0};
    %vpi_call 2 8 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5b2af66399f0 {0 0 0};
    %delay 200000, 0;
    %vpi_call 2 11 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "processor_tb.v";
    "processor.v";
    "memoryFile.v";
    "addi.v";
    "alu.v";
    "andi.v";
    "clock.v";
    "ori.v";
    "programMem.v";
    "registerFile.v";
