// Seed: 3749904458
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
  wire id_6;
  logic [7:0] id_7;
  wire id_8;
  assign id_7[1^(1)] = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3[1] = id_2 ? 1 : 1'b0;
  module_0(
      id_1, id_1, id_2, id_1, id_2
  );
endmodule
