// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
// Date        : Mon Feb 15 23:32:04 2021
// Host        : MOONCELL running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ CNN_imp_axi_dma_0_0_sim_netlist.v
// Design      : CNN_imp_axi_dma_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xczu3eg-sbva484-1-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "CNN_imp_axi_dma_0_0,axi_dma,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "axi_dma,Vivado 2020.2" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_lite_aclk,
    m_axi_mm2s_aclk,
    m_axi_s2mm_aclk,
    axi_resetn,
    s_axi_lite_awvalid,
    s_axi_lite_awready,
    s_axi_lite_awaddr,
    s_axi_lite_wvalid,
    s_axi_lite_wready,
    s_axi_lite_wdata,
    s_axi_lite_bresp,
    s_axi_lite_bvalid,
    s_axi_lite_bready,
    s_axi_lite_arvalid,
    s_axi_lite_arready,
    s_axi_lite_araddr,
    s_axi_lite_rvalid,
    s_axi_lite_rready,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arprot,
    m_axi_mm2s_arcache,
    m_axi_mm2s_arvalid,
    m_axi_mm2s_arready,
    m_axi_mm2s_rdata,
    m_axi_mm2s_rresp,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rready,
    mm2s_prmry_reset_out_n,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tready,
    m_axis_mm2s_tlast,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awprot,
    m_axi_s2mm_awcache,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_awready,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wready,
    m_axi_s2mm_bresp,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bready,
    s2mm_prmry_reset_out_n,
    s_axis_s2mm_tdata,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tready,
    s_axis_s2mm_tlast,
    mm2s_introut,
    s2mm_introut,
    axi_dma_tstvec);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 S_AXI_LITE_ACLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI_LITE_ACLK, ASSOCIATED_BUSIF S_AXI_LITE:M_AXI, ASSOCIATED_RESET axi_resetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN CNN_imp_zynq_ultra_ps_e_0_3_pl_clk0, INSERT_VIP 0" *) input s_axi_lite_aclk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 M_AXI_MM2S_CLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI_MM2S_CLK, ASSOCIATED_BUSIF M_AXI_MM2S:M_AXIS_MM2S:M_AXIS_CNTRL, ASSOCIATED_RESET mm2s_prmry_reset_out_n:mm2s_cntrl_reset_out_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN CNN_imp_zynq_ultra_ps_e_0_3_pl_clk0, INSERT_VIP 0" *) input m_axi_mm2s_aclk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 M_AXI_S2MM_CLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI_S2MM_CLK, ASSOCIATED_BUSIF M_AXI_S2MM:S_AXIS_S2MM:S_AXIS_STS, ASSOCIATED_RESET s2mm_prmry_reset_out_n:s2mm_sts_reset_out_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN CNN_imp_zynq_ultra_ps_e_0_3_pl_clk0, INSERT_VIP 0" *) input m_axi_s2mm_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 AXI_RESETN RST" *) (* x_interface_parameter = "XIL_INTERFACENAME AXI_RESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input axi_resetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWVALID" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI_LITE, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 10, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN CNN_imp_zynq_ultra_ps_e_0_3_pl_clk0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_lite_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWREADY" *) output s_axi_lite_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWADDR" *) input [9:0]s_axi_lite_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WVALID" *) input s_axi_lite_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WREADY" *) output s_axi_lite_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WDATA" *) input [31:0]s_axi_lite_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BRESP" *) output [1:0]s_axi_lite_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BVALID" *) output s_axi_lite_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BREADY" *) input s_axi_lite_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARVALID" *) input s_axi_lite_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARREADY" *) output s_axi_lite_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARADDR" *) input [9:0]s_axi_lite_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RVALID" *) output s_axi_lite_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RREADY" *) input s_axi_lite_rready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA" *) output [31:0]s_axi_lite_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RRESP" *) output [1:0]s_axi_lite_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI_MM2S, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 16, DATA_WIDTH 1024, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_ONLY, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 0, HAS_RRESP 1, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 2, PHASE 0.000, CLK_DOMAIN CNN_imp_zynq_ultra_ps_e_0_3_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [31:0]m_axi_mm2s_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARLEN" *) output [7:0]m_axi_mm2s_arlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARSIZE" *) output [2:0]m_axi_mm2s_arsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARBURST" *) output [1:0]m_axi_mm2s_arburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARPROT" *) output [2:0]m_axi_mm2s_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARCACHE" *) output [3:0]m_axi_mm2s_arcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARVALID" *) output m_axi_mm2s_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARREADY" *) input m_axi_mm2s_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RDATA" *) input [1023:0]m_axi_mm2s_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RRESP" *) input [1:0]m_axi_mm2s_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RLAST" *) input m_axi_mm2s_rlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RVALID" *) input m_axi_mm2s_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RREADY" *) output m_axi_mm2s_rready;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 MM2S_PRMRY_RESET_OUT_N RST" *) (* x_interface_parameter = "XIL_INTERFACENAME MM2S_PRMRY_RESET_OUT_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) output mm2s_prmry_reset_out_n;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TDATA" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXIS_MM2S, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN CNN_imp_zynq_ultra_ps_e_0_3_pl_clk0, LAYERED_METADATA undef, INSERT_VIP 0, HAS_BURST 0" *) output [31:0]m_axis_mm2s_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TKEEP" *) output [3:0]m_axis_mm2s_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TVALID" *) output m_axis_mm2s_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TREADY" *) input m_axis_mm2s_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TLAST" *) output m_axis_mm2s_tlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI_S2MM, SUPPORTS_NARROW_BURST 0, NUM_WRITE_OUTSTANDING 16, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE WRITE_ONLY, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 0, NUM_READ_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.000, CLK_DOMAIN CNN_imp_zynq_ultra_ps_e_0_3_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [31:0]m_axi_s2mm_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWLEN" *) output [7:0]m_axi_s2mm_awlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWSIZE" *) output [2:0]m_axi_s2mm_awsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWBURST" *) output [1:0]m_axi_s2mm_awburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWPROT" *) output [2:0]m_axi_s2mm_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWCACHE" *) output [3:0]m_axi_s2mm_awcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWVALID" *) output m_axi_s2mm_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWREADY" *) input m_axi_s2mm_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WDATA" *) output [31:0]m_axi_s2mm_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WSTRB" *) output [3:0]m_axi_s2mm_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WLAST" *) output m_axi_s2mm_wlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WVALID" *) output m_axi_s2mm_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WREADY" *) input m_axi_s2mm_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BRESP" *) input [1:0]m_axi_s2mm_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BVALID" *) input m_axi_s2mm_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BREADY" *) output m_axi_s2mm_bready;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 S2MM_PRMRY_RESET_OUT_N RST" *) (* x_interface_parameter = "XIL_INTERFACENAME S2MM_PRMRY_RESET_OUT_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) output s2mm_prmry_reset_out_n;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TDATA" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXIS_S2MM, TDATA_NUM_BYTES 1, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN CNN_imp_zynq_ultra_ps_e_0_3_pl_clk0, LAYERED_METADATA undef, INSERT_VIP 0" *) input [7:0]s_axis_s2mm_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TKEEP" *) input [0:0]s_axis_s2mm_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TVALID" *) input s_axis_s2mm_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TREADY" *) output s_axis_s2mm_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TLAST" *) input s_axis_s2mm_tlast;
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 MM2S_INTROUT INTERRUPT" *) (* x_interface_parameter = "XIL_INTERFACENAME MM2S_INTROUT, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output mm2s_introut;
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 S2MM_INTROUT INTERRUPT" *) (* x_interface_parameter = "XIL_INTERFACENAME S2MM_INTROUT, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output s2mm_introut;
  output [31:0]axi_dma_tstvec;

  wire \<const0> ;
  wire \<const1> ;
  wire [5:0]\^axi_dma_tstvec ;
  wire axi_resetn;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]\^m_axi_mm2s_arburst ;
  wire [0:0]\^m_axi_mm2s_arlen ;
  wire m_axi_mm2s_arready;
  wire [2:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire [1023:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]\^m_axi_s2mm_awburst ;
  wire [4:0]\^m_axi_s2mm_awlen ;
  wire m_axi_s2mm_awready;
  wire [1:1]\^m_axi_s2mm_awsize ;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [3:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire [31:0]m_axis_mm2s_tdata;
  wire [3:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire mm2s_introut;
  wire mm2s_prmry_reset_out_n;
  wire s2mm_introut;
  wire s2mm_prmry_reset_out_n;
  wire s_axi_lite_aclk;
  wire [9:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [9:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire [7:0]s_axis_s2mm_tdata;
  wire [0:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tvalid;
  wire NLW_U0_m_axi_sg_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_sg_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_sg_bready_UNCONNECTED;
  wire NLW_U0_m_axi_sg_rready_UNCONNECTED;
  wire NLW_U0_m_axi_sg_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_sg_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_mm2s_cntrl_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_mm2s_cntrl_tvalid_UNCONNECTED;
  wire NLW_U0_mm2s_cntrl_reset_out_n_UNCONNECTED;
  wire NLW_U0_s2mm_sts_reset_out_n_UNCONNECTED;
  wire NLW_U0_s_axis_s2mm_sts_tready_UNCONNECTED;
  wire [31:6]NLW_U0_axi_dma_tstvec_UNCONNECTED;
  wire [1:1]NLW_U0_m_axi_mm2s_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_mm2s_arcache_UNCONNECTED;
  wire [7:1]NLW_U0_m_axi_mm2s_arlen_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_mm2s_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_mm2s_aruser_UNCONNECTED;
  wire [1:1]NLW_U0_m_axi_s2mm_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_s2mm_awcache_UNCONNECTED;
  wire [7:5]NLW_U0_m_axi_s2mm_awlen_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_s2mm_awprot_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_s2mm_awsize_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_s2mm_awuser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_sg_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_sg_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_sg_arcache_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_sg_arlen_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_sg_arprot_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_sg_arsize_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_sg_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_sg_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_sg_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_sg_awcache_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_sg_awlen_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_sg_awprot_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_sg_awsize_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_sg_awuser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_sg_wdata_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_sg_wstrb_UNCONNECTED;
  wire [31:0]NLW_U0_m_axis_mm2s_cntrl_tdata_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_mm2s_cntrl_tkeep_UNCONNECTED;
  wire [4:0]NLW_U0_m_axis_mm2s_tdest_UNCONNECTED;
  wire [4:0]NLW_U0_m_axis_mm2s_tid_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_mm2s_tuser_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_lite_bresp_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_lite_rresp_UNCONNECTED;

  assign axi_dma_tstvec[31] = \<const0> ;
  assign axi_dma_tstvec[30] = \<const0> ;
  assign axi_dma_tstvec[29] = \<const0> ;
  assign axi_dma_tstvec[28] = \<const0> ;
  assign axi_dma_tstvec[27] = \<const0> ;
  assign axi_dma_tstvec[26] = \<const0> ;
  assign axi_dma_tstvec[25] = \<const0> ;
  assign axi_dma_tstvec[24] = \<const0> ;
  assign axi_dma_tstvec[23] = \<const0> ;
  assign axi_dma_tstvec[22] = \<const0> ;
  assign axi_dma_tstvec[21] = \<const0> ;
  assign axi_dma_tstvec[20] = \<const0> ;
  assign axi_dma_tstvec[19] = \<const0> ;
  assign axi_dma_tstvec[18] = \<const0> ;
  assign axi_dma_tstvec[17] = \<const0> ;
  assign axi_dma_tstvec[16] = \<const0> ;
  assign axi_dma_tstvec[15] = \<const0> ;
  assign axi_dma_tstvec[14] = \<const0> ;
  assign axi_dma_tstvec[13] = \<const0> ;
  assign axi_dma_tstvec[12] = \<const0> ;
  assign axi_dma_tstvec[11] = \<const0> ;
  assign axi_dma_tstvec[10] = \<const0> ;
  assign axi_dma_tstvec[9] = \<const0> ;
  assign axi_dma_tstvec[8] = \<const0> ;
  assign axi_dma_tstvec[7] = \<const0> ;
  assign axi_dma_tstvec[6] = \<const0> ;
  assign axi_dma_tstvec[5:0] = \^axi_dma_tstvec [5:0];
  assign m_axi_mm2s_arburst[1] = \<const0> ;
  assign m_axi_mm2s_arburst[0] = \^m_axi_mm2s_arburst [0];
  assign m_axi_mm2s_arcache[3] = \<const0> ;
  assign m_axi_mm2s_arcache[2] = \<const0> ;
  assign m_axi_mm2s_arcache[1] = \<const1> ;
  assign m_axi_mm2s_arcache[0] = \<const1> ;
  assign m_axi_mm2s_arlen[7] = \<const0> ;
  assign m_axi_mm2s_arlen[6] = \<const0> ;
  assign m_axi_mm2s_arlen[5] = \<const0> ;
  assign m_axi_mm2s_arlen[4] = \<const0> ;
  assign m_axi_mm2s_arlen[3] = \<const0> ;
  assign m_axi_mm2s_arlen[2] = \<const0> ;
  assign m_axi_mm2s_arlen[1] = \<const0> ;
  assign m_axi_mm2s_arlen[0] = \^m_axi_mm2s_arlen [0];
  assign m_axi_mm2s_arprot[2] = \<const0> ;
  assign m_axi_mm2s_arprot[1] = \<const0> ;
  assign m_axi_mm2s_arprot[0] = \<const0> ;
  assign m_axi_s2mm_awburst[1] = \<const0> ;
  assign m_axi_s2mm_awburst[0] = \^m_axi_s2mm_awburst [0];
  assign m_axi_s2mm_awcache[3] = \<const0> ;
  assign m_axi_s2mm_awcache[2] = \<const0> ;
  assign m_axi_s2mm_awcache[1] = \<const1> ;
  assign m_axi_s2mm_awcache[0] = \<const1> ;
  assign m_axi_s2mm_awlen[7] = \<const0> ;
  assign m_axi_s2mm_awlen[6] = \<const0> ;
  assign m_axi_s2mm_awlen[5] = \<const0> ;
  assign m_axi_s2mm_awlen[4:0] = \^m_axi_s2mm_awlen [4:0];
  assign m_axi_s2mm_awprot[2] = \<const0> ;
  assign m_axi_s2mm_awprot[1] = \<const0> ;
  assign m_axi_s2mm_awprot[0] = \<const0> ;
  assign m_axi_s2mm_awsize[2] = \<const0> ;
  assign m_axi_s2mm_awsize[1] = \^m_axi_s2mm_awsize [1];
  assign m_axi_s2mm_awsize[0] = \<const0> ;
  assign s_axi_lite_bresp[1] = \<const0> ;
  assign s_axi_lite_bresp[0] = \<const0> ;
  assign s_axi_lite_rresp[1] = \<const0> ;
  assign s_axi_lite_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_DLYTMR_RESOLUTION = "125" *) 
  (* C_ENABLE_MULTI_CHANNEL = "0" *) 
  (* C_FAMILY = "zynquplus" *) 
  (* C_INCLUDE_MM2S = "1" *) 
  (* C_INCLUDE_MM2S_DRE = "0" *) 
  (* C_INCLUDE_MM2S_SF = "1" *) 
  (* C_INCLUDE_S2MM = "1" *) 
  (* C_INCLUDE_S2MM_DRE = "0" *) 
  (* C_INCLUDE_S2MM_SF = "1" *) 
  (* C_INCLUDE_SG = "0" *) 
  (* C_INCREASE_THROUGHPUT = "0" *) 
  (* C_INSTANCE = "axi_dma" *) 
  (* C_MICRO_DMA = "0" *) 
  (* C_MM2S_BURST_SIZE = "2" *) 
  (* C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH = "32" *) 
  (* C_M_AXIS_MM2S_TDATA_WIDTH = "32" *) 
  (* C_M_AXI_MM2S_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_MM2S_DATA_WIDTH = "1024" *) 
  (* C_M_AXI_S2MM_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_S2MM_DATA_WIDTH = "32" *) 
  (* C_M_AXI_SG_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_SG_DATA_WIDTH = "32" *) 
  (* C_NUM_MM2S_CHANNELS = "1" *) 
  (* C_NUM_S2MM_CHANNELS = "1" *) 
  (* C_PRMRY_IS_ACLK_ASYNC = "0" *) 
  (* C_S2MM_BURST_SIZE = "16" *) 
  (* C_SG_INCLUDE_STSCNTRL_STRM = "0" *) 
  (* C_SG_LENGTH_WIDTH = "26" *) 
  (* C_SG_USE_STSAPP_LENGTH = "0" *) 
  (* C_S_AXIS_S2MM_STS_TDATA_WIDTH = "32" *) 
  (* C_S_AXIS_S2MM_TDATA_WIDTH = "8" *) 
  (* C_S_AXI_LITE_ADDR_WIDTH = "10" *) 
  (* C_S_AXI_LITE_DATA_WIDTH = "32" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma U0
       (.axi_dma_tstvec({NLW_U0_axi_dma_tstvec_UNCONNECTED[31:6],\^axi_dma_tstvec }),
        .axi_resetn(axi_resetn),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst({NLW_U0_m_axi_mm2s_arburst_UNCONNECTED[1],\^m_axi_mm2s_arburst }),
        .m_axi_mm2s_arcache(NLW_U0_m_axi_mm2s_arcache_UNCONNECTED[3:0]),
        .m_axi_mm2s_arlen({NLW_U0_m_axi_mm2s_arlen_UNCONNECTED[7:1],\^m_axi_mm2s_arlen }),
        .m_axi_mm2s_arprot(NLW_U0_m_axi_mm2s_arprot_UNCONNECTED[2:0]),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_aruser(NLW_U0_m_axi_mm2s_aruser_UNCONNECTED[3:0]),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst({NLW_U0_m_axi_s2mm_awburst_UNCONNECTED[1],\^m_axi_s2mm_awburst }),
        .m_axi_s2mm_awcache(NLW_U0_m_axi_s2mm_awcache_UNCONNECTED[3:0]),
        .m_axi_s2mm_awlen({NLW_U0_m_axi_s2mm_awlen_UNCONNECTED[7:5],\^m_axi_s2mm_awlen }),
        .m_axi_s2mm_awprot(NLW_U0_m_axi_s2mm_awprot_UNCONNECTED[2:0]),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize({NLW_U0_m_axi_s2mm_awsize_UNCONNECTED[2],\^m_axi_s2mm_awsize ,NLW_U0_m_axi_s2mm_awsize_UNCONNECTED[0]}),
        .m_axi_s2mm_awuser(NLW_U0_m_axi_s2mm_awuser_UNCONNECTED[3:0]),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .m_axi_sg_aclk(1'b0),
        .m_axi_sg_araddr(NLW_U0_m_axi_sg_araddr_UNCONNECTED[31:0]),
        .m_axi_sg_arburst(NLW_U0_m_axi_sg_arburst_UNCONNECTED[1:0]),
        .m_axi_sg_arcache(NLW_U0_m_axi_sg_arcache_UNCONNECTED[3:0]),
        .m_axi_sg_arlen(NLW_U0_m_axi_sg_arlen_UNCONNECTED[7:0]),
        .m_axi_sg_arprot(NLW_U0_m_axi_sg_arprot_UNCONNECTED[2:0]),
        .m_axi_sg_arready(1'b0),
        .m_axi_sg_arsize(NLW_U0_m_axi_sg_arsize_UNCONNECTED[2:0]),
        .m_axi_sg_aruser(NLW_U0_m_axi_sg_aruser_UNCONNECTED[3:0]),
        .m_axi_sg_arvalid(NLW_U0_m_axi_sg_arvalid_UNCONNECTED),
        .m_axi_sg_awaddr(NLW_U0_m_axi_sg_awaddr_UNCONNECTED[31:0]),
        .m_axi_sg_awburst(NLW_U0_m_axi_sg_awburst_UNCONNECTED[1:0]),
        .m_axi_sg_awcache(NLW_U0_m_axi_sg_awcache_UNCONNECTED[3:0]),
        .m_axi_sg_awlen(NLW_U0_m_axi_sg_awlen_UNCONNECTED[7:0]),
        .m_axi_sg_awprot(NLW_U0_m_axi_sg_awprot_UNCONNECTED[2:0]),
        .m_axi_sg_awready(1'b0),
        .m_axi_sg_awsize(NLW_U0_m_axi_sg_awsize_UNCONNECTED[2:0]),
        .m_axi_sg_awuser(NLW_U0_m_axi_sg_awuser_UNCONNECTED[3:0]),
        .m_axi_sg_awvalid(NLW_U0_m_axi_sg_awvalid_UNCONNECTED),
        .m_axi_sg_bready(NLW_U0_m_axi_sg_bready_UNCONNECTED),
        .m_axi_sg_bresp({1'b0,1'b0}),
        .m_axi_sg_bvalid(1'b0),
        .m_axi_sg_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_sg_rlast(1'b0),
        .m_axi_sg_rready(NLW_U0_m_axi_sg_rready_UNCONNECTED),
        .m_axi_sg_rresp({1'b0,1'b0}),
        .m_axi_sg_rvalid(1'b0),
        .m_axi_sg_wdata(NLW_U0_m_axi_sg_wdata_UNCONNECTED[31:0]),
        .m_axi_sg_wlast(NLW_U0_m_axi_sg_wlast_UNCONNECTED),
        .m_axi_sg_wready(1'b0),
        .m_axi_sg_wstrb(NLW_U0_m_axi_sg_wstrb_UNCONNECTED[3:0]),
        .m_axi_sg_wvalid(NLW_U0_m_axi_sg_wvalid_UNCONNECTED),
        .m_axis_mm2s_cntrl_tdata(NLW_U0_m_axis_mm2s_cntrl_tdata_UNCONNECTED[31:0]),
        .m_axis_mm2s_cntrl_tkeep(NLW_U0_m_axis_mm2s_cntrl_tkeep_UNCONNECTED[3:0]),
        .m_axis_mm2s_cntrl_tlast(NLW_U0_m_axis_mm2s_cntrl_tlast_UNCONNECTED),
        .m_axis_mm2s_cntrl_tready(1'b0),
        .m_axis_mm2s_cntrl_tvalid(NLW_U0_m_axis_mm2s_cntrl_tvalid_UNCONNECTED),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tdest(NLW_U0_m_axis_mm2s_tdest_UNCONNECTED[4:0]),
        .m_axis_mm2s_tid(NLW_U0_m_axis_mm2s_tid_UNCONNECTED[4:0]),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tuser(NLW_U0_m_axis_mm2s_tuser_UNCONNECTED[3:0]),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .mm2s_cntrl_reset_out_n(NLW_U0_mm2s_cntrl_reset_out_n_UNCONNECTED),
        .mm2s_introut(mm2s_introut),
        .mm2s_prmry_reset_out_n(mm2s_prmry_reset_out_n),
        .s2mm_introut(s2mm_introut),
        .s2mm_prmry_reset_out_n(s2mm_prmry_reset_out_n),
        .s2mm_sts_reset_out_n(NLW_U0_s2mm_sts_reset_out_n_UNCONNECTED),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr({1'b0,1'b0,1'b0,s_axi_lite_awaddr[6:2],1'b0,1'b0}),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bresp(NLW_U0_s_axi_lite_bresp_UNCONNECTED[1:0]),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rresp(NLW_U0_s_axi_lite_rresp_UNCONNECTED[1:0]),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .s_axis_s2mm_sts_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_s2mm_sts_tkeep({1'b1,1'b1,1'b1,1'b1}),
        .s_axis_s2mm_sts_tlast(1'b0),
        .s_axis_s2mm_sts_tready(NLW_U0_s_axis_s2mm_sts_tready_UNCONNECTED),
        .s_axis_s2mm_sts_tvalid(1'b0),
        .s_axis_s2mm_tdata(s_axis_s2mm_tdata),
        .s_axis_s2mm_tdest({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_s2mm_tid({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_s2mm_tkeep(s_axis_s2mm_tkeep),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid));
  VCC VCC
       (.P(\<const1> ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover
   (m_axis_mm2s_tvalid,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arvalid,
    m_axis_mm2s_tlast,
    mm2s_halt_cmplt,
    sig_rst2all_stop_request,
    s_axis_mm2s_cmd_tready,
    m_axis_mm2s_sts_tvalid_int,
    s_axis_s2mm_tready,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_wlast,
    s2mm_halt_cmplt,
    s_axis_s2mm_cmd_tready,
    m_axis_s2mm_sts_tvalid_int,
    sig_s_h_halt_reg,
    mm2s_decerr_i,
    mm2s_interr_i,
    mm2s_slverr_i,
    sts_received_i_reg,
    s2mm_decerr_i,
    s2mm_slverr_i,
    s2mm_interr_i,
    sts_received_i_reg_0,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] ,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arsize,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_mm2s_rready,
    m_axi_s2mm_bready,
    m_axi_mm2s_aclk,
    m_axi_mm2s_rdata,
    out,
    sig_s_h_halt_reg_reg,
    m_axi_s2mm_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_s_h_halt_reg_reg_0,
    s_axis_mm2s_cmd_tvalid_split,
    m_axis_mm2s_sts_tready,
    m_axis_mm2s_tready,
    s_axis_s2mm_cmd_tvalid_split,
    m_axis_s2mm_sts_tready,
    mm2s_sts_received,
    s2mm_sts_received,
    m_axi_mm2s_rlast,
    m_axi_mm2s_arready,
    m_axi_s2mm_wready,
    m_axi_s2mm_awready,
    smpl_dma_overflow,
    D,
    m_axi_s2mm_bresp,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] ,
    s_axis_s2mm_tdata,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rresp,
    m_axi_s2mm_bvalid,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tlast);
  output m_axis_mm2s_tvalid;
  output [0:0]m_axi_mm2s_arlen;
  output [0:0]m_axi_mm2s_arburst;
  output m_axi_mm2s_arvalid;
  output m_axis_mm2s_tlast;
  output mm2s_halt_cmplt;
  output sig_rst2all_stop_request;
  output s_axis_mm2s_cmd_tready;
  output m_axis_mm2s_sts_tvalid_int;
  output s_axis_s2mm_tready;
  output m_axi_s2mm_wvalid;
  output [0:0]m_axi_s2mm_awsize;
  output [0:0]m_axi_s2mm_awburst;
  output m_axi_s2mm_awvalid;
  output m_axi_s2mm_wlast;
  output s2mm_halt_cmplt;
  output s_axis_s2mm_cmd_tready;
  output m_axis_s2mm_sts_tvalid_int;
  output sig_s_h_halt_reg;
  output mm2s_decerr_i;
  output mm2s_interr_i;
  output mm2s_slverr_i;
  output sts_received_i_reg;
  output s2mm_decerr_i;
  output s2mm_slverr_i;
  output s2mm_interr_i;
  output [25:0]sts_received_i_reg_0;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] ;
  output [31:0]m_axi_mm2s_araddr;
  output [2:0]m_axi_mm2s_arsize;
  output [31:0]m_axis_mm2s_tdata;
  output [3:0]m_axis_mm2s_tkeep;
  output [31:0]m_axi_s2mm_awaddr;
  output [4:0]m_axi_s2mm_awlen;
  output [31:0]m_axi_s2mm_wdata;
  output [3:0]m_axi_s2mm_wstrb;
  output m_axi_mm2s_rready;
  output m_axi_s2mm_bready;
  input m_axi_mm2s_aclk;
  input [1023:0]m_axi_mm2s_rdata;
  input out;
  input sig_s_h_halt_reg_reg;
  input m_axi_s2mm_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_s_h_halt_reg_reg_0;
  input s_axis_mm2s_cmd_tvalid_split;
  input m_axis_mm2s_sts_tready;
  input m_axis_mm2s_tready;
  input s_axis_s2mm_cmd_tvalid_split;
  input m_axis_s2mm_sts_tready;
  input mm2s_sts_received;
  input s2mm_sts_received;
  input m_axi_mm2s_rlast;
  input m_axi_mm2s_arready;
  input m_axi_s2mm_wready;
  input m_axi_s2mm_awready;
  input smpl_dma_overflow;
  input [59:0]D;
  input [1:0]m_axi_s2mm_bresp;
  input [59:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] ;
  input [7:0]s_axis_s2mm_tdata;
  input m_axi_mm2s_rvalid;
  input [1:0]m_axi_mm2s_rresp;
  input m_axi_s2mm_bvalid;
  input s_axis_s2mm_tvalid;
  input [0:0]s_axis_s2mm_tkeep;
  input s_axis_s2mm_tlast;

  wire [59:0]D;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] ;
  wire [59:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] ;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]m_axi_mm2s_arburst;
  wire [0:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [2:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire [1023:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]m_axi_s2mm_awburst;
  wire [4:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [0:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [3:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire m_axis_mm2s_sts_tready;
  wire m_axis_mm2s_sts_tvalid_int;
  wire [31:0]m_axis_mm2s_tdata;
  wire [3:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire m_axis_s2mm_sts_tready;
  wire m_axis_s2mm_sts_tvalid_int;
  wire mm2s_decerr_i;
  wire mm2s_halt_cmplt;
  wire mm2s_interr_i;
  wire mm2s_slverr_i;
  wire mm2s_sts_received;
  wire out;
  wire s2mm_decerr_i;
  wire s2mm_halt_cmplt;
  wire s2mm_interr_i;
  wire s2mm_slverr_i;
  wire s2mm_sts_received;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid_split;
  wire [7:0]s_axis_s2mm_tdata;
  wire [0:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tvalid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_rst2all_stop_request;
  wire sig_s_h_halt_reg;
  wire sig_s_h_halt_reg_reg;
  wire sig_s_h_halt_reg_reg_0;
  wire smpl_dma_overflow;
  wire sts_received_i_reg;
  wire [25:0]sts_received_i_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mm2s_full_wrap \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER 
       (.D(D),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (m_axis_mm2s_sts_tvalid_int),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(m_axi_mm2s_arburst),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .mm2s_decerr_i(mm2s_decerr_i),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_interr_i(mm2s_interr_i),
        .mm2s_slverr_i(mm2s_slverr_i),
        .mm2s_sts_received(mm2s_sts_received),
        .out(out),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_s_h_halt_reg_reg(sig_s_h_halt_reg_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_full_wrap \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER 
       (.\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg (s_axis_s2mm_cmd_tready),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (m_axis_s2mm_sts_tvalid_int),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(m_axi_s2mm_awburst),
        .m_axi_s2mm_awlen(m_axi_s2mm_awlen),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(m_axi_s2mm_awsize),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .s2mm_decerr_i(s2mm_decerr_i),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_interr_i(s2mm_interr_i),
        .s2mm_slverr_i(s2mm_slverr_i),
        .s2mm_sts_received(s2mm_sts_received),
        .s_axis_s2mm_cmd_tvalid_split(s_axis_s2mm_cmd_tvalid_split),
        .s_axis_s2mm_tdata(s_axis_s2mm_tdata),
        .s_axis_s2mm_tkeep(s_axis_s2mm_tkeep),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_s_h_halt_reg(sig_s_h_halt_reg),
        .sig_s_h_halt_reg_reg(sig_s_h_halt_reg_reg_0),
        .smpl_dma_overflow(smpl_dma_overflow),
        .sts_received_i_reg(sts_received_i_reg),
        .sts_received_i_reg_0(sts_received_i_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl
   (out,
    sig_posted_to_axi_reg_0,
    FIFO_Full_reg,
    sig_addr_reg_empty,
    sig_addr2rsc_calc_error,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arvalid,
    sig_init_done,
    sig_inhibit_rdy_n,
    sig_wr_fifo,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arsize,
    sig_mmap_rst,
    m_axi_mm2s_aclk,
    sig_init_done_reg,
    sig_sf_allow_addr_req,
    sig_data2addr_stop_req,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    m_axi_mm2s_arready,
    sig_mstr2addr_cmd_valid,
    in);
  output out;
  output sig_posted_to_axi_reg_0;
  output FIFO_Full_reg;
  output sig_addr_reg_empty;
  output sig_addr2rsc_calc_error;
  output [0:0]m_axi_mm2s_arlen;
  output [0:0]m_axi_mm2s_arburst;
  output m_axi_mm2s_arvalid;
  output sig_init_done;
  output sig_inhibit_rdy_n;
  output sig_wr_fifo;
  output [31:0]m_axi_mm2s_araddr;
  output [2:0]m_axi_mm2s_arsize;
  input sig_mmap_rst;
  input m_axi_mm2s_aclk;
  input sig_init_done_reg;
  input sig_sf_allow_addr_req;
  input sig_data2addr_stop_req;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input m_axi_mm2s_arready;
  input sig_mstr2addr_cmd_valid;
  input [34:0]in;

  wire FIFO_Full_reg;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3 ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_42 ;
  wire [34:0]in;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]m_axi_mm2s_arburst;
  wire [0:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [2:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire sig_addr2rsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_full;
  wire [50:4]sig_aq_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_reg;
  wire sig_mmap_rst;
  wire sig_mstr2addr_cmd_valid;
  wire \sig_next_addr_reg[31]_i_1_n_0 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi_2;
  wire sig_push_addr_reg1_out;
  wire sig_sf_allow_addr_req;
  wire sig_wr_fifo;

  assign out = sig_posted_to_axi_2;
  assign sig_posted_to_axi_reg_0 = sig_posted_to_axi;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1_15 \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[2] (\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_42 ),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out({sig_aq_fifo_data_out[50],sig_aq_fifo_data_out[47:44],sig_aq_fifo_data_out[36:4]}),
        .sel(sig_wr_fifo),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_calc_error_reg_reg(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_mmap_rst(sig_mmap_rst),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req));
  FDSE #(
    .INIT(1'b0)) 
    sig_addr_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(sig_addr_reg_empty),
        .S(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_push_addr_reg1_out),
        .Q(sig_addr_reg_full),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_valid_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3 ),
        .Q(m_axi_mm2s_arvalid),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[50]),
        .Q(sig_addr2rsc_calc_error),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h40FF)) 
    \sig_next_addr_reg[31]_i_1 
       (.I0(sig_addr2rsc_calc_error),
        .I1(sig_addr_reg_full),
        .I2(m_axi_mm2s_arready),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[4]),
        .Q(m_axi_mm2s_araddr[0]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[14]),
        .Q(m_axi_mm2s_araddr[10]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[15]),
        .Q(m_axi_mm2s_araddr[11]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[16]),
        .Q(m_axi_mm2s_araddr[12]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[17]),
        .Q(m_axi_mm2s_araddr[13]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[18]),
        .Q(m_axi_mm2s_araddr[14]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[19]),
        .Q(m_axi_mm2s_araddr[15]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[20]),
        .Q(m_axi_mm2s_araddr[16]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[21]),
        .Q(m_axi_mm2s_araddr[17]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[22]),
        .Q(m_axi_mm2s_araddr[18]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[23]),
        .Q(m_axi_mm2s_araddr[19]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[5]),
        .Q(m_axi_mm2s_araddr[1]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[24]),
        .Q(m_axi_mm2s_araddr[20]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[25]),
        .Q(m_axi_mm2s_araddr[21]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[26]),
        .Q(m_axi_mm2s_araddr[22]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[27]),
        .Q(m_axi_mm2s_araddr[23]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[28]),
        .Q(m_axi_mm2s_araddr[24]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[29]),
        .Q(m_axi_mm2s_araddr[25]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[30]),
        .Q(m_axi_mm2s_araddr[26]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[31]),
        .Q(m_axi_mm2s_araddr[27]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[32]),
        .Q(m_axi_mm2s_araddr[28]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[33]),
        .Q(m_axi_mm2s_araddr[29]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[6]),
        .Q(m_axi_mm2s_araddr[2]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[34]),
        .Q(m_axi_mm2s_araddr[30]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[35]),
        .Q(m_axi_mm2s_araddr[31]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[7]),
        .Q(m_axi_mm2s_araddr[3]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[8]),
        .Q(m_axi_mm2s_araddr[4]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[9]),
        .Q(m_axi_mm2s_araddr[5]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[10]),
        .Q(m_axi_mm2s_araddr[6]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[11]),
        .Q(m_axi_mm2s_araddr[7]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[12]),
        .Q(m_axi_mm2s_araddr[8]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[13]),
        .Q(m_axi_mm2s_araddr[9]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_burst_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[47]),
        .Q(m_axi_mm2s_arburst),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[36]),
        .Q(m_axi_mm2s_arlen),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[44]),
        .Q(m_axi_mm2s_arsize[0]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[45]),
        .Q(m_axi_mm2s_arsize[1]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[46]),
        .Q(m_axi_mm2s_arsize[2]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_42 ),
        .Q(sig_posted_to_axi_2),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_42 ),
        .Q(sig_posted_to_axi),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_addr_cntl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl__parameterized0
   (out,
    FIFO_Full_reg,
    sig_addr_reg_empty,
    sig_addr2wsc_calc_error,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awvalid,
    sig_init_done,
    sig_inhibit_rdy_n,
    sig_wr_fifo,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_init_done_reg,
    sig_data2addr_stop_req,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    m_axi_s2mm_awready,
    sig_mstr2addr_cmd_valid,
    in);
  output out;
  output FIFO_Full_reg;
  output sig_addr_reg_empty;
  output sig_addr2wsc_calc_error;
  output [0:0]m_axi_s2mm_awsize;
  output [0:0]m_axi_s2mm_awburst;
  output m_axi_s2mm_awvalid;
  output sig_init_done;
  output sig_inhibit_rdy_n;
  output sig_wr_fifo;
  output [31:0]m_axi_s2mm_awaddr;
  output [4:0]m_axi_s2mm_awlen;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_init_done_reg;
  input sig_data2addr_stop_req;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input m_axi_s2mm_awready;
  input sig_mstr2addr_cmd_valid;
  input [38:0]in;

  wire FIFO_Full_reg;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3 ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ;
  wire [38:0]in;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]m_axi_s2mm_awburst;
  wire [4:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [0:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire sig_addr2wsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_full;
  wire [50:4]sig_aq_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_reg;
  wire sig_mstr2addr_cmd_valid;
  wire \sig_next_addr_reg[31]_i_1__0_n_0 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi_2;
  wire sig_push_addr_reg1_out;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  assign out = sig_posted_to_axi;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1 \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(sig_addr_reg_empty),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_aq_fifo_data_out[50],sig_aq_fifo_data_out[47],sig_aq_fifo_data_out[45],sig_aq_fifo_data_out[40:4]}),
        .sel(sig_wr_fifo),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_halt_reg_reg(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_stream_rst(sig_stream_rst),
        .sig_xfer_calc_err_reg_reg(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3 ));
  FDSE #(
    .INIT(1'b0)) 
    sig_addr_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(sig_addr_reg_empty),
        .S(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_push_addr_reg1_out),
        .Q(sig_addr_reg_full),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_valid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3 ),
        .Q(m_axi_s2mm_awvalid),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[50]),
        .Q(sig_addr2wsc_calc_error),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h08FF)) 
    \sig_next_addr_reg[31]_i_1__0 
       (.I0(sig_addr_reg_full),
        .I1(m_axi_s2mm_awready),
        .I2(sig_addr2wsc_calc_error),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[4]),
        .Q(m_axi_s2mm_awaddr[0]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[14]),
        .Q(m_axi_s2mm_awaddr[10]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[15]),
        .Q(m_axi_s2mm_awaddr[11]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[16]),
        .Q(m_axi_s2mm_awaddr[12]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[17]),
        .Q(m_axi_s2mm_awaddr[13]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[18]),
        .Q(m_axi_s2mm_awaddr[14]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[19]),
        .Q(m_axi_s2mm_awaddr[15]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[20]),
        .Q(m_axi_s2mm_awaddr[16]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[21]),
        .Q(m_axi_s2mm_awaddr[17]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[22]),
        .Q(m_axi_s2mm_awaddr[18]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[23]),
        .Q(m_axi_s2mm_awaddr[19]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[5]),
        .Q(m_axi_s2mm_awaddr[1]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[24]),
        .Q(m_axi_s2mm_awaddr[20]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[25]),
        .Q(m_axi_s2mm_awaddr[21]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[26]),
        .Q(m_axi_s2mm_awaddr[22]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[27]),
        .Q(m_axi_s2mm_awaddr[23]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[28]),
        .Q(m_axi_s2mm_awaddr[24]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[29]),
        .Q(m_axi_s2mm_awaddr[25]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[30]),
        .Q(m_axi_s2mm_awaddr[26]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[31]),
        .Q(m_axi_s2mm_awaddr[27]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[32]),
        .Q(m_axi_s2mm_awaddr[28]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[33]),
        .Q(m_axi_s2mm_awaddr[29]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[6]),
        .Q(m_axi_s2mm_awaddr[2]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[34]),
        .Q(m_axi_s2mm_awaddr[30]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[35]),
        .Q(m_axi_s2mm_awaddr[31]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[7]),
        .Q(m_axi_s2mm_awaddr[3]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[8]),
        .Q(m_axi_s2mm_awaddr[4]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[9]),
        .Q(m_axi_s2mm_awaddr[5]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[10]),
        .Q(m_axi_s2mm_awaddr[6]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[11]),
        .Q(m_axi_s2mm_awaddr[7]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[12]),
        .Q(m_axi_s2mm_awaddr[8]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[13]),
        .Q(m_axi_s2mm_awaddr[9]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_burst_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[47]),
        .Q(m_axi_s2mm_awburst),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[36]),
        .Q(m_axi_s2mm_awlen[0]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[37]),
        .Q(m_axi_s2mm_awlen[1]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[38]),
        .Q(m_axi_s2mm_awlen[2]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[39]),
        .Q(m_axi_s2mm_awlen[3]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[40]),
        .Q(m_axi_s2mm_awlen[4]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[45]),
        .Q(m_axi_s2mm_awsize),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .Q(sig_posted_to_axi_2),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .Q(sig_posted_to_axi),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status
   (sig_init_done,
    sig_cmd2mstr_cmd_valid,
    s_axis_mm2s_cmd_tready,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    sig_stat2rsc_status_ready,
    mm2s_decerr_i,
    mm2s_interr_i,
    mm2s_slverr_i,
    sig_init_reg2_reg,
    sig_init_reg2_reg_0,
    sig_init_reg2_reg_1,
    E,
    Q,
    sig_mmap_rst,
    sig_mmap_reset_reg,
    m_axi_mm2s_aclk,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    s_axis_mm2s_cmd_tvalid_split,
    sig_regfifo_empty_reg0,
    sig_rsc2stat_status_valid,
    m_axis_mm2s_sts_tready,
    mm2s_sts_received,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_init_done_0,
    sig_init_done_1,
    sig_init_done_2,
    D,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] );
  output sig_init_done;
  output sig_cmd2mstr_cmd_valid;
  output s_axis_mm2s_cmd_tready;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output sig_stat2rsc_status_ready;
  output mm2s_decerr_i;
  output mm2s_interr_i;
  output mm2s_slverr_i;
  output sig_init_reg2_reg;
  output sig_init_reg2_reg_0;
  output sig_init_reg2_reg_1;
  output [0:0]E;
  output [59:0]Q;
  input sig_mmap_rst;
  input sig_mmap_reset_reg;
  input m_axi_mm2s_aclk;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  input s_axis_mm2s_cmd_tvalid_split;
  input sig_regfifo_empty_reg0;
  input sig_rsc2stat_status_valid;
  input m_axis_mm2s_sts_tready;
  input mm2s_sts_received;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_init_done_0;
  input sig_init_done_1;
  input sig_init_done_2;
  input [59:0]D;
  input [2:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;

  wire [59:0]D;
  wire [0:0]E;
  wire I_CMD_FIFO_n_6;
  wire [59:0]Q;
  wire [2:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_sts_tready;
  wire mm2s_decerr_i;
  wire mm2s_interr_i;
  wire mm2s_slverr_i;
  wire mm2s_sts_received;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_3;
  wire sig_init_reg2_reg;
  wire sig_init_reg2_reg_0;
  wire sig_init_reg2_reg_1;
  wire sig_mmap_reset_reg;
  wire sig_mmap_rst;
  wire sig_regfifo_empty_reg0;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (sig_stat2rsc_status_ready),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .mm2s_decerr_i(mm2s_decerr_i),
        .mm2s_interr_i(mm2s_interr_i),
        .mm2s_slverr_i(mm2s_slverr_i),
        .mm2s_sts_received(mm2s_sts_received),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_init_done(sig_init_done_3),
        .sig_init_done_reg_0(I_CMD_FIFO_n_6),
        .sig_mmap_rst(sig_mmap_rst),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo_14 I_CMD_FIFO
       (.D(D),
        .E(E),
        .Q(Q),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_init_done(sig_init_done),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_1(sig_init_done_1),
        .sig_init_done_2(sig_init_done_2),
        .sig_init_done_3(sig_init_done_3),
        .sig_init_reg2_reg_0(sig_init_reg2_reg),
        .sig_init_reg2_reg_1(sig_init_reg2_reg_0),
        .sig_init_reg2_reg_2(sig_init_reg2_reg_1),
        .sig_init_reg2_reg_3(I_CMD_FIFO_n_6),
        .sig_mmap_reset_reg(sig_mmap_reset_reg),
        .sig_mmap_rst(sig_mmap_rst),
        .sig_regfifo_empty_reg0(sig_regfifo_empty_reg0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_cmd_status" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status__parameterized0
   (sig_reset_reg,
    sig_cmd2mstr_cmd_valid,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    sig_stat2wsc_status_ready,
    sig_init_reg_reg,
    sts_received_i_reg,
    s2mm_decerr_i,
    s2mm_slverr_i,
    s2mm_interr_i,
    sts_received_i_reg_0,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] ,
    sig_init_reg2_reg,
    sig_init_reg2_reg_0,
    sig_init_reg2_reg_1,
    sig_init_reg2_reg_2,
    sig_init_reg2_reg_3,
    sig_input_cache_type_reg0,
    sig_init_reg_reg_0,
    SR,
    Q,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    s_axis_s2mm_cmd_tvalid_split,
    sig_input_reg_empty,
    sig_psm_halt,
    sig_wsc2stat_status_valid,
    m_axis_s2mm_sts_tready,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    s2mm_sts_received,
    smpl_dma_overflow,
    sig_init_done,
    sig_init_done_0,
    sig_init_done_1,
    sig_init_done_2,
    sig_init_done_3,
    sig_psm_pop_input_cmd,
    \sig_realigner_btt2_reg[16] ,
    sig_csm_pop_child_cmd,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] ,
    D);
  output sig_reset_reg;
  output sig_cmd2mstr_cmd_valid;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output sig_stat2wsc_status_ready;
  output sig_init_reg_reg;
  output sts_received_i_reg;
  output s2mm_decerr_i;
  output s2mm_slverr_i;
  output s2mm_interr_i;
  output [25:0]sts_received_i_reg_0;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] ;
  output sig_init_reg2_reg;
  output sig_init_reg2_reg_0;
  output sig_init_reg2_reg_1;
  output sig_init_reg2_reg_2;
  output sig_init_reg2_reg_3;
  output sig_input_cache_type_reg0;
  output [0:0]sig_init_reg_reg_0;
  output [0:0]SR;
  output [59:0]Q;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input s_axis_s2mm_cmd_tvalid_split;
  input sig_input_reg_empty;
  input sig_psm_halt;
  input sig_wsc2stat_status_valid;
  input m_axis_s2mm_sts_tready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input s2mm_sts_received;
  input smpl_dma_overflow;
  input sig_init_done;
  input sig_init_done_0;
  input sig_init_done_1;
  input sig_init_done_2;
  input sig_init_done_3;
  input sig_psm_pop_input_cmd;
  input \sig_realigner_btt2_reg[16] ;
  input sig_csm_pop_child_cmd;
  input [59:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] ;
  input [30:0]D;

  wire [30:0]D;
  wire I_CMD_FIFO_n_5;
  wire [59:0]Q;
  wire [0:0]SR;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] ;
  wire [59:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire s2mm_decerr_i;
  wire s2mm_interr_i;
  wire s2mm_slverr_i;
  wire s2mm_sts_received;
  wire s_axis_s2mm_cmd_tvalid_split;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_csm_pop_child_cmd;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_3;
  wire sig_init_done_4;
  wire sig_init_reg2_reg;
  wire sig_init_reg2_reg_0;
  wire sig_init_reg2_reg_1;
  wire sig_init_reg2_reg_2;
  wire sig_init_reg2_reg_3;
  wire sig_init_reg_reg;
  wire [0:0]sig_init_reg_reg_0;
  wire sig_input_cache_type_reg0;
  wire sig_input_reg_empty;
  wire sig_psm_halt;
  wire sig_psm_pop_input_cmd;
  wire \sig_realigner_btt2_reg[16] ;
  wire sig_reset_reg;
  wire sig_stat2wsc_status_ready;
  wire sig_stream_rst;
  wire sig_wsc2stat_status_valid;
  wire smpl_dma_overflow;
  wire sts_received_i_reg;
  wire [25:0]sts_received_i_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized4 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.D(D),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (sig_stat2wsc_status_ready),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .s2mm_decerr_i(s2mm_decerr_i),
        .s2mm_interr_i(s2mm_interr_i),
        .s2mm_slverr_i(s2mm_slverr_i),
        .s2mm_sts_received(s2mm_sts_received),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_init_done(sig_init_done_4),
        .sig_init_done_reg_0(I_CMD_FIFO_n_5),
        .sig_stream_rst(sig_stream_rst),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .smpl_dma_overflow(smpl_dma_overflow),
        .sts_received_i_reg(sts_received_i_reg),
        .sts_received_i_reg_0(sts_received_i_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo I_CMD_FIFO
       (.Q(Q),
        .SR(SR),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s_axis_s2mm_cmd_tvalid_split(s_axis_s2mm_cmd_tvalid_split),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_init_done(sig_init_done),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_1(sig_init_done_1),
        .sig_init_done_2(sig_init_done_2),
        .sig_init_done_3(sig_init_done_3),
        .sig_init_done_4(sig_init_done_4),
        .sig_init_reg2_reg_0(sig_init_reg2_reg),
        .sig_init_reg2_reg_1(I_CMD_FIFO_n_5),
        .sig_init_reg2_reg_2(sig_init_reg2_reg_0),
        .sig_init_reg2_reg_3(sig_init_reg2_reg_1),
        .sig_init_reg2_reg_4(sig_init_reg2_reg_2),
        .sig_init_reg2_reg_5(sig_init_reg2_reg_3),
        .sig_init_reg_reg_0(sig_reset_reg),
        .sig_init_reg_reg_1(sig_init_reg_reg),
        .sig_init_reg_reg_2(sig_init_reg_reg_0),
        .sig_input_cache_type_reg0(sig_input_cache_type_reg0),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_psm_halt(sig_psm_halt),
        .sig_psm_pop_input_cmd(sig_psm_pop_input_cmd),
        .\sig_realigner_btt2_reg[16] (\sig_realigner_btt2_reg[16] ),
        .sig_stream_rst(sig_stream_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo
   (sig_init_reg_reg_0,
    sig_cmd2mstr_cmd_valid,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    sig_init_reg_reg_1,
    sig_init_reg2_reg_0,
    sig_init_reg2_reg_1,
    sig_init_reg2_reg_2,
    sig_init_reg2_reg_3,
    sig_init_reg2_reg_4,
    sig_init_reg2_reg_5,
    sig_input_cache_type_reg0,
    sig_init_reg_reg_2,
    SR,
    Q,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    s_axis_s2mm_cmd_tvalid_split,
    sig_input_reg_empty,
    sig_psm_halt,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_init_done,
    sig_init_done_4,
    sig_init_done_0,
    sig_init_done_1,
    sig_init_done_2,
    sig_init_done_3,
    sig_psm_pop_input_cmd,
    \sig_realigner_btt2_reg[16] ,
    sig_csm_pop_child_cmd,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 );
  output sig_init_reg_reg_0;
  output sig_cmd2mstr_cmd_valid;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  output sig_init_reg_reg_1;
  output sig_init_reg2_reg_0;
  output sig_init_reg2_reg_1;
  output sig_init_reg2_reg_2;
  output sig_init_reg2_reg_3;
  output sig_init_reg2_reg_4;
  output sig_init_reg2_reg_5;
  output sig_input_cache_type_reg0;
  output [0:0]sig_init_reg_reg_2;
  output [0:0]SR;
  output [59:0]Q;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input s_axis_s2mm_cmd_tvalid_split;
  input sig_input_reg_empty;
  input sig_psm_halt;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_init_done;
  input sig_init_done_4;
  input sig_init_done_0;
  input sig_init_done_1;
  input sig_init_done_2;
  input sig_init_done_3;
  input sig_psm_pop_input_cmd;
  input \sig_realigner_btt2_reg[16] ;
  input sig_csm_pop_child_cmd;
  input [59:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 ;

  wire \I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ;
  wire [59:0]Q;
  wire [0:0]SR;
  wire [59:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__1_n_0 ;
  wire m_axi_s2mm_aclk;
  wire s_axis_s2mm_cmd_tvalid_split;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_csm_pop_child_cmd;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_3;
  wire sig_init_done_4;
  wire sig_init_done_5;
  wire sig_init_done_i_1__5_n_0;
  wire sig_init_reg2_reg_0;
  wire sig_init_reg2_reg_1;
  wire sig_init_reg2_reg_2;
  wire sig_init_reg2_reg_3;
  wire sig_init_reg2_reg_4;
  wire sig_init_reg2_reg_5;
  wire sig_init_reg_reg_0;
  wire sig_init_reg_reg_1;
  wire [0:0]sig_init_reg_reg_2;
  wire sig_input_cache_type_reg0;
  wire sig_input_reg_empty;
  wire sig_psm_halt;
  wire sig_psm_pop_input_cmd;
  wire sig_push_regfifo;
  wire \sig_realigner_btt2_reg[16] ;
  wire sig_stream_rst;

  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[66]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I1(s_axis_s2mm_cmd_tvalid_split),
        .O(sig_push_regfifo));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [0]),
        .Q(Q[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [10]),
        .Q(Q[10]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [11]),
        .Q(Q[11]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [12]),
        .Q(Q[12]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [13]),
        .Q(Q[13]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [14]),
        .Q(Q[14]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [15]),
        .Q(Q[15]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [16]),
        .Q(Q[16]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [17]),
        .Q(Q[17]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [18]),
        .Q(Q[18]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [19]),
        .Q(Q[19]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [1]),
        .Q(Q[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [20]),
        .Q(Q[20]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [21]),
        .Q(Q[21]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [22]),
        .Q(Q[22]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [23]),
        .Q(Q[23]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [24]),
        .Q(Q[24]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [25]),
        .Q(Q[25]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [26]),
        .Q(Q[26]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [2]),
        .Q(Q[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [27]),
        .Q(Q[27]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [28]),
        .Q(Q[28]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [29]),
        .Q(Q[29]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [30]),
        .Q(Q[30]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [31]),
        .Q(Q[31]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [32]),
        .Q(Q[32]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [3]),
        .Q(Q[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [33]),
        .Q(Q[33]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [34]),
        .Q(Q[34]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [35]),
        .Q(Q[35]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [36]),
        .Q(Q[36]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [37]),
        .Q(Q[37]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [38]),
        .Q(Q[38]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [39]),
        .Q(Q[39]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [40]),
        .Q(Q[40]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [41]),
        .Q(Q[41]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [42]),
        .Q(Q[42]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [4]),
        .Q(Q[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [43]),
        .Q(Q[43]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [44]),
        .Q(Q[44]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [45]),
        .Q(Q[45]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [46]),
        .Q(Q[46]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [47]),
        .Q(Q[47]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [48]),
        .Q(Q[48]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [49]),
        .Q(Q[49]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [50]),
        .Q(Q[50]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [51]),
        .Q(Q[51]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [52]),
        .Q(Q[52]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [5]),
        .Q(Q[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [53]),
        .Q(Q[53]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [54]),
        .Q(Q[54]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [55]),
        .Q(Q[55]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [56]),
        .Q(Q[56]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [57]),
        .Q(Q[57]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [58]),
        .Q(Q[58]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [59]),
        .Q(Q[59]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [6]),
        .Q(Q[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [7]),
        .Q(Q[7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [8]),
        .Q(Q[8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [9]),
        .Q(Q[9]),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'hFFFFFFFF4444F444)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1 
       (.I0(s_axis_s2mm_cmd_tvalid_split),
        .I1(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .I5(sig_init_done_5),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1_n_0 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'hF000F0F080808080)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__1 
       (.I0(s_axis_s2mm_cmd_tvalid_split),
        .I1(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_psm_halt),
        .I4(sig_input_reg_empty),
        .I5(sig_cmd2mstr_cmd_valid),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__1_n_0 ),
        .Q(sig_cmd2mstr_cmd_valid),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_child_error_reg_i_1
       (.I0(sig_init_reg_reg_0),
        .I1(sig_csm_pop_child_cmd),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__10
       (.I0(\I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_init_reg_reg_0),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done_2),
        .O(sig_init_reg2_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__11
       (.I0(\I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_init_reg_reg_0),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done_3),
        .O(sig_init_reg2_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__5
       (.I0(\I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_init_reg_reg_0),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done_5),
        .O(sig_init_done_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__6
       (.I0(\I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_init_reg_reg_0),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done),
        .O(sig_init_reg2_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__7
       (.I0(\I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_init_reg_reg_0),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done_4),
        .O(sig_init_reg2_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__8
       (.I0(\I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_init_reg_reg_0),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done_0),
        .O(sig_init_reg2_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__9
       (.I0(\I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_init_reg_reg_0),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done_1),
        .O(sig_init_reg2_reg_3));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1__5_n_0),
        .Q(sig_init_done_5),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_reg_reg_0),
        .Q(\I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .S(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_stream_rst),
        .Q(sig_init_reg_reg_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \sig_input_addr_reg[31]_i_1 
       (.I0(sig_init_reg_reg_0),
        .I1(sig_psm_pop_input_cmd),
        .O(sig_input_cache_type_reg0));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT2 #(
    .INIT(4'hB)) 
    sig_m_valid_dup_i_1__1
       (.I0(sig_init_reg_reg_0),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_init_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_realigner_btt2[25]_i_1 
       (.I0(sig_init_reg_reg_0),
        .I1(\sig_realigner_btt2_reg[16] ),
        .O(sig_init_reg_reg_2));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo_14
   (sig_init_done,
    sig_cmd2mstr_cmd_valid,
    s_axis_mm2s_cmd_tready,
    sig_init_reg2_reg_0,
    sig_init_reg2_reg_1,
    sig_init_reg2_reg_2,
    sig_init_reg2_reg_3,
    E,
    Q,
    sig_mmap_rst,
    sig_mmap_reset_reg,
    m_axi_mm2s_aclk,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    s_axis_mm2s_cmd_tvalid_split,
    sig_regfifo_empty_reg0,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_init_done_0,
    sig_init_done_1,
    sig_init_done_2,
    sig_init_done_3,
    D);
  output sig_init_done;
  output sig_cmd2mstr_cmd_valid;
  output s_axis_mm2s_cmd_tready;
  output sig_init_reg2_reg_0;
  output sig_init_reg2_reg_1;
  output sig_init_reg2_reg_2;
  output sig_init_reg2_reg_3;
  output [0:0]E;
  output [59:0]Q;
  input sig_mmap_rst;
  input sig_mmap_reset_reg;
  input m_axi_mm2s_aclk;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  input s_axis_mm2s_cmd_tvalid_split;
  input sig_regfifo_empty_reg0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_init_done_0;
  input sig_init_done_1;
  input sig_init_done_2;
  input sig_init_done_3;
  input [59:0]D;

  wire [59:0]D;
  wire [0:0]E;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ;
  wire [59:0]Q;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire m_axi_mm2s_aclk;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_3;
  wire sig_init_done_i_1_n_0;
  wire sig_init_reg2_reg_0;
  wire sig_init_reg2_reg_1;
  wire sig_init_reg2_reg_2;
  wire sig_init_reg2_reg_3;
  wire sig_mmap_reset_reg;
  wire sig_mmap_rst;
  wire sig_regfifo_empty_reg0;

  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[66]_i_1 
       (.I0(s_axis_mm2s_cmd_tready),
        .I1(s_axis_mm2s_cmd_tvalid_split),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[10]),
        .Q(Q[10]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[11]),
        .Q(Q[11]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[12]),
        .Q(Q[12]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[13]),
        .Q(Q[13]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[14]),
        .Q(Q[14]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[15]),
        .Q(Q[15]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[16]),
        .Q(Q[16]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[17]),
        .Q(Q[17]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[18]),
        .Q(Q[18]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[19]),
        .Q(Q[19]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[20]),
        .Q(Q[20]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[21]),
        .Q(Q[21]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[22]),
        .Q(Q[22]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[23]),
        .Q(Q[23]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[24]),
        .Q(Q[24]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[25]),
        .Q(Q[25]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[26]),
        .Q(Q[26]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[27]),
        .Q(Q[27]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[28]),
        .Q(Q[28]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[29]),
        .Q(Q[29]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[30]),
        .Q(Q[30]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[31]),
        .Q(Q[31]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[32]),
        .Q(Q[32]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[33]),
        .Q(Q[33]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[34]),
        .Q(Q[34]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[35]),
        .Q(Q[35]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[36]),
        .Q(Q[36]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[37]),
        .Q(Q[37]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[38]),
        .Q(Q[38]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[39]),
        .Q(Q[39]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[40]),
        .Q(Q[40]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[41]),
        .Q(Q[41]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[42]),
        .Q(Q[42]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[43]),
        .Q(Q[43]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[44]),
        .Q(Q[44]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[45]),
        .Q(Q[45]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[46]),
        .Q(Q[46]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[47]),
        .Q(Q[47]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[48]),
        .Q(Q[48]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[49]),
        .Q(Q[49]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[50]),
        .Q(Q[50]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[51]),
        .Q(Q[51]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[52]),
        .Q(Q[52]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[53]),
        .Q(Q[53]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[54]),
        .Q(Q[54]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[55]),
        .Q(Q[55]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[56]),
        .Q(Q[56]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[57]),
        .Q(Q[57]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[58]),
        .Q(Q[58]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[59]),
        .Q(Q[59]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[9]),
        .Q(Q[9]),
        .R(sig_mmap_rst));
  LUT3 #(
    .INIT(8'hF4)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1 
       (.I0(s_axis_mm2s_cmd_tvalid_split),
        .I1(s_axis_mm2s_cmd_tready),
        .I2(sig_regfifo_empty_reg0),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0 ),
        .Q(s_axis_mm2s_cmd_tready),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .Q(sig_cmd2mstr_cmd_valid),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1
       (.I0(\GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_mmap_reset_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done),
        .O(sig_init_done_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__0
       (.I0(\GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_mmap_reset_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done_0),
        .O(sig_init_reg2_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__1
       (.I0(\GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_mmap_reset_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done_1),
        .O(sig_init_reg2_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__2
       (.I0(\GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_mmap_reset_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done_2),
        .O(sig_init_reg2_reg_2));
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__3
       (.I0(\GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_mmap_reset_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done_3),
        .O(sig_init_reg2_reg_3));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1_n_0),
        .Q(sig_init_done),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_mmap_reset_reg),
        .Q(\GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .S(sig_mmap_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0
   (sig_init_done,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    mm2s_decerr_i,
    mm2s_interr_i,
    mm2s_slverr_i,
    sig_init_done_reg_0,
    m_axi_mm2s_aclk,
    sig_mmap_rst,
    sig_rsc2stat_status_valid,
    m_axis_mm2s_sts_tready,
    mm2s_sts_received,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 );
  output sig_init_done;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  output mm2s_decerr_i;
  output mm2s_interr_i;
  output mm2s_slverr_i;
  input sig_init_done_reg_0;
  input m_axi_mm2s_aclk;
  input sig_mmap_rst;
  input sig_rsc2stat_status_valid;
  input m_axis_mm2s_sts_tready;
  input mm2s_sts_received;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [2:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ;

  wire [2:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire m_axi_mm2s_aclk;
  wire [6:4]m_axis_mm2s_sts_tdata_int;
  wire m_axis_mm2s_sts_tready;
  wire mm2s_decerr_i;
  wire mm2s_interr_i;
  wire mm2s_slverr_i;
  wire mm2s_sts_received;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_mmap_rst;
  wire sig_push_regfifo;
  wire sig_rsc2stat_status_valid;

  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I1(sig_rsc2stat_status_valid),
        .O(sig_push_regfifo));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 [0]),
        .Q(m_axis_mm2s_sts_tdata_int[4]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 [1]),
        .Q(m_axis_mm2s_sts_tdata_int[5]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 [2]),
        .Q(m_axis_mm2s_sts_tdata_int[6]),
        .R(sig_mmap_rst));
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0 
       (.I0(sig_rsc2stat_status_valid),
        .I1(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I2(m_axis_mm2s_sts_tready),
        .I3(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I4(sig_init_done),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .R(sig_mmap_rst));
  LUT5 #(
    .INIT(32'h0080F080)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0 
       (.I0(sig_rsc2stat_status_valid),
        .I1(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I4(m_axis_mm2s_sts_tready),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h40)) 
    mm2s_decerr_i_i_1
       (.I0(mm2s_sts_received),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_mm2s_sts_tdata_int[5]),
        .O(mm2s_decerr_i));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h40)) 
    mm2s_interr_i_i_1
       (.I0(mm2s_sts_received),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_mm2s_sts_tdata_int[4]),
        .O(mm2s_interr_i));
  LUT3 #(
    .INIT(8'h40)) 
    mm2s_slverr_i_i_1
       (.I0(mm2s_sts_received),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_mm2s_sts_tdata_int[6]),
        .O(mm2s_slverr_i));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1
   (FIFO_Full_reg,
    sig_init_done,
    sig_inhibit_rdy_n_reg_0,
    sig_xfer_calc_err_reg_reg,
    out,
    sig_halt_reg_reg,
    sel,
    sig_push_addr_reg1_out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_init_done_reg_0,
    sig_data2addr_stop_req,
    FIFO_Full_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_mstr2addr_cmd_valid,
    in);
  output FIFO_Full_reg;
  output sig_init_done;
  output sig_inhibit_rdy_n_reg_0;
  output sig_xfer_calc_err_reg_reg;
  output [39:0]out;
  output sig_halt_reg_reg;
  output sel;
  output sig_push_addr_reg1_out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_init_done_reg_0;
  input sig_data2addr_stop_req;
  input FIFO_Full_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_mstr2addr_cmd_valid;
  input [38:0]in;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire [38:0]in;
  wire m_axi_s2mm_aclk;
  wire [39:0]out;
  wire sel;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2addr_stop_req;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n_i_1__3_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_mstr2addr_cmd_valid;
  wire sig_push_addr_reg1_out;
  wire sig_stream_rst;
  wire sig_xfer_calc_err_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f \USE_SRL_FIFO.I_SYNC_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(sel),
        .FIFO_Full_reg_1(FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0] (sig_inhibit_rdy_n_reg_0),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_stream_rst(sig_stream_rst),
        .sig_xfer_calc_err_reg_reg(sig_xfer_calc_err_reg_reg));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1__3
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1__3_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1_15
   (FIFO_Full_reg,
    sig_init_done,
    sig_inhibit_rdy_n_reg_0,
    sig_calc_error_reg_reg,
    out,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_push_addr_reg1_out,
    sel,
    sig_mmap_rst,
    m_axi_mm2s_aclk,
    sig_init_done_reg_0,
    sig_addr_reg_empty,
    sig_sf_allow_addr_req,
    sig_data2addr_stop_req,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_mstr2addr_cmd_valid,
    in);
  output FIFO_Full_reg;
  output sig_init_done;
  output sig_inhibit_rdy_n_reg_0;
  output sig_calc_error_reg_reg;
  output [37:0]out;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output sig_push_addr_reg1_out;
  output sel;
  input sig_mmap_rst;
  input m_axi_mm2s_aclk;
  input sig_init_done_reg_0;
  input sig_addr_reg_empty;
  input sig_sf_allow_addr_req;
  input sig_data2addr_stop_req;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_mstr2addr_cmd_valid;
  input [34:0]in;

  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [34:0]in;
  wire m_axi_mm2s_aclk;
  wire [37:0]out;
  wire sel;
  wire sig_addr_reg_empty;
  wire sig_calc_error_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_mmap_rst;
  wire sig_mstr2addr_cmd_valid;
  wire sig_push_addr_reg1_out;
  wire sig_sf_allow_addr_req;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f_16 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[0] (sig_inhibit_rdy_n_reg_0),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_cmd2addr_valid_reg(sel),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_halt_reg_reg(sig_push_addr_reg1_out),
        .sig_mmap_rst(sig_mmap_rst),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized2
   (FIFO_Full_reg,
    sig_init_done,
    sig_inhibit_rdy_n_reg_0,
    D,
    sig_push_dqual_reg,
    m_axi_mm2s_rlast_0,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    out,
    sig_first_dbeat_reg,
    sig_data2mstr_cmd_ready,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_mmap_rst,
    m_axi_mm2s_aclk,
    sig_init_done_reg_0,
    \sig_dbeat_cntr_reg[7] ,
    Q,
    m_axi_mm2s_rlast,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_first_dbeat_reg_0,
    sig_last_dbeat_reg,
    sig_last_dbeat_reg_0,
    sig_first_dbeat,
    sig_mstr2data_cmd_valid,
    sig_ld_new_cmd_reg,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_next_calc_error_reg,
    sig_rsc2stat_status_valid,
    sig_stat2rsc_status_ready,
    sig_next_cmd_cmplt_reg_i_4,
    full,
    sig_dqual_reg_empty_reg,
    m_axi_mm2s_rvalid,
    sig_next_cmd_cmplt_reg_i_3,
    sig_dqual_reg_full,
    in);
  output FIFO_Full_reg;
  output sig_init_done;
  output sig_inhibit_rdy_n_reg_0;
  output [7:0]D;
  output sig_push_dqual_reg;
  output m_axi_mm2s_rlast_0;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output [259:0]out;
  output sig_first_dbeat_reg;
  output sig_data2mstr_cmd_ready;
  output [0:0]E;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  input sig_mmap_rst;
  input m_axi_mm2s_aclk;
  input sig_init_done_reg_0;
  input \sig_dbeat_cntr_reg[7] ;
  input [7:0]Q;
  input m_axi_mm2s_rlast;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_first_dbeat_reg_0;
  input sig_last_dbeat_reg;
  input sig_last_dbeat_reg_0;
  input sig_first_dbeat;
  input sig_mstr2data_cmd_valid;
  input sig_ld_new_cmd_reg;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_next_calc_error_reg;
  input sig_rsc2stat_status_valid;
  input sig_stat2rsc_status_ready;
  input [2:0]sig_next_cmd_cmplt_reg_i_4;
  input full;
  input sig_dqual_reg_empty_reg;
  input m_axi_mm2s_rvalid;
  input sig_next_cmd_cmplt_reg_i_3;
  input sig_dqual_reg_full;
  input [260:0]in;

  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire [7:0]Q;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire [260:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rlast_0;
  wire m_axi_mm2s_rvalid;
  wire [259:0]out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_data2mstr_cmd_ready;
  wire \sig_dbeat_cntr_reg[7] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_inhibit_rdy_n_i_1__0_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_ld_new_cmd_reg;
  wire sig_mmap_rst;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_cmd_cmplt_reg_i_3;
  wire [2:0]sig_next_cmd_cmplt_reg_i_4;
  wire sig_next_sequential_reg;
  wire sig_push_dqual_reg;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .Q(Q),
        .full(full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rlast_0(m_axi_mm2s_rlast_0),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_data2mstr_cmd_ready(sig_data2mstr_cmd_ready),
        .\sig_dbeat_cntr_reg[7] (\sig_dbeat_cntr_reg[7] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat(sig_first_dbeat),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_mmap_rst(sig_mmap_rst),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_calc_error_reg_reg(sig_inhibit_rdy_n_reg_0),
        .sig_next_cmd_cmplt_reg_i_3(sig_next_cmd_cmplt_reg_i_3),
        .sig_next_cmd_cmplt_reg_i_4(sig_next_cmd_cmplt_reg_i_4),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_next_sequential_reg_reg(sig_push_dqual_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1__0
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1__0_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized3
   (FIFO_Full_reg,
    sig_init_done,
    sig_inhibit_rdy_n_reg_0,
    Q,
    sig_sf2mstr_cmd_ready,
    D,
    out,
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep ,
    sig_mmap_rst,
    m_axi_mm2s_aclk,
    sig_init_done_reg_0,
    sig_mstr2sf_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[2] ,
    FIFO_Full_reg_0,
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep_0 ,
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ,
    in);
  output FIFO_Full_reg;
  output sig_init_done;
  output sig_inhibit_rdy_n_reg_0;
  output [0:0]Q;
  output sig_sf2mstr_cmd_ready;
  output [0:0]D;
  output [3:0]out;
  output \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep ;
  input sig_mmap_rst;
  input m_axi_mm2s_aclk;
  input sig_init_done_reg_0;
  input sig_mstr2sf_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input FIFO_Full_reg_0;
  input \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep_0 ;
  input \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  input [4:0]in;

  wire [0:0]D;
  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep ;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]Q;
  wire [4:0]in;
  wire m_axi_mm2s_aclk;
  wire [3:0]out;
  wire sig_inhibit_rdy_n_i_1__1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_mmap_rst;
  wire sig_mstr2sf_cmd_valid;
  wire sig_sf2mstr_cmd_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(FIFO_Full_reg_0),
        .\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] (\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ),
        .\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep (\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep ),
        .\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep_0 (\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep_0 ),
        .\INFERRED_GEN.cnt_i_reg[1] (sig_inhibit_rdy_n_reg_0),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(Q),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sig_mmap_rst(sig_mmap_rst),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_sf2mstr_cmd_ready(sig_sf2mstr_cmd_ready));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1__1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1__1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized4
   (sig_init_done,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    sts_received_i_reg,
    s2mm_decerr_i,
    s2mm_slverr_i,
    s2mm_interr_i,
    sts_received_i_reg_0,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ,
    sig_init_done_reg_0,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    sig_wsc2stat_status_valid,
    m_axis_s2mm_sts_tready,
    s2mm_sts_received,
    smpl_dma_overflow,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    D);
  output sig_init_done;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  output sts_received_i_reg;
  output s2mm_decerr_i;
  output s2mm_slverr_i;
  output s2mm_interr_i;
  output [25:0]sts_received_i_reg_0;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ;
  input sig_init_done_reg_0;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input sig_wsc2stat_status_valid;
  input m_axis_s2mm_sts_tready;
  input s2mm_sts_received;
  input smpl_dma_overflow;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [30:0]D;

  wire [30:0]D;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire m_axi_s2mm_aclk;
  wire [34:4]m_axis_s2mm_sts_tdata_int;
  wire m_axis_s2mm_sts_tready;
  wire s2mm_decerr_i;
  wire s2mm_interr_i;
  wire s2mm_slverr_i;
  wire s2mm_sts_received;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_push_regfifo;
  wire sig_stream_rst;
  wire sig_wsc2stat_status_valid;
  wire smpl_dma_overflow;
  wire sts_received_i_reg;
  wire [25:0]sts_received_i_reg_0;

  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT4 #(
    .INIT(16'hFF04)) 
    \INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_i_1 
       (.I0(m_axis_s2mm_sts_tdata_int[34]),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(s2mm_sts_received),
        .I3(smpl_dma_overflow),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[0]_i_1 
       (.I0(s2mm_sts_received),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[8]),
        .O(sts_received_i_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[10]_i_1 
       (.I0(s2mm_sts_received),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[18]),
        .O(sts_received_i_reg_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[11]_i_1 
       (.I0(s2mm_sts_received),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[19]),
        .O(sts_received_i_reg_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[12]_i_1 
       (.I0(s2mm_sts_received),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[20]),
        .O(sts_received_i_reg_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[13]_i_1 
       (.I0(s2mm_sts_received),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[21]),
        .O(sts_received_i_reg_0[13]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[14]_i_1 
       (.I0(s2mm_sts_received),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[22]),
        .O(sts_received_i_reg_0[14]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[15]_i_1 
       (.I0(s2mm_sts_received),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[23]),
        .O(sts_received_i_reg_0[15]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[16]_i_1 
       (.I0(s2mm_sts_received),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[24]),
        .O(sts_received_i_reg_0[16]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[17]_i_1 
       (.I0(s2mm_sts_received),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[25]),
        .O(sts_received_i_reg_0[17]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[18]_i_1 
       (.I0(s2mm_sts_received),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[26]),
        .O(sts_received_i_reg_0[18]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[19]_i_1 
       (.I0(s2mm_sts_received),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[27]),
        .O(sts_received_i_reg_0[19]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[1]_i_1 
       (.I0(s2mm_sts_received),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[9]),
        .O(sts_received_i_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[20]_i_1 
       (.I0(s2mm_sts_received),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[28]),
        .O(sts_received_i_reg_0[20]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[21]_i_1 
       (.I0(s2mm_sts_received),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[29]),
        .O(sts_received_i_reg_0[21]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[22]_i_1 
       (.I0(s2mm_sts_received),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[30]),
        .O(sts_received_i_reg_0[22]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[23]_i_1 
       (.I0(s2mm_sts_received),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[31]),
        .O(sts_received_i_reg_0[23]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[24]_i_1 
       (.I0(s2mm_sts_received),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[32]),
        .O(sts_received_i_reg_0[24]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[25]_i_1 
       (.I0(s2mm_sts_received),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[33]),
        .O(sts_received_i_reg_0[25]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[2]_i_1 
       (.I0(s2mm_sts_received),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[10]),
        .O(sts_received_i_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[3]_i_1 
       (.I0(s2mm_sts_received),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[11]),
        .O(sts_received_i_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[4]_i_1 
       (.I0(s2mm_sts_received),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[12]),
        .O(sts_received_i_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[5]_i_1 
       (.I0(s2mm_sts_received),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[13]),
        .O(sts_received_i_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[6]_i_1 
       (.I0(s2mm_sts_received),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[14]),
        .O(sts_received_i_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[7]_i_1 
       (.I0(s2mm_sts_received),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[15]),
        .O(sts_received_i_reg_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[8]_i_1 
       (.I0(s2mm_sts_received),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[16]),
        .O(sts_received_i_reg_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[9]_i_1 
       (.I0(s2mm_sts_received),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[17]),
        .O(sts_received_i_reg_0[9]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_decerr_i_i_1 
       (.I0(s2mm_sts_received),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[5]),
        .O(s2mm_decerr_i));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_done_i_1 
       (.I0(s2mm_sts_received),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[7]),
        .O(sts_received_i_reg));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_interr_i_i_1 
       (.I0(s2mm_sts_received),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[4]),
        .O(s2mm_interr_i));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_slverr_i_i_1 
       (.I0(s2mm_sts_received),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[6]),
        .O(s2mm_slverr_i));
  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[34]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I1(sig_wsc2stat_status_valid),
        .O(sig_push_regfifo));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[6]),
        .Q(m_axis_s2mm_sts_tdata_int[10]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[7]),
        .Q(m_axis_s2mm_sts_tdata_int[11]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[8]),
        .Q(m_axis_s2mm_sts_tdata_int[12]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[9]),
        .Q(m_axis_s2mm_sts_tdata_int[13]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[10]),
        .Q(m_axis_s2mm_sts_tdata_int[14]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[11]),
        .Q(m_axis_s2mm_sts_tdata_int[15]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[12]),
        .Q(m_axis_s2mm_sts_tdata_int[16]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[13]),
        .Q(m_axis_s2mm_sts_tdata_int[17]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[14]),
        .Q(m_axis_s2mm_sts_tdata_int[18]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[15]),
        .Q(m_axis_s2mm_sts_tdata_int[19]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[16]),
        .Q(m_axis_s2mm_sts_tdata_int[20]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[17]),
        .Q(m_axis_s2mm_sts_tdata_int[21]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[18]),
        .Q(m_axis_s2mm_sts_tdata_int[22]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[19]),
        .Q(m_axis_s2mm_sts_tdata_int[23]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[20]),
        .Q(m_axis_s2mm_sts_tdata_int[24]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[21]),
        .Q(m_axis_s2mm_sts_tdata_int[25]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[22]),
        .Q(m_axis_s2mm_sts_tdata_int[26]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[23]),
        .Q(m_axis_s2mm_sts_tdata_int[27]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[24]),
        .Q(m_axis_s2mm_sts_tdata_int[28]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[25]),
        .Q(m_axis_s2mm_sts_tdata_int[29]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[26]),
        .Q(m_axis_s2mm_sts_tdata_int[30]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[27]),
        .Q(m_axis_s2mm_sts_tdata_int[31]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[28]),
        .Q(m_axis_s2mm_sts_tdata_int[32]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[29]),
        .Q(m_axis_s2mm_sts_tdata_int[33]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[30]),
        .Q(m_axis_s2mm_sts_tdata_int[34]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[0]),
        .Q(m_axis_s2mm_sts_tdata_int[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[1]),
        .Q(m_axis_s2mm_sts_tdata_int[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[2]),
        .Q(m_axis_s2mm_sts_tdata_int[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[3]),
        .Q(m_axis_s2mm_sts_tdata_int[7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[4]),
        .Q(m_axis_s2mm_sts_tdata_int[8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[5]),
        .Q(m_axis_s2mm_sts_tdata_int[9]),
        .R(sig_stream_rst));
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2 
       (.I0(sig_wsc2stat_status_valid),
        .I1(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tready),
        .I3(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I4(sig_init_done),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2_n_0 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .R(sig_stream_rst));
  LUT5 #(
    .INIT(32'h0080F080)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2 
       (.I0(sig_wsc2stat_status_valid),
        .I1(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I4(m_axis_s2mm_sts_tready),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2_n_0 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized5
   (sig_init_done,
    D,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    m_axi_s2mm_bready,
    \INFERRED_GEN.cnt_i_reg[3] ,
    E,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg_0 ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_init_done_reg_0,
    Q,
    out,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ,
    m_axi_s2mm_bready_0,
    sig_push_coelsc_reg,
    m_axi_s2mm_bvalid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_coelsc_reg_empty,
    m_axi_s2mm_bresp);
  output sig_init_done;
  output [2:0]D;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output m_axi_s2mm_bready;
  output [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  output [0:0]E;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg_0 ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_init_done_reg_0;
  input [3:0]Q;
  input out;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg ;
  input [2:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  input m_axi_s2mm_bready_0;
  input sig_push_coelsc_reg;
  input m_axi_s2mm_bvalid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_coelsc_reg_empty;
  input [1:0]m_axi_s2mm_bresp;

  wire [2:0]D;
  wire [0:0]E;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg_0 ;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [2:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire m_axi_s2mm_bready_0;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire out;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1__2_n_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_push_coelsc_reg;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized2 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg_0 (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg_0 ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bready_0(m_axi_s2mm_bready_0),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1__2
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1__2_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized6
   (FIFO_Full_reg,
    sig_init_done_0,
    sig_inhibit_rdy_n_reg_0,
    sig_data2wsc_cmd_cmplt_reg,
    out,
    sig_push_coelsc_reg,
    E,
    D,
    sig_coelsc_interr_reg0,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_init_done_reg_0,
    \INFERRED_GEN.cnt_i_reg[3] ,
    sig_data2wsc_valid,
    Q,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ,
    sig_coelsc_reg_empty,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ,
    in);
  output FIFO_Full_reg;
  output sig_init_done_0;
  output sig_inhibit_rdy_n_reg_0;
  output sig_data2wsc_cmd_cmplt_reg;
  output [28:0]out;
  output sig_push_coelsc_reg;
  output [0:0]E;
  output [2:0]D;
  output sig_coelsc_interr_reg0;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_init_done_reg_0;
  input \INFERRED_GEN.cnt_i_reg[3] ;
  input sig_data2wsc_valid;
  input [3:0]Q;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ;
  input sig_coelsc_reg_empty;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input [28:0]in;

  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire [28:0]in;
  wire m_axi_s2mm_aclk;
  wire [28:0]out;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_cmd_cmplt_reg;
  wire sig_data2wsc_valid;
  wire sig_inhibit_rdy_n_i_1__4_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done_0;
  wire sig_init_done_reg_0;
  wire sig_push_coelsc_reg;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized3 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ),
        .\INFERRED_GEN.cnt_i_reg[1] (sig_inhibit_rdy_n_reg_0),
        .\INFERRED_GEN.cnt_i_reg[3] (sig_push_coelsc_reg),
        .\INFERRED_GEN.cnt_i_reg[3]_0 (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_coelsc_interr_reg0(sig_coelsc_interr_reg0),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_cmd_cmplt_reg(sig_data2wsc_cmd_cmplt_reg),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1__4
       (.I0(sig_init_done_0),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1__4_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized7
   (FIFO_Full_reg,
    sig_init_done,
    sig_inhibit_rdy_n_reg_0,
    Q,
    sig_sm_ld_dre_cmd_reg,
    out,
    D,
    sig_sm_ld_dre_cmd_ns,
    sig_sm_pop_cmd_fifo_ns,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_init_done_reg_0,
    sig_sm_pop_cmd_fifo,
    sig_mstr2dre_cmd_valid,
    E,
    sig_need_cmd_flush,
    lsig_cmd_fetch_pause,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    lsig_first_dbeat,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ,
    sig_scatter2drc_cmd_ready,
    in);
  output FIFO_Full_reg;
  output sig_init_done;
  output sig_inhibit_rdy_n_reg_0;
  output [0:0]Q;
  output sig_sm_ld_dre_cmd_reg;
  output [28:0]out;
  output [2:0]D;
  output sig_sm_ld_dre_cmd_ns;
  output sig_sm_pop_cmd_fifo_ns;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_init_done_reg_0;
  input sig_sm_pop_cmd_fifo;
  input sig_mstr2dre_cmd_valid;
  input [0:0]E;
  input sig_need_cmd_flush;
  input lsig_cmd_fetch_pause;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input lsig_first_dbeat;
  input [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  input \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  input sig_scatter2drc_cmd_ready;
  input [30:0]in;

  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  wire [0:0]Q;
  wire [30:0]in;
  wire lsig_cmd_fetch_pause;
  wire lsig_first_dbeat;
  wire m_axi_s2mm_aclk;
  wire [28:0]out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_inhibit_rdy_n_i_1__6_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_mstr2dre_cmd_valid;
  wire sig_need_cmd_flush;
  wire sig_scatter2drc_cmd_ready;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_ld_dre_cmd_reg;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_ns;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized4 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[0] (\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[1] (\FSM_sequential_sig_cmdcntl_sm_state_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[0] (sig_inhibit_rdy_n_reg_0),
        .Q(Q),
        .in(in),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .lsig_first_dbeat(lsig_first_dbeat),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_mstr2dre_cmd_valid(sig_mstr2dre_cmd_valid),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_scatter2drc_cmd_ready(sig_scatter2drc_cmd_ready),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_sm_ld_dre_cmd_reg(sig_sm_ld_dre_cmd_reg),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_ns(sig_sm_pop_cmd_fifo_ns),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1__6
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1__6_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized8
   (FIFO_Full_reg,
    sig_eop_sent_reg0,
    sig_inhibit_rdy_n,
    \sig_strb_reg_out_reg[0] ,
    out,
    \sig_strb_reg_out_reg[0]_0 ,
    \sig_strb_reg_out_reg[0]_1 ,
    \sig_strb_reg_out_reg[0]_2 ,
    sig_last_reg_out_reg,
    sig_last_reg_out_reg_0,
    Q,
    sig_last_reg_out_reg_1,
    sig_last_reg_out_reg_2,
    sig_last_reg_out_reg_3,
    sig_last_reg_out_reg_4,
    sig_dre2ibtt_tlast,
    \INFERRED_GEN.cnt_i_reg[4] ,
    lsig_set_absorb2tlast1,
    \sig_strb_reg_out_reg[0]_3 ,
    m_axi_s2mm_aclk,
    slice_insert_valid,
    \INFERRED_GEN.cnt_i_reg[4]_0 ,
    \sig_byte_cntr_reg[0] ,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ,
    \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0] ,
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] ,
    \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0] ,
    sig_eop_sent_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_strm_tlast,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] ,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 ,
    lsig_absorb2tlast,
    sig_clr_dbc_reg,
    \sig_byte_cntr_reg[0]_0 ,
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1] );
  output FIFO_Full_reg;
  output sig_eop_sent_reg0;
  output sig_inhibit_rdy_n;
  output \sig_strb_reg_out_reg[0] ;
  output [1:0]out;
  output \sig_strb_reg_out_reg[0]_0 ;
  output \sig_strb_reg_out_reg[0]_1 ;
  output \sig_strb_reg_out_reg[0]_2 ;
  output [0:0]sig_last_reg_out_reg;
  output sig_last_reg_out_reg_0;
  output [0:0]Q;
  output [0:0]sig_last_reg_out_reg_1;
  output [0:0]sig_last_reg_out_reg_2;
  output [0:0]sig_last_reg_out_reg_3;
  output [0:0]sig_last_reg_out_reg_4;
  output sig_dre2ibtt_tlast;
  output \INFERRED_GEN.cnt_i_reg[4] ;
  output lsig_set_absorb2tlast1;
  output [0:0]\sig_strb_reg_out_reg[0]_3 ;
  input m_axi_s2mm_aclk;
  input slice_insert_valid;
  input \INFERRED_GEN.cnt_i_reg[4]_0 ;
  input \sig_byte_cntr_reg[0] ;
  input \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ;
  input \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0] ;
  input \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] ;
  input \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0] ;
  input sig_eop_sent_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_strm_tlast;
  input \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] ;
  input \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 ;
  input lsig_absorb2tlast;
  input sig_clr_dbc_reg;
  input [0:0]\sig_byte_cntr_reg[0]_0 ;
  input [1:0]\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1] ;

  wire FIFO_Full_reg;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ;
  wire [1:0]\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0] ;
  wire \INFERRED_GEN.cnt_i_reg[4] ;
  wire \INFERRED_GEN.cnt_i_reg[4]_0 ;
  wire [0:0]Q;
  wire lsig_absorb2tlast;
  wire lsig_set_absorb2tlast1;
  wire m_axi_s2mm_aclk;
  wire [1:0]out;
  wire \sig_byte_cntr_reg[0] ;
  wire [0:0]\sig_byte_cntr_reg[0]_0 ;
  wire sig_clr_dbc_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_dre2ibtt_tlast;
  wire sig_eop_sent_reg;
  wire sig_eop_sent_reg0;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1__7_n_0;
  wire sig_init_done;
  wire sig_init_done_i_1__4_n_0;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire [0:0]sig_last_reg_out_reg;
  wire sig_last_reg_out_reg_0;
  wire [0:0]sig_last_reg_out_reg_1;
  wire [0:0]sig_last_reg_out_reg_2;
  wire [0:0]sig_last_reg_out_reg_3;
  wire [0:0]sig_last_reg_out_reg_4;
  wire \sig_strb_reg_out_reg[0] ;
  wire \sig_strb_reg_out_reg[0]_0 ;
  wire \sig_strb_reg_out_reg[0]_1 ;
  wire \sig_strb_reg_out_reg[0]_2 ;
  wire [0:0]\sig_strb_reg_out_reg[0]_3 ;
  wire sig_strm_tlast;
  wire slice_insert_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized5 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] (\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] ),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 (\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 ),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] (\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ),
        .\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1] (\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1] ),
        .\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] (\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] ),
        .\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0] (\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0] ),
        .\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0] (\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0] ),
        .\INFERRED_GEN.cnt_i_reg[1] (sig_inhibit_rdy_n),
        .\INFERRED_GEN.cnt_i_reg[4] (\INFERRED_GEN.cnt_i_reg[4] ),
        .\INFERRED_GEN.cnt_i_reg[4]_0 (\INFERRED_GEN.cnt_i_reg[4]_0 ),
        .Q(Q),
        .SS(sig_eop_sent_reg0),
        .lsig_absorb2tlast(lsig_absorb2tlast),
        .lsig_set_absorb2tlast1(lsig_set_absorb2tlast1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .\sig_byte_cntr_reg[0] (\sig_byte_cntr_reg[0] ),
        .\sig_byte_cntr_reg[0]_0 (\sig_byte_cntr_reg[0]_0 ),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_dre2ibtt_tlast(sig_dre2ibtt_tlast),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_last_reg_out_reg(sig_last_reg_out_reg),
        .sig_last_reg_out_reg_0(sig_last_reg_out_reg_0),
        .sig_last_reg_out_reg_1(sig_last_reg_out_reg_1),
        .sig_last_reg_out_reg_2(sig_last_reg_out_reg_2),
        .sig_last_reg_out_reg_3(sig_last_reg_out_reg_3),
        .sig_last_reg_out_reg_4(sig_last_reg_out_reg_4),
        .\sig_strb_reg_out_reg[0] (\sig_strb_reg_out_reg[0] ),
        .\sig_strb_reg_out_reg[0]_0 (\sig_strb_reg_out_reg[0]_0 ),
        .\sig_strb_reg_out_reg[0]_1 (\sig_strb_reg_out_reg[0]_1 ),
        .\sig_strb_reg_out_reg[0]_2 (\sig_strb_reg_out_reg[0]_2 ),
        .\sig_strb_reg_out_reg[0]_3 (\sig_strb_reg_out_reg[0]_3 ),
        .sig_strm_tlast(sig_strm_tlast),
        .slice_insert_valid(slice_insert_valid));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1__7
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1__7_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_eop_sent_reg0));
  LUT5 #(
    .INIT(32'h00004000)) 
    sig_init_done_i_1__4
       (.I0(sig_eop_sent_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I2(sig_init_reg2),
        .I3(sig_init_reg),
        .I4(sig_init_done),
        .O(sig_init_done_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1__4_n_0),
        .Q(sig_init_done),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_reg),
        .Q(sig_init_reg2),
        .S(sig_eop_sent_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_eop_sent_reg0),
        .Q(sig_init_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized9
   (FIFO_Full_reg,
    sig_init_done,
    sig_inhibit_rdy_n_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_push_dqual_reg,
    D,
    \sig_xfer_addr_reg_reg[1] ,
    out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_first_dbeat_reg,
    sig_last_dbeat3_out,
    E,
    sel,
    sig_single_dbeat2_out,
    sig_ld_new_cmd_reg_reg,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_init_done_reg_0,
    sig_last_mmap_dbeat,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \sig_dbeat_cntr_reg[4] ,
    Q,
    sig_first_dbeat_reg_0,
    sig_first_dbeat_reg_1,
    sig_first_dbeat_reg_2,
    sig_last_dbeat_reg,
    sig_ld_new_cmd_reg,
    sig_mstr2data_cmd_valid,
    sig_dqual_reg_empty_reg,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_wdc_status_going_full,
    sig_dqual_reg_empty_reg_0,
    sig_wsc2stat_status_valid,
    sig_stat2wsc_status_ready,
    sig_next_calc_error_reg_i_4,
    sig_next_calc_error_reg_reg);
  output FIFO_Full_reg;
  output sig_init_done;
  output sig_inhibit_rdy_n_reg_0;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_push_dqual_reg;
  output [7:0]D;
  output [1:0]\sig_xfer_addr_reg_reg[1] ;
  output [4:0]out;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output sig_first_dbeat_reg;
  output sig_last_dbeat3_out;
  output [0:0]E;
  output sel;
  output sig_single_dbeat2_out;
  output sig_ld_new_cmd_reg_reg;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_init_done_reg_0;
  input sig_last_mmap_dbeat;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input \sig_dbeat_cntr_reg[4] ;
  input [7:0]Q;
  input sig_first_dbeat_reg_0;
  input sig_first_dbeat_reg_1;
  input sig_first_dbeat_reg_2;
  input sig_last_dbeat_reg;
  input sig_ld_new_cmd_reg;
  input sig_mstr2data_cmd_valid;
  input sig_dqual_reg_empty_reg;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_wdc_status_going_full;
  input sig_dqual_reg_empty_reg_0;
  input sig_wsc2stat_status_valid;
  input sig_stat2wsc_status_ready;
  input [2:0]sig_next_calc_error_reg_i_4;
  input [9:0]sig_next_calc_error_reg_reg;

  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire [7:0]Q;
  wire m_axi_s2mm_aclk;
  wire [4:0]out;
  wire sel;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire \sig_dbeat_cntr_reg[4] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_first_dbeat_reg_1;
  wire sig_first_dbeat_reg_2;
  wire sig_inhibit_rdy_n_i_1__5_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_last_dbeat3_out;
  wire sig_last_dbeat_reg;
  wire sig_last_mmap_dbeat;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_mstr2data_cmd_valid;
  wire [2:0]sig_next_calc_error_reg_i_4;
  wire [9:0]sig_next_calc_error_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_push_dqual_reg;
  wire sig_single_dbeat2_out;
  wire sig_stat2wsc_status_ready;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;
  wire [1:0]\sig_xfer_addr_reg_reg[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized6 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(sel),
        .\INFERRED_GEN.cnt_i_reg[1] (sig_inhibit_rdy_n_reg_0),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_first_dbeat_reg_1(sig_first_dbeat_reg_1),
        .sig_first_dbeat_reg_2(sig_first_dbeat_reg_2),
        .sig_last_dbeat3_out(sig_last_dbeat3_out),
        .sig_last_dbeat_reg(sig_push_dqual_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg),
        .sig_last_mmap_dbeat(sig_last_mmap_dbeat),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(sig_ld_new_cmd_reg_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_i_4(sig_next_calc_error_reg_i_4),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_single_dbeat2_out(sig_single_dbeat2_out),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .\sig_xfer_addr_reg_reg[1] (\sig_xfer_addr_reg_reg[1] ));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1__5
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1__5_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_ibttcc
   (sig_calc_error_reg_reg_0,
    sig_psm_pop_input_cmd,
    sig_csm_pop_child_cmd,
    sig_mstr2dre_cmd_valid,
    sig_psm_halt,
    sig_input_reg_empty,
    sig_push_input_reg13_out,
    in,
    sig_xfer_cmd_cmplt_reg_reg_0,
    \sig_realign_strt_offset_reg_reg[1]_0 ,
    sig_mstr2data_cmd_valid,
    sig_mstr2addr_cmd_valid,
    sig_child_qual_first_of_2,
    sig_first_realigner_cmd_reg_0,
    \sig_btt_cntr_reg[25]_0 ,
    sig_bytes_to_mbaa,
    \sig_child_addr_cntr_lsh_reg[15]_0 ,
    rd_en,
    \sig_realigner_btt2_reg[25]_0 ,
    \sig_child_addr_reg_reg[6]_0 ,
    \sig_child_addr_cntr_lsh_reg[6]_0 ,
    sig_reset_reg,
    m_axi_s2mm_aclk,
    SR,
    sig_input_cache_type_reg0,
    Q,
    sig_xfer_is_seq_reg_reg_0,
    S,
    \sig_child_addr_cntr_lsh_reg[7]_0 ,
    \sig_child_addr_cntr_lsh_reg[7]_1 ,
    sig_cmd2mstr_cmd_valid,
    dout,
    \FSM_onehot_sig_csm_state_reg[4]_0 ,
    empty,
    O,
    sig_inhibit_rdy_n,
    \sig_realign_strt_offset_reg_reg[0]_0 ,
    sig_inhibit_rdy_n_0,
    sig_cmd2addr_valid_reg_0,
    sig_wr_fifo,
    sig_wr_fifo_1,
    sig_inhibit_rdy_n_2,
    sig_cmd2data_valid_reg_0,
    out,
    \sig_realigner_btt2_reg[16]_0 ,
    D);
  output sig_calc_error_reg_reg_0;
  output sig_psm_pop_input_cmd;
  output sig_csm_pop_child_cmd;
  output sig_mstr2dre_cmd_valid;
  output sig_psm_halt;
  output sig_input_reg_empty;
  output sig_push_input_reg13_out;
  output [38:0]in;
  output [1:0]sig_xfer_cmd_cmplt_reg_reg_0;
  output [30:0]\sig_realign_strt_offset_reg_reg[1]_0 ;
  output sig_mstr2data_cmd_valid;
  output sig_mstr2addr_cmd_valid;
  output sig_child_qual_first_of_2;
  output sig_first_realigner_cmd_reg_0;
  output [25:0]\sig_btt_cntr_reg[25]_0 ;
  output [0:0]sig_bytes_to_mbaa;
  output [15:0]\sig_child_addr_cntr_lsh_reg[15]_0 ;
  output rd_en;
  output [25:0]\sig_realigner_btt2_reg[25]_0 ;
  output [6:0]\sig_child_addr_reg_reg[6]_0 ;
  output [4:0]\sig_child_addr_cntr_lsh_reg[6]_0 ;
  input sig_reset_reg;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input sig_input_cache_type_reg0;
  input [59:0]Q;
  input sig_xfer_is_seq_reg_reg_0;
  input [0:0]S;
  input [6:0]\sig_child_addr_cntr_lsh_reg[7]_0 ;
  input [6:0]\sig_child_addr_cntr_lsh_reg[7]_1 ;
  input sig_cmd2mstr_cmd_valid;
  input [6:0]dout;
  input \FSM_onehot_sig_csm_state_reg[4]_0 ;
  input empty;
  input [0:0]O;
  input sig_inhibit_rdy_n;
  input \sig_realign_strt_offset_reg_reg[0]_0 ;
  input sig_inhibit_rdy_n_0;
  input sig_cmd2addr_valid_reg_0;
  input sig_wr_fifo;
  input sig_wr_fifo_1;
  input sig_inhibit_rdy_n_2;
  input sig_cmd2data_valid_reg_0;
  input [25:0]out;
  input [0:0]\sig_realigner_btt2_reg[16]_0 ;
  input [4:0]D;

  wire [4:0]D;
  wire \FSM_onehot_sig_csm_state[1]_i_1_n_0 ;
  wire \FSM_onehot_sig_csm_state[1]_i_2_n_0 ;
  wire \FSM_onehot_sig_csm_state[2]_i_1_n_0 ;
  wire \FSM_onehot_sig_csm_state[4]_i_1_n_0 ;
  wire \FSM_onehot_sig_csm_state[5]_i_1_n_0 ;
  wire \FSM_onehot_sig_csm_state_reg[4]_0 ;
  wire \FSM_onehot_sig_csm_state_reg_n_0_[0] ;
  wire \FSM_onehot_sig_csm_state_reg_n_0_[1] ;
  wire \FSM_onehot_sig_csm_state_reg_n_0_[2] ;
  wire \FSM_onehot_sig_csm_state_reg_n_0_[4] ;
  wire \FSM_onehot_sig_csm_state_reg_n_0_[5] ;
  wire \FSM_sequential_sig_psm_state[0]_i_2_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_2_n_0 ;
  wire [0:0]O;
  wire [59:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire [15:0]data;
  wire [6:0]dout;
  wire empty;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry__0_i_3_n_0;
  wire i__carry__0_i_4_n_0;
  wire i__carry__0_i_5_n_0;
  wire i__carry__0_i_6_n_0;
  wire i__carry__0_i_7_n_0;
  wire i__carry__0_i_8_n_0;
  wire i__carry_i_8_n_0;
  wire [38:0]in;
  wire m_axi_s2mm_aclk;
  wire [25:0]out;
  wire [15:0]p_0_in;
  wire rd_en;
  wire \sig_btt_cntr[25]_i_1_n_0 ;
  wire [25:0]\sig_btt_cntr_reg[25]_0 ;
  wire sig_btt_is_zero;
  wire sig_btt_lt_b2mbaa2;
  wire sig_btt_lt_b2mbaa2_carry_i_10_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_1_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_2_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_3_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_4_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_6_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_7_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_8_n_0;
  wire sig_btt_lt_b2mbaa2_carry_n_5;
  wire sig_btt_lt_b2mbaa2_carry_n_6;
  wire sig_btt_lt_b2mbaa2_carry_n_7;
  wire [0:0]sig_bytes_to_mbaa;
  wire sig_calc_error_reg_i_1_n_0;
  wire sig_calc_error_reg_i_3_n_0;
  wire sig_calc_error_reg_i_4_n_0;
  wire sig_calc_error_reg_i_5_n_0;
  wire sig_calc_error_reg_i_6_n_0;
  wire sig_calc_error_reg_reg_0;
  wire \sig_child_addr_cntr_lsh[15]_i_1_n_0 ;
  wire \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_1 ;
  wire \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_10 ;
  wire \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_11 ;
  wire \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_12 ;
  wire \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_13 ;
  wire \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_14 ;
  wire \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_15 ;
  wire \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_2 ;
  wire \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_3 ;
  wire \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_4 ;
  wire \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_5 ;
  wire \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_6 ;
  wire \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_7 ;
  wire \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_8 ;
  wire \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_9 ;
  wire \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_0 ;
  wire \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_1 ;
  wire \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_10 ;
  wire \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_11 ;
  wire \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_12 ;
  wire \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_13 ;
  wire \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_14 ;
  wire \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_15 ;
  wire \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_2 ;
  wire \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_3 ;
  wire \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_4 ;
  wire \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_5 ;
  wire \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_6 ;
  wire \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_7 ;
  wire \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_8 ;
  wire \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_9 ;
  wire [15:0]\sig_child_addr_cntr_lsh_reg[15]_0 ;
  wire [4:0]\sig_child_addr_cntr_lsh_reg[6]_0 ;
  wire [6:0]\sig_child_addr_cntr_lsh_reg[7]_0 ;
  wire [6:0]\sig_child_addr_cntr_lsh_reg[7]_1 ;
  wire \sig_child_addr_cntr_msh[10]_i_2_n_0 ;
  wire \sig_child_addr_cntr_msh[13]_i_2_n_0 ;
  wire \sig_child_addr_cntr_msh[15]_i_1_n_0 ;
  wire \sig_child_addr_cntr_msh[15]_i_3_n_0 ;
  wire \sig_child_addr_cntr_msh[4]_i_2_n_0 ;
  wire \sig_child_addr_cntr_msh[5]_i_2_n_0 ;
  wire \sig_child_addr_cntr_msh[8]_i_2_n_0 ;
  wire \sig_child_addr_cntr_msh[9]_i_2_n_0 ;
  wire [15:0]sig_child_addr_cntr_msh_reg;
  wire sig_child_addr_lsh_rollover;
  wire sig_child_addr_lsh_rollover_reg;
  wire [6:0]\sig_child_addr_reg_reg[6]_0 ;
  wire \sig_child_addr_reg_reg_n_0_[10] ;
  wire \sig_child_addr_reg_reg_n_0_[11] ;
  wire \sig_child_addr_reg_reg_n_0_[12] ;
  wire \sig_child_addr_reg_reg_n_0_[13] ;
  wire \sig_child_addr_reg_reg_n_0_[14] ;
  wire \sig_child_addr_reg_reg_n_0_[15] ;
  wire \sig_child_addr_reg_reg_n_0_[7] ;
  wire \sig_child_addr_reg_reg_n_0_[8] ;
  wire \sig_child_addr_reg_reg_n_0_[9] ;
  wire sig_child_burst_type_reg;
  wire sig_child_cmd_reg_full;
  wire sig_child_error_reg;
  wire sig_child_qual_burst_type;
  wire sig_child_qual_error_reg;
  wire sig_child_qual_first_of_2;
  wire sig_child_qual_first_of_2_i_1_n_0;
  wire sig_cmd2addr_valid_i_1__0_n_0;
  wire sig_cmd2addr_valid_reg_0;
  wire sig_cmd2data_valid_i_1__0_n_0;
  wire sig_cmd2data_valid_reg_0;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_csm_ld_xfer;
  wire sig_csm_ld_xfer_ns;
  wire sig_csm_pop_child_cmd;
  wire sig_csm_pop_child_cmd_ns;
  wire sig_csm_pop_sf_fifo_ns;
  wire sig_first_realigner_cmd;
  wire sig_first_realigner_cmd_i_1_n_0;
  wire sig_first_realigner_cmd_reg_0;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_0;
  wire sig_inhibit_rdy_n_2;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire [31:0]sig_input_addr_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire [31:0]sig_input_addr_reg1;
  wire sig_input_burst_type_reg;
  wire sig_input_cache_type_reg0;
  wire sig_input_eof_reg;
  wire sig_input_reg_empty;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2dre_cmd_valid;
  wire sig_needed_2_realign_cmds;
  wire sig_needed_2_realign_cmds_i_1_n_0;
  wire sig_pcc2sf_xfer_ready;
  wire sig_psm_halt;
  wire sig_psm_halt_ns;
  wire sig_psm_ld_calc1;
  wire sig_psm_ld_calc1_ns;
  wire sig_psm_ld_chcmd_reg;
  wire sig_psm_ld_chcmd_reg_ns;
  wire sig_psm_ld_realigner_reg;
  wire sig_psm_ld_realigner_reg_ns;
  wire sig_psm_pop_input_cmd;
  wire sig_psm_pop_input_cmd_ns;
  wire [2:0]sig_psm_state;
  wire [2:0]sig_psm_state_ns;
  wire sig_push_input_reg13_out;
  wire sig_realign_cmd_cmplt_reg0;
  wire sig_realign_eof_reg0;
  wire sig_realign_reg_empty;
  wire [1:0]sig_realign_strt_offset;
  wire \sig_realign_strt_offset_reg_reg[0]_0 ;
  wire [30:0]\sig_realign_strt_offset_reg_reg[1]_0 ;
  wire sig_realign_tag_reg0;
  wire [15:0]sig_realigner_btt;
  wire \sig_realigner_btt2[4]_i_2_n_0 ;
  wire \sig_realigner_btt2[5]_i_2_n_0 ;
  wire [0:0]\sig_realigner_btt2_reg[16]_0 ;
  wire [25:0]\sig_realigner_btt2_reg[25]_0 ;
  wire sig_reset_reg;
  wire sig_skip_align2mbaa;
  wire sig_skip_align2mbaa_s_h;
  wire sig_skip_align2mbaa_s_h_i_10_n_0;
  wire sig_skip_align2mbaa_s_h_i_1_n_0;
  wire sig_skip_align2mbaa_s_h_i_3_n_0;
  wire sig_skip_align2mbaa_s_h_i_4_n_0;
  wire sig_skip_align2mbaa_s_h_i_5_n_0;
  wire sig_skip_align2mbaa_s_h_i_6_n_0;
  wire sig_skip_align2mbaa_s_h_i_7_n_0;
  wire sig_skip_align2mbaa_s_h_i_8_n_0;
  wire sig_skip_align2mbaa_s_h_i_9_n_0;
  wire sig_wr_fifo;
  wire sig_wr_fifo_1;
  wire sig_xfer_cache_reg0;
  wire sig_xfer_cmd_cmplt_reg0;
  wire [1:0]sig_xfer_cmd_cmplt_reg_reg_0;
  wire sig_xfer_is_seq_reg_reg_0;
  wire [7:4]NLW_sig_btt_lt_b2mbaa2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_sig_btt_lt_b2mbaa2_carry_O_UNCONNECTED;
  wire [7:7]\NLW_sig_child_addr_cntr_lsh_inferred__0/i__carry__0_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFFF5151FF51)) 
    \FSM_onehot_sig_csm_state[1]_i_1 
       (.I0(\FSM_onehot_sig_csm_state[1]_i_2_n_0 ),
        .I1(sig_child_qual_first_of_2),
        .I2(dout[6]),
        .I3(\FSM_onehot_sig_csm_state_reg_n_0_[1] ),
        .I4(sig_child_cmd_reg_full),
        .I5(\FSM_onehot_sig_csm_state_reg_n_0_[0] ),
        .O(\FSM_onehot_sig_csm_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \FSM_onehot_sig_csm_state[1]_i_2 
       (.I0(sig_pcc2sf_xfer_ready),
        .I1(dout[5]),
        .O(\FSM_onehot_sig_csm_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFE0E0E0E0E0E0E0)) 
    \FSM_onehot_sig_csm_state[2]_i_1 
       (.I0(sig_mstr2data_cmd_valid),
        .I1(sig_mstr2addr_cmd_valid),
        .I2(\FSM_onehot_sig_csm_state_reg_n_0_[2] ),
        .I3(sig_child_cmd_reg_full),
        .I4(\FSM_onehot_sig_csm_state_reg_n_0_[1] ),
        .I5(sig_child_error_reg),
        .O(\FSM_onehot_sig_csm_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \FSM_onehot_sig_csm_state[4]_i_1 
       (.I0(\FSM_onehot_sig_csm_state_reg[4]_0 ),
        .I1(sig_pcc2sf_xfer_ready),
        .I2(sig_csm_pop_child_cmd_ns),
        .I3(sig_child_error_reg),
        .I4(empty),
        .I5(\FSM_onehot_sig_csm_state_reg_n_0_[4] ),
        .O(\FSM_onehot_sig_csm_state[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'hE0FFE0E0)) 
    \FSM_onehot_sig_csm_state[5]_i_1 
       (.I0(sig_mstr2data_cmd_valid),
        .I1(sig_mstr2addr_cmd_valid),
        .I2(\FSM_onehot_sig_csm_state_reg_n_0_[5] ),
        .I3(empty),
        .I4(\FSM_onehot_sig_csm_state_reg_n_0_[4] ),
        .O(\FSM_onehot_sig_csm_state[5]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_sig_csm_state_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_sig_csm_state_reg_n_0_[0] ),
        .S(sig_reset_reg));
  (* FSM_ENCODED_STATES = "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_csm_state_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_csm_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_csm_state_reg_n_0_[1] ),
        .R(sig_reset_reg));
  (* FSM_ENCODED_STATES = "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_csm_state_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_csm_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_csm_state_reg_n_0_[2] ),
        .R(sig_reset_reg));
  (* FSM_ENCODED_STATES = "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_csm_state_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_csm_state[4]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_csm_state_reg_n_0_[4] ),
        .R(sig_reset_reg));
  (* FSM_ENCODED_STATES = "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_csm_state_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_csm_state[5]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_csm_state_reg_n_0_[5] ),
        .R(sig_reset_reg));
  LUT5 #(
    .INIT(32'hEA45EF45)) 
    \FSM_sequential_sig_psm_state[0]_i_1 
       (.I0(sig_psm_state[2]),
        .I1(\FSM_sequential_sig_psm_state[0]_i_2_n_0 ),
        .I2(sig_psm_state[1]),
        .I3(sig_psm_state[0]),
        .I4(sig_push_input_reg13_out),
        .O(sig_psm_state_ns[0]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'hBFB0)) 
    \FSM_sequential_sig_psm_state[0]_i_2 
       (.I0(sig_child_cmd_reg_full),
        .I1(sig_calc_error_reg_reg_0),
        .I2(sig_psm_state[0]),
        .I3(sig_realign_reg_empty),
        .O(\FSM_sequential_sig_psm_state[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT5 #(
    .INIT(32'h0000AFC0)) 
    \FSM_sequential_sig_psm_state[1]_i_1 
       (.I0(sig_child_cmd_reg_full),
        .I1(sig_push_input_reg13_out),
        .I2(sig_psm_state[0]),
        .I3(sig_psm_state[1]),
        .I4(sig_psm_state[2]),
        .O(sig_psm_state_ns[1]));
  LUT6 #(
    .INIT(64'h00FFFFFF04000400)) 
    \FSM_sequential_sig_psm_state[2]_i_1 
       (.I0(\FSM_sequential_sig_psm_state[2]_i_2_n_0 ),
        .I1(sig_psm_state[1]),
        .I2(sig_child_cmd_reg_full),
        .I3(sig_psm_state[0]),
        .I4(sig_realign_reg_empty),
        .I5(sig_psm_state[2]),
        .O(sig_psm_state_ns[2]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'h5540)) 
    \FSM_sequential_sig_psm_state[2]_i_2 
       (.I0(sig_calc_error_reg_reg_0),
        .I1(sig_first_realigner_cmd),
        .I2(sig_skip_align2mbaa),
        .I3(sig_skip_align2mbaa_s_h),
        .O(\FSM_sequential_sig_psm_state[2]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "p_init:000,p_ld_first_cmd:010,p_ld_child_cmd:011,p_error_trap:100,p_ld_last_cmd:101,p_wait_for_cmd:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_psm_state_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_state_ns[0]),
        .Q(sig_psm_state[0]),
        .R(sig_reset_reg));
  (* FSM_ENCODED_STATES = "p_init:000,p_ld_first_cmd:010,p_ld_child_cmd:011,p_error_trap:100,p_ld_last_cmd:101,p_wait_for_cmd:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_psm_state_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_state_ns[1]),
        .Q(sig_psm_state[1]),
        .R(sig_reset_reg));
  (* FSM_ENCODED_STATES = "p_init:000,p_ld_first_cmd:010,p_ld_child_cmd:011,p_error_trap:100,p_ld_last_cmd:101,p_wait_for_cmd:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_psm_state_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_state_ns[2]),
        .Q(sig_psm_state[2]),
        .R(sig_reset_reg));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(sig_input_addr_reg1[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(sig_input_addr_reg1[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(sig_input_addr_reg1[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(sig_input_addr_reg1[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(sig_input_addr_reg1[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(sig_input_addr_reg1[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(sig_input_addr_reg1[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(sig_input_addr_reg1[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(sig_input_addr_reg1[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(sig_input_addr_reg1[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(sig_input_addr_reg1[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(sig_input_addr_reg1[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(sig_input_addr_reg1[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(sig_input_addr_reg1[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(sig_input_addr_reg1[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(sig_input_addr_reg1[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(sig_input_addr_reg1[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(sig_input_addr_reg1[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(sig_input_addr_reg1[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(sig_input_addr_reg1[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(sig_input_addr_reg1[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(sig_input_addr_reg1[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(sig_input_addr_reg1[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(sig_input_addr_reg1[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(sig_input_addr_reg1[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(sig_input_addr_reg1[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(sig_input_addr_reg1[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(sig_input_addr_reg1[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(sig_input_addr_reg1[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(sig_input_addr_reg1[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(sig_input_addr_reg1[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(sig_input_addr_reg1[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    i__carry__0_i_1
       (.I0(\sig_child_addr_reg_reg_n_0_[15] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(\sig_child_addr_cntr_lsh_reg[15]_0 [15]),
        .O(i__carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    i__carry__0_i_2
       (.I0(\sig_child_addr_reg_reg_n_0_[14] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(\sig_child_addr_cntr_lsh_reg[15]_0 [14]),
        .O(i__carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    i__carry__0_i_3
       (.I0(\sig_child_addr_reg_reg_n_0_[13] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(\sig_child_addr_cntr_lsh_reg[15]_0 [13]),
        .O(i__carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    i__carry__0_i_4
       (.I0(\sig_child_addr_reg_reg_n_0_[12] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(\sig_child_addr_cntr_lsh_reg[15]_0 [12]),
        .O(i__carry__0_i_4_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    i__carry__0_i_5
       (.I0(\sig_child_addr_reg_reg_n_0_[11] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(\sig_child_addr_cntr_lsh_reg[15]_0 [11]),
        .O(i__carry__0_i_5_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    i__carry__0_i_6
       (.I0(\sig_child_addr_reg_reg_n_0_[10] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(\sig_child_addr_cntr_lsh_reg[15]_0 [10]),
        .O(i__carry__0_i_6_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    i__carry__0_i_7
       (.I0(\sig_child_addr_reg_reg_n_0_[9] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(\sig_child_addr_cntr_lsh_reg[15]_0 [9]),
        .O(i__carry__0_i_7_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    i__carry__0_i_8
       (.I0(\sig_child_addr_reg_reg_n_0_[8] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(\sig_child_addr_cntr_lsh_reg[15]_0 [8]),
        .O(i__carry__0_i_8_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    i__carry_i_8
       (.I0(\sig_child_addr_reg_reg_n_0_[7] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(\sig_child_addr_cntr_lsh_reg[15]_0 [7]),
        .O(i__carry_i_8_n_0));
  LUT5 #(
    .INIT(32'hAAAABAAA)) 
    \sig_btt_cntr[25]_i_1 
       (.I0(sig_psm_ld_realigner_reg),
        .I1(sig_calc_error_reg_reg_0),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[25]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[25]_i_1_n_0 ),
        .D(out[0]),
        .Q(\sig_btt_cntr_reg[25]_0 [0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[25]_i_1_n_0 ),
        .D(out[10]),
        .Q(\sig_btt_cntr_reg[25]_0 [10]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[25]_i_1_n_0 ),
        .D(out[11]),
        .Q(\sig_btt_cntr_reg[25]_0 [11]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[25]_i_1_n_0 ),
        .D(out[12]),
        .Q(\sig_btt_cntr_reg[25]_0 [12]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[25]_i_1_n_0 ),
        .D(out[13]),
        .Q(\sig_btt_cntr_reg[25]_0 [13]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[25]_i_1_n_0 ),
        .D(out[14]),
        .Q(\sig_btt_cntr_reg[25]_0 [14]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[25]_i_1_n_0 ),
        .D(out[15]),
        .Q(\sig_btt_cntr_reg[25]_0 [15]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[25]_i_1_n_0 ),
        .D(out[16]),
        .Q(\sig_btt_cntr_reg[25]_0 [16]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[25]_i_1_n_0 ),
        .D(out[17]),
        .Q(\sig_btt_cntr_reg[25]_0 [17]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[25]_i_1_n_0 ),
        .D(out[18]),
        .Q(\sig_btt_cntr_reg[25]_0 [18]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[25]_i_1_n_0 ),
        .D(out[19]),
        .Q(\sig_btt_cntr_reg[25]_0 [19]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[25]_i_1_n_0 ),
        .D(out[1]),
        .Q(\sig_btt_cntr_reg[25]_0 [1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[25]_i_1_n_0 ),
        .D(out[20]),
        .Q(\sig_btt_cntr_reg[25]_0 [20]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[25]_i_1_n_0 ),
        .D(out[21]),
        .Q(\sig_btt_cntr_reg[25]_0 [21]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[25]_i_1_n_0 ),
        .D(out[22]),
        .Q(\sig_btt_cntr_reg[25]_0 [22]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[25]_i_1_n_0 ),
        .D(out[23]),
        .Q(\sig_btt_cntr_reg[25]_0 [23]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[25]_i_1_n_0 ),
        .D(out[24]),
        .Q(\sig_btt_cntr_reg[25]_0 [24]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[25]_i_1_n_0 ),
        .D(out[25]),
        .Q(\sig_btt_cntr_reg[25]_0 [25]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[25]_i_1_n_0 ),
        .D(out[2]),
        .Q(\sig_btt_cntr_reg[25]_0 [2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[25]_i_1_n_0 ),
        .D(out[3]),
        .Q(\sig_btt_cntr_reg[25]_0 [3]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[25]_i_1_n_0 ),
        .D(out[4]),
        .Q(\sig_btt_cntr_reg[25]_0 [4]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[25]_i_1_n_0 ),
        .D(out[5]),
        .Q(\sig_btt_cntr_reg[25]_0 [5]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[25]_i_1_n_0 ),
        .D(out[6]),
        .Q(\sig_btt_cntr_reg[25]_0 [6]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[25]_i_1_n_0 ),
        .D(out[7]),
        .Q(\sig_btt_cntr_reg[25]_0 [7]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[25]_i_1_n_0 ),
        .D(out[8]),
        .Q(\sig_btt_cntr_reg[25]_0 [8]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[25]_i_1_n_0 ),
        .D(out[9]),
        .Q(\sig_btt_cntr_reg[25]_0 [9]),
        .R(sig_reset_reg));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 sig_btt_lt_b2mbaa2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_sig_btt_lt_b2mbaa2_carry_CO_UNCONNECTED[7:4],sig_btt_lt_b2mbaa2,sig_btt_lt_b2mbaa2_carry_n_5,sig_btt_lt_b2mbaa2_carry_n_6,sig_btt_lt_b2mbaa2_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,sig_btt_lt_b2mbaa2_carry_i_1_n_0,sig_btt_lt_b2mbaa2_carry_i_2_n_0,sig_btt_lt_b2mbaa2_carry_i_3_n_0,sig_btt_lt_b2mbaa2_carry_i_4_n_0}),
        .O(NLW_sig_btt_lt_b2mbaa2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,S,sig_btt_lt_b2mbaa2_carry_i_6_n_0,sig_btt_lt_b2mbaa2_carry_i_7_n_0,sig_btt_lt_b2mbaa2_carry_i_8_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    sig_btt_lt_b2mbaa2_carry_i_1
       (.I0(sig_bytes_to_mbaa),
        .I1(\sig_btt_cntr_reg[25]_0 [6]),
        .O(sig_btt_lt_b2mbaa2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    sig_btt_lt_b2mbaa2_carry_i_10
       (.I0(sig_input_addr_reg[0]),
        .I1(sig_input_addr_reg[1]),
        .I2(sig_input_addr_reg[2]),
        .I3(sig_input_addr_reg[3]),
        .O(sig_btt_lt_b2mbaa2_carry_i_10_n_0));
  LUT5 #(
    .INIT(32'h104551C7)) 
    sig_btt_lt_b2mbaa2_carry_i_2
       (.I0(\sig_btt_cntr_reg[25]_0 [5]),
        .I1(sig_input_addr_reg[4]),
        .I2(sig_btt_lt_b2mbaa2_carry_i_10_n_0),
        .I3(sig_input_addr_reg[5]),
        .I4(\sig_btt_cntr_reg[25]_0 [4]),
        .O(sig_btt_lt_b2mbaa2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h1111111411177774)) 
    sig_btt_lt_b2mbaa2_carry_i_3
       (.I0(\sig_btt_cntr_reg[25]_0 [3]),
        .I1(sig_input_addr_reg[3]),
        .I2(sig_input_addr_reg[0]),
        .I3(sig_input_addr_reg[1]),
        .I4(sig_input_addr_reg[2]),
        .I5(\sig_btt_cntr_reg[25]_0 [2]),
        .O(sig_btt_lt_b2mbaa2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h1474)) 
    sig_btt_lt_b2mbaa2_carry_i_4
       (.I0(\sig_btt_cntr_reg[25]_0 [1]),
        .I1(sig_input_addr_reg[1]),
        .I2(sig_input_addr_reg[0]),
        .I3(\sig_btt_cntr_reg[25]_0 [0]),
        .O(sig_btt_lt_b2mbaa2_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h41822418)) 
    sig_btt_lt_b2mbaa2_carry_i_6
       (.I0(\sig_btt_cntr_reg[25]_0 [5]),
        .I1(sig_input_addr_reg[4]),
        .I2(sig_btt_lt_b2mbaa2_carry_i_10_n_0),
        .I3(sig_input_addr_reg[5]),
        .I4(\sig_btt_cntr_reg[25]_0 [4]),
        .O(sig_btt_lt_b2mbaa2_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h000156A856A80001)) 
    sig_btt_lt_b2mbaa2_carry_i_7
       (.I0(\sig_btt_cntr_reg[25]_0 [2]),
        .I1(sig_input_addr_reg[0]),
        .I2(sig_input_addr_reg[1]),
        .I3(sig_input_addr_reg[2]),
        .I4(\sig_btt_cntr_reg[25]_0 [3]),
        .I5(sig_input_addr_reg[3]),
        .O(sig_btt_lt_b2mbaa2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h1881)) 
    sig_btt_lt_b2mbaa2_carry_i_8
       (.I0(\sig_btt_cntr_reg[25]_0 [0]),
        .I1(sig_input_addr_reg[0]),
        .I2(sig_input_addr_reg[1]),
        .I3(\sig_btt_cntr_reg[25]_0 [1]),
        .O(sig_btt_lt_b2mbaa2_carry_i_8_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_btt_lt_b2mbaa2_carry_i_9
       (.I0(sig_input_addr_reg[5]),
        .I1(sig_input_addr_reg[0]),
        .I2(sig_input_addr_reg[1]),
        .I3(sig_input_addr_reg[2]),
        .I4(sig_input_addr_reg[3]),
        .I5(sig_input_addr_reg[4]),
        .O(sig_bytes_to_mbaa));
  LUT5 #(
    .INIT(32'hFFFF2000)) 
    sig_calc_error_reg_i_1
       (.I0(sig_btt_is_zero),
        .I1(sig_psm_halt),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_calc_error_reg_reg_0),
        .O(sig_calc_error_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    sig_calc_error_reg_i_2
       (.I0(sig_calc_error_reg_i_3_n_0),
        .I1(sig_calc_error_reg_i_4_n_0),
        .I2(sig_calc_error_reg_i_5_n_0),
        .I3(sig_calc_error_reg_i_6_n_0),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(sig_btt_is_zero));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_3
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[7]),
        .I5(Q[6]),
        .O(sig_calc_error_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_4
       (.I0(Q[22]),
        .I1(Q[23]),
        .I2(Q[20]),
        .I3(Q[21]),
        .I4(Q[25]),
        .I5(Q[24]),
        .O(sig_calc_error_reg_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_5
       (.I0(Q[16]),
        .I1(Q[17]),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(Q[19]),
        .I5(Q[18]),
        .O(sig_calc_error_reg_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_6
       (.I0(Q[10]),
        .I1(Q[11]),
        .I2(Q[8]),
        .I3(Q[9]),
        .I4(Q[13]),
        .I5(Q[12]),
        .O(sig_calc_error_reg_i_6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_calc_error_reg_i_1_n_0),
        .Q(sig_calc_error_reg_reg_0),
        .R(sig_reset_reg));
  LUT3 #(
    .INIT(8'hEA)) 
    \sig_child_addr_cntr_lsh[15]_i_1 
       (.I0(sig_csm_pop_child_cmd),
        .I1(sig_child_qual_burst_type),
        .I2(sig_csm_ld_xfer),
        .O(\sig_child_addr_cntr_lsh[15]_i_1_n_0 ));
  CARRY8 \sig_child_addr_cntr_lsh_inferred__0/i__carry 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sig_child_addr_cntr_lsh_inferred__0/i__carry_n_0 ,\sig_child_addr_cntr_lsh_inferred__0/i__carry_n_1 ,\sig_child_addr_cntr_lsh_inferred__0/i__carry_n_2 ,\sig_child_addr_cntr_lsh_inferred__0/i__carry_n_3 ,\sig_child_addr_cntr_lsh_inferred__0/i__carry_n_4 ,\sig_child_addr_cntr_lsh_inferred__0/i__carry_n_5 ,\sig_child_addr_cntr_lsh_inferred__0/i__carry_n_6 ,\sig_child_addr_cntr_lsh_inferred__0/i__carry_n_7 }),
        .DI({1'b0,\sig_child_addr_cntr_lsh_reg[7]_0 }),
        .O({\sig_child_addr_cntr_lsh_inferred__0/i__carry_n_8 ,\sig_child_addr_cntr_lsh_inferred__0/i__carry_n_9 ,\sig_child_addr_cntr_lsh_inferred__0/i__carry_n_10 ,\sig_child_addr_cntr_lsh_inferred__0/i__carry_n_11 ,\sig_child_addr_cntr_lsh_inferred__0/i__carry_n_12 ,\sig_child_addr_cntr_lsh_inferred__0/i__carry_n_13 ,\sig_child_addr_cntr_lsh_inferred__0/i__carry_n_14 ,\sig_child_addr_cntr_lsh_inferred__0/i__carry_n_15 }),
        .S({i__carry_i_8_n_0,\sig_child_addr_cntr_lsh_reg[7]_1 }));
  CARRY8 \sig_child_addr_cntr_lsh_inferred__0/i__carry__0 
       (.CI(\sig_child_addr_cntr_lsh_inferred__0/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sig_child_addr_cntr_lsh_inferred__0/i__carry__0_CO_UNCONNECTED [7],\sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_1 ,\sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_2 ,\sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_3 ,\sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_4 ,\sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_5 ,\sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_6 ,\sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_8 ,\sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_9 ,\sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_10 ,\sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_11 ,\sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_12 ,\sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_13 ,\sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_14 ,\sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_15 }),
        .S({i__carry__0_i_1_n_0,i__carry__0_i_2_n_0,i__carry__0_i_3_n_0,i__carry__0_i_4_n_0,i__carry__0_i_5_n_0,i__carry__0_i_6_n_0,i__carry__0_i_7_n_0,i__carry__0_i_8_n_0}));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_inferred__0/i__carry_n_15 ),
        .Q(\sig_child_addr_cntr_lsh_reg[15]_0 [0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_13 ),
        .Q(\sig_child_addr_cntr_lsh_reg[15]_0 [10]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_12 ),
        .Q(\sig_child_addr_cntr_lsh_reg[15]_0 [11]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_11 ),
        .Q(\sig_child_addr_cntr_lsh_reg[15]_0 [12]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_10 ),
        .Q(\sig_child_addr_cntr_lsh_reg[15]_0 [13]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_9 ),
        .Q(\sig_child_addr_cntr_lsh_reg[15]_0 [14]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_8 ),
        .Q(\sig_child_addr_cntr_lsh_reg[15]_0 [15]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_inferred__0/i__carry_n_14 ),
        .Q(\sig_child_addr_cntr_lsh_reg[15]_0 [1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_inferred__0/i__carry_n_13 ),
        .Q(\sig_child_addr_cntr_lsh_reg[15]_0 [2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_inferred__0/i__carry_n_12 ),
        .Q(\sig_child_addr_cntr_lsh_reg[15]_0 [3]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_inferred__0/i__carry_n_11 ),
        .Q(\sig_child_addr_cntr_lsh_reg[15]_0 [4]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_inferred__0/i__carry_n_10 ),
        .Q(\sig_child_addr_cntr_lsh_reg[15]_0 [5]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_inferred__0/i__carry_n_9 ),
        .Q(\sig_child_addr_cntr_lsh_reg[15]_0 [6]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_inferred__0/i__carry_n_8 ),
        .Q(\sig_child_addr_cntr_lsh_reg[15]_0 [7]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_15 ),
        .Q(\sig_child_addr_cntr_lsh_reg[15]_0 [8]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_14 ),
        .Q(\sig_child_addr_cntr_lsh_reg[15]_0 [9]),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hA3)) 
    \sig_child_addr_cntr_msh[0]_i_1 
       (.I0(data[0]),
        .I1(sig_child_addr_cntr_msh_reg[0]),
        .I2(sig_csm_pop_child_cmd),
        .O(p_0_in[0]));
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_child_addr_cntr_msh[10]_i_1 
       (.I0(data[10]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[10]),
        .I3(\sig_child_addr_cntr_msh[10]_i_2_n_0 ),
        .O(p_0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \sig_child_addr_cntr_msh[10]_i_2 
       (.I0(sig_child_addr_cntr_msh_reg[8]),
        .I1(sig_child_addr_cntr_msh_reg[6]),
        .I2(\sig_child_addr_cntr_msh[8]_i_2_n_0 ),
        .I3(sig_child_addr_cntr_msh_reg[7]),
        .I4(sig_child_addr_cntr_msh_reg[9]),
        .O(\sig_child_addr_cntr_msh[10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_child_addr_cntr_msh[11]_i_1 
       (.I0(data[11]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[11]),
        .I3(\sig_child_addr_cntr_msh[13]_i_2_n_0 ),
        .O(p_0_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'hB8BB8B88)) 
    \sig_child_addr_cntr_msh[12]_i_1 
       (.I0(data[12]),
        .I1(sig_csm_pop_child_cmd),
        .I2(\sig_child_addr_cntr_msh[13]_i_2_n_0 ),
        .I3(sig_child_addr_cntr_msh_reg[11]),
        .I4(sig_child_addr_cntr_msh_reg[12]),
        .O(p_0_in[12]));
  LUT6 #(
    .INIT(64'hB88BB8B8B8B8B8B8)) 
    \sig_child_addr_cntr_msh[13]_i_1 
       (.I0(data[13]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[13]),
        .I3(\sig_child_addr_cntr_msh[13]_i_2_n_0 ),
        .I4(sig_child_addr_cntr_msh_reg[11]),
        .I5(sig_child_addr_cntr_msh_reg[12]),
        .O(p_0_in[13]));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \sig_child_addr_cntr_msh[13]_i_2 
       (.I0(sig_child_addr_cntr_msh_reg[9]),
        .I1(sig_child_addr_cntr_msh_reg[7]),
        .I2(\sig_child_addr_cntr_msh[8]_i_2_n_0 ),
        .I3(sig_child_addr_cntr_msh_reg[6]),
        .I4(sig_child_addr_cntr_msh_reg[8]),
        .I5(sig_child_addr_cntr_msh_reg[10]),
        .O(\sig_child_addr_cntr_msh[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \sig_child_addr_cntr_msh[14]_i_1 
       (.I0(data[14]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[14]),
        .I3(\sig_child_addr_cntr_msh[15]_i_3_n_0 ),
        .I4(sig_child_addr_cntr_msh_reg[13]),
        .O(p_0_in[14]));
  LUT4 #(
    .INIT(16'hEAAA)) 
    \sig_child_addr_cntr_msh[15]_i_1 
       (.I0(sig_csm_pop_child_cmd),
        .I1(sig_csm_ld_xfer),
        .I2(sig_child_qual_burst_type),
        .I3(sig_child_addr_lsh_rollover_reg),
        .O(\sig_child_addr_cntr_msh[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \sig_child_addr_cntr_msh[15]_i_2 
       (.I0(data[15]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[15]),
        .I3(sig_child_addr_cntr_msh_reg[13]),
        .I4(\sig_child_addr_cntr_msh[15]_i_3_n_0 ),
        .I5(sig_child_addr_cntr_msh_reg[14]),
        .O(p_0_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \sig_child_addr_cntr_msh[15]_i_3 
       (.I0(sig_child_addr_cntr_msh_reg[12]),
        .I1(sig_child_addr_cntr_msh_reg[11]),
        .I2(\sig_child_addr_cntr_msh[13]_i_2_n_0 ),
        .O(\sig_child_addr_cntr_msh[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'h8BB8)) 
    \sig_child_addr_cntr_msh[1]_i_1 
       (.I0(data[1]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[0]),
        .I3(sig_child_addr_cntr_msh_reg[1]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \sig_child_addr_cntr_msh[2]_i_1 
       (.I0(data[2]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[2]),
        .I3(sig_child_addr_cntr_msh_reg[0]),
        .I4(sig_child_addr_cntr_msh_reg[1]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \sig_child_addr_cntr_msh[3]_i_1 
       (.I0(data[3]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[3]),
        .I3(sig_child_addr_cntr_msh_reg[1]),
        .I4(sig_child_addr_cntr_msh_reg[0]),
        .I5(sig_child_addr_cntr_msh_reg[2]),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_child_addr_cntr_msh[4]_i_1 
       (.I0(data[4]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[4]),
        .I3(\sig_child_addr_cntr_msh[4]_i_2_n_0 ),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \sig_child_addr_cntr_msh[4]_i_2 
       (.I0(sig_child_addr_cntr_msh_reg[2]),
        .I1(sig_child_addr_cntr_msh_reg[0]),
        .I2(sig_child_addr_cntr_msh_reg[1]),
        .I3(sig_child_addr_cntr_msh_reg[3]),
        .O(\sig_child_addr_cntr_msh[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_child_addr_cntr_msh[5]_i_1 
       (.I0(data[5]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[5]),
        .I3(\sig_child_addr_cntr_msh[5]_i_2_n_0 ),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \sig_child_addr_cntr_msh[5]_i_2 
       (.I0(sig_child_addr_cntr_msh_reg[3]),
        .I1(sig_child_addr_cntr_msh_reg[1]),
        .I2(sig_child_addr_cntr_msh_reg[0]),
        .I3(sig_child_addr_cntr_msh_reg[2]),
        .I4(sig_child_addr_cntr_msh_reg[4]),
        .O(\sig_child_addr_cntr_msh[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_child_addr_cntr_msh[6]_i_1 
       (.I0(data[6]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[6]),
        .I3(\sig_child_addr_cntr_msh[8]_i_2_n_0 ),
        .O(p_0_in[6]));
  LUT5 #(
    .INIT(32'hB88BB8B8)) 
    \sig_child_addr_cntr_msh[7]_i_1 
       (.I0(data[7]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[7]),
        .I3(\sig_child_addr_cntr_msh[8]_i_2_n_0 ),
        .I4(sig_child_addr_cntr_msh_reg[6]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'hB8B88BB8B8B8B8B8)) 
    \sig_child_addr_cntr_msh[8]_i_1 
       (.I0(data[8]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[8]),
        .I3(sig_child_addr_cntr_msh_reg[6]),
        .I4(\sig_child_addr_cntr_msh[8]_i_2_n_0 ),
        .I5(sig_child_addr_cntr_msh_reg[7]),
        .O(p_0_in[8]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \sig_child_addr_cntr_msh[8]_i_2 
       (.I0(sig_child_addr_cntr_msh_reg[4]),
        .I1(sig_child_addr_cntr_msh_reg[2]),
        .I2(sig_child_addr_cntr_msh_reg[0]),
        .I3(sig_child_addr_cntr_msh_reg[1]),
        .I4(sig_child_addr_cntr_msh_reg[3]),
        .I5(sig_child_addr_cntr_msh_reg[5]),
        .O(\sig_child_addr_cntr_msh[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_child_addr_cntr_msh[9]_i_1 
       (.I0(data[9]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[9]),
        .I3(\sig_child_addr_cntr_msh[9]_i_2_n_0 ),
        .O(p_0_in[9]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \sig_child_addr_cntr_msh[9]_i_2 
       (.I0(sig_child_addr_cntr_msh_reg[7]),
        .I1(\sig_child_addr_cntr_msh[8]_i_2_n_0 ),
        .I2(sig_child_addr_cntr_msh_reg[6]),
        .I3(sig_child_addr_cntr_msh_reg[8]),
        .O(\sig_child_addr_cntr_msh[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[15]_i_1_n_0 ),
        .D(p_0_in[0]),
        .Q(sig_child_addr_cntr_msh_reg[0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[15]_i_1_n_0 ),
        .D(p_0_in[10]),
        .Q(sig_child_addr_cntr_msh_reg[10]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[15]_i_1_n_0 ),
        .D(p_0_in[11]),
        .Q(sig_child_addr_cntr_msh_reg[11]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[15]_i_1_n_0 ),
        .D(p_0_in[12]),
        .Q(sig_child_addr_cntr_msh_reg[12]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[15]_i_1_n_0 ),
        .D(p_0_in[13]),
        .Q(sig_child_addr_cntr_msh_reg[13]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[15]_i_1_n_0 ),
        .D(p_0_in[14]),
        .Q(sig_child_addr_cntr_msh_reg[14]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[15]_i_1_n_0 ),
        .D(p_0_in[15]),
        .Q(sig_child_addr_cntr_msh_reg[15]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[15]_i_1_n_0 ),
        .D(p_0_in[1]),
        .Q(sig_child_addr_cntr_msh_reg[1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[15]_i_1_n_0 ),
        .D(p_0_in[2]),
        .Q(sig_child_addr_cntr_msh_reg[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[15]_i_1_n_0 ),
        .D(p_0_in[3]),
        .Q(sig_child_addr_cntr_msh_reg[3]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[15]_i_1_n_0 ),
        .D(p_0_in[4]),
        .Q(sig_child_addr_cntr_msh_reg[4]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[15]_i_1_n_0 ),
        .D(p_0_in[5]),
        .Q(sig_child_addr_cntr_msh_reg[5]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[15]_i_1_n_0 ),
        .D(p_0_in[6]),
        .Q(sig_child_addr_cntr_msh_reg[6]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[15]_i_1_n_0 ),
        .D(p_0_in[7]),
        .Q(sig_child_addr_cntr_msh_reg[7]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[15]_i_1_n_0 ),
        .D(p_0_in[8]),
        .Q(sig_child_addr_cntr_msh_reg[8]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[15]_i_1_n_0 ),
        .D(p_0_in[9]),
        .Q(sig_child_addr_cntr_msh_reg[9]),
        .R(sig_reset_reg));
  LUT2 #(
    .INIT(4'h2)) 
    sig_child_addr_lsh_rollover_reg_i_1
       (.I0(\sig_child_addr_cntr_lsh_reg[15]_0 [15]),
        .I1(O),
        .O(sig_child_addr_lsh_rollover));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_4
       (.I0(\sig_child_addr_cntr_lsh_reg[15]_0 [6]),
        .I1(dout[4]),
        .O(\sig_child_addr_cntr_lsh_reg[6]_0 [4]));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_5
       (.I0(\sig_child_addr_cntr_lsh_reg[15]_0 [5]),
        .I1(dout[3]),
        .O(\sig_child_addr_cntr_lsh_reg[6]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_6
       (.I0(\sig_child_addr_cntr_lsh_reg[15]_0 [4]),
        .I1(dout[2]),
        .O(\sig_child_addr_cntr_lsh_reg[6]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_7
       (.I0(\sig_child_addr_cntr_lsh_reg[15]_0 [3]),
        .I1(dout[1]),
        .O(\sig_child_addr_cntr_lsh_reg[6]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_8
       (.I0(\sig_child_addr_cntr_lsh_reg[15]_0 [2]),
        .I1(dout[0]),
        .O(\sig_child_addr_cntr_lsh_reg[6]_0 [0]));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_addr_lsh_rollover_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_child_addr_lsh_rollover),
        .Q(sig_child_addr_lsh_rollover_reg),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[0]),
        .Q(\sig_child_addr_reg_reg[6]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[10]),
        .Q(\sig_child_addr_reg_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[11]),
        .Q(\sig_child_addr_reg_reg_n_0_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[12]),
        .Q(\sig_child_addr_reg_reg_n_0_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[13]),
        .Q(\sig_child_addr_reg_reg_n_0_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[14]),
        .Q(\sig_child_addr_reg_reg_n_0_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[15]),
        .Q(\sig_child_addr_reg_reg_n_0_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[16]),
        .Q(data[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[17]),
        .Q(data[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[18]),
        .Q(data[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[19]),
        .Q(data[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[1]),
        .Q(\sig_child_addr_reg_reg[6]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[20]),
        .Q(data[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[21]),
        .Q(data[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[22]),
        .Q(data[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[23]),
        .Q(data[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[24]),
        .Q(data[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[25]),
        .Q(data[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[26]),
        .Q(data[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[27]),
        .Q(data[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[28]),
        .Q(data[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[29]),
        .Q(data[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[2]),
        .Q(\sig_child_addr_reg_reg[6]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[30]),
        .Q(data[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[31]),
        .Q(data[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[3]),
        .Q(\sig_child_addr_reg_reg[6]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[4]),
        .Q(\sig_child_addr_reg_reg[6]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[5]),
        .Q(\sig_child_addr_reg_reg[6]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[6]),
        .Q(\sig_child_addr_reg_reg[6]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[7]),
        .Q(\sig_child_addr_reg_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[8]),
        .Q(\sig_child_addr_reg_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[9]),
        .Q(\sig_child_addr_reg_reg_n_0_[9] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_burst_type_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_burst_type_reg),
        .Q(sig_child_burst_type_reg),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_cmd_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_psm_ld_chcmd_reg),
        .Q(sig_child_cmd_reg_full),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_calc_error_reg_reg_0),
        .Q(sig_child_error_reg),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_qual_burst_type_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_pop_child_cmd),
        .D(sig_child_burst_type_reg),
        .Q(sig_child_qual_burst_type),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_qual_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_pop_child_cmd),
        .D(sig_child_error_reg),
        .Q(sig_child_qual_error_reg),
        .R(sig_reset_reg));
  LUT6 #(
    .INIT(64'h0000000070777000)) 
    sig_child_qual_first_of_2_i_1
       (.I0(dout[5]),
        .I1(sig_pcc2sf_xfer_ready),
        .I2(sig_needed_2_realign_cmds),
        .I3(sig_csm_pop_child_cmd),
        .I4(sig_child_qual_first_of_2),
        .I5(sig_reset_reg),
        .O(sig_child_qual_first_of_2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_qual_first_of_2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_child_qual_first_of_2_i_1_n_0),
        .Q(sig_child_qual_first_of_2),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h54540454)) 
    sig_cmd2addr_valid_i_1__0
       (.I0(sig_reset_reg),
        .I1(sig_csm_ld_xfer),
        .I2(sig_mstr2addr_cmd_valid),
        .I3(sig_inhibit_rdy_n_0),
        .I4(sig_cmd2addr_valid_reg_0),
        .O(sig_cmd2addr_valid_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2addr_valid_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmd2addr_valid_i_1__0_n_0),
        .Q(sig_mstr2addr_cmd_valid),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h54540454)) 
    sig_cmd2data_valid_i_1__0
       (.I0(sig_reset_reg),
        .I1(sig_csm_ld_xfer),
        .I2(sig_mstr2data_cmd_valid),
        .I3(sig_inhibit_rdy_n_2),
        .I4(sig_cmd2data_valid_reg_0),
        .O(sig_cmd2data_valid_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2data_valid_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmd2data_valid_i_1__0_n_0),
        .Q(sig_mstr2data_cmd_valid),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h1110)) 
    sig_csm_ld_xfer_i_1
       (.I0(sig_mstr2addr_cmd_valid),
        .I1(sig_mstr2data_cmd_valid),
        .I2(\FSM_onehot_sig_csm_state_reg_n_0_[2] ),
        .I3(\FSM_onehot_sig_csm_state_reg_n_0_[5] ),
        .O(sig_csm_ld_xfer_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_csm_ld_xfer_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_csm_ld_xfer_ns),
        .Q(sig_csm_ld_xfer),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sig_csm_pop_child_cmd_i_1
       (.I0(sig_child_cmd_reg_full),
        .I1(\FSM_onehot_sig_csm_state_reg_n_0_[1] ),
        .O(sig_csm_pop_child_cmd_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_csm_pop_child_cmd_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_csm_pop_child_cmd_ns),
        .Q(sig_csm_pop_child_cmd),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'h02)) 
    sig_csm_pop_sf_fifo_i_1
       (.I0(\FSM_onehot_sig_csm_state_reg_n_0_[5] ),
        .I1(sig_mstr2addr_cmd_valid),
        .I2(sig_mstr2data_cmd_valid),
        .O(sig_csm_pop_sf_fifo_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_csm_pop_sf_fifo_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_csm_pop_sf_fifo_ns),
        .Q(sig_pcc2sf_xfer_ready),
        .R(sig_reset_reg));
  LUT4 #(
    .INIT(16'h00DC)) 
    sig_first_realigner_cmd_i_1
       (.I0(sig_psm_ld_realigner_reg),
        .I1(sig_push_input_reg13_out),
        .I2(sig_first_realigner_cmd),
        .I3(sig_reset_reg),
        .O(sig_first_realigner_cmd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_realigner_cmd_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_first_realigner_cmd_i_1_n_0),
        .Q(sig_first_realigner_cmd),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0040)) 
    \sig_input_addr_reg[31]_i_2 
       (.I0(sig_psm_halt),
        .I1(sig_input_reg_empty),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_calc_error_reg_reg_0),
        .O(sig_push_input_reg13_out));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[28]),
        .Q(sig_input_addr_reg[0]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[38]),
        .Q(sig_input_addr_reg[10]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[39]),
        .Q(sig_input_addr_reg[11]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[40]),
        .Q(sig_input_addr_reg[12]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[41]),
        .Q(sig_input_addr_reg[13]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[42]),
        .Q(sig_input_addr_reg[14]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[43]),
        .Q(sig_input_addr_reg[15]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[44]),
        .Q(sig_input_addr_reg[16]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[45]),
        .Q(sig_input_addr_reg[17]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[46]),
        .Q(sig_input_addr_reg[18]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[47]),
        .Q(sig_input_addr_reg[19]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[29]),
        .Q(sig_input_addr_reg[1]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[48]),
        .Q(sig_input_addr_reg[20]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[49]),
        .Q(sig_input_addr_reg[21]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[50]),
        .Q(sig_input_addr_reg[22]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[51]),
        .Q(sig_input_addr_reg[23]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[52]),
        .Q(sig_input_addr_reg[24]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[53]),
        .Q(sig_input_addr_reg[25]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[54]),
        .Q(sig_input_addr_reg[26]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[55]),
        .Q(sig_input_addr_reg[27]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[56]),
        .Q(sig_input_addr_reg[28]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[57]),
        .Q(sig_input_addr_reg[29]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[30]),
        .Q(sig_input_addr_reg[2]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[58]),
        .Q(sig_input_addr_reg[30]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[59]),
        .Q(sig_input_addr_reg[31]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[31]),
        .Q(sig_input_addr_reg[3]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[32]),
        .Q(sig_input_addr_reg[4]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[33]),
        .Q(sig_input_addr_reg[5]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[34]),
        .Q(sig_input_addr_reg[6]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[35]),
        .Q(sig_input_addr_reg[7]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[36]),
        .Q(sig_input_addr_reg[8]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[37]),
        .Q(sig_input_addr_reg[9]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_burst_type_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[26]),
        .Q(sig_input_burst_type_reg),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_eof_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[27]),
        .Q(sig_input_eof_reg),
        .R(sig_input_cache_type_reg0));
  FDSE #(
    .INIT(1'b0)) 
    sig_input_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(1'b0),
        .Q(sig_input_reg_empty),
        .S(sig_input_cache_type_reg0));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT1 #(
    .INIT(2'h1)) 
    sig_needed_2_realign_cmds_i_1
       (.I0(sig_skip_align2mbaa_s_h),
        .O(sig_needed_2_realign_cmds_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_needed_2_realign_cmds_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_needed_2_realign_cmds_i_1_n_0),
        .Q(sig_needed_2_realign_cmds),
        .R(SR));
  LUT2 #(
    .INIT(4'h1)) 
    sig_psm_halt_i_1
       (.I0(sig_psm_state[1]),
        .I1(sig_psm_state[0]),
        .O(sig_psm_halt_ns));
  FDSE #(
    .INIT(1'b0)) 
    sig_psm_halt_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_halt_ns),
        .Q(sig_psm_halt),
        .S(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    sig_psm_ld_calc1_i_1
       (.I0(sig_psm_state[2]),
        .I1(sig_realign_reg_empty),
        .I2(sig_psm_state[1]),
        .I3(sig_psm_state[0]),
        .O(sig_psm_ld_calc1_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_psm_ld_calc1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_ld_calc1_ns),
        .Q(sig_psm_ld_calc1),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    sig_psm_ld_chcmd_reg_i_1
       (.I0(sig_psm_state[2]),
        .I1(sig_psm_state[1]),
        .I2(sig_child_cmd_reg_full),
        .I3(sig_psm_state[0]),
        .O(sig_psm_ld_chcmd_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_psm_ld_chcmd_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_ld_chcmd_reg_ns),
        .Q(sig_psm_ld_chcmd_reg),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'h4200)) 
    sig_psm_ld_realigner_reg_i_1
       (.I0(sig_psm_state[1]),
        .I1(sig_psm_state[2]),
        .I2(sig_psm_state[0]),
        .I3(sig_realign_reg_empty),
        .O(sig_psm_ld_realigner_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_psm_ld_realigner_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_ld_realigner_reg_ns),
        .Q(sig_psm_ld_realigner_reg),
        .R(sig_reset_reg));
  LUT6 #(
    .INIT(64'h00A00CA000000000)) 
    sig_psm_pop_input_cmd_i_1
       (.I0(sig_realign_reg_empty),
        .I1(\FSM_sequential_sig_psm_state[2]_i_2_n_0 ),
        .I2(sig_psm_state[2]),
        .I3(sig_psm_state[1]),
        .I4(sig_child_cmd_reg_full),
        .I5(sig_psm_state[0]),
        .O(sig_psm_pop_input_cmd_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_psm_pop_input_cmd_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_pop_input_cmd_ns),
        .Q(sig_psm_pop_input_cmd),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(\sig_realigner_btt2_reg[25]_0 [0]),
        .Q(\sig_realign_strt_offset_reg_reg[1]_0 [0]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(\sig_realigner_btt2_reg[25]_0 [10]),
        .Q(\sig_realign_strt_offset_reg_reg[1]_0 [10]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(\sig_realigner_btt2_reg[25]_0 [11]),
        .Q(\sig_realign_strt_offset_reg_reg[1]_0 [11]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(\sig_realigner_btt2_reg[25]_0 [12]),
        .Q(\sig_realign_strt_offset_reg_reg[1]_0 [12]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(\sig_realigner_btt2_reg[25]_0 [13]),
        .Q(\sig_realign_strt_offset_reg_reg[1]_0 [13]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(\sig_realigner_btt2_reg[25]_0 [14]),
        .Q(\sig_realign_strt_offset_reg_reg[1]_0 [14]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(\sig_realigner_btt2_reg[25]_0 [15]),
        .Q(\sig_realign_strt_offset_reg_reg[1]_0 [15]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(\sig_realigner_btt2_reg[25]_0 [16]),
        .Q(\sig_realign_strt_offset_reg_reg[1]_0 [16]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(\sig_realigner_btt2_reg[25]_0 [17]),
        .Q(\sig_realign_strt_offset_reg_reg[1]_0 [17]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(\sig_realigner_btt2_reg[25]_0 [18]),
        .Q(\sig_realign_strt_offset_reg_reg[1]_0 [18]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(\sig_realigner_btt2_reg[25]_0 [19]),
        .Q(\sig_realign_strt_offset_reg_reg[1]_0 [19]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(\sig_realigner_btt2_reg[25]_0 [1]),
        .Q(\sig_realign_strt_offset_reg_reg[1]_0 [1]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(\sig_realigner_btt2_reg[25]_0 [20]),
        .Q(\sig_realign_strt_offset_reg_reg[1]_0 [20]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(\sig_realigner_btt2_reg[25]_0 [21]),
        .Q(\sig_realign_strt_offset_reg_reg[1]_0 [21]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(\sig_realigner_btt2_reg[25]_0 [22]),
        .Q(\sig_realign_strt_offset_reg_reg[1]_0 [22]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(\sig_realigner_btt2_reg[25]_0 [23]),
        .Q(\sig_realign_strt_offset_reg_reg[1]_0 [23]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(\sig_realigner_btt2_reg[25]_0 [24]),
        .Q(\sig_realign_strt_offset_reg_reg[1]_0 [24]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(\sig_realigner_btt2_reg[25]_0 [25]),
        .Q(\sig_realign_strt_offset_reg_reg[1]_0 [25]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(\sig_realigner_btt2_reg[25]_0 [2]),
        .Q(\sig_realign_strt_offset_reg_reg[1]_0 [2]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(\sig_realigner_btt2_reg[25]_0 [3]),
        .Q(\sig_realign_strt_offset_reg_reg[1]_0 [3]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(\sig_realigner_btt2_reg[25]_0 [4]),
        .Q(\sig_realign_strt_offset_reg_reg[1]_0 [4]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(\sig_realigner_btt2_reg[25]_0 [5]),
        .Q(\sig_realign_strt_offset_reg_reg[1]_0 [5]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(\sig_realigner_btt2_reg[25]_0 [6]),
        .Q(\sig_realign_strt_offset_reg_reg[1]_0 [6]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(\sig_realigner_btt2_reg[25]_0 [7]),
        .Q(\sig_realign_strt_offset_reg_reg[1]_0 [7]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(\sig_realigner_btt2_reg[25]_0 [8]),
        .Q(\sig_realign_strt_offset_reg_reg[1]_0 [8]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(\sig_realigner_btt2_reg[25]_0 [9]),
        .Q(\sig_realign_strt_offset_reg_reg[1]_0 [9]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_realign_calc_err_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_calc_error_reg_reg_0),
        .Q(\sig_realign_strt_offset_reg_reg[1]_0 [28]),
        .R(sig_realign_tag_reg0));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT1 #(
    .INIT(2'h1)) 
    sig_realign_cmd_cmplt_reg_i_1
       (.I0(sig_first_realigner_cmd_reg_0),
        .O(sig_realign_cmd_cmplt_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_realign_cmd_cmplt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realign_cmd_cmplt_reg0),
        .Q(\sig_realign_strt_offset_reg_reg[1]_0 [27]),
        .R(sig_realign_tag_reg0));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h2)) 
    sig_realign_eof_reg_i_1
       (.I0(sig_input_eof_reg),
        .I1(sig_first_realigner_cmd_reg_0),
        .O(sig_realign_eof_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_realign_eof_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realign_eof_reg0),
        .Q(\sig_realign_strt_offset_reg_reg[1]_0 [26]),
        .R(sig_realign_tag_reg0));
  FDSE #(
    .INIT(1'b0)) 
    sig_realign_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(1'b0),
        .Q(sig_realign_reg_empty),
        .S(sig_realign_tag_reg0));
  LUT5 #(
    .INIT(32'hAAAABAAA)) 
    sig_realign_reg_full_i_1
       (.I0(sig_reset_reg),
        .I1(sig_psm_ld_realigner_reg),
        .I2(sig_mstr2dre_cmd_valid),
        .I3(sig_inhibit_rdy_n),
        .I4(\sig_realign_strt_offset_reg_reg[0]_0 ),
        .O(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_realign_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_psm_ld_realigner_reg),
        .Q(sig_mstr2dre_cmd_valid),
        .R(sig_realign_tag_reg0));
  LUT2 #(
    .INIT(4'h8)) 
    \sig_realign_strt_offset_reg[0]_i_1 
       (.I0(sig_input_addr_reg[0]),
        .I1(sig_psm_ld_calc1),
        .O(sig_realign_strt_offset[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \sig_realign_strt_offset_reg[1]_i_1 
       (.I0(sig_input_addr_reg[1]),
        .I1(sig_psm_ld_calc1),
        .O(sig_realign_strt_offset[1]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_strt_offset_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realign_strt_offset[0]),
        .Q(\sig_realign_strt_offset_reg_reg[1]_0 [29]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_strt_offset_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realign_strt_offset[1]),
        .Q(\sig_realign_strt_offset_reg_reg[1]_0 [30]),
        .R(sig_realign_tag_reg0));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_realigner_btt2[0]_i_1 
       (.I0(sig_input_addr_reg[0]),
        .I1(sig_first_realigner_cmd_reg_0),
        .I2(\sig_btt_cntr_reg[25]_0 [0]),
        .O(sig_realigner_btt[0]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[10]_i_1 
       (.I0(\sig_btt_cntr_reg[25]_0 [10]),
        .I1(sig_first_realigner_cmd_reg_0),
        .O(sig_realigner_btt[10]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[11]_i_1 
       (.I0(\sig_btt_cntr_reg[25]_0 [11]),
        .I1(sig_first_realigner_cmd_reg_0),
        .O(sig_realigner_btt[11]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[12]_i_1 
       (.I0(\sig_btt_cntr_reg[25]_0 [12]),
        .I1(sig_first_realigner_cmd_reg_0),
        .O(sig_realigner_btt[12]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[13]_i_1 
       (.I0(\sig_btt_cntr_reg[25]_0 [13]),
        .I1(sig_first_realigner_cmd_reg_0),
        .O(sig_realigner_btt[13]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[14]_i_1 
       (.I0(\sig_btt_cntr_reg[25]_0 [14]),
        .I1(sig_first_realigner_cmd_reg_0),
        .O(sig_realigner_btt[14]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[15]_i_1 
       (.I0(\sig_btt_cntr_reg[25]_0 [15]),
        .I1(sig_first_realigner_cmd_reg_0),
        .O(sig_realigner_btt[15]));
  LUT4 #(
    .INIT(16'h6F60)) 
    \sig_realigner_btt2[1]_i_1 
       (.I0(sig_input_addr_reg[0]),
        .I1(sig_input_addr_reg[1]),
        .I2(sig_first_realigner_cmd_reg_0),
        .I3(\sig_btt_cntr_reg[25]_0 [1]),
        .O(sig_realigner_btt[1]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[25]_i_2 
       (.I0(sig_first_realigner_cmd),
        .I1(sig_skip_align2mbaa),
        .O(sig_first_realigner_cmd_reg_0));
  LUT5 #(
    .INIT(32'h56FF5600)) 
    \sig_realigner_btt2[2]_i_1 
       (.I0(sig_input_addr_reg[2]),
        .I1(sig_input_addr_reg[1]),
        .I2(sig_input_addr_reg[0]),
        .I3(sig_first_realigner_cmd_reg_0),
        .I4(\sig_btt_cntr_reg[25]_0 [2]),
        .O(sig_realigner_btt[2]));
  LUT6 #(
    .INIT(64'h01FEFFFF01FE0000)) 
    \sig_realigner_btt2[3]_i_1 
       (.I0(sig_input_addr_reg[2]),
        .I1(sig_input_addr_reg[1]),
        .I2(sig_input_addr_reg[0]),
        .I3(sig_input_addr_reg[3]),
        .I4(sig_first_realigner_cmd_reg_0),
        .I5(\sig_btt_cntr_reg[25]_0 [3]),
        .O(sig_realigner_btt[3]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_realigner_btt2[4]_i_1 
       (.I0(\sig_realigner_btt2[4]_i_2_n_0 ),
        .I1(sig_first_realigner_cmd_reg_0),
        .I2(\sig_btt_cntr_reg[25]_0 [4]),
        .O(sig_realigner_btt[4]));
  LUT5 #(
    .INIT(32'h55555556)) 
    \sig_realigner_btt2[4]_i_2 
       (.I0(sig_input_addr_reg[4]),
        .I1(sig_input_addr_reg[3]),
        .I2(sig_input_addr_reg[2]),
        .I3(sig_input_addr_reg[1]),
        .I4(sig_input_addr_reg[0]),
        .O(\sig_realigner_btt2[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_realigner_btt2[5]_i_1 
       (.I0(\sig_realigner_btt2[5]_i_2_n_0 ),
        .I1(sig_first_realigner_cmd_reg_0),
        .I2(\sig_btt_cntr_reg[25]_0 [5]),
        .O(sig_realigner_btt[5]));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \sig_realigner_btt2[5]_i_2 
       (.I0(sig_input_addr_reg[5]),
        .I1(sig_input_addr_reg[0]),
        .I2(sig_input_addr_reg[1]),
        .I3(sig_input_addr_reg[2]),
        .I4(sig_input_addr_reg[3]),
        .I5(sig_input_addr_reg[4]),
        .O(\sig_realigner_btt2[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[6]_i_1 
       (.I0(\sig_btt_cntr_reg[25]_0 [6]),
        .I1(sig_first_realigner_cmd_reg_0),
        .O(sig_realigner_btt[6]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[7]_i_1 
       (.I0(\sig_btt_cntr_reg[25]_0 [7]),
        .I1(sig_first_realigner_cmd_reg_0),
        .O(sig_realigner_btt[7]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[8]_i_1 
       (.I0(\sig_btt_cntr_reg[25]_0 [8]),
        .I1(sig_first_realigner_cmd_reg_0),
        .O(sig_realigner_btt[8]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[9]_i_1 
       (.I0(\sig_btt_cntr_reg[25]_0 [9]),
        .I1(sig_first_realigner_cmd_reg_0),
        .O(sig_realigner_btt[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[0]),
        .Q(\sig_realigner_btt2_reg[25]_0 [0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[10]),
        .Q(\sig_realigner_btt2_reg[25]_0 [10]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[11]),
        .Q(\sig_realigner_btt2_reg[25]_0 [11]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[12]),
        .Q(\sig_realigner_btt2_reg[25]_0 [12]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[13]),
        .Q(\sig_realigner_btt2_reg[25]_0 [13]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[14]),
        .Q(\sig_realigner_btt2_reg[25]_0 [14]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[15]),
        .Q(\sig_realigner_btt2_reg[25]_0 [15]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_btt_cntr_reg[25]_0 [16]),
        .Q(\sig_realigner_btt2_reg[25]_0 [16]),
        .R(\sig_realigner_btt2_reg[16]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_btt_cntr_reg[25]_0 [17]),
        .Q(\sig_realigner_btt2_reg[25]_0 [17]),
        .R(\sig_realigner_btt2_reg[16]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_btt_cntr_reg[25]_0 [18]),
        .Q(\sig_realigner_btt2_reg[25]_0 [18]),
        .R(\sig_realigner_btt2_reg[16]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_btt_cntr_reg[25]_0 [19]),
        .Q(\sig_realigner_btt2_reg[25]_0 [19]),
        .R(\sig_realigner_btt2_reg[16]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[1]),
        .Q(\sig_realigner_btt2_reg[25]_0 [1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_btt_cntr_reg[25]_0 [20]),
        .Q(\sig_realigner_btt2_reg[25]_0 [20]),
        .R(\sig_realigner_btt2_reg[16]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_btt_cntr_reg[25]_0 [21]),
        .Q(\sig_realigner_btt2_reg[25]_0 [21]),
        .R(\sig_realigner_btt2_reg[16]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_btt_cntr_reg[25]_0 [22]),
        .Q(\sig_realigner_btt2_reg[25]_0 [22]),
        .R(\sig_realigner_btt2_reg[16]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_btt_cntr_reg[25]_0 [23]),
        .Q(\sig_realigner_btt2_reg[25]_0 [23]),
        .R(\sig_realigner_btt2_reg[16]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_btt_cntr_reg[25]_0 [24]),
        .Q(\sig_realigner_btt2_reg[25]_0 [24]),
        .R(\sig_realigner_btt2_reg[16]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_btt_cntr_reg[25]_0 [25]),
        .Q(\sig_realigner_btt2_reg[25]_0 [25]),
        .R(\sig_realigner_btt2_reg[16]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[2]),
        .Q(\sig_realigner_btt2_reg[25]_0 [2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[3]),
        .Q(\sig_realigner_btt2_reg[25]_0 [3]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[4]),
        .Q(\sig_realigner_btt2_reg[25]_0 [4]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[5]),
        .Q(\sig_realigner_btt2_reg[25]_0 [5]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[6]),
        .Q(\sig_realigner_btt2_reg[25]_0 [6]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[7]),
        .Q(\sig_realigner_btt2_reg[25]_0 [7]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[8]),
        .Q(\sig_realigner_btt2_reg[25]_0 [8]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[9]),
        .Q(\sig_realigner_btt2_reg[25]_0 [9]),
        .R(sig_reset_reg));
  LUT5 #(
    .INIT(32'h0000C5C0)) 
    sig_skip_align2mbaa_s_h_i_1
       (.I0(sig_psm_ld_chcmd_reg),
        .I1(sig_skip_align2mbaa),
        .I2(sig_psm_ld_realigner_reg),
        .I3(sig_skip_align2mbaa_s_h),
        .I4(sig_reset_reg),
        .O(sig_skip_align2mbaa_s_h_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    sig_skip_align2mbaa_s_h_i_10
       (.I0(\sig_btt_cntr_reg[25]_0 [21]),
        .I1(\sig_btt_cntr_reg[25]_0 [17]),
        .I2(sig_first_realigner_cmd),
        .I3(\sig_btt_cntr_reg[25]_0 [12]),
        .O(sig_skip_align2mbaa_s_h_i_10_n_0));
  LUT5 #(
    .INIT(32'hEFEFEFEE)) 
    sig_skip_align2mbaa_s_h_i_2
       (.I0(sig_bytes_to_mbaa),
        .I1(sig_calc_error_reg_reg_0),
        .I2(sig_skip_align2mbaa_s_h_i_3_n_0),
        .I3(sig_btt_lt_b2mbaa2),
        .I4(sig_skip_align2mbaa_s_h_i_4_n_0),
        .O(sig_skip_align2mbaa));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_skip_align2mbaa_s_h_i_3
       (.I0(sig_skip_align2mbaa_s_h_i_5_n_0),
        .I1(\sig_btt_cntr_reg[25]_0 [24]),
        .I2(\sig_btt_cntr_reg[25]_0 [8]),
        .I3(\sig_btt_cntr_reg[25]_0 [19]),
        .I4(\sig_btt_cntr_reg[25]_0 [15]),
        .I5(sig_skip_align2mbaa_s_h_i_6_n_0),
        .O(sig_skip_align2mbaa_s_h_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000002808002)) 
    sig_skip_align2mbaa_s_h_i_4
       (.I0(sig_skip_align2mbaa_s_h_i_7_n_0),
        .I1(\sig_btt_cntr_reg[25]_0 [0]),
        .I2(sig_input_addr_reg[0]),
        .I3(sig_input_addr_reg[1]),
        .I4(\sig_btt_cntr_reg[25]_0 [1]),
        .I5(sig_skip_align2mbaa_s_h_i_8_n_0),
        .O(sig_skip_align2mbaa_s_h_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_skip_align2mbaa_s_h_i_5
       (.I0(\sig_btt_cntr_reg[25]_0 [22]),
        .I1(\sig_btt_cntr_reg[25]_0 [11]),
        .I2(\sig_btt_cntr_reg[25]_0 [25]),
        .I3(\sig_btt_cntr_reg[25]_0 [7]),
        .O(sig_skip_align2mbaa_s_h_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_skip_align2mbaa_s_h_i_6
       (.I0(\sig_btt_cntr_reg[25]_0 [13]),
        .I1(\sig_btt_cntr_reg[25]_0 [20]),
        .I2(\sig_btt_cntr_reg[25]_0 [9]),
        .I3(\sig_btt_cntr_reg[25]_0 [14]),
        .I4(sig_skip_align2mbaa_s_h_i_9_n_0),
        .I5(sig_skip_align2mbaa_s_h_i_10_n_0),
        .O(sig_skip_align2mbaa_s_h_i_6_n_0));
  LUT6 #(
    .INIT(64'h1001400404100240)) 
    sig_skip_align2mbaa_s_h_i_7
       (.I0(\sig_btt_cntr_reg[25]_0 [6]),
        .I1(\sig_btt_cntr_reg[25]_0 [5]),
        .I2(sig_input_addr_reg[4]),
        .I3(sig_btt_lt_b2mbaa2_carry_i_10_n_0),
        .I4(sig_input_addr_reg[5]),
        .I5(\sig_btt_cntr_reg[25]_0 [4]),
        .O(sig_skip_align2mbaa_s_h_i_7_n_0));
  LUT6 #(
    .INIT(64'hF9F9F99F9F9F9FF6)) 
    sig_skip_align2mbaa_s_h_i_8
       (.I0(sig_input_addr_reg[3]),
        .I1(\sig_btt_cntr_reg[25]_0 [3]),
        .I2(sig_input_addr_reg[2]),
        .I3(sig_input_addr_reg[1]),
        .I4(sig_input_addr_reg[0]),
        .I5(\sig_btt_cntr_reg[25]_0 [2]),
        .O(sig_skip_align2mbaa_s_h_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_skip_align2mbaa_s_h_i_9
       (.I0(\sig_btt_cntr_reg[25]_0 [23]),
        .I1(\sig_btt_cntr_reg[25]_0 [10]),
        .I2(\sig_btt_cntr_reg[25]_0 [18]),
        .I3(\sig_btt_cntr_reg[25]_0 [16]),
        .O(sig_skip_align2mbaa_s_h_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_skip_align2mbaa_s_h_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_skip_align2mbaa_s_h_i_1_n_0),
        .Q(sig_skip_align2mbaa_s_h),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBABBAAAABABBBABA)) 
    \sig_xfer_addr_reg[31]_i_1 
       (.I0(sig_reset_reg),
        .I1(sig_csm_ld_xfer),
        .I2(sig_wr_fifo),
        .I3(sig_mstr2data_cmd_valid),
        .I4(sig_wr_fifo_1),
        .I5(sig_mstr2addr_cmd_valid),
        .O(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(\sig_child_addr_cntr_lsh_reg[15]_0 [0]),
        .Q(in[0]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(\sig_child_addr_cntr_lsh_reg[15]_0 [10]),
        .Q(in[10]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(\sig_child_addr_cntr_lsh_reg[15]_0 [11]),
        .Q(in[11]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(\sig_child_addr_cntr_lsh_reg[15]_0 [12]),
        .Q(in[12]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(\sig_child_addr_cntr_lsh_reg[15]_0 [13]),
        .Q(in[13]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(\sig_child_addr_cntr_lsh_reg[15]_0 [14]),
        .Q(in[14]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(\sig_child_addr_cntr_lsh_reg[15]_0 [15]),
        .Q(in[15]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[0]),
        .Q(in[16]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[1]),
        .Q(in[17]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[2]),
        .Q(in[18]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[3]),
        .Q(in[19]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(\sig_child_addr_cntr_lsh_reg[15]_0 [1]),
        .Q(in[1]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[4]),
        .Q(in[20]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[5]),
        .Q(in[21]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[6]),
        .Q(in[22]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[7]),
        .Q(in[23]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[8]),
        .Q(in[24]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[9]),
        .Q(in[25]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[10]),
        .Q(in[26]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[11]),
        .Q(in[27]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[12]),
        .Q(in[28]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[13]),
        .Q(in[29]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(\sig_child_addr_cntr_lsh_reg[15]_0 [2]),
        .Q(in[2]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[14]),
        .Q(in[30]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[15]),
        .Q(in[31]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(\sig_child_addr_cntr_lsh_reg[15]_0 [3]),
        .Q(in[3]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(\sig_child_addr_cntr_lsh_reg[15]_0 [4]),
        .Q(in[4]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(\sig_child_addr_cntr_lsh_reg[15]_0 [5]),
        .Q(in[5]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(\sig_child_addr_cntr_lsh_reg[15]_0 [6]),
        .Q(in[6]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(\sig_child_addr_cntr_lsh_reg[15]_0 [7]),
        .Q(in[7]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(\sig_child_addr_cntr_lsh_reg[15]_0 [8]),
        .Q(in[8]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(\sig_child_addr_cntr_lsh_reg[15]_0 [9]),
        .Q(in[9]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_calc_err_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_qual_error_reg),
        .Q(in[38]),
        .R(sig_xfer_cache_reg0));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    sig_xfer_cmd_cmplt_reg_i_1
       (.I0(sig_child_qual_error_reg),
        .I1(sig_child_qual_first_of_2),
        .I2(dout[6]),
        .I3(dout[5]),
        .O(sig_xfer_cmd_cmplt_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_cmd_cmplt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_cmd_cmplt_reg0),
        .Q(sig_xfer_cmd_cmplt_reg_reg_0[1]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_is_seq_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_is_seq_reg_reg_0),
        .Q(sig_xfer_cmd_cmplt_reg_reg_0[0]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(D[0]),
        .Q(in[32]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(D[1]),
        .Q(in[33]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(D[2]),
        .Q(in[34]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(D[3]),
        .Q(in[35]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(D[4]),
        .Q(in[36]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_type_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_qual_burst_type),
        .Q(in[37]),
        .R(sig_xfer_cache_reg0));
  LUT2 #(
    .INIT(4'h2)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_1__1 
       (.I0(sig_pcc2sf_xfer_ready),
        .I1(empty),
        .O(rd_en));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_indet_btt
   (dout,
    empty,
    sig_clr_dbc_reg,
    Q,
    out,
    lsig_end_of_cmd_reg0,
    sig_m_valid_out_reg,
    \gwdc.wr_data_count_i_reg[4] ,
    \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0] ,
    DI,
    \sig_data_reg_out_reg[34] ,
    sig_child_qual_first_of_2_reg,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ,
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0 ,
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_1 ,
    \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1] ,
    E,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ,
    D,
    \sig_strb_reg_out_reg[4] ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    rd_en,
    sig_dre2ibtt_tlast,
    sig_dre2ibtt_eop,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_0 ,
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]_0 ,
    \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]_0 ,
    \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]_0 ,
    sig_m_valid_out_reg_0,
    sig_next_cmd_cmplt_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \sig_byte_cntr_reg[0]_0 ,
    sig_reset_reg,
    sig_m_valid_dup_reg,
    lsig_first_dbeat,
    lsig_end_of_cmd_reg,
    sig_child_qual_first_of_2,
    sig_strm_tstrb,
    \sig_byte_cntr_reg[2]_0 ,
    \sig_byte_cntr_reg[3]_0 ,
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_2 ,
    sig_eop_halt_xfer,
    \sig_strb_reg_out[0]_i_3__0 ,
    sig_csm_pop_child_cmd,
    \sig_xfer_len_reg_reg[0] ,
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_0 ,
    \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][1]_0 ,
    \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][1]_0 ,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 ,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0 ,
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0 ,
    \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0 ,
    \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0 ,
    \sig_byte_cntr_reg[0]_1 ,
    \sig_burst_dbeat_cntr_reg[3]_0 );
  output [8:0]dout;
  output empty;
  output sig_clr_dbc_reg;
  output [0:0]Q;
  output out;
  output lsig_end_of_cmd_reg0;
  output sig_m_valid_out_reg;
  output \gwdc.wr_data_count_i_reg[4] ;
  output \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0] ;
  output [2:0]DI;
  output [34:0]\sig_data_reg_out_reg[34] ;
  output sig_child_qual_first_of_2_reg;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  output \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0 ;
  output \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_1 ;
  output \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1] ;
  output [0:0]E;
  output [6:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ;
  output [4:0]D;
  output [4:0]\sig_strb_reg_out_reg[4] ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input rd_en;
  input sig_dre2ibtt_tlast;
  input sig_dre2ibtt_eop;
  input \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_0 ;
  input \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]_0 ;
  input \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]_0 ;
  input \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]_0 ;
  input sig_m_valid_out_reg_0;
  input sig_next_cmd_cmplt_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input \sig_byte_cntr_reg[0]_0 ;
  input sig_reset_reg;
  input sig_m_valid_dup_reg;
  input lsig_first_dbeat;
  input lsig_end_of_cmd_reg;
  input sig_child_qual_first_of_2;
  input sig_strm_tstrb;
  input [0:0]\sig_byte_cntr_reg[2]_0 ;
  input \sig_byte_cntr_reg[3]_0 ;
  input [1:0]\INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_2 ;
  input sig_eop_halt_xfer;
  input [0:0]\sig_strb_reg_out[0]_i_3__0 ;
  input sig_csm_pop_child_cmd;
  input [1:0]\sig_xfer_len_reg_reg[0] ;
  input [1:0]\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_0 ;
  input [1:0]\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][1]_0 ;
  input [1:0]\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][1]_0 ;
  input [1:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 ;
  input [7:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0 ;
  input [7:0]\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0 ;
  input [7:0]\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0 ;
  input [7:0]\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0 ;
  input [0:0]\sig_byte_cntr_reg[0]_1 ;
  input [0:0]\sig_burst_dbeat_cntr_reg[3]_0 ;

  wire [4:0]D;
  wire [2:0]DI;
  wire [0:0]E;
  wire \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_43 ;
  wire \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_44 ;
  wire \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_45 ;
  wire \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0] ;
  wire \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1] ;
  wire [7:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0 ;
  wire [1:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][0] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][1] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_0 ;
  wire [7:0]\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0 ;
  wire [1:0]\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_0 ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][0] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][1] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]_0 ;
  wire [7:0]\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0 ;
  wire [1:0]\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][1]_0 ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg_n_0_[2][0] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg_n_0_[2][1] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]_0 ;
  wire [7:0]\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0 ;
  wire [1:0]\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][1]_0 ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg_n_0_[3][0] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg_n_0_[3][1] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]_0 ;
  wire \INCLUDE_PACKING.lsig_0ffset_cntr[0]_i_1_n_0 ;
  wire \INCLUDE_PACKING.lsig_0ffset_cntr[1]_i_2_n_0 ;
  wire \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0 ;
  wire \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_1 ;
  wire [1:0]\INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_2 ;
  wire \INCLUDE_PACKING.lsig_0ffset_cntr_reg_n_0_[0] ;
  wire \INCLUDE_PACKING.lsig_0ffset_cntr_reg_n_0_[1] ;
  wire \INCLUDE_PACKING.lsig_first_dbeat_reg_n_0 ;
  wire I_DATA_FIFO_n_39;
  wire I_DATA_FIFO_n_44;
  wire I_DATA_FIFO_n_45;
  wire I_DATA_FIFO_n_46;
  wire I_DATA_FIFO_n_47;
  wire I_XD_FIFO_n_11;
  wire I_XD_FIFO_n_13;
  wire I_XD_FIFO_n_15;
  wire I_XD_FIFO_n_17;
  wire I_XD_FIFO_n_21;
  wire I_XD_FIFO_n_22;
  wire [0:0]Q;
  wire [8:0]dout;
  wire empty;
  wire [6:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  wire \gwdc.wr_data_count_i_reg[4] ;
  wire [31:0]lsig_combined_data;
  wire [3:0]lsig_combined_strb;
  wire lsig_end_of_cmd_reg;
  wire lsig_end_of_cmd_reg0;
  wire lsig_first_dbeat;
  wire \lsig_flag_slice_reg[0]_1 ;
  wire \lsig_flag_slice_reg[1]_3 ;
  wire \lsig_flag_slice_reg[2]_2 ;
  wire \lsig_flag_slice_reg[3]_4 ;
  wire lsig_packer_full;
  wire m_axi_s2mm_aclk;
  wire out;
  wire p_0_in5_in;
  wire [3:0]p_0_in__0;
  wire rd_en;
  wire [34:32]s_data;
  wire [3:0]sig_burst_dbeat_cntr_reg;
  wire [0:0]\sig_burst_dbeat_cntr_reg[3]_0 ;
  wire [6:1]sig_byte_cntr;
  wire \sig_byte_cntr[1]_i_1_n_0 ;
  wire \sig_byte_cntr[4]_i_1_n_0 ;
  wire \sig_byte_cntr[5]_i_1_n_0 ;
  wire \sig_byte_cntr[6]_i_2_n_0 ;
  wire \sig_byte_cntr[6]_i_3_n_0 ;
  wire \sig_byte_cntr_reg[0]_0 ;
  wire [0:0]\sig_byte_cntr_reg[0]_1 ;
  wire [0:0]\sig_byte_cntr_reg[2]_0 ;
  wire \sig_byte_cntr_reg[3]_0 ;
  wire sig_child_qual_first_of_2;
  wire sig_child_qual_first_of_2_reg;
  wire sig_clr_dbc_reg;
  wire sig_clr_dbeat_cntr0_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_csm_pop_child_cmd;
  wire [37:36]sig_data_fifo_data_in;
  wire [37:0]sig_data_fifo_data_out;
  wire sig_data_fifo_full;
  wire [34:0]\sig_data_reg_out_reg[34] ;
  wire sig_dre2ibtt_eop;
  wire sig_dre2ibtt_eop_reg;
  wire sig_dre2ibtt_tlast;
  wire sig_dre2ibtt_tlast_reg;
  wire sig_eop_halt_xfer;
  wire sig_m_valid_dup_reg;
  wire sig_m_valid_out_reg;
  wire sig_m_valid_out_reg_0;
  wire sig_next_cmd_cmplt_reg;
  wire sig_pop_data_fifo;
  wire sig_reset_reg;
  wire [0:0]\sig_strb_reg_out[0]_i_3__0 ;
  wire [4:0]\sig_strb_reg_out_reg[4] ;
  wire sig_stream_rst;
  wire sig_strm_tstrb;
  wire sig_xd_fifo_full;
  wire [1:0]\sig_xfer_len_reg_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid_buf__parameterized1 \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF 
       (.D(s_data),
        .DI(DI),
        .E(E),
        .Q({\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_43 ,\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_44 ,\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_45 }),
        .dout(sig_data_fifo_data_out),
        .empty(I_DATA_FIFO_n_39),
        .lsig_end_of_cmd_reg(lsig_end_of_cmd_reg),
        .lsig_end_of_cmd_reg0(lsig_end_of_cmd_reg0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(p_0_in5_in),
        .rd_en(sig_pop_data_fifo),
        .\sig_data_reg_out_reg[34]_0 (\sig_data_reg_out_reg[34] ),
        .\sig_data_reg_out_reg[34]_1 ({I_DATA_FIFO_n_45,I_DATA_FIFO_n_46,I_DATA_FIFO_n_47}),
        .sig_m_valid_dup_reg_0(sig_m_valid_dup_reg),
        .sig_m_valid_out_reg_0(out),
        .sig_m_valid_out_reg_1(sig_m_valid_out_reg_0),
        .sig_next_cmd_cmplt_reg(sig_next_cmd_cmplt_reg),
        .sig_reset_reg(sig_reset_reg),
        .\sig_strb_reg_out_reg[4]_0 (\sig_strb_reg_out_reg[4] ),
        .sig_stream_rst(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_1 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0 [0]),
        .Q(lsig_combined_data[0]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_1 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0 [1]),
        .Q(lsig_combined_data[1]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_1 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0 [2]),
        .Q(lsig_combined_data[2]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_1 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0 [3]),
        .Q(lsig_combined_data[3]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_1 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0 [4]),
        .Q(lsig_combined_data[4]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_1 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0 [5]),
        .Q(lsig_combined_data[5]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_1 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0 [6]),
        .Q(lsig_combined_data[6]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_1 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0 [7]),
        .Q(lsig_combined_data[7]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_1 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 [0]),
        .Q(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][0] ),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_1 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 [1]),
        .Q(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][1] ),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_1 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_0 ),
        .Q(lsig_combined_strb[0]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_3 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0 [0]),
        .Q(lsig_combined_data[8]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_3 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0 [1]),
        .Q(lsig_combined_data[9]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_3 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0 [2]),
        .Q(lsig_combined_data[10]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_3 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0 [3]),
        .Q(lsig_combined_data[11]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_3 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0 [4]),
        .Q(lsig_combined_data[12]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_3 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0 [5]),
        .Q(lsig_combined_data[13]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_3 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0 [6]),
        .Q(lsig_combined_data[14]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_3 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0 [7]),
        .Q(lsig_combined_data[15]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_3 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_0 [0]),
        .Q(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][0] ),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_3 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_0 [1]),
        .Q(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][1] ),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_3 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]_0 ),
        .Q(lsig_combined_strb[1]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[2]_2 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0 [0]),
        .Q(lsig_combined_data[16]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[2]_2 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0 [1]),
        .Q(lsig_combined_data[17]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[2]_2 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0 [2]),
        .Q(lsig_combined_data[18]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[2]_2 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0 [3]),
        .Q(lsig_combined_data[19]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[2]_2 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0 [4]),
        .Q(lsig_combined_data[20]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[2]_2 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0 [5]),
        .Q(lsig_combined_data[21]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[2]_2 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0 [6]),
        .Q(lsig_combined_data[22]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[2]_2 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0 [7]),
        .Q(lsig_combined_data[23]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[2]_2 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][1]_0 [0]),
        .Q(\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg_n_0_[2][0] ),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[2]_2 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][1]_0 [1]),
        .Q(\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg_n_0_[2][1] ),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[2]_2 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]_0 ),
        .Q(lsig_combined_strb[2]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[3]_4 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0 [0]),
        .Q(lsig_combined_data[24]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[3]_4 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0 [1]),
        .Q(lsig_combined_data[25]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[3]_4 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0 [2]),
        .Q(lsig_combined_data[26]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[3]_4 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0 [3]),
        .Q(lsig_combined_data[27]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[3]_4 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0 [4]),
        .Q(lsig_combined_data[28]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[3]_4 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0 [5]),
        .Q(lsig_combined_data[29]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[3]_4 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0 [6]),
        .Q(lsig_combined_data[30]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[3]_4 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0 [7]),
        .Q(lsig_combined_data[31]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[3]_4 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][1]_0 [0]),
        .Q(\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg_n_0_[3][0] ),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[3]_4 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][1]_0 [1]),
        .Q(\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg_n_0_[3][1] ),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[3]_4 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]_0 ),
        .Q(lsig_combined_strb[3]),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \INCLUDE_PACKING.lsig_0ffset_cntr[0]_i_1 
       (.I0(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_2 [0]),
        .I1(\INCLUDE_PACKING.lsig_first_dbeat_reg_n_0 ),
        .I2(\INCLUDE_PACKING.lsig_0ffset_cntr_reg_n_0_[0] ),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT5 #(
    .INIT(32'h606F6F60)) 
    \INCLUDE_PACKING.lsig_0ffset_cntr[1]_i_2 
       (.I0(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_2 [0]),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_2 [1]),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg_n_0 ),
        .I3(\INCLUDE_PACKING.lsig_0ffset_cntr_reg_n_0_[0] ),
        .I4(\INCLUDE_PACKING.lsig_0ffset_cntr_reg_n_0_[1] ),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_m_valid_out_reg),
        .D(\INCLUDE_PACKING.lsig_0ffset_cntr[0]_i_1_n_0 ),
        .Q(\INCLUDE_PACKING.lsig_0ffset_cntr_reg_n_0_[0] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_m_valid_out_reg),
        .D(\INCLUDE_PACKING.lsig_0ffset_cntr[1]_i_2_n_0 ),
        .Q(\INCLUDE_PACKING.lsig_0ffset_cntr_reg_n_0_[1] ),
        .R(sig_stream_rst));
  FDSE #(
    .INIT(1'b0)) 
    \INCLUDE_PACKING.lsig_first_dbeat_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_XD_FIFO_n_11),
        .Q(\INCLUDE_PACKING.lsig_first_dbeat_reg_n_0 ),
        .S(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_PACKING.lsig_packer_full_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_XD_FIFO_n_17),
        .Q(lsig_packer_full),
        .R(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord__parameterized1 I_DATA_FIFO
       (.D(s_data),
        .E(\lsig_flag_slice_reg[0]_1 ),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] (\INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0 ),
        .\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] (\GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1] ),
        .\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0] (\INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_1 ),
        .\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0] (\GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0] ),
        .Q({\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_43 ,\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_44 ,\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_45 }),
        .din({sig_data_fifo_data_in,lsig_combined_strb,lsig_combined_data}),
        .dout(sig_data_fifo_data_out),
        .empty(I_DATA_FIFO_n_39),
        .full(sig_data_fifo_full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (\lsig_flag_slice_reg[2]_2 ),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 (\lsig_flag_slice_reg[1]_3 ),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 (\lsig_flag_slice_reg[3]_4 ),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 (I_DATA_FIFO_n_44),
        .\gen_wr_a.gen_word_narrow.mem_reg ({I_DATA_FIFO_n_45,I_DATA_FIFO_n_46,I_DATA_FIFO_n_47}),
        .lsig_packer_full(lsig_packer_full),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(p_0_in5_in),
        .rd_en(sig_pop_data_fifo),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .\sig_strb_reg_out[0]_i_3__0 (\sig_strb_reg_out[0]_i_3__0 ),
        .\sig_strb_reg_out[0]_i_3__0_0 (sig_xd_fifo_full),
        .sig_stream_rst(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord__parameterized0 I_XD_FIFO
       (.D({I_XD_FIFO_n_21,I_XD_FIFO_n_22}),
        .E(sig_m_valid_out_reg),
        .\GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0] (\GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0] ),
        .\GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1] (\GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1] ),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] (\INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_2 ),
        .\INCLUDE_PACKING.lsig_0ffset_cntr_reg[1] (\INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0 ),
        .\INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0 (\INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_1 ),
        .\INCLUDE_PACKING.lsig_first_dbeat_reg (I_XD_FIFO_n_11),
        .\INCLUDE_PACKING.lsig_first_dbeat_reg_0 (\INCLUDE_PACKING.lsig_first_dbeat_reg_n_0 ),
        .\INCLUDE_PACKING.lsig_packer_full_reg (I_XD_FIFO_n_17),
        .\INCLUDE_PACKING.lsig_packer_full_reg_0 (sig_data_fifo_full),
        .Q(sig_burst_dbeat_cntr_reg),
        .SR(I_XD_FIFO_n_13),
        .din({sig_dre2ibtt_eop_reg,sig_dre2ibtt_tlast_reg,sig_byte_cntr,Q}),
        .dout(dout),
        .empty(empty),
        .full(sig_xd_fifo_full),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] (D),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ),
        .\gwdc.wr_data_count_i_reg[4] (\gwdc.wr_data_count_i_reg[4] ),
        .lsig_first_dbeat(lsig_first_dbeat),
        .lsig_packer_full(lsig_packer_full),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .rd_en(rd_en),
        .\sig_byte_cntr_reg[0] (\sig_byte_cntr_reg[0]_0 ),
        .\sig_byte_cntr_reg[0]_0 (I_DATA_FIFO_n_44),
        .\sig_byte_cntr_reg[2] (\sig_byte_cntr_reg[2]_0 ),
        .\sig_byte_cntr_reg[3] (\sig_byte_cntr_reg[3]_0 ),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_child_qual_first_of_2_reg(sig_child_qual_first_of_2_reg),
        .sig_clr_dbc_reg_reg(I_XD_FIFO_n_15),
        .sig_clr_dbc_reg_reg_0({\INCLUDE_PACKING.lsig_0ffset_cntr_reg_n_0_[1] ,\INCLUDE_PACKING.lsig_0ffset_cntr_reg_n_0_[0] }),
        .sig_clr_dbeat_cntr0_out(sig_clr_dbeat_cntr0_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_dre2ibtt_tlast(sig_dre2ibtt_tlast),
        .sig_stream_rst(sig_stream_rst),
        .sig_strm_tstrb(sig_strm_tstrb),
        .\sig_xfer_len_reg_reg[0] (\sig_xfer_len_reg_reg[0] ),
        .wr_en(sig_clr_dbc_reg));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sig_burst_dbeat_cntr[0]_i_1 
       (.I0(sig_burst_dbeat_cntr_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sig_burst_dbeat_cntr[1]_i_1 
       (.I0(sig_burst_dbeat_cntr_reg[0]),
        .I1(sig_burst_dbeat_cntr_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \sig_burst_dbeat_cntr[2]_i_1 
       (.I0(sig_burst_dbeat_cntr_reg[2]),
        .I1(sig_burst_dbeat_cntr_reg[1]),
        .I2(sig_burst_dbeat_cntr_reg[0]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \sig_burst_dbeat_cntr[3]_i_3 
       (.I0(sig_burst_dbeat_cntr_reg[3]),
        .I1(sig_burst_dbeat_cntr_reg[0]),
        .I2(sig_burst_dbeat_cntr_reg[1]),
        .I3(sig_burst_dbeat_cntr_reg[2]),
        .O(p_0_in__0[3]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_burst_dbeat_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_burst_dbeat_cntr_reg[3]_0 ),
        .D(p_0_in__0[0]),
        .Q(sig_burst_dbeat_cntr_reg[0]),
        .R(I_XD_FIFO_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \sig_burst_dbeat_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_burst_dbeat_cntr_reg[3]_0 ),
        .D(p_0_in__0[1]),
        .Q(sig_burst_dbeat_cntr_reg[1]),
        .R(I_XD_FIFO_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \sig_burst_dbeat_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_burst_dbeat_cntr_reg[3]_0 ),
        .D(p_0_in__0[2]),
        .Q(sig_burst_dbeat_cntr_reg[2]),
        .R(I_XD_FIFO_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \sig_burst_dbeat_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_burst_dbeat_cntr_reg[3]_0 ),
        .D(p_0_in__0[3]),
        .Q(sig_burst_dbeat_cntr_reg[3]),
        .R(I_XD_FIFO_n_13));
  LUT5 #(
    .INIT(32'h00007F80)) 
    \sig_byte_cntr[1]_i_1 
       (.I0(Q),
        .I1(\sig_byte_cntr_reg[2]_0 ),
        .I2(sig_strm_tstrb),
        .I3(sig_byte_cntr[1]),
        .I4(sig_clr_dbc_reg),
        .O(\sig_byte_cntr[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h06)) 
    \sig_byte_cntr[4]_i_1 
       (.I0(\sig_byte_cntr[6]_i_3_n_0 ),
        .I1(sig_byte_cntr[4]),
        .I2(sig_clr_dbc_reg),
        .O(\sig_byte_cntr[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \sig_byte_cntr[5]_i_1 
       (.I0(sig_byte_cntr[4]),
        .I1(\sig_byte_cntr[6]_i_3_n_0 ),
        .I2(sig_byte_cntr[5]),
        .I3(sig_clr_dbc_reg),
        .O(\sig_byte_cntr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \sig_byte_cntr[6]_i_2 
       (.I0(sig_byte_cntr[5]),
        .I1(\sig_byte_cntr[6]_i_3_n_0 ),
        .I2(sig_byte_cntr[4]),
        .I3(sig_byte_cntr[6]),
        .I4(sig_clr_dbc_reg),
        .O(\sig_byte_cntr[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sig_byte_cntr[6]_i_3 
       (.I0(sig_byte_cntr[3]),
        .I1(sig_byte_cntr[1]),
        .I2(sig_strm_tstrb),
        .I3(\sig_byte_cntr_reg[2]_0 ),
        .I4(Q),
        .I5(sig_byte_cntr[2]),
        .O(\sig_byte_cntr[6]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_m_valid_out_reg),
        .D(\sig_byte_cntr_reg[0]_1 ),
        .Q(Q),
        .R(I_XD_FIFO_n_15));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_m_valid_out_reg),
        .D(\sig_byte_cntr[1]_i_1_n_0 ),
        .Q(sig_byte_cntr[1]),
        .R(I_XD_FIFO_n_15));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_m_valid_out_reg),
        .D(I_XD_FIFO_n_22),
        .Q(sig_byte_cntr[2]),
        .R(I_XD_FIFO_n_15));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_m_valid_out_reg),
        .D(I_XD_FIFO_n_21),
        .Q(sig_byte_cntr[3]),
        .R(I_XD_FIFO_n_15));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_m_valid_out_reg),
        .D(\sig_byte_cntr[4]_i_1_n_0 ),
        .Q(sig_byte_cntr[4]),
        .R(I_XD_FIFO_n_15));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_m_valid_out_reg),
        .D(\sig_byte_cntr[5]_i_1_n_0 ),
        .Q(sig_byte_cntr[5]),
        .R(I_XD_FIFO_n_15));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_m_valid_out_reg),
        .D(\sig_byte_cntr[6]_i_2_n_0 ),
        .Q(sig_byte_cntr[6]),
        .R(I_XD_FIFO_n_15));
  FDRE #(
    .INIT(1'b0)) 
    sig_clr_dbc_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_clr_dbeat_cntr0_out),
        .Q(sig_clr_dbc_reg),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_dre2ibtt_eop_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_dre2ibtt_eop),
        .Q(sig_dre2ibtt_eop_reg),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_dre2ibtt_tlast_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_dre2ibtt_tlast),
        .Q(sig_dre2ibtt_tlast_reg),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_2 
       (.I0(\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg_n_0_[3][0] ),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][0] ),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][0] ),
        .I3(\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg_n_0_[2][0] ),
        .O(sig_data_fifo_data_in[37]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_3 
       (.I0(\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg_n_0_[3][1] ),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][1] ),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][1] ),
        .I3(\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg_n_0_[2][1] ),
        .O(sig_data_fifo_data_in[36]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mm2s_full_wrap
   (m_axis_mm2s_tvalid,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arvalid,
    m_axis_mm2s_tlast,
    mm2s_halt_cmplt,
    sig_rst2all_stop_request,
    s_axis_mm2s_cmd_tready,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    mm2s_decerr_i,
    mm2s_interr_i,
    mm2s_slverr_i,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arsize,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axi_mm2s_rready,
    m_axi_mm2s_aclk,
    m_axi_mm2s_rdata,
    out,
    sig_s_h_halt_reg_reg,
    s_axis_mm2s_cmd_tvalid_split,
    m_axis_mm2s_sts_tready,
    m_axis_mm2s_tready,
    mm2s_sts_received,
    m_axi_mm2s_rlast,
    m_axi_mm2s_arready,
    D,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rresp);
  output m_axis_mm2s_tvalid;
  output [0:0]m_axi_mm2s_arlen;
  output [0:0]m_axi_mm2s_arburst;
  output m_axi_mm2s_arvalid;
  output m_axis_mm2s_tlast;
  output mm2s_halt_cmplt;
  output sig_rst2all_stop_request;
  output s_axis_mm2s_cmd_tready;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output mm2s_decerr_i;
  output mm2s_interr_i;
  output mm2s_slverr_i;
  output [31:0]m_axi_mm2s_araddr;
  output [2:0]m_axi_mm2s_arsize;
  output [31:0]m_axis_mm2s_tdata;
  output [3:0]m_axis_mm2s_tkeep;
  output m_axi_mm2s_rready;
  input m_axi_mm2s_aclk;
  input [1023:0]m_axi_mm2s_rdata;
  input out;
  input sig_s_h_halt_reg_reg;
  input s_axis_mm2s_cmd_tvalid_split;
  input m_axis_mm2s_sts_tready;
  input m_axis_mm2s_tready;
  input mm2s_sts_received;
  input m_axi_mm2s_rlast;
  input m_axi_mm2s_arready;
  input [59:0]D;
  input m_axi_mm2s_rvalid;
  input [1:0]m_axi_mm2s_rresp;

  wire [59:0]D;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_1 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_2 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_9 ;
  wire I_ADDR_CNTL_n_0;
  wire I_ADDR_CNTL_n_2;
  wire \I_CMD_FIFO/sig_init_done ;
  wire \I_CMD_FIFO/sig_push_regfifo ;
  wire \I_CMD_FIFO/sig_regfifo_empty_reg0 ;
  wire I_CMD_STATUS_n_10;
  wire I_CMD_STATUS_n_8;
  wire I_CMD_STATUS_n_9;
  wire I_MSTR_PCC_n_295;
  wire I_RD_DATA_CNTL_n_0;
  wire I_RD_DATA_CNTL_n_10;
  wire I_RD_DATA_CNTL_n_2;
  wire I_RD_DATA_CNTL_n_9;
  wire I_RESET_n_4;
  wire \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_done ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire lsig_cmd_loaded;
  wire [31:0]\lsig_fifo_data_out_wide[31]_0 ;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]m_axi_mm2s_arburst;
  wire [0:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [2:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire [1023:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axis_mm2s_sts_tready;
  wire [31:0]m_axis_mm2s_tdata;
  wire [3:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire mm2s_decerr_i;
  wire mm2s_err;
  wire mm2s_halt_cmplt;
  wire mm2s_interr_i;
  wire mm2s_slverr_i;
  wire mm2s_sts_received;
  wire out;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire sig_addr2data_addr_posted;
  wire sig_addr2rsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_cmd2mstr_cmd_valid;
  wire [66:0]sig_cmd2mstr_command;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2addr_stop_req;
  wire sig_data2mstr_cmd_ready;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_valid;
  wire sig_data2sf_cmd_cmplt;
  wire sig_data_fifo_full;
  wire sig_good_sin_strm_dbeat;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_mmap_reset_reg;
  wire sig_mmap_rst;
  wire [31:7]sig_mstr2addr_addr;
  wire [0:0]sig_mstr2addr_burst;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_cmplt;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2data_eof;
  wire [127:0]sig_mstr2data_last_strb;
  wire [0:0]sig_mstr2data_len;
  wire [1:1]sig_mstr2data_saddr_lsb;
  wire sig_mstr2data_sequential;
  wire [127:0]sig_mstr2data_strt_strb;
  wire sig_mstr2sf_cmd_valid;
  wire sig_mstr2sf_dre_src_align;
  wire [4:0]sig_mstr2sf_strt_offset;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_slverr_reg0;
  wire sig_rdc2sf_wlast;
  wire [127:0]sig_rdc2sf_wstrb;
  wire sig_rsc2data_ready;
  wire [6:4]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_rst2all_stop_request;
  wire sig_s_h_halt_reg_reg;
  wire sig_sf2mstr_cmd_ready;
  wire sig_sf_allow_addr_req;
  wire sig_skid2dre_wready;
  wire sig_slast_with_stop;
  wire [3:3]sig_sstrb_stop_mask;
  wire [3:0]sig_sstrb_with_stop;
  wire sig_stat2rsc_status_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid_buf \ENABLE_AXIS_SKID.I_MM2S_SKID_BUF 
       (.D(sig_sstrb_with_stop),
        .empty(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_1 ),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .out(sig_skid2dre_wready),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .\sig_data_skid_reg_reg[31]_0 (\lsig_fifo_data_out_wide[31]_0 ),
        .sig_halt_reg_dly2(sig_halt_reg_dly2),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_m_valid_out_reg_0(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_9 ),
        .sig_mmap_reset_reg(sig_mmap_reset_reg),
        .sig_mmap_rst(sig_mmap_rst),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .\sig_sstrb_stop_mask_reg[3]_0 (I_RD_DATA_CNTL_n_10));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rd_sf \GEN_INCLUDE_MM2S_SF.I_RD_SF 
       (.D(sig_sstrb_with_stop),
        .FIFO_Full_reg(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_2 ),
        .\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]_0 (\lsig_fifo_data_out_wide[31]_0 ),
        .din({sig_data2sf_cmd_cmplt,sig_rdc2sf_wlast,sig_rdc2sf_wstrb,m_axi_mm2s_rdata}),
        .empty(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_1 ),
        .full(sig_data_fifo_full),
        .\gen_fwft.empty_fwft_i_reg (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_9 ),
        .in(sig_mstr2sf_strt_offset),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(sig_skid2dre_wready),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_inhibit_rdy_n(\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_done ),
        .sig_init_done_reg(I_CMD_STATUS_n_10),
        .sig_mmap_rst(sig_mmap_rst),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_ok_to_post_rd_addr_reg_0(I_ADDR_CNTL_n_0),
        .sig_sf2mstr_cmd_ready(sig_sf2mstr_cmd_ready),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .\sig_token_cntr_reg[6]_0 (I_RD_DATA_CNTL_n_2),
        .wr_en(sig_good_sin_strm_dbeat));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl I_ADDR_CNTL
       (.FIFO_Full_reg(I_ADDR_CNTL_n_2),
        .in({mm2s_err,sig_mstr2addr_burst,sig_mstr2data_len,sig_mstr2addr_addr,sig_mstr2sf_strt_offset,sig_mstr2data_saddr_lsb,sig_mstr2sf_dre_src_align}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(m_axi_mm2s_arburst),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .out(I_ADDR_CNTL_n_0),
        .sig_addr2rsc_calc_error(sig_addr2rsc_calc_error),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_init_done_reg(I_CMD_STATUS_n_8),
        .sig_mmap_rst(sig_mmap_rst),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_posted_to_axi_reg_0(sig_addr2data_addr_posted),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req),
        .sig_wr_fifo(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status I_CMD_STATUS
       (.D(D),
        .E(\I_CMD_FIFO/sig_push_regfifo ),
        .Q({sig_cmd2mstr_command[66:34],sig_cmd2mstr_command[26:0]}),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] (sig_rsc2stat_status),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (I_MSTR_PCC_n_295),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .mm2s_decerr_i(mm2s_decerr_i),
        .mm2s_interr_i(mm2s_interr_i),
        .mm2s_slverr_i(mm2s_slverr_i),
        .mm2s_sts_received(mm2s_sts_received),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_init_done(\I_CMD_FIFO/sig_init_done ),
        .sig_init_done_0(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_init_done_1(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_done_2(\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_done ),
        .sig_init_reg2_reg(I_CMD_STATUS_n_8),
        .sig_init_reg2_reg_0(I_CMD_STATUS_n_9),
        .sig_init_reg2_reg_1(I_CMD_STATUS_n_10),
        .sig_mmap_reset_reg(sig_mmap_reset_reg),
        .sig_mmap_rst(sig_mmap_rst),
        .sig_regfifo_empty_reg0(\I_CMD_FIFO/sig_regfifo_empty_reg0 ),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_pcc I_MSTR_PCC
       (.E(\I_CMD_FIFO/sig_push_regfifo ),
        .Q({sig_cmd2mstr_command[66:34],sig_cmd2mstr_command[26:0]}),
        .in({mm2s_err,sig_mstr2addr_burst,sig_mstr2data_len,sig_mstr2addr_addr,sig_mstr2sf_strt_offset,sig_mstr2data_saddr_lsb,sig_mstr2sf_dre_src_align}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_calc_error_reg_reg_0({sig_mstr2data_cmd_cmplt,sig_mstr2data_sequential,sig_mstr2data_eof,sig_mstr2data_last_strb,sig_mstr2data_strt_strb}),
        .sig_cmd2addr_valid_reg_0(I_ADDR_CNTL_n_2),
        .sig_cmd2data_valid_reg_0(I_RD_DATA_CNTL_n_0),
        .sig_cmd2dre_valid_reg_0(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_2 ),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(I_MSTR_PCC_n_295),
        .sig_data2mstr_cmd_ready(sig_data2mstr_cmd_ready),
        .sig_inhibit_rdy_n(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_1(\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\I_CMD_FIFO/sig_init_done ),
        .sig_mmap_reset_reg(sig_mmap_reset_reg),
        .sig_mmap_rst(sig_mmap_rst),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_regfifo_empty_reg0(\I_CMD_FIFO/sig_regfifo_empty_reg0 ),
        .sig_sf2mstr_cmd_ready(sig_sf2mstr_cmd_ready),
        .sig_wr_fifo(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rddata_cntl I_RD_DATA_CNTL
       (.FIFO_Full_reg(I_RD_DATA_CNTL_n_0),
        .din({sig_data2sf_cmd_cmplt,sig_rdc2sf_wlast,sig_rdc2sf_wstrb}),
        .full(sig_data_fifo_full),
        .in({mm2s_err,sig_mstr2data_cmd_cmplt,sig_mstr2data_sequential,sig_mstr2data_eof,sig_mstr2data_last_strb,sig_mstr2data_strt_strb,sig_mstr2data_len}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .sig_addr2rsc_calc_error(sig_addr2rsc_calc_error),
        .\sig_addr_posted_cntr_reg[2]_0 (sig_addr2data_addr_posted),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_calc_error_reg_reg(I_RD_DATA_CNTL_n_9),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2mstr_cmd_ready(sig_data2mstr_cmd_ready),
        .sig_data2rsc_decerr(sig_data2rsc_decerr),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .sig_halt_reg_dly2(sig_halt_reg_dly2),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_halt_reg_dly3_reg_0(I_RD_DATA_CNTL_n_10),
        .sig_halt_reg_reg_0(I_RESET_n_4),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_done_reg(I_CMD_STATUS_n_9),
        .sig_last_mmap_dbeat_reg_reg_0(I_RD_DATA_CNTL_n_2),
        .sig_mmap_rst(sig_mmap_rst),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_rd_sts_interr_reg0(sig_rd_sts_interr_reg0),
        .sig_rd_sts_slverr_reg0(sig_rd_sts_slverr_reg0),
        .sig_rd_sts_slverr_reg_reg({sig_rsc2stat_status[6],sig_rsc2stat_status[4]}),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready),
        .wr_en(sig_good_sin_strm_dbeat));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rd_status_cntl I_RD_STATUS_CNTLR
       (.m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2rsc_decerr(sig_data2rsc_decerr),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .sig_rd_sts_interr_reg0(sig_rd_sts_interr_reg0),
        .sig_rd_sts_slverr_reg0(sig_rd_sts_slverr_reg0),
        .sig_rd_sts_slverr_reg_reg_0(sig_rsc2stat_status),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset_12 I_RESET
       (.m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_halt_cmplt_reg_0(I_RD_DATA_CNTL_n_9),
        .sig_mmap_rst(sig_mmap_rst),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_s_h_halt_reg_reg_0(I_RESET_n_4),
        .sig_s_h_halt_reg_reg_1(sig_s_h_halt_reg_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mssai_skid_buf
   (out,
    sig_m_valid_out_reg_0,
    \sig_strb_reg_out_reg[0]_0 ,
    sig_strm_tlast,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_eop_sent1_out,
    E,
    sig_cmd_full0,
    sig_sm_pop_cmd_fifo_reg,
    sig_dre2ibtt_eop,
    ld_btt_cntr_reg10,
    sig_btt_eq_0_reg,
    sig_eop_halt_xfer_reg,
    sig_eop_halt_xfer_reg_0,
    sig_eop_halt_xfer_reg_1,
    sig_eop_halt_xfer_reg_2,
    \sig_data_reg_out_reg[7]_0 ,
    \sig_data_reg_out_reg[7]_1 ,
    \sig_data_reg_out_reg[7]_2 ,
    \sig_data_reg_out_reg[7]_3 ,
    \sig_strb_reg_out_reg[0]_1 ,
    sig_stream_rst,
    skid2dre_wstrb,
    m_axi_s2mm_aclk,
    skid2dre_wlast,
    sig_m_valid_dup_reg_0,
    sig_s_ready_dup_reg_0,
    sig_reset_reg,
    sig_s_ready_dup_reg_1,
    lsig_absorb2tlast,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \sig_strb_reg_out_reg[0]_2 ,
    lsig_set_absorb2tlast1,
    sig_cmd_empty_reg,
    sig_sm_pop_cmd_fifo,
    lsig_cmd_fetch_pause,
    sig_need_cmd_flush,
    sig_valid_fifo_ld12_out,
    CO,
    sig_btt_eq_0_reg_0,
    sig_btt_eq_0_reg_1,
    sig_ld_cmd,
    sig_btt_eq_0,
    Q,
    sig_eop_sent_reg_reg,
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0] ,
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]_0 ,
    \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0] ,
    \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][0] ,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0] ,
    \sig_data_skid_reg_reg[7]_0 );
  output out;
  output sig_m_valid_out_reg_0;
  output \sig_strb_reg_out_reg[0]_0 ;
  output sig_strm_tlast;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_eop_sent1_out;
  output [0:0]E;
  output sig_cmd_full0;
  output sig_sm_pop_cmd_fifo_reg;
  output sig_dre2ibtt_eop;
  output ld_btt_cntr_reg10;
  output sig_btt_eq_0_reg;
  output [0:0]sig_eop_halt_xfer_reg;
  output [0:0]sig_eop_halt_xfer_reg_0;
  output [0:0]sig_eop_halt_xfer_reg_1;
  output [0:0]sig_eop_halt_xfer_reg_2;
  output [7:0]\sig_data_reg_out_reg[7]_0 ;
  output [7:0]\sig_data_reg_out_reg[7]_1 ;
  output [7:0]\sig_data_reg_out_reg[7]_2 ;
  output [7:0]\sig_data_reg_out_reg[7]_3 ;
  output \sig_strb_reg_out_reg[0]_1 ;
  input sig_stream_rst;
  input skid2dre_wstrb;
  input m_axi_s2mm_aclk;
  input skid2dre_wlast;
  input sig_m_valid_dup_reg_0;
  input sig_s_ready_dup_reg_0;
  input sig_reset_reg;
  input sig_s_ready_dup_reg_1;
  input lsig_absorb2tlast;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input \sig_strb_reg_out_reg[0]_2 ;
  input lsig_set_absorb2tlast1;
  input sig_cmd_empty_reg;
  input sig_sm_pop_cmd_fifo;
  input lsig_cmd_fetch_pause;
  input sig_need_cmd_flush;
  input sig_valid_fifo_ld12_out;
  input [0:0]CO;
  input sig_btt_eq_0_reg_0;
  input sig_btt_eq_0_reg_1;
  input sig_ld_cmd;
  input sig_btt_eq_0;
  input [0:0]Q;
  input [1:0]sig_eop_sent_reg_reg;
  input \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0] ;
  input \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]_0 ;
  input \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0] ;
  input \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][0] ;
  input \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0] ;
  input [7:0]\sig_data_skid_reg_reg[7]_0 ;

  wire [0:0]CO;
  wire [0:0]E;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]_0 ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][0] ;
  wire [0:0]Q;
  wire ld_btt_cntr_reg10;
  wire lsig_absorb2tlast;
  wire lsig_cmd_fetch_pause;
  wire lsig_set_absorb2tlast1;
  wire m_axi_s2mm_aclk;
  wire sig_btt_eq_0;
  wire sig_btt_eq_0_reg;
  wire sig_btt_eq_0_reg_0;
  wire sig_btt_eq_0_reg_1;
  wire sig_cmd_empty_reg;
  wire sig_cmd_full0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire \sig_data_reg_out[0]_i_1_n_0 ;
  wire \sig_data_reg_out[1]_i_1_n_0 ;
  wire \sig_data_reg_out[2]_i_1_n_0 ;
  wire \sig_data_reg_out[3]_i_1_n_0 ;
  wire \sig_data_reg_out[4]_i_1_n_0 ;
  wire \sig_data_reg_out[5]_i_1_n_0 ;
  wire \sig_data_reg_out[6]_i_1_n_0 ;
  wire \sig_data_reg_out[7]_i_1_n_0 ;
  wire sig_data_reg_out_en;
  wire [7:0]\sig_data_reg_out_reg[7]_0 ;
  wire [7:0]\sig_data_reg_out_reg[7]_1 ;
  wire [7:0]\sig_data_reg_out_reg[7]_2 ;
  wire [7:0]\sig_data_reg_out_reg[7]_3 ;
  wire \sig_data_reg_out_reg_n_0_[0] ;
  wire \sig_data_reg_out_reg_n_0_[1] ;
  wire \sig_data_reg_out_reg_n_0_[2] ;
  wire \sig_data_reg_out_reg_n_0_[3] ;
  wire \sig_data_reg_out_reg_n_0_[4] ;
  wire \sig_data_reg_out_reg_n_0_[5] ;
  wire \sig_data_reg_out_reg_n_0_[6] ;
  wire \sig_data_reg_out_reg_n_0_[7] ;
  wire [7:0]\sig_data_skid_reg_reg[7]_0 ;
  wire \sig_data_skid_reg_reg_n_0_[0] ;
  wire \sig_data_skid_reg_reg_n_0_[1] ;
  wire \sig_data_skid_reg_reg_n_0_[2] ;
  wire \sig_data_skid_reg_reg_n_0_[3] ;
  wire \sig_data_skid_reg_reg_n_0_[4] ;
  wire \sig_data_skid_reg_reg_n_0_[5] ;
  wire \sig_data_skid_reg_reg_n_0_[6] ;
  wire \sig_data_skid_reg_reg_n_0_[7] ;
  wire sig_dre2ibtt_eop;
  wire [0:0]sig_eop_halt_xfer_reg;
  wire [0:0]sig_eop_halt_xfer_reg_0;
  wire [0:0]sig_eop_halt_xfer_reg_1;
  wire [0:0]sig_eop_halt_xfer_reg_2;
  wire sig_eop_sent1_out;
  wire sig_eop_sent_reg_i_2_n_0;
  wire [1:0]sig_eop_sent_reg_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  wire sig_ld_cmd;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_2__1_n_0;
  wire sig_m_valid_dup_reg_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_need_cmd_flush;
  wire sig_reset_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup2;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup3;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup4;
  wire sig_s_ready_dup_i_1__1_n_0;
  wire sig_s_ready_dup_reg_0;
  wire sig_s_ready_dup_reg_1;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_reg;
  wire \sig_strb_reg_out_reg[0]_0 ;
  wire \sig_strb_reg_out_reg[0]_1 ;
  wire \sig_strb_reg_out_reg[0]_2 ;
  wire sig_strb_skid_mux_out;
  wire sig_strb_skid_reg;
  wire sig_stream_rst;
  wire sig_strm_tlast;
  wire sig_valid_fifo_ld12_out;
  wire skid2dre_wlast;
  wire skid2dre_wstrb;

  assign out = sig_s_ready_out;
  assign sig_m_valid_out_reg_0 = sig_m_valid_out;
  LUT6 #(
    .INIT(64'h5555C00000000000)) 
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_i_1 
       (.I0(sig_sm_pop_cmd_fifo),
        .I1(sig_s_ready_dup_reg_1),
        .I2(sig_dre2ibtt_eop),
        .I3(lsig_cmd_fetch_pause),
        .I4(sig_need_cmd_flush),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_sm_pop_cmd_fifo_reg));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][0]_i_1 
       (.I0(\sig_data_reg_out_reg_n_0_[0] ),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0] ),
        .O(\sig_data_reg_out_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][1]_i_1 
       (.I0(\sig_data_reg_out_reg_n_0_[1] ),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0] ),
        .O(\sig_data_reg_out_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][2]_i_1 
       (.I0(\sig_data_reg_out_reg_n_0_[2] ),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0] ),
        .O(\sig_data_reg_out_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][3]_i_1 
       (.I0(\sig_data_reg_out_reg_n_0_[3] ),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0] ),
        .O(\sig_data_reg_out_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][4]_i_1 
       (.I0(\sig_data_reg_out_reg_n_0_[4] ),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0] ),
        .O(\sig_data_reg_out_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][5]_i_1 
       (.I0(\sig_data_reg_out_reg_n_0_[5] ),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0] ),
        .O(\sig_data_reg_out_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][6]_i_1 
       (.I0(\sig_data_reg_out_reg_n_0_[6] ),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0] ),
        .O(\sig_data_reg_out_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][7]_i_1 
       (.I0(\sig_data_reg_out_reg_n_0_[7] ),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0] ),
        .O(\sig_data_reg_out_reg[7]_0 [7]));
  LUT5 #(
    .INIT(32'h00001000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][0]_i_1 
       (.I0(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0] ),
        .I1(Q),
        .I2(sig_m_valid_out),
        .I3(sig_strm_tlast),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0] ),
        .O(sig_eop_halt_xfer_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][0]_i_1 
       (.I0(\sig_data_reg_out_reg_n_0_[0] ),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]_0 ),
        .O(\sig_data_reg_out_reg[7]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][1]_i_1 
       (.I0(\sig_data_reg_out_reg_n_0_[1] ),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]_0 ),
        .O(\sig_data_reg_out_reg[7]_2 [1]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][2]_i_1 
       (.I0(\sig_data_reg_out_reg_n_0_[2] ),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]_0 ),
        .O(\sig_data_reg_out_reg[7]_2 [2]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][3]_i_1 
       (.I0(\sig_data_reg_out_reg_n_0_[3] ),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]_0 ),
        .O(\sig_data_reg_out_reg[7]_2 [3]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][4]_i_1 
       (.I0(\sig_data_reg_out_reg_n_0_[4] ),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]_0 ),
        .O(\sig_data_reg_out_reg[7]_2 [4]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][5]_i_1 
       (.I0(\sig_data_reg_out_reg_n_0_[5] ),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]_0 ),
        .O(\sig_data_reg_out_reg[7]_2 [5]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][6]_i_1 
       (.I0(\sig_data_reg_out_reg_n_0_[6] ),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]_0 ),
        .O(\sig_data_reg_out_reg[7]_2 [6]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][7]_i_1 
       (.I0(\sig_data_reg_out_reg_n_0_[7] ),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]_0 ),
        .O(\sig_data_reg_out_reg[7]_2 [7]));
  LUT5 #(
    .INIT(32'h00001000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][0]_i_1 
       (.I0(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0] ),
        .I1(Q),
        .I2(sig_m_valid_out),
        .I3(sig_strm_tlast),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]_0 ),
        .O(sig_eop_halt_xfer_reg));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg[2][0]_i_1 
       (.I0(\sig_data_reg_out_reg_n_0_[0] ),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0] ),
        .O(\sig_data_reg_out_reg[7]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg[2][1]_i_1 
       (.I0(\sig_data_reg_out_reg_n_0_[1] ),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0] ),
        .O(\sig_data_reg_out_reg[7]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg[2][2]_i_1 
       (.I0(\sig_data_reg_out_reg_n_0_[2] ),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0] ),
        .O(\sig_data_reg_out_reg[7]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg[2][3]_i_1 
       (.I0(\sig_data_reg_out_reg_n_0_[3] ),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0] ),
        .O(\sig_data_reg_out_reg[7]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg[2][4]_i_1 
       (.I0(\sig_data_reg_out_reg_n_0_[4] ),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0] ),
        .O(\sig_data_reg_out_reg[7]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg[2][5]_i_1 
       (.I0(\sig_data_reg_out_reg_n_0_[5] ),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0] ),
        .O(\sig_data_reg_out_reg[7]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg[2][6]_i_1 
       (.I0(\sig_data_reg_out_reg_n_0_[6] ),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0] ),
        .O(\sig_data_reg_out_reg[7]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg[2][7]_i_1 
       (.I0(\sig_data_reg_out_reg_n_0_[7] ),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0] ),
        .O(\sig_data_reg_out_reg[7]_1 [7]));
  LUT5 #(
    .INIT(32'h00001000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg[2][0]_i_1 
       (.I0(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0] ),
        .I1(Q),
        .I2(sig_m_valid_out),
        .I3(sig_strm_tlast),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0] ),
        .O(sig_eop_halt_xfer_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg[3][0]_i_1 
       (.I0(\sig_data_reg_out_reg_n_0_[0] ),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][0] ),
        .O(\sig_data_reg_out_reg[7]_3 [0]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg[3][1]_i_1 
       (.I0(\sig_data_reg_out_reg_n_0_[1] ),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][0] ),
        .O(\sig_data_reg_out_reg[7]_3 [1]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg[3][2]_i_1 
       (.I0(\sig_data_reg_out_reg_n_0_[2] ),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][0] ),
        .O(\sig_data_reg_out_reg[7]_3 [2]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg[3][3]_i_1 
       (.I0(\sig_data_reg_out_reg_n_0_[3] ),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][0] ),
        .O(\sig_data_reg_out_reg[7]_3 [3]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg[3][4]_i_1 
       (.I0(\sig_data_reg_out_reg_n_0_[4] ),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][0] ),
        .O(\sig_data_reg_out_reg[7]_3 [4]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg[3][5]_i_1 
       (.I0(\sig_data_reg_out_reg_n_0_[5] ),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][0] ),
        .O(\sig_data_reg_out_reg[7]_3 [5]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg[3][6]_i_1 
       (.I0(\sig_data_reg_out_reg_n_0_[6] ),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][0] ),
        .O(\sig_data_reg_out_reg[7]_3 [6]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg[3][7]_i_1 
       (.I0(\sig_data_reg_out_reg_n_0_[7] ),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][0] ),
        .O(\sig_data_reg_out_reg[7]_3 [7]));
  LUT5 #(
    .INIT(32'h10000000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg[3][0]_i_1 
       (.I0(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0] ),
        .I1(Q),
        .I2(sig_m_valid_out),
        .I3(sig_strm_tlast),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][0] ),
        .O(sig_eop_halt_xfer_reg_1));
  LUT3 #(
    .INIT(8'hEA)) 
    ld_btt_cntr_reg2_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_valid_fifo_ld12_out),
        .I2(CO),
        .O(ld_btt_cntr_reg10));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_btt_cntr[25]_i_1__0 
       (.I0(sig_eop_sent1_out),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  LUT6 #(
    .INIT(64'hF4F4FFFFF4F4F4F0)) 
    sig_btt_eq_0_i_1
       (.I0(sig_btt_eq_0_reg_0),
        .I1(sig_btt_eq_0_reg_1),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_valid_fifo_ld12_out),
        .I4(sig_ld_cmd),
        .I5(sig_btt_eq_0),
        .O(sig_btt_eq_0_reg));
  LUT2 #(
    .INIT(4'h8)) 
    \sig_byte_cntr[3]_i_2 
       (.I0(\sig_strb_reg_out_reg[0]_0 ),
        .I1(sig_eop_sent_reg_reg[0]),
        .O(\sig_strb_reg_out_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hD555FFFFD555D555)) 
    sig_cmd_full_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(sig_strm_tlast),
        .I2(sig_m_valid_out),
        .I3(lsig_absorb2tlast),
        .I4(lsig_set_absorb2tlast1),
        .I5(sig_cmd_empty_reg),
        .O(sig_cmd_full0));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[0]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[0] ),
        .I1(\sig_data_skid_reg_reg[7]_0 [0]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[1]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[1] ),
        .I1(\sig_data_skid_reg_reg[7]_0 [1]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[2]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[2] ),
        .I1(\sig_data_skid_reg_reg[7]_0 [2]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[3]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[3] ),
        .I1(\sig_data_skid_reg_reg[7]_0 [3]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[4]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[4] ),
        .I1(\sig_data_skid_reg_reg[7]_0 [4]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[5]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[5] ),
        .I1(\sig_data_skid_reg_reg[7]_0 [5]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[6]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[6] ),
        .I1(\sig_data_skid_reg_reg[7]_0 [6]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[7]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[7] ),
        .I1(\sig_data_skid_reg_reg[7]_0 [7]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[0]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[1]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[2]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[3]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[4]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[5]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[6]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[7]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[7]_0 [0]),
        .Q(\sig_data_skid_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[7]_0 [1]),
        .Q(\sig_data_skid_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[7]_0 [2]),
        .Q(\sig_data_skid_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[7]_0 [3]),
        .Q(\sig_data_skid_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[7]_0 [4]),
        .Q(\sig_data_skid_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[7]_0 [5]),
        .Q(\sig_data_skid_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[7]_0 [6]),
        .Q(\sig_data_skid_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[7]_0 [7]),
        .Q(\sig_data_skid_reg_reg_n_0_[7] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0008)) 
    sig_dre2ibtt_eop_reg_i_1
       (.I0(sig_strm_tlast),
        .I1(sig_m_valid_out),
        .I2(Q),
        .I3(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0] ),
        .O(sig_dre2ibtt_eop));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
    sig_eop_sent_reg_i_1
       (.I0(lsig_absorb2tlast),
        .I1(Q),
        .I2(sig_m_valid_out),
        .I3(sig_eop_sent_reg_reg[1]),
        .I4(sig_strm_tlast),
        .I5(sig_eop_sent_reg_i_2_n_0),
        .O(sig_eop_sent1_out));
  LUT5 #(
    .INIT(32'h02000000)) 
    sig_eop_sent_reg_i_2
       (.I0(sig_s_ready_dup_reg_1),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0] ),
        .I2(Q),
        .I3(sig_m_valid_out),
        .I4(sig_strm_tlast),
        .O(sig_eop_sent_reg_i_2_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    sig_last_reg_out_i_1__3
       (.I0(skid2dre_wlast),
        .I1(sig_s_ready_dup4),
        .I2(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_last_skid_mux_out),
        .Q(sig_strm_tlast),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(skid2dre_wlast),
        .Q(sig_last_skid_reg),
        .R(sig_stream_rst));
  LUT5 #(
    .INIT(32'hFFFF02AA)) 
    sig_m_valid_dup_i_2__1
       (.I0(sig_m_valid_dup),
        .I1(sig_s_ready_dup_reg_1),
        .I2(lsig_absorb2tlast),
        .I3(sig_s_ready_dup),
        .I4(sig_s_ready_dup_reg_0),
        .O(sig_m_valid_dup_i_2__1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_2__1_n_0),
        .Q(sig_m_valid_dup),
        .R(sig_m_valid_dup_reg_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_2__1_n_0),
        .Q(sig_m_valid_out),
        .R(sig_m_valid_dup_reg_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__1_n_0),
        .Q(sig_s_ready_dup2),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__1_n_0),
        .Q(sig_s_ready_dup3),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup4_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__1_n_0),
        .Q(sig_s_ready_dup4),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF2A)) 
    sig_s_ready_dup_i_1__1
       (.I0(sig_s_ready_dup),
        .I1(sig_s_ready_dup_reg_0),
        .I2(sig_m_valid_dup),
        .I3(sig_reset_reg),
        .I4(sig_s_ready_dup_reg_1),
        .I5(lsig_absorb2tlast),
        .O(sig_s_ready_dup_i_1__1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__1_n_0),
        .Q(sig_s_ready_dup),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__1_n_0),
        .Q(sig_s_ready_out),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'hFD)) 
    \sig_strb_reg_out[0]_i_1__1 
       (.I0(sig_m_valid_dup),
        .I1(sig_s_ready_dup_reg_1),
        .I2(lsig_absorb2tlast),
        .O(sig_data_reg_out_en));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_strb_reg_out[0]_i_2 
       (.I0(sig_s_ready_out),
        .I1(\sig_strb_reg_out_reg[0]_2 ),
        .O(E));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[0]_i_2__0 
       (.I0(skid2dre_wstrb),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg),
        .O(sig_strb_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out),
        .Q(\sig_strb_reg_out_reg[0]_0 ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(skid2dre_wstrb),
        .Q(sig_strb_skid_reg),
        .R(sig_stream_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_pcc
   (sig_mmap_reset_reg,
    in,
    sig_calc_error_reg_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_regfifo_empty_reg0,
    sig_mstr2addr_cmd_valid,
    sig_mstr2data_cmd_valid,
    sig_mstr2sf_cmd_valid,
    sig_mmap_rst,
    m_axi_mm2s_aclk,
    Q,
    sig_cmd2mstr_cmd_valid,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_init_done,
    sig_wr_fifo,
    sig_data2mstr_cmd_ready,
    sig_sf2mstr_cmd_ready,
    sig_cmd2addr_valid_reg_0,
    sig_inhibit_rdy_n,
    sig_cmd2data_valid_reg_0,
    sig_inhibit_rdy_n_0,
    sig_inhibit_rdy_n_1,
    sig_cmd2dre_valid_reg_0);
  output sig_mmap_reset_reg;
  output [34:0]in;
  output [258:0]sig_calc_error_reg_reg_0;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_regfifo_empty_reg0;
  output sig_mstr2addr_cmd_valid;
  output sig_mstr2data_cmd_valid;
  output sig_mstr2sf_cmd_valid;
  input sig_mmap_rst;
  input m_axi_mm2s_aclk;
  input [59:0]Q;
  input sig_cmd2mstr_cmd_valid;
  input [0:0]E;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_init_done;
  input sig_wr_fifo;
  input sig_data2mstr_cmd_ready;
  input sig_sf2mstr_cmd_ready;
  input sig_cmd2addr_valid_reg_0;
  input sig_inhibit_rdy_n;
  input sig_cmd2data_valid_reg_0;
  input sig_inhibit_rdy_n_0;
  input sig_inhibit_rdy_n_1;
  input sig_cmd2dre_valid_reg_0;

  wire [0:0]E;
  wire \FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[5]_i_2_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[5]_i_3_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ;
  wire \INFERRED_GEN.data_reg[3][22]_srl4_i_2_n_0 ;
  wire I_END_STRB_GEN_n_0;
  wire I_END_STRB_GEN_n_1;
  wire I_END_STRB_GEN_n_2;
  wire I_END_STRB_GEN_n_3;
  wire I_END_STRB_GEN_n_4;
  wire I_END_STRB_GEN_n_5;
  wire I_END_STRB_GEN_n_6;
  wire I_END_STRB_GEN_n_7;
  wire I_END_STRB_GEN_n_8;
  wire I_END_STRB_GEN_n_9;
  wire I_STRT_STRB_GEN_n_127;
  wire [59:0]Q;
  wire [34:0]in;
  wire m_axi_mm2s_aclk;
  wire [15:0]p_0_in;
  wire p_1_in;
  wire [15:0]p_1_in__0;
  wire sig_addr_aligned_im0;
  wire sig_addr_aligned_ireg1;
  wire [15:15]sig_addr_cntr_im0_msh0__0;
  wire \sig_addr_cntr_im0_msh[10]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[11]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[14]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[15]_i_1_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[5]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[9]_i_2_n_0 ;
  wire [15:0]sig_addr_cntr_im0_msh_reg;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[0] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[1] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[2] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[3] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[4] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[5] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[6] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[7] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[8] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[10] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[11] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[12] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[13] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[14] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[8] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[9] ;
  wire [31:0]sig_addr_cntr_lsh_kh;
  wire sig_addr_incr_ge_bpdb_im1;
  wire [7:0]sig_adjusted_addr_incr_im1;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_10_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_3_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_4_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_5_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_6_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_7_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_8_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_9_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_1 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_2 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_3 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_4 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_5 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_6 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_7 ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[7] ;
  wire sig_brst_cnt_eq_one_im0;
  wire sig_brst_cnt_eq_one_ireg1;
  wire sig_brst_cnt_eq_zero_im0;
  wire sig_brst_cnt_eq_zero_ireg1;
  wire \sig_btt_cntr_im0[15]_i_10_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_5_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_6_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_7_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_8_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_9_n_0 ;
  wire \sig_btt_cntr_im0[23]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[23]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[23]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[23]_i_5_n_0 ;
  wire \sig_btt_cntr_im0[23]_i_6_n_0 ;
  wire \sig_btt_cntr_im0[23]_i_7_n_0 ;
  wire \sig_btt_cntr_im0[23]_i_8_n_0 ;
  wire \sig_btt_cntr_im0[23]_i_9_n_0 ;
  wire \sig_btt_cntr_im0[25]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[25]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[25]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_10_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_11_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_12_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_13_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_14_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_15_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_16_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_17_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_5_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_6_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_7_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_8_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_9_n_0 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_0 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_1 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_10 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_11 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_12 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_13 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_14 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_15 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_2 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_4 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_5 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_8 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_9 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_0 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_1 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_10 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_11 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_12 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_13 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_14 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_15 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_2 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_4 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_5 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_8 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_9 ;
  wire \sig_btt_cntr_im0_reg[25]_i_2_n_14 ;
  wire \sig_btt_cntr_im0_reg[25]_i_2_n_15 ;
  wire \sig_btt_cntr_im0_reg[25]_i_2_n_7 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_0 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_1 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_10 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_11 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_12 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_13 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_14 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_15 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_2 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_4 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_5 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_8 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_9 ;
  wire \sig_btt_cntr_im0_reg_n_0_[0] ;
  wire \sig_btt_cntr_im0_reg_n_0_[10] ;
  wire \sig_btt_cntr_im0_reg_n_0_[11] ;
  wire \sig_btt_cntr_im0_reg_n_0_[12] ;
  wire \sig_btt_cntr_im0_reg_n_0_[13] ;
  wire \sig_btt_cntr_im0_reg_n_0_[14] ;
  wire \sig_btt_cntr_im0_reg_n_0_[15] ;
  wire \sig_btt_cntr_im0_reg_n_0_[16] ;
  wire \sig_btt_cntr_im0_reg_n_0_[17] ;
  wire \sig_btt_cntr_im0_reg_n_0_[18] ;
  wire \sig_btt_cntr_im0_reg_n_0_[19] ;
  wire \sig_btt_cntr_im0_reg_n_0_[1] ;
  wire \sig_btt_cntr_im0_reg_n_0_[20] ;
  wire \sig_btt_cntr_im0_reg_n_0_[21] ;
  wire \sig_btt_cntr_im0_reg_n_0_[22] ;
  wire \sig_btt_cntr_im0_reg_n_0_[23] ;
  wire \sig_btt_cntr_im0_reg_n_0_[24] ;
  wire \sig_btt_cntr_im0_reg_n_0_[25] ;
  wire \sig_btt_cntr_im0_reg_n_0_[2] ;
  wire \sig_btt_cntr_im0_reg_n_0_[3] ;
  wire \sig_btt_cntr_im0_reg_n_0_[4] ;
  wire \sig_btt_cntr_im0_reg_n_0_[5] ;
  wire \sig_btt_cntr_im0_reg_n_0_[6] ;
  wire \sig_btt_cntr_im0_reg_n_0_[7] ;
  wire \sig_btt_cntr_im0_reg_n_0_[8] ;
  wire \sig_btt_cntr_im0_reg_n_0_[9] ;
  wire sig_btt_eq_b2mbaa_im0;
  wire sig_btt_eq_b2mbaa_ireg1;
  wire sig_btt_eq_b2mbaa_ireg1_i_2_n_0;
  wire sig_btt_eq_b2mbaa_ireg1_i_3_n_0;
  wire sig_btt_eq_b2mbaa_ireg1_i_4_n_0;
  wire sig_btt_eq_b2mbaa_ireg1_i_5_n_0;
  wire sig_btt_is_zero;
  wire sig_btt_lt_b2mbaa_im0;
  wire sig_btt_lt_b2mbaa_im01;
  wire sig_btt_lt_b2mbaa_ireg1;
  wire sig_btt_lt_b2mbaa_ireg1_i_10_n_0;
  wire sig_btt_lt_b2mbaa_ireg1_i_11_n_0;
  wire sig_btt_lt_b2mbaa_ireg1_i_12_n_0;
  wire sig_btt_lt_b2mbaa_ireg1_i_13_n_0;
  wire sig_btt_lt_b2mbaa_ireg1_i_14_n_0;
  wire sig_btt_lt_b2mbaa_ireg1_i_15_n_0;
  wire sig_btt_lt_b2mbaa_ireg1_i_16_n_0;
  wire sig_btt_lt_b2mbaa_ireg1_i_17_n_0;
  wire sig_btt_lt_b2mbaa_ireg1_i_18_n_0;
  wire sig_btt_lt_b2mbaa_ireg1_i_3_n_0;
  wire sig_btt_lt_b2mbaa_ireg1_i_4_n_0;
  wire sig_btt_lt_b2mbaa_ireg1_i_5_n_0;
  wire sig_btt_lt_b2mbaa_ireg1_i_6_n_0;
  wire sig_btt_lt_b2mbaa_ireg1_i_7_n_0;
  wire sig_btt_lt_b2mbaa_ireg1_i_8_n_0;
  wire sig_btt_lt_b2mbaa_ireg1_i_9_n_0;
  wire sig_btt_lt_b2mbaa_ireg1_reg_i_2_n_4;
  wire sig_btt_lt_b2mbaa_ireg1_reg_i_2_n_5;
  wire sig_btt_lt_b2mbaa_ireg1_reg_i_2_n_6;
  wire sig_btt_lt_b2mbaa_ireg1_reg_i_2_n_7;
  wire [7:2]sig_bytes_to_mbaa_im0;
  wire [7:0]sig_bytes_to_mbaa_ireg1;
  wire \sig_bytes_to_mbaa_ireg1[1]_i_1_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[7]_i_2_n_0 ;
  wire sig_calc_error_pushed;
  wire sig_calc_error_pushed_i_1_n_0;
  wire sig_calc_error_reg0;
  wire sig_calc_error_reg_i_2_n_0;
  wire sig_calc_error_reg_i_3_n_0;
  wire sig_calc_error_reg_i_4_n_0;
  wire sig_calc_error_reg_i_5_n_0;
  wire [258:0]sig_calc_error_reg_reg_0;
  wire sig_cmd2addr_valid_i_1_n_0;
  wire sig_cmd2addr_valid_reg_0;
  wire sig_cmd2data_valid_i_1_n_0;
  wire sig_cmd2data_valid_reg_0;
  wire sig_cmd2dre_valid_i_1_n_0;
  wire sig_cmd2dre_valid_reg_0;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2mstr_cmd_ready;
  wire [6:0]sig_finish_addr_offset_ireg2;
  wire \sig_finish_addr_offset_ireg2[6]_i_2_n_0 ;
  wire \sig_finish_addr_offset_ireg2[6]_i_3_n_0 ;
  wire \sig_finish_addr_offset_ireg2[6]_i_4_n_0 ;
  wire \sig_finish_addr_offset_ireg2[6]_i_5_n_0 ;
  wire \sig_finish_addr_offset_ireg2[6]_i_6_n_0 ;
  wire \sig_finish_addr_offset_ireg2[6]_i_7_n_0 ;
  wire \sig_finish_addr_offset_ireg2[6]_i_8_n_0 ;
  wire \sig_finish_addr_offset_ireg2_reg[6]_i_1_n_2 ;
  wire \sig_finish_addr_offset_ireg2_reg[6]_i_1_n_3 ;
  wire \sig_finish_addr_offset_ireg2_reg[6]_i_1_n_4 ;
  wire \sig_finish_addr_offset_ireg2_reg[6]_i_1_n_5 ;
  wire \sig_finish_addr_offset_ireg2_reg[6]_i_1_n_6 ;
  wire \sig_finish_addr_offset_ireg2_reg[6]_i_1_n_7 ;
  wire sig_first_xfer_im0;
  wire sig_first_xfer_im0_i_1_n_0;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_0;
  wire sig_inhibit_rdy_n_1;
  wire sig_init_done;
  wire sig_input_cache_type_reg0;
  wire sig_input_eof_reg_reg_n_0;
  wire sig_input_reg_empty;
  wire [6:5]sig_last_addr_offset_im2;
  wire sig_ld_xfer_reg;
  wire sig_ld_xfer_reg_i_1_n_0;
  wire sig_ld_xfer_reg_tmp;
  wire sig_ld_xfer_reg_tmp_i_1_n_0;
  wire [7:0]sig_mbaa_addr_cntr_slice_im0;
  wire sig_mmap_reset_reg;
  wire sig_mmap_rst;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2sf_cmd_valid;
  wire sig_no_btt_residue_im0;
  wire sig_no_btt_residue_ireg1;
  wire sig_no_btt_residue_ireg1_i_2_n_0;
  wire sig_parent_done;
  wire sig_parent_done_i_1_n_0;
  wire [6:0]sig_predict_addr_lsh_im1;
  wire [15:0]sig_predict_addr_lsh_im2;
  wire [15:15]sig_predict_addr_lsh_ireg3;
  wire \sig_predict_addr_lsh_ireg3[15]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_5_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_6_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_7_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_8_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_9_n_0 ;
  wire [14:0]sig_predict_addr_lsh_ireg3__0;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_4 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_5 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_6 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_7 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_4 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_5 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_6 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_7 ;
  wire sig_regfifo_empty_reg0;
  wire sig_sf2mstr_cmd_ready;
  wire sig_sm_halt_ns;
  wire sig_sm_halt_reg;
  wire sig_sm_ld_calc2_reg;
  wire sig_sm_ld_calc2_reg_ns;
  wire sig_sm_ld_calc3_reg;
  wire sig_sm_pop_input_reg;
  wire sig_sm_pop_input_reg_ns;
  wire [6:0]sig_strbgen_addr_ireg2;
  wire [8:0]sig_strbgen_bytes_im1;
  wire \sig_strbgen_bytes_ireg2[7]_i_1_n_0 ;
  wire [7:7]sig_strbgen_bytes_ireg2__0;
  wire sig_strbgen_bytes_ireg2_n_0;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[0] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[1] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[2] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[3] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[4] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[5] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[6] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[7] ;
  wire sig_wr_fifo;
  wire [127:0]sig_xfer_end_strb_ireg3;
  wire \sig_xfer_end_strb_ireg3[100]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[101]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[102]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[103]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[104]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[105]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[106]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[107]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[108]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[109]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[10]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[110]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[111]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[112]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[113]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[114]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[115]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[116]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[117]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[118]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[119]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[11]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[120]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[121]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[122]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[123]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[124]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[125]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[126]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[127]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[127]_i_2_n_0 ;
  wire \sig_xfer_end_strb_ireg3[127]_i_3_n_0 ;
  wire \sig_xfer_end_strb_ireg3[127]_i_4_n_0 ;
  wire \sig_xfer_end_strb_ireg3[12]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[13]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[14]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[15]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[16]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[17]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[18]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[19]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[1]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[20]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[21]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[22]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[23]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[24]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[25]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[26]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[27]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[28]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[29]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[2]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[30]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[31]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[32]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[33]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[34]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[35]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[36]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[37]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[38]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[39]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[3]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[40]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[41]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[42]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[43]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[44]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[45]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[46]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[47]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[48]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[49]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[4]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[50]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[51]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[52]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[53]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[54]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[55]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[56]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[57]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[58]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[59]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[5]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[60]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[61]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[62]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[63]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[65]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[66]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[67]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[68]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[69]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[6]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[70]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[71]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[72]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[73]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[74]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[75]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[76]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[77]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[78]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[79]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[7]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[80]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[81]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[82]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[83]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[84]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[85]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[86]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[87]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[87]_i_2_n_0 ;
  wire \sig_xfer_end_strb_ireg3[88]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[89]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[8]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[90]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[91]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[92]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[93]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[94]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[95]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[96]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[96]_i_2_n_0 ;
  wire \sig_xfer_end_strb_ireg3[97]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[98]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[99]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[9]_i_1_n_0 ;
  wire sig_xfer_len_eq_0_im2;
  wire sig_xfer_len_eq_0_ireg3;
  wire sig_xfer_reg_empty;
  wire sig_xfer_reg_empty_i_1_n_0;
  wire [127:0]sig_xfer_strt_strb_im2;
  wire [127:0]sig_xfer_strt_strb_ireg3;
  wire \sig_xfer_strt_strb_ireg3[112]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[113]_i_3_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[113]_i_4_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[113]_i_5_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[113]_i_6_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[113]_i_7_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[127]_i_10_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[127]_i_11_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[127]_i_12_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[127]_i_13_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[127]_i_14_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[127]_i_15_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[127]_i_16_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[127]_i_17_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[127]_i_18_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[127]_i_19_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[127]_i_20_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[127]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[127]_i_4_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[127]_i_5_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[127]_i_6_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[127]_i_7_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[127]_i_8_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[127]_i_9_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[63]_i_1_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[80]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[97]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[97]_i_3_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[97]_i_4_n_0 ;
  wire [7:7]\NLW_sig_adjusted_addr_incr_ireg2_reg[7]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_sig_btt_cntr_im0_reg[25]_i_2_CO_UNCONNECTED ;
  wire [7:2]\NLW_sig_btt_cntr_im0_reg[25]_i_2_O_UNCONNECTED ;
  wire [7:5]NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_2_CO_UNCONNECTED;
  wire [7:0]NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_2_O_UNCONNECTED;
  wire [7:6]\NLW_sig_finish_addr_offset_ireg2_reg[6]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_sig_finish_addr_offset_ireg2_reg[6]_i_1_O_UNCONNECTED ;
  wire [7:7]\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \FSM_onehot_sig_pcc_sm_state[1]_i_1 
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ),
        .I1(sig_calc_error_pushed),
        .I2(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I3(sig_parent_done),
        .I4(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ),
        .I5(\FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0 ),
        .O(\FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \FSM_onehot_sig_pcc_sm_state[1]_i_2 
       (.I0(sig_cmd2mstr_cmd_valid),
        .I1(in[34]),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .O(\FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'h44444F44)) 
    \FSM_onehot_sig_pcc_sm_state[2]_i_1 
       (.I0(\FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0 ),
        .I1(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ),
        .I2(sig_parent_done),
        .I3(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I4(sig_calc_error_pushed),
        .O(\FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \FSM_onehot_sig_pcc_sm_state[5]_i_1 
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .I1(\FSM_onehot_sig_pcc_sm_state[5]_i_2_n_0 ),
        .I2(sig_sm_ld_calc3_reg),
        .O(\FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFDFDFDFDF0F0F0FF)) 
    \FSM_onehot_sig_pcc_sm_state[5]_i_2 
       (.I0(sig_inhibit_rdy_n),
        .I1(sig_cmd2addr_valid_reg_0),
        .I2(\FSM_onehot_sig_pcc_sm_state[5]_i_3_n_0 ),
        .I3(sig_mstr2sf_cmd_valid),
        .I4(sig_mstr2data_cmd_valid),
        .I5(sig_mstr2addr_cmd_valid),
        .O(\FSM_onehot_sig_pcc_sm_state[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFA2FFA2A2A2FFA2)) 
    \FSM_onehot_sig_pcc_sm_state[5]_i_3 
       (.I0(sig_mstr2data_cmd_valid),
        .I1(sig_inhibit_rdy_n_0),
        .I2(sig_cmd2data_valid_reg_0),
        .I3(sig_mstr2sf_cmd_valid),
        .I4(sig_inhibit_rdy_n_1),
        .I5(sig_cmd2dre_valid_reg_0),
        .O(\FSM_onehot_sig_pcc_sm_state[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_sig_pcc_sm_state[6]_i_1 
       (.I0(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .I1(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .O(\FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB0BBB0AA0000B0AA)) 
    \FSM_onehot_sig_pcc_sm_state[6]_i_2 
       (.I0(sig_wr_fifo),
        .I1(sig_mstr2addr_cmd_valid),
        .I2(sig_data2mstr_cmd_ready),
        .I3(sig_mstr2data_cmd_valid),
        .I4(sig_mstr2sf_cmd_valid),
        .I5(sig_sf2mstr_cmd_ready),
        .O(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \FSM_onehot_sig_pcc_sm_state[7]_i_1 
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I1(sig_calc_error_pushed),
        .I2(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ),
        .O(\FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_sig_pcc_sm_state_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ),
        .S(sig_mmap_reset_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ),
        .R(sig_mmap_reset_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0 ),
        .Q(sig_sm_ld_calc2_reg_ns),
        .R(sig_mmap_reset_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .R(sig_mmap_reset_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .R(sig_mmap_reset_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ),
        .R(sig_mmap_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][100]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[34]),
        .I3(sig_xfer_end_strb_ireg3[34]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[162]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][101]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[33]),
        .I3(sig_xfer_end_strb_ireg3[33]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[161]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][102]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[32]),
        .I3(sig_xfer_end_strb_ireg3[32]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[160]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][103]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[31]),
        .I3(sig_xfer_end_strb_ireg3[31]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[159]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][104]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[30]),
        .I3(sig_xfer_end_strb_ireg3[30]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[158]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][105]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[29]),
        .I3(sig_xfer_end_strb_ireg3[29]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[157]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][106]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[28]),
        .I3(sig_xfer_end_strb_ireg3[28]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[156]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][107]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[27]),
        .I3(sig_xfer_end_strb_ireg3[27]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[155]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][108]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[26]),
        .I3(sig_xfer_end_strb_ireg3[26]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[154]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][109]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[25]),
        .I3(sig_xfer_end_strb_ireg3[25]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[153]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][10]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[124]),
        .I3(sig_xfer_end_strb_ireg3[124]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[252]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][110]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[24]),
        .I3(sig_xfer_end_strb_ireg3[24]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[152]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][111]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[23]),
        .I3(sig_xfer_end_strb_ireg3[23]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[151]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][112]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[22]),
        .I3(sig_xfer_end_strb_ireg3[22]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[150]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][113]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[21]),
        .I3(sig_xfer_end_strb_ireg3[21]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[149]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][114]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[20]),
        .I3(sig_xfer_end_strb_ireg3[20]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[148]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][115]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[19]),
        .I3(sig_xfer_end_strb_ireg3[19]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[147]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][116]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[18]),
        .I3(sig_xfer_end_strb_ireg3[18]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[146]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][117]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[17]),
        .I3(sig_xfer_end_strb_ireg3[17]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[145]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][118]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[16]),
        .I3(sig_xfer_end_strb_ireg3[16]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[144]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][119]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[15]),
        .I3(sig_xfer_end_strb_ireg3[15]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[143]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][11]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[123]),
        .I3(sig_xfer_end_strb_ireg3[123]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[251]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][120]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[14]),
        .I3(sig_xfer_end_strb_ireg3[14]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[142]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][121]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[13]),
        .I3(sig_xfer_end_strb_ireg3[13]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[141]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][122]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[12]),
        .I3(sig_xfer_end_strb_ireg3[12]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[140]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][123]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[11]),
        .I3(sig_xfer_end_strb_ireg3[11]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[139]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][124]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[10]),
        .I3(sig_xfer_end_strb_ireg3[10]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[138]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][125]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[9]),
        .I3(sig_xfer_end_strb_ireg3[9]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[137]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][126]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[8]),
        .I3(sig_xfer_end_strb_ireg3[8]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[136]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][127]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[7]),
        .I3(sig_xfer_end_strb_ireg3[7]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[135]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][128]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[6]),
        .I3(sig_xfer_end_strb_ireg3[6]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[134]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][129]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[5]),
        .I3(sig_xfer_end_strb_ireg3[5]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[133]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][12]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[122]),
        .I3(sig_xfer_end_strb_ireg3[122]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[250]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][130]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[4]),
        .I3(sig_xfer_end_strb_ireg3[4]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[132]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][131]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[3]),
        .I3(sig_xfer_end_strb_ireg3[3]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[131]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][132]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[2]),
        .I3(sig_xfer_end_strb_ireg3[2]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[130]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][133]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[1]),
        .I3(sig_xfer_end_strb_ireg3[1]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[129]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][134]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[0]),
        .I3(sig_xfer_end_strb_ireg3[0]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[128]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][135]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[127]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[127]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][136]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[126]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[126]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][137]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[125]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[125]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][138]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[124]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[124]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][139]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[123]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[123]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][13]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[121]),
        .I3(sig_xfer_end_strb_ireg3[121]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[249]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][140]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[122]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[122]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][141]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[121]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[121]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][142]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[120]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[120]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][143]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[119]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[119]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][144]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[118]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[118]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][145]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[117]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[117]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][146]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[116]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[116]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][147]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[115]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[115]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][148]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[114]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[114]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][149]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[113]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[113]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][14]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[120]),
        .I3(sig_xfer_end_strb_ireg3[120]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[248]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][150]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[112]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[112]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][151]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[111]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[111]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][152]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[110]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[110]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][153]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[109]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[109]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][154]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[108]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[108]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][155]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[107]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[107]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][156]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[106]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[106]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][157]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[105]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[105]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][158]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[104]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[104]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][159]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[103]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[103]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][15]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[119]),
        .I3(sig_xfer_end_strb_ireg3[119]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[247]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][160]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[102]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[102]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][161]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[101]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[101]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][162]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[100]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[100]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][163]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[99]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[99]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][164]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[98]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[98]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][165]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[97]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[97]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][166]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[96]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[96]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][167]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[95]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[95]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][168]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[94]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[94]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][169]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[93]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[93]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][16]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[118]),
        .I3(sig_xfer_end_strb_ireg3[118]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[246]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][170]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[92]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[92]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][171]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[91]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[91]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][172]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[90]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[90]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][173]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[89]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[89]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][174]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[88]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[88]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][175]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[87]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[87]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][176]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[86]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[86]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][177]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[85]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[85]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][178]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[84]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[84]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][179]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[83]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[83]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][17]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[117]),
        .I3(sig_xfer_end_strb_ireg3[117]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[245]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][180]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[82]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[82]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][181]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[81]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[81]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][182]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[80]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[80]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][183]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[79]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[79]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][184]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[78]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[78]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][185]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[77]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[77]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][186]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[76]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[76]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][187]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[75]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[75]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][188]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[74]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[74]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][189]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[73]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[73]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][18]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[116]),
        .I3(sig_xfer_end_strb_ireg3[116]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[244]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][190]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[72]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[72]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][191]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[71]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[71]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][192]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[70]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[70]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][193]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[69]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[69]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][194]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[68]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[68]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][195]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[67]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[67]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][196]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[66]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[66]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][197]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[65]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[65]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][198]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[64]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[64]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][199]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[63]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[63]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][19]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[115]),
        .I3(sig_xfer_end_strb_ireg3[115]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[243]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][200]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[62]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[62]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][201]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[61]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[61]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][202]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[60]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[60]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][203]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[59]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[59]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][204]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[58]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[58]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][205]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[57]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[57]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][206]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[56]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[56]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][207]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[55]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[55]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][208]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[54]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[54]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][209]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[53]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[53]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][20]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[114]),
        .I3(sig_xfer_end_strb_ireg3[114]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[242]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][210]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[52]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[52]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][211]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[51]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[51]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][212]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[50]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[50]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][213]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[49]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[49]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][214]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[48]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[48]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][215]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[47]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[47]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][216]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[46]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[46]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][217]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[45]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[45]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][218]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[44]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[44]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][219]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[43]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[43]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][21]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[113]),
        .I3(sig_xfer_end_strb_ireg3[113]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[241]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][220]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[42]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[42]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][221]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[41]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[41]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][222]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[40]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[40]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][223]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[39]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[39]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][224]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[38]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[38]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][225]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[37]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[37]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][226]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[36]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[36]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][227]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[35]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[35]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][228]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[34]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[34]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][229]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[33]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[33]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \INFERRED_GEN.data_reg[3][22]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[7] ),
        .I1(\INFERRED_GEN.data_reg[3][22]_srl4_i_2_n_0 ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .O(in[32]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][22]_srl4_i_1__1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[112]),
        .I3(sig_xfer_end_strb_ireg3[112]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[240]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \INFERRED_GEN.data_reg[3][22]_srl4_i_2 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .O(\INFERRED_GEN.data_reg[3][22]_srl4_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][230]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[32]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[32]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][231]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[31]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[31]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][232]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[30]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[30]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][233]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[29]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[29]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][234]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[28]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[28]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][235]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[27]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[27]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][236]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[26]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[26]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][237]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[25]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[25]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][238]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[24]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[24]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][239]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[23]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[23]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][23]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[15]),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[31]),
        .O(in[31]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][23]_srl4_i_1__0 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[111]),
        .I3(sig_xfer_end_strb_ireg3[111]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[239]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][240]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[22]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[22]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][241]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[21]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[21]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][242]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[20]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[20]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][243]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[19]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[19]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][244]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[18]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[18]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][245]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[17]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[17]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][246]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[16]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[16]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][247]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[15]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[15]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][248]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[14]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[14]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][249]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[13]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[13]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][24]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[14]),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[30]),
        .O(in[30]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][24]_srl4_i_1__0 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[110]),
        .I3(sig_xfer_end_strb_ireg3[110]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[238]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][250]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[12]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][251]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[11]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][252]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[10]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][253]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[9]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[9]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][254]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[8]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][255]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[7]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][256]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[6]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][257]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[5]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][258]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[4]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][259]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][25]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[13]),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[29]),
        .O(in[29]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][25]_srl4_i_1__0 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[109]),
        .I3(sig_xfer_end_strb_ireg3[109]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[237]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][260]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][261]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][262]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][26]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[12]),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[28]),
        .O(in[28]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][26]_srl4_i_1__0 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[108]),
        .I3(sig_xfer_end_strb_ireg3[108]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[236]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][27]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[11]),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[27]),
        .O(in[27]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][27]_srl4_i_1__0 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[107]),
        .I3(sig_xfer_end_strb_ireg3[107]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[235]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][28]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[10]),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[26]),
        .O(in[26]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][28]_srl4_i_1__0 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[106]),
        .I3(sig_xfer_end_strb_ireg3[106]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[234]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][29]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[9]),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[25]),
        .O(in[25]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][29]_srl4_i_1__0 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[105]),
        .I3(sig_xfer_end_strb_ireg3[105]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[233]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][30]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[8]),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[24]),
        .O(in[24]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][30]_srl4_i_1__0 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[104]),
        .I3(sig_xfer_end_strb_ireg3[104]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[232]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][31]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[7]),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[23]),
        .O(in[23]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][31]_srl4_i_1__1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[103]),
        .I3(sig_xfer_end_strb_ireg3[103]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[231]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][32]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[6]),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[22]),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][32]_srl4_i_1__0 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[102]),
        .I3(sig_xfer_end_strb_ireg3[102]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[230]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][33]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[5]),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[21]),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][33]_srl4_i_1__0 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[101]),
        .I3(sig_xfer_end_strb_ireg3[101]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[229]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][34]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[4]),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[20]),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][34]_srl4_i_1__0 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[100]),
        .I3(sig_xfer_end_strb_ireg3[100]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[228]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][35]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[3]),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[19]),
        .O(in[19]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][35]_srl4_i_1__0 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[99]),
        .I3(sig_xfer_end_strb_ireg3[99]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[227]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][36]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[2]),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[18]),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][36]_srl4_i_1__0 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[98]),
        .I3(sig_xfer_end_strb_ireg3[98]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[226]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][37]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[1]),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[17]),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][37]_srl4_i_1__0 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[97]),
        .I3(sig_xfer_end_strb_ireg3[97]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[225]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][38]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[16]),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][38]_srl4_i_1__0 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[96]),
        .I3(sig_xfer_end_strb_ireg3[96]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[224]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][39]_srl4_i_1 
       (.I0(p_1_in),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[15]),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][39]_srl4_i_1__0 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[95]),
        .I3(sig_xfer_end_strb_ireg3[95]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[223]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][3]_srl4_i_1 
       (.I0(in[34]),
        .I1(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[258]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][40]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[14]),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][40]_srl4_i_1__0 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[94]),
        .I3(sig_xfer_end_strb_ireg3[94]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[222]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][41]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[13]),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][41]_srl4_i_1__0 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[93]),
        .I3(sig_xfer_end_strb_ireg3[93]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[221]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][42]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[12]),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][42]_srl4_i_1__0 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[92]),
        .I3(sig_xfer_end_strb_ireg3[92]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[220]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][43]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[11]),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][43]_srl4_i_1__0 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[91]),
        .I3(sig_xfer_end_strb_ireg3[91]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[219]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][44]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[10]),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][44]_srl4_i_1__0 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[90]),
        .I3(sig_xfer_end_strb_ireg3[90]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[218]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][45]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[9]),
        .O(in[9]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][45]_srl4_i_1__0 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[89]),
        .I3(sig_xfer_end_strb_ireg3[89]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[217]));
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][46]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[8]),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][46]_srl4_i_1__0 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[88]),
        .I3(sig_xfer_end_strb_ireg3[88]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[216]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][47]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[7]),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[7]),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][47]_srl4_i_1__0 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[87]),
        .I3(sig_xfer_end_strb_ireg3[87]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[215]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][48]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[6]),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[6]),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][48]_srl4_i_1__0 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[86]),
        .I3(sig_xfer_end_strb_ireg3[86]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[214]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][49]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[5]),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][49]_srl4_i_1__0 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[85]),
        .I3(sig_xfer_end_strb_ireg3[85]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[213]));
  LUT6 #(
    .INIT(64'h7070707F7F7F7F7F)) 
    \INFERRED_GEN.data_reg[3][4]_srl4_i_1 
       (.I0(sig_addr_aligned_ireg1),
        .I1(sig_brst_cnt_eq_one_ireg1),
        .I2(sig_no_btt_residue_ireg1),
        .I3(sig_btt_eq_b2mbaa_ireg1),
        .I4(sig_btt_lt_b2mbaa_ireg1),
        .I5(sig_brst_cnt_eq_zero_ireg1),
        .O(sig_calc_error_reg_reg_0[257]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][50]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[4]),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][50]_srl4_i_1__0 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[84]),
        .I3(sig_xfer_end_strb_ireg3[84]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[212]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][51]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[3]),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][51]_srl4_i_1__0 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[83]),
        .I3(sig_xfer_end_strb_ireg3[83]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[211]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][52]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][52]_srl4_i_1__0 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[82]),
        .I3(sig_xfer_end_strb_ireg3[82]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[210]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][53]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][53]_srl4_i_1__0 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[81]),
        .I3(sig_xfer_end_strb_ireg3[81]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[209]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][54]_srl4_i_1__1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[80]),
        .I3(sig_xfer_end_strb_ireg3[80]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[208]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][54]_srl4_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][55]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[79]),
        .I3(sig_xfer_end_strb_ireg3[79]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[207]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][56]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[78]),
        .I3(sig_xfer_end_strb_ireg3[78]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[206]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][57]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[77]),
        .I3(sig_xfer_end_strb_ireg3[77]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[205]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][58]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[76]),
        .I3(sig_xfer_end_strb_ireg3[76]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[204]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][59]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[75]),
        .I3(sig_xfer_end_strb_ireg3[75]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[203]));
  LUT2 #(
    .INIT(4'h2)) 
    \INFERRED_GEN.data_reg[3][5]_srl4_i_1 
       (.I0(sig_input_eof_reg_reg_n_0),
        .I1(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[256]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][60]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[74]),
        .I3(sig_xfer_end_strb_ireg3[74]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[202]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][61]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[73]),
        .I3(sig_xfer_end_strb_ireg3[73]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[201]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][62]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[72]),
        .I3(sig_xfer_end_strb_ireg3[72]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[200]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][63]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[71]),
        .I3(sig_xfer_end_strb_ireg3[71]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[199]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][64]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[70]),
        .I3(sig_xfer_end_strb_ireg3[70]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[198]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][65]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[69]),
        .I3(sig_xfer_end_strb_ireg3[69]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[197]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][66]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[68]),
        .I3(sig_xfer_end_strb_ireg3[68]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[196]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][67]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[67]),
        .I3(sig_xfer_end_strb_ireg3[67]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[195]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][68]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[66]),
        .I3(sig_xfer_end_strb_ireg3[66]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[194]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][69]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[65]),
        .I3(sig_xfer_end_strb_ireg3[65]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[193]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][70]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[64]),
        .I3(sig_xfer_end_strb_ireg3[64]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[192]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][71]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[63]),
        .I3(sig_xfer_end_strb_ireg3[63]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[191]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][72]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[62]),
        .I3(sig_xfer_end_strb_ireg3[62]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[190]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][73]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[61]),
        .I3(sig_xfer_end_strb_ireg3[61]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[189]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][74]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[60]),
        .I3(sig_xfer_end_strb_ireg3[60]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[188]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][75]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[59]),
        .I3(sig_xfer_end_strb_ireg3[59]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[187]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][76]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[58]),
        .I3(sig_xfer_end_strb_ireg3[58]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[186]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][77]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[57]),
        .I3(sig_xfer_end_strb_ireg3[57]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[185]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][78]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[56]),
        .I3(sig_xfer_end_strb_ireg3[56]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[184]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][79]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[55]),
        .I3(sig_xfer_end_strb_ireg3[55]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[183]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][7]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[127]),
        .I3(sig_xfer_end_strb_ireg3[127]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[255]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][80]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[54]),
        .I3(sig_xfer_end_strb_ireg3[54]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[182]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][81]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[53]),
        .I3(sig_xfer_end_strb_ireg3[53]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[181]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][82]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[52]),
        .I3(sig_xfer_end_strb_ireg3[52]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[180]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][83]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[51]),
        .I3(sig_xfer_end_strb_ireg3[51]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[179]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][84]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[50]),
        .I3(sig_xfer_end_strb_ireg3[50]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[178]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][85]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[49]),
        .I3(sig_xfer_end_strb_ireg3[49]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[177]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][86]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[48]),
        .I3(sig_xfer_end_strb_ireg3[48]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[176]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][87]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[47]),
        .I3(sig_xfer_end_strb_ireg3[47]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[175]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][88]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[46]),
        .I3(sig_xfer_end_strb_ireg3[46]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[174]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][89]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[45]),
        .I3(sig_xfer_end_strb_ireg3[45]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[173]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][8]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[126]),
        .I3(sig_xfer_end_strb_ireg3[126]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[254]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][90]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[44]),
        .I3(sig_xfer_end_strb_ireg3[44]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[172]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][91]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[43]),
        .I3(sig_xfer_end_strb_ireg3[43]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[171]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][92]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[42]),
        .I3(sig_xfer_end_strb_ireg3[42]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[170]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][93]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[41]),
        .I3(sig_xfer_end_strb_ireg3[41]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[169]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][94]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[40]),
        .I3(sig_xfer_end_strb_ireg3[40]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[168]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][95]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[39]),
        .I3(sig_xfer_end_strb_ireg3[39]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[167]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][96]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[38]),
        .I3(sig_xfer_end_strb_ireg3[38]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[166]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][97]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[37]),
        .I3(sig_xfer_end_strb_ireg3[37]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[165]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][98]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[36]),
        .I3(sig_xfer_end_strb_ireg3[36]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[164]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][99]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[35]),
        .I3(sig_xfer_end_strb_ireg3[35]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[163]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'hF7F7F780)) 
    \INFERRED_GEN.data_reg[3][9]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_strt_strb_ireg3[125]),
        .I3(sig_xfer_end_strb_ireg3[125]),
        .I4(sig_calc_error_reg_reg_0[257]),
        .O(sig_calc_error_reg_reg_0[253]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_strb_gen2__parameterized0 I_END_STRB_GEN
       (.Q(sig_finish_addr_offset_ireg2[5:0]),
        .\sig_finish_addr_offset_ireg2_reg[0] (I_END_STRB_GEN_n_0),
        .\sig_finish_addr_offset_ireg2_reg[0]_0 (I_END_STRB_GEN_n_1),
        .\sig_finish_addr_offset_ireg2_reg[0]_1 (I_END_STRB_GEN_n_2),
        .\sig_finish_addr_offset_ireg2_reg[0]_2 (I_END_STRB_GEN_n_3),
        .\sig_finish_addr_offset_ireg2_reg[1] (I_END_STRB_GEN_n_4),
        .\sig_finish_addr_offset_ireg2_reg[1]_0 (I_END_STRB_GEN_n_5),
        .\sig_finish_addr_offset_ireg2_reg[1]_1 (I_END_STRB_GEN_n_7),
        .\sig_finish_addr_offset_ireg2_reg[1]_2 (I_END_STRB_GEN_n_8),
        .\sig_finish_addr_offset_ireg2_reg[2] (I_END_STRB_GEN_n_6),
        .\sig_finish_addr_offset_ireg2_reg[2]_0 (I_END_STRB_GEN_n_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_strb_gen2 I_STRT_STRB_GEN
       (.D({sig_xfer_strt_strb_im2[127:64],sig_xfer_strt_strb_im2[62:0]}),
        .Q(sig_strbgen_addr_ireg2),
        .\sig_strbgen_bytes_ireg2_reg[7] (I_STRT_STRB_GEN_n_127),
        .\sig_xfer_strt_strb_ireg3_reg[111] (\sig_xfer_strt_strb_ireg3[127]_i_9_n_0 ),
        .\sig_xfer_strt_strb_ireg3_reg[111]_0 (\sig_xfer_strt_strb_ireg3[127]_i_10_n_0 ),
        .\sig_xfer_strt_strb_ireg3_reg[113] (\sig_xfer_strt_strb_ireg3[113]_i_3_n_0 ),
        .\sig_xfer_strt_strb_ireg3_reg[113]_0 (\sig_xfer_strt_strb_ireg3[113]_i_4_n_0 ),
        .\sig_xfer_strt_strb_ireg3_reg[113]_1 (\sig_xfer_strt_strb_ireg3[127]_i_7_n_0 ),
        .\sig_xfer_strt_strb_ireg3_reg[113]_2 (\sig_xfer_strt_strb_ireg3[113]_i_5_n_0 ),
        .\sig_xfer_strt_strb_ireg3_reg[113]_3 (\sig_xfer_strt_strb_ireg3[113]_i_6_n_0 ),
        .\sig_xfer_strt_strb_ireg3_reg[14] (\sig_xfer_strt_strb_ireg3[80]_i_2_n_0 ),
        .\sig_xfer_strt_strb_ireg3_reg[1] (\sig_xfer_strt_strb_ireg3[127]_i_5_n_0 ),
        .\sig_xfer_strt_strb_ireg3_reg[1]_0 (\sig_xfer_strt_strb_ireg3[127]_i_4_n_0 ),
        .\sig_xfer_strt_strb_ireg3_reg[1]_1 (\sig_xfer_strt_strb_ireg3[127]_i_2_n_0 ),
        .\sig_xfer_strt_strb_ireg3_reg[31] (\sig_xfer_strt_strb_ireg3[97]_i_2_n_0 ),
        .\sig_xfer_strt_strb_ireg3_reg[46] (\sig_xfer_strt_strb_ireg3[112]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAEA)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_2 
       (.I0(sig_init_done),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(sig_calc_error_pushed),
        .O(sig_regfifo_empty_reg0));
  LUT6 #(
    .INIT(64'hC8C8C8C8C8C808C8)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1 
       (.I0(E),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_calc_error_pushed),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h01)) 
    sig_addr_aligned_ireg1_i_1
       (.I0(sig_mbaa_addr_cntr_slice_im0[6]),
        .I1(\sig_bytes_to_mbaa_ireg1[7]_i_2_n_0 ),
        .I2(sig_mbaa_addr_cntr_slice_im0[7]),
        .O(sig_addr_aligned_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_aligned_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_addr_aligned_im0),
        .Q(sig_addr_aligned_ireg1),
        .R(sig_mmap_reset_reg));
  LUT6 #(
    .INIT(64'h55555D5555555155)) 
    \sig_addr_cntr_im0_msh[0]_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(in[34]),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(Q[44]),
        .O(p_0_in[0]));
  LUT4 #(
    .INIT(16'h6F60)) 
    \sig_addr_cntr_im0_msh[10]_i_1 
       (.I0(\sig_addr_cntr_im0_msh[10]_i_2_n_0 ),
        .I1(sig_addr_cntr_im0_msh_reg[10]),
        .I2(\FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0 ),
        .I3(Q[54]),
        .O(p_0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \sig_addr_cntr_im0_msh[10]_i_2 
       (.I0(sig_addr_cntr_im0_msh_reg[8]),
        .I1(sig_addr_cntr_im0_msh_reg[6]),
        .I2(\sig_addr_cntr_im0_msh[8]_i_2_n_0 ),
        .I3(sig_addr_cntr_im0_msh_reg[7]),
        .I4(sig_addr_cntr_im0_msh_reg[9]),
        .O(\sig_addr_cntr_im0_msh[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \sig_addr_cntr_im0_msh[11]_i_1 
       (.I0(\sig_addr_cntr_im0_msh[11]_i_2_n_0 ),
        .I1(sig_addr_cntr_im0_msh_reg[11]),
        .I2(\FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0 ),
        .I3(Q[55]),
        .O(p_0_in[11]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sig_addr_cntr_im0_msh[11]_i_2 
       (.I0(sig_addr_cntr_im0_msh_reg[9]),
        .I1(sig_addr_cntr_im0_msh_reg[7]),
        .I2(\sig_addr_cntr_im0_msh[8]_i_2_n_0 ),
        .I3(sig_addr_cntr_im0_msh_reg[6]),
        .I4(sig_addr_cntr_im0_msh_reg[8]),
        .I5(sig_addr_cntr_im0_msh_reg[10]),
        .O(\sig_addr_cntr_im0_msh[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \sig_addr_cntr_im0_msh[12]_i_1 
       (.I0(\sig_addr_cntr_im0_msh[14]_i_2_n_0 ),
        .I1(sig_addr_cntr_im0_msh_reg[12]),
        .I2(\FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0 ),
        .I3(Q[56]),
        .O(p_0_in[12]));
  LUT5 #(
    .INIT(32'h78FF7800)) 
    \sig_addr_cntr_im0_msh[13]_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[12]),
        .I1(\sig_addr_cntr_im0_msh[14]_i_2_n_0 ),
        .I2(sig_addr_cntr_im0_msh_reg[13]),
        .I3(\FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0 ),
        .I4(Q[57]),
        .O(p_0_in[13]));
  LUT6 #(
    .INIT(64'h7F80FFFF7F800000)) 
    \sig_addr_cntr_im0_msh[14]_i_1 
       (.I0(\sig_addr_cntr_im0_msh[14]_i_2_n_0 ),
        .I1(sig_addr_cntr_im0_msh_reg[12]),
        .I2(sig_addr_cntr_im0_msh_reg[13]),
        .I3(sig_addr_cntr_im0_msh_reg[14]),
        .I4(\FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0 ),
        .I5(Q[58]),
        .O(p_0_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sig_addr_cntr_im0_msh[14]_i_2 
       (.I0(\sig_addr_cntr_im0_msh[11]_i_2_n_0 ),
        .I1(sig_addr_cntr_im0_msh_reg[11]),
        .O(\sig_addr_cntr_im0_msh[14]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h08FF)) 
    \sig_addr_cntr_im0_msh[15]_i_1 
       (.I0(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .I1(p_1_in),
        .I2(sig_predict_addr_lsh_ireg3),
        .I3(\FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0 ),
        .O(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAA2AA)) 
    \sig_addr_cntr_im0_msh[15]_i_2 
       (.I0(sig_addr_cntr_im0_msh0__0),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(in[34]),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(Q[59]),
        .O(p_0_in[15]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sig_addr_cntr_im0_msh[15]_i_3 
       (.I0(\sig_addr_cntr_im0_msh[14]_i_2_n_0 ),
        .I1(sig_addr_cntr_im0_msh_reg[14]),
        .I2(sig_addr_cntr_im0_msh_reg[13]),
        .I3(sig_addr_cntr_im0_msh_reg[12]),
        .I4(sig_addr_cntr_im0_msh_reg[15]),
        .O(sig_addr_cntr_im0_msh0__0));
  LUT4 #(
    .INIT(16'h6F60)) 
    \sig_addr_cntr_im0_msh[1]_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(sig_addr_cntr_im0_msh_reg[1]),
        .I2(\FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0 ),
        .I3(Q[45]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'h78FF7800)) 
    \sig_addr_cntr_im0_msh[2]_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[1]),
        .I1(sig_addr_cntr_im0_msh_reg[0]),
        .I2(sig_addr_cntr_im0_msh_reg[2]),
        .I3(\FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0 ),
        .I4(Q[46]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h7F80FFFF7F800000)) 
    \sig_addr_cntr_im0_msh[3]_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[2]),
        .I1(sig_addr_cntr_im0_msh_reg[0]),
        .I2(sig_addr_cntr_im0_msh_reg[1]),
        .I3(sig_addr_cntr_im0_msh_reg[3]),
        .I4(\FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0 ),
        .I5(Q[47]),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'h6F60)) 
    \sig_addr_cntr_im0_msh[4]_i_1 
       (.I0(\sig_addr_cntr_im0_msh[4]_i_2_n_0 ),
        .I1(sig_addr_cntr_im0_msh_reg[4]),
        .I2(\FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0 ),
        .I3(Q[48]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \sig_addr_cntr_im0_msh[4]_i_2 
       (.I0(sig_addr_cntr_im0_msh_reg[2]),
        .I1(sig_addr_cntr_im0_msh_reg[0]),
        .I2(sig_addr_cntr_im0_msh_reg[1]),
        .I3(sig_addr_cntr_im0_msh_reg[3]),
        .O(\sig_addr_cntr_im0_msh[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \sig_addr_cntr_im0_msh[5]_i_1 
       (.I0(\sig_addr_cntr_im0_msh[5]_i_2_n_0 ),
        .I1(sig_addr_cntr_im0_msh_reg[5]),
        .I2(\FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0 ),
        .I3(Q[49]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \sig_addr_cntr_im0_msh[5]_i_2 
       (.I0(sig_addr_cntr_im0_msh_reg[3]),
        .I1(sig_addr_cntr_im0_msh_reg[1]),
        .I2(sig_addr_cntr_im0_msh_reg[0]),
        .I3(sig_addr_cntr_im0_msh_reg[2]),
        .I4(sig_addr_cntr_im0_msh_reg[4]),
        .O(\sig_addr_cntr_im0_msh[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \sig_addr_cntr_im0_msh[6]_i_1 
       (.I0(\sig_addr_cntr_im0_msh[8]_i_2_n_0 ),
        .I1(sig_addr_cntr_im0_msh_reg[6]),
        .I2(\FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0 ),
        .I3(Q[50]),
        .O(p_0_in[6]));
  LUT5 #(
    .INIT(32'h78FF7800)) 
    \sig_addr_cntr_im0_msh[7]_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[6]),
        .I1(\sig_addr_cntr_im0_msh[8]_i_2_n_0 ),
        .I2(sig_addr_cntr_im0_msh_reg[7]),
        .I3(\FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0 ),
        .I4(Q[51]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h7F80FFFF7F800000)) 
    \sig_addr_cntr_im0_msh[8]_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[7]),
        .I1(\sig_addr_cntr_im0_msh[8]_i_2_n_0 ),
        .I2(sig_addr_cntr_im0_msh_reg[6]),
        .I3(sig_addr_cntr_im0_msh_reg[8]),
        .I4(\FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0 ),
        .I5(Q[52]),
        .O(p_0_in[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sig_addr_cntr_im0_msh[8]_i_2 
       (.I0(sig_addr_cntr_im0_msh_reg[4]),
        .I1(sig_addr_cntr_im0_msh_reg[2]),
        .I2(sig_addr_cntr_im0_msh_reg[0]),
        .I3(sig_addr_cntr_im0_msh_reg[1]),
        .I4(sig_addr_cntr_im0_msh_reg[3]),
        .I5(sig_addr_cntr_im0_msh_reg[5]),
        .O(\sig_addr_cntr_im0_msh[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \sig_addr_cntr_im0_msh[9]_i_1 
       (.I0(\sig_addr_cntr_im0_msh[9]_i_2_n_0 ),
        .I1(sig_addr_cntr_im0_msh_reg[9]),
        .I2(\FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0 ),
        .I3(Q[53]),
        .O(p_0_in[9]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \sig_addr_cntr_im0_msh[9]_i_2 
       (.I0(sig_addr_cntr_im0_msh_reg[7]),
        .I1(\sig_addr_cntr_im0_msh[8]_i_2_n_0 ),
        .I2(sig_addr_cntr_im0_msh_reg[6]),
        .I3(sig_addr_cntr_im0_msh_reg[8]),
        .O(\sig_addr_cntr_im0_msh[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[0]),
        .Q(sig_addr_cntr_im0_msh_reg[0]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[10]),
        .Q(sig_addr_cntr_im0_msh_reg[10]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[11]),
        .Q(sig_addr_cntr_im0_msh_reg[11]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[12]),
        .Q(sig_addr_cntr_im0_msh_reg[12]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[13]),
        .Q(sig_addr_cntr_im0_msh_reg[13]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[14]),
        .Q(sig_addr_cntr_im0_msh_reg[14]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[15]),
        .Q(sig_addr_cntr_im0_msh_reg[15]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[1]),
        .Q(sig_addr_cntr_im0_msh_reg[1]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[2]),
        .Q(sig_addr_cntr_im0_msh_reg[2]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[3]),
        .Q(sig_addr_cntr_im0_msh_reg[3]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[4]),
        .Q(sig_addr_cntr_im0_msh_reg[4]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[5]),
        .Q(sig_addr_cntr_im0_msh_reg[5]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[6]),
        .Q(sig_addr_cntr_im0_msh_reg[6]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[7]),
        .Q(sig_addr_cntr_im0_msh_reg[7]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[8]),
        .Q(sig_addr_cntr_im0_msh_reg[8]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[9]),
        .Q(sig_addr_cntr_im0_msh_reg[9]),
        .R(sig_mmap_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sig_addr_cntr_incr_ireg2[0]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I1(sig_bytes_to_mbaa_ireg1[0]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(sig_strbgen_bytes_im1[0]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sig_addr_cntr_incr_ireg2[1]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(sig_bytes_to_mbaa_ireg1[1]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(sig_strbgen_bytes_im1[1]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sig_addr_cntr_incr_ireg2[2]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(sig_bytes_to_mbaa_ireg1[2]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(sig_strbgen_bytes_im1[2]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sig_addr_cntr_incr_ireg2[3]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_bytes_to_mbaa_ireg1[3]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(sig_strbgen_bytes_im1[3]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sig_addr_cntr_incr_ireg2[4]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(sig_bytes_to_mbaa_ireg1[4]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(sig_strbgen_bytes_im1[4]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sig_addr_cntr_incr_ireg2[5]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(sig_bytes_to_mbaa_ireg1[5]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(sig_strbgen_bytes_im1[5]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sig_addr_cntr_incr_ireg2[6]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I1(sig_bytes_to_mbaa_ireg1[6]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(sig_strbgen_bytes_im1[6]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sig_addr_cntr_incr_ireg2[7]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I1(sig_bytes_to_mbaa_ireg1[7]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(sig_strbgen_bytes_im1[7]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    \sig_addr_cntr_incr_ireg2[8]_i_1 
       (.I0(sig_first_xfer_im0),
        .I1(sig_addr_aligned_ireg1),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .O(sig_strbgen_bytes_im1[8]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_strbgen_bytes_im1[0]),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[0] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_strbgen_bytes_im1[1]),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[1] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_strbgen_bytes_im1[2]),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[2] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_strbgen_bytes_im1[3]),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[3] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_strbgen_bytes_im1[4]),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[4] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_strbgen_bytes_im1[5]),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[5] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_strbgen_bytes_im1[6]),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[6] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_strbgen_bytes_im1[7]),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[7] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_strbgen_bytes_im1[8]),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[8] ),
        .R(sig_mmap_reset_reg));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAA2AA)) 
    \sig_addr_cntr_lsh_im0[0]_i_1 
       (.I0(sig_predict_addr_lsh_ireg3__0[0]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(in[34]),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(Q[28]),
        .O(p_1_in__0[0]));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAA2AA)) 
    \sig_addr_cntr_lsh_im0[10]_i_1 
       (.I0(sig_predict_addr_lsh_ireg3__0[10]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(in[34]),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(Q[38]),
        .O(p_1_in__0[10]));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAA2AA)) 
    \sig_addr_cntr_lsh_im0[11]_i_1 
       (.I0(sig_predict_addr_lsh_ireg3__0[11]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(in[34]),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(Q[39]),
        .O(p_1_in__0[11]));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAA2AA)) 
    \sig_addr_cntr_lsh_im0[12]_i_1 
       (.I0(sig_predict_addr_lsh_ireg3__0[12]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(in[34]),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(Q[40]),
        .O(p_1_in__0[12]));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAA2AA)) 
    \sig_addr_cntr_lsh_im0[13]_i_1 
       (.I0(sig_predict_addr_lsh_ireg3__0[13]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(in[34]),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(Q[41]),
        .O(p_1_in__0[13]));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAA2AA)) 
    \sig_addr_cntr_lsh_im0[14]_i_1 
       (.I0(sig_predict_addr_lsh_ireg3__0[14]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(in[34]),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(Q[42]),
        .O(p_1_in__0[14]));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAA2AA)) 
    \sig_addr_cntr_lsh_im0[15]_i_1 
       (.I0(sig_predict_addr_lsh_ireg3),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(in[34]),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(Q[43]),
        .O(p_1_in__0[15]));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAA2AA)) 
    \sig_addr_cntr_lsh_im0[1]_i_1 
       (.I0(sig_predict_addr_lsh_ireg3__0[1]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(in[34]),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(Q[29]),
        .O(p_1_in__0[1]));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAA2AA)) 
    \sig_addr_cntr_lsh_im0[2]_i_1 
       (.I0(sig_predict_addr_lsh_ireg3__0[2]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(in[34]),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(Q[30]),
        .O(p_1_in__0[2]));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAA2AA)) 
    \sig_addr_cntr_lsh_im0[3]_i_1 
       (.I0(sig_predict_addr_lsh_ireg3__0[3]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(in[34]),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(Q[31]),
        .O(p_1_in__0[3]));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAA2AA)) 
    \sig_addr_cntr_lsh_im0[4]_i_1 
       (.I0(sig_predict_addr_lsh_ireg3__0[4]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(in[34]),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(Q[32]),
        .O(p_1_in__0[4]));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAA2AA)) 
    \sig_addr_cntr_lsh_im0[5]_i_1 
       (.I0(sig_predict_addr_lsh_ireg3__0[5]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(in[34]),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(Q[33]),
        .O(p_1_in__0[5]));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAA2AA)) 
    \sig_addr_cntr_lsh_im0[6]_i_1 
       (.I0(sig_predict_addr_lsh_ireg3__0[6]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(in[34]),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(Q[34]),
        .O(p_1_in__0[6]));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAA2AA)) 
    \sig_addr_cntr_lsh_im0[7]_i_1 
       (.I0(sig_predict_addr_lsh_ireg3__0[7]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(in[34]),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(Q[35]),
        .O(p_1_in__0[7]));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAA2AA)) 
    \sig_addr_cntr_lsh_im0[8]_i_1 
       (.I0(sig_predict_addr_lsh_ireg3__0[8]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(in[34]),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(Q[36]),
        .O(p_1_in__0[8]));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAA2AA)) 
    \sig_addr_cntr_lsh_im0[9]_i_1 
       (.I0(sig_predict_addr_lsh_ireg3__0[9]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(in[34]),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(Q[37]),
        .O(p_1_in__0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_btt_cntr_im0[25]_i_1_n_0 ),
        .D(p_1_in__0[0]),
        .Q(sig_mbaa_addr_cntr_slice_im0[0]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_btt_cntr_im0[25]_i_1_n_0 ),
        .D(p_1_in__0[10]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_btt_cntr_im0[25]_i_1_n_0 ),
        .D(p_1_in__0[11]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_btt_cntr_im0[25]_i_1_n_0 ),
        .D(p_1_in__0[12]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_btt_cntr_im0[25]_i_1_n_0 ),
        .D(p_1_in__0[13]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_btt_cntr_im0[25]_i_1_n_0 ),
        .D(p_1_in__0[14]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_btt_cntr_im0[25]_i_1_n_0 ),
        .D(p_1_in__0[15]),
        .Q(p_1_in),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_btt_cntr_im0[25]_i_1_n_0 ),
        .D(p_1_in__0[1]),
        .Q(sig_mbaa_addr_cntr_slice_im0[1]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_btt_cntr_im0[25]_i_1_n_0 ),
        .D(p_1_in__0[2]),
        .Q(sig_mbaa_addr_cntr_slice_im0[2]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_btt_cntr_im0[25]_i_1_n_0 ),
        .D(p_1_in__0[3]),
        .Q(sig_mbaa_addr_cntr_slice_im0[3]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_btt_cntr_im0[25]_i_1_n_0 ),
        .D(p_1_in__0[4]),
        .Q(sig_mbaa_addr_cntr_slice_im0[4]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_btt_cntr_im0[25]_i_1_n_0 ),
        .D(p_1_in__0[5]),
        .Q(sig_mbaa_addr_cntr_slice_im0[5]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_btt_cntr_im0[25]_i_1_n_0 ),
        .D(p_1_in__0[6]),
        .Q(sig_mbaa_addr_cntr_slice_im0[6]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_btt_cntr_im0[25]_i_1_n_0 ),
        .D(p_1_in__0[7]),
        .Q(sig_mbaa_addr_cntr_slice_im0[7]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_btt_cntr_im0[25]_i_1_n_0 ),
        .D(p_1_in__0[8]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_btt_cntr_im0[25]_i_1_n_0 ),
        .D(p_1_in__0[9]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[28]),
        .Q(sig_addr_cntr_lsh_kh[0]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[38]),
        .Q(sig_addr_cntr_lsh_kh[10]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[39]),
        .Q(sig_addr_cntr_lsh_kh[11]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[40]),
        .Q(sig_addr_cntr_lsh_kh[12]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[41]),
        .Q(sig_addr_cntr_lsh_kh[13]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[42]),
        .Q(sig_addr_cntr_lsh_kh[14]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[43]),
        .Q(sig_addr_cntr_lsh_kh[15]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[44]),
        .Q(sig_addr_cntr_lsh_kh[16]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[45]),
        .Q(sig_addr_cntr_lsh_kh[17]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[46]),
        .Q(sig_addr_cntr_lsh_kh[18]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[47]),
        .Q(sig_addr_cntr_lsh_kh[19]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[29]),
        .Q(sig_addr_cntr_lsh_kh[1]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[48]),
        .Q(sig_addr_cntr_lsh_kh[20]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[49]),
        .Q(sig_addr_cntr_lsh_kh[21]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[50]),
        .Q(sig_addr_cntr_lsh_kh[22]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[51]),
        .Q(sig_addr_cntr_lsh_kh[23]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[52]),
        .Q(sig_addr_cntr_lsh_kh[24]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[53]),
        .Q(sig_addr_cntr_lsh_kh[25]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[54]),
        .Q(sig_addr_cntr_lsh_kh[26]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[55]),
        .Q(sig_addr_cntr_lsh_kh[27]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[56]),
        .Q(sig_addr_cntr_lsh_kh[28]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[57]),
        .Q(sig_addr_cntr_lsh_kh[29]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[30]),
        .Q(sig_addr_cntr_lsh_kh[2]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[58]),
        .Q(sig_addr_cntr_lsh_kh[30]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[59]),
        .Q(sig_addr_cntr_lsh_kh[31]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[31]),
        .Q(sig_addr_cntr_lsh_kh[3]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[32]),
        .Q(sig_addr_cntr_lsh_kh[4]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[33]),
        .Q(sig_addr_cntr_lsh_kh[5]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[34]),
        .Q(sig_addr_cntr_lsh_kh[6]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[35]),
        .Q(sig_addr_cntr_lsh_kh[7]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[36]),
        .Q(sig_addr_cntr_lsh_kh[8]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[37]),
        .Q(sig_addr_cntr_lsh_kh[9]),
        .R(sig_mmap_reset_reg));
  LUT5 #(
    .INIT(32'h15BFEA40)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_10 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_first_xfer_im0),
        .I2(sig_bytes_to_mbaa_ireg1[0]),
        .I3(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I4(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_2 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I1(sig_bytes_to_mbaa_ireg1[6]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_3 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I1(sig_bytes_to_mbaa_ireg1[7]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h15BFEA40)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_4 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_first_xfer_im0),
        .I2(sig_bytes_to_mbaa_ireg1[6]),
        .I3(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I4(sig_mbaa_addr_cntr_slice_im0[6]),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h15BFEA40)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_5 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_first_xfer_im0),
        .I2(sig_bytes_to_mbaa_ireg1[5]),
        .I3(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I4(sig_mbaa_addr_cntr_slice_im0[5]),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h15BFEA40)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_6 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_first_xfer_im0),
        .I2(sig_bytes_to_mbaa_ireg1[4]),
        .I3(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I4(sig_mbaa_addr_cntr_slice_im0[4]),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h15BFEA40)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_7 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_first_xfer_im0),
        .I2(sig_bytes_to_mbaa_ireg1[3]),
        .I3(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I4(sig_mbaa_addr_cntr_slice_im0[3]),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h15BFEA40)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_8 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_first_xfer_im0),
        .I2(sig_bytes_to_mbaa_ireg1[2]),
        .I3(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I4(sig_mbaa_addr_cntr_slice_im0[2]),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h15BFEA40)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_9 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_first_xfer_im0),
        .I2(sig_bytes_to_mbaa_ireg1[1]),
        .I3(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I4(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[0]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[1]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[2]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[3]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[4]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[5]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[6]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[7]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[7] ),
        .R(sig_mmap_reset_reg));
  CARRY8 \sig_adjusted_addr_incr_ireg2_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_sig_adjusted_addr_incr_ireg2_reg[7]_i_1_CO_UNCONNECTED [7],\sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_1 ,\sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_2 ,\sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_3 ,\sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_4 ,\sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_5 ,\sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_6 ,\sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_7 }),
        .DI({1'b0,\sig_adjusted_addr_incr_ireg2[7]_i_2_n_0 ,sig_mbaa_addr_cntr_slice_im0[5:0]}),
        .O(sig_adjusted_addr_incr_im1),
        .S({\sig_adjusted_addr_incr_ireg2[7]_i_3_n_0 ,\sig_adjusted_addr_incr_ireg2[7]_i_4_n_0 ,\sig_adjusted_addr_incr_ireg2[7]_i_5_n_0 ,\sig_adjusted_addr_incr_ireg2[7]_i_6_n_0 ,\sig_adjusted_addr_incr_ireg2[7]_i_7_n_0 ,\sig_adjusted_addr_incr_ireg2[7]_i_8_n_0 ,\sig_adjusted_addr_incr_ireg2[7]_i_9_n_0 ,\sig_adjusted_addr_incr_ireg2[7]_i_10_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sig_brst_cnt_eq_one_ireg1_i_1
       (.I0(sig_btt_lt_b2mbaa_ireg1_i_3_n_0),
        .I1(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .O(sig_brst_cnt_eq_one_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_brst_cnt_eq_one_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_brst_cnt_eq_one_im0),
        .Q(sig_brst_cnt_eq_one_ireg1),
        .R(sig_mmap_reset_reg));
  LUT2 #(
    .INIT(4'h2)) 
    sig_brst_cnt_eq_zero_ireg1_i_1
       (.I0(sig_btt_lt_b2mbaa_ireg1_i_3_n_0),
        .I1(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .O(sig_brst_cnt_eq_zero_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_brst_cnt_eq_zero_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_brst_cnt_eq_zero_im0),
        .Q(sig_brst_cnt_eq_zero_ireg1),
        .R(sig_mmap_reset_reg));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \sig_btt_cntr_im0[15]_i_10 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[8] ),
        .I1(Q[8]),
        .I2(\FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0 ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .O(\sig_btt_cntr_im0[15]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h0000FBFF)) 
    \sig_btt_cntr_im0[15]_i_2 
       (.I0(sig_sm_halt_reg),
        .I1(sig_input_reg_empty),
        .I2(in[34]),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(\sig_addr_cntr_incr_ireg2_reg_n_0_[8] ),
        .O(\sig_btt_cntr_im0[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00200000FFEFFFFF)) 
    \sig_btt_cntr_im0[15]_i_3 
       (.I0(Q[15]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(in[34]),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(\sig_btt_cntr_im0_reg_n_0_[15] ),
        .O(\sig_btt_cntr_im0[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00200000FFEFFFFF)) 
    \sig_btt_cntr_im0[15]_i_4 
       (.I0(Q[14]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(in[34]),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(\sig_btt_cntr_im0_reg_n_0_[14] ),
        .O(\sig_btt_cntr_im0[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00200000FFEFFFFF)) 
    \sig_btt_cntr_im0[15]_i_5 
       (.I0(Q[13]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(in[34]),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .O(\sig_btt_cntr_im0[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00200000FFEFFFFF)) 
    \sig_btt_cntr_im0[15]_i_6 
       (.I0(Q[12]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(in[34]),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .O(\sig_btt_cntr_im0[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00200000FFEFFFFF)) 
    \sig_btt_cntr_im0[15]_i_7 
       (.I0(Q[11]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(in[34]),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .O(\sig_btt_cntr_im0[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00200000FFEFFFFF)) 
    \sig_btt_cntr_im0[15]_i_8 
       (.I0(Q[10]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(in[34]),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .O(\sig_btt_cntr_im0[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00200000FFEFFFFF)) 
    \sig_btt_cntr_im0[15]_i_9 
       (.I0(Q[9]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(in[34]),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .O(\sig_btt_cntr_im0[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00200000FFEFFFFF)) 
    \sig_btt_cntr_im0[23]_i_2 
       (.I0(Q[23]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(in[34]),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(\sig_btt_cntr_im0_reg_n_0_[23] ),
        .O(\sig_btt_cntr_im0[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00200000FFEFFFFF)) 
    \sig_btt_cntr_im0[23]_i_3 
       (.I0(Q[22]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(in[34]),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(\sig_btt_cntr_im0_reg_n_0_[22] ),
        .O(\sig_btt_cntr_im0[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00200000FFEFFFFF)) 
    \sig_btt_cntr_im0[23]_i_4 
       (.I0(Q[21]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(in[34]),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(\sig_btt_cntr_im0_reg_n_0_[21] ),
        .O(\sig_btt_cntr_im0[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00200000FFEFFFFF)) 
    \sig_btt_cntr_im0[23]_i_5 
       (.I0(Q[20]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(in[34]),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(\sig_btt_cntr_im0_reg_n_0_[20] ),
        .O(\sig_btt_cntr_im0[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00200000FFEFFFFF)) 
    \sig_btt_cntr_im0[23]_i_6 
       (.I0(Q[19]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(in[34]),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(\sig_btt_cntr_im0_reg_n_0_[19] ),
        .O(\sig_btt_cntr_im0[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00200000FFEFFFFF)) 
    \sig_btt_cntr_im0[23]_i_7 
       (.I0(Q[18]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(in[34]),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(\sig_btt_cntr_im0_reg_n_0_[18] ),
        .O(\sig_btt_cntr_im0[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00200000FFEFFFFF)) 
    \sig_btt_cntr_im0[23]_i_8 
       (.I0(Q[17]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(in[34]),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(\sig_btt_cntr_im0_reg_n_0_[17] ),
        .O(\sig_btt_cntr_im0[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00200000FFEFFFFF)) 
    \sig_btt_cntr_im0[23]_i_9 
       (.I0(Q[16]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(in[34]),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(\sig_btt_cntr_im0_reg_n_0_[16] ),
        .O(\sig_btt_cntr_im0[23]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAABAAAAA)) 
    \sig_btt_cntr_im0[25]_i_1 
       (.I0(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(in[34]),
        .I4(sig_cmd2mstr_cmd_valid),
        .O(\sig_btt_cntr_im0[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00200000FFEFFFFF)) 
    \sig_btt_cntr_im0[25]_i_3 
       (.I0(Q[25]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(in[34]),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(\sig_btt_cntr_im0_reg_n_0_[25] ),
        .O(\sig_btt_cntr_im0[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00200000FFEFFFFF)) 
    \sig_btt_cntr_im0[25]_i_4 
       (.I0(Q[24]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(in[34]),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(\sig_btt_cntr_im0_reg_n_0_[24] ),
        .O(\sig_btt_cntr_im0[25]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \sig_btt_cntr_im0[7]_i_10 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[7] ),
        .I1(Q[7]),
        .I2(\FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0 ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .O(\sig_btt_cntr_im0[7]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \sig_btt_cntr_im0[7]_i_11 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[6] ),
        .I1(Q[6]),
        .I2(\FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0 ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .O(\sig_btt_cntr_im0[7]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \sig_btt_cntr_im0[7]_i_12 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[5] ),
        .I1(Q[5]),
        .I2(\FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0 ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .O(\sig_btt_cntr_im0[7]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \sig_btt_cntr_im0[7]_i_13 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[4] ),
        .I1(Q[4]),
        .I2(\FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0 ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(\sig_btt_cntr_im0[7]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \sig_btt_cntr_im0[7]_i_14 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[3] ),
        .I1(Q[3]),
        .I2(\FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0 ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .O(\sig_btt_cntr_im0[7]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \sig_btt_cntr_im0[7]_i_15 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[2] ),
        .I1(Q[2]),
        .I2(\FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0 ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(\sig_btt_cntr_im0[7]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \sig_btt_cntr_im0[7]_i_16 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(\FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0 ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .O(\sig_btt_cntr_im0[7]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \sig_btt_cntr_im0[7]_i_17 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(\FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0 ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(\sig_btt_cntr_im0[7]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h0000FBFF)) 
    \sig_btt_cntr_im0[7]_i_2 
       (.I0(sig_sm_halt_reg),
        .I1(sig_input_reg_empty),
        .I2(in[34]),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(\sig_addr_cntr_incr_ireg2_reg_n_0_[7] ),
        .O(\sig_btt_cntr_im0[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000FBFF)) 
    \sig_btt_cntr_im0[7]_i_3 
       (.I0(sig_sm_halt_reg),
        .I1(sig_input_reg_empty),
        .I2(in[34]),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(\sig_addr_cntr_incr_ireg2_reg_n_0_[6] ),
        .O(\sig_btt_cntr_im0[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0000FBFF)) 
    \sig_btt_cntr_im0[7]_i_4 
       (.I0(sig_sm_halt_reg),
        .I1(sig_input_reg_empty),
        .I2(in[34]),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(\sig_addr_cntr_incr_ireg2_reg_n_0_[5] ),
        .O(\sig_btt_cntr_im0[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0000FBFF)) 
    \sig_btt_cntr_im0[7]_i_5 
       (.I0(sig_sm_halt_reg),
        .I1(sig_input_reg_empty),
        .I2(in[34]),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(\sig_addr_cntr_incr_ireg2_reg_n_0_[4] ),
        .O(\sig_btt_cntr_im0[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0000FBFF)) 
    \sig_btt_cntr_im0[7]_i_6 
       (.I0(sig_sm_halt_reg),
        .I1(sig_input_reg_empty),
        .I2(in[34]),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(\sig_addr_cntr_incr_ireg2_reg_n_0_[3] ),
        .O(\sig_btt_cntr_im0[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0000FBFF)) 
    \sig_btt_cntr_im0[7]_i_7 
       (.I0(sig_sm_halt_reg),
        .I1(sig_input_reg_empty),
        .I2(in[34]),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(\sig_addr_cntr_incr_ireg2_reg_n_0_[2] ),
        .O(\sig_btt_cntr_im0[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h0000FBFF)) 
    \sig_btt_cntr_im0[7]_i_8 
       (.I0(sig_sm_halt_reg),
        .I1(sig_input_reg_empty),
        .I2(in[34]),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(\sig_addr_cntr_incr_ireg2_reg_n_0_[1] ),
        .O(\sig_btt_cntr_im0[7]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h0000FBFF)) 
    \sig_btt_cntr_im0[7]_i_9 
       (.I0(sig_sm_halt_reg),
        .I1(sig_input_reg_empty),
        .I2(in[34]),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(\sig_addr_cntr_incr_ireg2_reg_n_0_[0] ),
        .O(\sig_btt_cntr_im0[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_btt_cntr_im0[25]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_15 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_btt_cntr_im0[25]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_13 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_btt_cntr_im0[25]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_12 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_btt_cntr_im0[25]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_11 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_btt_cntr_im0[25]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_10 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_btt_cntr_im0[25]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_9 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[14] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_btt_cntr_im0[25]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_8 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[15] ),
        .R(sig_mmap_reset_reg));
  CARRY8 \sig_btt_cntr_im0_reg[15]_i_1 
       (.CI(\sig_btt_cntr_im0_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sig_btt_cntr_im0_reg[15]_i_1_n_0 ,\sig_btt_cntr_im0_reg[15]_i_1_n_1 ,\sig_btt_cntr_im0_reg[15]_i_1_n_2 ,\sig_btt_cntr_im0_reg[15]_i_1_n_3 ,\sig_btt_cntr_im0_reg[15]_i_1_n_4 ,\sig_btt_cntr_im0_reg[15]_i_1_n_5 ,\sig_btt_cntr_im0_reg[15]_i_1_n_6 ,\sig_btt_cntr_im0_reg[15]_i_1_n_7 }),
        .DI({\FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0 ,\FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0 ,\FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0 ,\FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0 ,\FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0 ,\FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0 ,\FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0 ,\sig_btt_cntr_im0[15]_i_2_n_0 }),
        .O({\sig_btt_cntr_im0_reg[15]_i_1_n_8 ,\sig_btt_cntr_im0_reg[15]_i_1_n_9 ,\sig_btt_cntr_im0_reg[15]_i_1_n_10 ,\sig_btt_cntr_im0_reg[15]_i_1_n_11 ,\sig_btt_cntr_im0_reg[15]_i_1_n_12 ,\sig_btt_cntr_im0_reg[15]_i_1_n_13 ,\sig_btt_cntr_im0_reg[15]_i_1_n_14 ,\sig_btt_cntr_im0_reg[15]_i_1_n_15 }),
        .S({\sig_btt_cntr_im0[15]_i_3_n_0 ,\sig_btt_cntr_im0[15]_i_4_n_0 ,\sig_btt_cntr_im0[15]_i_5_n_0 ,\sig_btt_cntr_im0[15]_i_6_n_0 ,\sig_btt_cntr_im0[15]_i_7_n_0 ,\sig_btt_cntr_im0[15]_i_8_n_0 ,\sig_btt_cntr_im0[15]_i_9_n_0 ,\sig_btt_cntr_im0[15]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_btt_cntr_im0[25]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[23]_i_1_n_15 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[16] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_btt_cntr_im0[25]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[23]_i_1_n_14 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[17] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_btt_cntr_im0[25]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[23]_i_1_n_13 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[18] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_btt_cntr_im0[25]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[23]_i_1_n_12 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[19] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_btt_cntr_im0[25]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_14 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_btt_cntr_im0[25]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[23]_i_1_n_11 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[20] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_btt_cntr_im0[25]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[23]_i_1_n_10 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[21] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_btt_cntr_im0[25]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[23]_i_1_n_9 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[22] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_btt_cntr_im0[25]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[23]_i_1_n_8 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[23] ),
        .R(sig_mmap_reset_reg));
  CARRY8 \sig_btt_cntr_im0_reg[23]_i_1 
       (.CI(\sig_btt_cntr_im0_reg[15]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sig_btt_cntr_im0_reg[23]_i_1_n_0 ,\sig_btt_cntr_im0_reg[23]_i_1_n_1 ,\sig_btt_cntr_im0_reg[23]_i_1_n_2 ,\sig_btt_cntr_im0_reg[23]_i_1_n_3 ,\sig_btt_cntr_im0_reg[23]_i_1_n_4 ,\sig_btt_cntr_im0_reg[23]_i_1_n_5 ,\sig_btt_cntr_im0_reg[23]_i_1_n_6 ,\sig_btt_cntr_im0_reg[23]_i_1_n_7 }),
        .DI({\FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0 ,\FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0 ,\FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0 ,\FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0 ,\FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0 ,\FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0 ,\FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0 ,\FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0 }),
        .O({\sig_btt_cntr_im0_reg[23]_i_1_n_8 ,\sig_btt_cntr_im0_reg[23]_i_1_n_9 ,\sig_btt_cntr_im0_reg[23]_i_1_n_10 ,\sig_btt_cntr_im0_reg[23]_i_1_n_11 ,\sig_btt_cntr_im0_reg[23]_i_1_n_12 ,\sig_btt_cntr_im0_reg[23]_i_1_n_13 ,\sig_btt_cntr_im0_reg[23]_i_1_n_14 ,\sig_btt_cntr_im0_reg[23]_i_1_n_15 }),
        .S({\sig_btt_cntr_im0[23]_i_2_n_0 ,\sig_btt_cntr_im0[23]_i_3_n_0 ,\sig_btt_cntr_im0[23]_i_4_n_0 ,\sig_btt_cntr_im0[23]_i_5_n_0 ,\sig_btt_cntr_im0[23]_i_6_n_0 ,\sig_btt_cntr_im0[23]_i_7_n_0 ,\sig_btt_cntr_im0[23]_i_8_n_0 ,\sig_btt_cntr_im0[23]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_btt_cntr_im0[25]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[25]_i_2_n_15 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[24] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_btt_cntr_im0[25]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[25]_i_2_n_14 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[25] ),
        .R(sig_mmap_reset_reg));
  CARRY8 \sig_btt_cntr_im0_reg[25]_i_2 
       (.CI(\sig_btt_cntr_im0_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sig_btt_cntr_im0_reg[25]_i_2_CO_UNCONNECTED [7:1],\sig_btt_cntr_im0_reg[25]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0 }),
        .O({\NLW_sig_btt_cntr_im0_reg[25]_i_2_O_UNCONNECTED [7:2],\sig_btt_cntr_im0_reg[25]_i_2_n_14 ,\sig_btt_cntr_im0_reg[25]_i_2_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\sig_btt_cntr_im0[25]_i_3_n_0 ,\sig_btt_cntr_im0[25]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_btt_cntr_im0[25]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_13 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_btt_cntr_im0[25]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_12 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_btt_cntr_im0[25]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_11 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_btt_cntr_im0[25]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_10 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_btt_cntr_im0[25]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_9 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_btt_cntr_im0[25]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_8 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .R(sig_mmap_reset_reg));
  CARRY8 \sig_btt_cntr_im0_reg[7]_i_1 
       (.CI(\FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sig_btt_cntr_im0_reg[7]_i_1_n_0 ,\sig_btt_cntr_im0_reg[7]_i_1_n_1 ,\sig_btt_cntr_im0_reg[7]_i_1_n_2 ,\sig_btt_cntr_im0_reg[7]_i_1_n_3 ,\sig_btt_cntr_im0_reg[7]_i_1_n_4 ,\sig_btt_cntr_im0_reg[7]_i_1_n_5 ,\sig_btt_cntr_im0_reg[7]_i_1_n_6 ,\sig_btt_cntr_im0_reg[7]_i_1_n_7 }),
        .DI({\sig_btt_cntr_im0[7]_i_2_n_0 ,\sig_btt_cntr_im0[7]_i_3_n_0 ,\sig_btt_cntr_im0[7]_i_4_n_0 ,\sig_btt_cntr_im0[7]_i_5_n_0 ,\sig_btt_cntr_im0[7]_i_6_n_0 ,\sig_btt_cntr_im0[7]_i_7_n_0 ,\sig_btt_cntr_im0[7]_i_8_n_0 ,\sig_btt_cntr_im0[7]_i_9_n_0 }),
        .O({\sig_btt_cntr_im0_reg[7]_i_1_n_8 ,\sig_btt_cntr_im0_reg[7]_i_1_n_9 ,\sig_btt_cntr_im0_reg[7]_i_1_n_10 ,\sig_btt_cntr_im0_reg[7]_i_1_n_11 ,\sig_btt_cntr_im0_reg[7]_i_1_n_12 ,\sig_btt_cntr_im0_reg[7]_i_1_n_13 ,\sig_btt_cntr_im0_reg[7]_i_1_n_14 ,\sig_btt_cntr_im0_reg[7]_i_1_n_15 }),
        .S({\sig_btt_cntr_im0[7]_i_10_n_0 ,\sig_btt_cntr_im0[7]_i_11_n_0 ,\sig_btt_cntr_im0[7]_i_12_n_0 ,\sig_btt_cntr_im0[7]_i_13_n_0 ,\sig_btt_cntr_im0[7]_i_14_n_0 ,\sig_btt_cntr_im0[7]_i_15_n_0 ,\sig_btt_cntr_im0[7]_i_16_n_0 ,\sig_btt_cntr_im0[7]_i_17_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_btt_cntr_im0[25]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_15 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_btt_cntr_im0[25]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_14 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .R(sig_mmap_reset_reg));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    sig_btt_eq_b2mbaa_ireg1_i_1
       (.I0(sig_btt_eq_b2mbaa_ireg1_i_2_n_0),
        .I1(sig_btt_eq_b2mbaa_ireg1_i_3_n_0),
        .I2(sig_addr_aligned_im0),
        .I3(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .I4(sig_btt_eq_b2mbaa_ireg1_i_4_n_0),
        .I5(sig_btt_lt_b2mbaa_ireg1_i_3_n_0),
        .O(sig_btt_eq_b2mbaa_im0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    sig_btt_eq_b2mbaa_ireg1_i_2
       (.I0(sig_bytes_to_mbaa_im0[7]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I2(sig_bytes_to_mbaa_im0[5]),
        .I3(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I5(sig_bytes_to_mbaa_im0[3]),
        .O(sig_btt_eq_b2mbaa_ireg1_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_eq_b2mbaa_ireg1_i_3
       (.I0(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(sig_btt_eq_b2mbaa_ireg1_i_3_n_0));
  LUT6 #(
    .INIT(64'h0168680100000000)) 
    sig_btt_eq_b2mbaa_ireg1_i_4
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I3(sig_mbaa_addr_cntr_slice_im0[2]),
        .I4(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I5(sig_btt_eq_b2mbaa_ireg1_i_5_n_0),
        .O(sig_btt_eq_b2mbaa_ireg1_i_4_n_0));
  LUT6 #(
    .INIT(64'h1122221444888841)) 
    sig_btt_eq_b2mbaa_ireg1_i_5
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[5]),
        .I3(sig_btt_lt_b2mbaa_ireg1_i_18_n_0),
        .I4(sig_mbaa_addr_cntr_slice_im0[4]),
        .I5(sig_mbaa_addr_cntr_slice_im0[6]),
        .O(sig_btt_eq_b2mbaa_ireg1_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_eq_b2mbaa_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_btt_eq_b2mbaa_im0),
        .Q(sig_btt_eq_b2mbaa_ireg1),
        .R(sig_mmap_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h40)) 
    sig_btt_lt_b2mbaa_ireg1_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .I1(sig_btt_lt_b2mbaa_im01),
        .I2(sig_btt_lt_b2mbaa_ireg1_i_3_n_0),
        .O(sig_btt_lt_b2mbaa_im0));
  LUT5 #(
    .INIT(32'h12244881)) 
    sig_btt_lt_b2mbaa_ireg1_i_10
       (.I0(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[6]),
        .I3(\sig_bytes_to_mbaa_ireg1[7]_i_2_n_0 ),
        .I4(sig_mbaa_addr_cntr_slice_im0[7]),
        .O(sig_btt_lt_b2mbaa_ireg1_i_10_n_0));
  LUT5 #(
    .INIT(32'h12244881)) 
    sig_btt_lt_b2mbaa_ireg1_i_11
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[4]),
        .I3(sig_btt_lt_b2mbaa_ireg1_i_18_n_0),
        .I4(sig_mbaa_addr_cntr_slice_im0[5]),
        .O(sig_btt_lt_b2mbaa_ireg1_i_11_n_0));
  LUT6 #(
    .INIT(64'h1212122448484881)) 
    sig_btt_lt_b2mbaa_ireg1_i_12
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .I4(sig_mbaa_addr_cntr_slice_im0[1]),
        .I5(sig_mbaa_addr_cntr_slice_im0[3]),
        .O(sig_btt_lt_b2mbaa_ireg1_i_12_n_0));
  LUT4 #(
    .INIT(16'h6009)) 
    sig_btt_lt_b2mbaa_ireg1_i_13
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(sig_btt_lt_b2mbaa_ireg1_i_13_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    sig_btt_lt_b2mbaa_ireg1_i_14
       (.I0(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .O(sig_btt_lt_b2mbaa_ireg1_i_14_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    sig_btt_lt_b2mbaa_ireg1_i_15
       (.I0(\sig_btt_cntr_im0_reg_n_0_[16] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[15] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[14] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .O(sig_btt_lt_b2mbaa_ireg1_i_15_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    sig_btt_lt_b2mbaa_ireg1_i_16
       (.I0(\sig_btt_cntr_im0_reg_n_0_[20] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[19] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[18] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[17] ),
        .O(sig_btt_lt_b2mbaa_ireg1_i_16_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    sig_btt_lt_b2mbaa_ireg1_i_17
       (.I0(\sig_btt_cntr_im0_reg_n_0_[24] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[23] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[22] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[21] ),
        .O(sig_btt_lt_b2mbaa_ireg1_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_btt_lt_b2mbaa_ireg1_i_18
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .O(sig_btt_lt_b2mbaa_ireg1_i_18_n_0));
  LUT5 #(
    .INIT(32'h00008000)) 
    sig_btt_lt_b2mbaa_ireg1_i_3
       (.I0(sig_btt_lt_b2mbaa_ireg1_i_14_n_0),
        .I1(sig_btt_lt_b2mbaa_ireg1_i_15_n_0),
        .I2(sig_btt_lt_b2mbaa_ireg1_i_16_n_0),
        .I3(sig_btt_lt_b2mbaa_ireg1_i_17_n_0),
        .I4(\sig_btt_cntr_im0_reg_n_0_[25] ),
        .O(sig_btt_lt_b2mbaa_ireg1_i_3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    sig_btt_lt_b2mbaa_ireg1_i_4
       (.I0(sig_mbaa_addr_cntr_slice_im0[6]),
        .I1(\sig_bytes_to_mbaa_ireg1[7]_i_2_n_0 ),
        .I2(sig_mbaa_addr_cntr_slice_im0[7]),
        .O(sig_btt_lt_b2mbaa_ireg1_i_4_n_0));
  LUT5 #(
    .INIT(32'h0056147E)) 
    sig_btt_lt_b2mbaa_ireg1_i_5
       (.I0(sig_mbaa_addr_cntr_slice_im0[7]),
        .I1(\sig_bytes_to_mbaa_ireg1[7]_i_2_n_0 ),
        .I2(sig_mbaa_addr_cntr_slice_im0[6]),
        .I3(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .O(sig_btt_lt_b2mbaa_ireg1_i_5_n_0));
  LUT5 #(
    .INIT(32'h0056147E)) 
    sig_btt_lt_b2mbaa_ireg1_i_6
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(sig_btt_lt_b2mbaa_ireg1_i_18_n_0),
        .I2(sig_mbaa_addr_cntr_slice_im0[4]),
        .I3(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_lt_b2mbaa_ireg1_i_6_n_0));
  LUT6 #(
    .INIT(64'h00005556015457FE)) 
    sig_btt_lt_b2mbaa_ireg1_i_7
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[2]),
        .I4(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_btt_lt_b2mbaa_ireg1_i_7_n_0));
  LUT4 #(
    .INIT(16'h064E)) 
    sig_btt_lt_b2mbaa_ireg1_i_8
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(sig_btt_lt_b2mbaa_ireg1_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_lt_b2mbaa_ireg1_i_9
       (.I0(sig_addr_aligned_im0),
        .O(sig_btt_lt_b2mbaa_ireg1_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_lt_b2mbaa_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_btt_lt_b2mbaa_im0),
        .Q(sig_btt_lt_b2mbaa_ireg1),
        .R(sig_mmap_reset_reg));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 sig_btt_lt_b2mbaa_ireg1_reg_i_2
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_2_CO_UNCONNECTED[7:5],sig_btt_lt_b2mbaa_im01,sig_btt_lt_b2mbaa_ireg1_reg_i_2_n_4,sig_btt_lt_b2mbaa_ireg1_reg_i_2_n_5,sig_btt_lt_b2mbaa_ireg1_reg_i_2_n_6,sig_btt_lt_b2mbaa_ireg1_reg_i_2_n_7}),
        .DI({1'b0,1'b0,1'b0,sig_btt_lt_b2mbaa_ireg1_i_4_n_0,sig_btt_lt_b2mbaa_ireg1_i_5_n_0,sig_btt_lt_b2mbaa_ireg1_i_6_n_0,sig_btt_lt_b2mbaa_ireg1_i_7_n_0,sig_btt_lt_b2mbaa_ireg1_i_8_n_0}),
        .O(NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_2_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,sig_btt_lt_b2mbaa_ireg1_i_9_n_0,sig_btt_lt_b2mbaa_ireg1_i_10_n_0,sig_btt_lt_b2mbaa_ireg1_i_11_n_0,sig_btt_lt_b2mbaa_ireg1_i_12_n_0,sig_btt_lt_b2mbaa_ireg1_i_13_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_bytes_to_mbaa_ireg1[1]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(\sig_bytes_to_mbaa_ireg1[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \sig_bytes_to_mbaa_ireg1[2]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .O(sig_bytes_to_mbaa_im0[2]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \sig_bytes_to_mbaa_ireg1[3]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .O(sig_bytes_to_mbaa_im0[3]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \sig_bytes_to_mbaa_ireg1[4]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[2]),
        .I4(sig_mbaa_addr_cntr_slice_im0[4]),
        .O(sig_bytes_to_mbaa_im0[4]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \sig_bytes_to_mbaa_ireg1[5]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(sig_mbaa_addr_cntr_slice_im0[2]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[3]),
        .I5(sig_mbaa_addr_cntr_slice_im0[5]),
        .O(sig_bytes_to_mbaa_im0[5]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sig_bytes_to_mbaa_ireg1[6]_i_1 
       (.I0(\sig_bytes_to_mbaa_ireg1[7]_i_2_n_0 ),
        .I1(sig_mbaa_addr_cntr_slice_im0[6]),
        .O(sig_bytes_to_mbaa_im0[6]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \sig_bytes_to_mbaa_ireg1[7]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[6]),
        .I1(\sig_bytes_to_mbaa_ireg1[7]_i_2_n_0 ),
        .I2(sig_mbaa_addr_cntr_slice_im0[7]),
        .O(sig_bytes_to_mbaa_im0[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sig_bytes_to_mbaa_ireg1[7]_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(sig_mbaa_addr_cntr_slice_im0[2]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[3]),
        .I5(sig_mbaa_addr_cntr_slice_im0[5]),
        .O(\sig_bytes_to_mbaa_ireg1[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_mbaa_addr_cntr_slice_im0[0]),
        .Q(sig_bytes_to_mbaa_ireg1[0]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(\sig_bytes_to_mbaa_ireg1[1]_i_1_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[1]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[2]),
        .Q(sig_bytes_to_mbaa_ireg1[2]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[3]),
        .Q(sig_bytes_to_mbaa_ireg1[3]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[4]),
        .Q(sig_bytes_to_mbaa_ireg1[4]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[5]),
        .Q(sig_bytes_to_mbaa_ireg1[5]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[6]),
        .Q(sig_bytes_to_mbaa_ireg1[6]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[7]),
        .Q(sig_bytes_to_mbaa_ireg1[7]),
        .R(sig_mmap_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    sig_calc_error_pushed_i_1
       (.I0(in[34]),
        .I1(sig_xfer_reg_empty),
        .I2(sig_ld_xfer_reg),
        .I3(sig_calc_error_pushed),
        .O(sig_calc_error_pushed_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_pushed_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_calc_error_pushed_i_1_n_0),
        .Q(sig_calc_error_pushed),
        .R(sig_mmap_reset_reg));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    sig_calc_error_reg_i_1
       (.I0(sig_calc_error_reg_i_2_n_0),
        .I1(sig_calc_error_reg_i_3_n_0),
        .I2(sig_calc_error_reg_i_4_n_0),
        .I3(sig_calc_error_reg_i_5_n_0),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(sig_btt_is_zero));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_2
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[7]),
        .I5(Q[6]),
        .O(sig_calc_error_reg_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_3
       (.I0(Q[22]),
        .I1(Q[23]),
        .I2(Q[20]),
        .I3(Q[21]),
        .I4(Q[25]),
        .I5(Q[24]),
        .O(sig_calc_error_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_4
       (.I0(Q[16]),
        .I1(Q[17]),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(Q[19]),
        .I5(Q[18]),
        .O(sig_calc_error_reg_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_5
       (.I0(Q[10]),
        .I1(Q[11]),
        .I2(Q[8]),
        .I3(Q[9]),
        .I4(Q[13]),
        .I5(Q[12]),
        .O(sig_calc_error_reg_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(sig_btt_is_zero),
        .Q(in[34]),
        .R(sig_mmap_reset_reg));
  LUT5 #(
    .INIT(32'h54045454)) 
    sig_cmd2addr_valid_i_1
       (.I0(sig_mmap_reset_reg),
        .I1(sig_sm_ld_calc3_reg),
        .I2(sig_mstr2addr_cmd_valid),
        .I3(sig_cmd2addr_valid_reg_0),
        .I4(sig_inhibit_rdy_n),
        .O(sig_cmd2addr_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2addr_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_cmd2addr_valid_i_1_n_0),
        .Q(sig_mstr2addr_cmd_valid),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h54045454)) 
    sig_cmd2data_valid_i_1
       (.I0(sig_mmap_reset_reg),
        .I1(sig_sm_ld_calc3_reg),
        .I2(sig_mstr2data_cmd_valid),
        .I3(sig_cmd2data_valid_reg_0),
        .I4(sig_inhibit_rdy_n_0),
        .O(sig_cmd2data_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2data_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_cmd2data_valid_i_1_n_0),
        .Q(sig_mstr2data_cmd_valid),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5555005540404040)) 
    sig_cmd2dre_valid_i_1
       (.I0(sig_mmap_reset_reg),
        .I1(sig_sm_ld_calc3_reg),
        .I2(sig_first_xfer_im0),
        .I3(sig_inhibit_rdy_n_1),
        .I4(sig_cmd2dre_valid_reg_0),
        .I5(sig_mstr2sf_cmd_valid),
        .O(sig_cmd2dre_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2dre_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_cmd2dre_valid_i_1_n_0),
        .Q(sig_mstr2sf_cmd_valid),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h56669AAA)) 
    \sig_finish_addr_offset_ireg2[6]_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[6]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[6]),
        .I4(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .O(\sig_finish_addr_offset_ireg2[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h56669AAA)) 
    \sig_finish_addr_offset_ireg2[6]_i_3 
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[5]),
        .I4(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .O(\sig_finish_addr_offset_ireg2[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h56669AAA)) 
    \sig_finish_addr_offset_ireg2[6]_i_4 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[4]),
        .I4(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(\sig_finish_addr_offset_ireg2[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h56669AAA)) 
    \sig_finish_addr_offset_ireg2[6]_i_5 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[3]),
        .I4(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .O(\sig_finish_addr_offset_ireg2[6]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h56669AAA)) 
    \sig_finish_addr_offset_ireg2[6]_i_6 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[2]),
        .I4(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(\sig_finish_addr_offset_ireg2[6]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h56669AAA)) 
    \sig_finish_addr_offset_ireg2[6]_i_7 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[1]),
        .I4(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .O(\sig_finish_addr_offset_ireg2[6]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h56669AAA)) 
    \sig_finish_addr_offset_ireg2[6]_i_8 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[0]),
        .I4(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(\sig_finish_addr_offset_ireg2[6]_i_8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_finish_addr_offset_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_predict_addr_lsh_im1[0]),
        .Q(sig_finish_addr_offset_ireg2[0]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_finish_addr_offset_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_predict_addr_lsh_im1[1]),
        .Q(sig_finish_addr_offset_ireg2[1]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_finish_addr_offset_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_predict_addr_lsh_im1[2]),
        .Q(sig_finish_addr_offset_ireg2[2]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_finish_addr_offset_ireg2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_predict_addr_lsh_im1[3]),
        .Q(sig_finish_addr_offset_ireg2[3]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_finish_addr_offset_ireg2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_predict_addr_lsh_im1[4]),
        .Q(sig_finish_addr_offset_ireg2[4]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_finish_addr_offset_ireg2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_predict_addr_lsh_im1[5]),
        .Q(sig_finish_addr_offset_ireg2[5]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_finish_addr_offset_ireg2_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_predict_addr_lsh_im1[6]),
        .Q(sig_finish_addr_offset_ireg2[6]),
        .R(sig_mmap_reset_reg));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \sig_finish_addr_offset_ireg2_reg[6]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_sig_finish_addr_offset_ireg2_reg[6]_i_1_CO_UNCONNECTED [7:6],\sig_finish_addr_offset_ireg2_reg[6]_i_1_n_2 ,\sig_finish_addr_offset_ireg2_reg[6]_i_1_n_3 ,\sig_finish_addr_offset_ireg2_reg[6]_i_1_n_4 ,\sig_finish_addr_offset_ireg2_reg[6]_i_1_n_5 ,\sig_finish_addr_offset_ireg2_reg[6]_i_1_n_6 ,\sig_finish_addr_offset_ireg2_reg[6]_i_1_n_7 }),
        .DI({1'b0,1'b0,sig_mbaa_addr_cntr_slice_im0[5:0]}),
        .O({\NLW_sig_finish_addr_offset_ireg2_reg[6]_i_1_O_UNCONNECTED [7],sig_predict_addr_lsh_im1}),
        .S({1'b0,\sig_finish_addr_offset_ireg2[6]_i_2_n_0 ,\sig_finish_addr_offset_ireg2[6]_i_3_n_0 ,\sig_finish_addr_offset_ireg2[6]_i_4_n_0 ,\sig_finish_addr_offset_ireg2[6]_i_5_n_0 ,\sig_finish_addr_offset_ireg2[6]_i_6_n_0 ,\sig_finish_addr_offset_ireg2[6]_i_7_n_0 ,\sig_finish_addr_offset_ireg2[6]_i_8_n_0 }));
  LUT4 #(
    .INIT(16'h4500)) 
    sig_first_xfer_im0_i_1
       (.I0(sig_mmap_reset_reg),
        .I1(sig_first_xfer_im0),
        .I2(\FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0 ),
        .I3(\FSM_onehot_sig_pcc_sm_state[5]_i_2_n_0 ),
        .O(sig_first_xfer_im0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_xfer_im0_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_first_xfer_im0_i_1_n_0),
        .Q(sig_first_xfer_im0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_burst_type_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[26]),
        .Q(in[33]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_eof_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[27]),
        .Q(sig_input_eof_reg_reg_n_0),
        .R(sig_input_cache_type_reg0));
  LUT3 #(
    .INIT(8'hFE)) 
    sig_input_reg_empty_i_1
       (.I0(sig_mmap_reset_reg),
        .I1(sig_calc_error_pushed),
        .I2(sig_sm_pop_input_reg),
        .O(sig_input_cache_type_reg0));
  LUT4 #(
    .INIT(16'h0400)) 
    sig_input_reg_empty_i_2
       (.I0(sig_sm_halt_reg),
        .I1(sig_input_reg_empty),
        .I2(in[34]),
        .I3(sig_cmd2mstr_cmd_valid),
        .O(sig_calc_error_reg0));
  FDSE #(
    .INIT(1'b0)) 
    sig_input_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(1'b0),
        .Q(sig_input_reg_empty),
        .S(sig_input_cache_type_reg0));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h0544)) 
    sig_ld_xfer_reg_i_1
       (.I0(sig_mmap_reset_reg),
        .I1(sig_sm_ld_calc3_reg),
        .I2(sig_xfer_reg_empty),
        .I3(sig_ld_xfer_reg),
        .O(sig_ld_xfer_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_xfer_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_ld_xfer_reg_i_1_n_0),
        .Q(sig_ld_xfer_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h5400)) 
    sig_ld_xfer_reg_tmp_i_1
       (.I0(sig_mmap_reset_reg),
        .I1(sig_sm_ld_calc3_reg),
        .I2(sig_ld_xfer_reg_tmp),
        .I3(\FSM_onehot_sig_pcc_sm_state[5]_i_2_n_0 ),
        .O(sig_ld_xfer_reg_tmp_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_xfer_reg_tmp_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_ld_xfer_reg_tmp_i_1_n_0),
        .Q(sig_ld_xfer_reg_tmp),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_mmap_reset_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_mmap_rst),
        .Q(sig_mmap_reset_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h10)) 
    sig_no_btt_residue_ireg1_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I2(sig_no_btt_residue_ireg1_i_2_n_0),
        .O(sig_no_btt_residue_im0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_no_btt_residue_ireg1_i_2
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .O(sig_no_btt_residue_ireg1_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_no_btt_residue_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_no_btt_residue_im0),
        .Q(sig_no_btt_residue_ireg1),
        .R(sig_mmap_reset_reg));
  LUT5 #(
    .INIT(32'h15100000)) 
    sig_parent_done_i_1
       (.I0(sig_mmap_reset_reg),
        .I1(sig_calc_error_reg_reg_0[257]),
        .I2(sig_ld_xfer_reg_tmp),
        .I3(sig_parent_done),
        .I4(\FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0 ),
        .O(sig_parent_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_parent_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_parent_done_i_1_n_0),
        .Q(sig_parent_done),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[15]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[8] ),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[7]),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[7] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_3 
       (.I0(sig_mbaa_addr_cntr_slice_im0[6]),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[6] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_4 
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[5] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_5 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[4] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_6 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[3] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_7 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[2] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_8 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[1] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_9 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[0] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[0]),
        .Q(sig_predict_addr_lsh_ireg3__0[0]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[10]),
        .Q(sig_predict_addr_lsh_ireg3__0[10]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[11]),
        .Q(sig_predict_addr_lsh_ireg3__0[11]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[12]),
        .Q(sig_predict_addr_lsh_ireg3__0[12]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[13]),
        .Q(sig_predict_addr_lsh_ireg3__0[13]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[14]),
        .Q(sig_predict_addr_lsh_ireg3__0[14]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[15]),
        .Q(sig_predict_addr_lsh_ireg3),
        .R(sig_mmap_reset_reg));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \sig_predict_addr_lsh_ireg3_reg[15]_i_1 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED [7],\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_4 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_5 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_6 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_7 }),
        .DI({1'b0,\sig_addr_cntr_lsh_im0_reg_n_0_[14] ,\sig_addr_cntr_lsh_im0_reg_n_0_[13] ,\sig_addr_cntr_lsh_im0_reg_n_0_[12] ,\sig_addr_cntr_lsh_im0_reg_n_0_[11] ,\sig_addr_cntr_lsh_im0_reg_n_0_[10] ,\sig_addr_cntr_lsh_im0_reg_n_0_[9] ,\sig_addr_cntr_lsh_im0_reg_n_0_[8] }),
        .O(sig_predict_addr_lsh_im2[15:8]),
        .S({p_1_in,\sig_addr_cntr_lsh_im0_reg_n_0_[14] ,\sig_addr_cntr_lsh_im0_reg_n_0_[13] ,\sig_addr_cntr_lsh_im0_reg_n_0_[12] ,\sig_addr_cntr_lsh_im0_reg_n_0_[11] ,\sig_addr_cntr_lsh_im0_reg_n_0_[10] ,\sig_addr_cntr_lsh_im0_reg_n_0_[9] ,\sig_predict_addr_lsh_ireg3[15]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[1]),
        .Q(sig_predict_addr_lsh_ireg3__0[1]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[2]),
        .Q(sig_predict_addr_lsh_ireg3__0[2]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[3]),
        .Q(sig_predict_addr_lsh_ireg3__0[3]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[4]),
        .Q(sig_predict_addr_lsh_ireg3__0[4]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[5]),
        .Q(sig_predict_addr_lsh_ireg3__0[5]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[6]),
        .Q(sig_predict_addr_lsh_ireg3__0[6]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[7]),
        .Q(sig_predict_addr_lsh_ireg3__0[7]),
        .R(sig_mmap_reset_reg));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \sig_predict_addr_lsh_ireg3_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_4 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_5 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_6 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_7 }),
        .DI(sig_mbaa_addr_cntr_slice_im0),
        .O(sig_predict_addr_lsh_im2[7:0]),
        .S({\sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_5_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_6_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_7_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_8_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[8]),
        .Q(sig_predict_addr_lsh_ireg3__0[8]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[9]),
        .Q(sig_predict_addr_lsh_ireg3__0[9]),
        .R(sig_mmap_reset_reg));
  LUT4 #(
    .INIT(16'hFFEA)) 
    sig_sm_halt_reg_i_1
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ),
        .I1(sig_calc_error_pushed),
        .I2(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I3(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ),
        .O(sig_sm_halt_ns));
  FDSE #(
    .INIT(1'b0)) 
    sig_sm_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_halt_ns),
        .Q(sig_sm_halt_reg),
        .S(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_calc2_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc2_reg_ns),
        .Q(sig_sm_ld_calc2_reg),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_calc3_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc2_reg),
        .Q(sig_sm_ld_calc3_reg),
        .R(sig_mmap_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h40)) 
    sig_sm_pop_input_reg_i_1
       (.I0(sig_calc_error_pushed),
        .I1(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I2(sig_parent_done),
        .O(sig_sm_pop_input_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_pop_input_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_pop_input_reg_ns),
        .Q(sig_sm_pop_input_reg),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[0]),
        .Q(sig_strbgen_addr_ireg2[0]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[1]),
        .Q(sig_strbgen_addr_ireg2[1]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[2]),
        .Q(sig_strbgen_addr_ireg2[2]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[3]),
        .Q(sig_strbgen_addr_ireg2[3]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[4]),
        .Q(sig_strbgen_addr_ireg2[4]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[5]),
        .Q(sig_strbgen_addr_ireg2[5]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[6]),
        .Q(sig_strbgen_addr_ireg2[6]),
        .R(sig_mmap_reset_reg));
  LUT3 #(
    .INIT(8'hEA)) 
    sig_strbgen_bytes_ireg2
       (.I0(sig_mmap_reset_reg),
        .I1(sig_addr_incr_ge_bpdb_im1),
        .I2(sig_sm_ld_calc2_reg),
        .O(sig_strbgen_bytes_ireg2_n_0));
  LUT4 #(
    .INIT(16'hFBF8)) 
    \sig_strbgen_bytes_ireg2[7]_i_1 
       (.I0(sig_strbgen_bytes_im1[7]),
        .I1(sig_sm_ld_calc2_reg),
        .I2(sig_strbgen_bytes_ireg2__0),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[7] ),
        .O(\sig_strbgen_bytes_ireg2[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BB00000000)) 
    \sig_strbgen_bytes_ireg2[7]_i_2 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_bytes_to_mbaa_ireg1[7]),
        .I3(sig_first_xfer_im0),
        .I4(sig_addr_aligned_ireg1),
        .I5(sig_sm_ld_calc2_reg),
        .O(sig_strbgen_bytes_ireg2__0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hFFFB00FB)) 
    sig_strbgen_bytes_ireg2_i_1
       (.I0(sig_addr_aligned_ireg1),
        .I1(sig_first_xfer_im0),
        .I2(sig_bytes_to_mbaa_ireg1[7]),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .O(sig_addr_incr_ge_bpdb_im1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_strbgen_bytes_im1[0]),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .R(sig_strbgen_bytes_ireg2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_strbgen_bytes_im1[1]),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .R(sig_strbgen_bytes_ireg2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_strbgen_bytes_im1[2]),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .R(sig_strbgen_bytes_ireg2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_strbgen_bytes_im1[3]),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .R(sig_strbgen_bytes_ireg2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_strbgen_bytes_im1[4]),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[4] ),
        .R(sig_strbgen_bytes_ireg2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_strbgen_bytes_im1[5]),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[5] ),
        .R(sig_strbgen_bytes_ireg2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_strbgen_bytes_im1[6]),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[6] ),
        .R(sig_strbgen_bytes_ireg2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[7]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[7] ),
        .R(sig_mmap_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_xfer_end_strb_ireg3[100]_i_1 
       (.I0(I_END_STRB_GEN_n_5),
        .I1(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[100]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF80BE82)) 
    \sig_xfer_end_strb_ireg3[101]_i_1 
       (.I0(sig_last_addr_offset_im2[5]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[1]),
        .I3(I_END_STRB_GEN_n_6),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[101]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_xfer_end_strb_ireg3[102]_i_1 
       (.I0(I_END_STRB_GEN_n_0),
        .I1(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[102]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F0F0F0E2)) 
    \sig_xfer_end_strb_ireg3[103]_i_1 
       (.I0(sig_last_addr_offset_im2[5]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(I_END_STRB_GEN_n_6),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[103]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \sig_xfer_end_strb_ireg3[103]_i_2 
       (.I0(sig_finish_addr_offset_ireg2[5]),
        .I1(sig_finish_addr_offset_ireg2[3]),
        .I2(sig_finish_addr_offset_ireg2[1]),
        .I3(sig_finish_addr_offset_ireg2[0]),
        .I4(sig_finish_addr_offset_ireg2[2]),
        .I5(sig_finish_addr_offset_ireg2[4]),
        .O(sig_last_addr_offset_im2[5]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_xfer_end_strb_ireg3[104]_i_1 
       (.I0(I_END_STRB_GEN_n_6),
        .I1(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[104]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAEAAA2)) 
    \sig_xfer_end_strb_ireg3[105]_i_1 
       (.I0(I_END_STRB_GEN_n_6),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .I2(sig_finish_addr_offset_ireg2[1]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .I4(\sig_xfer_end_strb_ireg3[127]_i_2_n_0 ),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[105]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AABEAA82)) 
    \sig_xfer_end_strb_ireg3[106]_i_1 
       (.I0(I_END_STRB_GEN_n_6),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .I4(\sig_xfer_end_strb_ireg3[127]_i_2_n_0 ),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[106]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AFA0AEA2)) 
    \sig_xfer_end_strb_ireg3[107]_i_1 
       (.I0(I_END_STRB_GEN_n_6),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[2]),
        .I3(\sig_xfer_end_strb_ireg3[127]_i_2_n_0 ),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[107]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_xfer_end_strb_ireg3[108]_i_1 
       (.I0(I_END_STRB_GEN_n_4),
        .I1(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[108]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF80BE82)) 
    \sig_xfer_end_strb_ireg3[109]_i_1 
       (.I0(I_END_STRB_GEN_n_6),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[1]),
        .I3(\sig_xfer_end_strb_ireg3[127]_i_2_n_0 ),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[109]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFCF8F8F9FFFFFFFF)) 
    \sig_xfer_end_strb_ireg3[10]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[2]),
        .I1(sig_finish_addr_offset_ireg2[3]),
        .I2(\sig_xfer_end_strb_ireg3[87]_i_2_n_0 ),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B8F0F0E2)) 
    \sig_xfer_end_strb_ireg3[110]_i_1 
       (.I0(I_END_STRB_GEN_n_6),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(\sig_xfer_end_strb_ireg3[127]_i_2_n_0 ),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[110]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F0F0F0E2)) 
    \sig_xfer_end_strb_ireg3[111]_i_1 
       (.I0(I_END_STRB_GEN_n_6),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(\sig_xfer_end_strb_ireg3[127]_i_2_n_0 ),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[111]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_xfer_end_strb_ireg3[112]_i_1 
       (.I0(\sig_xfer_end_strb_ireg3[127]_i_2_n_0 ),
        .I1(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[112]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA2)) 
    \sig_xfer_end_strb_ireg3[113]_i_1 
       (.I0(\sig_xfer_end_strb_ireg3[127]_i_2_n_0 ),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .I2(sig_finish_addr_offset_ireg2[1]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[113]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAA82)) 
    \sig_xfer_end_strb_ireg3[114]_i_1 
       (.I0(\sig_xfer_end_strb_ireg3[127]_i_2_n_0 ),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[114]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAA0AAA2)) 
    \sig_xfer_end_strb_ireg3[115]_i_1 
       (.I0(\sig_xfer_end_strb_ireg3[127]_i_2_n_0 ),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[2]),
        .I3(sig_finish_addr_offset_ireg2[3]),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[115]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAA8882)) 
    \sig_xfer_end_strb_ireg3[116]_i_1 
       (.I0(\sig_xfer_end_strb_ireg3[127]_i_2_n_0 ),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[116]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AA80AA82)) 
    \sig_xfer_end_strb_ireg3[117]_i_1 
       (.I0(\sig_xfer_end_strb_ireg3[127]_i_2_n_0 ),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[1]),
        .I3(sig_finish_addr_offset_ireg2[3]),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[117]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000A8A0A0A2)) 
    \sig_xfer_end_strb_ireg3[118]_i_1 
       (.I0(\sig_xfer_end_strb_ireg3[127]_i_2_n_0 ),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[3]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[118]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000A0A0A0A2)) 
    \sig_xfer_end_strb_ireg3[119]_i_1 
       (.I0(\sig_xfer_end_strb_ireg3[127]_i_2_n_0 ),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[3]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[119]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8F8F9FFFFFFFF)) 
    \sig_xfer_end_strb_ireg3[11]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[2]),
        .I1(sig_finish_addr_offset_ireg2[3]),
        .I2(\sig_xfer_end_strb_ireg3[87]_i_2_n_0 ),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FE010000)) 
    \sig_xfer_end_strb_ireg3[120]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[2]),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .I2(sig_finish_addr_offset_ireg2[1]),
        .I3(sig_finish_addr_offset_ireg2[3]),
        .I4(\sig_xfer_end_strb_ireg3[127]_i_2_n_0 ),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[120]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E000E100)) 
    \sig_xfer_end_strb_ireg3[121]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[2]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[3]),
        .I3(\sig_xfer_end_strb_ireg3[127]_i_2_n_0 ),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[121]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000C0808090)) 
    \sig_xfer_end_strb_ireg3[122]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[2]),
        .I1(sig_finish_addr_offset_ireg2[3]),
        .I2(\sig_xfer_end_strb_ireg3[127]_i_2_n_0 ),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[122]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080808090)) 
    \sig_xfer_end_strb_ireg3[123]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[2]),
        .I1(sig_finish_addr_offset_ireg2[3]),
        .I2(\sig_xfer_end_strb_ireg3[127]_i_2_n_0 ),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[123]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E0000100)) 
    \sig_xfer_end_strb_ireg3[124]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[1]),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .I2(sig_finish_addr_offset_ireg2[2]),
        .I3(\sig_xfer_end_strb_ireg3[127]_i_2_n_0 ),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[124]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080008010)) 
    \sig_xfer_end_strb_ireg3[125]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[1]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(\sig_xfer_end_strb_ireg3[127]_i_2_n_0 ),
        .I3(sig_finish_addr_offset_ireg2[3]),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[125]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000100)) 
    \sig_xfer_end_strb_ireg3[126]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[0]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[3]),
        .I3(\sig_xfer_end_strb_ireg3[127]_i_2_n_0 ),
        .I4(sig_finish_addr_offset_ireg2[2]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[126]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \sig_xfer_end_strb_ireg3[127]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[0]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(\sig_xfer_end_strb_ireg3[127]_i_2_n_0 ),
        .I3(sig_finish_addr_offset_ireg2[3]),
        .I4(sig_finish_addr_offset_ireg2[1]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[127]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA800000001)) 
    \sig_xfer_end_strb_ireg3[127]_i_2 
       (.I0(sig_finish_addr_offset_ireg2[5]),
        .I1(sig_finish_addr_offset_ireg2[3]),
        .I2(sig_finish_addr_offset_ireg2[1]),
        .I3(sig_finish_addr_offset_ireg2[0]),
        .I4(sig_finish_addr_offset_ireg2[2]),
        .I5(sig_finish_addr_offset_ireg2[4]),
        .O(\sig_xfer_end_strb_ireg3[127]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \sig_xfer_end_strb_ireg3[127]_i_3 
       (.I0(sig_finish_addr_offset_ireg2[5]),
        .I1(\sig_xfer_end_strb_ireg3[127]_i_4_n_0 ),
        .I2(sig_finish_addr_offset_ireg2[6]),
        .O(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \sig_xfer_end_strb_ireg3[127]_i_4 
       (.I0(sig_finish_addr_offset_ireg2[3]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .I4(sig_finish_addr_offset_ireg2[4]),
        .O(\sig_xfer_end_strb_ireg3[127]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hECECECCDFFFFFFFF)) 
    \sig_xfer_end_strb_ireg3[12]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[3]),
        .I1(\sig_xfer_end_strb_ireg3[87]_i_2_n_0 ),
        .I2(sig_finish_addr_offset_ireg2[2]),
        .I3(sig_finish_addr_offset_ireg2[0]),
        .I4(sig_finish_addr_offset_ireg2[1]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hECCCECCDFFFFFFFF)) 
    \sig_xfer_end_strb_ireg3[13]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[3]),
        .I1(\sig_xfer_end_strb_ireg3[87]_i_2_n_0 ),
        .I2(sig_finish_addr_offset_ireg2[2]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hECCCCCCDFFFFFFFF)) 
    \sig_xfer_end_strb_ireg3[14]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[3]),
        .I1(\sig_xfer_end_strb_ireg3[87]_i_2_n_0 ),
        .I2(sig_finish_addr_offset_ireg2[2]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCDFFFFFFFF)) 
    \sig_xfer_end_strb_ireg3[15]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[3]),
        .I1(\sig_xfer_end_strb_ireg3[87]_i_2_n_0 ),
        .I2(sig_finish_addr_offset_ireg2[2]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sig_xfer_end_strb_ireg3[16]_i_1 
       (.I0(\sig_xfer_end_strb_ireg3[87]_i_2_n_0 ),
        .I1(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAEAAA2FFFFFFFF)) 
    \sig_xfer_end_strb_ireg3[17]_i_1 
       (.I0(\sig_xfer_end_strb_ireg3[87]_i_2_n_0 ),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .I2(sig_finish_addr_offset_ireg2[1]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .I4(I_END_STRB_GEN_n_9),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAABEAA82FFFFFFFF)) 
    \sig_xfer_end_strb_ireg3[18]_i_1 
       (.I0(\sig_xfer_end_strb_ireg3[87]_i_2_n_0 ),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .I4(I_END_STRB_GEN_n_9),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0AEA2FFFFFFFF)) 
    \sig_xfer_end_strb_ireg3[19]_i_1 
       (.I0(\sig_xfer_end_strb_ireg3[87]_i_2_n_0 ),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[2]),
        .I3(I_END_STRB_GEN_n_9),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    \sig_xfer_end_strb_ireg3[1]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[0]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(\sig_xfer_end_strb_ireg3[87]_i_2_n_0 ),
        .I3(sig_finish_addr_offset_ireg2[3]),
        .I4(sig_finish_addr_offset_ireg2[1]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sig_xfer_end_strb_ireg3[20]_i_1 
       (.I0(I_END_STRB_GEN_n_8),
        .I1(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BE82FFFFFFFF)) 
    \sig_xfer_end_strb_ireg3[21]_i_1 
       (.I0(\sig_xfer_end_strb_ireg3[87]_i_2_n_0 ),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[1]),
        .I3(I_END_STRB_GEN_n_9),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8F0F0E2FFFFFFFF)) 
    \sig_xfer_end_strb_ireg3[22]_i_1 
       (.I0(\sig_xfer_end_strb_ireg3[87]_i_2_n_0 ),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(I_END_STRB_GEN_n_9),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0E2FFFFFFFF)) 
    \sig_xfer_end_strb_ireg3[23]_i_1 
       (.I0(\sig_xfer_end_strb_ireg3[87]_i_2_n_0 ),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(I_END_STRB_GEN_n_9),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sig_xfer_end_strb_ireg3[24]_i_1 
       (.I0(I_END_STRB_GEN_n_9),
        .I1(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAEAAA2FFFFFFFF)) 
    \sig_xfer_end_strb_ireg3[25]_i_1 
       (.I0(I_END_STRB_GEN_n_9),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .I2(sig_finish_addr_offset_ireg2[1]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .I4(sig_last_addr_offset_im2[5]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sig_xfer_end_strb_ireg3[26]_i_1 
       (.I0(I_END_STRB_GEN_n_3),
        .I1(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0AEA2FFFFFFFF)) 
    \sig_xfer_end_strb_ireg3[27]_i_1 
       (.I0(I_END_STRB_GEN_n_9),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[2]),
        .I3(sig_last_addr_offset_im2[5]),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sig_xfer_end_strb_ireg3[28]_i_1 
       (.I0(I_END_STRB_GEN_n_7),
        .I1(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BE82FFFFFFFF)) 
    \sig_xfer_end_strb_ireg3[29]_i_1 
       (.I0(I_END_STRB_GEN_n_9),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[1]),
        .I3(sig_last_addr_offset_im2[5]),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF9FFFFFFFF)) 
    \sig_xfer_end_strb_ireg3[2]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[0]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[3]),
        .I3(\sig_xfer_end_strb_ireg3[87]_i_2_n_0 ),
        .I4(sig_finish_addr_offset_ireg2[2]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sig_xfer_end_strb_ireg3[30]_i_1 
       (.I0(I_END_STRB_GEN_n_2),
        .I1(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0E2FFFFFFFF)) 
    \sig_xfer_end_strb_ireg3[31]_i_1 
       (.I0(I_END_STRB_GEN_n_9),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_last_addr_offset_im2[5]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sig_xfer_end_strb_ireg3[32]_i_1 
       (.I0(\sig_xfer_end_strb_ireg3[96]_i_2_n_0 ),
        .I1(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[32]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAEAAA2FFFFFFFF)) 
    \sig_xfer_end_strb_ireg3[33]_i_1 
       (.I0(sig_last_addr_offset_im2[5]),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .I2(sig_finish_addr_offset_ireg2[1]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .I4(I_END_STRB_GEN_n_6),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[33]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sig_xfer_end_strb_ireg3[34]_i_1 
       (.I0(I_END_STRB_GEN_n_1),
        .I1(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[34]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0AEA2FFFFFFFF)) 
    \sig_xfer_end_strb_ireg3[35]_i_1 
       (.I0(sig_last_addr_offset_im2[5]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[2]),
        .I3(I_END_STRB_GEN_n_6),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[35]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sig_xfer_end_strb_ireg3[36]_i_1 
       (.I0(I_END_STRB_GEN_n_5),
        .I1(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[36]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BE82FFFFFFFF)) 
    \sig_xfer_end_strb_ireg3[37]_i_1 
       (.I0(sig_last_addr_offset_im2[5]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[1]),
        .I3(I_END_STRB_GEN_n_6),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[37]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sig_xfer_end_strb_ireg3[38]_i_1 
       (.I0(I_END_STRB_GEN_n_0),
        .I1(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[38]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0E2FFFFFFFF)) 
    \sig_xfer_end_strb_ireg3[39]_i_1 
       (.I0(sig_last_addr_offset_im2[5]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(I_END_STRB_GEN_n_6),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[39]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFCFFFDFFFFFFFF)) 
    \sig_xfer_end_strb_ireg3[3]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[1]),
        .I1(sig_finish_addr_offset_ireg2[3]),
        .I2(\sig_xfer_end_strb_ireg3[87]_i_2_n_0 ),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sig_xfer_end_strb_ireg3[40]_i_1 
       (.I0(I_END_STRB_GEN_n_6),
        .I1(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[40]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAEAAA2FFFFFFFF)) 
    \sig_xfer_end_strb_ireg3[41]_i_1 
       (.I0(I_END_STRB_GEN_n_6),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .I2(sig_finish_addr_offset_ireg2[1]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .I4(\sig_xfer_end_strb_ireg3[127]_i_2_n_0 ),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[41]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAABEAA82FFFFFFFF)) 
    \sig_xfer_end_strb_ireg3[42]_i_1 
       (.I0(I_END_STRB_GEN_n_6),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .I4(\sig_xfer_end_strb_ireg3[127]_i_2_n_0 ),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[42]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0AEA2FFFFFFFF)) 
    \sig_xfer_end_strb_ireg3[43]_i_1 
       (.I0(I_END_STRB_GEN_n_6),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[2]),
        .I3(\sig_xfer_end_strb_ireg3[127]_i_2_n_0 ),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[43]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sig_xfer_end_strb_ireg3[44]_i_1 
       (.I0(I_END_STRB_GEN_n_4),
        .I1(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[44]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BE82FFFFFFFF)) 
    \sig_xfer_end_strb_ireg3[45]_i_1 
       (.I0(I_END_STRB_GEN_n_6),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[1]),
        .I3(\sig_xfer_end_strb_ireg3[127]_i_2_n_0 ),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[45]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8F0F0E2FFFFFFFF)) 
    \sig_xfer_end_strb_ireg3[46]_i_1 
       (.I0(I_END_STRB_GEN_n_6),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(\sig_xfer_end_strb_ireg3[127]_i_2_n_0 ),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[46]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0E2FFFFFFFF)) 
    \sig_xfer_end_strb_ireg3[47]_i_1 
       (.I0(I_END_STRB_GEN_n_6),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(\sig_xfer_end_strb_ireg3[127]_i_2_n_0 ),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[47]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sig_xfer_end_strb_ireg3[48]_i_1 
       (.I0(\sig_xfer_end_strb_ireg3[127]_i_2_n_0 ),
        .I1(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[48]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA2FFFFFFFF)) 
    \sig_xfer_end_strb_ireg3[49]_i_1 
       (.I0(\sig_xfer_end_strb_ireg3[127]_i_2_n_0 ),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .I2(sig_finish_addr_offset_ireg2[1]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[49]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFE1FFFFFFFF)) 
    \sig_xfer_end_strb_ireg3[4]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[1]),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .I2(sig_finish_addr_offset_ireg2[2]),
        .I3(\sig_xfer_end_strb_ireg3[87]_i_2_n_0 ),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA82FFFFFFFF)) 
    \sig_xfer_end_strb_ireg3[50]_i_1 
       (.I0(\sig_xfer_end_strb_ireg3[127]_i_2_n_0 ),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[50]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA0AAA2FFFFFFFF)) 
    \sig_xfer_end_strb_ireg3[51]_i_1 
       (.I0(\sig_xfer_end_strb_ireg3[127]_i_2_n_0 ),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[2]),
        .I3(sig_finish_addr_offset_ireg2[3]),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[51]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA8882FFFFFFFF)) 
    \sig_xfer_end_strb_ireg3[52]_i_1 
       (.I0(\sig_xfer_end_strb_ireg3[127]_i_2_n_0 ),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[52]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA80AA82FFFFFFFF)) 
    \sig_xfer_end_strb_ireg3[53]_i_1 
       (.I0(\sig_xfer_end_strb_ireg3[127]_i_2_n_0 ),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[1]),
        .I3(sig_finish_addr_offset_ireg2[3]),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[53]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA8A0A0A2FFFFFFFF)) 
    \sig_xfer_end_strb_ireg3[54]_i_1 
       (.I0(\sig_xfer_end_strb_ireg3[127]_i_2_n_0 ),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[3]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[54]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A0A2FFFFFFFF)) 
    \sig_xfer_end_strb_ireg3[55]_i_1 
       (.I0(\sig_xfer_end_strb_ireg3[127]_i_2_n_0 ),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[3]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[55]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE010000FFFFFFFF)) 
    \sig_xfer_end_strb_ireg3[56]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[2]),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .I2(sig_finish_addr_offset_ireg2[1]),
        .I3(sig_finish_addr_offset_ireg2[3]),
        .I4(\sig_xfer_end_strb_ireg3[127]_i_2_n_0 ),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[56]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE000E100FFFFFFFF)) 
    \sig_xfer_end_strb_ireg3[57]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[2]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[3]),
        .I3(\sig_xfer_end_strb_ireg3[127]_i_2_n_0 ),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[57]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hC0808090FFFFFFFF)) 
    \sig_xfer_end_strb_ireg3[58]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[2]),
        .I1(sig_finish_addr_offset_ireg2[3]),
        .I2(\sig_xfer_end_strb_ireg3[127]_i_2_n_0 ),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[58]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80808090FFFFFFFF)) 
    \sig_xfer_end_strb_ireg3[59]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[2]),
        .I1(sig_finish_addr_offset_ireg2[3]),
        .I2(\sig_xfer_end_strb_ireg3[127]_i_2_n_0 ),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[59]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8FFF9FFFFFFFF)) 
    \sig_xfer_end_strb_ireg3[5]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[1]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(\sig_xfer_end_strb_ireg3[87]_i_2_n_0 ),
        .I3(sig_finish_addr_offset_ireg2[3]),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE0000100FFFFFFFF)) 
    \sig_xfer_end_strb_ireg3[60]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[1]),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .I2(sig_finish_addr_offset_ireg2[2]),
        .I3(\sig_xfer_end_strb_ireg3[127]_i_2_n_0 ),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[60]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80008010FFFFFFFF)) 
    \sig_xfer_end_strb_ireg3[61]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[1]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(\sig_xfer_end_strb_ireg3[127]_i_2_n_0 ),
        .I3(sig_finish_addr_offset_ireg2[3]),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[61]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80000100FFFFFFFF)) 
    \sig_xfer_end_strb_ireg3[62]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[0]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[3]),
        .I3(\sig_xfer_end_strb_ireg3[127]_i_2_n_0 ),
        .I4(sig_finish_addr_offset_ireg2[2]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[62]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000010FFFFFFFF)) 
    \sig_xfer_end_strb_ireg3[63]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[0]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(\sig_xfer_end_strb_ireg3[127]_i_2_n_0 ),
        .I3(sig_finish_addr_offset_ireg2[3]),
        .I4(sig_finish_addr_offset_ireg2[1]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[63]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_xfer_end_strb_ireg3[64]_i_1 
       (.I0(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(sig_last_addr_offset_im2[6]));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFD)) 
    \sig_xfer_end_strb_ireg3[65]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[0]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(\sig_xfer_end_strb_ireg3[87]_i_2_n_0 ),
        .I3(sig_finish_addr_offset_ireg2[3]),
        .I4(sig_finish_addr_offset_ireg2[1]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[65]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFF9)) 
    \sig_xfer_end_strb_ireg3[66]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[0]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[3]),
        .I3(\sig_xfer_end_strb_ireg3[87]_i_2_n_0 ),
        .I4(sig_finish_addr_offset_ireg2[2]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[66]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFCFFFD)) 
    \sig_xfer_end_strb_ireg3[67]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[1]),
        .I1(sig_finish_addr_offset_ireg2[3]),
        .I2(\sig_xfer_end_strb_ireg3[87]_i_2_n_0 ),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[67]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFE1)) 
    \sig_xfer_end_strb_ireg3[68]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[1]),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .I2(sig_finish_addr_offset_ireg2[2]),
        .I3(\sig_xfer_end_strb_ireg3[87]_i_2_n_0 ),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[68]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF8FFF9)) 
    \sig_xfer_end_strb_ireg3[69]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[1]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(\sig_xfer_end_strb_ireg3[87]_i_2_n_0 ),
        .I3(sig_finish_addr_offset_ireg2[3]),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[69]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFCFCFDFFFFFFFF)) 
    \sig_xfer_end_strb_ireg3[6]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[2]),
        .I1(\sig_xfer_end_strb_ireg3[87]_i_2_n_0 ),
        .I2(sig_finish_addr_offset_ireg2[3]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEFCFCFD)) 
    \sig_xfer_end_strb_ireg3[70]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[2]),
        .I1(\sig_xfer_end_strb_ireg3[87]_i_2_n_0 ),
        .I2(sig_finish_addr_offset_ireg2[3]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[70]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FCFCFCFD)) 
    \sig_xfer_end_strb_ireg3[71]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[2]),
        .I1(\sig_xfer_end_strb_ireg3[87]_i_2_n_0 ),
        .I2(sig_finish_addr_offset_ireg2[3]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[71]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFE01)) 
    \sig_xfer_end_strb_ireg3[72]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[2]),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .I2(sig_finish_addr_offset_ireg2[1]),
        .I3(sig_finish_addr_offset_ireg2[3]),
        .I4(\sig_xfer_end_strb_ireg3[87]_i_2_n_0 ),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[72]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE0FFE1)) 
    \sig_xfer_end_strb_ireg3[73]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[2]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[3]),
        .I3(\sig_xfer_end_strb_ireg3[87]_i_2_n_0 ),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[73]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FCF8F8F9)) 
    \sig_xfer_end_strb_ireg3[74]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[2]),
        .I1(sig_finish_addr_offset_ireg2[3]),
        .I2(\sig_xfer_end_strb_ireg3[87]_i_2_n_0 ),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[74]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8F8F8F9)) 
    \sig_xfer_end_strb_ireg3[75]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[2]),
        .I1(sig_finish_addr_offset_ireg2[3]),
        .I2(\sig_xfer_end_strb_ireg3[87]_i_2_n_0 ),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[75]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000ECECECCD)) 
    \sig_xfer_end_strb_ireg3[76]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[3]),
        .I1(\sig_xfer_end_strb_ireg3[87]_i_2_n_0 ),
        .I2(sig_finish_addr_offset_ireg2[2]),
        .I3(sig_finish_addr_offset_ireg2[0]),
        .I4(sig_finish_addr_offset_ireg2[1]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[76]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000ECCCECCD)) 
    \sig_xfer_end_strb_ireg3[77]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[3]),
        .I1(\sig_xfer_end_strb_ireg3[87]_i_2_n_0 ),
        .I2(sig_finish_addr_offset_ireg2[2]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[77]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000ECCCCCCD)) 
    \sig_xfer_end_strb_ireg3[78]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[3]),
        .I1(\sig_xfer_end_strb_ireg3[87]_i_2_n_0 ),
        .I2(sig_finish_addr_offset_ireg2[2]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[78]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCCCCCCD)) 
    \sig_xfer_end_strb_ireg3[79]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[3]),
        .I1(\sig_xfer_end_strb_ireg3[87]_i_2_n_0 ),
        .I2(sig_finish_addr_offset_ireg2[2]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[79]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFCFDFFFFFFFF)) 
    \sig_xfer_end_strb_ireg3[7]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[2]),
        .I1(\sig_xfer_end_strb_ireg3[87]_i_2_n_0 ),
        .I2(sig_finish_addr_offset_ireg2[3]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_xfer_end_strb_ireg3[80]_i_1 
       (.I0(\sig_xfer_end_strb_ireg3[87]_i_2_n_0 ),
        .I1(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[80]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAEAAA2)) 
    \sig_xfer_end_strb_ireg3[81]_i_1 
       (.I0(\sig_xfer_end_strb_ireg3[87]_i_2_n_0 ),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .I2(sig_finish_addr_offset_ireg2[1]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .I4(I_END_STRB_GEN_n_9),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[81]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AABEAA82)) 
    \sig_xfer_end_strb_ireg3[82]_i_1 
       (.I0(\sig_xfer_end_strb_ireg3[87]_i_2_n_0 ),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .I4(I_END_STRB_GEN_n_9),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[82]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AFA0AEA2)) 
    \sig_xfer_end_strb_ireg3[83]_i_1 
       (.I0(\sig_xfer_end_strb_ireg3[87]_i_2_n_0 ),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[2]),
        .I3(I_END_STRB_GEN_n_9),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[83]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_xfer_end_strb_ireg3[84]_i_1 
       (.I0(I_END_STRB_GEN_n_8),
        .I1(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[84]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF80BE82)) 
    \sig_xfer_end_strb_ireg3[85]_i_1 
       (.I0(\sig_xfer_end_strb_ireg3[87]_i_2_n_0 ),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[1]),
        .I3(I_END_STRB_GEN_n_9),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[85]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B8F0F0E2)) 
    \sig_xfer_end_strb_ireg3[86]_i_1 
       (.I0(\sig_xfer_end_strb_ireg3[87]_i_2_n_0 ),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(I_END_STRB_GEN_n_9),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[86]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F0F0F0E2)) 
    \sig_xfer_end_strb_ireg3[87]_i_1 
       (.I0(\sig_xfer_end_strb_ireg3[87]_i_2_n_0 ),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(I_END_STRB_GEN_n_9),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[87]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAB)) 
    \sig_xfer_end_strb_ireg3[87]_i_2 
       (.I0(sig_finish_addr_offset_ireg2[5]),
        .I1(sig_finish_addr_offset_ireg2[3]),
        .I2(sig_finish_addr_offset_ireg2[1]),
        .I3(sig_finish_addr_offset_ireg2[0]),
        .I4(sig_finish_addr_offset_ireg2[2]),
        .I5(sig_finish_addr_offset_ireg2[4]),
        .O(\sig_xfer_end_strb_ireg3[87]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_xfer_end_strb_ireg3[88]_i_1 
       (.I0(I_END_STRB_GEN_n_9),
        .I1(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[88]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAEAAA2)) 
    \sig_xfer_end_strb_ireg3[89]_i_1 
       (.I0(I_END_STRB_GEN_n_9),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .I2(sig_finish_addr_offset_ireg2[1]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .I4(sig_last_addr_offset_im2[5]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[89]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFE01FFFFFFFF)) 
    \sig_xfer_end_strb_ireg3[8]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[2]),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .I2(sig_finish_addr_offset_ireg2[1]),
        .I3(sig_finish_addr_offset_ireg2[3]),
        .I4(\sig_xfer_end_strb_ireg3[87]_i_2_n_0 ),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_xfer_end_strb_ireg3[90]_i_1 
       (.I0(I_END_STRB_GEN_n_3),
        .I1(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[90]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AFA0AEA2)) 
    \sig_xfer_end_strb_ireg3[91]_i_1 
       (.I0(I_END_STRB_GEN_n_9),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[2]),
        .I3(sig_last_addr_offset_im2[5]),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[91]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_xfer_end_strb_ireg3[92]_i_1 
       (.I0(I_END_STRB_GEN_n_7),
        .I1(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[92]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF80BE82)) 
    \sig_xfer_end_strb_ireg3[93]_i_1 
       (.I0(I_END_STRB_GEN_n_9),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[1]),
        .I3(sig_last_addr_offset_im2[5]),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[93]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_xfer_end_strb_ireg3[94]_i_1 
       (.I0(I_END_STRB_GEN_n_2),
        .I1(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[94]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F0F0F0E2)) 
    \sig_xfer_end_strb_ireg3[95]_i_1 
       (.I0(I_END_STRB_GEN_n_9),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_last_addr_offset_im2[5]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[95]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sig_xfer_end_strb_ireg3[96]_i_1 
       (.I0(\sig_xfer_end_strb_ireg3[96]_i_2_n_0 ),
        .I1(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[96]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \sig_xfer_end_strb_ireg3[96]_i_2 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .I5(sig_finish_addr_offset_ireg2[5]),
        .O(\sig_xfer_end_strb_ireg3[96]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAEAAA2)) 
    \sig_xfer_end_strb_ireg3[97]_i_1 
       (.I0(sig_last_addr_offset_im2[5]),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .I2(sig_finish_addr_offset_ireg2[1]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .I4(I_END_STRB_GEN_n_6),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[97]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_xfer_end_strb_ireg3[98]_i_1 
       (.I0(I_END_STRB_GEN_n_1),
        .I1(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[98]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AFA0AEA2)) 
    \sig_xfer_end_strb_ireg3[99]_i_1 
       (.I0(sig_last_addr_offset_im2[5]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[2]),
        .I3(I_END_STRB_GEN_n_6),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[99]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFE0FFE1FFFFFFFF)) 
    \sig_xfer_end_strb_ireg3[9]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[2]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[3]),
        .I3(\sig_xfer_end_strb_ireg3[87]_i_2_n_0 ),
        .I4(sig_finish_addr_offset_ireg2[0]),
        .I5(\sig_xfer_end_strb_ireg3[127]_i_3_n_0 ),
        .O(\sig_xfer_end_strb_ireg3[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(1'b1),
        .Q(sig_xfer_end_strb_ireg3[0]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[100] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[100]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[100]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[101] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[101]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[101]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[102] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[102]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[102]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[103] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[103]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[103]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[104] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[104]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[104]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[105] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[105]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[105]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[106] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[106]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[106]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[107] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[107]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[107]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[108] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[108]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[108]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[109] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[109]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[109]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[10]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[10]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[110] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[110]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[110]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[111] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[111]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[111]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[112] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[112]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[112]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[113] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[113]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[113]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[114] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[114]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[114]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[115] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[115]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[115]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[116] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[116]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[116]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[117] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[117]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[117]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[118] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[118]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[118]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[119] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[119]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[119]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[11]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[11]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[120] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[120]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[120]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[121] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[121]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[121]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[122] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[122]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[122]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[123] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[123]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[123]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[124] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[124]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[124]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[125] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[125]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[125]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[126] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[126]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[126]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[127] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[127]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[127]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[12]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[12]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[13]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[13]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[14]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[14]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[15]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[15]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[16]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[16]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[17]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[17]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[18]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[18]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[19]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[19]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[1]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[1]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[20]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[20]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[21]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[21]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[22]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[22]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[23]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[23]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[24]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[24]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[25]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[25]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[26]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[26]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[27]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[27]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[28]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[28]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[29]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[29]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[2]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[2]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[30]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[30]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[31]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[31]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[32] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[32]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[32]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[33] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[33]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[33]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[34] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[34]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[34]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[35] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[35]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[35]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[36] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[36]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[36]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[37] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[37]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[37]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[38] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[38]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[38]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[39] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[39]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[39]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[3]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[3]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[40] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[40]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[40]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[41] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[41]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[41]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[42] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[42]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[42]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[43] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[43]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[43]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[44] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[44]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[44]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[45] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[45]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[45]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[46] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[46]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[46]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[47] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[47]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[47]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[48] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[48]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[48]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[49] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[49]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[49]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[4]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[4]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[50] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[50]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[50]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[51] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[51]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[51]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[52] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[52]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[52]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[53] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[53]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[53]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[54] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[54]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[54]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[55] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[55]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[55]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[56] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[56]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[56]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[57] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[57]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[57]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[58] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[58]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[58]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[59] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[59]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[59]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[5]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[5]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[60] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[60]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[60]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[61] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[61]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[61]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[62] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[62]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[62]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[63] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[63]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[63]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[64] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_last_addr_offset_im2[6]),
        .Q(sig_xfer_end_strb_ireg3[64]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[65] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[65]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[65]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[66] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[66]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[66]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[67] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[67]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[67]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[68] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[68]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[68]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[69] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[69]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[69]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[6]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[6]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[70] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[70]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[70]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[71] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[71]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[71]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[72] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[72]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[72]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[73] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[73]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[73]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[74] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[74]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[74]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[75] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[75]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[75]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[76] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[76]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[76]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[77] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[77]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[77]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[78] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[78]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[78]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[79] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[79]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[79]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[7]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[7]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[80] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[80]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[80]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[81] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[81]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[81]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[82] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[82]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[82]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[83] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[83]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[83]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[84] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[84]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[84]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[85] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[85]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[85]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[86] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[86]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[86]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[87] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[87]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[87]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[88] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[88]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[88]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[89] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[89]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[89]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[8]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[8]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[90] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[90]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[90]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[91] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[91]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[91]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[92] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[92]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[92]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[93] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[93]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[93]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[94] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[94]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[94]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[95] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[95]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[95]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[96] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[96]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[96]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[97] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[97]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[97]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[98] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[98]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[98]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[99] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[99]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[99]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[9]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[9]),
        .R(sig_mmap_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    sig_xfer_len_eq_0_ireg3_i_1
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .I1(\INFERRED_GEN.data_reg[3][22]_srl4_i_2_n_0 ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[7] ),
        .O(sig_xfer_len_eq_0_im2));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_len_eq_0_ireg3_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_len_eq_0_im2),
        .Q(sig_xfer_len_eq_0_ireg3),
        .R(sig_mmap_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'hBFBA)) 
    sig_xfer_reg_empty_i_1
       (.I0(sig_mmap_reset_reg),
        .I1(sig_ld_xfer_reg),
        .I2(sig_xfer_reg_empty),
        .I3(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .O(sig_xfer_reg_empty_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_xfer_reg_empty_i_1_n_0),
        .Q(sig_xfer_reg_empty),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sig_xfer_strt_strb_ireg3[112]_i_2 
       (.I0(sig_strbgen_addr_ireg2[4]),
        .I1(sig_strbgen_addr_ireg2[5]),
        .O(\sig_xfer_strt_strb_ireg3[112]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6669666699969999)) 
    \sig_xfer_strt_strb_ireg3[113]_i_3 
       (.I0(\sig_xfer_strt_strb_ireg3[127]_i_14_n_0 ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[4] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I4(\sig_xfer_strt_strb_ireg3[113]_i_7_n_0 ),
        .I5(sig_strbgen_addr_ireg2[4]),
        .O(\sig_xfer_strt_strb_ireg3[113]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2D4BB42DD2B44BD2)) 
    \sig_xfer_strt_strb_ireg3[113]_i_4 
       (.I0(sig_strbgen_addr_ireg2[4]),
        .I1(\sig_xfer_strt_strb_ireg3[127]_i_14_n_0 ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[5] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[4] ),
        .I4(\sig_xfer_strt_strb_ireg3[127]_i_13_n_0 ),
        .I5(sig_strbgen_addr_ireg2[5]),
        .O(\sig_xfer_strt_strb_ireg3[113]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA9AAAA)) 
    \sig_xfer_strt_strb_ireg3[113]_i_5 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[6] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[5] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I4(\sig_xfer_strt_strb_ireg3[113]_i_7_n_0 ),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[4] ),
        .O(\sig_xfer_strt_strb_ireg3[113]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \sig_xfer_strt_strb_ireg3[113]_i_6 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[7] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[6] ),
        .I2(\sig_xfer_strt_strb_ireg3[127]_i_6_n_0 ),
        .O(\sig_xfer_strt_strb_ireg3[113]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055555554)) 
    \sig_xfer_strt_strb_ireg3[113]_i_7 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[7] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[6] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[4] ),
        .I4(\sig_xfer_strt_strb_ireg3[127]_i_17_n_0 ),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .O(\sig_xfer_strt_strb_ireg3[113]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB68A75B6)) 
    \sig_xfer_strt_strb_ireg3[127]_i_10 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[7] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[6] ),
        .I2(\sig_xfer_strt_strb_ireg3[127]_i_6_n_0 ),
        .I3(sig_strbgen_addr_ireg2[6]),
        .I4(\sig_xfer_strt_strb_ireg3[127]_i_7_n_0 ),
        .I5(\sig_xfer_strt_strb_ireg3[127]_i_16_n_0 ),
        .O(\sig_xfer_strt_strb_ireg3[127]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h56A9)) 
    \sig_xfer_strt_strb_ireg3[127]_i_11 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I1(sig_strbgen_addr_ireg2[0]),
        .I2(\sig_xfer_strt_strb_ireg3[127]_i_12_n_0 ),
        .I3(sig_strbgen_addr_ireg2[1]),
        .O(\sig_xfer_strt_strb_ireg3[127]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \sig_xfer_strt_strb_ireg3[127]_i_12 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I1(\sig_xfer_strt_strb_ireg3[127]_i_17_n_0 ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[4] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[6] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[7] ),
        .O(\sig_xfer_strt_strb_ireg3[127]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \sig_xfer_strt_strb_ireg3[127]_i_13 
       (.I0(\sig_xfer_strt_strb_ireg3[127]_i_12_n_0 ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .O(\sig_xfer_strt_strb_ireg3[127]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h41006541E765FFE7)) 
    \sig_xfer_strt_strb_ireg3[127]_i_14 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I2(\sig_xfer_strt_strb_ireg3[113]_i_7_n_0 ),
        .I3(\sig_xfer_strt_strb_ireg3[127]_i_18_n_0 ),
        .I4(sig_strbgen_addr_ireg2[2]),
        .I5(sig_strbgen_addr_ireg2[3]),
        .O(\sig_xfer_strt_strb_ireg3[127]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h6666666999999996)) 
    \sig_xfer_strt_strb_ireg3[127]_i_15 
       (.I0(\sig_xfer_strt_strb_ireg3[127]_i_19_n_0 ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I4(\sig_xfer_strt_strb_ireg3[127]_i_12_n_0 ),
        .I5(sig_strbgen_addr_ireg2[3]),
        .O(\sig_xfer_strt_strb_ireg3[127]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hA5870F1E5A78F0E1)) 
    \sig_xfer_strt_strb_ireg3[127]_i_16 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(sig_strbgen_addr_ireg2[0]),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I3(\sig_xfer_strt_strb_ireg3[127]_i_12_n_0 ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I5(sig_strbgen_addr_ireg2[2]),
        .O(\sig_xfer_strt_strb_ireg3[127]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sig_xfer_strt_strb_ireg3[127]_i_17 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[5] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .O(\sig_xfer_strt_strb_ireg3[127]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h55552252FFFFBBFB)) 
    \sig_xfer_strt_strb_ireg3[127]_i_18 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I1(sig_strbgen_addr_ireg2[0]),
        .I2(\sig_xfer_strt_strb_ireg3[127]_i_20_n_0 ),
        .I3(\sig_xfer_strt_strb_ireg3[127]_i_17_n_0 ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I5(sig_strbgen_addr_ireg2[1]),
        .O(\sig_xfer_strt_strb_ireg3[127]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h11045546776EFFEF)) 
    \sig_xfer_strt_strb_ireg3[127]_i_19 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(\sig_xfer_strt_strb_ireg3[127]_i_12_n_0 ),
        .I4(sig_strbgen_addr_ireg2[1]),
        .I5(sig_strbgen_addr_ireg2[2]),
        .O(\sig_xfer_strt_strb_ireg3[127]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hB68A75B6FFFFFFFF)) 
    \sig_xfer_strt_strb_ireg3[127]_i_2 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[7] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[6] ),
        .I2(\sig_xfer_strt_strb_ireg3[127]_i_6_n_0 ),
        .I3(sig_strbgen_addr_ireg2[6]),
        .I4(\sig_xfer_strt_strb_ireg3[127]_i_7_n_0 ),
        .I5(\sig_xfer_strt_strb_ireg3[127]_i_8_n_0 ),
        .O(\sig_xfer_strt_strb_ireg3[127]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \sig_xfer_strt_strb_ireg3[127]_i_20 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[4] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[6] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[7] ),
        .O(\sig_xfer_strt_strb_ireg3[127]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB68A75B6)) 
    \sig_xfer_strt_strb_ireg3[127]_i_4 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[7] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[6] ),
        .I2(\sig_xfer_strt_strb_ireg3[127]_i_6_n_0 ),
        .I3(sig_strbgen_addr_ireg2[6]),
        .I4(\sig_xfer_strt_strb_ireg3[127]_i_7_n_0 ),
        .I5(\sig_xfer_strt_strb_ireg3[127]_i_11_n_0 ),
        .O(\sig_xfer_strt_strb_ireg3[127]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hE7FE7DF7)) 
    \sig_xfer_strt_strb_ireg3[127]_i_5 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[7] ),
        .I1(sig_strbgen_addr_ireg2[6]),
        .I2(\sig_xfer_strt_strb_ireg3[127]_i_6_n_0 ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[6] ),
        .I4(\sig_xfer_strt_strb_ireg3[127]_i_7_n_0 ),
        .O(\sig_xfer_strt_strb_ireg3[127]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sig_xfer_strt_strb_ireg3[127]_i_6 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[4] ),
        .I1(\sig_xfer_strt_strb_ireg3[127]_i_12_n_0 ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[5] ),
        .O(\sig_xfer_strt_strb_ireg3[127]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h41006541E765FFE7)) 
    \sig_xfer_strt_strb_ireg3[127]_i_7 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[5] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[4] ),
        .I2(\sig_xfer_strt_strb_ireg3[127]_i_13_n_0 ),
        .I3(\sig_xfer_strt_strb_ireg3[127]_i_14_n_0 ),
        .I4(sig_strbgen_addr_ireg2[4]),
        .I5(sig_strbgen_addr_ireg2[5]),
        .O(\sig_xfer_strt_strb_ireg3[127]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sig_xfer_strt_strb_ireg3[127]_i_8 
       (.I0(sig_strbgen_addr_ireg2[0]),
        .I1(\sig_xfer_strt_strb_ireg3[127]_i_12_n_0 ),
        .O(\sig_xfer_strt_strb_ireg3[127]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB68A75B6)) 
    \sig_xfer_strt_strb_ireg3[127]_i_9 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[7] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[6] ),
        .I2(\sig_xfer_strt_strb_ireg3[127]_i_6_n_0 ),
        .I3(sig_strbgen_addr_ireg2[6]),
        .I4(\sig_xfer_strt_strb_ireg3[127]_i_7_n_0 ),
        .I5(\sig_xfer_strt_strb_ireg3[127]_i_15_n_0 ),
        .O(\sig_xfer_strt_strb_ireg3[127]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h0000EAAA)) 
    \sig_xfer_strt_strb_ireg3[63]_i_1 
       (.I0(\sig_xfer_strt_strb_ireg3[127]_i_5_n_0 ),
        .I1(\sig_xfer_strt_strb_ireg3[127]_i_4_n_0 ),
        .I2(I_STRT_STRB_GEN_n_127),
        .I3(\sig_xfer_strt_strb_ireg3[127]_i_2_n_0 ),
        .I4(sig_strbgen_addr_ireg2[6]),
        .O(\sig_xfer_strt_strb_ireg3[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sig_xfer_strt_strb_ireg3[80]_i_2 
       (.I0(sig_strbgen_addr_ireg2[4]),
        .I1(sig_strbgen_addr_ireg2[5]),
        .O(\sig_xfer_strt_strb_ireg3[80]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h56FFFF6AFF5656FF)) 
    \sig_xfer_strt_strb_ireg3[97]_i_2 
       (.I0(\sig_xfer_strt_strb_ireg3[113]_i_6_n_0 ),
        .I1(\sig_xfer_strt_strb_ireg3[113]_i_5_n_0 ),
        .I2(sig_strbgen_addr_ireg2[6]),
        .I3(sig_strbgen_addr_ireg2[5]),
        .I4(\sig_xfer_strt_strb_ireg3[97]_i_3_n_0 ),
        .I5(\sig_xfer_strt_strb_ireg3[97]_i_4_n_0 ),
        .O(\sig_xfer_strt_strb_ireg3[97]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \sig_xfer_strt_strb_ireg3[97]_i_3 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[5] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[4] ),
        .I2(\sig_xfer_strt_strb_ireg3[127]_i_12_n_0 ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .O(\sig_xfer_strt_strb_ireg3[97]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h56550000FFFF5655)) 
    \sig_xfer_strt_strb_ireg3[97]_i_4 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[4] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I3(\sig_xfer_strt_strb_ireg3[113]_i_7_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3[127]_i_14_n_0 ),
        .I5(sig_strbgen_addr_ireg2[4]),
        .O(\sig_xfer_strt_strb_ireg3[97]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[0]),
        .Q(sig_xfer_strt_strb_ireg3[0]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[100] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[100]),
        .Q(sig_xfer_strt_strb_ireg3[100]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[101] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[101]),
        .Q(sig_xfer_strt_strb_ireg3[101]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[102] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[102]),
        .Q(sig_xfer_strt_strb_ireg3[102]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[103] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[103]),
        .Q(sig_xfer_strt_strb_ireg3[103]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[104] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[104]),
        .Q(sig_xfer_strt_strb_ireg3[104]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[105] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[105]),
        .Q(sig_xfer_strt_strb_ireg3[105]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[106] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[106]),
        .Q(sig_xfer_strt_strb_ireg3[106]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[107] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[107]),
        .Q(sig_xfer_strt_strb_ireg3[107]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[108] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[108]),
        .Q(sig_xfer_strt_strb_ireg3[108]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[109] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[109]),
        .Q(sig_xfer_strt_strb_ireg3[109]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[10]),
        .Q(sig_xfer_strt_strb_ireg3[10]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[110] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[110]),
        .Q(sig_xfer_strt_strb_ireg3[110]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[111] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[111]),
        .Q(sig_xfer_strt_strb_ireg3[111]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[112] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[112]),
        .Q(sig_xfer_strt_strb_ireg3[112]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[113] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[113]),
        .Q(sig_xfer_strt_strb_ireg3[113]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[114] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[114]),
        .Q(sig_xfer_strt_strb_ireg3[114]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[115] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[115]),
        .Q(sig_xfer_strt_strb_ireg3[115]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[116] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[116]),
        .Q(sig_xfer_strt_strb_ireg3[116]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[117] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[117]),
        .Q(sig_xfer_strt_strb_ireg3[117]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[118] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[118]),
        .Q(sig_xfer_strt_strb_ireg3[118]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[119] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[119]),
        .Q(sig_xfer_strt_strb_ireg3[119]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[11]),
        .Q(sig_xfer_strt_strb_ireg3[11]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[120] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[120]),
        .Q(sig_xfer_strt_strb_ireg3[120]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[121] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[121]),
        .Q(sig_xfer_strt_strb_ireg3[121]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[122] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[122]),
        .Q(sig_xfer_strt_strb_ireg3[122]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[123] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[123]),
        .Q(sig_xfer_strt_strb_ireg3[123]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[124] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[124]),
        .Q(sig_xfer_strt_strb_ireg3[124]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[125] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[125]),
        .Q(sig_xfer_strt_strb_ireg3[125]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[126] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[126]),
        .Q(sig_xfer_strt_strb_ireg3[126]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[127] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[127]),
        .Q(sig_xfer_strt_strb_ireg3[127]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[12]),
        .Q(sig_xfer_strt_strb_ireg3[12]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[13]),
        .Q(sig_xfer_strt_strb_ireg3[13]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[14]),
        .Q(sig_xfer_strt_strb_ireg3[14]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[15]),
        .Q(sig_xfer_strt_strb_ireg3[15]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[16]),
        .Q(sig_xfer_strt_strb_ireg3[16]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[17]),
        .Q(sig_xfer_strt_strb_ireg3[17]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[18]),
        .Q(sig_xfer_strt_strb_ireg3[18]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[19]),
        .Q(sig_xfer_strt_strb_ireg3[19]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[1]),
        .Q(sig_xfer_strt_strb_ireg3[1]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[20]),
        .Q(sig_xfer_strt_strb_ireg3[20]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[21]),
        .Q(sig_xfer_strt_strb_ireg3[21]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[22]),
        .Q(sig_xfer_strt_strb_ireg3[22]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[23]),
        .Q(sig_xfer_strt_strb_ireg3[23]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[24]),
        .Q(sig_xfer_strt_strb_ireg3[24]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[25]),
        .Q(sig_xfer_strt_strb_ireg3[25]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[26]),
        .Q(sig_xfer_strt_strb_ireg3[26]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[27]),
        .Q(sig_xfer_strt_strb_ireg3[27]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[28]),
        .Q(sig_xfer_strt_strb_ireg3[28]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[29]),
        .Q(sig_xfer_strt_strb_ireg3[29]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[2]),
        .Q(sig_xfer_strt_strb_ireg3[2]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[30]),
        .Q(sig_xfer_strt_strb_ireg3[30]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[31]),
        .Q(sig_xfer_strt_strb_ireg3[31]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[32] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[32]),
        .Q(sig_xfer_strt_strb_ireg3[32]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[33] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[33]),
        .Q(sig_xfer_strt_strb_ireg3[33]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[34] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[34]),
        .Q(sig_xfer_strt_strb_ireg3[34]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[35] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[35]),
        .Q(sig_xfer_strt_strb_ireg3[35]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[36] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[36]),
        .Q(sig_xfer_strt_strb_ireg3[36]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[37] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[37]),
        .Q(sig_xfer_strt_strb_ireg3[37]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[38] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[38]),
        .Q(sig_xfer_strt_strb_ireg3[38]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[39] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[39]),
        .Q(sig_xfer_strt_strb_ireg3[39]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[3]),
        .Q(sig_xfer_strt_strb_ireg3[3]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[40] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[40]),
        .Q(sig_xfer_strt_strb_ireg3[40]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[41] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[41]),
        .Q(sig_xfer_strt_strb_ireg3[41]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[42] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[42]),
        .Q(sig_xfer_strt_strb_ireg3[42]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[43] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[43]),
        .Q(sig_xfer_strt_strb_ireg3[43]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[44] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[44]),
        .Q(sig_xfer_strt_strb_ireg3[44]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[45] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[45]),
        .Q(sig_xfer_strt_strb_ireg3[45]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[46] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[46]),
        .Q(sig_xfer_strt_strb_ireg3[46]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[47] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[47]),
        .Q(sig_xfer_strt_strb_ireg3[47]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[48] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[48]),
        .Q(sig_xfer_strt_strb_ireg3[48]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[49] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[49]),
        .Q(sig_xfer_strt_strb_ireg3[49]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[4]),
        .Q(sig_xfer_strt_strb_ireg3[4]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[50] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[50]),
        .Q(sig_xfer_strt_strb_ireg3[50]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[51] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[51]),
        .Q(sig_xfer_strt_strb_ireg3[51]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[52] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[52]),
        .Q(sig_xfer_strt_strb_ireg3[52]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[53] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[53]),
        .Q(sig_xfer_strt_strb_ireg3[53]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[54] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[54]),
        .Q(sig_xfer_strt_strb_ireg3[54]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[55] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[55]),
        .Q(sig_xfer_strt_strb_ireg3[55]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[56] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[56]),
        .Q(sig_xfer_strt_strb_ireg3[56]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[57] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[57]),
        .Q(sig_xfer_strt_strb_ireg3[57]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[58] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[58]),
        .Q(sig_xfer_strt_strb_ireg3[58]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[59] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[59]),
        .Q(sig_xfer_strt_strb_ireg3[59]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[5]),
        .Q(sig_xfer_strt_strb_ireg3[5]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[60] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[60]),
        .Q(sig_xfer_strt_strb_ireg3[60]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[61] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[61]),
        .Q(sig_xfer_strt_strb_ireg3[61]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[62] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[62]),
        .Q(sig_xfer_strt_strb_ireg3[62]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[63] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_strt_strb_ireg3[63]_i_1_n_0 ),
        .Q(sig_xfer_strt_strb_ireg3[63]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[64] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[64]),
        .Q(sig_xfer_strt_strb_ireg3[64]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[65] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[65]),
        .Q(sig_xfer_strt_strb_ireg3[65]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[66] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[66]),
        .Q(sig_xfer_strt_strb_ireg3[66]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[67] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[67]),
        .Q(sig_xfer_strt_strb_ireg3[67]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[68] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[68]),
        .Q(sig_xfer_strt_strb_ireg3[68]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[69] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[69]),
        .Q(sig_xfer_strt_strb_ireg3[69]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[6]),
        .Q(sig_xfer_strt_strb_ireg3[6]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[70] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[70]),
        .Q(sig_xfer_strt_strb_ireg3[70]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[71] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[71]),
        .Q(sig_xfer_strt_strb_ireg3[71]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[72] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[72]),
        .Q(sig_xfer_strt_strb_ireg3[72]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[73] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[73]),
        .Q(sig_xfer_strt_strb_ireg3[73]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[74] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[74]),
        .Q(sig_xfer_strt_strb_ireg3[74]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[75] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[75]),
        .Q(sig_xfer_strt_strb_ireg3[75]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[76] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[76]),
        .Q(sig_xfer_strt_strb_ireg3[76]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[77] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[77]),
        .Q(sig_xfer_strt_strb_ireg3[77]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[78] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[78]),
        .Q(sig_xfer_strt_strb_ireg3[78]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[79] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[79]),
        .Q(sig_xfer_strt_strb_ireg3[79]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[7]),
        .Q(sig_xfer_strt_strb_ireg3[7]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[80] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[80]),
        .Q(sig_xfer_strt_strb_ireg3[80]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[81] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[81]),
        .Q(sig_xfer_strt_strb_ireg3[81]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[82] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[82]),
        .Q(sig_xfer_strt_strb_ireg3[82]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[83] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[83]),
        .Q(sig_xfer_strt_strb_ireg3[83]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[84] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[84]),
        .Q(sig_xfer_strt_strb_ireg3[84]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[85] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[85]),
        .Q(sig_xfer_strt_strb_ireg3[85]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[86] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[86]),
        .Q(sig_xfer_strt_strb_ireg3[86]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[87] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[87]),
        .Q(sig_xfer_strt_strb_ireg3[87]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[88] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[88]),
        .Q(sig_xfer_strt_strb_ireg3[88]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[89] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[89]),
        .Q(sig_xfer_strt_strb_ireg3[89]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[8]),
        .Q(sig_xfer_strt_strb_ireg3[8]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[90] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[90]),
        .Q(sig_xfer_strt_strb_ireg3[90]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[91] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[91]),
        .Q(sig_xfer_strt_strb_ireg3[91]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[92] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[92]),
        .Q(sig_xfer_strt_strb_ireg3[92]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[93] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[93]),
        .Q(sig_xfer_strt_strb_ireg3[93]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[94] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[94]),
        .Q(sig_xfer_strt_strb_ireg3[94]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[95] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[95]),
        .Q(sig_xfer_strt_strb_ireg3[95]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[96] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[96]),
        .Q(sig_xfer_strt_strb_ireg3[96]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[97] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[97]),
        .Q(sig_xfer_strt_strb_ireg3[97]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[98] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[98]),
        .Q(sig_xfer_strt_strb_ireg3[98]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[99] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[99]),
        .Q(sig_xfer_strt_strb_ireg3[99]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[9]),
        .Q(sig_xfer_strt_strb_ireg3[9]),
        .R(sig_mmap_reset_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rd_sf
   (full,
    empty,
    FIFO_Full_reg,
    sig_init_done,
    sig_inhibit_rdy_n,
    sig_sf_allow_addr_req,
    lsig_cmd_loaded,
    sig_sf2mstr_cmd_ready,
    sig_slast_with_stop,
    \gen_fwft.empty_fwft_i_reg ,
    D,
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]_0 ,
    sig_mmap_rst,
    m_axi_mm2s_aclk,
    wr_en,
    din,
    sig_init_done_reg,
    sig_mstr2sf_cmd_valid,
    out,
    sig_ok_to_post_rd_addr_reg_0,
    \sig_token_cntr_reg[6]_0 ,
    sig_sstrb_stop_mask,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    in);
  output full;
  output empty;
  output FIFO_Full_reg;
  output sig_init_done;
  output sig_inhibit_rdy_n;
  output sig_sf_allow_addr_req;
  output lsig_cmd_loaded;
  output sig_sf2mstr_cmd_ready;
  output sig_slast_with_stop;
  output \gen_fwft.empty_fwft_i_reg ;
  output [3:0]D;
  output [31:0]\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]_0 ;
  input sig_mmap_rst;
  input m_axi_mm2s_aclk;
  input wr_en;
  input [1153:0]din;
  input sig_init_done_reg;
  input sig_mstr2sf_cmd_valid;
  input out;
  input sig_ok_to_post_rd_addr_reg_0;
  input \sig_token_cntr_reg[6]_0 ;
  input [0:0]sig_sstrb_stop_mask;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [4:0]in;

  wire [3:0]D;
  wire FIFO_Full_reg;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep_n_0 ;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]_rep__0_n_0 ;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]_rep_n_0 ;
  wire [31:0]\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]_0 ;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg_n_0_[0] ;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg_n_0_[1] ;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg_n_0_[2] ;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg_n_0_[3] ;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg_n_0_[4] ;
  wire I_DATA_FIFO_n_10;
  wire I_DATA_FIFO_n_12;
  wire I_DATA_FIFO_n_2;
  wire I_DATA_FIFO_n_3;
  wire I_DATA_FIFO_n_4;
  wire I_DATA_FIFO_n_49;
  wire I_DATA_FIFO_n_5;
  wire I_DATA_FIFO_n_50;
  wire I_DATA_FIFO_n_7;
  wire I_DATA_FIFO_n_8;
  wire I_DATA_FIFO_n_9;
  wire \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO_n_10 ;
  wire \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO_n_5 ;
  wire [1153:0]din;
  wire empty;
  wire full;
  wire \gen_fwft.empty_fwft_i_reg ;
  wire [4:0]in;
  wire lsig_cmd_loaded;
  wire m_axi_mm2s_aclk;
  wire out;
  wire [1:0]p_0_in;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_reg;
  wire sig_mmap_rst;
  wire sig_mstr2sf_cmd_valid;
  wire [11:8]sig_offset_fifo_data_out;
  wire sig_ok_to_post_rd_addr_i_4_n_0;
  wire sig_ok_to_post_rd_addr_i_5_n_0;
  wire sig_ok_to_post_rd_addr_i_7_n_0;
  wire sig_ok_to_post_rd_addr_reg_0;
  wire sig_rd_empty;
  wire sig_sf2mstr_cmd_ready;
  wire sig_sf_allow_addr_req;
  wire sig_slast_with_stop;
  wire [0:0]sig_sstrb_stop_mask;
  wire \sig_token_cntr[6]_i_10_n_0 ;
  wire \sig_token_cntr[6]_i_1_n_0 ;
  wire \sig_token_cntr[6]_i_3_n_0 ;
  wire \sig_token_cntr[6]_i_5_n_0 ;
  wire \sig_token_cntr[6]_i_6_n_0 ;
  wire \sig_token_cntr[6]_i_7_n_0 ;
  wire \sig_token_cntr[6]_i_8_n_0 ;
  wire \sig_token_cntr[6]_i_9_n_0 ;
  wire [6:0]sig_token_cntr_reg;
  wire \sig_token_cntr_reg[6]_0 ;
  wire \sig_token_cntr_reg[6]_i_2_n_10 ;
  wire \sig_token_cntr_reg[6]_i_2_n_11 ;
  wire \sig_token_cntr_reg[6]_i_2_n_12 ;
  wire \sig_token_cntr_reg[6]_i_2_n_13 ;
  wire \sig_token_cntr_reg[6]_i_2_n_14 ;
  wire \sig_token_cntr_reg[6]_i_2_n_15 ;
  wire \sig_token_cntr_reg[6]_i_2_n_3 ;
  wire \sig_token_cntr_reg[6]_i_2_n_4 ;
  wire \sig_token_cntr_reg[6]_i_2_n_5 ;
  wire \sig_token_cntr_reg[6]_i_2_n_6 ;
  wire \sig_token_cntr_reg[6]_i_2_n_7 ;
  wire wr_en;
  wire [7:5]\NLW_sig_token_cntr_reg[6]_i_2_CO_UNCONNECTED ;
  wire [7:6]\NLW_sig_token_cntr_reg[6]_i_2_O_UNCONNECTED ;

  (* ORIG_CELL_NAME = "INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(I_DATA_FIFO_n_4),
        .D(\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO_n_5 ),
        .Q(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg_n_0_[0] ),
        .R(sig_mmap_rst));
  (* ORIG_CELL_NAME = "INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep 
       (.C(m_axi_mm2s_aclk),
        .CE(I_DATA_FIFO_n_4),
        .D(\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO_n_10 ),
        .Q(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep_n_0 ),
        .R(sig_mmap_rst));
  (* ORIG_CELL_NAME = "INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(I_DATA_FIFO_n_4),
        .D(I_DATA_FIFO_n_10),
        .Q(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg_n_0_[1] ),
        .R(sig_mmap_rst));
  (* ORIG_CELL_NAME = "INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]_rep 
       (.C(m_axi_mm2s_aclk),
        .CE(I_DATA_FIFO_n_4),
        .D(I_DATA_FIFO_n_49),
        .Q(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]_rep_n_0 ),
        .R(sig_mmap_rst));
  (* ORIG_CELL_NAME = "INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]_rep__0 
       (.C(m_axi_mm2s_aclk),
        .CE(I_DATA_FIFO_n_4),
        .D(I_DATA_FIFO_n_50),
        .Q(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]_rep__0_n_0 ),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(I_DATA_FIFO_n_4),
        .D(I_DATA_FIFO_n_9),
        .Q(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg_n_0_[2] ),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(I_DATA_FIFO_n_4),
        .D(I_DATA_FIFO_n_8),
        .Q(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg_n_0_[3] ),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(I_DATA_FIFO_n_4),
        .D(I_DATA_FIFO_n_7),
        .Q(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg_n_0_[4] ),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I_DATA_FIFO_n_2),
        .Q(lsig_cmd_loaded),
        .R(sig_mmap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord I_DATA_FIFO
       (.D({I_DATA_FIFO_n_7,I_DATA_FIFO_n_8,I_DATA_FIFO_n_9,I_DATA_FIFO_n_10}),
        .\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] (I_DATA_FIFO_n_49),
        .\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0 (I_DATA_FIFO_n_50),
        .\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1] (\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]_rep__0_n_0 ),
        .\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4] (\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]_0 ),
        .\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]_0 (sig_offset_fifo_data_out),
        .\INCLUDE_UNPACKING.lsig_cmd_loaded_reg (I_DATA_FIFO_n_2),
        .\INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 (I_DATA_FIFO_n_5),
        .\INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1 (lsig_cmd_loaded),
        .Q(sig_rd_empty),
        .din(din),
        .empty(empty),
        .full(full),
        .\gen_fwft.empty_fwft_i_reg (I_DATA_FIFO_n_4),
        .\gen_fwft.empty_fwft_i_reg_0 (\gen_fwft.empty_fwft_i_reg ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .\sig_data_skid_reg_reg[0] ({\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg_n_0_[4] ,\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg_n_0_[3] ,\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg_n_0_[2] ,\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg_n_0_[1] ,\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg_n_0_[0] }),
        .\sig_data_skid_reg_reg[16]_i_5 (\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]_rep_n_0 ),
        .\sig_data_skid_reg_reg[16]_i_5_0 (\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep_n_0 ),
        .sig_mmap_rst(sig_mmap_rst),
        .sig_ok_to_post_rd_addr_i_2(sig_ok_to_post_rd_addr_i_7_n_0),
        .sig_ok_to_post_rd_addr_reg({sig_token_cntr_reg[6],sig_token_cntr_reg[3:0]}),
        .sig_ok_to_post_rd_addr_reg_0(\sig_token_cntr[6]_i_3_n_0 ),
        .sig_ok_to_post_rd_addr_reg_1(sig_ok_to_post_rd_addr_reg_0),
        .sig_ok_to_post_rd_addr_reg_2(sig_ok_to_post_rd_addr_i_4_n_0),
        .sig_ok_to_post_rd_addr_reg_3(sig_ok_to_post_rd_addr_i_5_n_0),
        .sig_s_ready_out_reg(I_DATA_FIFO_n_3),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .\sig_sstrb_stop_mask_reg[3] (D),
        .\sig_token_cntr_reg[6] (I_DATA_FIFO_n_12),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized3 \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO 
       (.D(\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO_n_5 ),
        .FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(I_DATA_FIFO_n_3),
        .\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] (\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep_n_0 ),
        .\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep (\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO_n_10 ),
        .\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep_0 (I_DATA_FIFO_n_5),
        .\INFERRED_GEN.cnt_i_reg[2] (lsig_cmd_loaded),
        .Q(sig_rd_empty),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(sig_offset_fifo_data_out),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_mmap_rst(sig_mmap_rst),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_sf2mstr_cmd_ready(sig_sf2mstr_cmd_ready));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h55555556)) 
    sig_ok_to_post_rd_addr_i_4
       (.I0(sig_token_cntr_reg[4]),
        .I1(sig_token_cntr_reg[3]),
        .I2(sig_token_cntr_reg[0]),
        .I3(sig_token_cntr_reg[1]),
        .I4(sig_token_cntr_reg[2]),
        .O(sig_ok_to_post_rd_addr_i_4_n_0));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    sig_ok_to_post_rd_addr_i_5
       (.I0(sig_token_cntr_reg[5]),
        .I1(sig_token_cntr_reg[4]),
        .I2(sig_token_cntr_reg[2]),
        .I3(sig_token_cntr_reg[1]),
        .I4(sig_token_cntr_reg[0]),
        .I5(sig_token_cntr_reg[3]),
        .O(sig_ok_to_post_rd_addr_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    sig_ok_to_post_rd_addr_i_7
       (.I0(sig_token_cntr_reg[3]),
        .I1(sig_token_cntr_reg[2]),
        .I2(sig_token_cntr_reg[1]),
        .I3(sig_token_cntr_reg[0]),
        .O(sig_ok_to_post_rd_addr_i_7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ok_to_post_rd_addr_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I_DATA_FIFO_n_12),
        .Q(sig_sf_allow_addr_req),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_token_cntr[0]_i_1 
       (.I0(sig_token_cntr_reg[0]),
        .O(p_0_in[0]));
  LUT4 #(
    .INIT(16'hB58A)) 
    \sig_token_cntr[6]_i_1 
       (.I0(sig_ok_to_post_rd_addr_reg_0),
        .I1(sig_token_cntr_reg[6]),
        .I2(\sig_token_cntr[6]_i_3_n_0 ),
        .I3(\sig_token_cntr_reg[6]_0 ),
        .O(\sig_token_cntr[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h5A665555)) 
    \sig_token_cntr[6]_i_10 
       (.I0(sig_token_cntr_reg[1]),
        .I1(sig_ok_to_post_rd_addr_reg_0),
        .I2(sig_token_cntr_reg[6]),
        .I3(\sig_token_cntr[6]_i_3_n_0 ),
        .I4(\sig_token_cntr_reg[6]_0 ),
        .O(\sig_token_cntr[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sig_token_cntr[6]_i_3 
       (.I0(sig_token_cntr_reg[4]),
        .I1(sig_token_cntr_reg[2]),
        .I2(sig_token_cntr_reg[1]),
        .I3(sig_token_cntr_reg[0]),
        .I4(sig_token_cntr_reg[3]),
        .I5(sig_token_cntr_reg[5]),
        .O(\sig_token_cntr[6]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_token_cntr[6]_i_4 
       (.I0(sig_token_cntr_reg[1]),
        .O(p_0_in[1]));
  LUT2 #(
    .INIT(4'h9)) 
    \sig_token_cntr[6]_i_5 
       (.I0(sig_token_cntr_reg[5]),
        .I1(sig_token_cntr_reg[6]),
        .O(\sig_token_cntr[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sig_token_cntr[6]_i_6 
       (.I0(sig_token_cntr_reg[4]),
        .I1(sig_token_cntr_reg[5]),
        .O(\sig_token_cntr[6]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sig_token_cntr[6]_i_7 
       (.I0(sig_token_cntr_reg[3]),
        .I1(sig_token_cntr_reg[4]),
        .O(\sig_token_cntr[6]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sig_token_cntr[6]_i_8 
       (.I0(sig_token_cntr_reg[2]),
        .I1(sig_token_cntr_reg[3]),
        .O(\sig_token_cntr[6]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sig_token_cntr[6]_i_9 
       (.I0(sig_token_cntr_reg[1]),
        .I1(sig_token_cntr_reg[2]),
        .O(\sig_token_cntr[6]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_token_cntr[6]_i_1_n_0 ),
        .D(p_0_in[0]),
        .Q(sig_token_cntr_reg[0]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_token_cntr[6]_i_1_n_0 ),
        .D(\sig_token_cntr_reg[6]_i_2_n_15 ),
        .Q(sig_token_cntr_reg[1]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_token_cntr[6]_i_1_n_0 ),
        .D(\sig_token_cntr_reg[6]_i_2_n_14 ),
        .Q(sig_token_cntr_reg[2]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_token_cntr[6]_i_1_n_0 ),
        .D(\sig_token_cntr_reg[6]_i_2_n_13 ),
        .Q(sig_token_cntr_reg[3]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_token_cntr[6]_i_1_n_0 ),
        .D(\sig_token_cntr_reg[6]_i_2_n_12 ),
        .Q(sig_token_cntr_reg[4]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_token_cntr[6]_i_1_n_0 ),
        .D(\sig_token_cntr_reg[6]_i_2_n_11 ),
        .Q(sig_token_cntr_reg[5]),
        .R(sig_mmap_rst));
  FDSE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_token_cntr[6]_i_1_n_0 ),
        .D(\sig_token_cntr_reg[6]_i_2_n_10 ),
        .Q(sig_token_cntr_reg[6]),
        .S(sig_mmap_rst));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \sig_token_cntr_reg[6]_i_2 
       (.CI(sig_token_cntr_reg[0]),
        .CI_TOP(1'b0),
        .CO({\NLW_sig_token_cntr_reg[6]_i_2_CO_UNCONNECTED [7:5],\sig_token_cntr_reg[6]_i_2_n_3 ,\sig_token_cntr_reg[6]_i_2_n_4 ,\sig_token_cntr_reg[6]_i_2_n_5 ,\sig_token_cntr_reg[6]_i_2_n_6 ,\sig_token_cntr_reg[6]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,sig_token_cntr_reg[4:1],p_0_in[1]}),
        .O({\NLW_sig_token_cntr_reg[6]_i_2_O_UNCONNECTED [7:6],\sig_token_cntr_reg[6]_i_2_n_10 ,\sig_token_cntr_reg[6]_i_2_n_11 ,\sig_token_cntr_reg[6]_i_2_n_12 ,\sig_token_cntr_reg[6]_i_2_n_13 ,\sig_token_cntr_reg[6]_i_2_n_14 ,\sig_token_cntr_reg[6]_i_2_n_15 }),
        .S({1'b0,1'b0,\sig_token_cntr[6]_i_5_n_0 ,\sig_token_cntr[6]_i_6_n_0 ,\sig_token_cntr[6]_i_7_n_0 ,\sig_token_cntr[6]_i_8_n_0 ,\sig_token_cntr[6]_i_9_n_0 ,\sig_token_cntr[6]_i_10_n_0 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rd_status_cntl
   (sig_rd_sts_slverr_reg_reg_0,
    sig_rsc2stat_status_valid,
    sig_rsc2data_ready,
    sig_rd_sts_interr_reg0,
    m_axi_mm2s_aclk,
    sig_rd_sts_slverr_reg0,
    sig_stat2rsc_status_ready,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_data2rsc_valid,
    sig_data2rsc_decerr);
  output [2:0]sig_rd_sts_slverr_reg_reg_0;
  output sig_rsc2stat_status_valid;
  output sig_rsc2data_ready;
  input sig_rd_sts_interr_reg0;
  input m_axi_mm2s_aclk;
  input sig_rd_sts_slverr_reg0;
  input sig_stat2rsc_status_ready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_data2rsc_valid;
  input sig_data2rsc_decerr;

  wire m_axi_mm2s_aclk;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_valid;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_interr_reg_i_1_n_0;
  wire sig_rd_sts_slverr_reg0;
  wire [2:0]sig_rd_sts_slverr_reg_reg_0;
  wire sig_rsc2data_ready;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;

  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_decerr_reg_i_1
       (.I0(sig_rd_sts_slverr_reg_reg_0[1]),
        .I1(sig_data2rsc_decerr),
        .O(sig_rd_sts_decerr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_decerr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_decerr_reg0),
        .Q(sig_rd_sts_slverr_reg_reg_0[1]),
        .R(sig_rd_sts_interr_reg_i_1_n_0));
  LUT3 #(
    .INIT(8'h8F)) 
    sig_rd_sts_interr_reg_i_1
       (.I0(sig_rsc2stat_status_valid),
        .I1(sig_stat2rsc_status_ready),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_rd_sts_interr_reg_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    sig_rd_sts_interr_reg_i_2
       (.I0(sig_rsc2data_ready),
        .I1(sig_data2rsc_valid),
        .O(sig_push_rd_sts_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_interr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_interr_reg0),
        .Q(sig_rd_sts_slverr_reg_reg_0[0]),
        .R(sig_rd_sts_interr_reg_i_1_n_0));
  FDSE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(1'b0),
        .Q(sig_rsc2data_ready),
        .S(sig_rd_sts_interr_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(1'b1),
        .Q(sig_rsc2stat_status_valid),
        .R(sig_rd_sts_interr_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_slverr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_slverr_reg0),
        .Q(sig_rd_sts_slverr_reg_reg_0[2]),
        .R(sig_rd_sts_interr_reg_i_1_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rddata_cntl
   (FIFO_Full_reg,
    sig_data2rsc_valid,
    sig_last_mmap_dbeat_reg_reg_0,
    sig_data2addr_stop_req,
    sig_halt_reg_dly2,
    sig_halt_reg_dly3,
    sig_data2rsc_decerr,
    sig_init_done,
    sig_inhibit_rdy_n,
    sig_calc_error_reg_reg,
    sig_halt_reg_dly3_reg_0,
    sig_rd_sts_interr_reg0,
    sig_rd_sts_slverr_reg0,
    sig_data2mstr_cmd_ready,
    din,
    wr_en,
    m_axi_mm2s_rready,
    sig_mmap_rst,
    m_axi_mm2s_aclk,
    sig_init_done_reg,
    sig_halt_reg_reg_0,
    sig_addr2rsc_calc_error,
    sig_addr_reg_empty,
    mm2s_halt_cmplt,
    sig_sstrb_stop_mask,
    m_axi_mm2s_rlast,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \sig_addr_posted_cntr_reg[2]_0 ,
    sig_rsc2data_ready,
    sig_rd_sts_slverr_reg_reg,
    sig_mstr2data_cmd_valid,
    sig_rsc2stat_status_valid,
    sig_stat2rsc_status_ready,
    m_axi_mm2s_rvalid,
    full,
    m_axi_mm2s_rresp,
    in);
  output FIFO_Full_reg;
  output sig_data2rsc_valid;
  output sig_last_mmap_dbeat_reg_reg_0;
  output sig_data2addr_stop_req;
  output sig_halt_reg_dly2;
  output sig_halt_reg_dly3;
  output sig_data2rsc_decerr;
  output sig_init_done;
  output sig_inhibit_rdy_n;
  output sig_calc_error_reg_reg;
  output sig_halt_reg_dly3_reg_0;
  output sig_rd_sts_interr_reg0;
  output sig_rd_sts_slverr_reg0;
  output sig_data2mstr_cmd_ready;
  output [129:0]din;
  output wr_en;
  output m_axi_mm2s_rready;
  input sig_mmap_rst;
  input m_axi_mm2s_aclk;
  input sig_init_done_reg;
  input sig_halt_reg_reg_0;
  input sig_addr2rsc_calc_error;
  input sig_addr_reg_empty;
  input mm2s_halt_cmplt;
  input [0:0]sig_sstrb_stop_mask;
  input m_axi_mm2s_rlast;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input \sig_addr_posted_cntr_reg[2]_0 ;
  input sig_rsc2data_ready;
  input [1:0]sig_rd_sts_slverr_reg_reg;
  input sig_mstr2data_cmd_valid;
  input sig_rsc2stat_status_valid;
  input sig_stat2rsc_status_ready;
  input m_axi_mm2s_rvalid;
  input full;
  input [1:0]m_axi_mm2s_rresp;
  input [260:0]in;

  wire FIFO_Full_reg;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_275 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_277 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_278 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 ;
  wire [129:0]din;
  wire full;
  wire [260:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire m_axi_mm2s_rready_INST_0_i_1_n_0;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire mm2s_halt_cmplt;
  wire [0:0]p_1_in;
  wire sig_addr2rsc_calc_error;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr[0]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[1]_i_1__0_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_2_n_0 ;
  wire \sig_addr_posted_cntr_reg[2]_0 ;
  wire sig_addr_reg_empty;
  wire sig_calc_error_reg_reg;
  wire sig_cmd_cmplt_last_dbeat;
  wire [279:19]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_coelsc_cmd_cmplt_reg_i_1_n_0;
  wire sig_coelsc_decerr_reg0;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_slverr_reg0;
  wire sig_data2addr_stop_req;
  wire sig_data2mstr_cmd_ready;
  wire sig_data2rsc_calc_err;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire [7:0]sig_dbeat_cntr;
  wire \sig_dbeat_cntr[7]_i_3_n_0 ;
  wire \sig_dbeat_cntr[7]_i_4_n_0 ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat;
  wire sig_halt_cmplt_i_2_n_0;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_halt_reg_dly3_reg_0;
  wire sig_halt_reg_reg_0;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_reg;
  wire sig_last_dbeat_i_2_n_0;
  wire sig_last_dbeat_i_3_n_0;
  wire sig_last_dbeat_reg_n_0;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg_reg_0;
  wire sig_ld_new_cmd_reg;
  wire sig_mmap_rst;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_cmd_cmplt_reg;
  wire sig_next_eof_reg;
  wire [127:0]sig_next_last_strb_reg;
  wire sig_next_sequential_reg;
  wire [127:0]sig_next_strt_strb_reg;
  wire sig_push_coelsc_reg;
  wire sig_push_dqual_reg;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_slverr_reg0;
  wire [1:0]sig_rd_sts_slverr_reg_reg;
  wire sig_rsc2data_ready;
  wire sig_rsc2stat_status_valid;
  wire [0:0]sig_sstrb_stop_mask;
  wire sig_stat2rsc_status_ready;
  wire wr_en;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_i_134_n_0 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_i_135_n_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized2 \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO 
       (.D({\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 ,p_1_in}),
        .E(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_277 ),
        .FIFO_Full_reg(FIFO_Full_reg),
        .Q(sig_dbeat_cntr),
        .full(full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rlast_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .out({sig_cmd_fifo_data_out[279:276],sig_cmd_fifo_data_out[274:19]}),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_278 ),
        .sig_data2mstr_cmd_ready(sig_data2mstr_cmd_ready),
        .\sig_dbeat_cntr_reg[7] (\sig_dbeat_cntr[7]_i_4_n_0 ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_data2addr_stop_req),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat(sig_first_dbeat),
        .sig_first_dbeat_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_275 ),
        .sig_first_dbeat_reg_0(\sig_dbeat_cntr[7]_i_3_n_0 ),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_i_2_n_0),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_n_0),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_mmap_rst(sig_mmap_rst),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_cmd_cmplt_reg_i_3(sig_data2rsc_valid),
        .sig_next_cmd_cmplt_reg_i_4(sig_addr_posted_cntr),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
  LUT6 #(
    .INIT(64'h00000000000D0000)) 
    m_axi_mm2s_rready_INST_0
       (.I0(full),
        .I1(sig_data2addr_stop_req),
        .I2(m_axi_mm2s_rready_INST_0_i_1_n_0),
        .I3(sig_next_calc_error_reg),
        .I4(sig_dqual_reg_full),
        .I5(sig_data2rsc_valid),
        .O(m_axi_mm2s_rready));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'h01)) 
    m_axi_mm2s_rready_INST_0_i_1
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .O(m_axi_mm2s_rready_INST_0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sig_addr_posted_cntr[0]_i_1 
       (.I0(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'hF44BB44B)) 
    \sig_addr_posted_cntr[1]_i_1__0 
       (.I0(sig_last_mmap_dbeat_reg_reg_0),
        .I1(\sig_addr_posted_cntr_reg[2]_0 ),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_addr_posted_cntr[1]),
        .I4(sig_addr_posted_cntr[2]),
        .O(\sig_addr_posted_cntr[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h007FFE00)) 
    \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_last_mmap_dbeat_reg_reg_0),
        .I4(\sig_addr_posted_cntr_reg[2]_0 ),
        .O(\sig_addr_posted_cntr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'hE1F8E1E1)) 
    \sig_addr_posted_cntr[2]_i_2 
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_last_mmap_dbeat_reg_reg_0),
        .I4(\sig_addr_posted_cntr_reg[2]_0 ),
        .O(\sig_addr_posted_cntr[2]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_posted_cntr[2]_i_1_n_0 ),
        .D(\sig_addr_posted_cntr[0]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_posted_cntr[2]_i_1_n_0 ),
        .D(\sig_addr_posted_cntr[1]_i_1__0_n_0 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_posted_cntr[2]_i_1_n_0 ),
        .D(\sig_addr_posted_cntr[2]_i_2_n_0 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(sig_mmap_rst));
  LUT6 #(
    .INIT(64'h15000000FFFFFFFF)) 
    sig_coelsc_cmd_cmplt_reg_i_1
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ),
        .I1(sig_next_calc_error_reg),
        .I2(sig_ld_new_cmd_reg),
        .I3(sig_rsc2data_ready),
        .I4(sig_data2rsc_valid),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_coelsc_cmd_cmplt_reg_i_1_n_0));
  LUT3 #(
    .INIT(8'hEA)) 
    sig_coelsc_cmd_cmplt_reg_i_2
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ),
        .I1(sig_next_calc_error_reg),
        .I2(sig_ld_new_cmd_reg),
        .O(sig_push_coelsc_reg));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    sig_coelsc_cmd_cmplt_reg_i_3
       (.I0(sig_next_calc_error_reg),
        .I1(sig_next_cmd_cmplt_reg),
        .I2(m_axi_mm2s_rlast),
        .O(sig_cmd_cmplt_last_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_cmd_cmplt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_cmd_cmplt_last_dbeat),
        .Q(sig_data2rsc_valid),
        .R(sig_coelsc_cmd_cmplt_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    sig_coelsc_decerr_reg_i_1
       (.I0(sig_data2rsc_decerr),
        .I1(m_axi_mm2s_rvalid),
        .I2(m_axi_mm2s_rresp[1]),
        .I3(m_axi_mm2s_rresp[0]),
        .O(sig_coelsc_decerr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_decerr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_decerr_reg0),
        .Q(sig_data2rsc_decerr),
        .R(sig_coelsc_cmd_cmplt_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_coelsc_interr_reg_i_1
       (.I0(sig_data2rsc_calc_err),
        .I1(sig_next_calc_error_reg),
        .O(sig_coelsc_interr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_interr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_interr_reg0),
        .Q(sig_data2rsc_calc_err),
        .R(sig_coelsc_cmd_cmplt_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'hAAEA)) 
    sig_coelsc_slverr_reg_i_1
       (.I0(sig_data2rsc_slverr),
        .I1(m_axi_mm2s_rvalid),
        .I2(m_axi_mm2s_rresp[1]),
        .I3(m_axi_mm2s_rresp[0]),
        .O(sig_coelsc_slverr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_slverr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_slverr_reg0),
        .Q(sig_data2rsc_slverr),
        .R(sig_coelsc_cmd_cmplt_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \sig_dbeat_cntr[7]_i_3 
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ),
        .I1(sig_dbeat_cntr[6]),
        .I2(sig_dbeat_cntr[7]),
        .I3(sig_dbeat_cntr[5]),
        .I4(sig_dbeat_cntr[4]),
        .I5(\sig_dbeat_cntr[7]_i_4_n_0 ),
        .O(\sig_dbeat_cntr[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \sig_dbeat_cntr[7]_i_4 
       (.I0(sig_dbeat_cntr[1]),
        .I1(sig_dbeat_cntr[0]),
        .I2(sig_dbeat_cntr[3]),
        .I3(sig_dbeat_cntr[2]),
        .O(\sig_dbeat_cntr[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_277 ),
        .D(p_1_in),
        .Q(sig_dbeat_cntr[0]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_277 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 ),
        .Q(sig_dbeat_cntr[1]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_277 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ),
        .Q(sig_dbeat_cntr[2]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_277 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ),
        .Q(sig_dbeat_cntr[3]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_277 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ),
        .Q(sig_dbeat_cntr[4]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_277 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .Q(sig_dbeat_cntr[5]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_277 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ),
        .Q(sig_dbeat_cntr[6]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_277 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ),
        .Q(sig_dbeat_cntr[7]),
        .R(sig_mmap_rst));
  FDSE #(
    .INIT(1'b0)) 
    sig_dqual_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(1'b0),
        .Q(sig_dqual_reg_empty),
        .S(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_dqual_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_push_dqual_reg),
        .Q(sig_dqual_reg_full),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_dbeat_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_275 ),
        .Q(sig_first_dbeat),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFE0000000)) 
    sig_halt_cmplt_i_1
       (.I0(sig_addr2rsc_calc_error),
        .I1(sig_addr_reg_empty),
        .I2(sig_data2addr_stop_req),
        .I3(sig_halt_reg_dly3),
        .I4(sig_halt_cmplt_i_2_n_0),
        .I5(mm2s_halt_cmplt),
        .O(sig_calc_error_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'hAAAB)) 
    sig_halt_cmplt_i_2
       (.I0(sig_next_calc_error_reg),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[2]),
        .O(sig_halt_cmplt_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_data2addr_stop_req),
        .Q(sig_halt_reg_dly1),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly1),
        .Q(sig_halt_reg_dly2),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly3_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly2),
        .Q(sig_halt_reg_dly3),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_reg_0),
        .Q(sig_data2addr_stop_req),
        .R(sig_mmap_rst));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    sig_last_dbeat_i_2
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ),
        .I1(sig_dbeat_cntr[3]),
        .I2(sig_dbeat_cntr[2]),
        .I3(sig_dbeat_cntr[0]),
        .I4(sig_dbeat_cntr[1]),
        .I5(sig_last_dbeat_i_3_n_0),
        .O(sig_last_dbeat_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_last_dbeat_i_3
       (.I0(sig_dbeat_cntr[6]),
        .I1(sig_dbeat_cntr[7]),
        .I2(sig_dbeat_cntr[5]),
        .I3(sig_dbeat_cntr[4]),
        .O(sig_last_dbeat_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_dbeat_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ),
        .Q(sig_last_dbeat_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    sig_last_mmap_dbeat_reg_i_1
       (.I0(m_axi_mm2s_rlast),
        .I1(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ),
        .O(sig_last_mmap_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_last_mmap_dbeat),
        .Q(sig_last_mmap_dbeat_reg_reg_0),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_new_cmd_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_278 ),
        .Q(sig_ld_new_cmd_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[279]),
        .Q(sig_next_calc_error_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_cmd_cmplt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[278]),
        .Q(sig_next_cmd_cmplt_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_eof_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[276]),
        .Q(sig_next_eof_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[147]),
        .Q(sig_next_last_strb_reg[0]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[100] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[247]),
        .Q(sig_next_last_strb_reg[100]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[101] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[248]),
        .Q(sig_next_last_strb_reg[101]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[102] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[249]),
        .Q(sig_next_last_strb_reg[102]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[103] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[250]),
        .Q(sig_next_last_strb_reg[103]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[104] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[251]),
        .Q(sig_next_last_strb_reg[104]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[105] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[252]),
        .Q(sig_next_last_strb_reg[105]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[106] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[253]),
        .Q(sig_next_last_strb_reg[106]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[107] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[254]),
        .Q(sig_next_last_strb_reg[107]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[108] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[255]),
        .Q(sig_next_last_strb_reg[108]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[109] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[256]),
        .Q(sig_next_last_strb_reg[109]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[157]),
        .Q(sig_next_last_strb_reg[10]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[110] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[257]),
        .Q(sig_next_last_strb_reg[110]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[111] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[258]),
        .Q(sig_next_last_strb_reg[111]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[112] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[259]),
        .Q(sig_next_last_strb_reg[112]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[113] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[260]),
        .Q(sig_next_last_strb_reg[113]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[114] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[261]),
        .Q(sig_next_last_strb_reg[114]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[115] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[262]),
        .Q(sig_next_last_strb_reg[115]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[116] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[263]),
        .Q(sig_next_last_strb_reg[116]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[117] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[264]),
        .Q(sig_next_last_strb_reg[117]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[118] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[265]),
        .Q(sig_next_last_strb_reg[118]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[119] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[266]),
        .Q(sig_next_last_strb_reg[119]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[158]),
        .Q(sig_next_last_strb_reg[11]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[120] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[267]),
        .Q(sig_next_last_strb_reg[120]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[121] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[268]),
        .Q(sig_next_last_strb_reg[121]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[122] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[269]),
        .Q(sig_next_last_strb_reg[122]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[123] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[270]),
        .Q(sig_next_last_strb_reg[123]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[124] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[271]),
        .Q(sig_next_last_strb_reg[124]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[125] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[272]),
        .Q(sig_next_last_strb_reg[125]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[126] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[273]),
        .Q(sig_next_last_strb_reg[126]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[127] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[274]),
        .Q(sig_next_last_strb_reg[127]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[159]),
        .Q(sig_next_last_strb_reg[12]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[160]),
        .Q(sig_next_last_strb_reg[13]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[161]),
        .Q(sig_next_last_strb_reg[14]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[162]),
        .Q(sig_next_last_strb_reg[15]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[163]),
        .Q(sig_next_last_strb_reg[16]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[164]),
        .Q(sig_next_last_strb_reg[17]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[165]),
        .Q(sig_next_last_strb_reg[18]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[166]),
        .Q(sig_next_last_strb_reg[19]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[148]),
        .Q(sig_next_last_strb_reg[1]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[167]),
        .Q(sig_next_last_strb_reg[20]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[168]),
        .Q(sig_next_last_strb_reg[21]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[169]),
        .Q(sig_next_last_strb_reg[22]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[170]),
        .Q(sig_next_last_strb_reg[23]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[171]),
        .Q(sig_next_last_strb_reg[24]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[172]),
        .Q(sig_next_last_strb_reg[25]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[173]),
        .Q(sig_next_last_strb_reg[26]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[174]),
        .Q(sig_next_last_strb_reg[27]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[175]),
        .Q(sig_next_last_strb_reg[28]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[176]),
        .Q(sig_next_last_strb_reg[29]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[149]),
        .Q(sig_next_last_strb_reg[2]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[177]),
        .Q(sig_next_last_strb_reg[30]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[178]),
        .Q(sig_next_last_strb_reg[31]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[32] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[179]),
        .Q(sig_next_last_strb_reg[32]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[33] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[180]),
        .Q(sig_next_last_strb_reg[33]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[34] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[181]),
        .Q(sig_next_last_strb_reg[34]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[35] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[182]),
        .Q(sig_next_last_strb_reg[35]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[36] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[183]),
        .Q(sig_next_last_strb_reg[36]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[37] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[184]),
        .Q(sig_next_last_strb_reg[37]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[38] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[185]),
        .Q(sig_next_last_strb_reg[38]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[39] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[186]),
        .Q(sig_next_last_strb_reg[39]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[150]),
        .Q(sig_next_last_strb_reg[3]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[40] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[187]),
        .Q(sig_next_last_strb_reg[40]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[41] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[188]),
        .Q(sig_next_last_strb_reg[41]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[42] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[189]),
        .Q(sig_next_last_strb_reg[42]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[43] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[190]),
        .Q(sig_next_last_strb_reg[43]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[44] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[191]),
        .Q(sig_next_last_strb_reg[44]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[45] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[192]),
        .Q(sig_next_last_strb_reg[45]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[46] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[193]),
        .Q(sig_next_last_strb_reg[46]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[47] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[194]),
        .Q(sig_next_last_strb_reg[47]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[48] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[195]),
        .Q(sig_next_last_strb_reg[48]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[49] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[196]),
        .Q(sig_next_last_strb_reg[49]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[151]),
        .Q(sig_next_last_strb_reg[4]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[50] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[197]),
        .Q(sig_next_last_strb_reg[50]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[51] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[198]),
        .Q(sig_next_last_strb_reg[51]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[52] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[199]),
        .Q(sig_next_last_strb_reg[52]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[53] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[200]),
        .Q(sig_next_last_strb_reg[53]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[54] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[201]),
        .Q(sig_next_last_strb_reg[54]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[55] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[202]),
        .Q(sig_next_last_strb_reg[55]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[56] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[203]),
        .Q(sig_next_last_strb_reg[56]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[57] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[204]),
        .Q(sig_next_last_strb_reg[57]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[58] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[205]),
        .Q(sig_next_last_strb_reg[58]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[59] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[206]),
        .Q(sig_next_last_strb_reg[59]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[152]),
        .Q(sig_next_last_strb_reg[5]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[60] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[207]),
        .Q(sig_next_last_strb_reg[60]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[61] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[208]),
        .Q(sig_next_last_strb_reg[61]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[62] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[209]),
        .Q(sig_next_last_strb_reg[62]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[63] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[210]),
        .Q(sig_next_last_strb_reg[63]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[64] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[211]),
        .Q(sig_next_last_strb_reg[64]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[65] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[212]),
        .Q(sig_next_last_strb_reg[65]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[66] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[213]),
        .Q(sig_next_last_strb_reg[66]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[67] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[214]),
        .Q(sig_next_last_strb_reg[67]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[68] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[215]),
        .Q(sig_next_last_strb_reg[68]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[69] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[216]),
        .Q(sig_next_last_strb_reg[69]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[153]),
        .Q(sig_next_last_strb_reg[6]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[70] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[217]),
        .Q(sig_next_last_strb_reg[70]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[71] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[218]),
        .Q(sig_next_last_strb_reg[71]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[72] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[219]),
        .Q(sig_next_last_strb_reg[72]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[73] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[220]),
        .Q(sig_next_last_strb_reg[73]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[74] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[221]),
        .Q(sig_next_last_strb_reg[74]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[75] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[222]),
        .Q(sig_next_last_strb_reg[75]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[76] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[223]),
        .Q(sig_next_last_strb_reg[76]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[77] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[224]),
        .Q(sig_next_last_strb_reg[77]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[78] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[225]),
        .Q(sig_next_last_strb_reg[78]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[79] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[226]),
        .Q(sig_next_last_strb_reg[79]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[154]),
        .Q(sig_next_last_strb_reg[7]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[80] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[227]),
        .Q(sig_next_last_strb_reg[80]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[81] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[228]),
        .Q(sig_next_last_strb_reg[81]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[82] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[229]),
        .Q(sig_next_last_strb_reg[82]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[83] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[230]),
        .Q(sig_next_last_strb_reg[83]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[84] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[231]),
        .Q(sig_next_last_strb_reg[84]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[85] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[232]),
        .Q(sig_next_last_strb_reg[85]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[86] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[233]),
        .Q(sig_next_last_strb_reg[86]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[87] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[234]),
        .Q(sig_next_last_strb_reg[87]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[88] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[235]),
        .Q(sig_next_last_strb_reg[88]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[89] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[236]),
        .Q(sig_next_last_strb_reg[89]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[155]),
        .Q(sig_next_last_strb_reg[8]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[90] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[237]),
        .Q(sig_next_last_strb_reg[90]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[91] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[238]),
        .Q(sig_next_last_strb_reg[91]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[92] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[239]),
        .Q(sig_next_last_strb_reg[92]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[93] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[240]),
        .Q(sig_next_last_strb_reg[93]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[94] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[241]),
        .Q(sig_next_last_strb_reg[94]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[95] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[242]),
        .Q(sig_next_last_strb_reg[95]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[96] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[243]),
        .Q(sig_next_last_strb_reg[96]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[97] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[244]),
        .Q(sig_next_last_strb_reg[97]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[98] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[245]),
        .Q(sig_next_last_strb_reg[98]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[99] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[246]),
        .Q(sig_next_last_strb_reg[99]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[156]),
        .Q(sig_next_last_strb_reg[9]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_sequential_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[277]),
        .Q(sig_next_sequential_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[19]),
        .Q(sig_next_strt_strb_reg[0]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[100] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[119]),
        .Q(sig_next_strt_strb_reg[100]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[101] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[120]),
        .Q(sig_next_strt_strb_reg[101]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[102] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[121]),
        .Q(sig_next_strt_strb_reg[102]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[103] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[122]),
        .Q(sig_next_strt_strb_reg[103]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[104] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[123]),
        .Q(sig_next_strt_strb_reg[104]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[105] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[124]),
        .Q(sig_next_strt_strb_reg[105]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[106] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[125]),
        .Q(sig_next_strt_strb_reg[106]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[107] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[126]),
        .Q(sig_next_strt_strb_reg[107]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[108] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[127]),
        .Q(sig_next_strt_strb_reg[108]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[109] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[128]),
        .Q(sig_next_strt_strb_reg[109]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[29]),
        .Q(sig_next_strt_strb_reg[10]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[110] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[129]),
        .Q(sig_next_strt_strb_reg[110]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[111] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[130]),
        .Q(sig_next_strt_strb_reg[111]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[112] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[131]),
        .Q(sig_next_strt_strb_reg[112]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[113] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[132]),
        .Q(sig_next_strt_strb_reg[113]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[114] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[133]),
        .Q(sig_next_strt_strb_reg[114]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[115] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[134]),
        .Q(sig_next_strt_strb_reg[115]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[116] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[135]),
        .Q(sig_next_strt_strb_reg[116]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[117] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[136]),
        .Q(sig_next_strt_strb_reg[117]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[118] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[137]),
        .Q(sig_next_strt_strb_reg[118]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[119] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[138]),
        .Q(sig_next_strt_strb_reg[119]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[30]),
        .Q(sig_next_strt_strb_reg[11]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[120] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[139]),
        .Q(sig_next_strt_strb_reg[120]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[121] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[140]),
        .Q(sig_next_strt_strb_reg[121]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[122] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[141]),
        .Q(sig_next_strt_strb_reg[122]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[123] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[142]),
        .Q(sig_next_strt_strb_reg[123]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[124] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[143]),
        .Q(sig_next_strt_strb_reg[124]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[125] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[144]),
        .Q(sig_next_strt_strb_reg[125]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[126] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[145]),
        .Q(sig_next_strt_strb_reg[126]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[127] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[146]),
        .Q(sig_next_strt_strb_reg[127]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[31]),
        .Q(sig_next_strt_strb_reg[12]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[32]),
        .Q(sig_next_strt_strb_reg[13]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[33]),
        .Q(sig_next_strt_strb_reg[14]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[34]),
        .Q(sig_next_strt_strb_reg[15]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[35]),
        .Q(sig_next_strt_strb_reg[16]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[36]),
        .Q(sig_next_strt_strb_reg[17]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[37]),
        .Q(sig_next_strt_strb_reg[18]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[38]),
        .Q(sig_next_strt_strb_reg[19]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[20]),
        .Q(sig_next_strt_strb_reg[1]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[39]),
        .Q(sig_next_strt_strb_reg[20]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[40]),
        .Q(sig_next_strt_strb_reg[21]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[41]),
        .Q(sig_next_strt_strb_reg[22]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[42]),
        .Q(sig_next_strt_strb_reg[23]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[43]),
        .Q(sig_next_strt_strb_reg[24]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[44]),
        .Q(sig_next_strt_strb_reg[25]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[45]),
        .Q(sig_next_strt_strb_reg[26]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[46]),
        .Q(sig_next_strt_strb_reg[27]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[47]),
        .Q(sig_next_strt_strb_reg[28]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[48]),
        .Q(sig_next_strt_strb_reg[29]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[21]),
        .Q(sig_next_strt_strb_reg[2]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[49]),
        .Q(sig_next_strt_strb_reg[30]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[50]),
        .Q(sig_next_strt_strb_reg[31]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[32] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[51]),
        .Q(sig_next_strt_strb_reg[32]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[33] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[52]),
        .Q(sig_next_strt_strb_reg[33]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[34] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[53]),
        .Q(sig_next_strt_strb_reg[34]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[35] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[54]),
        .Q(sig_next_strt_strb_reg[35]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[36] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[55]),
        .Q(sig_next_strt_strb_reg[36]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[37] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[56]),
        .Q(sig_next_strt_strb_reg[37]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[38] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[57]),
        .Q(sig_next_strt_strb_reg[38]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[39] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[58]),
        .Q(sig_next_strt_strb_reg[39]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[22]),
        .Q(sig_next_strt_strb_reg[3]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[40] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[59]),
        .Q(sig_next_strt_strb_reg[40]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[41] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[60]),
        .Q(sig_next_strt_strb_reg[41]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[42] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[61]),
        .Q(sig_next_strt_strb_reg[42]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[43] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[62]),
        .Q(sig_next_strt_strb_reg[43]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[44] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[63]),
        .Q(sig_next_strt_strb_reg[44]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[45] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[64]),
        .Q(sig_next_strt_strb_reg[45]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[46] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[65]),
        .Q(sig_next_strt_strb_reg[46]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[47] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[66]),
        .Q(sig_next_strt_strb_reg[47]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[48] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[67]),
        .Q(sig_next_strt_strb_reg[48]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[49] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[68]),
        .Q(sig_next_strt_strb_reg[49]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[23]),
        .Q(sig_next_strt_strb_reg[4]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[50] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[69]),
        .Q(sig_next_strt_strb_reg[50]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[51] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[70]),
        .Q(sig_next_strt_strb_reg[51]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[52] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[71]),
        .Q(sig_next_strt_strb_reg[52]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[53] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[72]),
        .Q(sig_next_strt_strb_reg[53]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[54] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[73]),
        .Q(sig_next_strt_strb_reg[54]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[55] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[74]),
        .Q(sig_next_strt_strb_reg[55]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[56] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[75]),
        .Q(sig_next_strt_strb_reg[56]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[57] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[76]),
        .Q(sig_next_strt_strb_reg[57]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[58] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[77]),
        .Q(sig_next_strt_strb_reg[58]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[59] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[78]),
        .Q(sig_next_strt_strb_reg[59]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[24]),
        .Q(sig_next_strt_strb_reg[5]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[60] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[79]),
        .Q(sig_next_strt_strb_reg[60]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[61] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[80]),
        .Q(sig_next_strt_strb_reg[61]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[62] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[81]),
        .Q(sig_next_strt_strb_reg[62]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[63] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[82]),
        .Q(sig_next_strt_strb_reg[63]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[64] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[83]),
        .Q(sig_next_strt_strb_reg[64]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[65] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[84]),
        .Q(sig_next_strt_strb_reg[65]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[66] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[85]),
        .Q(sig_next_strt_strb_reg[66]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[67] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[86]),
        .Q(sig_next_strt_strb_reg[67]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[68] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[87]),
        .Q(sig_next_strt_strb_reg[68]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[69] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[88]),
        .Q(sig_next_strt_strb_reg[69]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[25]),
        .Q(sig_next_strt_strb_reg[6]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[70] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[89]),
        .Q(sig_next_strt_strb_reg[70]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[71] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[90]),
        .Q(sig_next_strt_strb_reg[71]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[72] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[91]),
        .Q(sig_next_strt_strb_reg[72]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[73] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[92]),
        .Q(sig_next_strt_strb_reg[73]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[74] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[93]),
        .Q(sig_next_strt_strb_reg[74]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[75] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[94]),
        .Q(sig_next_strt_strb_reg[75]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[76] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[95]),
        .Q(sig_next_strt_strb_reg[76]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[77] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[96]),
        .Q(sig_next_strt_strb_reg[77]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[78] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[97]),
        .Q(sig_next_strt_strb_reg[78]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[79] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[98]),
        .Q(sig_next_strt_strb_reg[79]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[26]),
        .Q(sig_next_strt_strb_reg[7]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[80] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[99]),
        .Q(sig_next_strt_strb_reg[80]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[81] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[100]),
        .Q(sig_next_strt_strb_reg[81]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[82] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[101]),
        .Q(sig_next_strt_strb_reg[82]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[83] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[102]),
        .Q(sig_next_strt_strb_reg[83]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[84] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[103]),
        .Q(sig_next_strt_strb_reg[84]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[85] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[104]),
        .Q(sig_next_strt_strb_reg[85]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[86] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[105]),
        .Q(sig_next_strt_strb_reg[86]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[87] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[106]),
        .Q(sig_next_strt_strb_reg[87]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[88] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[107]),
        .Q(sig_next_strt_strb_reg[88]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[89] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[108]),
        .Q(sig_next_strt_strb_reg[89]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[27]),
        .Q(sig_next_strt_strb_reg[8]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[90] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[109]),
        .Q(sig_next_strt_strb_reg[90]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[91] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[110]),
        .Q(sig_next_strt_strb_reg[91]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[92] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[111]),
        .Q(sig_next_strt_strb_reg[92]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[93] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[112]),
        .Q(sig_next_strt_strb_reg[93]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[94] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[113]),
        .Q(sig_next_strt_strb_reg[94]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[95] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[114]),
        .Q(sig_next_strt_strb_reg[95]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[96] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[115]),
        .Q(sig_next_strt_strb_reg[96]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[97] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[116]),
        .Q(sig_next_strt_strb_reg[97]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[98] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[117]),
        .Q(sig_next_strt_strb_reg[98]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[99] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[118]),
        .Q(sig_next_strt_strb_reg[99]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[28]),
        .Q(sig_next_strt_strb_reg[9]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_interr_reg_i_3
       (.I0(sig_data2rsc_calc_err),
        .I1(sig_rd_sts_slverr_reg_reg[0]),
        .O(sig_rd_sts_interr_reg0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_slverr_reg_i_1
       (.I0(sig_data2rsc_slverr),
        .I1(sig_rd_sts_slverr_reg_reg[1]),
        .O(sig_rd_sts_slverr_reg0));
  LUT3 #(
    .INIT(8'hF4)) 
    \sig_sstrb_stop_mask[3]_i_1 
       (.I0(sig_halt_reg_dly3),
        .I1(sig_halt_reg_dly2),
        .I2(sig_sstrb_stop_mask),
        .O(sig_halt_reg_dly3_reg_0));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_10 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[122]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[122]),
        .I4(sig_data2addr_stop_req),
        .O(din[122]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_100 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[32]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[32]),
        .I4(sig_data2addr_stop_req),
        .O(din[32]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_101 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[31]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[31]),
        .I4(sig_data2addr_stop_req),
        .O(din[31]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_102 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[30]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[30]),
        .I4(sig_data2addr_stop_req),
        .O(din[30]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_103 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[29]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[29]),
        .I4(sig_data2addr_stop_req),
        .O(din[29]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_104 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[28]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[28]),
        .I4(sig_data2addr_stop_req),
        .O(din[28]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_105 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[27]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[27]),
        .I4(sig_data2addr_stop_req),
        .O(din[27]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_106 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[26]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[26]),
        .I4(sig_data2addr_stop_req),
        .O(din[26]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_107 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[25]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[25]),
        .I4(sig_data2addr_stop_req),
        .O(din[25]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_108 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[24]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[24]),
        .I4(sig_data2addr_stop_req),
        .O(din[24]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_109 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[23]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[23]),
        .I4(sig_data2addr_stop_req),
        .O(din[23]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_11 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[121]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[121]),
        .I4(sig_data2addr_stop_req),
        .O(din[121]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_110 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[22]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[22]),
        .I4(sig_data2addr_stop_req),
        .O(din[22]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_111 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[21]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[21]),
        .I4(sig_data2addr_stop_req),
        .O(din[21]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_112 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[20]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[20]),
        .I4(sig_data2addr_stop_req),
        .O(din[20]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_113 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[19]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[19]),
        .I4(sig_data2addr_stop_req),
        .O(din[19]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_114 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[18]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[18]),
        .I4(sig_data2addr_stop_req),
        .O(din[18]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_115 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[17]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[17]),
        .I4(sig_data2addr_stop_req),
        .O(din[17]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_116 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[16]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[16]),
        .I4(sig_data2addr_stop_req),
        .O(din[16]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_117 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[15]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[15]),
        .I4(sig_data2addr_stop_req),
        .O(din[15]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_118 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[14]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[14]),
        .I4(sig_data2addr_stop_req),
        .O(din[14]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_119 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[13]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[13]),
        .I4(sig_data2addr_stop_req),
        .O(din[13]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_12 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[120]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[120]),
        .I4(sig_data2addr_stop_req),
        .O(din[120]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_120 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[12]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[12]),
        .I4(sig_data2addr_stop_req),
        .O(din[12]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_121 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[11]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[11]),
        .I4(sig_data2addr_stop_req),
        .O(din[11]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_122 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[10]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[10]),
        .I4(sig_data2addr_stop_req),
        .O(din[10]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_123 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[9]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[9]),
        .I4(sig_data2addr_stop_req),
        .O(din[9]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_124 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[8]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[8]),
        .I4(sig_data2addr_stop_req),
        .O(din[8]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_125 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[7]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[7]),
        .I4(sig_data2addr_stop_req),
        .O(din[7]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_126 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[6]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[6]),
        .I4(sig_data2addr_stop_req),
        .O(din[6]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_127 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[5]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[5]),
        .I4(sig_data2addr_stop_req),
        .O(din[5]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_128 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[4]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[4]),
        .I4(sig_data2addr_stop_req),
        .O(din[4]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_129 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[3]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[3]),
        .I4(sig_data2addr_stop_req),
        .O(din[3]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_13 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[119]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[119]),
        .I4(sig_data2addr_stop_req),
        .O(din[119]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_130 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[2]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[2]),
        .I4(sig_data2addr_stop_req),
        .O(din[2]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_131 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[1]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[1]),
        .I4(sig_data2addr_stop_req),
        .O(din[1]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_132 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[0]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[0]),
        .I4(sig_data2addr_stop_req),
        .O(din[0]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'hFF01FFFF)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_134 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_next_calc_error_reg),
        .I4(sig_dqual_reg_full),
        .O(\xpm_fifo_instance.xpm_fifo_sync_inst_i_134_n_0 ));
  LUT6 #(
    .INIT(64'h0808080808080800)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_135 
       (.I0(sig_data2addr_stop_req),
        .I1(sig_dqual_reg_full),
        .I2(sig_next_calc_error_reg),
        .I3(sig_addr_posted_cntr[0]),
        .I4(sig_addr_posted_cntr[1]),
        .I5(sig_addr_posted_cntr[2]),
        .O(\xpm_fifo_instance.xpm_fifo_sync_inst_i_135_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_14 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[118]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[118]),
        .I4(sig_data2addr_stop_req),
        .O(din[118]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_15 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[117]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[117]),
        .I4(sig_data2addr_stop_req),
        .O(din[117]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_16 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[116]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[116]),
        .I4(sig_data2addr_stop_req),
        .O(din[116]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_17 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[115]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[115]),
        .I4(sig_data2addr_stop_req),
        .O(din[115]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_18 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[114]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[114]),
        .I4(sig_data2addr_stop_req),
        .O(din[114]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_19 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[113]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[113]),
        .I4(sig_data2addr_stop_req),
        .O(din[113]));
  LUT5 #(
    .INIT(32'h00005510)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_2 
       (.I0(\xpm_fifo_instance.xpm_fifo_sync_inst_i_134_n_0 ),
        .I1(sig_data2rsc_valid),
        .I2(m_axi_mm2s_rvalid),
        .I3(sig_data2addr_stop_req),
        .I4(full),
        .O(wr_en));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_20 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[112]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[112]),
        .I4(sig_data2addr_stop_req),
        .O(din[112]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_21 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[111]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[111]),
        .I4(sig_data2addr_stop_req),
        .O(din[111]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_22 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[110]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[110]),
        .I4(sig_data2addr_stop_req),
        .O(din[110]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_23 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[109]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[109]),
        .I4(sig_data2addr_stop_req),
        .O(din[109]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_24 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[108]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[108]),
        .I4(sig_data2addr_stop_req),
        .O(din[108]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_25 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[107]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[107]),
        .I4(sig_data2addr_stop_req),
        .O(din[107]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_26 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[106]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[106]),
        .I4(sig_data2addr_stop_req),
        .O(din[106]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_27 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[105]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[105]),
        .I4(sig_data2addr_stop_req),
        .O(din[105]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_28 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[104]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[104]),
        .I4(sig_data2addr_stop_req),
        .O(din[104]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_29 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[103]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[103]),
        .I4(sig_data2addr_stop_req),
        .O(din[103]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_3 
       (.I0(\xpm_fifo_instance.xpm_fifo_sync_inst_i_135_n_0 ),
        .I1(sig_next_cmd_cmplt_reg),
        .I2(m_axi_mm2s_rlast),
        .O(din[129]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_30 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[102]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[102]),
        .I4(sig_data2addr_stop_req),
        .O(din[102]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_31 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[101]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[101]),
        .I4(sig_data2addr_stop_req),
        .O(din[101]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_32 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[100]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[100]),
        .I4(sig_data2addr_stop_req),
        .O(din[100]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_33 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[99]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[99]),
        .I4(sig_data2addr_stop_req),
        .O(din[99]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_34 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[98]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[98]),
        .I4(sig_data2addr_stop_req),
        .O(din[98]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_35 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[97]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[97]),
        .I4(sig_data2addr_stop_req),
        .O(din[97]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_36 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[96]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[96]),
        .I4(sig_data2addr_stop_req),
        .O(din[96]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_37 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[95]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[95]),
        .I4(sig_data2addr_stop_req),
        .O(din[95]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_38 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[94]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[94]),
        .I4(sig_data2addr_stop_req),
        .O(din[94]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_39 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[93]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[93]),
        .I4(sig_data2addr_stop_req),
        .O(din[93]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_4 
       (.I0(\xpm_fifo_instance.xpm_fifo_sync_inst_i_135_n_0 ),
        .I1(sig_next_eof_reg),
        .I2(m_axi_mm2s_rlast),
        .O(din[128]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_40 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[92]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[92]),
        .I4(sig_data2addr_stop_req),
        .O(din[92]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_41 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[91]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[91]),
        .I4(sig_data2addr_stop_req),
        .O(din[91]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_42 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[90]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[90]),
        .I4(sig_data2addr_stop_req),
        .O(din[90]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_43 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[89]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[89]),
        .I4(sig_data2addr_stop_req),
        .O(din[89]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_44 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[88]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[88]),
        .I4(sig_data2addr_stop_req),
        .O(din[88]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_45 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[87]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[87]),
        .I4(sig_data2addr_stop_req),
        .O(din[87]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_46 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[86]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[86]),
        .I4(sig_data2addr_stop_req),
        .O(din[86]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_47 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[85]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[85]),
        .I4(sig_data2addr_stop_req),
        .O(din[85]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_48 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[84]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[84]),
        .I4(sig_data2addr_stop_req),
        .O(din[84]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_49 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[83]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[83]),
        .I4(sig_data2addr_stop_req),
        .O(din[83]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_5 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[127]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[127]),
        .I4(sig_data2addr_stop_req),
        .O(din[127]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_50 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[82]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[82]),
        .I4(sig_data2addr_stop_req),
        .O(din[82]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_51 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[81]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[81]),
        .I4(sig_data2addr_stop_req),
        .O(din[81]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_52 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[80]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[80]),
        .I4(sig_data2addr_stop_req),
        .O(din[80]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_53 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[79]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[79]),
        .I4(sig_data2addr_stop_req),
        .O(din[79]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_54 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[78]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[78]),
        .I4(sig_data2addr_stop_req),
        .O(din[78]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_55 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[77]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[77]),
        .I4(sig_data2addr_stop_req),
        .O(din[77]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_56 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[76]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[76]),
        .I4(sig_data2addr_stop_req),
        .O(din[76]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_57 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[75]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[75]),
        .I4(sig_data2addr_stop_req),
        .O(din[75]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_58 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[74]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[74]),
        .I4(sig_data2addr_stop_req),
        .O(din[74]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_59 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[73]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[73]),
        .I4(sig_data2addr_stop_req),
        .O(din[73]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_6 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[126]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[126]),
        .I4(sig_data2addr_stop_req),
        .O(din[126]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_60 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[72]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[72]),
        .I4(sig_data2addr_stop_req),
        .O(din[72]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_61 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[71]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[71]),
        .I4(sig_data2addr_stop_req),
        .O(din[71]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_62 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[70]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[70]),
        .I4(sig_data2addr_stop_req),
        .O(din[70]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_63 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[69]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[69]),
        .I4(sig_data2addr_stop_req),
        .O(din[69]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_64 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[68]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[68]),
        .I4(sig_data2addr_stop_req),
        .O(din[68]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_65 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[67]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[67]),
        .I4(sig_data2addr_stop_req),
        .O(din[67]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_66 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[66]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[66]),
        .I4(sig_data2addr_stop_req),
        .O(din[66]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_67 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[65]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[65]),
        .I4(sig_data2addr_stop_req),
        .O(din[65]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_68 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[64]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[64]),
        .I4(sig_data2addr_stop_req),
        .O(din[64]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_69 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[63]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[63]),
        .I4(sig_data2addr_stop_req),
        .O(din[63]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_7 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[125]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[125]),
        .I4(sig_data2addr_stop_req),
        .O(din[125]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_70 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[62]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[62]),
        .I4(sig_data2addr_stop_req),
        .O(din[62]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_71 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[61]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[61]),
        .I4(sig_data2addr_stop_req),
        .O(din[61]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_72 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[60]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[60]),
        .I4(sig_data2addr_stop_req),
        .O(din[60]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_73 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[59]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[59]),
        .I4(sig_data2addr_stop_req),
        .O(din[59]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_74 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[58]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[58]),
        .I4(sig_data2addr_stop_req),
        .O(din[58]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_75 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[57]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[57]),
        .I4(sig_data2addr_stop_req),
        .O(din[57]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_76 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[56]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[56]),
        .I4(sig_data2addr_stop_req),
        .O(din[56]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_77 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[55]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[55]),
        .I4(sig_data2addr_stop_req),
        .O(din[55]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_78 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[54]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[54]),
        .I4(sig_data2addr_stop_req),
        .O(din[54]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_79 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[53]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[53]),
        .I4(sig_data2addr_stop_req),
        .O(din[53]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_8 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[124]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[124]),
        .I4(sig_data2addr_stop_req),
        .O(din[124]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_80 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[52]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[52]),
        .I4(sig_data2addr_stop_req),
        .O(din[52]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_81 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[51]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[51]),
        .I4(sig_data2addr_stop_req),
        .O(din[51]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_82 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[50]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[50]),
        .I4(sig_data2addr_stop_req),
        .O(din[50]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_83 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[49]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[49]),
        .I4(sig_data2addr_stop_req),
        .O(din[49]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_84 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[48]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[48]),
        .I4(sig_data2addr_stop_req),
        .O(din[48]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_85 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[47]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[47]),
        .I4(sig_data2addr_stop_req),
        .O(din[47]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_86 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[46]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[46]),
        .I4(sig_data2addr_stop_req),
        .O(din[46]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_87 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[45]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[45]),
        .I4(sig_data2addr_stop_req),
        .O(din[45]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_88 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[44]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[44]),
        .I4(sig_data2addr_stop_req),
        .O(din[44]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_89 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[43]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[43]),
        .I4(sig_data2addr_stop_req),
        .O(din[43]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_9 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[123]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[123]),
        .I4(sig_data2addr_stop_req),
        .O(din[123]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_90 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[42]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[42]),
        .I4(sig_data2addr_stop_req),
        .O(din[42]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_91 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[41]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[41]),
        .I4(sig_data2addr_stop_req),
        .O(din[41]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_92 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[40]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[40]),
        .I4(sig_data2addr_stop_req),
        .O(din[40]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_93 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[39]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[39]),
        .I4(sig_data2addr_stop_req),
        .O(din[39]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_94 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[38]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[38]),
        .I4(sig_data2addr_stop_req),
        .O(din[38]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_95 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[37]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[37]),
        .I4(sig_data2addr_stop_req),
        .O(din[37]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_96 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[36]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[36]),
        .I4(sig_data2addr_stop_req),
        .O(din[36]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_97 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[35]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[35]),
        .I4(sig_data2addr_stop_req),
        .O(din[35]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_98 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[34]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[34]),
        .I4(sig_data2addr_stop_req),
        .O(din[34]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_99 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[33]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[33]),
        .I4(sig_data2addr_stop_req),
        .O(din[33]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset
   (sig_cmd_stat_rst_user_reg_n_cdc_from,
    s2mm_halt_cmplt,
    sig_stream_rst,
    sig_s_h_halt_reg,
    sig_s_h_halt_reg_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    m_axi_s2mm_aclk,
    sig_halt_cmplt_reg_0,
    sig_s_h_halt_reg_reg_1,
    sig_data2addr_stop_req);
  output sig_cmd_stat_rst_user_reg_n_cdc_from;
  output s2mm_halt_cmplt;
  output sig_stream_rst;
  output sig_s_h_halt_reg;
  output sig_s_h_halt_reg_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  input m_axi_s2mm_aclk;
  input sig_halt_cmplt_reg_0;
  input sig_s_h_halt_reg_reg_1;
  input sig_data2addr_stop_req;

  wire m_axi_s2mm_aclk;
  wire s2mm_halt_cmplt;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_data2addr_stop_req;
  wire sig_halt_cmplt_reg_0;
  wire sig_s_h_halt_reg;
  wire sig_s_h_halt_reg_reg_0;
  wire sig_s_h_halt_reg_reg_1;
  wire sig_stream_rst;

  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .Q(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_cmplt_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_cmplt_reg_0),
        .Q(s2mm_halt_cmplt),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_halt_reg_i_1__0
       (.I0(sig_s_h_halt_reg),
        .I1(sig_data2addr_stop_req),
        .O(sig_s_h_halt_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_s_h_halt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_h_halt_reg_reg_1),
        .Q(sig_s_h_halt_reg),
        .R(sig_stream_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_strb_reg_out[3]_i_1__0 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_reset" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset_12
   (sig_cmd_stat_rst_user_reg_n_cdc_from,
    mm2s_halt_cmplt,
    sig_mmap_rst,
    sig_rst2all_stop_request,
    sig_s_h_halt_reg_reg_0,
    out,
    m_axi_mm2s_aclk,
    sig_halt_cmplt_reg_0,
    sig_s_h_halt_reg_reg_1,
    sig_data2addr_stop_req);
  output sig_cmd_stat_rst_user_reg_n_cdc_from;
  output mm2s_halt_cmplt;
  output sig_mmap_rst;
  output sig_rst2all_stop_request;
  output sig_s_h_halt_reg_reg_0;
  input out;
  input m_axi_mm2s_aclk;
  input sig_halt_cmplt_reg_0;
  input sig_s_h_halt_reg_reg_1;
  input sig_data2addr_stop_req;

  wire m_axi_mm2s_aclk;
  wire mm2s_halt_cmplt;
  wire out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2addr_stop_req;
  wire sig_halt_cmplt_reg_0;
  wire sig_mmap_rst;
  wire sig_rst2all_stop_request;
  wire sig_s_h_halt_reg_reg_0;
  wire sig_s_h_halt_reg_reg_1;

  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_cmplt_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_cmplt_reg_0),
        .Q(mm2s_halt_cmplt),
        .R(sig_mmap_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_halt_reg_i_1
       (.I0(sig_rst2all_stop_request),
        .I1(sig_data2addr_stop_req),
        .O(sig_s_h_halt_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_s_h_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_s_h_halt_reg_reg_1),
        .Q(sig_rst2all_stop_request),
        .R(sig_mmap_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_mmap_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_full_wrap
   (s_axis_s2mm_tready,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_wlast,
    s2mm_halt_cmplt,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    sig_s_h_halt_reg,
    sts_received_i_reg,
    s2mm_decerr_i,
    s2mm_slverr_i,
    s2mm_interr_i,
    sts_received_i_reg_0,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] ,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_bready,
    m_axi_s2mm_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_s_h_halt_reg_reg,
    s_axis_s2mm_cmd_tvalid_split,
    m_axis_s2mm_sts_tready,
    s2mm_sts_received,
    m_axi_s2mm_wready,
    m_axi_s2mm_awready,
    smpl_dma_overflow,
    m_axi_s2mm_bresp,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] ,
    s_axis_s2mm_tdata,
    m_axi_s2mm_bvalid,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tlast);
  output s_axis_s2mm_tready;
  output m_axi_s2mm_wvalid;
  output [0:0]m_axi_s2mm_awsize;
  output [0:0]m_axi_s2mm_awburst;
  output m_axi_s2mm_awvalid;
  output m_axi_s2mm_wlast;
  output s2mm_halt_cmplt;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output sig_s_h_halt_reg;
  output sts_received_i_reg;
  output s2mm_decerr_i;
  output s2mm_slverr_i;
  output s2mm_interr_i;
  output [25:0]sts_received_i_reg_0;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] ;
  output [31:0]m_axi_s2mm_awaddr;
  output [4:0]m_axi_s2mm_awlen;
  output [31:0]m_axi_s2mm_wdata;
  output [3:0]m_axi_s2mm_wstrb;
  output m_axi_s2mm_bready;
  input m_axi_s2mm_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_s_h_halt_reg_reg;
  input s_axis_s2mm_cmd_tvalid_split;
  input m_axis_s2mm_sts_tready;
  input s2mm_sts_received;
  input m_axi_s2mm_wready;
  input m_axi_s2mm_awready;
  input smpl_dma_overflow;
  input [1:0]m_axi_s2mm_bresp;
  input [59:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] ;
  input [7:0]s_axis_s2mm_tdata;
  input m_axi_s2mm_bvalid;
  input s_axis_s2mm_tvalid;
  input [0:0]s_axis_s2mm_tkeep;
  input s_axis_s2mm_tlast;

  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_10 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_11 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_12 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_13 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_6 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_7 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_8 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_9 ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_done ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_14 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_15 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_16 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_17 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_18 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_19 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_23 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_24 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_25 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_26 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_27 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_28 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_29 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_30 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_31 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_32 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_33 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_34 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_35 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_36 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_37 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_38 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_39 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_40 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_41 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_42 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_43 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_44 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_45 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_46 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_47 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_48 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_49 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_50 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_51 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_52 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_53 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_54 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_55 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_56 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_57 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_58 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_59 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_61 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_62 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_63 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_64 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_65 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_66 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_67 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_9 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_0 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_153 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_154 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_155 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_156 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_157 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_158 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_159 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_160 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_161 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_162 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_163 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_164 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_82 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_100 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_101 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_102 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_103 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_104 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_105 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_106 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_107 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_108 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_109 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_110 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_27 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_33 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_35 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_36 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_37 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_38 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_43 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_44 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_45 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_46 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_47 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_48 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_49 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_50 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_53 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_54 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_55 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_56 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_57 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_58 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_59 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_60 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_61 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_62 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_63 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_64 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_65 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_66 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_67 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_68 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_69 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_70 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_71 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_72 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_73 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_74 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_75 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_76 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_77 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_78 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_79 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_80 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_81 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_82 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_83 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_84 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_85 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_86 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_87 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_88 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_89 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_90 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_91 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_92 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_93 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_94 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_95 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_96 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_97 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_98 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_99 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/sig_rd_empty ;
  wire [24:0]\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/p_0_in ;
  wire [0:0]\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_halt_xfer ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_strm_tstrb ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_strm_tvalid ;
  wire [0:0]\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_tstrb_fifo_data_out ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_1 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_10 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_11 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_12 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_13 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_14 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_15 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_2 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_3 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_4 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_5 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_6 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_7 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_8 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_9 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_1 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_10 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_11 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_12 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_13 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_14 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_15 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_2 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_3 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_4 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_5 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_6 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_7 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_8 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_9 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_i_3_n_14 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_i_3_n_15 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_i_3_n_7 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_1 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_10 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_11 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_12 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_13 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_14 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_15 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_2 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_3 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_4 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_5 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_6 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_7 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_8 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_9 ;
  wire I_ADDR_CNTL_n_1;
  wire I_CMD_STATUS_n_37;
  wire I_CMD_STATUS_n_38;
  wire I_CMD_STATUS_n_39;
  wire I_CMD_STATUS_n_40;
  wire I_CMD_STATUS_n_41;
  wire I_CMD_STATUS_n_43;
  wire I_CMD_STATUS_n_5;
  wire \I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \I_DRE_CNTL_FIFO/sig_init_done ;
  wire I_RESET_n_4;
  wire I_S2MM_MMAP_SKID_BUF_n_5;
  wire \I_WRESP_STATUS_FIFO/sig_init_done ;
  wire I_WR_DATA_CNTL_n_0;
  wire I_WR_DATA_CNTL_n_38;
  wire I_WR_DATA_CNTL_n_39;
  wire I_WR_DATA_CNTL_n_40;
  wire I_WR_DATA_CNTL_n_41;
  wire I_WR_DATA_CNTL_n_42;
  wire I_WR_DATA_CNTL_n_43;
  wire I_WR_DATA_CNTL_n_44;
  wire I_WR_DATA_CNTL_n_45;
  wire I_WR_DATA_CNTL_n_46;
  wire I_WR_DATA_CNTL_n_47;
  wire I_WR_DATA_CNTL_n_48;
  wire I_WR_DATA_CNTL_n_49;
  wire I_WR_DATA_CNTL_n_50;
  wire I_WR_DATA_CNTL_n_51;
  wire I_WR_DATA_CNTL_n_52;
  wire I_WR_DATA_CNTL_n_53;
  wire I_WR_DATA_CNTL_n_54;
  wire I_WR_DATA_CNTL_n_55;
  wire I_WR_DATA_CNTL_n_56;
  wire I_WR_DATA_CNTL_n_57;
  wire I_WR_DATA_CNTL_n_58;
  wire I_WR_DATA_CNTL_n_59;
  wire I_WR_DATA_CNTL_n_60;
  wire I_WR_DATA_CNTL_n_61;
  wire I_WR_DATA_CNTL_n_62;
  wire I_WR_DATA_CNTL_n_63;
  wire I_WR_DATA_CNTL_n_64;
  wire I_WR_DATA_CNTL_n_65;
  wire I_WR_DATA_CNTL_n_67;
  wire I_WR_STATUS_CNTLR_n_1;
  wire I_WR_STATUS_CNTLR_n_2;
  wire I_WR_STATUS_CNTLR_n_31;
  wire I_WR_STATUS_CNTLR_n_40;
  wire I_WR_STATUS_CNTLR_n_41;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] ;
  wire [59:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire dre2skid_wready;
  wire i__carry_i_10_n_0;
  wire i__carry_i_11_n_0;
  wire i__carry_i_12_n_0;
  wire i__carry_i_13_n_0;
  wire i__carry_i_14_n_0;
  wire i__carry_i_15_n_0;
  wire i__carry_i_9_n_0;
  wire lsig_end_of_cmd_reg;
  wire lsig_end_of_cmd_reg0;
  wire lsig_first_dbeat;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]m_axi_s2mm_awburst;
  wire [4:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [0:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [3:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire m_axis_s2mm_sts_tready;
  wire p_0_in2_in;
  wire p_0_in3_in;
  wire p_1_in;
  wire s2mm_decerr_i;
  wire s2mm_halt_cmplt;
  wire s2mm_interr_i;
  wire s2mm_slverr_i;
  wire s2mm_strm_eop;
  wire s2mm_sts_received;
  wire s_axis_s2mm_cmd_tvalid_split;
  wire [7:0]s_axis_s2mm_tdata;
  wire [0:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tvalid;
  wire sig_addr2data_addr_posted;
  wire sig_addr2wsc_calc_error;
  wire sig_addr_reg_empty;
  wire \sig_btt_cntr[15]_i_10_n_0 ;
  wire \sig_btt_cntr[15]_i_11_n_0 ;
  wire \sig_btt_cntr[15]_i_12_n_0 ;
  wire \sig_btt_cntr[15]_i_13_n_0 ;
  wire \sig_btt_cntr[15]_i_14_n_0 ;
  wire \sig_btt_cntr[15]_i_15_n_0 ;
  wire \sig_btt_cntr[15]_i_16_n_0 ;
  wire \sig_btt_cntr[15]_i_17_n_0 ;
  wire \sig_btt_cntr[15]_i_2_n_0 ;
  wire \sig_btt_cntr[15]_i_3_n_0 ;
  wire \sig_btt_cntr[15]_i_4_n_0 ;
  wire \sig_btt_cntr[15]_i_5_n_0 ;
  wire \sig_btt_cntr[15]_i_6_n_0 ;
  wire \sig_btt_cntr[15]_i_7_n_0 ;
  wire \sig_btt_cntr[15]_i_8_n_0 ;
  wire \sig_btt_cntr[15]_i_9_n_0 ;
  wire \sig_btt_cntr[23]_i_10_n_0 ;
  wire \sig_btt_cntr[23]_i_11_n_0 ;
  wire \sig_btt_cntr[23]_i_12_n_0 ;
  wire \sig_btt_cntr[23]_i_13_n_0 ;
  wire \sig_btt_cntr[23]_i_14_n_0 ;
  wire \sig_btt_cntr[23]_i_15_n_0 ;
  wire \sig_btt_cntr[23]_i_16_n_0 ;
  wire \sig_btt_cntr[23]_i_17_n_0 ;
  wire \sig_btt_cntr[23]_i_2_n_0 ;
  wire \sig_btt_cntr[23]_i_3_n_0 ;
  wire \sig_btt_cntr[23]_i_4_n_0 ;
  wire \sig_btt_cntr[23]_i_5_n_0 ;
  wire \sig_btt_cntr[23]_i_6_n_0 ;
  wire \sig_btt_cntr[23]_i_7_n_0 ;
  wire \sig_btt_cntr[23]_i_8_n_0 ;
  wire \sig_btt_cntr[23]_i_9_n_0 ;
  wire \sig_btt_cntr[25]_i_3_n_0 ;
  wire \sig_btt_cntr[25]_i_4_n_0 ;
  wire \sig_btt_cntr[25]_i_5_n_0 ;
  wire \sig_btt_cntr[7]_i_10_n_0 ;
  wire \sig_btt_cntr[7]_i_11_n_0 ;
  wire \sig_btt_cntr[7]_i_12_n_0 ;
  wire \sig_btt_cntr[7]_i_13_n_0 ;
  wire \sig_btt_cntr[7]_i_14_n_0 ;
  wire \sig_btt_cntr[7]_i_15_n_0 ;
  wire \sig_btt_cntr[7]_i_16_n_0 ;
  wire \sig_btt_cntr[7]_i_17_n_0 ;
  wire \sig_btt_cntr[7]_i_18_n_0 ;
  wire \sig_btt_cntr[7]_i_2_n_0 ;
  wire \sig_btt_cntr[7]_i_3_n_0 ;
  wire \sig_btt_cntr[7]_i_4_n_0 ;
  wire \sig_btt_cntr[7]_i_5_n_0 ;
  wire \sig_btt_cntr[7]_i_6_n_0 ;
  wire \sig_btt_cntr[7]_i_7_n_0 ;
  wire \sig_btt_cntr[7]_i_8_n_0 ;
  wire \sig_btt_cntr[7]_i_9_n_0 ;
  wire sig_btt_cntr_prv0_carry__0_i_1_n_0;
  wire sig_btt_cntr_prv0_carry__0_i_2_n_0;
  wire sig_btt_cntr_prv0_carry__0_i_3_n_0;
  wire sig_btt_cntr_prv0_carry__0_i_4_n_0;
  wire sig_btt_cntr_prv0_carry__0_i_5_n_0;
  wire sig_btt_cntr_prv0_carry__0_i_6_n_0;
  wire sig_btt_cntr_prv0_carry__0_i_7_n_0;
  wire sig_btt_cntr_prv0_carry__0_i_8_n_0;
  wire sig_btt_cntr_prv0_carry__1_i_1_n_0;
  wire sig_btt_cntr_prv0_carry__1_i_2_n_0;
  wire sig_btt_cntr_prv0_carry__1_i_3_n_0;
  wire sig_btt_cntr_prv0_carry__1_i_4_n_0;
  wire sig_btt_cntr_prv0_carry__1_i_5_n_0;
  wire sig_btt_cntr_prv0_carry__1_i_6_n_0;
  wire sig_btt_cntr_prv0_carry__1_i_7_n_0;
  wire sig_btt_cntr_prv0_carry__1_i_8_n_0;
  wire sig_btt_cntr_prv0_carry__2_i_2_n_0;
  wire sig_btt_cntr_prv0_carry_i_1_n_0;
  wire sig_btt_cntr_prv0_carry_i_2_n_0;
  wire sig_btt_cntr_prv0_carry_i_3_n_0;
  wire sig_btt_cntr_prv0_carry_i_4_n_0;
  wire sig_btt_cntr_prv0_carry_i_5_n_0;
  wire sig_btt_cntr_prv0_carry_i_6_n_0;
  wire sig_btt_cntr_prv0_carry_i_7_n_0;
  wire sig_btt_cntr_prv0_carry_i_8_n_0;
  wire \sig_btt_cntr_reg[15]_i_1_n_0 ;
  wire \sig_btt_cntr_reg[15]_i_1_n_1 ;
  wire \sig_btt_cntr_reg[15]_i_1_n_10 ;
  wire \sig_btt_cntr_reg[15]_i_1_n_11 ;
  wire \sig_btt_cntr_reg[15]_i_1_n_12 ;
  wire \sig_btt_cntr_reg[15]_i_1_n_13 ;
  wire \sig_btt_cntr_reg[15]_i_1_n_14 ;
  wire \sig_btt_cntr_reg[15]_i_1_n_15 ;
  wire \sig_btt_cntr_reg[15]_i_1_n_2 ;
  wire \sig_btt_cntr_reg[15]_i_1_n_3 ;
  wire \sig_btt_cntr_reg[15]_i_1_n_4 ;
  wire \sig_btt_cntr_reg[15]_i_1_n_5 ;
  wire \sig_btt_cntr_reg[15]_i_1_n_6 ;
  wire \sig_btt_cntr_reg[15]_i_1_n_7 ;
  wire \sig_btt_cntr_reg[15]_i_1_n_8 ;
  wire \sig_btt_cntr_reg[15]_i_1_n_9 ;
  wire \sig_btt_cntr_reg[23]_i_1_n_0 ;
  wire \sig_btt_cntr_reg[23]_i_1_n_1 ;
  wire \sig_btt_cntr_reg[23]_i_1_n_10 ;
  wire \sig_btt_cntr_reg[23]_i_1_n_11 ;
  wire \sig_btt_cntr_reg[23]_i_1_n_12 ;
  wire \sig_btt_cntr_reg[23]_i_1_n_13 ;
  wire \sig_btt_cntr_reg[23]_i_1_n_14 ;
  wire \sig_btt_cntr_reg[23]_i_1_n_15 ;
  wire \sig_btt_cntr_reg[23]_i_1_n_2 ;
  wire \sig_btt_cntr_reg[23]_i_1_n_3 ;
  wire \sig_btt_cntr_reg[23]_i_1_n_4 ;
  wire \sig_btt_cntr_reg[23]_i_1_n_5 ;
  wire \sig_btt_cntr_reg[23]_i_1_n_6 ;
  wire \sig_btt_cntr_reg[23]_i_1_n_7 ;
  wire \sig_btt_cntr_reg[23]_i_1_n_8 ;
  wire \sig_btt_cntr_reg[23]_i_1_n_9 ;
  wire \sig_btt_cntr_reg[25]_i_2_n_14 ;
  wire \sig_btt_cntr_reg[25]_i_2_n_15 ;
  wire \sig_btt_cntr_reg[25]_i_2_n_7 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_0 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_1 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_10 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_11 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_12 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_13 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_14 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_15 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_2 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_3 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_4 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_5 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_6 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_7 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_8 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_9 ;
  wire sig_btt_lt_b2mbaa2_carry_i_5_n_0;
  wire [6:0]sig_btt_residue_slice;
  wire [18:0]sig_btt_upper_slice;
  wire [0:0]sig_byte_cntr;
  wire [6:6]sig_bytes_to_mbaa;
  wire [14:0]sig_child_addr_cntr_lsh_reg;
  wire sig_child_addr_lsh_rollover_reg_i_10_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_9_n_0;
  wire sig_child_addr_lsh_rollover_reg_reg_i_2_n_1;
  wire sig_child_addr_lsh_rollover_reg_reg_i_2_n_2;
  wire sig_child_addr_lsh_rollover_reg_reg_i_2_n_3;
  wire sig_child_addr_lsh_rollover_reg_reg_i_2_n_4;
  wire sig_child_addr_lsh_rollover_reg_reg_i_2_n_5;
  wire sig_child_addr_lsh_rollover_reg_reg_i_2_n_6;
  wire sig_child_addr_lsh_rollover_reg_reg_i_2_n_7;
  wire sig_child_addr_lsh_rollover_reg_reg_i_3_n_0;
  wire sig_child_addr_lsh_rollover_reg_reg_i_3_n_1;
  wire sig_child_addr_lsh_rollover_reg_reg_i_3_n_2;
  wire sig_child_addr_lsh_rollover_reg_reg_i_3_n_3;
  wire sig_child_addr_lsh_rollover_reg_reg_i_3_n_4;
  wire sig_child_addr_lsh_rollover_reg_reg_i_3_n_5;
  wire sig_child_addr_lsh_rollover_reg_reg_i_3_n_6;
  wire sig_child_addr_lsh_rollover_reg_reg_i_3_n_7;
  wire sig_child_qual_first_of_2;
  wire sig_child_tag_reg0;
  wire sig_clr_dbc_reg;
  wire sig_cmd2mstr_cmd_valid;
  wire [25:0]sig_cmd2mstr_command;
  wire [31:0]sig_cmd_addr_slice;
  wire sig_cmd_eof_slice;
  wire [5:4]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_type_slice;
  wire sig_coelsc_eop;
  wire sig_csm_pop_child_cmd;
  wire sig_data2addr_stop_req;
  wire sig_data2skid_wlast;
  wire [3:0]sig_data2skid_wstrb;
  wire [25:0]sig_data2wsc_bytes_rcvd;
  wire sig_data2wsc_calc_err;
  wire sig_data2wsc_cmd_cmplt;
  wire sig_data2wsc_eop;
  wire sig_data2wsc_valid;
  wire sig_data_reg_out_en;
  wire sig_dre2ibtt_eop;
  wire sig_dre2ibtt_tlast;
  wire sig_good_strm_dbeat9_out;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire [2:0]sig_ibtt2wdc_stbs_asserted;
  wire [3:0]sig_ibtt2wdc_tstrb;
  wire sig_ibtt2wdc_tvalid;
  wire sig_incr_dbeat_cntr;
  wire sig_input_cache_type_reg0;
  wire sig_input_reg_empty;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  wire [31:2]sig_mstr2addr_addr;
  wire [0:0]sig_mstr2addr_burst;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_calc_error;
  wire sig_mstr2data_cmd_last;
  wire sig_mstr2data_cmd_valid;
  wire [4:0]sig_mstr2data_len;
  wire [1:0]sig_mstr2data_saddr_lsb;
  wire sig_mstr2data_sequential;
  wire [25:0]sig_mstr2dre_btt;
  wire sig_mstr2dre_calc_error;
  wire sig_mstr2dre_cmd_cmplt;
  wire sig_mstr2dre_cmd_valid;
  wire sig_mstr2dre_eof;
  wire [1:0]sig_mstr2dre_sf_strt_offset;
  wire sig_next_calc_error_reg;
  wire sig_next_cmd_cmplt_reg;
  wire [1:0]sig_output_strt_offset_reg;
  wire sig_pop_xd_fifo;
  wire [15:15]sig_predict_child_addr_lsh;
  wire sig_psm_halt;
  wire sig_psm_pop_input_cmd;
  wire sig_push_input_reg13_out;
  wire [25:0]sig_realigner_btt2;
  wire sig_reset_reg;
  wire sig_s_h_halt_reg;
  wire sig_s_h_halt_reg_reg;
  wire sig_sf2pcc_cmd_cmplt;
  wire sig_sf2pcc_packet_eop;
  wire [6:0]sig_sf2pcc_xfer_bytes;
  wire [2:2]sig_sfhalt_next_strt_strb;
  wire sig_skid2data_wready;
  wire sig_sstrb_stop_mask;
  wire sig_stat2wsc_status_ready;
  wire [3:0]sig_strb_skid_mux_out;
  wire [3:0]sig_strb_skid_reg;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire [6:4]sig_wsc2stat_status;
  wire [31:7]sig_wsc2stat_status__0;
  wire sig_wsc2stat_status_valid;
  wire [4:0]sig_xfer_len;
  wire skid2dre_wlast;
  wire skid2dre_wstrb;
  wire skid2dre_wvalid;
  wire smpl_dma_overflow;
  wire sts_received_i_reg;
  wire [25:0]sts_received_i_reg_0;
  wire [7:1]\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[25]_i_3_CO_UNCONNECTED ;
  wire [7:2]\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[25]_i_3_O_UNCONNECTED ;
  wire [7:1]\NLW_sig_btt_cntr_reg[25]_i_2_CO_UNCONNECTED ;
  wire [7:2]\NLW_sig_btt_cntr_reg[25]_i_2_O_UNCONNECTED ;
  wire [7:7]NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_CO_UNCONNECTED;
  wire [6:0]NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_O_UNCONNECTED;
  wire [7:0]NLW_sig_child_addr_lsh_rollover_reg_reg_i_3_O_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid_buf__parameterized0 \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF 
       (.E(sig_data_reg_out_en),
        .Q({\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_6 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_7 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_8 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_9 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_10 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_11 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_12 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_13 }),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(p_0_in2_in),
        .s_axis_s2mm_tdata(s_axis_s2mm_tdata),
        .s_axis_s2mm_tkeep(s_axis_s2mm_tkeep),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_halt_reg_dly2(sig_halt_reg_dly2),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_m_valid_out_reg_0(skid2dre_wvalid),
        .sig_mvalid_stop_reg_reg_0(dre2skid_wready),
        .sig_reset_reg(sig_reset_reg),
        .sig_sready_stop_reg_reg_0(I_WR_STATUS_CNTLR_n_41),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .sig_stream_rst(sig_stream_rst),
        .skid2dre_wlast(skid2dre_wlast),
        .skid2dre_wstrb(skid2dre_wstrb));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_indet_btt \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT 
       (.D(sig_xfer_len),
        .DI({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_17 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_18 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_19 }),
        .E(sig_good_strm_dbeat9_out),
        .\GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0] (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_16 ),
        .\GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1] (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_59 ),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0 ({\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_53 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_54 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_55 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_56 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_57 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_58 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_59 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_60 }),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 ({\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_49 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_50 }),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_0 (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_33 ),
        .\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0 ({\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_69 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_70 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_71 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_72 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_73 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_74 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_75 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_76 }),
        .\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_0 ({\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_43 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_44 }),
        .\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]_0 (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_36 ),
        .\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0 ({\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_61 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_62 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_63 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_64 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_65 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_66 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_67 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_68 }),
        .\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][1]_0 ({\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_45 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_46 }),
        .\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]_0 (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_35 ),
        .\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0 ({\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_77 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_78 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_79 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_80 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_81 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_82 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_83 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_84 }),
        .\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][1]_0 ({\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_47 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_48 }),
        .\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]_0 (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_37 ),
        .\INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0 (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_57 ),
        .\INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_1 (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_58 ),
        .\INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_2 (sig_output_strt_offset_reg),
        .Q(sig_byte_cntr),
        .dout({sig_sf2pcc_packet_eop,sig_sf2pcc_cmd_cmplt,sig_sf2pcc_xfer_bytes}),
        .empty(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_9 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_61 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_62 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_63 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_64 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_65 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_66 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_67 }),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_56 ),
        .\gwdc.wr_data_count_i_reg[4] (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_15 ),
        .lsig_end_of_cmd_reg(lsig_end_of_cmd_reg),
        .lsig_end_of_cmd_reg0(lsig_end_of_cmd_reg0),
        .lsig_first_dbeat(lsig_first_dbeat),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_ibtt2wdc_tvalid),
        .rd_en(sig_pop_xd_fifo),
        .\sig_burst_dbeat_cntr_reg[3]_0 (sig_incr_dbeat_cntr),
        .\sig_byte_cntr_reg[0]_0 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_strm_tvalid ),
        .\sig_byte_cntr_reg[0]_1 (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_86 ),
        .\sig_byte_cntr_reg[2]_0 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_tstrb_fifo_data_out ),
        .\sig_byte_cntr_reg[3]_0 (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_85 ),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_child_qual_first_of_2_reg(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_55 ),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .\sig_data_reg_out_reg[34] ({sig_ibtt2wdc_stbs_asserted,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_23 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_24 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_25 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_26 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_27 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_28 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_29 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_30 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_31 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_32 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_33 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_34 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_35 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_36 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_37 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_38 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_39 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_40 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_41 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_42 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_43 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_44 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_45 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_46 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_47 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_48 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_49 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_50 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_51 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_52 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_53 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_54 }),
        .sig_dre2ibtt_eop(sig_dre2ibtt_eop),
        .sig_dre2ibtt_tlast(sig_dre2ibtt_tlast),
        .sig_eop_halt_xfer(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_halt_xfer ),
        .sig_m_valid_dup_reg(I_WR_DATA_CNTL_n_38),
        .sig_m_valid_out_reg(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_14 ),
        .sig_m_valid_out_reg_0(I_CMD_STATUS_n_5),
        .sig_next_cmd_cmplt_reg(sig_next_cmd_cmplt_reg),
        .sig_reset_reg(sig_reset_reg),
        .\sig_strb_reg_out[0]_i_3__0 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/sig_rd_empty ),
        .\sig_strb_reg_out_reg[4] ({s2mm_strm_eop,sig_ibtt2wdc_tstrb}),
        .sig_stream_rst(sig_stream_rst),
        .sig_strm_tstrb(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_strm_tstrb ),
        .\sig_xfer_len_reg_reg[0] (sig_child_addr_cntr_lsh_reg[1:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_ibttcc \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC 
       (.D(sig_xfer_len),
        .\FSM_onehot_sig_csm_state_reg[4]_0 (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_56 ),
        .O(sig_predict_child_addr_lsh),
        .Q({sig_cmd_addr_slice,sig_cmd_eof_slice,sig_cmd_type_slice,sig_cmd2mstr_command}),
        .S(sig_btt_lt_b2mbaa2_carry_i_5_n_0),
        .SR(sig_child_tag_reg0),
        .dout({sig_sf2pcc_packet_eop,sig_sf2pcc_cmd_cmplt,sig_sf2pcc_xfer_bytes[6:2]}),
        .empty(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_9 ),
        .in({sig_mstr2data_calc_error,sig_mstr2addr_burst,sig_mstr2data_len,sig_mstr2addr_addr,sig_mstr2data_saddr_lsb}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({\sig_btt_cntr_reg[25]_i_2_n_14 ,\sig_btt_cntr_reg[25]_i_2_n_15 ,\sig_btt_cntr_reg[23]_i_1_n_8 ,\sig_btt_cntr_reg[23]_i_1_n_9 ,\sig_btt_cntr_reg[23]_i_1_n_10 ,\sig_btt_cntr_reg[23]_i_1_n_11 ,\sig_btt_cntr_reg[23]_i_1_n_12 ,\sig_btt_cntr_reg[23]_i_1_n_13 ,\sig_btt_cntr_reg[23]_i_1_n_14 ,\sig_btt_cntr_reg[23]_i_1_n_15 ,\sig_btt_cntr_reg[15]_i_1_n_8 ,\sig_btt_cntr_reg[15]_i_1_n_9 ,\sig_btt_cntr_reg[15]_i_1_n_10 ,\sig_btt_cntr_reg[15]_i_1_n_11 ,\sig_btt_cntr_reg[15]_i_1_n_12 ,\sig_btt_cntr_reg[15]_i_1_n_13 ,\sig_btt_cntr_reg[15]_i_1_n_14 ,\sig_btt_cntr_reg[15]_i_1_n_15 ,\sig_btt_cntr_reg[7]_i_1_n_8 ,\sig_btt_cntr_reg[7]_i_1_n_9 ,\sig_btt_cntr_reg[7]_i_1_n_10 ,\sig_btt_cntr_reg[7]_i_1_n_11 ,\sig_btt_cntr_reg[7]_i_1_n_12 ,\sig_btt_cntr_reg[7]_i_1_n_13 ,\sig_btt_cntr_reg[7]_i_1_n_14 ,\sig_btt_cntr_reg[7]_i_1_n_15 }),
        .rd_en(sig_pop_xd_fifo),
        .\sig_btt_cntr_reg[25]_0 ({sig_btt_upper_slice,sig_btt_residue_slice}),
        .sig_bytes_to_mbaa(sig_bytes_to_mbaa),
        .sig_calc_error_reg_reg_0(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_0 ),
        .\sig_child_addr_cntr_lsh_reg[15]_0 ({p_1_in,sig_child_addr_cntr_lsh_reg}),
        .\sig_child_addr_cntr_lsh_reg[6]_0 ({\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_160 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_161 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_162 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_163 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_164 }),
        .\sig_child_addr_cntr_lsh_reg[7]_0 ({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_61 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_62 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_63 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_64 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_65 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_66 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_67 }),
        .\sig_child_addr_cntr_lsh_reg[7]_1 ({i__carry_i_9_n_0,i__carry_i_10_n_0,i__carry_i_11_n_0,i__carry_i_12_n_0,i__carry_i_13_n_0,i__carry_i_14_n_0,i__carry_i_15_n_0}),
        .\sig_child_addr_reg_reg[6]_0 ({\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_153 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_154 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_155 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_156 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_157 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_158 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_159 }),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_cmd2addr_valid_reg_0(I_ADDR_CNTL_n_1),
        .sig_cmd2data_valid_reg_0(I_WR_DATA_CNTL_n_0),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_first_realigner_cmd_reg_0(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_82 ),
        .sig_inhibit_rdy_n(\I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_0(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_2(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_input_cache_type_reg0(sig_input_cache_type_reg0),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_mstr2dre_cmd_valid(sig_mstr2dre_cmd_valid),
        .sig_psm_halt(sig_psm_halt),
        .sig_psm_pop_input_cmd(sig_psm_pop_input_cmd),
        .sig_push_input_reg13_out(sig_push_input_reg13_out),
        .\sig_realign_strt_offset_reg_reg[0]_0 (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_27 ),
        .\sig_realign_strt_offset_reg_reg[1]_0 ({sig_mstr2dre_sf_strt_offset,sig_mstr2dre_calc_error,sig_mstr2dre_cmd_cmplt,sig_mstr2dre_eof,sig_mstr2dre_btt}),
        .\sig_realigner_btt2_reg[16]_0 (I_CMD_STATUS_n_43),
        .\sig_realigner_btt2_reg[25]_0 (sig_realigner_btt2),
        .sig_reset_reg(sig_reset_reg),
        .sig_wr_fifo(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo ),
        .sig_wr_fifo_1(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ),
        .sig_xfer_cmd_cmplt_reg_reg_0({sig_mstr2data_cmd_last,sig_mstr2data_sequential}),
        .sig_xfer_is_seq_reg_reg_0(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_55 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_realign \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER 
       (.CO(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr ),
        .D({\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_6 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_7 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_8 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_9 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_10 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_11 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_12 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_13 }),
        .E(sig_data_reg_out_en),
        .FIFO_Full_reg(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_27 ),
        .\GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]_0 (sig_output_strt_offset_reg),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_57 ),
        .\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_59 ),
        .\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0] (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_58 ),
        .\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0] (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_16 ),
        .\INFERRED_GEN.cnt_i_reg[0] (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_tstrb_fifo_data_out ),
        .\INFERRED_GEN.cnt_i_reg[4] (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_14 ),
        .Q(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/sig_rd_empty ),
        .S({sig_btt_cntr_prv0_carry_i_1_n_0,sig_btt_cntr_prv0_carry_i_2_n_0,sig_btt_cntr_prv0_carry_i_3_n_0,sig_btt_cntr_prv0_carry_i_4_n_0,sig_btt_cntr_prv0_carry_i_5_n_0,sig_btt_cntr_prv0_carry_i_6_n_0,sig_btt_cntr_prv0_carry_i_7_n_0,sig_btt_cntr_prv0_carry_i_8_n_0}),
        .in({sig_mstr2dre_sf_strt_offset,sig_mstr2dre_calc_error,sig_mstr2dre_cmd_cmplt,sig_mstr2dre_eof,sig_mstr2dre_btt}),
        .lsig_first_dbeat(lsig_first_dbeat),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(dre2skid_wready),
        .\sig_btt_cntr_dup_reg[15] ({sig_btt_cntr_prv0_carry__0_i_1_n_0,sig_btt_cntr_prv0_carry__0_i_2_n_0,sig_btt_cntr_prv0_carry__0_i_3_n_0,sig_btt_cntr_prv0_carry__0_i_4_n_0,sig_btt_cntr_prv0_carry__0_i_5_n_0,sig_btt_cntr_prv0_carry__0_i_6_n_0,sig_btt_cntr_prv0_carry__0_i_7_n_0,sig_btt_cntr_prv0_carry__0_i_8_n_0}),
        .\sig_btt_cntr_dup_reg[23] ({sig_btt_cntr_prv0_carry__1_i_1_n_0,sig_btt_cntr_prv0_carry__1_i_2_n_0,sig_btt_cntr_prv0_carry__1_i_3_n_0,sig_btt_cntr_prv0_carry__1_i_4_n_0,sig_btt_cntr_prv0_carry__1_i_5_n_0,sig_btt_cntr_prv0_carry__1_i_6_n_0,sig_btt_cntr_prv0_carry__1_i_7_n_0,sig_btt_cntr_prv0_carry__1_i_8_n_0}),
        .\sig_btt_cntr_dup_reg[24] (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/p_0_in ),
        .\sig_btt_cntr_dup_reg[25] (sig_btt_cntr_prv0_carry__2_i_2_n_0),
        .\sig_btt_cntr_reg[24] ({\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_87 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_88 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_89 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_90 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_91 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_92 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_93 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_94 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_95 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_96 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_97 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_98 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_99 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_100 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_101 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_102 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_103 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_104 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_105 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_106 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_107 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_108 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_109 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_110 ,\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr }),
        .\sig_byte_cntr_reg[0] (sig_byte_cntr),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .\sig_data_reg_out_reg[7] ({\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_53 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_54 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_55 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_56 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_57 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_58 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_59 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_60 }),
        .\sig_data_reg_out_reg[7]_0 ({\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_61 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_62 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_63 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_64 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_65 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_66 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_67 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_68 }),
        .\sig_data_reg_out_reg[7]_1 ({\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_69 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_70 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_71 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_72 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_73 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_74 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_75 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_76 }),
        .\sig_data_reg_out_reg[7]_2 ({\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_77 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_78 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_79 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_80 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_81 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_82 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_83 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_84 }),
        .sig_dre2ibtt_eop(sig_dre2ibtt_eop),
        .sig_dre2ibtt_tlast(sig_dre2ibtt_tlast),
        .sig_eop_halt_xfer(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_halt_xfer ),
        .sig_inhibit_rdy_n(\I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\I_DRE_CNTL_FIFO/sig_init_done ),
        .sig_init_done_reg(I_CMD_STATUS_n_41),
        .sig_last_reg_out_reg(sig_incr_dbeat_cntr),
        .sig_last_reg_out_reg_0({\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_43 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_44 }),
        .sig_last_reg_out_reg_1({\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_45 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_46 }),
        .sig_last_reg_out_reg_2({\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_47 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_48 }),
        .sig_last_reg_out_reg_3({\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_49 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_50 }),
        .sig_m_valid_dup_reg(I_CMD_STATUS_n_5),
        .sig_m_valid_out_reg(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_strm_tvalid ),
        .\sig_max_first_increment_reg[0] (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_38 ),
        .sig_mstr2dre_cmd_valid(sig_mstr2dre_cmd_valid),
        .sig_reset_reg(sig_reset_reg),
        .sig_s_ready_dup_reg(skid2dre_wvalid),
        .sig_s_ready_dup_reg_0(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_15 ),
        .\sig_strb_reg_out_reg[0] (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_33 ),
        .\sig_strb_reg_out_reg[0]_0 (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_35 ),
        .\sig_strb_reg_out_reg[0]_1 (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_36 ),
        .\sig_strb_reg_out_reg[0]_2 (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_37 ),
        .\sig_strb_reg_out_reg[0]_3 (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_85 ),
        .\sig_strb_reg_out_reg[0]_4 (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_86 ),
        .\sig_strb_reg_out_reg[0]_5 (p_0_in2_in),
        .sig_stream_rst(sig_stream_rst),
        .sig_strm_tstrb(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_strm_tstrb ),
        .skid2dre_wlast(skid2dre_wlast),
        .skid2dre_wstrb(skid2dre_wstrb));
  CARRY8 \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1 
       (.CI(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_1 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_2 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_3 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_4 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_5 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_6 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_8 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_9 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_10 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_11 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_12 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_13 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_14 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_15 }),
        .S({I_WR_DATA_CNTL_n_56,I_WR_DATA_CNTL_n_57,I_WR_DATA_CNTL_n_58,I_WR_DATA_CNTL_n_59,I_WR_DATA_CNTL_n_60,I_WR_DATA_CNTL_n_61,I_WR_DATA_CNTL_n_62,I_WR_DATA_CNTL_n_63}));
  CARRY8 \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1 
       (.CI(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_1 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_2 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_3 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_4 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_5 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_6 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_8 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_9 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_10 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_11 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_12 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_13 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_14 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_15 }),
        .S({I_WR_DATA_CNTL_n_48,I_WR_DATA_CNTL_n_49,I_WR_DATA_CNTL_n_50,I_WR_DATA_CNTL_n_51,I_WR_DATA_CNTL_n_52,I_WR_DATA_CNTL_n_53,I_WR_DATA_CNTL_n_54,I_WR_DATA_CNTL_n_55}));
  CARRY8 \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_i_3 
       (.CI(\GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[25]_i_3_CO_UNCONNECTED [7:1],\GEN_INDET_BTT.lsig_byte_cntr_reg[25]_i_3_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[25]_i_3_O_UNCONNECTED [7:2],\GEN_INDET_BTT.lsig_byte_cntr_reg[25]_i_3_n_14 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[25]_i_3_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I_WR_DATA_CNTL_n_64,I_WR_DATA_CNTL_n_65}));
  CARRY8 \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_1 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_2 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_3 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_4 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_5 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_6 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_17 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_18 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_19 }),
        .O({\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_8 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_9 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_10 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_11 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_12 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_13 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_14 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_15 }),
        .S({I_WR_DATA_CNTL_n_40,I_WR_DATA_CNTL_n_41,I_WR_DATA_CNTL_n_42,I_WR_DATA_CNTL_n_43,I_WR_DATA_CNTL_n_44,I_WR_DATA_CNTL_n_45,I_WR_DATA_CNTL_n_46,I_WR_DATA_CNTL_n_47}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl__parameterized0 I_ADDR_CNTL
       (.FIFO_Full_reg(I_ADDR_CNTL_n_1),
        .in({sig_mstr2data_calc_error,sig_mstr2addr_burst,sig_mstr2data_len,sig_mstr2addr_addr,sig_mstr2data_saddr_lsb}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(m_axi_s2mm_awburst),
        .m_axi_s2mm_awlen(m_axi_s2mm_awlen),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(m_axi_s2mm_awsize),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .out(sig_addr2data_addr_posted),
        .sig_addr2wsc_calc_error(sig_addr2wsc_calc_error),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_init_done_reg(I_CMD_STATUS_n_38),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status__parameterized0 I_CMD_STATUS
       (.D({sig_coelsc_eop,I_WR_STATUS_CNTLR_n_1,I_WR_STATUS_CNTLR_n_2,sig_wsc2stat_status__0,sig_wsc2stat_status}),
        .Q({sig_cmd_addr_slice,sig_cmd_eof_slice,sig_cmd_type_slice,sig_cmd2mstr_command}),
        .SR(sig_child_tag_reg0),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .s2mm_decerr_i(s2mm_decerr_i),
        .s2mm_interr_i(s2mm_interr_i),
        .s2mm_slverr_i(s2mm_slverr_i),
        .s2mm_sts_received(s2mm_sts_received),
        .s_axis_s2mm_cmd_tvalid_split(s_axis_s2mm_cmd_tvalid_split),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_init_done(\I_WRESP_STATUS_FIFO/sig_init_done ),
        .sig_init_done_0(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_init_done_1(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_done ),
        .sig_init_done_2(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_done_3(\I_DRE_CNTL_FIFO/sig_init_done ),
        .sig_init_reg2_reg(I_CMD_STATUS_n_37),
        .sig_init_reg2_reg_0(I_CMD_STATUS_n_38),
        .sig_init_reg2_reg_1(I_CMD_STATUS_n_39),
        .sig_init_reg2_reg_2(I_CMD_STATUS_n_40),
        .sig_init_reg2_reg_3(I_CMD_STATUS_n_41),
        .sig_init_reg_reg(I_CMD_STATUS_n_5),
        .sig_init_reg_reg_0(I_CMD_STATUS_n_43),
        .sig_input_cache_type_reg0(sig_input_cache_type_reg0),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_psm_halt(sig_psm_halt),
        .sig_psm_pop_input_cmd(sig_psm_pop_input_cmd),
        .\sig_realigner_btt2_reg[16] (\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_82 ),
        .sig_reset_reg(sig_reset_reg),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stream_rst(sig_stream_rst),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .smpl_dma_overflow(smpl_dma_overflow),
        .sts_received_i_reg(sts_received_i_reg),
        .sts_received_i_reg_0(sts_received_i_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset I_RESET
       (.m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_halt_cmplt_reg_0(I_WR_STATUS_CNTLR_n_40),
        .sig_s_h_halt_reg(sig_s_h_halt_reg),
        .sig_s_h_halt_reg_reg_0(I_RESET_n_4),
        .sig_s_h_halt_reg_reg_1(sig_s_h_halt_reg_reg),
        .sig_stream_rst(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid2mm_buf I_S2MM_MMAP_SKID_BUF
       (.D({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_23 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_24 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_25 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_26 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_27 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_28 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_29 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_30 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_31 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_32 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_33 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_34 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_35 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_36 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_37 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_38 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_39 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_40 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_41 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_42 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_43 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_44 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_45 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_46 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_47 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_48 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_49 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_50 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_51 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_52 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_53 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_54 }),
        .Q(sig_strb_skid_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .out(p_0_in3_in),
        .sig_data2skid_wlast(sig_data2skid_wlast),
        .sig_last_skid_mux_out(sig_last_skid_mux_out),
        .sig_last_skid_reg(sig_last_skid_reg),
        .sig_m_valid_dup_reg_0(I_CMD_STATUS_n_5),
        .sig_m_valid_dup_reg_1(I_WR_DATA_CNTL_n_67),
        .sig_reset_reg(sig_reset_reg),
        .sig_s_ready_out_reg_0(sig_skid2data_wready),
        .sig_s_ready_out_reg_1(I_S2MM_MMAP_SKID_BUF_n_5),
        .\sig_strb_reg_out_reg[3]_0 (sig_strb_skid_mux_out),
        .\sig_strb_skid_reg_reg[3]_0 (sig_data2skid_wstrb),
        .sig_stream_rst(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wrdata_cntl I_WR_DATA_CNTL
       (.D(sig_sfhalt_next_strt_strb),
        .E(sig_good_strm_dbeat9_out),
        .FIFO_Full_reg(I_WR_DATA_CNTL_n_0),
        .\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 (sig_skid2data_wready),
        .\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1 (sig_ibtt2wdc_tvalid),
        .\GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0 ({\GEN_INDET_BTT.lsig_byte_cntr_reg[25]_i_3_n_14 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[25]_i_3_n_15 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_8 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_9 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_10 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_11 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_12 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_13 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_14 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_15 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_8 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_9 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_10 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_11 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_12 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_13 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_14 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_15 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_8 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_9 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_10 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_11 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_12 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_13 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_14 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_15 }),
        .\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 (sig_ibtt2wdc_stbs_asserted),
        .\GEN_INDET_BTT.lsig_eop_reg_reg_0 ({s2mm_strm_eop,sig_ibtt2wdc_tstrb}),
        .Q(sig_strb_skid_reg),
        .S({I_WR_DATA_CNTL_n_40,I_WR_DATA_CNTL_n_41,I_WR_DATA_CNTL_n_42,I_WR_DATA_CNTL_n_43,I_WR_DATA_CNTL_n_44,I_WR_DATA_CNTL_n_45,I_WR_DATA_CNTL_n_46,I_WR_DATA_CNTL_n_47}),
        .in({sig_data2wsc_eop,sig_data2wsc_bytes_rcvd,sig_data2wsc_cmd_cmplt,sig_data2wsc_calc_err}),
        .lsig_end_of_cmd_reg(lsig_end_of_cmd_reg),
        .lsig_end_of_cmd_reg0(lsig_end_of_cmd_reg0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_cmd_fifo_data_out),
        .\sig_addr_posted_cntr_reg[0]_0 (sig_addr2data_addr_posted),
        .\sig_addr_posted_cntr_reg[2]_0 (I_WR_DATA_CNTL_n_39),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2skid_wlast(sig_data2skid_wlast),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_first_dbeat_reg_0(I_S2MM_MMAP_SKID_BUF_n_5),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_halt_reg_reg(I_WR_DATA_CNTL_n_38),
        .sig_halt_reg_reg_0(I_WR_DATA_CNTL_n_67),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_0(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_done_reg(I_CMD_STATUS_n_40),
        .sig_last_reg_out_reg(p_0_in3_in),
        .sig_last_skid_mux_out(sig_last_skid_mux_out),
        .sig_last_skid_reg(sig_last_skid_reg),
        .sig_m_valid_out_reg({I_WR_DATA_CNTL_n_48,I_WR_DATA_CNTL_n_49,I_WR_DATA_CNTL_n_50,I_WR_DATA_CNTL_n_51,I_WR_DATA_CNTL_n_52,I_WR_DATA_CNTL_n_53,I_WR_DATA_CNTL_n_54,I_WR_DATA_CNTL_n_55}),
        .sig_m_valid_out_reg_0({I_WR_DATA_CNTL_n_56,I_WR_DATA_CNTL_n_57,I_WR_DATA_CNTL_n_58,I_WR_DATA_CNTL_n_59,I_WR_DATA_CNTL_n_60,I_WR_DATA_CNTL_n_61,I_WR_DATA_CNTL_n_62,I_WR_DATA_CNTL_n_63}),
        .sig_m_valid_out_reg_1({I_WR_DATA_CNTL_n_64,I_WR_DATA_CNTL_n_65}),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_calc_error_reg_reg_0({sig_mstr2data_calc_error,sig_mstr2data_cmd_last,sig_mstr2data_sequential,sig_mstr2data_len,sig_mstr2data_saddr_lsb}),
        .sig_next_cmd_cmplt_reg(sig_next_cmd_cmplt_reg),
        .\sig_next_strt_strb_reg_reg[3]_0 (sig_strb_skid_mux_out),
        .\sig_next_strt_strb_reg_reg[3]_1 (sig_data2skid_wstrb),
        .sig_push_to_wsc_reg_0(I_WR_STATUS_CNTLR_n_31),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wr_fifo(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo ),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wr_status_cntl I_WR_STATUS_CNTLR
       (.D({sig_coelsc_eop,I_WR_STATUS_CNTLR_n_1,I_WR_STATUS_CNTLR_n_2,sig_wsc2stat_status__0,sig_wsc2stat_status}),
        .FIFO_Full_reg(I_WR_STATUS_CNTLR_n_31),
        .in({sig_data2wsc_eop,sig_data2wsc_bytes_rcvd,sig_data2wsc_cmd_cmplt,sig_data2wsc_calc_err}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(sig_addr2data_addr_posted),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .sig_addr2wsc_calc_error(sig_addr2wsc_calc_error),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_halt_cmplt_reg(I_WR_DATA_CNTL_n_39),
        .sig_halt_reg_dly2(sig_halt_reg_dly2),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_halt_reg_dly3_reg_0(I_WR_STATUS_CNTLR_n_40),
        .sig_halt_reg_dly3_reg_1(I_WR_STATUS_CNTLR_n_41),
        .sig_halt_reg_reg_0(I_RESET_n_4),
        .sig_inhibit_rdy_n(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\I_WRESP_STATUS_FIFO/sig_init_done ),
        .sig_init_done_0(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_done ),
        .sig_init_done_reg(I_CMD_STATUS_n_37),
        .sig_init_done_reg_0(I_CMD_STATUS_n_39),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  LUT2 #(
    .INIT(4'h7)) 
    \i_/i_ 
       (.I0(sig_cmd_fifo_data_out[4]),
        .I1(sig_cmd_fifo_data_out[5]),
        .O(sig_sfhalt_next_strt_strb));
  LUT4 #(
    .INIT(16'hF606)) 
    i__carry_i_10
       (.I0(sig_sf2pcc_xfer_bytes[5]),
        .I1(sig_child_addr_cntr_lsh_reg[5]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_154 ),
        .O(i__carry_i_10_n_0));
  LUT4 #(
    .INIT(16'hF606)) 
    i__carry_i_11
       (.I0(sig_sf2pcc_xfer_bytes[4]),
        .I1(sig_child_addr_cntr_lsh_reg[4]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_155 ),
        .O(i__carry_i_11_n_0));
  LUT4 #(
    .INIT(16'hF606)) 
    i__carry_i_12
       (.I0(sig_sf2pcc_xfer_bytes[3]),
        .I1(sig_child_addr_cntr_lsh_reg[3]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_156 ),
        .O(i__carry_i_12_n_0));
  LUT4 #(
    .INIT(16'hF606)) 
    i__carry_i_13
       (.I0(sig_sf2pcc_xfer_bytes[2]),
        .I1(sig_child_addr_cntr_lsh_reg[2]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_157 ),
        .O(i__carry_i_13_n_0));
  LUT4 #(
    .INIT(16'hF606)) 
    i__carry_i_14
       (.I0(sig_sf2pcc_xfer_bytes[1]),
        .I1(sig_child_addr_cntr_lsh_reg[1]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_158 ),
        .O(i__carry_i_14_n_0));
  LUT4 #(
    .INIT(16'hF606)) 
    i__carry_i_15
       (.I0(sig_sf2pcc_xfer_bytes[0]),
        .I1(sig_child_addr_cntr_lsh_reg[0]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_159 ),
        .O(i__carry_i_15_n_0));
  LUT4 #(
    .INIT(16'hF606)) 
    i__carry_i_9
       (.I0(sig_sf2pcc_xfer_bytes[6]),
        .I1(sig_child_addr_cntr_lsh_reg[6]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_153 ),
        .O(i__carry_i_9_n_0));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[15]_i_10 
       (.I0(sig_realigner_btt2[15]),
        .I1(sig_btt_upper_slice[8]),
        .I2(sig_push_input_reg13_out),
        .I3(sig_cmd2mstr_command[15]),
        .O(\sig_btt_cntr[15]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[15]_i_11 
       (.I0(sig_realigner_btt2[14]),
        .I1(sig_btt_upper_slice[7]),
        .I2(sig_push_input_reg13_out),
        .I3(sig_cmd2mstr_command[14]),
        .O(\sig_btt_cntr[15]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[15]_i_12 
       (.I0(sig_realigner_btt2[13]),
        .I1(sig_btt_upper_slice[6]),
        .I2(sig_push_input_reg13_out),
        .I3(sig_cmd2mstr_command[13]),
        .O(\sig_btt_cntr[15]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[15]_i_13 
       (.I0(sig_realigner_btt2[12]),
        .I1(sig_btt_upper_slice[5]),
        .I2(sig_push_input_reg13_out),
        .I3(sig_cmd2mstr_command[12]),
        .O(\sig_btt_cntr[15]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[15]_i_14 
       (.I0(sig_realigner_btt2[11]),
        .I1(sig_btt_upper_slice[4]),
        .I2(sig_push_input_reg13_out),
        .I3(sig_cmd2mstr_command[11]),
        .O(\sig_btt_cntr[15]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[15]_i_15 
       (.I0(sig_realigner_btt2[10]),
        .I1(sig_btt_upper_slice[3]),
        .I2(sig_push_input_reg13_out),
        .I3(sig_cmd2mstr_command[10]),
        .O(\sig_btt_cntr[15]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[15]_i_16 
       (.I0(sig_realigner_btt2[9]),
        .I1(sig_btt_upper_slice[2]),
        .I2(sig_push_input_reg13_out),
        .I3(sig_cmd2mstr_command[9]),
        .O(\sig_btt_cntr[15]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[15]_i_17 
       (.I0(sig_realigner_btt2[8]),
        .I1(sig_btt_upper_slice[1]),
        .I2(sig_push_input_reg13_out),
        .I3(sig_cmd2mstr_command[8]),
        .O(\sig_btt_cntr[15]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h55554555)) 
    \sig_btt_cntr[15]_i_2 
       (.I0(sig_realigner_btt2[15]),
        .I1(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_0 ),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h55554555)) 
    \sig_btt_cntr[15]_i_3 
       (.I0(sig_realigner_btt2[14]),
        .I1(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_0 ),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55554555)) 
    \sig_btt_cntr[15]_i_4 
       (.I0(sig_realigner_btt2[13]),
        .I1(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_0 ),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h55554555)) 
    \sig_btt_cntr[15]_i_5 
       (.I0(sig_realigner_btt2[12]),
        .I1(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_0 ),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h55554555)) 
    \sig_btt_cntr[15]_i_6 
       (.I0(sig_realigner_btt2[11]),
        .I1(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_0 ),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h55554555)) 
    \sig_btt_cntr[15]_i_7 
       (.I0(sig_realigner_btt2[10]),
        .I1(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_0 ),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[15]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h55554555)) 
    \sig_btt_cntr[15]_i_8 
       (.I0(sig_realigner_btt2[9]),
        .I1(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_0 ),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[15]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h55554555)) 
    \sig_btt_cntr[15]_i_9 
       (.I0(sig_realigner_btt2[8]),
        .I1(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_0 ),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[15]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[23]_i_10 
       (.I0(sig_realigner_btt2[23]),
        .I1(sig_btt_upper_slice[16]),
        .I2(sig_push_input_reg13_out),
        .I3(sig_cmd2mstr_command[23]),
        .O(\sig_btt_cntr[23]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[23]_i_11 
       (.I0(sig_realigner_btt2[22]),
        .I1(sig_btt_upper_slice[15]),
        .I2(sig_push_input_reg13_out),
        .I3(sig_cmd2mstr_command[22]),
        .O(\sig_btt_cntr[23]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[23]_i_12 
       (.I0(sig_realigner_btt2[21]),
        .I1(sig_btt_upper_slice[14]),
        .I2(sig_push_input_reg13_out),
        .I3(sig_cmd2mstr_command[21]),
        .O(\sig_btt_cntr[23]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[23]_i_13 
       (.I0(sig_realigner_btt2[20]),
        .I1(sig_btt_upper_slice[13]),
        .I2(sig_push_input_reg13_out),
        .I3(sig_cmd2mstr_command[20]),
        .O(\sig_btt_cntr[23]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[23]_i_14 
       (.I0(sig_realigner_btt2[19]),
        .I1(sig_btt_upper_slice[12]),
        .I2(sig_push_input_reg13_out),
        .I3(sig_cmd2mstr_command[19]),
        .O(\sig_btt_cntr[23]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[23]_i_15 
       (.I0(sig_realigner_btt2[18]),
        .I1(sig_btt_upper_slice[11]),
        .I2(sig_push_input_reg13_out),
        .I3(sig_cmd2mstr_command[18]),
        .O(\sig_btt_cntr[23]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[23]_i_16 
       (.I0(sig_realigner_btt2[17]),
        .I1(sig_btt_upper_slice[10]),
        .I2(sig_push_input_reg13_out),
        .I3(sig_cmd2mstr_command[17]),
        .O(\sig_btt_cntr[23]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[23]_i_17 
       (.I0(sig_realigner_btt2[16]),
        .I1(sig_btt_upper_slice[9]),
        .I2(sig_push_input_reg13_out),
        .I3(sig_cmd2mstr_command[16]),
        .O(\sig_btt_cntr[23]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h55554555)) 
    \sig_btt_cntr[23]_i_2 
       (.I0(sig_realigner_btt2[23]),
        .I1(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_0 ),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h55554555)) 
    \sig_btt_cntr[23]_i_3 
       (.I0(sig_realigner_btt2[22]),
        .I1(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_0 ),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55554555)) 
    \sig_btt_cntr[23]_i_4 
       (.I0(sig_realigner_btt2[21]),
        .I1(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_0 ),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h55554555)) 
    \sig_btt_cntr[23]_i_5 
       (.I0(sig_realigner_btt2[20]),
        .I1(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_0 ),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[23]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h55554555)) 
    \sig_btt_cntr[23]_i_6 
       (.I0(sig_realigner_btt2[19]),
        .I1(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_0 ),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[23]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h55554555)) 
    \sig_btt_cntr[23]_i_7 
       (.I0(sig_realigner_btt2[18]),
        .I1(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_0 ),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[23]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h55554555)) 
    \sig_btt_cntr[23]_i_8 
       (.I0(sig_realigner_btt2[17]),
        .I1(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_0 ),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[23]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h55554555)) 
    \sig_btt_cntr[23]_i_9 
       (.I0(sig_realigner_btt2[16]),
        .I1(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_0 ),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[23]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h55554555)) 
    \sig_btt_cntr[25]_i_3 
       (.I0(sig_realigner_btt2[24]),
        .I1(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_0 ),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[25]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[25]_i_4 
       (.I0(sig_realigner_btt2[25]),
        .I1(sig_btt_upper_slice[18]),
        .I2(sig_push_input_reg13_out),
        .I3(sig_cmd2mstr_command[25]),
        .O(\sig_btt_cntr[25]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[25]_i_5 
       (.I0(sig_realigner_btt2[24]),
        .I1(sig_btt_upper_slice[17]),
        .I2(sig_push_input_reg13_out),
        .I3(sig_cmd2mstr_command[24]),
        .O(\sig_btt_cntr[25]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h55554555)) 
    \sig_btt_cntr[7]_i_10 
       (.I0(sig_realigner_btt2[0]),
        .I1(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_0 ),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[7]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[7]_i_11 
       (.I0(sig_realigner_btt2[7]),
        .I1(sig_btt_upper_slice[0]),
        .I2(sig_push_input_reg13_out),
        .I3(sig_cmd2mstr_command[7]),
        .O(\sig_btt_cntr[7]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[7]_i_12 
       (.I0(sig_realigner_btt2[6]),
        .I1(sig_btt_residue_slice[6]),
        .I2(sig_push_input_reg13_out),
        .I3(sig_cmd2mstr_command[6]),
        .O(\sig_btt_cntr[7]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[7]_i_13 
       (.I0(sig_realigner_btt2[5]),
        .I1(sig_btt_residue_slice[5]),
        .I2(sig_push_input_reg13_out),
        .I3(sig_cmd2mstr_command[5]),
        .O(\sig_btt_cntr[7]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[7]_i_14 
       (.I0(sig_realigner_btt2[4]),
        .I1(sig_btt_residue_slice[4]),
        .I2(sig_push_input_reg13_out),
        .I3(sig_cmd2mstr_command[4]),
        .O(\sig_btt_cntr[7]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[7]_i_15 
       (.I0(sig_realigner_btt2[3]),
        .I1(sig_btt_residue_slice[3]),
        .I2(sig_push_input_reg13_out),
        .I3(sig_cmd2mstr_command[3]),
        .O(\sig_btt_cntr[7]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[7]_i_16 
       (.I0(sig_realigner_btt2[2]),
        .I1(sig_btt_residue_slice[2]),
        .I2(sig_push_input_reg13_out),
        .I3(sig_cmd2mstr_command[2]),
        .O(\sig_btt_cntr[7]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[7]_i_17 
       (.I0(sig_realigner_btt2[1]),
        .I1(sig_btt_residue_slice[1]),
        .I2(sig_push_input_reg13_out),
        .I3(sig_cmd2mstr_command[1]),
        .O(\sig_btt_cntr[7]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[7]_i_18 
       (.I0(sig_realigner_btt2[0]),
        .I1(sig_btt_residue_slice[0]),
        .I2(sig_push_input_reg13_out),
        .I3(sig_cmd2mstr_command[0]),
        .O(\sig_btt_cntr[7]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hFFBF)) 
    \sig_btt_cntr[7]_i_2 
       (.I0(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_0 ),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_psm_halt),
        .O(\sig_btt_cntr[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h55554555)) 
    \sig_btt_cntr[7]_i_3 
       (.I0(sig_realigner_btt2[7]),
        .I1(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_0 ),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55554555)) 
    \sig_btt_cntr[7]_i_4 
       (.I0(sig_realigner_btt2[6]),
        .I1(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_0 ),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h55554555)) 
    \sig_btt_cntr[7]_i_5 
       (.I0(sig_realigner_btt2[5]),
        .I1(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_0 ),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h55554555)) 
    \sig_btt_cntr[7]_i_6 
       (.I0(sig_realigner_btt2[4]),
        .I1(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_0 ),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h55554555)) 
    \sig_btt_cntr[7]_i_7 
       (.I0(sig_realigner_btt2[3]),
        .I1(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_0 ),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h55554555)) 
    \sig_btt_cntr[7]_i_8 
       (.I0(sig_realigner_btt2[2]),
        .I1(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_0 ),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[7]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h55554555)) 
    \sig_btt_cntr[7]_i_9 
       (.I0(sig_realigner_btt2[1]),
        .I1(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_0 ),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[7]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_1
       (.I0(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/p_0_in [15]),
        .I1(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_96 ),
        .I2(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr ),
        .O(sig_btt_cntr_prv0_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_2
       (.I0(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/p_0_in [14]),
        .I1(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_97 ),
        .I2(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr ),
        .O(sig_btt_cntr_prv0_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_3
       (.I0(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/p_0_in [13]),
        .I1(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_98 ),
        .I2(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr ),
        .O(sig_btt_cntr_prv0_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_4
       (.I0(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/p_0_in [12]),
        .I1(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_99 ),
        .I2(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr ),
        .O(sig_btt_cntr_prv0_carry__0_i_4_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_5
       (.I0(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/p_0_in [11]),
        .I1(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_100 ),
        .I2(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr ),
        .O(sig_btt_cntr_prv0_carry__0_i_5_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_6
       (.I0(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/p_0_in [10]),
        .I1(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_101 ),
        .I2(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr ),
        .O(sig_btt_cntr_prv0_carry__0_i_6_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_7
       (.I0(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/p_0_in [9]),
        .I1(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_102 ),
        .I2(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr ),
        .O(sig_btt_cntr_prv0_carry__0_i_7_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_8
       (.I0(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/p_0_in [8]),
        .I1(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_103 ),
        .I2(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr ),
        .O(sig_btt_cntr_prv0_carry__0_i_8_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_1
       (.I0(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/p_0_in [23]),
        .I1(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_88 ),
        .I2(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr ),
        .O(sig_btt_cntr_prv0_carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_2
       (.I0(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/p_0_in [22]),
        .I1(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_89 ),
        .I2(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr ),
        .O(sig_btt_cntr_prv0_carry__1_i_2_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_3
       (.I0(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/p_0_in [21]),
        .I1(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_90 ),
        .I2(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr ),
        .O(sig_btt_cntr_prv0_carry__1_i_3_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_4
       (.I0(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/p_0_in [20]),
        .I1(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_91 ),
        .I2(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr ),
        .O(sig_btt_cntr_prv0_carry__1_i_4_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_5
       (.I0(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/p_0_in [19]),
        .I1(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_92 ),
        .I2(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr ),
        .O(sig_btt_cntr_prv0_carry__1_i_5_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_6
       (.I0(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/p_0_in [18]),
        .I1(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_93 ),
        .I2(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr ),
        .O(sig_btt_cntr_prv0_carry__1_i_6_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_7
       (.I0(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/p_0_in [17]),
        .I1(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_94 ),
        .I2(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr ),
        .O(sig_btt_cntr_prv0_carry__1_i_7_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_8
       (.I0(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/p_0_in [16]),
        .I1(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_95 ),
        .I2(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr ),
        .O(sig_btt_cntr_prv0_carry__1_i_8_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__2_i_2
       (.I0(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/p_0_in [24]),
        .I1(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_87 ),
        .I2(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr ),
        .O(sig_btt_cntr_prv0_carry__2_i_2_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry_i_1
       (.I0(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/p_0_in [7]),
        .I1(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_104 ),
        .I2(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr ),
        .O(sig_btt_cntr_prv0_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry_i_2
       (.I0(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/p_0_in [6]),
        .I1(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_105 ),
        .I2(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr ),
        .O(sig_btt_cntr_prv0_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry_i_3
       (.I0(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/p_0_in [5]),
        .I1(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_106 ),
        .I2(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr ),
        .O(sig_btt_cntr_prv0_carry_i_3_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry_i_4
       (.I0(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/p_0_in [4]),
        .I1(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_107 ),
        .I2(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr ),
        .O(sig_btt_cntr_prv0_carry_i_4_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry_i_5
       (.I0(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/p_0_in [3]),
        .I1(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_108 ),
        .I2(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr ),
        .O(sig_btt_cntr_prv0_carry_i_5_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry_i_6
       (.I0(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/p_0_in [2]),
        .I1(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_109 ),
        .I2(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr ),
        .O(sig_btt_cntr_prv0_carry_i_6_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry_i_7
       (.I0(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/p_0_in [1]),
        .I1(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_110 ),
        .I2(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr ),
        .O(sig_btt_cntr_prv0_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'hA959)) 
    sig_btt_cntr_prv0_carry_i_8
       (.I0(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/p_0_in [0]),
        .I1(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_38 ),
        .I2(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr ),
        .I3(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr ),
        .O(sig_btt_cntr_prv0_carry_i_8_n_0));
  CARRY8 \sig_btt_cntr_reg[15]_i_1 
       (.CI(\sig_btt_cntr_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sig_btt_cntr_reg[15]_i_1_n_0 ,\sig_btt_cntr_reg[15]_i_1_n_1 ,\sig_btt_cntr_reg[15]_i_1_n_2 ,\sig_btt_cntr_reg[15]_i_1_n_3 ,\sig_btt_cntr_reg[15]_i_1_n_4 ,\sig_btt_cntr_reg[15]_i_1_n_5 ,\sig_btt_cntr_reg[15]_i_1_n_6 ,\sig_btt_cntr_reg[15]_i_1_n_7 }),
        .DI({\sig_btt_cntr[15]_i_2_n_0 ,\sig_btt_cntr[15]_i_3_n_0 ,\sig_btt_cntr[15]_i_4_n_0 ,\sig_btt_cntr[15]_i_5_n_0 ,\sig_btt_cntr[15]_i_6_n_0 ,\sig_btt_cntr[15]_i_7_n_0 ,\sig_btt_cntr[15]_i_8_n_0 ,\sig_btt_cntr[15]_i_9_n_0 }),
        .O({\sig_btt_cntr_reg[15]_i_1_n_8 ,\sig_btt_cntr_reg[15]_i_1_n_9 ,\sig_btt_cntr_reg[15]_i_1_n_10 ,\sig_btt_cntr_reg[15]_i_1_n_11 ,\sig_btt_cntr_reg[15]_i_1_n_12 ,\sig_btt_cntr_reg[15]_i_1_n_13 ,\sig_btt_cntr_reg[15]_i_1_n_14 ,\sig_btt_cntr_reg[15]_i_1_n_15 }),
        .S({\sig_btt_cntr[15]_i_10_n_0 ,\sig_btt_cntr[15]_i_11_n_0 ,\sig_btt_cntr[15]_i_12_n_0 ,\sig_btt_cntr[15]_i_13_n_0 ,\sig_btt_cntr[15]_i_14_n_0 ,\sig_btt_cntr[15]_i_15_n_0 ,\sig_btt_cntr[15]_i_16_n_0 ,\sig_btt_cntr[15]_i_17_n_0 }));
  CARRY8 \sig_btt_cntr_reg[23]_i_1 
       (.CI(\sig_btt_cntr_reg[15]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sig_btt_cntr_reg[23]_i_1_n_0 ,\sig_btt_cntr_reg[23]_i_1_n_1 ,\sig_btt_cntr_reg[23]_i_1_n_2 ,\sig_btt_cntr_reg[23]_i_1_n_3 ,\sig_btt_cntr_reg[23]_i_1_n_4 ,\sig_btt_cntr_reg[23]_i_1_n_5 ,\sig_btt_cntr_reg[23]_i_1_n_6 ,\sig_btt_cntr_reg[23]_i_1_n_7 }),
        .DI({\sig_btt_cntr[23]_i_2_n_0 ,\sig_btt_cntr[23]_i_3_n_0 ,\sig_btt_cntr[23]_i_4_n_0 ,\sig_btt_cntr[23]_i_5_n_0 ,\sig_btt_cntr[23]_i_6_n_0 ,\sig_btt_cntr[23]_i_7_n_0 ,\sig_btt_cntr[23]_i_8_n_0 ,\sig_btt_cntr[23]_i_9_n_0 }),
        .O({\sig_btt_cntr_reg[23]_i_1_n_8 ,\sig_btt_cntr_reg[23]_i_1_n_9 ,\sig_btt_cntr_reg[23]_i_1_n_10 ,\sig_btt_cntr_reg[23]_i_1_n_11 ,\sig_btt_cntr_reg[23]_i_1_n_12 ,\sig_btt_cntr_reg[23]_i_1_n_13 ,\sig_btt_cntr_reg[23]_i_1_n_14 ,\sig_btt_cntr_reg[23]_i_1_n_15 }),
        .S({\sig_btt_cntr[23]_i_10_n_0 ,\sig_btt_cntr[23]_i_11_n_0 ,\sig_btt_cntr[23]_i_12_n_0 ,\sig_btt_cntr[23]_i_13_n_0 ,\sig_btt_cntr[23]_i_14_n_0 ,\sig_btt_cntr[23]_i_15_n_0 ,\sig_btt_cntr[23]_i_16_n_0 ,\sig_btt_cntr[23]_i_17_n_0 }));
  CARRY8 \sig_btt_cntr_reg[25]_i_2 
       (.CI(\sig_btt_cntr_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sig_btt_cntr_reg[25]_i_2_CO_UNCONNECTED [7:1],\sig_btt_cntr_reg[25]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\sig_btt_cntr[25]_i_3_n_0 }),
        .O({\NLW_sig_btt_cntr_reg[25]_i_2_O_UNCONNECTED [7:2],\sig_btt_cntr_reg[25]_i_2_n_14 ,\sig_btt_cntr_reg[25]_i_2_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\sig_btt_cntr[25]_i_4_n_0 ,\sig_btt_cntr[25]_i_5_n_0 }));
  CARRY8 \sig_btt_cntr_reg[7]_i_1 
       (.CI(\sig_btt_cntr[7]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sig_btt_cntr_reg[7]_i_1_n_0 ,\sig_btt_cntr_reg[7]_i_1_n_1 ,\sig_btt_cntr_reg[7]_i_1_n_2 ,\sig_btt_cntr_reg[7]_i_1_n_3 ,\sig_btt_cntr_reg[7]_i_1_n_4 ,\sig_btt_cntr_reg[7]_i_1_n_5 ,\sig_btt_cntr_reg[7]_i_1_n_6 ,\sig_btt_cntr_reg[7]_i_1_n_7 }),
        .DI({\sig_btt_cntr[7]_i_3_n_0 ,\sig_btt_cntr[7]_i_4_n_0 ,\sig_btt_cntr[7]_i_5_n_0 ,\sig_btt_cntr[7]_i_6_n_0 ,\sig_btt_cntr[7]_i_7_n_0 ,\sig_btt_cntr[7]_i_8_n_0 ,\sig_btt_cntr[7]_i_9_n_0 ,\sig_btt_cntr[7]_i_10_n_0 }),
        .O({\sig_btt_cntr_reg[7]_i_1_n_8 ,\sig_btt_cntr_reg[7]_i_1_n_9 ,\sig_btt_cntr_reg[7]_i_1_n_10 ,\sig_btt_cntr_reg[7]_i_1_n_11 ,\sig_btt_cntr_reg[7]_i_1_n_12 ,\sig_btt_cntr_reg[7]_i_1_n_13 ,\sig_btt_cntr_reg[7]_i_1_n_14 ,\sig_btt_cntr_reg[7]_i_1_n_15 }),
        .S({\sig_btt_cntr[7]_i_11_n_0 ,\sig_btt_cntr[7]_i_12_n_0 ,\sig_btt_cntr[7]_i_13_n_0 ,\sig_btt_cntr[7]_i_14_n_0 ,\sig_btt_cntr[7]_i_15_n_0 ,\sig_btt_cntr[7]_i_16_n_0 ,\sig_btt_cntr[7]_i_17_n_0 ,\sig_btt_cntr[7]_i_18_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_lt_b2mbaa2_carry_i_5
       (.I0(sig_bytes_to_mbaa),
        .I1(sig_btt_residue_slice[6]),
        .O(sig_btt_lt_b2mbaa2_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_10
       (.I0(sig_child_addr_cntr_lsh_reg[0]),
        .I1(sig_sf2pcc_xfer_bytes[0]),
        .O(sig_child_addr_lsh_rollover_reg_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_9
       (.I0(sig_child_addr_cntr_lsh_reg[1]),
        .I1(sig_sf2pcc_xfer_bytes[1]),
        .O(sig_child_addr_lsh_rollover_reg_i_9_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 sig_child_addr_lsh_rollover_reg_reg_i_2
       (.CI(sig_child_addr_lsh_rollover_reg_reg_i_3_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_CO_UNCONNECTED[7],sig_child_addr_lsh_rollover_reg_reg_i_2_n_1,sig_child_addr_lsh_rollover_reg_reg_i_2_n_2,sig_child_addr_lsh_rollover_reg_reg_i_2_n_3,sig_child_addr_lsh_rollover_reg_reg_i_2_n_4,sig_child_addr_lsh_rollover_reg_reg_i_2_n_5,sig_child_addr_lsh_rollover_reg_reg_i_2_n_6,sig_child_addr_lsh_rollover_reg_reg_i_2_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({sig_predict_child_addr_lsh,NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_O_UNCONNECTED[6:0]}),
        .S({p_1_in,sig_child_addr_cntr_lsh_reg[14:8]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 sig_child_addr_lsh_rollover_reg_reg_i_3
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({sig_child_addr_lsh_rollover_reg_reg_i_3_n_0,sig_child_addr_lsh_rollover_reg_reg_i_3_n_1,sig_child_addr_lsh_rollover_reg_reg_i_3_n_2,sig_child_addr_lsh_rollover_reg_reg_i_3_n_3,sig_child_addr_lsh_rollover_reg_reg_i_3_n_4,sig_child_addr_lsh_rollover_reg_reg_i_3_n_5,sig_child_addr_lsh_rollover_reg_reg_i_3_n_6,sig_child_addr_lsh_rollover_reg_reg_i_3_n_7}),
        .DI({1'b0,sig_child_addr_cntr_lsh_reg[6:0]}),
        .O(NLW_sig_child_addr_lsh_rollover_reg_reg_i_3_O_UNCONNECTED[7:0]),
        .S({sig_child_addr_cntr_lsh_reg[7],\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_160 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_161 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_162 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_163 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_164 ,sig_child_addr_lsh_rollover_reg_i_9_n_0,sig_child_addr_lsh_rollover_reg_i_10_n_0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_realign
   (out,
    sig_m_valid_out_reg,
    \sig_btt_cntr_dup_reg[24] ,
    FIFO_Full_reg,
    sig_strm_tstrb,
    sig_init_done,
    sig_inhibit_rdy_n,
    sig_eop_halt_xfer,
    CO,
    \sig_strb_reg_out_reg[0] ,
    \INFERRED_GEN.cnt_i_reg[0] ,
    \sig_strb_reg_out_reg[0]_0 ,
    \sig_strb_reg_out_reg[0]_1 ,
    \sig_strb_reg_out_reg[0]_2 ,
    \sig_max_first_increment_reg[0] ,
    E,
    sig_last_reg_out_reg,
    lsig_first_dbeat,
    Q,
    sig_last_reg_out_reg_0,
    sig_last_reg_out_reg_1,
    sig_last_reg_out_reg_2,
    sig_last_reg_out_reg_3,
    sig_dre2ibtt_tlast,
    sig_dre2ibtt_eop,
    \sig_data_reg_out_reg[7] ,
    \sig_data_reg_out_reg[7]_0 ,
    \sig_data_reg_out_reg[7]_1 ,
    \sig_data_reg_out_reg[7]_2 ,
    \sig_strb_reg_out_reg[0]_3 ,
    \sig_strb_reg_out_reg[0]_4 ,
    \sig_btt_cntr_reg[24] ,
    \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]_0 ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    skid2dre_wstrb,
    skid2dre_wlast,
    sig_m_valid_dup_reg,
    sig_init_done_reg,
    S,
    \sig_btt_cntr_dup_reg[15] ,
    \sig_btt_cntr_dup_reg[23] ,
    \sig_btt_cntr_dup_reg[25] ,
    sig_s_ready_dup_reg,
    sig_reset_reg,
    sig_s_ready_dup_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \INFERRED_GEN.cnt_i_reg[4] ,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ,
    \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0] ,
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] ,
    \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0] ,
    \sig_strb_reg_out_reg[0]_5 ,
    sig_mstr2dre_cmd_valid,
    sig_clr_dbc_reg,
    \sig_byte_cntr_reg[0] ,
    in,
    D);
  output out;
  output sig_m_valid_out_reg;
  output [24:0]\sig_btt_cntr_dup_reg[24] ;
  output FIFO_Full_reg;
  output sig_strm_tstrb;
  output sig_init_done;
  output sig_inhibit_rdy_n;
  output sig_eop_halt_xfer;
  output [0:0]CO;
  output \sig_strb_reg_out_reg[0] ;
  output [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  output \sig_strb_reg_out_reg[0]_0 ;
  output \sig_strb_reg_out_reg[0]_1 ;
  output \sig_strb_reg_out_reg[0]_2 ;
  output \sig_max_first_increment_reg[0] ;
  output [0:0]E;
  output [0:0]sig_last_reg_out_reg;
  output lsig_first_dbeat;
  output [0:0]Q;
  output [1:0]sig_last_reg_out_reg_0;
  output [1:0]sig_last_reg_out_reg_1;
  output [1:0]sig_last_reg_out_reg_2;
  output [1:0]sig_last_reg_out_reg_3;
  output sig_dre2ibtt_tlast;
  output sig_dre2ibtt_eop;
  output [7:0]\sig_data_reg_out_reg[7] ;
  output [7:0]\sig_data_reg_out_reg[7]_0 ;
  output [7:0]\sig_data_reg_out_reg[7]_1 ;
  output [7:0]\sig_data_reg_out_reg[7]_2 ;
  output \sig_strb_reg_out_reg[0]_3 ;
  output [0:0]\sig_strb_reg_out_reg[0]_4 ;
  output [24:0]\sig_btt_cntr_reg[24] ;
  output [1:0]\GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]_0 ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input skid2dre_wstrb;
  input skid2dre_wlast;
  input sig_m_valid_dup_reg;
  input sig_init_done_reg;
  input [7:0]S;
  input [7:0]\sig_btt_cntr_dup_reg[15] ;
  input [7:0]\sig_btt_cntr_dup_reg[23] ;
  input [0:0]\sig_btt_cntr_dup_reg[25] ;
  input sig_s_ready_dup_reg;
  input sig_reset_reg;
  input sig_s_ready_dup_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input \INFERRED_GEN.cnt_i_reg[4] ;
  input \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ;
  input \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0] ;
  input \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] ;
  input \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0] ;
  input \sig_strb_reg_out_reg[0]_5 ;
  input sig_mstr2dre_cmd_valid;
  input sig_clr_dbc_reg;
  input [0:0]\sig_byte_cntr_reg[0] ;
  input [30:0]in;
  input [7:0]D;

  wire [0:0]CO;
  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_50 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_85 ;
  wire [1:0]\GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]_0 ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[4] ;
  wire I_DRE_CNTL_FIFO_n_4;
  wire [0:0]Q;
  wire [7:0]S;
  wire [30:0]in;
  wire lsig_cmd_fetch_pause;
  wire lsig_first_dbeat;
  wire m_axi_s2mm_aclk;
  wire out;
  wire [7:0]\sig_btt_cntr_dup_reg[15] ;
  wire [7:0]\sig_btt_cntr_dup_reg[23] ;
  wire [24:0]\sig_btt_cntr_dup_reg[24] ;
  wire [0:0]\sig_btt_cntr_dup_reg[25] ;
  wire [24:0]\sig_btt_cntr_reg[24] ;
  wire [0:0]\sig_byte_cntr_reg[0] ;
  wire sig_clr_dbc_reg;
  wire [37:6]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire [2:0]sig_cmdcntl_sm_state;
  wire [2:0]sig_cmdcntl_sm_state_ns;
  wire [7:0]\sig_data_reg_out_reg[7] ;
  wire [7:0]\sig_data_reg_out_reg[7]_0 ;
  wire [7:0]\sig_data_reg_out_reg[7]_1 ;
  wire [7:0]\sig_data_reg_out_reg[7]_2 ;
  wire sig_dre2ibtt_eop;
  wire sig_dre2ibtt_tlast;
  wire sig_eop_halt_xfer;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_reg;
  wire [0:0]sig_last_reg_out_reg;
  wire [1:0]sig_last_reg_out_reg_0;
  wire [1:0]sig_last_reg_out_reg_1;
  wire [1:0]sig_last_reg_out_reg_2;
  wire [1:0]sig_last_reg_out_reg_3;
  wire sig_m_valid_dup_reg;
  wire sig_m_valid_out_reg;
  wire \sig_max_first_increment_reg[0] ;
  wire sig_mstr2dre_cmd_valid;
  wire sig_need_cmd_flush;
  wire sig_rd_empty;
  wire sig_reset_reg;
  wire sig_s_ready_dup_reg;
  wire sig_s_ready_dup_reg_0;
  wire sig_scatter2drc_cmd_ready;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_ns;
  wire \sig_strb_reg_out_reg[0] ;
  wire \sig_strb_reg_out_reg[0]_0 ;
  wire \sig_strb_reg_out_reg[0]_1 ;
  wire \sig_strb_reg_out_reg[0]_2 ;
  wire \sig_strb_reg_out_reg[0]_3 ;
  wire [0:0]\sig_strb_reg_out_reg[0]_4 ;
  wire \sig_strb_reg_out_reg[0]_5 ;
  wire sig_stream_rst;
  wire sig_strm_tstrb;
  wire skid2dre_wlast;
  wire skid2dre_wstrb;

  (* FSM_ENCODED_STATES = "init:000,ld_dre_scatter_first:001,error_trap:100,chk_pop_second:101,ld_dre_scatter_second:011,chk_pop_first:010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmdcntl_sm_state_ns[0]),
        .Q(sig_cmdcntl_sm_state[0]),
        .R(sig_stream_rst));
  (* FSM_ENCODED_STATES = "init:000,ld_dre_scatter_first:001,error_trap:100,chk_pop_second:101,ld_dre_scatter_second:011,chk_pop_first:010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmdcntl_sm_state_ns[1]),
        .Q(sig_cmdcntl_sm_state[1]),
        .R(sig_stream_rst));
  (* FSM_ENCODED_STATES = "init:000,ld_dre_scatter_first:001,error_trap:100,chk_pop_second:101,ld_dre_scatter_second:011,chk_pop_first:010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmdcntl_sm_state_ns[2]),
        .Q(sig_cmdcntl_sm_state[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_DRE_CNTL_FIFO_n_4),
        .Q(lsig_cmd_fetch_pause),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_50 ),
        .Q(sig_need_cmd_flush),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_scatter \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER 
       (.D(CO),
        .E(E),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[1] (sig_rd_empty),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] (\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ),
        .\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] (\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] ),
        .\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0] (\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0] ),
        .\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0] (\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0] ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[4] (\INFERRED_GEN.cnt_i_reg[4] ),
        .Q(Q),
        .S(S),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .\sig_btt_cntr_dup_reg[15]_0 (\sig_btt_cntr_dup_reg[15] ),
        .\sig_btt_cntr_dup_reg[23]_0 (\sig_btt_cntr_dup_reg[23] ),
        .\sig_btt_cntr_dup_reg[24]_0 (\sig_btt_cntr_dup_reg[24] ),
        .\sig_btt_cntr_dup_reg[25]_0 (\sig_btt_cntr_dup_reg[25] ),
        .\sig_btt_cntr_reg[24]_0 (\sig_btt_cntr_reg[24] ),
        .\sig_byte_cntr_reg[0] (\sig_byte_cntr_reg[0] ),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_cmd_empty_reg_0(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_85 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_curr_eof_reg_reg_0({sig_cmd_fifo_data_out[33],sig_cmd_fifo_data_out[31:6]}),
        .\sig_data_reg_out_reg[7] (\sig_data_reg_out_reg[7] ),
        .\sig_data_reg_out_reg[7]_0 (\sig_data_reg_out_reg[7]_0 ),
        .\sig_data_reg_out_reg[7]_1 (\sig_data_reg_out_reg[7]_1 ),
        .\sig_data_reg_out_reg[7]_2 (\sig_data_reg_out_reg[7]_2 ),
        .\sig_data_skid_reg_reg[7] (D),
        .sig_dre2ibtt_eop(sig_dre2ibtt_eop),
        .sig_dre2ibtt_tlast(sig_dre2ibtt_tlast),
        .sig_eop_halt_xfer_reg_0(sig_eop_halt_xfer),
        .sig_last_reg_out_reg(sig_last_reg_out_reg),
        .sig_last_reg_out_reg_0(lsig_first_dbeat),
        .sig_last_reg_out_reg_1(sig_last_reg_out_reg_0),
        .sig_last_reg_out_reg_2(sig_last_reg_out_reg_1),
        .sig_last_reg_out_reg_3(sig_last_reg_out_reg_2),
        .sig_last_reg_out_reg_4(sig_last_reg_out_reg_3),
        .sig_m_valid_dup_reg(sig_m_valid_dup_reg),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .\sig_max_first_increment_reg[0]_0 (\sig_max_first_increment_reg[0] ),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_reset_reg(sig_reset_reg),
        .sig_s_ready_dup_reg(sig_s_ready_dup_reg),
        .sig_s_ready_dup_reg_0(sig_s_ready_dup_reg_0),
        .sig_scatter2drc_cmd_ready(sig_scatter2drc_cmd_ready),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_reg(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_50 ),
        .\sig_strb_reg_out_reg[0] (sig_strm_tstrb),
        .\sig_strb_reg_out_reg[0]_0 (\sig_strb_reg_out_reg[0] ),
        .\sig_strb_reg_out_reg[0]_1 (\sig_strb_reg_out_reg[0]_0 ),
        .\sig_strb_reg_out_reg[0]_2 (\sig_strb_reg_out_reg[0]_1 ),
        .\sig_strb_reg_out_reg[0]_3 (\sig_strb_reg_out_reg[0]_2 ),
        .\sig_strb_reg_out_reg[0]_4 (\sig_strb_reg_out_reg[0]_3 ),
        .\sig_strb_reg_out_reg[0]_5 (\sig_strb_reg_out_reg[0]_4 ),
        .\sig_strb_reg_out_reg[0]_6 (\sig_strb_reg_out_reg[0]_5 ),
        .sig_stream_rst(sig_stream_rst),
        .skid2dre_wlast(skid2dre_wlast),
        .skid2dre_wstrb(skid2dre_wstrb));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_dre_cmd),
        .D(sig_cmd_fifo_data_out[36]),
        .Q(\GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]_0 [0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_dre_cmd),
        .D(sig_cmd_fifo_data_out[37]),
        .Q(\GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]_0 [1]),
        .R(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized7 I_DRE_CNTL_FIFO
       (.D(sig_cmdcntl_sm_state_ns),
        .E(sig_sm_ld_dre_cmd),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[0] (sig_cmdcntl_sm_state),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[1] (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_85 ),
        .Q(sig_rd_empty),
        .in(in),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .lsig_first_dbeat(lsig_first_dbeat),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_cmd_fifo_data_out[37:36],sig_cmd_fifo_data_out[33],sig_cmd_fifo_data_out[31:6]}),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_mstr2dre_cmd_valid(sig_mstr2dre_cmd_valid),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_scatter2drc_cmd_ready(sig_scatter2drc_cmd_ready),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_sm_ld_dre_cmd_reg(I_DRE_CNTL_FIFO_n_4),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_ns(sig_sm_pop_cmd_fifo_ns),
        .sig_stream_rst(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_dre_cmd_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_dre_cmd_ns),
        .Q(sig_sm_ld_dre_cmd),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_pop_cmd_fifo_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_sm_pop_cmd_fifo_ns),
        .Q(sig_sm_pop_cmd_fifo),
        .R(sig_stream_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_scatter
   (out,
    sig_m_valid_out_reg,
    \sig_btt_cntr_dup_reg[24]_0 ,
    \sig_strb_reg_out_reg[0] ,
    sig_scatter2drc_cmd_ready,
    sig_eop_halt_xfer_reg_0,
    D,
    \sig_strb_reg_out_reg[0]_0 ,
    \INFERRED_GEN.cnt_i_reg[0] ,
    \sig_strb_reg_out_reg[0]_1 ,
    \sig_strb_reg_out_reg[0]_2 ,
    \sig_strb_reg_out_reg[0]_3 ,
    \sig_max_first_increment_reg[0]_0 ,
    E,
    sig_last_reg_out_reg,
    sig_last_reg_out_reg_0,
    Q,
    sig_last_reg_out_reg_1,
    sig_last_reg_out_reg_2,
    sig_last_reg_out_reg_3,
    sig_last_reg_out_reg_4,
    sig_dre2ibtt_tlast,
    sig_sm_pop_cmd_fifo_reg,
    sig_dre2ibtt_eop,
    \sig_data_reg_out_reg[7] ,
    \sig_data_reg_out_reg[7]_0 ,
    \sig_data_reg_out_reg[7]_1 ,
    \sig_data_reg_out_reg[7]_2 ,
    \sig_strb_reg_out_reg[0]_4 ,
    sig_cmd_empty_reg_0,
    \sig_strb_reg_out_reg[0]_5 ,
    \sig_btt_cntr_reg[24]_0 ,
    sig_stream_rst,
    skid2dre_wstrb,
    m_axi_s2mm_aclk,
    skid2dre_wlast,
    sig_curr_eof_reg_reg_0,
    sig_m_valid_dup_reg,
    S,
    \sig_btt_cntr_dup_reg[15]_0 ,
    \sig_btt_cntr_dup_reg[23]_0 ,
    \sig_btt_cntr_dup_reg[25]_0 ,
    sig_sm_ld_dre_cmd,
    sig_s_ready_dup_reg,
    sig_reset_reg,
    sig_s_ready_dup_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \INFERRED_GEN.cnt_i_reg[4] ,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ,
    \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0] ,
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] ,
    \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0] ,
    \sig_strb_reg_out_reg[0]_6 ,
    sig_sm_pop_cmd_fifo,
    lsig_cmd_fetch_pause,
    sig_need_cmd_flush,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ,
    sig_clr_dbc_reg,
    \sig_byte_cntr_reg[0] ,
    \sig_data_skid_reg_reg[7] );
  output out;
  output sig_m_valid_out_reg;
  output [24:0]\sig_btt_cntr_dup_reg[24]_0 ;
  output \sig_strb_reg_out_reg[0] ;
  output sig_scatter2drc_cmd_ready;
  output sig_eop_halt_xfer_reg_0;
  output [0:0]D;
  output \sig_strb_reg_out_reg[0]_0 ;
  output [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  output \sig_strb_reg_out_reg[0]_1 ;
  output \sig_strb_reg_out_reg[0]_2 ;
  output \sig_strb_reg_out_reg[0]_3 ;
  output \sig_max_first_increment_reg[0]_0 ;
  output [0:0]E;
  output [0:0]sig_last_reg_out_reg;
  output sig_last_reg_out_reg_0;
  output [0:0]Q;
  output [1:0]sig_last_reg_out_reg_1;
  output [1:0]sig_last_reg_out_reg_2;
  output [1:0]sig_last_reg_out_reg_3;
  output [1:0]sig_last_reg_out_reg_4;
  output sig_dre2ibtt_tlast;
  output sig_sm_pop_cmd_fifo_reg;
  output sig_dre2ibtt_eop;
  output [7:0]\sig_data_reg_out_reg[7] ;
  output [7:0]\sig_data_reg_out_reg[7]_0 ;
  output [7:0]\sig_data_reg_out_reg[7]_1 ;
  output [7:0]\sig_data_reg_out_reg[7]_2 ;
  output \sig_strb_reg_out_reg[0]_4 ;
  output sig_cmd_empty_reg_0;
  output [0:0]\sig_strb_reg_out_reg[0]_5 ;
  output [24:0]\sig_btt_cntr_reg[24]_0 ;
  input sig_stream_rst;
  input skid2dre_wstrb;
  input m_axi_s2mm_aclk;
  input skid2dre_wlast;
  input [26:0]sig_curr_eof_reg_reg_0;
  input sig_m_valid_dup_reg;
  input [7:0]S;
  input [7:0]\sig_btt_cntr_dup_reg[15]_0 ;
  input [7:0]\sig_btt_cntr_dup_reg[23]_0 ;
  input [0:0]\sig_btt_cntr_dup_reg[25]_0 ;
  input sig_sm_ld_dre_cmd;
  input sig_s_ready_dup_reg;
  input sig_reset_reg;
  input sig_s_ready_dup_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input \INFERRED_GEN.cnt_i_reg[4] ;
  input \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ;
  input \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0] ;
  input \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] ;
  input \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0] ;
  input \sig_strb_reg_out_reg[0]_6 ;
  input sig_sm_pop_cmd_fifo;
  input lsig_cmd_fetch_pause;
  input sig_need_cmd_flush;
  input [0:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  input sig_clr_dbc_reg;
  input [0:0]\sig_byte_cntr_reg[0] ;
  input [7:0]\sig_data_skid_reg_reg[7] ;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[4] ;
  wire I_MSSAI_SKID_BUF_n_11;
  wire I_MSSAI_SKID_BUF_n_4;
  wire I_TSTRB_FIFO_n_0;
  wire I_TSTRB_FIFO_n_17;
  wire [0:0]Q;
  wire [7:0]S;
  wire SLICE_INSERTION_n_1;
  wire SLICE_INSERTION_n_10;
  wire SLICE_INSERTION_n_3;
  wire SLICE_INSERTION_n_6;
  wire SLICE_INSERTION_n_7;
  wire SLICE_INSERTION_n_8;
  wire SLICE_INSERTION_n_9;
  wire ld_btt_cntr_reg1;
  wire ld_btt_cntr_reg10;
  wire ld_btt_cntr_reg2;
  wire ld_btt_cntr_reg3;
  wire ld_btt_cntr_reg30;
  wire lsig_absorb2tlast;
  wire lsig_cmd_fetch_pause;
  wire lsig_set_absorb2tlast1;
  wire m_axi_s2mm_aclk;
  wire out;
  wire [25:0]sel0;
  wire sig_btt_cntr02_out;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire [25:0]sig_btt_cntr_dup;
  wire [7:0]\sig_btt_cntr_dup_reg[15]_0 ;
  wire [7:0]\sig_btt_cntr_dup_reg[23]_0 ;
  wire [0:0]\sig_btt_cntr_dup_reg[25]_0 ;
  wire [25:0]sig_btt_cntr_prv0;
  wire sig_btt_cntr_prv0_carry__0_n_0;
  wire sig_btt_cntr_prv0_carry__0_n_1;
  wire sig_btt_cntr_prv0_carry__0_n_2;
  wire sig_btt_cntr_prv0_carry__0_n_3;
  wire sig_btt_cntr_prv0_carry__0_n_4;
  wire sig_btt_cntr_prv0_carry__0_n_5;
  wire sig_btt_cntr_prv0_carry__0_n_6;
  wire sig_btt_cntr_prv0_carry__0_n_7;
  wire sig_btt_cntr_prv0_carry__1_n_0;
  wire sig_btt_cntr_prv0_carry__1_n_1;
  wire sig_btt_cntr_prv0_carry__1_n_2;
  wire sig_btt_cntr_prv0_carry__1_n_3;
  wire sig_btt_cntr_prv0_carry__1_n_4;
  wire sig_btt_cntr_prv0_carry__1_n_5;
  wire sig_btt_cntr_prv0_carry__1_n_6;
  wire sig_btt_cntr_prv0_carry__1_n_7;
  wire sig_btt_cntr_prv0_carry__2_i_1_n_0;
  wire sig_btt_cntr_prv0_carry__2_n_7;
  wire sig_btt_cntr_prv0_carry_n_0;
  wire sig_btt_cntr_prv0_carry_n_1;
  wire sig_btt_cntr_prv0_carry_n_2;
  wire sig_btt_cntr_prv0_carry_n_3;
  wire sig_btt_cntr_prv0_carry_n_4;
  wire sig_btt_cntr_prv0_carry_n_5;
  wire sig_btt_cntr_prv0_carry_n_6;
  wire sig_btt_cntr_prv0_carry_n_7;
  wire [24:0]\sig_btt_cntr_reg[24]_0 ;
  wire \sig_btt_cntr_reg_n_0_[25] ;
  wire sig_btt_eq_0;
  wire sig_btt_eq_0_i_2_n_0;
  wire sig_btt_eq_0_i_3_n_0;
  wire sig_btt_eq_0_i_4_n_0;
  wire sig_btt_eq_0_i_5_n_0;
  wire sig_btt_eq_0_i_6_n_0;
  wire sig_btt_eq_0_i_7_n_0;
  wire sig_btt_lteq_max_first_incr0_carry__0_n_4;
  wire sig_btt_lteq_max_first_incr0_carry__0_n_5;
  wire sig_btt_lteq_max_first_incr0_carry__0_n_6;
  wire sig_btt_lteq_max_first_incr0_carry__0_n_7;
  wire sig_btt_lteq_max_first_incr0_carry_i_1_n_0;
  wire sig_btt_lteq_max_first_incr0_carry_i_2_n_0;
  wire sig_btt_lteq_max_first_incr0_carry_i_3_n_0;
  wire sig_btt_lteq_max_first_incr0_carry_i_4_n_0;
  wire sig_btt_lteq_max_first_incr0_carry_i_5_n_0;
  wire sig_btt_lteq_max_first_incr0_carry_i_6_n_0;
  wire sig_btt_lteq_max_first_incr0_carry_i_7_n_0;
  wire sig_btt_lteq_max_first_incr0_carry_i_8_n_0;
  wire sig_btt_lteq_max_first_incr0_carry_i_9_n_0;
  wire sig_btt_lteq_max_first_incr0_carry_n_0;
  wire sig_btt_lteq_max_first_incr0_carry_n_1;
  wire sig_btt_lteq_max_first_incr0_carry_n_2;
  wire sig_btt_lteq_max_first_incr0_carry_n_3;
  wire sig_btt_lteq_max_first_incr0_carry_n_4;
  wire sig_btt_lteq_max_first_incr0_carry_n_5;
  wire sig_btt_lteq_max_first_incr0_carry_n_6;
  wire sig_btt_lteq_max_first_incr0_carry_n_7;
  wire [0:0]\sig_byte_cntr_reg[0] ;
  wire sig_clr_dbc_reg;
  wire sig_cmd_empty_reg_0;
  wire sig_cmd_full;
  wire sig_cmd_full0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_curr_eof_reg;
  wire [26:0]sig_curr_eof_reg_reg_0;
  wire [7:0]\sig_data_reg_out_reg[7] ;
  wire [7:0]\sig_data_reg_out_reg[7]_0 ;
  wire [7:0]\sig_data_reg_out_reg[7]_1 ;
  wire [7:0]\sig_data_reg_out_reg[7]_2 ;
  wire [7:0]\sig_data_skid_reg_reg[7] ;
  wire sig_dre2ibtt_eop;
  wire sig_dre2ibtt_tlast;
  wire sig_eop_halt_xfer_reg_0;
  wire sig_eop_sent1_out;
  wire sig_eop_sent_reg;
  wire sig_eop_sent_reg0;
  wire sig_inhibit_rdy_n;
  wire [0:0]sig_last_reg_out_reg;
  wire sig_last_reg_out_reg_0;
  wire [1:0]sig_last_reg_out_reg_1;
  wire [1:0]sig_last_reg_out_reg_2;
  wire [1:0]sig_last_reg_out_reg_3;
  wire [1:0]sig_last_reg_out_reg_4;
  wire sig_ld_cmd;
  wire sig_m_valid_dup_reg;
  wire sig_m_valid_out_reg;
  wire \sig_max_first_increment[0]_i_1_n_0 ;
  wire \sig_max_first_increment_reg[0]_0 ;
  wire sig_need_cmd_flush;
  wire sig_reset_reg;
  wire sig_s_ready_dup_reg;
  wire sig_s_ready_dup_reg_0;
  wire sig_scatter2drc_cmd_ready;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_reg;
  wire \sig_strb_reg_out_reg[0] ;
  wire \sig_strb_reg_out_reg[0]_0 ;
  wire \sig_strb_reg_out_reg[0]_1 ;
  wire \sig_strb_reg_out_reg[0]_2 ;
  wire \sig_strb_reg_out_reg[0]_3 ;
  wire \sig_strb_reg_out_reg[0]_4 ;
  wire [0:0]\sig_strb_reg_out_reg[0]_5 ;
  wire \sig_strb_reg_out_reg[0]_6 ;
  wire sig_stream_rst;
  wire sig_strm_tlast;
  wire [3:3]sig_tstrb_fifo_data_out;
  wire sig_tstrb_fifo_rdy;
  wire sig_valid_fifo_ld12_out;
  wire skid2dre_wlast;
  wire skid2dre_wstrb;
  wire [4:3]slice_insert_data;
  wire slice_insert_valid;
  wire [7:1]NLW_sig_btt_cntr_prv0_carry__2_CO_UNCONNECTED;
  wire [7:2]NLW_sig_btt_cntr_prv0_carry__2_O_UNCONNECTED;
  wire [7:0]NLW_sig_btt_lteq_max_first_incr0_carry_O_UNCONNECTED;
  wire [7:5]NLW_sig_btt_lteq_max_first_incr0_carry__0_CO_UNCONNECTED;
  wire [7:0]NLW_sig_btt_lteq_max_first_incr0_carry__0_O_UNCONNECTED;

  assign \sig_btt_cntr_dup_reg[24]_0 [24:0] = sig_btt_cntr_dup[24:0];
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_sig_cmdcntl_sm_state[1]_i_2 
       (.I0(sig_scatter2drc_cmd_ready),
        .I1(\FSM_sequential_sig_cmdcntl_sm_state_reg[1] ),
        .O(sig_cmd_empty_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_absorb2tlast_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_TSTRB_FIFO_n_17),
        .Q(lsig_absorb2tlast),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mssai_skid_buf I_MSSAI_SKID_BUF
       (.CO(D),
        .E(E),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0] (\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ),
        .\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0] (sig_eop_halt_xfer_reg_0),
        .\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]_0 (\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] ),
        .\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0] (\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0] ),
        .\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][0] (\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0] ),
        .Q(Q),
        .ld_btt_cntr_reg10(ld_btt_cntr_reg10),
        .lsig_absorb2tlast(lsig_absorb2tlast),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .lsig_set_absorb2tlast1(lsig_set_absorb2tlast1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_btt_eq_0(sig_btt_eq_0),
        .sig_btt_eq_0_reg(I_MSSAI_SKID_BUF_n_11),
        .sig_btt_eq_0_reg_0(sig_btt_eq_0_i_2_n_0),
        .sig_btt_eq_0_reg_1(sig_btt_eq_0_i_3_n_0),
        .sig_cmd_empty_reg(sig_last_reg_out_reg_0),
        .sig_cmd_full0(sig_cmd_full0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(I_MSSAI_SKID_BUF_n_4),
        .\sig_data_reg_out_reg[7]_0 (\sig_data_reg_out_reg[7] ),
        .\sig_data_reg_out_reg[7]_1 (\sig_data_reg_out_reg[7]_0 ),
        .\sig_data_reg_out_reg[7]_2 (\sig_data_reg_out_reg[7]_1 ),
        .\sig_data_reg_out_reg[7]_3 (\sig_data_reg_out_reg[7]_2 ),
        .\sig_data_skid_reg_reg[7]_0 (\sig_data_skid_reg_reg[7] ),
        .sig_dre2ibtt_eop(sig_dre2ibtt_eop),
        .sig_eop_halt_xfer_reg(sig_last_reg_out_reg_1[0]),
        .sig_eop_halt_xfer_reg_0(sig_last_reg_out_reg_2[0]),
        .sig_eop_halt_xfer_reg_1(sig_last_reg_out_reg_3[0]),
        .sig_eop_halt_xfer_reg_2(sig_last_reg_out_reg_4[0]),
        .sig_eop_sent1_out(sig_eop_sent1_out),
        .sig_eop_sent_reg_reg({sig_tstrb_fifo_data_out,\INFERRED_GEN.cnt_i_reg[0] }),
        .sig_ld_cmd(sig_ld_cmd),
        .sig_m_valid_dup_reg_0(sig_m_valid_dup_reg),
        .sig_m_valid_out_reg_0(sig_m_valid_out_reg),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_reset_reg(sig_reset_reg),
        .sig_s_ready_dup_reg_0(sig_s_ready_dup_reg),
        .sig_s_ready_dup_reg_1(sig_s_ready_dup_reg_0),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_reg(sig_sm_pop_cmd_fifo_reg),
        .\sig_strb_reg_out_reg[0]_0 (\sig_strb_reg_out_reg[0] ),
        .\sig_strb_reg_out_reg[0]_1 (\sig_strb_reg_out_reg[0]_4 ),
        .\sig_strb_reg_out_reg[0]_2 (\sig_strb_reg_out_reg[0]_6 ),
        .sig_stream_rst(sig_stream_rst),
        .sig_strm_tlast(sig_strm_tlast),
        .sig_valid_fifo_ld12_out(sig_valid_fifo_ld12_out),
        .skid2dre_wlast(skid2dre_wlast),
        .skid2dre_wstrb(skid2dre_wstrb));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized8 I_TSTRB_FIFO
       (.FIFO_Full_reg(I_TSTRB_FIFO_n_0),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] (sig_m_valid_out_reg),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 (sig_eop_halt_xfer_reg_0),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] (\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ),
        .\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1] (slice_insert_data),
        .\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] (\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] ),
        .\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0] (\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0] ),
        .\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0] (\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0] ),
        .\INFERRED_GEN.cnt_i_reg[4] (I_TSTRB_FIFO_n_17),
        .\INFERRED_GEN.cnt_i_reg[4]_0 (\INFERRED_GEN.cnt_i_reg[4] ),
        .Q(Q),
        .lsig_absorb2tlast(lsig_absorb2tlast),
        .lsig_set_absorb2tlast1(lsig_set_absorb2tlast1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_tstrb_fifo_data_out,\INFERRED_GEN.cnt_i_reg[0] }),
        .\sig_byte_cntr_reg[0] (\sig_strb_reg_out_reg[0] ),
        .\sig_byte_cntr_reg[0]_0 (\sig_byte_cntr_reg[0] ),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_dre2ibtt_tlast(sig_dre2ibtt_tlast),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_eop_sent_reg0(sig_eop_sent_reg0),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_last_reg_out_reg(sig_last_reg_out_reg),
        .sig_last_reg_out_reg_0(sig_last_reg_out_reg_0),
        .sig_last_reg_out_reg_1(sig_last_reg_out_reg_1[1]),
        .sig_last_reg_out_reg_2(sig_last_reg_out_reg_2[1]),
        .sig_last_reg_out_reg_3(sig_last_reg_out_reg_3[1]),
        .sig_last_reg_out_reg_4(sig_last_reg_out_reg_4[1]),
        .\sig_strb_reg_out_reg[0] (\sig_strb_reg_out_reg[0]_0 ),
        .\sig_strb_reg_out_reg[0]_0 (\sig_strb_reg_out_reg[0]_1 ),
        .\sig_strb_reg_out_reg[0]_1 (\sig_strb_reg_out_reg[0]_2 ),
        .\sig_strb_reg_out_reg[0]_2 (\sig_strb_reg_out_reg[0]_3 ),
        .\sig_strb_reg_out_reg[0]_3 (\sig_strb_reg_out_reg[0]_5 ),
        .sig_strm_tlast(sig_strm_tlast),
        .slice_insert_valid(slice_insert_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_slice SLICE_INSERTION
       (.CO(D),
        .E(sig_btt_cntr02_out),
        .Q(slice_insert_data),
        .S({SLICE_INSERTION_n_6,SLICE_INSERTION_n_7,SLICE_INSERTION_n_8,SLICE_INSERTION_n_9,SLICE_INSERTION_n_10}),
        .SR(I_MSSAI_SKID_BUF_n_4),
        .ld_btt_cntr_reg1(ld_btt_cntr_reg1),
        .ld_btt_cntr_reg1_reg(SLICE_INSERTION_n_3),
        .ld_btt_cntr_reg2(ld_btt_cntr_reg2),
        .ld_btt_cntr_reg3(ld_btt_cntr_reg3),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_valid_i_reg_0(I_TSTRB_FIFO_n_0),
        .out(sig_btt_cntr_dup[25:16]),
        .sig_btt_eq_0(sig_btt_eq_0),
        .sig_cmd_full(sig_cmd_full),
        .sig_curr_eof_reg(sig_curr_eof_reg),
        .sig_eop_halt_xfer_reg(SLICE_INSERTION_n_1),
        .sig_eop_halt_xfer_reg_0(sig_eop_halt_xfer_reg_0),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_stream_rst(sig_stream_rst),
        .sig_tstrb_fifo_rdy(sig_tstrb_fifo_rdy),
        .sig_valid_fifo_ld12_out(sig_valid_fifo_ld12_out),
        .slice_insert_valid(slice_insert_valid));
  FDRE #(
    .INIT(1'b0)) 
    ld_btt_cntr_reg1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(SLICE_INSERTION_n_3),
        .Q(ld_btt_cntr_reg1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ld_btt_cntr_reg2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_tstrb_fifo_rdy),
        .D(ld_btt_cntr_reg1),
        .Q(ld_btt_cntr_reg2),
        .R(ld_btt_cntr_reg10));
  LUT2 #(
    .INIT(4'hE)) 
    ld_btt_cntr_reg3_i_1
       (.I0(ld_btt_cntr_reg3),
        .I1(ld_btt_cntr_reg2),
        .O(ld_btt_cntr_reg30));
  FDRE #(
    .INIT(1'b0)) 
    ld_btt_cntr_reg3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_tstrb_fifo_rdy),
        .D(ld_btt_cntr_reg30),
        .Q(ld_btt_cntr_reg3),
        .R(ld_btt_cntr_reg10));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[0]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[0]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[0]),
        .O(sel0[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[10]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[10]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[10]),
        .O(sel0[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[11]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[11]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[11]),
        .O(sel0[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[12]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[12]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[12]),
        .O(sel0[12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[13]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[13]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[13]),
        .O(sel0[13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[14]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[14]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[14]),
        .O(sel0[14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[15]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[15]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[15]),
        .O(sel0[15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[16]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[16]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[16]),
        .O(sel0[16]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[17]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[17]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[17]),
        .O(sel0[17]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[18]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[18]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[18]),
        .O(sel0[18]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[19]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[19]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[19]),
        .O(sel0[19]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[1]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[1]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[1]),
        .O(sel0[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[20]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[20]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[20]),
        .O(sel0[20]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[21]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[21]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[21]),
        .O(sel0[21]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[22]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[22]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[22]),
        .O(sel0[22]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[23]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[23]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[23]),
        .O(sel0[23]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[24]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[24]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[24]),
        .O(sel0[24]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[25]_i_3__0 
       (.I0(sig_curr_eof_reg_reg_0[25]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[25]),
        .O(sel0[25]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[2]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[2]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[2]),
        .O(sel0[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[3]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[3]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[3]),
        .O(sel0[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[4]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[4]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[4]),
        .O(sel0[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[5]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[5]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[5]),
        .O(sel0[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[6]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[6]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[6]),
        .O(sel0[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[7]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[7]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[7]),
        .O(sel0[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[8]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[8]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[8]),
        .O(sel0[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[9]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[9]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[9]),
        .O(sel0[9]));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[0]),
        .Q(sig_btt_cntr_dup[0]),
        .R(I_MSSAI_SKID_BUF_n_4));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[10]),
        .Q(sig_btt_cntr_dup[10]),
        .R(I_MSSAI_SKID_BUF_n_4));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[11]),
        .Q(sig_btt_cntr_dup[11]),
        .R(I_MSSAI_SKID_BUF_n_4));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[12]),
        .Q(sig_btt_cntr_dup[12]),
        .R(I_MSSAI_SKID_BUF_n_4));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[13]),
        .Q(sig_btt_cntr_dup[13]),
        .R(I_MSSAI_SKID_BUF_n_4));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[14]),
        .Q(sig_btt_cntr_dup[14]),
        .R(I_MSSAI_SKID_BUF_n_4));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[15]),
        .Q(sig_btt_cntr_dup[15]),
        .R(I_MSSAI_SKID_BUF_n_4));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[16]),
        .Q(sig_btt_cntr_dup[16]),
        .R(I_MSSAI_SKID_BUF_n_4));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[17]),
        .Q(sig_btt_cntr_dup[17]),
        .R(I_MSSAI_SKID_BUF_n_4));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[18]),
        .Q(sig_btt_cntr_dup[18]),
        .R(I_MSSAI_SKID_BUF_n_4));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[19]),
        .Q(sig_btt_cntr_dup[19]),
        .R(I_MSSAI_SKID_BUF_n_4));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[1]),
        .Q(sig_btt_cntr_dup[1]),
        .R(I_MSSAI_SKID_BUF_n_4));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[20]),
        .Q(sig_btt_cntr_dup[20]),
        .R(I_MSSAI_SKID_BUF_n_4));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[21]),
        .Q(sig_btt_cntr_dup[21]),
        .R(I_MSSAI_SKID_BUF_n_4));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[22]),
        .Q(sig_btt_cntr_dup[22]),
        .R(I_MSSAI_SKID_BUF_n_4));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[23]),
        .Q(sig_btt_cntr_dup[23]),
        .R(I_MSSAI_SKID_BUF_n_4));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[24]),
        .Q(sig_btt_cntr_dup[24]),
        .R(I_MSSAI_SKID_BUF_n_4));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[25]),
        .Q(sig_btt_cntr_dup[25]),
        .R(I_MSSAI_SKID_BUF_n_4));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[2]),
        .Q(sig_btt_cntr_dup[2]),
        .R(I_MSSAI_SKID_BUF_n_4));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[3]),
        .Q(sig_btt_cntr_dup[3]),
        .R(I_MSSAI_SKID_BUF_n_4));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[4]),
        .Q(sig_btt_cntr_dup[4]),
        .R(I_MSSAI_SKID_BUF_n_4));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[5]),
        .Q(sig_btt_cntr_dup[5]),
        .R(I_MSSAI_SKID_BUF_n_4));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[6]),
        .Q(sig_btt_cntr_dup[6]),
        .R(I_MSSAI_SKID_BUF_n_4));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[7]),
        .Q(sig_btt_cntr_dup[7]),
        .R(I_MSSAI_SKID_BUF_n_4));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[8]),
        .Q(sig_btt_cntr_dup[8]),
        .R(I_MSSAI_SKID_BUF_n_4));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[9]),
        .Q(sig_btt_cntr_dup[9]),
        .R(I_MSSAI_SKID_BUF_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 sig_btt_cntr_prv0_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({sig_btt_cntr_prv0_carry_n_0,sig_btt_cntr_prv0_carry_n_1,sig_btt_cntr_prv0_carry_n_2,sig_btt_cntr_prv0_carry_n_3,sig_btt_cntr_prv0_carry_n_4,sig_btt_cntr_prv0_carry_n_5,sig_btt_cntr_prv0_carry_n_6,sig_btt_cntr_prv0_carry_n_7}),
        .DI(sig_btt_cntr_dup[7:0]),
        .O(sig_btt_cntr_prv0[7:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 sig_btt_cntr_prv0_carry__0
       (.CI(sig_btt_cntr_prv0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({sig_btt_cntr_prv0_carry__0_n_0,sig_btt_cntr_prv0_carry__0_n_1,sig_btt_cntr_prv0_carry__0_n_2,sig_btt_cntr_prv0_carry__0_n_3,sig_btt_cntr_prv0_carry__0_n_4,sig_btt_cntr_prv0_carry__0_n_5,sig_btt_cntr_prv0_carry__0_n_6,sig_btt_cntr_prv0_carry__0_n_7}),
        .DI(sig_btt_cntr_dup[15:8]),
        .O(sig_btt_cntr_prv0[15:8]),
        .S(\sig_btt_cntr_dup_reg[15]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 sig_btt_cntr_prv0_carry__1
       (.CI(sig_btt_cntr_prv0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({sig_btt_cntr_prv0_carry__1_n_0,sig_btt_cntr_prv0_carry__1_n_1,sig_btt_cntr_prv0_carry__1_n_2,sig_btt_cntr_prv0_carry__1_n_3,sig_btt_cntr_prv0_carry__1_n_4,sig_btt_cntr_prv0_carry__1_n_5,sig_btt_cntr_prv0_carry__1_n_6,sig_btt_cntr_prv0_carry__1_n_7}),
        .DI(sig_btt_cntr_dup[23:16]),
        .O(sig_btt_cntr_prv0[23:16]),
        .S(\sig_btt_cntr_dup_reg[23]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 sig_btt_cntr_prv0_carry__2
       (.CI(sig_btt_cntr_prv0_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_sig_btt_cntr_prv0_carry__2_CO_UNCONNECTED[7:1],sig_btt_cntr_prv0_carry__2_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sig_btt_cntr_dup[24]}),
        .O({NLW_sig_btt_cntr_prv0_carry__2_O_UNCONNECTED[7:2],sig_btt_cntr_prv0[25:24]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sig_btt_cntr_prv0_carry__2_i_1_n_0,\sig_btt_cntr_dup_reg[25]_0 }));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__2_i_1
       (.I0(sig_btt_cntr_dup[25]),
        .I1(\sig_btt_cntr_reg_n_0_[25] ),
        .I2(D),
        .O(sig_btt_cntr_prv0_carry__2_i_1_n_0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[0]),
        .Q(\sig_btt_cntr_reg[24]_0 [0]),
        .R(I_MSSAI_SKID_BUF_n_4));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[10]),
        .Q(\sig_btt_cntr_reg[24]_0 [10]),
        .R(I_MSSAI_SKID_BUF_n_4));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[11]),
        .Q(\sig_btt_cntr_reg[24]_0 [11]),
        .R(I_MSSAI_SKID_BUF_n_4));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[12]),
        .Q(\sig_btt_cntr_reg[24]_0 [12]),
        .R(I_MSSAI_SKID_BUF_n_4));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[13]),
        .Q(\sig_btt_cntr_reg[24]_0 [13]),
        .R(I_MSSAI_SKID_BUF_n_4));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[14]),
        .Q(\sig_btt_cntr_reg[24]_0 [14]),
        .R(I_MSSAI_SKID_BUF_n_4));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[15]),
        .Q(\sig_btt_cntr_reg[24]_0 [15]),
        .R(I_MSSAI_SKID_BUF_n_4));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[16]),
        .Q(\sig_btt_cntr_reg[24]_0 [16]),
        .R(I_MSSAI_SKID_BUF_n_4));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[17]),
        .Q(\sig_btt_cntr_reg[24]_0 [17]),
        .R(I_MSSAI_SKID_BUF_n_4));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[18]),
        .Q(\sig_btt_cntr_reg[24]_0 [18]),
        .R(I_MSSAI_SKID_BUF_n_4));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[19]),
        .Q(\sig_btt_cntr_reg[24]_0 [19]),
        .R(I_MSSAI_SKID_BUF_n_4));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[1]),
        .Q(\sig_btt_cntr_reg[24]_0 [1]),
        .R(I_MSSAI_SKID_BUF_n_4));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[20]),
        .Q(\sig_btt_cntr_reg[24]_0 [20]),
        .R(I_MSSAI_SKID_BUF_n_4));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[21]),
        .Q(\sig_btt_cntr_reg[24]_0 [21]),
        .R(I_MSSAI_SKID_BUF_n_4));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[22]),
        .Q(\sig_btt_cntr_reg[24]_0 [22]),
        .R(I_MSSAI_SKID_BUF_n_4));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[23]),
        .Q(\sig_btt_cntr_reg[24]_0 [23]),
        .R(I_MSSAI_SKID_BUF_n_4));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[24]),
        .Q(\sig_btt_cntr_reg[24]_0 [24]),
        .R(I_MSSAI_SKID_BUF_n_4));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[25]),
        .Q(\sig_btt_cntr_reg_n_0_[25] ),
        .R(I_MSSAI_SKID_BUF_n_4));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[2]),
        .Q(\sig_btt_cntr_reg[24]_0 [2]),
        .R(I_MSSAI_SKID_BUF_n_4));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[3]),
        .Q(\sig_btt_cntr_reg[24]_0 [3]),
        .R(I_MSSAI_SKID_BUF_n_4));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[4]),
        .Q(\sig_btt_cntr_reg[24]_0 [4]),
        .R(I_MSSAI_SKID_BUF_n_4));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[5]),
        .Q(\sig_btt_cntr_reg[24]_0 [5]),
        .R(I_MSSAI_SKID_BUF_n_4));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[6]),
        .Q(\sig_btt_cntr_reg[24]_0 [6]),
        .R(I_MSSAI_SKID_BUF_n_4));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[7]),
        .Q(\sig_btt_cntr_reg[24]_0 [7]),
        .R(I_MSSAI_SKID_BUF_n_4));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[8]),
        .Q(\sig_btt_cntr_reg[24]_0 [8]),
        .R(I_MSSAI_SKID_BUF_n_4));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[9]),
        .Q(\sig_btt_cntr_reg[24]_0 [9]),
        .R(I_MSSAI_SKID_BUF_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_btt_eq_0_i_2
       (.I0(sig_btt_eq_0_i_4_n_0),
        .I1(sig_btt_eq_0_i_5_n_0),
        .I2(sel0[21]),
        .I3(sel0[24]),
        .I4(sel0[19]),
        .I5(sel0[14]),
        .O(sig_btt_eq_0_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_btt_eq_0_i_3
       (.I0(sel0[0]),
        .I1(sel0[4]),
        .I2(sel0[1]),
        .I3(sel0[9]),
        .I4(sig_btt_eq_0_i_6_n_0),
        .I5(sig_btt_eq_0_i_7_n_0),
        .O(sig_btt_eq_0_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_btt_eq_0_i_4
       (.I0(sel0[18]),
        .I1(sel0[17]),
        .I2(sel0[25]),
        .I3(sel0[20]),
        .I4(sel0[2]),
        .I5(sel0[10]),
        .O(sig_btt_eq_0_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    sig_btt_eq_0_i_5
       (.I0(sel0[23]),
        .I1(sig_curr_eof_reg_reg_0[22]),
        .I2(sig_ld_cmd),
        .I3(sig_btt_cntr_prv0[22]),
        .I4(sel0[15]),
        .I5(sel0[12]),
        .O(sig_btt_eq_0_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    sig_btt_eq_0_i_6
       (.I0(sel0[16]),
        .I1(sig_curr_eof_reg_reg_0[7]),
        .I2(sig_ld_cmd),
        .I3(sig_btt_cntr_prv0[7]),
        .I4(sel0[3]),
        .I5(sel0[13]),
        .O(sig_btt_eq_0_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    sig_btt_eq_0_i_7
       (.I0(sel0[8]),
        .I1(sig_curr_eof_reg_reg_0[5]),
        .I2(sig_ld_cmd),
        .I3(sig_btt_cntr_prv0[5]),
        .I4(sel0[11]),
        .I5(sel0[6]),
        .O(sig_btt_eq_0_i_7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_eq_0_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_MSSAI_SKID_BUF_n_11),
        .Q(sig_btt_eq_0),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 sig_btt_lteq_max_first_incr0_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({sig_btt_lteq_max_first_incr0_carry_n_0,sig_btt_lteq_max_first_incr0_carry_n_1,sig_btt_lteq_max_first_incr0_carry_n_2,sig_btt_lteq_max_first_incr0_carry_n_3,sig_btt_lteq_max_first_incr0_carry_n_4,sig_btt_lteq_max_first_incr0_carry_n_5,sig_btt_lteq_max_first_incr0_carry_n_6,sig_btt_lteq_max_first_incr0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sig_btt_lteq_max_first_incr0_carry_i_1_n_0}),
        .O(NLW_sig_btt_lteq_max_first_incr0_carry_O_UNCONNECTED[7:0]),
        .S({sig_btt_lteq_max_first_incr0_carry_i_2_n_0,sig_btt_lteq_max_first_incr0_carry_i_3_n_0,sig_btt_lteq_max_first_incr0_carry_i_4_n_0,sig_btt_lteq_max_first_incr0_carry_i_5_n_0,sig_btt_lteq_max_first_incr0_carry_i_6_n_0,sig_btt_lteq_max_first_incr0_carry_i_7_n_0,sig_btt_lteq_max_first_incr0_carry_i_8_n_0,sig_btt_lteq_max_first_incr0_carry_i_9_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 sig_btt_lteq_max_first_incr0_carry__0
       (.CI(sig_btt_lteq_max_first_incr0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_sig_btt_lteq_max_first_incr0_carry__0_CO_UNCONNECTED[7:5],D,sig_btt_lteq_max_first_incr0_carry__0_n_4,sig_btt_lteq_max_first_incr0_carry__0_n_5,sig_btt_lteq_max_first_incr0_carry__0_n_6,sig_btt_lteq_max_first_incr0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_sig_btt_lteq_max_first_incr0_carry__0_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,SLICE_INSERTION_n_6,SLICE_INSERTION_n_7,SLICE_INSERTION_n_8,SLICE_INSERTION_n_9,SLICE_INSERTION_n_10}));
  LUT3 #(
    .INIT(8'h04)) 
    sig_btt_lteq_max_first_incr0_carry_i_1
       (.I0(sig_btt_cntr_dup[1]),
        .I1(\sig_max_first_increment_reg[0]_0 ),
        .I2(sig_btt_cntr_dup[0]),
        .O(sig_btt_lteq_max_first_incr0_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry_i_2
       (.I0(sig_btt_cntr_dup[15]),
        .I1(sig_btt_cntr_dup[14]),
        .O(sig_btt_lteq_max_first_incr0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry_i_3
       (.I0(sig_btt_cntr_dup[13]),
        .I1(sig_btt_cntr_dup[12]),
        .O(sig_btt_lteq_max_first_incr0_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry_i_4
       (.I0(sig_btt_cntr_dup[11]),
        .I1(sig_btt_cntr_dup[10]),
        .O(sig_btt_lteq_max_first_incr0_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry_i_5
       (.I0(sig_btt_cntr_dup[9]),
        .I1(sig_btt_cntr_dup[8]),
        .O(sig_btt_lteq_max_first_incr0_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry_i_6
       (.I0(sig_btt_cntr_dup[7]),
        .I1(sig_btt_cntr_dup[6]),
        .O(sig_btt_lteq_max_first_incr0_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry_i_7
       (.I0(sig_btt_cntr_dup[5]),
        .I1(sig_btt_cntr_dup[4]),
        .O(sig_btt_lteq_max_first_incr0_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry_i_8
       (.I0(sig_btt_cntr_dup[3]),
        .I1(sig_btt_cntr_dup[2]),
        .O(sig_btt_lteq_max_first_incr0_carry_i_8_n_0));
  LUT3 #(
    .INIT(8'h41)) 
    sig_btt_lteq_max_first_incr0_carry_i_9
       (.I0(sig_btt_cntr_dup[1]),
        .I1(sig_btt_cntr_dup[0]),
        .I2(\sig_max_first_increment_reg[0]_0 ),
        .O(sig_btt_lteq_max_first_incr0_carry_i_9_n_0));
  FDSE #(
    .INIT(1'b0)) 
    sig_cmd_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_ld_cmd),
        .D(1'b0),
        .Q(sig_scatter2drc_cmd_ready),
        .S(sig_cmd_full0));
  LUT2 #(
    .INIT(4'h2)) 
    sig_cmd_full_i_2
       (.I0(sig_sm_ld_dre_cmd),
        .I1(sig_cmd_full),
        .O(sig_ld_cmd));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_ld_cmd),
        .D(1'b1),
        .Q(sig_cmd_full),
        .R(sig_cmd_full0));
  FDRE #(
    .INIT(1'b0)) 
    sig_curr_eof_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_ld_cmd),
        .D(sig_curr_eof_reg_reg_0[26]),
        .Q(sig_curr_eof_reg),
        .R(sig_eop_sent_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_eop_halt_xfer_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(SLICE_INSERTION_n_1),
        .Q(sig_eop_halt_xfer_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_eop_sent_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_eop_sent1_out),
        .Q(sig_eop_sent_reg),
        .R(sig_eop_sent_reg0));
  LUT4 #(
    .INIT(16'hFFBA)) 
    \sig_max_first_increment[0]_i_1 
       (.I0(sig_valid_fifo_ld12_out),
        .I1(sig_cmd_full),
        .I2(sig_sm_ld_dre_cmd),
        .I3(\sig_max_first_increment_reg[0]_0 ),
        .O(\sig_max_first_increment[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_max_first_increment_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_max_first_increment[0]_i_1_n_0 ),
        .Q(\sig_max_first_increment_reg[0]_0 ),
        .R(sig_stream_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord
   (full,
    empty,
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg ,
    sig_s_ready_out_reg,
    \gen_fwft.empty_fwft_i_reg ,
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 ,
    sig_slast_with_stop,
    D,
    \gen_fwft.empty_fwft_i_reg_0 ,
    \sig_token_cntr_reg[6] ,
    \sig_sstrb_stop_mask_reg[3] ,
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4] ,
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ,
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0 ,
    sig_mmap_rst,
    m_axi_mm2s_aclk,
    wr_en,
    din,
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1 ,
    Q,
    out,
    \sig_data_skid_reg_reg[0] ,
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1] ,
    sig_sstrb_stop_mask,
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]_0 ,
    sig_ok_to_post_rd_addr_reg,
    sig_ok_to_post_rd_addr_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_ok_to_post_rd_addr_reg_1,
    sig_ok_to_post_rd_addr_reg_2,
    sig_ok_to_post_rd_addr_reg_3,
    sig_ok_to_post_rd_addr_i_2,
    \sig_data_skid_reg_reg[16]_i_5 ,
    \sig_data_skid_reg_reg[16]_i_5_0 );
  output full;
  output empty;
  output \INCLUDE_UNPACKING.lsig_cmd_loaded_reg ;
  output sig_s_ready_out_reg;
  output \gen_fwft.empty_fwft_i_reg ;
  output \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 ;
  output sig_slast_with_stop;
  output [3:0]D;
  output \gen_fwft.empty_fwft_i_reg_0 ;
  output \sig_token_cntr_reg[6] ;
  output [3:0]\sig_sstrb_stop_mask_reg[3] ;
  output [31:0]\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4] ;
  output \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  output \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0 ;
  input sig_mmap_rst;
  input m_axi_mm2s_aclk;
  input wr_en;
  input [1153:0]din;
  input \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1 ;
  input [0:0]Q;
  input out;
  input [4:0]\sig_data_skid_reg_reg[0] ;
  input \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1] ;
  input [0:0]sig_sstrb_stop_mask;
  input [3:0]\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]_0 ;
  input [4:0]sig_ok_to_post_rd_addr_reg;
  input sig_ok_to_post_rd_addr_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_ok_to_post_rd_addr_reg_1;
  input sig_ok_to_post_rd_addr_reg_2;
  input sig_ok_to_post_rd_addr_reg_3;
  input sig_ok_to_post_rd_addr_i_2;
  input \sig_data_skid_reg_reg[16]_i_5 ;
  input \sig_data_skid_reg_reg[16]_i_5_0 ;

  wire [3:0]D;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0 ;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1] ;
  wire [31:0]\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4] ;
  wire [3:0]\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]_0 ;
  wire \INCLUDE_UNPACKING.lsig_cmd_loaded_reg ;
  wire \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 ;
  wire \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1 ;
  wire [0:0]Q;
  wire [1153:0]din;
  wire empty;
  wire full;
  wire \gen_fwft.empty_fwft_i_reg ;
  wire \gen_fwft.empty_fwft_i_reg_0 ;
  wire m_axi_mm2s_aclk;
  wire out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire [4:0]\sig_data_skid_reg_reg[0] ;
  wire \sig_data_skid_reg_reg[16]_i_5 ;
  wire \sig_data_skid_reg_reg[16]_i_5_0 ;
  wire sig_mmap_rst;
  wire sig_ok_to_post_rd_addr_i_2;
  wire [4:0]sig_ok_to_post_rd_addr_reg;
  wire sig_ok_to_post_rd_addr_reg_0;
  wire sig_ok_to_post_rd_addr_reg_1;
  wire sig_ok_to_post_rd_addr_reg_2;
  wire sig_ok_to_post_rd_addr_reg_3;
  wire sig_s_ready_out_reg;
  wire sig_slast_with_stop;
  wire [0:0]sig_sstrb_stop_mask;
  wire [3:0]\sig_sstrb_stop_mask_reg[3] ;
  wire \sig_token_cntr_reg[6] ;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg \BLK_MEM.I_SYNC_FIFOGEN_FIFO 
       (.D(D),
        .\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] (\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ),
        .\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0 (\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0 ),
        .\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1] (\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1] ),
        .\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4] (\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4] ),
        .\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]_0 (\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]_0 ),
        .\INCLUDE_UNPACKING.lsig_cmd_loaded_reg (\INCLUDE_UNPACKING.lsig_cmd_loaded_reg ),
        .\INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 (\INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 ),
        .\INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1 (\INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1 ),
        .Q(Q),
        .din(din),
        .empty(empty),
        .full(full),
        .\gen_fwft.empty_fwft_i_reg (\gen_fwft.empty_fwft_i_reg ),
        .\gen_fwft.empty_fwft_i_reg_0 (\gen_fwft.empty_fwft_i_reg_0 ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .\sig_data_skid_reg_reg[0] (\sig_data_skid_reg_reg[0] ),
        .\sig_data_skid_reg_reg[16]_i_5_0 (\sig_data_skid_reg_reg[16]_i_5 ),
        .\sig_data_skid_reg_reg[16]_i_5_1 (\sig_data_skid_reg_reg[16]_i_5_0 ),
        .sig_mmap_rst(sig_mmap_rst),
        .sig_ok_to_post_rd_addr_i_2_0(sig_ok_to_post_rd_addr_i_2),
        .sig_ok_to_post_rd_addr_reg(sig_ok_to_post_rd_addr_reg),
        .sig_ok_to_post_rd_addr_reg_0(sig_ok_to_post_rd_addr_reg_0),
        .sig_ok_to_post_rd_addr_reg_1(sig_ok_to_post_rd_addr_reg_1),
        .sig_ok_to_post_rd_addr_reg_2(sig_ok_to_post_rd_addr_reg_2),
        .sig_ok_to_post_rd_addr_reg_3(sig_ok_to_post_rd_addr_reg_3),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .\sig_sstrb_stop_mask_reg[3] (\sig_sstrb_stop_mask_reg[3] ),
        .\sig_token_cntr_reg[6] (\sig_token_cntr_reg[6] ),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "axi_datamover_sfifo_autord" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord__parameterized0
   (full,
    dout,
    empty,
    \INCLUDE_PACKING.lsig_first_dbeat_reg ,
    E,
    SR,
    sig_clr_dbeat_cntr0_out,
    sig_clr_dbc_reg_reg,
    \gwdc.wr_data_count_i_reg[4] ,
    \INCLUDE_PACKING.lsig_packer_full_reg ,
    \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0] ,
    sig_child_qual_first_of_2_reg,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ,
    D,
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1] ,
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0 ,
    \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    wr_en,
    din,
    rd_en,
    sig_dre2ibtt_tlast,
    \INCLUDE_PACKING.lsig_first_dbeat_reg_0 ,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \sig_byte_cntr_reg[0] ,
    lsig_first_dbeat,
    lsig_packer_full,
    \INCLUDE_PACKING.lsig_packer_full_reg_0 ,
    sig_child_qual_first_of_2,
    Q,
    sig_strm_tstrb,
    \sig_byte_cntr_reg[2] ,
    \sig_byte_cntr_reg[3] ,
    sig_clr_dbc_reg_reg_0,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ,
    \sig_byte_cntr_reg[0]_0 ,
    sig_csm_pop_child_cmd,
    \sig_xfer_len_reg_reg[0] );
  output full;
  output [8:0]dout;
  output empty;
  output \INCLUDE_PACKING.lsig_first_dbeat_reg ;
  output [0:0]E;
  output [0:0]SR;
  output sig_clr_dbeat_cntr0_out;
  output [0:0]sig_clr_dbc_reg_reg;
  output \gwdc.wr_data_count_i_reg[4] ;
  output \INCLUDE_PACKING.lsig_packer_full_reg ;
  output \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0] ;
  output sig_child_qual_first_of_2_reg;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  output [1:0]D;
  output \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1] ;
  output \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0 ;
  output \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1] ;
  output [6:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ;
  output [4:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input wr_en;
  input [8:0]din;
  input rd_en;
  input sig_dre2ibtt_tlast;
  input \INCLUDE_PACKING.lsig_first_dbeat_reg_0 ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input \sig_byte_cntr_reg[0] ;
  input lsig_first_dbeat;
  input lsig_packer_full;
  input \INCLUDE_PACKING.lsig_packer_full_reg_0 ;
  input sig_child_qual_first_of_2;
  input [3:0]Q;
  input sig_strm_tstrb;
  input [0:0]\sig_byte_cntr_reg[2] ;
  input \sig_byte_cntr_reg[3] ;
  input [1:0]sig_clr_dbc_reg_reg_0;
  input [1:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ;
  input \sig_byte_cntr_reg[0]_0 ;
  input sig_csm_pop_child_cmd;
  input [1:0]\sig_xfer_len_reg_reg[0] ;

  wire [1:0]D;
  wire [0:0]E;
  wire \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0] ;
  wire \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1] ;
  wire [1:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ;
  wire \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1] ;
  wire \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0 ;
  wire \INCLUDE_PACKING.lsig_first_dbeat_reg ;
  wire \INCLUDE_PACKING.lsig_first_dbeat_reg_0 ;
  wire \INCLUDE_PACKING.lsig_packer_full_reg ;
  wire \INCLUDE_PACKING.lsig_packer_full_reg_0 ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [8:0]din;
  wire [8:0]dout;
  wire empty;
  wire full;
  wire [4:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ;
  wire [6:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  wire \gwdc.wr_data_count_i_reg[4] ;
  wire lsig_first_dbeat;
  wire lsig_packer_full;
  wire m_axi_s2mm_aclk;
  wire rd_en;
  wire \sig_byte_cntr_reg[0] ;
  wire \sig_byte_cntr_reg[0]_0 ;
  wire [0:0]\sig_byte_cntr_reg[2] ;
  wire \sig_byte_cntr_reg[3] ;
  wire sig_child_qual_first_of_2;
  wire sig_child_qual_first_of_2_reg;
  wire [0:0]sig_clr_dbc_reg_reg;
  wire [1:0]sig_clr_dbc_reg_reg_0;
  wire sig_clr_dbeat_cntr0_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_csm_pop_child_cmd;
  wire sig_dre2ibtt_tlast;
  wire sig_stream_rst;
  wire sig_strm_tstrb;
  wire [1:0]\sig_xfer_len_reg_reg[0] ;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg__parameterized0 \NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO 
       (.D(D),
        .\GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0] (\GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0] ),
        .\GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1] (\GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1] ),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] (\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ),
        .\INCLUDE_PACKING.lsig_0ffset_cntr_reg[1] (\INCLUDE_PACKING.lsig_0ffset_cntr_reg[1] ),
        .\INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0 (\INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0 ),
        .\INCLUDE_PACKING.lsig_first_dbeat_reg (\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .\INCLUDE_PACKING.lsig_first_dbeat_reg_0 (\INCLUDE_PACKING.lsig_first_dbeat_reg_0 ),
        .\INCLUDE_PACKING.lsig_packer_full_reg (\INCLUDE_PACKING.lsig_packer_full_reg ),
        .\INCLUDE_PACKING.lsig_packer_full_reg_0 (\INCLUDE_PACKING.lsig_packer_full_reg_0 ),
        .Q(Q),
        .SR(SR),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ),
        .\gwdc.wr_data_count_i_reg[4] (\gwdc.wr_data_count_i_reg[4] ),
        .lsig_first_dbeat(lsig_first_dbeat),
        .lsig_packer_full(lsig_packer_full),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .rd_en(rd_en),
        .\sig_byte_cntr_reg[0] (\sig_byte_cntr_reg[0] ),
        .\sig_byte_cntr_reg[0]_0 (\sig_byte_cntr_reg[0]_0 ),
        .\sig_byte_cntr_reg[2] (\sig_byte_cntr_reg[2] ),
        .\sig_byte_cntr_reg[3] (\sig_byte_cntr_reg[3] ),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_child_qual_first_of_2_reg(sig_child_qual_first_of_2_reg),
        .sig_clr_dbc_reg_reg(sig_clr_dbc_reg_reg),
        .sig_clr_dbc_reg_reg_0(sig_clr_dbc_reg_reg_0),
        .sig_clr_dbeat_cntr0_out(sig_clr_dbeat_cntr0_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_dre2ibtt_tlast(sig_dre2ibtt_tlast),
        .sig_m_valid_out_reg(E),
        .sig_stream_rst(sig_stream_rst),
        .sig_strm_tstrb(sig_strm_tstrb),
        .\sig_xfer_len_reg_reg[0] (\sig_xfer_len_reg_reg[0] ),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "axi_datamover_sfifo_autord" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord__parameterized1
   (full,
    dout,
    empty,
    E,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ,
    \gen_wr_a.gen_word_narrow.mem_reg ,
    D,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    din,
    rd_en,
    lsig_packer_full,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ,
    \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0] ,
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] ,
    \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0] ,
    sig_eop_halt_xfer,
    \sig_strb_reg_out[0]_i_3__0 ,
    \sig_strb_reg_out[0]_i_3__0_0 ,
    out,
    Q);
  output full;
  output [37:0]dout;
  output empty;
  output [0:0]E;
  output [0:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output [0:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  output [0:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ;
  output [2:0]\gen_wr_a.gen_word_narrow.mem_reg ;
  output [2:0]D;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [37:0]din;
  input rd_en;
  input lsig_packer_full;
  input \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ;
  input \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0] ;
  input \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] ;
  input \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0] ;
  input sig_eop_halt_xfer;
  input [0:0]\sig_strb_reg_out[0]_i_3__0 ;
  input \sig_strb_reg_out[0]_i_3__0_0 ;
  input out;
  input [2:0]Q;

  wire [2:0]D;
  wire [0:0]E;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0] ;
  wire [2:0]Q;
  wire [37:0]din;
  wire [37:0]dout;
  wire empty;
  wire full;
  wire [0:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire [0:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  wire [0:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ;
  wire [2:0]\gen_wr_a.gen_word_narrow.mem_reg ;
  wire lsig_packer_full;
  wire m_axi_s2mm_aclk;
  wire out;
  wire rd_en;
  wire sig_eop_halt_xfer;
  wire [0:0]\sig_strb_reg_out[0]_i_3__0 ;
  wire \sig_strb_reg_out[0]_i_3__0_0 ;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg__parameterized1 \BLK_MEM.I_SYNC_FIFOGEN_FIFO 
       (.D(D),
        .E(E),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] (\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ),
        .\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] (\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] ),
        .\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0] (\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0] ),
        .\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0] (\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0] ),
        .Q(Q),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ),
        .\gen_wr_a.gen_word_narrow.mem_reg (\gen_wr_a.gen_word_narrow.mem_reg ),
        .lsig_packer_full(lsig_packer_full),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .rd_en(rd_en),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .\sig_strb_reg_out[0]_i_3__0 (\sig_strb_reg_out[0]_i_3__0 ),
        .\sig_strb_reg_out[0]_i_3__0_0 (\sig_strb_reg_out[0]_i_3__0_0 ),
        .sig_stream_rst(sig_stream_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid2mm_buf
   (out,
    sig_s_ready_out_reg_0,
    m_axi_s2mm_wvalid,
    sig_last_skid_reg,
    m_axi_s2mm_wlast,
    sig_s_ready_out_reg_1,
    m_axi_s2mm_wdata,
    Q,
    m_axi_s2mm_wstrb,
    sig_stream_rst,
    sig_data2skid_wlast,
    m_axi_s2mm_aclk,
    sig_last_skid_mux_out,
    sig_m_valid_dup_reg_0,
    m_axi_s2mm_wready,
    sig_m_valid_dup_reg_1,
    sig_reset_reg,
    D,
    \sig_strb_skid_reg_reg[3]_0 ,
    \sig_strb_reg_out_reg[3]_0 );
  output out;
  output sig_s_ready_out_reg_0;
  output m_axi_s2mm_wvalid;
  output sig_last_skid_reg;
  output m_axi_s2mm_wlast;
  output sig_s_ready_out_reg_1;
  output [31:0]m_axi_s2mm_wdata;
  output [3:0]Q;
  output [3:0]m_axi_s2mm_wstrb;
  input sig_stream_rst;
  input sig_data2skid_wlast;
  input m_axi_s2mm_aclk;
  input sig_last_skid_mux_out;
  input sig_m_valid_dup_reg_0;
  input m_axi_s2mm_wready;
  input sig_m_valid_dup_reg_1;
  input sig_reset_reg;
  input [31:0]D;
  input [3:0]\sig_strb_skid_reg_reg[3]_0 ;
  input [3:0]\sig_strb_reg_out_reg[3]_0 ;

  wire [31:0]D;
  wire [3:0]Q;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [3:0]m_axi_s2mm_wstrb;
  wire sig_data2skid_wlast;
  wire \sig_data_reg_out[0]_i_1__2_n_0 ;
  wire \sig_data_reg_out[10]_i_1__1_n_0 ;
  wire \sig_data_reg_out[11]_i_1__1_n_0 ;
  wire \sig_data_reg_out[12]_i_1__1_n_0 ;
  wire \sig_data_reg_out[13]_i_1__1_n_0 ;
  wire \sig_data_reg_out[14]_i_1__1_n_0 ;
  wire \sig_data_reg_out[15]_i_1__1_n_0 ;
  wire \sig_data_reg_out[16]_i_1__1_n_0 ;
  wire \sig_data_reg_out[17]_i_1__1_n_0 ;
  wire \sig_data_reg_out[18]_i_1__1_n_0 ;
  wire \sig_data_reg_out[19]_i_1__1_n_0 ;
  wire \sig_data_reg_out[1]_i_1__2_n_0 ;
  wire \sig_data_reg_out[20]_i_1__1_n_0 ;
  wire \sig_data_reg_out[21]_i_1__1_n_0 ;
  wire \sig_data_reg_out[22]_i_1__1_n_0 ;
  wire \sig_data_reg_out[23]_i_1__1_n_0 ;
  wire \sig_data_reg_out[24]_i_1__1_n_0 ;
  wire \sig_data_reg_out[25]_i_1__1_n_0 ;
  wire \sig_data_reg_out[26]_i_1__1_n_0 ;
  wire \sig_data_reg_out[27]_i_1__1_n_0 ;
  wire \sig_data_reg_out[28]_i_1__1_n_0 ;
  wire \sig_data_reg_out[29]_i_1__1_n_0 ;
  wire \sig_data_reg_out[2]_i_1__2_n_0 ;
  wire \sig_data_reg_out[30]_i_1__1_n_0 ;
  wire \sig_data_reg_out[31]_i_2__0_n_0 ;
  wire \sig_data_reg_out[3]_i_1__2_n_0 ;
  wire \sig_data_reg_out[4]_i_1__2_n_0 ;
  wire \sig_data_reg_out[5]_i_1__2_n_0 ;
  wire \sig_data_reg_out[6]_i_1__2_n_0 ;
  wire \sig_data_reg_out[7]_i_1__2_n_0 ;
  wire \sig_data_reg_out[8]_i_1__1_n_0 ;
  wire \sig_data_reg_out[9]_i_1__1_n_0 ;
  wire sig_data_reg_out_en;
  wire \sig_data_skid_reg_reg_n_0_[0] ;
  wire \sig_data_skid_reg_reg_n_0_[10] ;
  wire \sig_data_skid_reg_reg_n_0_[11] ;
  wire \sig_data_skid_reg_reg_n_0_[12] ;
  wire \sig_data_skid_reg_reg_n_0_[13] ;
  wire \sig_data_skid_reg_reg_n_0_[14] ;
  wire \sig_data_skid_reg_reg_n_0_[15] ;
  wire \sig_data_skid_reg_reg_n_0_[16] ;
  wire \sig_data_skid_reg_reg_n_0_[17] ;
  wire \sig_data_skid_reg_reg_n_0_[18] ;
  wire \sig_data_skid_reg_reg_n_0_[19] ;
  wire \sig_data_skid_reg_reg_n_0_[1] ;
  wire \sig_data_skid_reg_reg_n_0_[20] ;
  wire \sig_data_skid_reg_reg_n_0_[21] ;
  wire \sig_data_skid_reg_reg_n_0_[22] ;
  wire \sig_data_skid_reg_reg_n_0_[23] ;
  wire \sig_data_skid_reg_reg_n_0_[24] ;
  wire \sig_data_skid_reg_reg_n_0_[25] ;
  wire \sig_data_skid_reg_reg_n_0_[26] ;
  wire \sig_data_skid_reg_reg_n_0_[27] ;
  wire \sig_data_skid_reg_reg_n_0_[28] ;
  wire \sig_data_skid_reg_reg_n_0_[29] ;
  wire \sig_data_skid_reg_reg_n_0_[2] ;
  wire \sig_data_skid_reg_reg_n_0_[30] ;
  wire \sig_data_skid_reg_reg_n_0_[31] ;
  wire \sig_data_skid_reg_reg_n_0_[3] ;
  wire \sig_data_skid_reg_reg_n_0_[4] ;
  wire \sig_data_skid_reg_reg_n_0_[5] ;
  wire \sig_data_skid_reg_reg_n_0_[6] ;
  wire \sig_data_skid_reg_reg_n_0_[7] ;
  wire \sig_data_skid_reg_reg_n_0_[8] ;
  wire \sig_data_skid_reg_reg_n_0_[9] ;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1__2_n_0;
  wire sig_m_valid_dup_reg_0;
  wire sig_m_valid_dup_reg_1;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_reset_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1__3_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire sig_s_ready_out_reg_1;
  wire [3:0]\sig_strb_reg_out_reg[3]_0 ;
  wire [3:0]\sig_strb_skid_reg_reg[3]_0 ;
  wire sig_stream_rst;

  assign m_axi_s2mm_wvalid = sig_m_valid_out;
  assign out = sig_s_ready_dup;
  assign sig_s_ready_out_reg_0 = sig_s_ready_out;
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[0]_i_1__2 
       (.I0(D[0]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[0] ),
        .O(\sig_data_reg_out[0]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[10]_i_1__1 
       (.I0(D[10]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[10] ),
        .O(\sig_data_reg_out[10]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[11]_i_1__1 
       (.I0(D[11]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[11] ),
        .O(\sig_data_reg_out[11]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[12]_i_1__1 
       (.I0(D[12]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[12] ),
        .O(\sig_data_reg_out[12]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[13]_i_1__1 
       (.I0(D[13]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[13] ),
        .O(\sig_data_reg_out[13]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[14]_i_1__1 
       (.I0(D[14]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[14] ),
        .O(\sig_data_reg_out[14]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[15]_i_1__1 
       (.I0(D[15]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[15] ),
        .O(\sig_data_reg_out[15]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[16]_i_1__1 
       (.I0(D[16]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[16] ),
        .O(\sig_data_reg_out[16]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[17]_i_1__1 
       (.I0(D[17]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[17] ),
        .O(\sig_data_reg_out[17]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[18]_i_1__1 
       (.I0(D[18]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[18] ),
        .O(\sig_data_reg_out[18]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[19]_i_1__1 
       (.I0(D[19]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[19] ),
        .O(\sig_data_reg_out[19]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[1]_i_1__2 
       (.I0(D[1]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[1] ),
        .O(\sig_data_reg_out[1]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[20]_i_1__1 
       (.I0(D[20]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[20] ),
        .O(\sig_data_reg_out[20]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[21]_i_1__1 
       (.I0(D[21]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[21] ),
        .O(\sig_data_reg_out[21]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[22]_i_1__1 
       (.I0(D[22]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[22] ),
        .O(\sig_data_reg_out[22]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[23]_i_1__1 
       (.I0(D[23]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[23] ),
        .O(\sig_data_reg_out[23]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[24]_i_1__1 
       (.I0(D[24]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[24] ),
        .O(\sig_data_reg_out[24]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[25]_i_1__1 
       (.I0(D[25]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[25] ),
        .O(\sig_data_reg_out[25]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[26]_i_1__1 
       (.I0(D[26]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[26] ),
        .O(\sig_data_reg_out[26]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[27]_i_1__1 
       (.I0(D[27]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[27] ),
        .O(\sig_data_reg_out[27]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[28]_i_1__1 
       (.I0(D[28]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[28] ),
        .O(\sig_data_reg_out[28]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[29]_i_1__1 
       (.I0(D[29]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[29] ),
        .O(\sig_data_reg_out[29]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[2]_i_1__2 
       (.I0(D[2]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[2] ),
        .O(\sig_data_reg_out[2]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[30]_i_1__1 
       (.I0(D[30]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[30] ),
        .O(\sig_data_reg_out[30]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_data_reg_out[31]_i_1__0 
       (.I0(m_axi_s2mm_wready),
        .I1(sig_m_valid_dup),
        .O(sig_data_reg_out_en));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[31]_i_2__0 
       (.I0(D[31]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[31] ),
        .O(\sig_data_reg_out[31]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[3]_i_1__2 
       (.I0(D[3]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[3] ),
        .O(\sig_data_reg_out[3]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[4]_i_1__2 
       (.I0(D[4]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[4] ),
        .O(\sig_data_reg_out[4]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[5]_i_1__2 
       (.I0(D[5]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[5] ),
        .O(\sig_data_reg_out[5]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[6]_i_1__2 
       (.I0(D[6]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[6] ),
        .O(\sig_data_reg_out[6]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[7]_i_1__2 
       (.I0(D[7]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[7] ),
        .O(\sig_data_reg_out[7]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[8]_i_1__1 
       (.I0(D[8]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[8] ),
        .O(\sig_data_reg_out[8]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[9]_i_1__1 
       (.I0(D[9]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[9] ),
        .O(\sig_data_reg_out[9]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[0]_i_1__2_n_0 ),
        .Q(m_axi_s2mm_wdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[10]_i_1__1_n_0 ),
        .Q(m_axi_s2mm_wdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[11]_i_1__1_n_0 ),
        .Q(m_axi_s2mm_wdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[12]_i_1__1_n_0 ),
        .Q(m_axi_s2mm_wdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[13]_i_1__1_n_0 ),
        .Q(m_axi_s2mm_wdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[14]_i_1__1_n_0 ),
        .Q(m_axi_s2mm_wdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[15]_i_1__1_n_0 ),
        .Q(m_axi_s2mm_wdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[16]_i_1__1_n_0 ),
        .Q(m_axi_s2mm_wdata[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[17]_i_1__1_n_0 ),
        .Q(m_axi_s2mm_wdata[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[18]_i_1__1_n_0 ),
        .Q(m_axi_s2mm_wdata[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[19]_i_1__1_n_0 ),
        .Q(m_axi_s2mm_wdata[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[1]_i_1__2_n_0 ),
        .Q(m_axi_s2mm_wdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[20]_i_1__1_n_0 ),
        .Q(m_axi_s2mm_wdata[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[21]_i_1__1_n_0 ),
        .Q(m_axi_s2mm_wdata[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[22]_i_1__1_n_0 ),
        .Q(m_axi_s2mm_wdata[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[23]_i_1__1_n_0 ),
        .Q(m_axi_s2mm_wdata[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[24]_i_1__1_n_0 ),
        .Q(m_axi_s2mm_wdata[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[25]_i_1__1_n_0 ),
        .Q(m_axi_s2mm_wdata[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[26]_i_1__1_n_0 ),
        .Q(m_axi_s2mm_wdata[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[27]_i_1__1_n_0 ),
        .Q(m_axi_s2mm_wdata[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[28]_i_1__1_n_0 ),
        .Q(m_axi_s2mm_wdata[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[29]_i_1__1_n_0 ),
        .Q(m_axi_s2mm_wdata[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[2]_i_1__2_n_0 ),
        .Q(m_axi_s2mm_wdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[30]_i_1__1_n_0 ),
        .Q(m_axi_s2mm_wdata[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[31]_i_2__0_n_0 ),
        .Q(m_axi_s2mm_wdata[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[3]_i_1__2_n_0 ),
        .Q(m_axi_s2mm_wdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[4]_i_1__2_n_0 ),
        .Q(m_axi_s2mm_wdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[5]_i_1__2_n_0 ),
        .Q(m_axi_s2mm_wdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[6]_i_1__2_n_0 ),
        .Q(m_axi_s2mm_wdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[7]_i_1__2_n_0 ),
        .Q(m_axi_s2mm_wdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[8]_i_1__1_n_0 ),
        .Q(m_axi_s2mm_wdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[9]_i_1__1_n_0 ),
        .Q(m_axi_s2mm_wdata[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[0]),
        .Q(\sig_data_skid_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[10]),
        .Q(\sig_data_skid_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[11]),
        .Q(\sig_data_skid_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[12]),
        .Q(\sig_data_skid_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[13]),
        .Q(\sig_data_skid_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[14]),
        .Q(\sig_data_skid_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[15]),
        .Q(\sig_data_skid_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[16]),
        .Q(\sig_data_skid_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[17]),
        .Q(\sig_data_skid_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[18]),
        .Q(\sig_data_skid_reg_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[19]),
        .Q(\sig_data_skid_reg_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[1]),
        .Q(\sig_data_skid_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[20]),
        .Q(\sig_data_skid_reg_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[21]),
        .Q(\sig_data_skid_reg_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[22]),
        .Q(\sig_data_skid_reg_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[23]),
        .Q(\sig_data_skid_reg_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[24]),
        .Q(\sig_data_skid_reg_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[25]),
        .Q(\sig_data_skid_reg_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[26]),
        .Q(\sig_data_skid_reg_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[27]),
        .Q(\sig_data_skid_reg_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[28]),
        .Q(\sig_data_skid_reg_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[29]),
        .Q(\sig_data_skid_reg_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[2]),
        .Q(\sig_data_skid_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[30]),
        .Q(\sig_data_skid_reg_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[31]),
        .Q(\sig_data_skid_reg_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[3]),
        .Q(\sig_data_skid_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[4]),
        .Q(\sig_data_skid_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[5]),
        .Q(\sig_data_skid_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[6]),
        .Q(\sig_data_skid_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[7]),
        .Q(\sig_data_skid_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[8]),
        .Q(\sig_data_skid_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[9]),
        .Q(\sig_data_skid_reg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_last_skid_mux_out),
        .Q(m_axi_s2mm_wlast),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data2skid_wlast),
        .Q(sig_last_skid_reg),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'h70FF)) 
    sig_m_valid_dup_i_1__2
       (.I0(m_axi_s2mm_wready),
        .I1(sig_s_ready_dup),
        .I2(sig_m_valid_dup),
        .I3(sig_m_valid_dup_reg_1),
        .O(sig_m_valid_dup_i_1__2_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__2_n_0),
        .Q(sig_m_valid_dup),
        .R(sig_m_valid_dup_reg_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__2_n_0),
        .Q(sig_m_valid_out),
        .R(sig_m_valid_dup_reg_0));
  LUT2 #(
    .INIT(4'h2)) 
    sig_next_calc_error_reg_i_3
       (.I0(sig_s_ready_out),
        .I1(sig_m_valid_dup_reg_1),
        .O(sig_s_ready_out_reg_1));
  LUT5 #(
    .INIT(32'hFEFEEEFE)) 
    sig_s_ready_dup_i_1__3
       (.I0(m_axi_s2mm_wready),
        .I1(sig_reset_reg),
        .I2(sig_s_ready_dup),
        .I3(sig_m_valid_dup),
        .I4(sig_m_valid_dup_reg_1),
        .O(sig_s_ready_dup_i_1__3_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__3_n_0),
        .Q(sig_s_ready_dup),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__3_n_0),
        .Q(sig_s_ready_out),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[3]_0 [0]),
        .Q(m_axi_s2mm_wstrb[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[3]_0 [1]),
        .Q(m_axi_s2mm_wstrb[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[3]_0 [2]),
        .Q(m_axi_s2mm_wstrb[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[3]_0 [3]),
        .Q(m_axi_s2mm_wstrb[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[3]_0 [0]),
        .Q(Q[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[3]_0 [1]),
        .Q(Q[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[3]_0 [2]),
        .Q(Q[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[3]_0 [3]),
        .Q(Q[3]),
        .R(sig_stream_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid_buf
   (out,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tlast,
    sig_sstrb_stop_mask,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axi_mm2s_aclk,
    sig_mmap_rst,
    sig_slast_with_stop,
    \sig_sstrb_stop_mask_reg[3]_0 ,
    sig_halt_reg_dly2,
    sig_halt_reg_dly3,
    m_axis_mm2s_tready,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    lsig_cmd_loaded,
    empty,
    sig_mmap_reset_reg,
    sig_m_valid_out_reg_0,
    D,
    \sig_data_skid_reg_reg[31]_0 );
  output out;
  output m_axis_mm2s_tvalid;
  output m_axis_mm2s_tlast;
  output [0:0]sig_sstrb_stop_mask;
  output [31:0]m_axis_mm2s_tdata;
  output [3:0]m_axis_mm2s_tkeep;
  input m_axi_mm2s_aclk;
  input sig_mmap_rst;
  input sig_slast_with_stop;
  input \sig_sstrb_stop_mask_reg[3]_0 ;
  input sig_halt_reg_dly2;
  input sig_halt_reg_dly3;
  input m_axis_mm2s_tready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input lsig_cmd_loaded;
  input empty;
  input sig_mmap_reset_reg;
  input sig_m_valid_out_reg_0;
  input [3:0]D;
  input [31:0]\sig_data_skid_reg_reg[31]_0 ;

  wire [3:0]D;
  wire empty;
  wire lsig_cmd_loaded;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axis_mm2s_tdata;
  wire [3:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data_reg_out0;
  wire sig_data_reg_out_en;
  wire [31:0]sig_data_skid_mux_out;
  wire [31:0]sig_data_skid_reg;
  wire [31:0]\sig_data_skid_reg_reg[31]_0 ;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1_n_0;
  wire sig_m_valid_dup_i_2_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_m_valid_out_reg_0;
  wire sig_mmap_reset_reg;
  wire sig_mmap_rst;
  wire sig_mvalid_stop;
  wire sig_mvalid_stop_reg_i_1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1_n_0;
  wire sig_s_ready_dup_i_2_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire sig_slast_with_stop;
  wire [0:0]sig_sstrb_stop_mask;
  wire \sig_sstrb_stop_mask_reg[3]_0 ;
  wire [3:0]sig_strb_skid_mux_out;
  wire [3:0]sig_strb_skid_reg;

  assign m_axis_mm2s_tvalid = sig_m_valid_out;
  assign out = sig_s_ready_out;
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[0]_i_1 
       (.I0(\sig_data_skid_reg_reg[31]_0 [0]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[0]),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[10]_i_1 
       (.I0(\sig_data_skid_reg_reg[31]_0 [10]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[10]),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[11]_i_1 
       (.I0(\sig_data_skid_reg_reg[31]_0 [11]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[11]),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[12]_i_1 
       (.I0(\sig_data_skid_reg_reg[31]_0 [12]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[12]),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[13]_i_1 
       (.I0(\sig_data_skid_reg_reg[31]_0 [13]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[13]),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[14]_i_1 
       (.I0(\sig_data_skid_reg_reg[31]_0 [14]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[14]),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[15]_i_1 
       (.I0(\sig_data_skid_reg_reg[31]_0 [15]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[15]),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[16]_i_1 
       (.I0(\sig_data_skid_reg_reg[31]_0 [16]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[16]),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[17]_i_1 
       (.I0(\sig_data_skid_reg_reg[31]_0 [17]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[17]),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[18]_i_1 
       (.I0(\sig_data_skid_reg_reg[31]_0 [18]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[18]),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[19]_i_1 
       (.I0(\sig_data_skid_reg_reg[31]_0 [19]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[19]),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[1]_i_1 
       (.I0(\sig_data_skid_reg_reg[31]_0 [1]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[1]),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[20]_i_1 
       (.I0(\sig_data_skid_reg_reg[31]_0 [20]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[20]),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[21]_i_1 
       (.I0(\sig_data_skid_reg_reg[31]_0 [21]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[21]),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[22]_i_1 
       (.I0(\sig_data_skid_reg_reg[31]_0 [22]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[22]),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[23]_i_1 
       (.I0(\sig_data_skid_reg_reg[31]_0 [23]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[23]),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[24]_i_1 
       (.I0(\sig_data_skid_reg_reg[31]_0 [24]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[24]),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[25]_i_1 
       (.I0(\sig_data_skid_reg_reg[31]_0 [25]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[25]),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[26]_i_1 
       (.I0(\sig_data_skid_reg_reg[31]_0 [26]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[26]),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[27]_i_1 
       (.I0(\sig_data_skid_reg_reg[31]_0 [27]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[27]),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[28]_i_1 
       (.I0(\sig_data_skid_reg_reg[31]_0 [28]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[28]),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[29]_i_1 
       (.I0(\sig_data_skid_reg_reg[31]_0 [29]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[29]),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[2]_i_1 
       (.I0(\sig_data_skid_reg_reg[31]_0 [2]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[2]),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[30]_i_1 
       (.I0(\sig_data_skid_reg_reg[31]_0 [30]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[30]),
        .O(sig_data_skid_mux_out[30]));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_data_reg_out[31]_i_1 
       (.I0(sig_mvalid_stop),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_data_reg_out0));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_data_reg_out[31]_i_2 
       (.I0(m_axis_mm2s_tready),
        .I1(sig_m_valid_dup),
        .O(sig_data_reg_out_en));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[31]_i_3 
       (.I0(\sig_data_skid_reg_reg[31]_0 [31]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[31]),
        .O(sig_data_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[3]_i_1 
       (.I0(\sig_data_skid_reg_reg[31]_0 [3]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[3]),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[4]_i_1 
       (.I0(\sig_data_skid_reg_reg[31]_0 [4]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[4]),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[5]_i_1 
       (.I0(\sig_data_skid_reg_reg[31]_0 [5]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[5]),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[6]_i_1 
       (.I0(\sig_data_skid_reg_reg[31]_0 [6]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[6]),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[7]_i_1 
       (.I0(\sig_data_skid_reg_reg[31]_0 [7]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[7]),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[8]_i_1 
       (.I0(\sig_data_skid_reg_reg[31]_0 [8]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[8]),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[9]_i_1 
       (.I0(\sig_data_skid_reg_reg[31]_0 [9]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[9]),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[0]),
        .Q(m_axis_mm2s_tdata[0]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[10]),
        .Q(m_axis_mm2s_tdata[10]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[11]),
        .Q(m_axis_mm2s_tdata[11]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[12]),
        .Q(m_axis_mm2s_tdata[12]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[13]),
        .Q(m_axis_mm2s_tdata[13]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[14]),
        .Q(m_axis_mm2s_tdata[14]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[15]),
        .Q(m_axis_mm2s_tdata[15]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[16]),
        .Q(m_axis_mm2s_tdata[16]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[17]),
        .Q(m_axis_mm2s_tdata[17]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[18]),
        .Q(m_axis_mm2s_tdata[18]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[19]),
        .Q(m_axis_mm2s_tdata[19]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[1]),
        .Q(m_axis_mm2s_tdata[1]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[20]),
        .Q(m_axis_mm2s_tdata[20]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[21]),
        .Q(m_axis_mm2s_tdata[21]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[22]),
        .Q(m_axis_mm2s_tdata[22]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[23]),
        .Q(m_axis_mm2s_tdata[23]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[24]),
        .Q(m_axis_mm2s_tdata[24]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[25]),
        .Q(m_axis_mm2s_tdata[25]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[26]),
        .Q(m_axis_mm2s_tdata[26]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[27]),
        .Q(m_axis_mm2s_tdata[27]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[28]),
        .Q(m_axis_mm2s_tdata[28]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[29]),
        .Q(m_axis_mm2s_tdata[29]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[2]),
        .Q(m_axis_mm2s_tdata[2]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[30]),
        .Q(m_axis_mm2s_tdata[30]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[31]),
        .Q(m_axis_mm2s_tdata[31]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[3]),
        .Q(m_axis_mm2s_tdata[3]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[4]),
        .Q(m_axis_mm2s_tdata[4]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[5]),
        .Q(m_axis_mm2s_tdata[5]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[6]),
        .Q(m_axis_mm2s_tdata[6]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[7]),
        .Q(m_axis_mm2s_tdata[7]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[8]),
        .Q(m_axis_mm2s_tdata[8]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[9]),
        .Q(m_axis_mm2s_tdata[9]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [0]),
        .Q(sig_data_skid_reg[0]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [10]),
        .Q(sig_data_skid_reg[10]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [11]),
        .Q(sig_data_skid_reg[11]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [12]),
        .Q(sig_data_skid_reg[12]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [13]),
        .Q(sig_data_skid_reg[13]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [14]),
        .Q(sig_data_skid_reg[14]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [15]),
        .Q(sig_data_skid_reg[15]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [16]),
        .Q(sig_data_skid_reg[16]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [17]),
        .Q(sig_data_skid_reg[17]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [18]),
        .Q(sig_data_skid_reg[18]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [19]),
        .Q(sig_data_skid_reg[19]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [1]),
        .Q(sig_data_skid_reg[1]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [20]),
        .Q(sig_data_skid_reg[20]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [21]),
        .Q(sig_data_skid_reg[21]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [22]),
        .Q(sig_data_skid_reg[22]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [23]),
        .Q(sig_data_skid_reg[23]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [24]),
        .Q(sig_data_skid_reg[24]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [25]),
        .Q(sig_data_skid_reg[25]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [26]),
        .Q(sig_data_skid_reg[26]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [27]),
        .Q(sig_data_skid_reg[27]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [28]),
        .Q(sig_data_skid_reg[28]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [29]),
        .Q(sig_data_skid_reg[29]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [2]),
        .Q(sig_data_skid_reg[2]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [30]),
        .Q(sig_data_skid_reg[30]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [31]),
        .Q(sig_data_skid_reg[31]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [3]),
        .Q(sig_data_skid_reg[3]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [4]),
        .Q(sig_data_skid_reg[4]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [5]),
        .Q(sig_data_skid_reg[5]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [6]),
        .Q(sig_data_skid_reg[6]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [7]),
        .Q(sig_data_skid_reg[7]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [8]),
        .Q(sig_data_skid_reg[8]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [9]),
        .Q(sig_data_skid_reg[9]),
        .R(sig_mmap_rst));
  LUT3 #(
    .INIT(8'hB8)) 
    sig_last_reg_out_i_1
       (.I0(sig_slast_with_stop),
        .I1(sig_s_ready_dup),
        .I2(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_last_skid_mux_out),
        .Q(m_axis_mm2s_tlast),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_slast_with_stop),
        .Q(sig_last_skid_reg),
        .R(sig_mmap_rst));
  LUT6 #(
    .INIT(64'h0000A2AAAA00AAAA)) 
    sig_m_valid_dup_i_1
       (.I0(sig_m_valid_dup_i_2_n_0),
        .I1(sig_halt_reg_dly2),
        .I2(sig_halt_reg_dly3),
        .I3(sig_m_valid_dup),
        .I4(sig_sstrb_stop_mask),
        .I5(m_axis_mm2s_tready),
        .O(sig_m_valid_dup_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000002AFF)) 
    sig_m_valid_dup_i_2
       (.I0(sig_m_valid_dup),
        .I1(sig_s_ready_dup),
        .I2(m_axis_mm2s_tready),
        .I3(sig_m_valid_out_reg_0),
        .I4(sig_data_reg_out0),
        .I5(sig_mmap_reset_reg),
        .O(sig_m_valid_dup_i_2_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF200F00)) 
    sig_mvalid_stop_reg_i_1
       (.I0(sig_halt_reg_dly2),
        .I1(sig_halt_reg_dly3),
        .I2(sig_m_valid_dup),
        .I3(sig_sstrb_stop_mask),
        .I4(m_axis_mm2s_tready),
        .I5(sig_mvalid_stop),
        .O(sig_mvalid_stop_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_mvalid_stop_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_mvalid_stop_reg_i_1_n_0),
        .Q(sig_mvalid_stop),
        .R(sig_mmap_rst));
  LUT5 #(
    .INIT(32'h20200020)) 
    sig_s_ready_dup_i_1
       (.I0(sig_s_ready_dup_i_2_n_0),
        .I1(sig_sstrb_stop_mask),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_halt_reg_dly2),
        .I4(sig_halt_reg_dly3),
        .O(sig_s_ready_dup_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF700)) 
    sig_s_ready_dup_i_2
       (.I0(sig_m_valid_dup),
        .I1(lsig_cmd_loaded),
        .I2(empty),
        .I3(sig_s_ready_dup),
        .I4(m_axis_mm2s_tready),
        .I5(sig_mmap_reset_reg),
        .O(sig_s_ready_dup_i_2_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1_n_0),
        .Q(sig_s_ready_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1_n_0),
        .Q(sig_s_ready_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sstrb_stop_mask_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_sstrb_stop_mask_reg[3]_0 ),
        .Q(sig_sstrb_stop_mask),
        .R(sig_mmap_rst));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[0]_i_1 
       (.I0(D[0]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[0]),
        .O(sig_strb_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[1]_i_1 
       (.I0(D[1]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[1]),
        .O(sig_strb_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[2]_i_1 
       (.I0(D[2]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[2]),
        .O(sig_strb_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[3]_i_1 
       (.I0(D[3]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[3]),
        .O(sig_strb_skid_mux_out[3]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[0]),
        .Q(m_axis_mm2s_tkeep[0]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[1]),
        .Q(m_axis_mm2s_tkeep[1]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[2]),
        .Q(m_axis_mm2s_tkeep[2]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[3]),
        .Q(m_axis_mm2s_tkeep[3]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[0]),
        .Q(sig_strb_skid_reg[0]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[1]),
        .Q(sig_strb_skid_reg[1]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[2]),
        .Q(sig_strb_skid_reg[2]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[3]),
        .Q(sig_strb_skid_reg[3]),
        .R(sig_mmap_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_skid_buf" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid_buf__parameterized0
   (out,
    s_axis_s2mm_tready,
    sig_m_valid_out_reg_0,
    skid2dre_wstrb,
    skid2dre_wlast,
    sig_sstrb_stop_mask,
    Q,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    E,
    sig_sready_stop_reg_reg_0,
    sig_halt_reg_dly2,
    sig_halt_reg_dly3,
    sig_mvalid_stop_reg_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_reset_reg,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tlast,
    s_axis_s2mm_tdata);
  output out;
  output s_axis_s2mm_tready;
  output sig_m_valid_out_reg_0;
  output skid2dre_wstrb;
  output skid2dre_wlast;
  output sig_sstrb_stop_mask;
  output [7:0]Q;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input [0:0]E;
  input sig_sready_stop_reg_reg_0;
  input sig_halt_reg_dly2;
  input sig_halt_reg_dly3;
  input sig_mvalid_stop_reg_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_reset_reg;
  input s_axis_s2mm_tvalid;
  input [0:0]s_axis_s2mm_tkeep;
  input s_axis_s2mm_tlast;
  input [7:0]s_axis_s2mm_tdata;

  wire [0:0]E;
  wire [7:0]Q;
  wire m_axi_s2mm_aclk;
  wire [7:0]s_axis_s2mm_tdata;
  wire [0:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tvalid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data_reg_out0;
  wire [7:0]sig_data_skid_mux_out;
  wire [7:0]sig_data_skid_reg;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1__0_n_0;
  wire sig_m_valid_dup_i_2__0_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_mvalid_stop;
  wire sig_mvalid_stop_reg_i_1__0_n_0;
  wire sig_mvalid_stop_reg_reg_0;
  wire sig_mvalid_stop_set;
  wire sig_reset_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1__0_n_0;
  wire sig_s_ready_dup_i_2__1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire sig_slast_with_stop;
  wire sig_sready_stop_reg_reg_0;
  wire sig_sstrb_stop_mask;
  wire sig_sstrb_with_stop;
  wire sig_strb_skid_mux_out;
  wire sig_strb_skid_reg;
  wire sig_stream_rst;
  wire skid2dre_wlast;
  wire skid2dre_wstrb;

  assign out = sig_m_valid_dup;
  assign s_axis_s2mm_tready = sig_s_ready_out;
  assign sig_m_valid_out_reg_0 = sig_m_valid_out;
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[0]_i_1__1 
       (.I0(s_axis_s2mm_tdata[0]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[0]),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[1]_i_1__1 
       (.I0(s_axis_s2mm_tdata[1]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[1]),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[2]_i_1__1 
       (.I0(s_axis_s2mm_tdata[2]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[2]),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[3]_i_1__1 
       (.I0(s_axis_s2mm_tdata[3]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[3]),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[4]_i_1__1 
       (.I0(s_axis_s2mm_tdata[4]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[4]),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[5]_i_1__1 
       (.I0(s_axis_s2mm_tdata[5]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[5]),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[6]_i_1__1 
       (.I0(s_axis_s2mm_tdata[6]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[6]),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[7]_i_1__1 
       (.I0(s_axis_s2mm_tdata[7]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[7]),
        .O(sig_data_skid_mux_out[7]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[0]),
        .Q(Q[0]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[1]),
        .Q(Q[1]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[2]),
        .Q(Q[2]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[3]),
        .Q(Q[3]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[4]),
        .Q(Q[4]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[5]),
        .Q(Q[5]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[6]),
        .Q(Q[6]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[7]),
        .Q(Q[7]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[0]),
        .Q(sig_data_skid_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[1]),
        .Q(sig_data_skid_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[2]),
        .Q(sig_data_skid_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[3]),
        .Q(sig_data_skid_reg[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[4]),
        .Q(sig_data_skid_reg[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[5]),
        .Q(sig_data_skid_reg[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[6]),
        .Q(sig_data_skid_reg[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[7]),
        .Q(sig_data_skid_reg[7]),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'hEFE0)) 
    sig_last_reg_out_i_1__0
       (.I0(sig_sstrb_stop_mask),
        .I1(s_axis_s2mm_tlast),
        .I2(sig_s_ready_dup),
        .I3(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_last_skid_mux_out),
        .Q(skid2dre_wlast),
        .R(sig_data_reg_out0));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_last_skid_reg_i_1__0
       (.I0(sig_sstrb_stop_mask),
        .I1(s_axis_s2mm_tlast),
        .O(sig_slast_with_stop));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_slast_with_stop),
        .Q(sig_last_skid_reg),
        .R(sig_stream_rst));
  LUT5 #(
    .INIT(32'h00000100)) 
    sig_m_valid_dup_i_1__0
       (.I0(sig_m_valid_dup_i_2__0_n_0),
        .I1(sig_mvalid_stop),
        .I2(sig_reset_reg),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I4(sig_mvalid_stop_set),
        .O(sig_m_valid_dup_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h00B3)) 
    sig_m_valid_dup_i_2__0
       (.I0(sig_mvalid_stop_reg_reg_0),
        .I1(sig_m_valid_dup),
        .I2(sig_s_ready_dup),
        .I3(s_axis_s2mm_tvalid),
        .O(sig_m_valid_dup_i_2__0_n_0));
  LUT5 #(
    .INIT(32'h8CAC8C8C)) 
    sig_m_valid_dup_i_3__0
       (.I0(sig_mvalid_stop_reg_reg_0),
        .I1(sig_sstrb_stop_mask),
        .I2(sig_m_valid_dup),
        .I3(sig_halt_reg_dly3),
        .I4(sig_halt_reg_dly2),
        .O(sig_mvalid_stop_set));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__0_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__0_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF200F00)) 
    sig_mvalid_stop_reg_i_1__0
       (.I0(sig_halt_reg_dly2),
        .I1(sig_halt_reg_dly3),
        .I2(sig_m_valid_dup),
        .I3(sig_sstrb_stop_mask),
        .I4(sig_mvalid_stop_reg_reg_0),
        .I5(sig_mvalid_stop),
        .O(sig_mvalid_stop_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_mvalid_stop_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_mvalid_stop_reg_i_1__0_n_0),
        .Q(sig_mvalid_stop),
        .R(sig_stream_rst));
  LUT5 #(
    .INIT(32'h20200020)) 
    sig_s_ready_dup_i_1__0
       (.I0(sig_s_ready_dup_i_2__1_n_0),
        .I1(sig_sstrb_stop_mask),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_halt_reg_dly2),
        .I4(sig_halt_reg_dly3),
        .O(sig_s_ready_dup_i_1__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFF70)) 
    sig_s_ready_dup_i_2__1
       (.I0(sig_m_valid_dup),
        .I1(s_axis_s2mm_tvalid),
        .I2(sig_s_ready_dup),
        .I3(sig_mvalid_stop_reg_reg_0),
        .I4(sig_reset_reg),
        .O(sig_s_ready_dup_i_2__1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__0_n_0),
        .Q(sig_s_ready_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__0_n_0),
        .Q(sig_s_ready_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_sready_stop_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_sready_stop_reg_reg_0),
        .Q(sig_sstrb_stop_mask),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_strb_reg_out[0]_i_1__0 
       (.I0(sig_mvalid_stop),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_data_reg_out0));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[0]_i_3 
       (.I0(sig_sstrb_stop_mask),
        .I1(s_axis_s2mm_tkeep),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg),
        .O(sig_strb_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out),
        .Q(skid2dre_wstrb),
        .R(sig_data_reg_out0));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[0]_i_1__0 
       (.I0(sig_sstrb_stop_mask),
        .I1(s_axis_s2mm_tkeep),
        .O(sig_sstrb_with_stop));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop),
        .Q(sig_strb_skid_reg),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_skid_buf" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid_buf__parameterized1
   (out,
    sig_m_valid_out_reg_0,
    lsig_end_of_cmd_reg0,
    DI,
    \sig_data_reg_out_reg[34]_0 ,
    E,
    rd_en,
    Q,
    \sig_strb_reg_out_reg[4]_0 ,
    sig_stream_rst,
    dout,
    m_axi_s2mm_aclk,
    sig_m_valid_out_reg_1,
    sig_next_cmd_cmplt_reg,
    empty,
    sig_reset_reg,
    sig_m_valid_dup_reg_0,
    lsig_end_of_cmd_reg,
    D,
    \sig_data_reg_out_reg[34]_1 );
  output out;
  output sig_m_valid_out_reg_0;
  output lsig_end_of_cmd_reg0;
  output [2:0]DI;
  output [34:0]\sig_data_reg_out_reg[34]_0 ;
  output [0:0]E;
  output rd_en;
  output [2:0]Q;
  output [4:0]\sig_strb_reg_out_reg[4]_0 ;
  input sig_stream_rst;
  input [37:0]dout;
  input m_axi_s2mm_aclk;
  input sig_m_valid_out_reg_1;
  input sig_next_cmd_cmplt_reg;
  input empty;
  input sig_reset_reg;
  input sig_m_valid_dup_reg_0;
  input lsig_end_of_cmd_reg;
  input [2:0]D;
  input [2:0]\sig_data_reg_out_reg[34]_1 ;

  wire [2:0]D;
  wire [2:0]DI;
  wire [0:0]E;
  wire [2:0]Q;
  wire [37:0]dout;
  wire empty;
  wire lsig_end_of_cmd_reg;
  wire lsig_end_of_cmd_reg0;
  wire m_axi_s2mm_aclk;
  wire rd_en;
  wire \sig_data_reg_out[0]_i_1__0_n_0 ;
  wire \sig_data_reg_out[10]_i_1__0_n_0 ;
  wire \sig_data_reg_out[11]_i_1__0_n_0 ;
  wire \sig_data_reg_out[12]_i_1__0_n_0 ;
  wire \sig_data_reg_out[13]_i_1__0_n_0 ;
  wire \sig_data_reg_out[14]_i_1__0_n_0 ;
  wire \sig_data_reg_out[15]_i_1__0_n_0 ;
  wire \sig_data_reg_out[16]_i_1__0_n_0 ;
  wire \sig_data_reg_out[17]_i_1__0_n_0 ;
  wire \sig_data_reg_out[18]_i_1__0_n_0 ;
  wire \sig_data_reg_out[19]_i_1__0_n_0 ;
  wire \sig_data_reg_out[1]_i_1__0_n_0 ;
  wire \sig_data_reg_out[20]_i_1__0_n_0 ;
  wire \sig_data_reg_out[21]_i_1__0_n_0 ;
  wire \sig_data_reg_out[22]_i_1__0_n_0 ;
  wire \sig_data_reg_out[23]_i_1__0_n_0 ;
  wire \sig_data_reg_out[24]_i_1__0_n_0 ;
  wire \sig_data_reg_out[25]_i_1__0_n_0 ;
  wire \sig_data_reg_out[26]_i_1__0_n_0 ;
  wire \sig_data_reg_out[27]_i_1__0_n_0 ;
  wire \sig_data_reg_out[28]_i_1__0_n_0 ;
  wire \sig_data_reg_out[29]_i_1__0_n_0 ;
  wire \sig_data_reg_out[2]_i_1__0_n_0 ;
  wire \sig_data_reg_out[30]_i_1__0_n_0 ;
  wire \sig_data_reg_out[31]_i_1__1_n_0 ;
  wire \sig_data_reg_out[3]_i_1__0_n_0 ;
  wire \sig_data_reg_out[4]_i_1__0_n_0 ;
  wire \sig_data_reg_out[5]_i_1__0_n_0 ;
  wire \sig_data_reg_out[6]_i_1__0_n_0 ;
  wire \sig_data_reg_out[7]_i_1__0_n_0 ;
  wire \sig_data_reg_out[8]_i_1__0_n_0 ;
  wire \sig_data_reg_out[9]_i_1__0_n_0 ;
  wire sig_data_reg_out_en;
  wire [34:0]\sig_data_reg_out_reg[34]_0 ;
  wire [2:0]\sig_data_reg_out_reg[34]_1 ;
  wire \sig_data_skid_reg_reg_n_0_[0] ;
  wire \sig_data_skid_reg_reg_n_0_[10] ;
  wire \sig_data_skid_reg_reg_n_0_[11] ;
  wire \sig_data_skid_reg_reg_n_0_[12] ;
  wire \sig_data_skid_reg_reg_n_0_[13] ;
  wire \sig_data_skid_reg_reg_n_0_[14] ;
  wire \sig_data_skid_reg_reg_n_0_[15] ;
  wire \sig_data_skid_reg_reg_n_0_[16] ;
  wire \sig_data_skid_reg_reg_n_0_[17] ;
  wire \sig_data_skid_reg_reg_n_0_[18] ;
  wire \sig_data_skid_reg_reg_n_0_[19] ;
  wire \sig_data_skid_reg_reg_n_0_[1] ;
  wire \sig_data_skid_reg_reg_n_0_[20] ;
  wire \sig_data_skid_reg_reg_n_0_[21] ;
  wire \sig_data_skid_reg_reg_n_0_[22] ;
  wire \sig_data_skid_reg_reg_n_0_[23] ;
  wire \sig_data_skid_reg_reg_n_0_[24] ;
  wire \sig_data_skid_reg_reg_n_0_[25] ;
  wire \sig_data_skid_reg_reg_n_0_[26] ;
  wire \sig_data_skid_reg_reg_n_0_[27] ;
  wire \sig_data_skid_reg_reg_n_0_[28] ;
  wire \sig_data_skid_reg_reg_n_0_[29] ;
  wire \sig_data_skid_reg_reg_n_0_[2] ;
  wire \sig_data_skid_reg_reg_n_0_[30] ;
  wire \sig_data_skid_reg_reg_n_0_[31] ;
  wire \sig_data_skid_reg_reg_n_0_[3] ;
  wire \sig_data_skid_reg_reg_n_0_[4] ;
  wire \sig_data_skid_reg_reg_n_0_[5] ;
  wire \sig_data_skid_reg_reg_n_0_[6] ;
  wire \sig_data_skid_reg_reg_n_0_[7] ;
  wire \sig_data_skid_reg_reg_n_0_[8] ;
  wire \sig_data_skid_reg_reg_n_0_[9] ;
  wire sig_ibtt2wdc_tlast;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1__3_n_0;
  wire sig_m_valid_dup_reg_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_m_valid_out_reg_1;
  wire sig_next_cmd_cmplt_reg;
  wire sig_reset_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1__2_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire [4:0]\sig_strb_reg_out_reg[4]_0 ;
  wire [4:0]sig_strb_skid_mux_out;
  wire [4:0]sig_strb_skid_reg;
  wire sig_stream_rst;

  assign out = sig_s_ready_dup;
  assign sig_m_valid_out_reg_0 = sig_m_valid_out;
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_INDET_BTT.lsig_byte_cntr[25]_i_2 
       (.I0(sig_m_valid_out),
        .I1(sig_m_valid_dup_reg_0),
        .O(E));
  LUT4 #(
    .INIT(16'hDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_3 
       (.I0(sig_m_valid_out),
        .I1(sig_m_valid_dup_reg_0),
        .I2(lsig_end_of_cmd_reg),
        .I3(\sig_data_reg_out_reg[34]_0 [34]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'hDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_4 
       (.I0(sig_m_valid_out),
        .I1(sig_m_valid_dup_reg_0),
        .I2(lsig_end_of_cmd_reg),
        .I3(\sig_data_reg_out_reg[34]_0 [33]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'hDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_5 
       (.I0(sig_m_valid_out),
        .I1(sig_m_valid_dup_reg_0),
        .I2(lsig_end_of_cmd_reg),
        .I3(\sig_data_reg_out_reg[34]_0 [32]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1 
       (.I0(sig_ibtt2wdc_tlast),
        .I1(sig_next_cmd_cmplt_reg),
        .O(lsig_end_of_cmd_reg0));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[0]_i_1__0 
       (.I0(dout[0]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[0] ),
        .O(\sig_data_reg_out[0]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[10]_i_1__0 
       (.I0(dout[10]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[10] ),
        .O(\sig_data_reg_out[10]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[11]_i_1__0 
       (.I0(dout[11]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[11] ),
        .O(\sig_data_reg_out[11]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[12]_i_1__0 
       (.I0(dout[12]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[12] ),
        .O(\sig_data_reg_out[12]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[13]_i_1__0 
       (.I0(dout[13]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[13] ),
        .O(\sig_data_reg_out[13]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[14]_i_1__0 
       (.I0(dout[14]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[14] ),
        .O(\sig_data_reg_out[14]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[15]_i_1__0 
       (.I0(dout[15]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[15] ),
        .O(\sig_data_reg_out[15]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[16]_i_1__0 
       (.I0(dout[16]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[16] ),
        .O(\sig_data_reg_out[16]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[17]_i_1__0 
       (.I0(dout[17]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[17] ),
        .O(\sig_data_reg_out[17]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[18]_i_1__0 
       (.I0(dout[18]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[18] ),
        .O(\sig_data_reg_out[18]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[19]_i_1__0 
       (.I0(dout[19]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[19] ),
        .O(\sig_data_reg_out[19]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[1]_i_1__0 
       (.I0(dout[1]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[1] ),
        .O(\sig_data_reg_out[1]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[20]_i_1__0 
       (.I0(dout[20]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[20] ),
        .O(\sig_data_reg_out[20]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[21]_i_1__0 
       (.I0(dout[21]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[21] ),
        .O(\sig_data_reg_out[21]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[22]_i_1__0 
       (.I0(dout[22]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[22] ),
        .O(\sig_data_reg_out[22]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[23]_i_1__0 
       (.I0(dout[23]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[23] ),
        .O(\sig_data_reg_out[23]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[24]_i_1__0 
       (.I0(dout[24]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[24] ),
        .O(\sig_data_reg_out[24]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[25]_i_1__0 
       (.I0(dout[25]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[25] ),
        .O(\sig_data_reg_out[25]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[26]_i_1__0 
       (.I0(dout[26]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[26] ),
        .O(\sig_data_reg_out[26]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[27]_i_1__0 
       (.I0(dout[27]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[27] ),
        .O(\sig_data_reg_out[27]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[28]_i_1__0 
       (.I0(dout[28]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[28] ),
        .O(\sig_data_reg_out[28]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[29]_i_1__0 
       (.I0(dout[29]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[29] ),
        .O(\sig_data_reg_out[29]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[2]_i_1__0 
       (.I0(dout[2]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[2] ),
        .O(\sig_data_reg_out[2]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[30]_i_1__0 
       (.I0(dout[30]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[30] ),
        .O(\sig_data_reg_out[30]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[31]_i_1__1 
       (.I0(dout[31]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[31] ),
        .O(\sig_data_reg_out[31]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \sig_data_reg_out[34]_i_1 
       (.I0(sig_m_valid_dup),
        .I1(sig_m_valid_dup_reg_0),
        .O(sig_data_reg_out_en));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[3]_i_1__0 
       (.I0(dout[3]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[3] ),
        .O(\sig_data_reg_out[3]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[4]_i_1__0 
       (.I0(dout[4]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[4] ),
        .O(\sig_data_reg_out[4]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[5]_i_1__0 
       (.I0(dout[5]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[5] ),
        .O(\sig_data_reg_out[5]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[6]_i_1__0 
       (.I0(dout[6]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[6] ),
        .O(\sig_data_reg_out[6]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[7]_i_1__0 
       (.I0(dout[7]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[7] ),
        .O(\sig_data_reg_out[7]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[8]_i_1__0 
       (.I0(dout[8]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[8] ),
        .O(\sig_data_reg_out[8]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[9]_i_1__0 
       (.I0(dout[9]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[9] ),
        .O(\sig_data_reg_out[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[0]_i_1__0_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[10]_i_1__0_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [10]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[11]_i_1__0_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [11]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[12]_i_1__0_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [12]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[13]_i_1__0_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [13]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[14]_i_1__0_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [14]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[15]_i_1__0_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [15]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[16]_i_1__0_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [16]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[17]_i_1__0_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [17]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[18]_i_1__0_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [18]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[19]_i_1__0_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [19]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[1]_i_1__0_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[20]_i_1__0_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [20]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[21]_i_1__0_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [21]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[22]_i_1__0_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [22]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[23]_i_1__0_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [23]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[24]_i_1__0_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [24]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[25]_i_1__0_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [25]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[26]_i_1__0_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [26]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[27]_i_1__0_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [27]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[28]_i_1__0_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [28]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[29]_i_1__0_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [29]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[2]_i_1__0_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[30]_i_1__0_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [30]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[31]_i_1__1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [31]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out_reg[34]_1 [0]),
        .Q(\sig_data_reg_out_reg[34]_0 [32]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out_reg[34]_1 [1]),
        .Q(\sig_data_reg_out_reg[34]_0 [33]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out_reg[34]_1 [2]),
        .Q(\sig_data_reg_out_reg[34]_0 [34]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[3]_i_1__0_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[4]_i_1__0_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[5]_i_1__0_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[6]_i_1__0_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[7]_i_1__0_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[8]_i_1__0_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[9]_i_1__0_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [9]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[0]),
        .Q(\sig_data_skid_reg_reg_n_0_[0] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[10]),
        .Q(\sig_data_skid_reg_reg_n_0_[10] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[11]),
        .Q(\sig_data_skid_reg_reg_n_0_[11] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[12]),
        .Q(\sig_data_skid_reg_reg_n_0_[12] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[13]),
        .Q(\sig_data_skid_reg_reg_n_0_[13] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[14]),
        .Q(\sig_data_skid_reg_reg_n_0_[14] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[15]),
        .Q(\sig_data_skid_reg_reg_n_0_[15] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[16]),
        .Q(\sig_data_skid_reg_reg_n_0_[16] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[17]),
        .Q(\sig_data_skid_reg_reg_n_0_[17] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[18]),
        .Q(\sig_data_skid_reg_reg_n_0_[18] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[19]),
        .Q(\sig_data_skid_reg_reg_n_0_[19] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[1]),
        .Q(\sig_data_skid_reg_reg_n_0_[1] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[20]),
        .Q(\sig_data_skid_reg_reg_n_0_[20] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[21]),
        .Q(\sig_data_skid_reg_reg_n_0_[21] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[22]),
        .Q(\sig_data_skid_reg_reg_n_0_[22] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[23]),
        .Q(\sig_data_skid_reg_reg_n_0_[23] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[24]),
        .Q(\sig_data_skid_reg_reg_n_0_[24] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[25]),
        .Q(\sig_data_skid_reg_reg_n_0_[25] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[26]),
        .Q(\sig_data_skid_reg_reg_n_0_[26] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[27]),
        .Q(\sig_data_skid_reg_reg_n_0_[27] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[28]),
        .Q(\sig_data_skid_reg_reg_n_0_[28] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[29]),
        .Q(\sig_data_skid_reg_reg_n_0_[29] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[2]),
        .Q(\sig_data_skid_reg_reg_n_0_[2] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[30]),
        .Q(\sig_data_skid_reg_reg_n_0_[30] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[31]),
        .Q(\sig_data_skid_reg_reg_n_0_[31] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[0]),
        .Q(Q[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[1]),
        .Q(Q[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[2]),
        .Q(Q[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[3]),
        .Q(\sig_data_skid_reg_reg_n_0_[3] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[4]),
        .Q(\sig_data_skid_reg_reg_n_0_[4] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[5]),
        .Q(\sig_data_skid_reg_reg_n_0_[5] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[6]),
        .Q(\sig_data_skid_reg_reg_n_0_[6] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[7]),
        .Q(\sig_data_skid_reg_reg_n_0_[7] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[8]),
        .Q(\sig_data_skid_reg_reg_n_0_[8] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[9]),
        .Q(\sig_data_skid_reg_reg_n_0_[9] ),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'hB8)) 
    sig_last_reg_out_i_1__1
       (.I0(dout[36]),
        .I1(sig_s_ready_dup),
        .I2(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_last_skid_mux_out),
        .Q(sig_ibtt2wdc_tlast),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[36]),
        .Q(sig_last_skid_reg),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'h8AFF)) 
    sig_m_valid_dup_i_1__3
       (.I0(sig_m_valid_dup),
        .I1(sig_m_valid_dup_reg_0),
        .I2(sig_s_ready_dup),
        .I3(empty),
        .O(sig_m_valid_dup_i_1__3_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__3_n_0),
        .Q(sig_m_valid_dup),
        .R(sig_m_valid_out_reg_1));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__3_n_0),
        .Q(sig_m_valid_out),
        .R(sig_m_valid_out_reg_1));
  LUT5 #(
    .INIT(32'hFF8AFFFF)) 
    sig_s_ready_dup_i_1__2
       (.I0(sig_s_ready_dup),
        .I1(empty),
        .I2(sig_m_valid_dup),
        .I3(sig_reset_reg),
        .I4(sig_m_valid_dup_reg_0),
        .O(sig_s_ready_dup_i_1__2_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__2_n_0),
        .Q(sig_s_ready_dup),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__2_n_0),
        .Q(sig_s_ready_out),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[0]_i_1__2 
       (.I0(dout[32]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[0]),
        .O(sig_strb_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[1]_i_1__0 
       (.I0(dout[33]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[1]),
        .O(sig_strb_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[2]_i_1__0 
       (.I0(dout[34]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[2]),
        .O(sig_strb_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[3]_i_1__1 
       (.I0(dout[35]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[3]),
        .O(sig_strb_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[4]_i_1 
       (.I0(dout[37]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[4]),
        .O(sig_strb_skid_mux_out[4]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[0]),
        .Q(\sig_strb_reg_out_reg[4]_0 [0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[1]),
        .Q(\sig_strb_reg_out_reg[4]_0 [1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[2]),
        .Q(\sig_strb_reg_out_reg[4]_0 [2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[3]),
        .Q(\sig_strb_reg_out_reg[4]_0 [3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[4]),
        .Q(\sig_strb_reg_out_reg[4]_0 [4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[32]),
        .Q(sig_strb_skid_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[33]),
        .Q(sig_strb_skid_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[34]),
        .Q(sig_strb_skid_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[35]),
        .Q(sig_strb_skid_reg[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[37]),
        .Q(sig_strb_skid_reg[4]),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'h2)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_4__0 
       (.I0(sig_s_ready_out),
        .I1(empty),
        .O(rd_en));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_slice
   (slice_insert_valid,
    sig_eop_halt_xfer_reg,
    sig_valid_fifo_ld12_out,
    ld_btt_cntr_reg1_reg,
    E,
    sig_tstrb_fifo_rdy,
    S,
    Q,
    m_axi_s2mm_aclk,
    sig_eop_halt_xfer_reg_0,
    SR,
    ld_btt_cntr_reg1,
    sig_sm_ld_dre_cmd,
    sig_cmd_full,
    CO,
    sig_inhibit_rdy_n,
    m_valid_i_reg_0,
    sig_btt_eq_0,
    ld_btt_cntr_reg3,
    ld_btt_cntr_reg2,
    sig_curr_eof_reg,
    out,
    sig_stream_rst);
  output slice_insert_valid;
  output sig_eop_halt_xfer_reg;
  output sig_valid_fifo_ld12_out;
  output ld_btt_cntr_reg1_reg;
  output [0:0]E;
  output sig_tstrb_fifo_rdy;
  output [4:0]S;
  output [1:0]Q;
  input m_axi_s2mm_aclk;
  input sig_eop_halt_xfer_reg_0;
  input [0:0]SR;
  input ld_btt_cntr_reg1;
  input sig_sm_ld_dre_cmd;
  input sig_cmd_full;
  input [0:0]CO;
  input sig_inhibit_rdy_n;
  input m_valid_i_reg_0;
  input sig_btt_eq_0;
  input ld_btt_cntr_reg3;
  input ld_btt_cntr_reg2;
  input sig_curr_eof_reg;
  input [9:0]out;
  input sig_stream_rst;

  wire [0:0]CO;
  wire [0:0]E;
  wire [1:0]Q;
  wire [4:0]S;
  wire [0:0]SR;
  wire \areset_d_reg_n_0_[0] ;
  wire ld_btt_cntr_reg1;
  wire ld_btt_cntr_reg1_reg;
  wire ld_btt_cntr_reg2;
  wire ld_btt_cntr_reg3;
  wire m_axi_s2mm_aclk;
  wire m_valid_i_i_1_n_0;
  wire m_valid_i_reg_0;
  wire [9:0]out;
  wire p_1_in;
  wire sig_btt_eq_0;
  wire sig_cmd_full;
  wire sig_curr_eof_reg;
  wire sig_eop_halt_xfer_reg;
  wire sig_eop_halt_xfer_reg_0;
  wire sig_inhibit_rdy_n;
  wire sig_sm_ld_dre_cmd;
  wire sig_stream_rst;
  wire [3:3]sig_tstrb_fifo_data_in;
  wire sig_tstrb_fifo_rdy;
  wire sig_tstrb_fifo_valid;
  wire sig_valid_fifo_ld12_out;
  wire slice_insert_valid;

  FDRE \areset_d_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_stream_rst),
        .Q(\areset_d_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \areset_d_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\areset_d_reg_n_0_[0] ),
        .Q(p_1_in),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000AEAEAE)) 
    ld_btt_cntr_reg1_i_1
       (.I0(ld_btt_cntr_reg1),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(CO),
        .I4(sig_valid_fifo_ld12_out),
        .I5(SR),
        .O(ld_btt_cntr_reg1_reg));
  LUT5 #(
    .INIT(32'h0000002F)) 
    ld_btt_cntr_reg2_i_2
       (.I0(sig_inhibit_rdy_n),
        .I1(m_valid_i_reg_0),
        .I2(slice_insert_valid),
        .I3(\areset_d_reg_n_0_[0] ),
        .I4(p_1_in),
        .O(sig_tstrb_fifo_rdy));
  LUT5 #(
    .INIT(32'h0000EECE)) 
    m_valid_i_i_1
       (.I0(slice_insert_valid),
        .I1(sig_tstrb_fifo_valid),
        .I2(sig_inhibit_rdy_n),
        .I3(m_valid_i_reg_0),
        .I4(p_1_in),
        .O(m_valid_i_i_1_n_0));
  LUT3 #(
    .INIT(8'hBA)) 
    m_valid_i_i_2
       (.I0(ld_btt_cntr_reg2),
        .I1(sig_btt_eq_0),
        .I2(ld_btt_cntr_reg3),
        .O(sig_tstrb_fifo_valid));
  FDRE m_valid_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(m_valid_i_i_1_n_0),
        .Q(slice_insert_valid),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h22F2)) 
    \sig_btt_cntr[25]_i_2 
       (.I0(sig_valid_fifo_ld12_out),
        .I1(sig_btt_eq_0),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .O(E));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry__0_i_1
       (.I0(out[9]),
        .I1(out[8]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry__0_i_2
       (.I0(out[7]),
        .I1(out[6]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry__0_i_3
       (.I0(out[5]),
        .I1(out[4]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry__0_i_4
       (.I0(out[3]),
        .I1(out[2]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry__0_i_5
       (.I0(out[1]),
        .I1(out[0]),
        .O(S[0]));
  LUT3 #(
    .INIT(8'hF4)) 
    sig_eop_halt_xfer_i_1
       (.I0(sig_valid_fifo_ld12_out),
        .I1(sig_eop_halt_xfer_reg_0),
        .I2(SR),
        .O(sig_eop_halt_xfer_reg));
  LUT2 #(
    .INIT(4'h8)) 
    \storage_data[3]_i_1 
       (.I0(CO),
        .I1(sig_curr_eof_reg),
        .O(sig_tstrb_fifo_data_in));
  LUT4 #(
    .INIT(16'hF200)) 
    \storage_data[4]_i_1 
       (.I0(ld_btt_cntr_reg3),
        .I1(sig_btt_eq_0),
        .I2(ld_btt_cntr_reg2),
        .I3(sig_tstrb_fifo_rdy),
        .O(sig_valid_fifo_ld12_out));
  FDRE \storage_data_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(sig_tstrb_fifo_data_in),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \storage_data_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(CO),
        .Q(Q[1]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_strb_gen2
   (D,
    \sig_strbgen_bytes_ireg2_reg[7] ,
    Q,
    \sig_xfer_strt_strb_ireg3_reg[1] ,
    \sig_xfer_strt_strb_ireg3_reg[1]_0 ,
    \sig_xfer_strt_strb_ireg3_reg[1]_1 ,
    \sig_xfer_strt_strb_ireg3_reg[14] ,
    \sig_xfer_strt_strb_ireg3_reg[31] ,
    \sig_xfer_strt_strb_ireg3_reg[46] ,
    \sig_xfer_strt_strb_ireg3_reg[111] ,
    \sig_xfer_strt_strb_ireg3_reg[111]_0 ,
    \sig_xfer_strt_strb_ireg3_reg[113] ,
    \sig_xfer_strt_strb_ireg3_reg[113]_0 ,
    \sig_xfer_strt_strb_ireg3_reg[113]_1 ,
    \sig_xfer_strt_strb_ireg3_reg[113]_2 ,
    \sig_xfer_strt_strb_ireg3_reg[113]_3 );
  output [126:0]D;
  output \sig_strbgen_bytes_ireg2_reg[7] ;
  input [6:0]Q;
  input \sig_xfer_strt_strb_ireg3_reg[1] ;
  input \sig_xfer_strt_strb_ireg3_reg[1]_0 ;
  input \sig_xfer_strt_strb_ireg3_reg[1]_1 ;
  input \sig_xfer_strt_strb_ireg3_reg[14] ;
  input \sig_xfer_strt_strb_ireg3_reg[31] ;
  input \sig_xfer_strt_strb_ireg3_reg[46] ;
  input \sig_xfer_strt_strb_ireg3_reg[111] ;
  input \sig_xfer_strt_strb_ireg3_reg[111]_0 ;
  input \sig_xfer_strt_strb_ireg3_reg[113] ;
  input \sig_xfer_strt_strb_ireg3_reg[113]_0 ;
  input \sig_xfer_strt_strb_ireg3_reg[113]_1 ;
  input \sig_xfer_strt_strb_ireg3_reg[113]_2 ;
  input \sig_xfer_strt_strb_ireg3_reg[113]_3 ;

  wire [126:0]D;
  wire [6:0]Q;
  wire \sig_strbgen_bytes_ireg2_reg[7] ;
  wire \sig_xfer_strt_strb_ireg3[100]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[101]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[102]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[103]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[104]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[105]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[106]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[107]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[108]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[109]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[110]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[111]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[113]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[114]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[115]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[116]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[117]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[118]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[119]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[120]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[121]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[122]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[123]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[124]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[126]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[65]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[66]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[68]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[69]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[70]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[71]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[72]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[73]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[74]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[75]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[76]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[77]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[78]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[78]_i_3_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[79]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[81]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[82]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[83]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[84]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[85]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[86]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[87]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[88]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[89]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[90]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[91]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[92]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[93]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[94]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[95]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[98]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[99]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3_reg[111] ;
  wire \sig_xfer_strt_strb_ireg3_reg[111]_0 ;
  wire \sig_xfer_strt_strb_ireg3_reg[113] ;
  wire \sig_xfer_strt_strb_ireg3_reg[113]_0 ;
  wire \sig_xfer_strt_strb_ireg3_reg[113]_1 ;
  wire \sig_xfer_strt_strb_ireg3_reg[113]_2 ;
  wire \sig_xfer_strt_strb_ireg3_reg[113]_3 ;
  wire \sig_xfer_strt_strb_ireg3_reg[14] ;
  wire \sig_xfer_strt_strb_ireg3_reg[1] ;
  wire \sig_xfer_strt_strb_ireg3_reg[1]_0 ;
  wire \sig_xfer_strt_strb_ireg3_reg[1]_1 ;
  wire \sig_xfer_strt_strb_ireg3_reg[31] ;
  wire \sig_xfer_strt_strb_ireg3_reg[46] ;

  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \sig_xfer_strt_strb_ireg3[0]_i_1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(\sig_xfer_strt_strb_ireg3_reg[14] ),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[6]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hDFD5000000000000)) 
    \sig_xfer_strt_strb_ireg3[100]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[100]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3[102]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_xfer_strt_strb_ireg3[101]_i_2_n_0 ),
        .O(D[99]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h01FF)) 
    \sig_xfer_strt_strb_ireg3[100]_i_2 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[5]),
        .O(\sig_xfer_strt_strb_ireg3[100]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD000D0D0D0000000)) 
    \sig_xfer_strt_strb_ireg3[101]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[102]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3[101]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I5(\sig_xfer_strt_strb_ireg3[103]_i_2_n_0 ),
        .O(D[100]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \sig_xfer_strt_strb_ireg3[101]_i_2 
       (.I0(\sig_xfer_strt_strb_ireg3_reg[111]_0 ),
        .I1(\sig_xfer_strt_strb_ireg3_reg[31] ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[111] ),
        .I3(\sig_xfer_strt_strb_ireg3[113]_i_2_n_0 ),
        .O(\sig_xfer_strt_strb_ireg3[101]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDFD5000000000000)) 
    \sig_xfer_strt_strb_ireg3[102]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[102]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3[104]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_xfer_strt_strb_ireg3[103]_i_2_n_0 ),
        .O(D[101]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h0007FFFF)) 
    \sig_xfer_strt_strb_ireg3[102]_i_2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\sig_xfer_strt_strb_ireg3[102]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD000D0D0D0000000)) 
    \sig_xfer_strt_strb_ireg3[103]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[104]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3[103]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I5(\sig_xfer_strt_strb_ireg3[105]_i_2_n_0 ),
        .O(D[102]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'hF0F7F080)) 
    \sig_xfer_strt_strb_ireg3[103]_i_2 
       (.I0(\sig_xfer_strt_strb_ireg3_reg[111]_0 ),
        .I1(\sig_xfer_strt_strb_ireg3_reg[1]_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[31] ),
        .I3(\sig_xfer_strt_strb_ireg3_reg[111] ),
        .I4(\sig_xfer_strt_strb_ireg3[113]_i_2_n_0 ),
        .O(\sig_xfer_strt_strb_ireg3[103]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDFD5000000000000)) 
    \sig_xfer_strt_strb_ireg3[104]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[104]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3[106]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_xfer_strt_strb_ireg3[105]_i_2_n_0 ),
        .O(D[103]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \sig_xfer_strt_strb_ireg3[104]_i_2 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[5]),
        .O(\sig_xfer_strt_strb_ireg3[104]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD000D0D0D0000000)) 
    \sig_xfer_strt_strb_ireg3[105]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[106]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3[105]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I5(\sig_xfer_strt_strb_ireg3[107]_i_2_n_0 ),
        .O(D[104]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_xfer_strt_strb_ireg3[105]_i_2 
       (.I0(\sig_xfer_strt_strb_ireg3_reg[31] ),
        .I1(\sig_xfer_strt_strb_ireg3_reg[111] ),
        .I2(\sig_xfer_strt_strb_ireg3[113]_i_2_n_0 ),
        .O(\sig_xfer_strt_strb_ireg3[105]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDFD5000000000000)) 
    \sig_xfer_strt_strb_ireg3[106]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[106]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3[108]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_xfer_strt_strb_ireg3[107]_i_2_n_0 ),
        .O(D[105]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h0037FFFF)) 
    \sig_xfer_strt_strb_ireg3[106]_i_2 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\sig_xfer_strt_strb_ireg3[106]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD000D0D0D0000000)) 
    \sig_xfer_strt_strb_ireg3[107]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[108]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3[107]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I5(\sig_xfer_strt_strb_ireg3[109]_i_2_n_0 ),
        .O(D[106]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'hCFDFC080)) 
    \sig_xfer_strt_strb_ireg3[107]_i_2 
       (.I0(\sig_xfer_strt_strb_ireg3_reg[1]_0 ),
        .I1(\sig_xfer_strt_strb_ireg3_reg[31] ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[111] ),
        .I3(\sig_xfer_strt_strb_ireg3_reg[111]_0 ),
        .I4(\sig_xfer_strt_strb_ireg3[113]_i_2_n_0 ),
        .O(\sig_xfer_strt_strb_ireg3[107]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDFD5000000000000)) 
    \sig_xfer_strt_strb_ireg3[108]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[108]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3[110]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_xfer_strt_strb_ireg3[109]_i_2_n_0 ),
        .O(D[107]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h07FF)) 
    \sig_xfer_strt_strb_ireg3[108]_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[5]),
        .O(\sig_xfer_strt_strb_ireg3[108]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD000D0D0D0000000)) 
    \sig_xfer_strt_strb_ireg3[109]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[110]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3[109]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I5(\sig_xfer_strt_strb_ireg3[111]_i_2_n_0 ),
        .O(D[108]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \sig_xfer_strt_strb_ireg3[109]_i_2 
       (.I0(\sig_xfer_strt_strb_ireg3_reg[31] ),
        .I1(\sig_xfer_strt_strb_ireg3_reg[111] ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[111]_0 ),
        .I3(\sig_xfer_strt_strb_ireg3[113]_i_2_n_0 ),
        .O(\sig_xfer_strt_strb_ireg3[109]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4540454045400000)) 
    \sig_xfer_strt_strb_ireg3[10]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[74]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3[76]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_xfer_strt_strb_ireg3[75]_i_2_n_0 ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hDFD5000000000000)) 
    \sig_xfer_strt_strb_ireg3[110]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[110]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3_reg[46] ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_xfer_strt_strb_ireg3[111]_i_2_n_0 ),
        .O(D[109]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h007FFFFF)) 
    \sig_xfer_strt_strb_ireg3[110]_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\sig_xfer_strt_strb_ireg3[110]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD000D0D0D0000000)) 
    \sig_xfer_strt_strb_ireg3[111]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3_reg[46] ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3[111]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I5(\sig_xfer_strt_strb_ireg3[113]_i_2_n_0 ),
        .O(D[110]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \sig_xfer_strt_strb_ireg3[111]_i_2 
       (.I0(\sig_xfer_strt_strb_ireg3_reg[31] ),
        .I1(\sig_xfer_strt_strb_ireg3_reg[111] ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[111]_0 ),
        .I3(\sig_xfer_strt_strb_ireg3_reg[1]_0 ),
        .I4(\sig_xfer_strt_strb_ireg3[113]_i_2_n_0 ),
        .O(\sig_xfer_strt_strb_ireg3[111]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDFD5000000000000)) 
    \sig_xfer_strt_strb_ireg3[112]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3_reg[46] ),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3[114]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_xfer_strt_strb_ireg3[113]_i_2_n_0 ),
        .O(D[111]));
  LUT6 #(
    .INIT(64'hD000D0D0D0000000)) 
    \sig_xfer_strt_strb_ireg3[113]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[114]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3[113]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I5(\sig_xfer_strt_strb_ireg3[115]_i_2_n_0 ),
        .O(D[112]));
  LUT6 #(
    .INIT(64'h88F8F8FFFF8F8F88)) 
    \sig_xfer_strt_strb_ireg3[113]_i_2 
       (.I0(\sig_xfer_strt_strb_ireg3_reg[113] ),
        .I1(\sig_xfer_strt_strb_ireg3_reg[113]_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[113]_1 ),
        .I3(Q[6]),
        .I4(\sig_xfer_strt_strb_ireg3_reg[113]_2 ),
        .I5(\sig_xfer_strt_strb_ireg3_reg[113]_3 ),
        .O(\sig_xfer_strt_strb_ireg3[113]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDFD5000000000000)) 
    \sig_xfer_strt_strb_ireg3[114]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[114]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3[116]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_xfer_strt_strb_ireg3[115]_i_2_n_0 ),
        .O(D[113]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h0FFF1FFF)) 
    \sig_xfer_strt_strb_ireg3[114]_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(Q[3]),
        .O(\sig_xfer_strt_strb_ireg3[114]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD000D0D0D0000000)) 
    \sig_xfer_strt_strb_ireg3[115]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[116]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3[115]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I5(\sig_xfer_strt_strb_ireg3[117]_i_2_n_0 ),
        .O(D[114]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hF0E0)) 
    \sig_xfer_strt_strb_ireg3[115]_i_2 
       (.I0(\sig_xfer_strt_strb_ireg3_reg[1]_0 ),
        .I1(\sig_xfer_strt_strb_ireg3_reg[111]_0 ),
        .I2(\sig_xfer_strt_strb_ireg3[113]_i_2_n_0 ),
        .I3(\sig_xfer_strt_strb_ireg3_reg[111] ),
        .O(\sig_xfer_strt_strb_ireg3[115]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDFD5000000000000)) 
    \sig_xfer_strt_strb_ireg3[116]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[116]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3[118]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_xfer_strt_strb_ireg3[117]_i_2_n_0 ),
        .O(D[115]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h3F7F)) 
    \sig_xfer_strt_strb_ireg3[116]_i_2 
       (.I0(Q[2]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[3]),
        .O(\sig_xfer_strt_strb_ireg3[116]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD000D0D0D0000000)) 
    \sig_xfer_strt_strb_ireg3[117]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[118]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3[117]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I5(\sig_xfer_strt_strb_ireg3[119]_i_2_n_0 ),
        .O(D[116]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    \sig_xfer_strt_strb_ireg3[117]_i_2 
       (.I0(\sig_xfer_strt_strb_ireg3_reg[111]_0 ),
        .I1(\sig_xfer_strt_strb_ireg3[113]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[111] ),
        .O(\sig_xfer_strt_strb_ireg3[117]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDFD5000000000000)) 
    \sig_xfer_strt_strb_ireg3[118]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[118]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3[120]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_xfer_strt_strb_ireg3[119]_i_2_n_0 ),
        .O(D[117]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h0FFF7FFF)) 
    \sig_xfer_strt_strb_ireg3[118]_i_2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(Q[3]),
        .O(\sig_xfer_strt_strb_ireg3[118]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD000D0D0D0000000)) 
    \sig_xfer_strt_strb_ireg3[119]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[120]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3[119]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I5(\sig_xfer_strt_strb_ireg3[121]_i_2_n_0 ),
        .O(D[118]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hF080)) 
    \sig_xfer_strt_strb_ireg3[119]_i_2 
       (.I0(\sig_xfer_strt_strb_ireg3_reg[111]_0 ),
        .I1(\sig_xfer_strt_strb_ireg3_reg[1]_0 ),
        .I2(\sig_xfer_strt_strb_ireg3[113]_i_2_n_0 ),
        .I3(\sig_xfer_strt_strb_ireg3_reg[111] ),
        .O(\sig_xfer_strt_strb_ireg3[119]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4440444444404040)) 
    \sig_xfer_strt_strb_ireg3[11]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[76]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3[75]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I5(\sig_xfer_strt_strb_ireg3[77]_i_2_n_0 ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hDFD5000000000000)) 
    \sig_xfer_strt_strb_ireg3[120]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[120]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3[122]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_xfer_strt_strb_ireg3[121]_i_2_n_0 ),
        .O(D[119]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \sig_xfer_strt_strb_ireg3[120]_i_2 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .O(\sig_xfer_strt_strb_ireg3[120]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD000D0D0D0000000)) 
    \sig_xfer_strt_strb_ireg3[121]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[122]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3[121]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I5(\sig_xfer_strt_strb_ireg3[123]_i_2_n_0 ),
        .O(D[120]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sig_xfer_strt_strb_ireg3[121]_i_2 
       (.I0(\sig_xfer_strt_strb_ireg3[113]_i_2_n_0 ),
        .I1(\sig_xfer_strt_strb_ireg3_reg[111] ),
        .O(\sig_xfer_strt_strb_ireg3[121]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDFD5000000000000)) 
    \sig_xfer_strt_strb_ireg3[122]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[122]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3[124]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_xfer_strt_strb_ireg3[123]_i_2_n_0 ),
        .O(D[121]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h3FFF7FFF)) 
    \sig_xfer_strt_strb_ireg3[122]_i_2 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[2]),
        .O(\sig_xfer_strt_strb_ireg3[122]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD000D0D0D0000000)) 
    \sig_xfer_strt_strb_ireg3[123]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[124]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3[123]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I5(\sig_strbgen_bytes_ireg2_reg[7] ),
        .O(D[122]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hC080)) 
    \sig_xfer_strt_strb_ireg3[123]_i_2 
       (.I0(\sig_xfer_strt_strb_ireg3_reg[1]_0 ),
        .I1(\sig_xfer_strt_strb_ireg3_reg[111] ),
        .I2(\sig_xfer_strt_strb_ireg3[113]_i_2_n_0 ),
        .I3(\sig_xfer_strt_strb_ireg3_reg[111]_0 ),
        .O(\sig_xfer_strt_strb_ireg3[123]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF5F7000000000000)) 
    \sig_xfer_strt_strb_ireg3[124]_i_1 
       (.I0(Q[6]),
        .I1(Q[0]),
        .I2(\sig_xfer_strt_strb_ireg3[124]_i_2_n_0 ),
        .I3(Q[1]),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_strbgen_bytes_ireg2_reg[7] ),
        .O(D[123]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \sig_xfer_strt_strb_ireg3[124]_i_2 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[2]),
        .O(\sig_xfer_strt_strb_ireg3[124]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD0D00000D0000000)) 
    \sig_xfer_strt_strb_ireg3[125]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[126]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I4(\sig_strbgen_bytes_ireg2_reg[7] ),
        .I5(\sig_xfer_strt_strb_ireg3_reg[1]_0 ),
        .O(D[124]));
  LUT6 #(
    .INIT(64'hDF00000000000000)) 
    \sig_xfer_strt_strb_ireg3[126]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[126]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I4(\sig_strbgen_bytes_ireg2_reg[7] ),
        .I5(\sig_xfer_strt_strb_ireg3_reg[1]_0 ),
        .O(D[125]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \sig_xfer_strt_strb_ireg3[126]_i_2 
       (.I0(Q[2]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[1]),
        .O(\sig_xfer_strt_strb_ireg3[126]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \sig_xfer_strt_strb_ireg3[127]_i_1 
       (.I0(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I1(\sig_strbgen_bytes_ireg2_reg[7] ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1]_0 ),
        .I3(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .O(D[126]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \sig_xfer_strt_strb_ireg3[127]_i_3 
       (.I0(\sig_xfer_strt_strb_ireg3_reg[111] ),
        .I1(\sig_xfer_strt_strb_ireg3[113]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[111]_0 ),
        .O(\sig_strbgen_bytes_ireg2_reg[7] ));
  LUT6 #(
    .INIT(64'h4540454045400000)) 
    \sig_xfer_strt_strb_ireg3[12]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[76]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3[78]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_xfer_strt_strb_ireg3[77]_i_2_n_0 ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'h4440444444404040)) 
    \sig_xfer_strt_strb_ireg3[13]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[78]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3[77]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I5(\sig_xfer_strt_strb_ireg3[78]_i_3_n_0 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'h4540454045400000)) 
    \sig_xfer_strt_strb_ireg3[14]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[78]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3_reg[14] ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_xfer_strt_strb_ireg3[78]_i_3_n_0 ),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h01010100)) 
    \sig_xfer_strt_strb_ireg3[15]_i_1 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I4(\sig_xfer_strt_strb_ireg3[79]_i_2_n_0 ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h4540454045400000)) 
    \sig_xfer_strt_strb_ireg3[16]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3_reg[14] ),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3[82]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_xfer_strt_strb_ireg3[81]_i_2_n_0 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'h4440444444404040)) 
    \sig_xfer_strt_strb_ireg3[17]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[82]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3[81]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I5(\sig_xfer_strt_strb_ireg3[83]_i_2_n_0 ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'h4540454045400000)) 
    \sig_xfer_strt_strb_ireg3[18]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[82]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3[84]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_xfer_strt_strb_ireg3[83]_i_2_n_0 ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'h4440444444404040)) 
    \sig_xfer_strt_strb_ireg3[19]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[84]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3[83]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I5(\sig_xfer_strt_strb_ireg3[85]_i_2_n_0 ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    \sig_xfer_strt_strb_ireg3[1]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[65]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3_reg[1]_0 ),
        .I4(\sig_xfer_strt_strb_ireg3[69]_i_2_n_0 ),
        .I5(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h4540454045400000)) 
    \sig_xfer_strt_strb_ireg3[20]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[84]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3[86]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_xfer_strt_strb_ireg3[85]_i_2_n_0 ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'h4440444444404040)) 
    \sig_xfer_strt_strb_ireg3[21]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[86]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3[85]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I5(\sig_xfer_strt_strb_ireg3[87]_i_2_n_0 ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'h4540454045400000)) 
    \sig_xfer_strt_strb_ireg3[22]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[86]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3[88]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_xfer_strt_strb_ireg3[87]_i_2_n_0 ),
        .O(D[22]));
  LUT6 #(
    .INIT(64'h4440444444404040)) 
    \sig_xfer_strt_strb_ireg3[23]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[88]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3[87]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I5(\sig_xfer_strt_strb_ireg3[89]_i_2_n_0 ),
        .O(D[23]));
  LUT6 #(
    .INIT(64'h4540454045400000)) 
    \sig_xfer_strt_strb_ireg3[24]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[88]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3[90]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_xfer_strt_strb_ireg3[89]_i_2_n_0 ),
        .O(D[24]));
  LUT6 #(
    .INIT(64'h4440444444404040)) 
    \sig_xfer_strt_strb_ireg3[25]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[90]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3[89]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I5(\sig_xfer_strt_strb_ireg3[91]_i_2_n_0 ),
        .O(D[25]));
  LUT6 #(
    .INIT(64'h4540454045400000)) 
    \sig_xfer_strt_strb_ireg3[26]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[90]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3[92]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_xfer_strt_strb_ireg3[91]_i_2_n_0 ),
        .O(D[26]));
  LUT6 #(
    .INIT(64'h4440444444404040)) 
    \sig_xfer_strt_strb_ireg3[27]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[92]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3[91]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I5(\sig_xfer_strt_strb_ireg3[93]_i_2_n_0 ),
        .O(D[27]));
  LUT6 #(
    .INIT(64'h4540454045400000)) 
    \sig_xfer_strt_strb_ireg3[28]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[92]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3[94]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_xfer_strt_strb_ireg3[93]_i_2_n_0 ),
        .O(D[28]));
  LUT6 #(
    .INIT(64'h4440444444404040)) 
    \sig_xfer_strt_strb_ireg3[29]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[94]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3[93]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I5(\sig_xfer_strt_strb_ireg3[95]_i_2_n_0 ),
        .O(D[29]));
  LUT6 #(
    .INIT(64'h1500150015000000)) 
    \sig_xfer_strt_strb_ireg3[2]_i_1 
       (.I0(Q[6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3[68]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_xfer_strt_strb_ireg3[66]_i_2_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h4045404540450000)) 
    \sig_xfer_strt_strb_ireg3[30]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[94]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(Q[5]),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_xfer_strt_strb_ireg3[95]_i_2_n_0 ),
        .O(D[30]));
  LUT6 #(
    .INIT(64'h1110111111101010)) 
    \sig_xfer_strt_strb_ireg3[31]_i_1 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3[95]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I5(\sig_xfer_strt_strb_ireg3_reg[31] ),
        .O(D[31]));
  LUT6 #(
    .INIT(64'h1510151015100000)) 
    \sig_xfer_strt_strb_ireg3[32]_i_1 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3[98]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_xfer_strt_strb_ireg3_reg[31] ),
        .O(D[32]));
  LUT6 #(
    .INIT(64'h4440444444404040)) 
    \sig_xfer_strt_strb_ireg3[33]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[98]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3_reg[31] ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I5(\sig_xfer_strt_strb_ireg3[99]_i_2_n_0 ),
        .O(D[33]));
  LUT6 #(
    .INIT(64'h4540454045400000)) 
    \sig_xfer_strt_strb_ireg3[34]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[98]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3[100]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_xfer_strt_strb_ireg3[99]_i_2_n_0 ),
        .O(D[34]));
  LUT6 #(
    .INIT(64'h4440444444404040)) 
    \sig_xfer_strt_strb_ireg3[35]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[100]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3[99]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I5(\sig_xfer_strt_strb_ireg3[101]_i_2_n_0 ),
        .O(D[35]));
  LUT6 #(
    .INIT(64'h4540454045400000)) 
    \sig_xfer_strt_strb_ireg3[36]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[100]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3[102]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_xfer_strt_strb_ireg3[101]_i_2_n_0 ),
        .O(D[36]));
  LUT6 #(
    .INIT(64'h4440444444404040)) 
    \sig_xfer_strt_strb_ireg3[37]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[102]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3[101]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I5(\sig_xfer_strt_strb_ireg3[103]_i_2_n_0 ),
        .O(D[37]));
  LUT6 #(
    .INIT(64'h4540454045400000)) 
    \sig_xfer_strt_strb_ireg3[38]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[102]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3[104]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_xfer_strt_strb_ireg3[103]_i_2_n_0 ),
        .O(D[38]));
  LUT6 #(
    .INIT(64'h4440444444404040)) 
    \sig_xfer_strt_strb_ireg3[39]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[104]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3[103]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I5(\sig_xfer_strt_strb_ireg3[105]_i_2_n_0 ),
        .O(D[39]));
  LUT6 #(
    .INIT(64'h4444444444404040)) 
    \sig_xfer_strt_strb_ireg3[3]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[68]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3_reg[1]_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I5(\sig_xfer_strt_strb_ireg3[69]_i_2_n_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h4540454045400000)) 
    \sig_xfer_strt_strb_ireg3[40]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[104]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3[106]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_xfer_strt_strb_ireg3[105]_i_2_n_0 ),
        .O(D[40]));
  LUT6 #(
    .INIT(64'h4440444444404040)) 
    \sig_xfer_strt_strb_ireg3[41]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[106]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3[105]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I5(\sig_xfer_strt_strb_ireg3[107]_i_2_n_0 ),
        .O(D[41]));
  LUT6 #(
    .INIT(64'h4540454045400000)) 
    \sig_xfer_strt_strb_ireg3[42]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[106]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3[108]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_xfer_strt_strb_ireg3[107]_i_2_n_0 ),
        .O(D[42]));
  LUT6 #(
    .INIT(64'h4440444444404040)) 
    \sig_xfer_strt_strb_ireg3[43]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[108]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3[107]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I5(\sig_xfer_strt_strb_ireg3[109]_i_2_n_0 ),
        .O(D[43]));
  LUT6 #(
    .INIT(64'h4540454045400000)) 
    \sig_xfer_strt_strb_ireg3[44]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[108]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3[110]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_xfer_strt_strb_ireg3[109]_i_2_n_0 ),
        .O(D[44]));
  LUT6 #(
    .INIT(64'h4440444444404040)) 
    \sig_xfer_strt_strb_ireg3[45]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[110]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3[109]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I5(\sig_xfer_strt_strb_ireg3[111]_i_2_n_0 ),
        .O(D[45]));
  LUT6 #(
    .INIT(64'h4540454045400000)) 
    \sig_xfer_strt_strb_ireg3[46]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[110]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3_reg[46] ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_xfer_strt_strb_ireg3[111]_i_2_n_0 ),
        .O(D[46]));
  LUT6 #(
    .INIT(64'h4440444444404040)) 
    \sig_xfer_strt_strb_ireg3[47]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3_reg[46] ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3[111]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I5(\sig_xfer_strt_strb_ireg3[113]_i_2_n_0 ),
        .O(D[47]));
  LUT6 #(
    .INIT(64'h4540454045400000)) 
    \sig_xfer_strt_strb_ireg3[48]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3_reg[46] ),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3[114]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_xfer_strt_strb_ireg3[113]_i_2_n_0 ),
        .O(D[48]));
  LUT6 #(
    .INIT(64'h4440444444404040)) 
    \sig_xfer_strt_strb_ireg3[49]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[114]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3[113]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I5(\sig_xfer_strt_strb_ireg3[115]_i_2_n_0 ),
        .O(D[49]));
  LUT6 #(
    .INIT(64'h4540454045400000)) 
    \sig_xfer_strt_strb_ireg3[4]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[68]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3[70]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_xfer_strt_strb_ireg3[69]_i_2_n_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h4540454045400000)) 
    \sig_xfer_strt_strb_ireg3[50]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[114]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3[116]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_xfer_strt_strb_ireg3[115]_i_2_n_0 ),
        .O(D[50]));
  LUT6 #(
    .INIT(64'h4440444444404040)) 
    \sig_xfer_strt_strb_ireg3[51]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[116]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3[115]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I5(\sig_xfer_strt_strb_ireg3[117]_i_2_n_0 ),
        .O(D[51]));
  LUT6 #(
    .INIT(64'h4540454045400000)) 
    \sig_xfer_strt_strb_ireg3[52]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[116]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3[118]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_xfer_strt_strb_ireg3[117]_i_2_n_0 ),
        .O(D[52]));
  LUT6 #(
    .INIT(64'h4440444444404040)) 
    \sig_xfer_strt_strb_ireg3[53]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[118]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3[117]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I5(\sig_xfer_strt_strb_ireg3[119]_i_2_n_0 ),
        .O(D[53]));
  LUT6 #(
    .INIT(64'h4540454045400000)) 
    \sig_xfer_strt_strb_ireg3[54]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[118]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3[120]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_xfer_strt_strb_ireg3[119]_i_2_n_0 ),
        .O(D[54]));
  LUT6 #(
    .INIT(64'h4440444444404040)) 
    \sig_xfer_strt_strb_ireg3[55]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[120]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3[119]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I5(\sig_xfer_strt_strb_ireg3[121]_i_2_n_0 ),
        .O(D[55]));
  LUT6 #(
    .INIT(64'h4540454045400000)) 
    \sig_xfer_strt_strb_ireg3[56]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[120]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3[122]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_xfer_strt_strb_ireg3[121]_i_2_n_0 ),
        .O(D[56]));
  LUT6 #(
    .INIT(64'h4440444444404040)) 
    \sig_xfer_strt_strb_ireg3[57]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[122]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3[121]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I5(\sig_xfer_strt_strb_ireg3[123]_i_2_n_0 ),
        .O(D[57]));
  LUT6 #(
    .INIT(64'h4540454045400000)) 
    \sig_xfer_strt_strb_ireg3[58]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[122]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3[124]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_xfer_strt_strb_ireg3[123]_i_2_n_0 ),
        .O(D[58]));
  LUT6 #(
    .INIT(64'h4440444444404040)) 
    \sig_xfer_strt_strb_ireg3[59]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[124]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3[123]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I5(\sig_strbgen_bytes_ireg2_reg[7] ),
        .O(D[59]));
  LUT6 #(
    .INIT(64'h4440444444404040)) 
    \sig_xfer_strt_strb_ireg3[5]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[70]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3[69]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I5(\sig_xfer_strt_strb_ireg3[71]_i_2_n_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h5051505150510000)) 
    \sig_xfer_strt_strb_ireg3[60]_i_1 
       (.I0(Q[6]),
        .I1(Q[0]),
        .I2(\sig_xfer_strt_strb_ireg3[124]_i_2_n_0 ),
        .I3(Q[1]),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_strbgen_bytes_ireg2_reg[7] ),
        .O(D[60]));
  LUT6 #(
    .INIT(64'h4444404044404040)) 
    \sig_xfer_strt_strb_ireg3[61]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[126]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I4(\sig_strbgen_bytes_ireg2_reg[7] ),
        .I5(\sig_xfer_strt_strb_ireg3_reg[1]_0 ),
        .O(D[61]));
  LUT6 #(
    .INIT(64'h4545450045004500)) 
    \sig_xfer_strt_strb_ireg3[62]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[126]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I4(\sig_strbgen_bytes_ireg2_reg[7] ),
        .I5(\sig_xfer_strt_strb_ireg3_reg[1]_0 ),
        .O(D[62]));
  LUT6 #(
    .INIT(64'h5555557500000000)) 
    \sig_xfer_strt_strb_ireg3[64]_i_1 
       (.I0(Q[6]),
        .I1(Q[1]),
        .I2(\sig_xfer_strt_strb_ireg3[72]_i_2_n_0 ),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .O(D[63]));
  LUT6 #(
    .INIT(64'hD0D0D0D0D0D0D000)) 
    \sig_xfer_strt_strb_ireg3[65]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[65]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3_reg[1]_0 ),
        .I4(\sig_xfer_strt_strb_ireg3[69]_i_2_n_0 ),
        .I5(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .O(D[64]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \sig_xfer_strt_strb_ireg3[65]_i_2 
       (.I0(Q[2]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[1]),
        .O(\sig_xfer_strt_strb_ireg3[65]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7F55000000000000)) 
    \sig_xfer_strt_strb_ireg3[66]_i_1 
       (.I0(Q[6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3[68]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_xfer_strt_strb_ireg3[66]_i_2_n_0 ),
        .O(D[65]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sig_xfer_strt_strb_ireg3[66]_i_2 
       (.I0(\sig_xfer_strt_strb_ireg3_reg[111]_0 ),
        .I1(\sig_xfer_strt_strb_ireg3[81]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[111] ),
        .I3(\sig_xfer_strt_strb_ireg3_reg[1]_0 ),
        .O(\sig_xfer_strt_strb_ireg3[66]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD0D0D0D0D0000000)) 
    \sig_xfer_strt_strb_ireg3[67]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[68]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3_reg[1]_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I5(\sig_xfer_strt_strb_ireg3[69]_i_2_n_0 ),
        .O(D[66]));
  LUT6 #(
    .INIT(64'hDFD5000000000000)) 
    \sig_xfer_strt_strb_ireg3[68]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[68]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3[70]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_xfer_strt_strb_ireg3[69]_i_2_n_0 ),
        .O(D[67]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \sig_xfer_strt_strb_ireg3[68]_i_2 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[2]),
        .O(\sig_xfer_strt_strb_ireg3[68]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD000D0D0D0000000)) 
    \sig_xfer_strt_strb_ireg3[69]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[70]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3[69]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I5(\sig_xfer_strt_strb_ireg3[71]_i_2_n_0 ),
        .O(D[68]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \sig_xfer_strt_strb_ireg3[69]_i_2 
       (.I0(\sig_xfer_strt_strb_ireg3_reg[111] ),
        .I1(\sig_xfer_strt_strb_ireg3[81]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[111]_0 ),
        .O(\sig_xfer_strt_strb_ireg3[69]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4540454045400000)) 
    \sig_xfer_strt_strb_ireg3[6]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[70]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3[72]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_xfer_strt_strb_ireg3[71]_i_2_n_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hDFD5000000000000)) 
    \sig_xfer_strt_strb_ireg3[70]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[70]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3[72]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_xfer_strt_strb_ireg3[71]_i_2_n_0 ),
        .O(D[69]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h00000007)) 
    \sig_xfer_strt_strb_ireg3[70]_i_2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(Q[3]),
        .O(\sig_xfer_strt_strb_ireg3[70]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD000D0D0D0000000)) 
    \sig_xfer_strt_strb_ireg3[71]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[72]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3[71]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I5(\sig_xfer_strt_strb_ireg3[73]_i_2_n_0 ),
        .O(D[70]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \sig_xfer_strt_strb_ireg3[71]_i_2 
       (.I0(\sig_xfer_strt_strb_ireg3_reg[111]_0 ),
        .I1(\sig_xfer_strt_strb_ireg3_reg[1]_0 ),
        .I2(\sig_xfer_strt_strb_ireg3[81]_i_2_n_0 ),
        .I3(\sig_xfer_strt_strb_ireg3_reg[111] ),
        .O(\sig_xfer_strt_strb_ireg3[71]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDFD5000000000000)) 
    \sig_xfer_strt_strb_ireg3[72]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[72]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3[74]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_xfer_strt_strb_ireg3[73]_i_2_n_0 ),
        .O(D[71]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \sig_xfer_strt_strb_ireg3[72]_i_2 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .O(\sig_xfer_strt_strb_ireg3[72]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD000D0D0D0000000)) 
    \sig_xfer_strt_strb_ireg3[73]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[74]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3[73]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I5(\sig_xfer_strt_strb_ireg3[75]_i_2_n_0 ),
        .O(D[72]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_xfer_strt_strb_ireg3[73]_i_2 
       (.I0(\sig_xfer_strt_strb_ireg3[81]_i_2_n_0 ),
        .I1(\sig_xfer_strt_strb_ireg3_reg[111] ),
        .O(\sig_xfer_strt_strb_ireg3[73]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDFD5000000000000)) 
    \sig_xfer_strt_strb_ireg3[74]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[74]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3[76]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_xfer_strt_strb_ireg3[75]_i_2_n_0 ),
        .O(D[73]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h00000037)) 
    \sig_xfer_strt_strb_ireg3[74]_i_2 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\sig_xfer_strt_strb_ireg3[74]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD000D0D0D0000000)) 
    \sig_xfer_strt_strb_ireg3[75]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[76]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3[75]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I5(\sig_xfer_strt_strb_ireg3[77]_i_2_n_0 ),
        .O(D[74]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hFFC8)) 
    \sig_xfer_strt_strb_ireg3[75]_i_2 
       (.I0(\sig_xfer_strt_strb_ireg3_reg[1]_0 ),
        .I1(\sig_xfer_strt_strb_ireg3_reg[111] ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[111]_0 ),
        .I3(\sig_xfer_strt_strb_ireg3[81]_i_2_n_0 ),
        .O(\sig_xfer_strt_strb_ireg3[75]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDFD5000000000000)) 
    \sig_xfer_strt_strb_ireg3[76]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[76]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3[78]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_xfer_strt_strb_ireg3[77]_i_2_n_0 ),
        .O(D[75]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h0007)) 
    \sig_xfer_strt_strb_ireg3[76]_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[5]),
        .O(\sig_xfer_strt_strb_ireg3[76]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD000D0D0D0000000)) 
    \sig_xfer_strt_strb_ireg3[77]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[78]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3[77]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I5(\sig_xfer_strt_strb_ireg3[78]_i_3_n_0 ),
        .O(D[76]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \sig_xfer_strt_strb_ireg3[77]_i_2 
       (.I0(\sig_xfer_strt_strb_ireg3_reg[111] ),
        .I1(\sig_xfer_strt_strb_ireg3_reg[111]_0 ),
        .I2(\sig_xfer_strt_strb_ireg3[81]_i_2_n_0 ),
        .O(\sig_xfer_strt_strb_ireg3[77]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDFD5000000000000)) 
    \sig_xfer_strt_strb_ireg3[78]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[78]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3_reg[14] ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_xfer_strt_strb_ireg3[78]_i_3_n_0 ),
        .O(D[77]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h0000007F)) 
    \sig_xfer_strt_strb_ireg3[78]_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\sig_xfer_strt_strb_ireg3[78]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \sig_xfer_strt_strb_ireg3[78]_i_3 
       (.I0(\sig_xfer_strt_strb_ireg3_reg[111] ),
        .I1(\sig_xfer_strt_strb_ireg3_reg[111]_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1]_0 ),
        .I3(\sig_xfer_strt_strb_ireg3[81]_i_2_n_0 ),
        .O(\sig_xfer_strt_strb_ireg3[78]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h57000000)) 
    \sig_xfer_strt_strb_ireg3[79]_i_1 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I4(\sig_xfer_strt_strb_ireg3[79]_i_2_n_0 ),
        .O(D[78]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    \sig_xfer_strt_strb_ireg3[79]_i_2 
       (.I0(\sig_xfer_strt_strb_ireg3_reg[111] ),
        .I1(\sig_xfer_strt_strb_ireg3_reg[111]_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1]_0 ),
        .I3(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I4(\sig_xfer_strt_strb_ireg3[81]_i_2_n_0 ),
        .O(\sig_xfer_strt_strb_ireg3[79]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4440444444404040)) 
    \sig_xfer_strt_strb_ireg3[7]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[72]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3[71]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I5(\sig_xfer_strt_strb_ireg3[73]_i_2_n_0 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hDFD5000000000000)) 
    \sig_xfer_strt_strb_ireg3[80]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3_reg[14] ),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3[82]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_xfer_strt_strb_ireg3[81]_i_2_n_0 ),
        .O(D[79]));
  LUT6 #(
    .INIT(64'hD000D0D0D0000000)) 
    \sig_xfer_strt_strb_ireg3[81]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[82]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3[81]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I5(\sig_xfer_strt_strb_ireg3[83]_i_2_n_0 ),
        .O(D[80]));
  LUT6 #(
    .INIT(64'hEEFEFEFFFFEFEFEE)) 
    \sig_xfer_strt_strb_ireg3[81]_i_2 
       (.I0(\sig_xfer_strt_strb_ireg3_reg[113] ),
        .I1(\sig_xfer_strt_strb_ireg3_reg[113]_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[113]_1 ),
        .I3(Q[6]),
        .I4(\sig_xfer_strt_strb_ireg3_reg[113]_2 ),
        .I5(\sig_xfer_strt_strb_ireg3_reg[113]_3 ),
        .O(\sig_xfer_strt_strb_ireg3[81]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDFD5000000000000)) 
    \sig_xfer_strt_strb_ireg3[82]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[82]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3[84]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_xfer_strt_strb_ireg3[83]_i_2_n_0 ),
        .O(D[81]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h00000F1F)) 
    \sig_xfer_strt_strb_ireg3[82]_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[5]),
        .O(\sig_xfer_strt_strb_ireg3[82]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD000D0D0D0000000)) 
    \sig_xfer_strt_strb_ireg3[83]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[84]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3[83]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I5(\sig_xfer_strt_strb_ireg3[85]_i_2_n_0 ),
        .O(D[82]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \sig_xfer_strt_strb_ireg3[83]_i_2 
       (.I0(\sig_xfer_strt_strb_ireg3_reg[1]_0 ),
        .I1(\sig_xfer_strt_strb_ireg3_reg[111]_0 ),
        .I2(\sig_xfer_strt_strb_ireg3[81]_i_2_n_0 ),
        .I3(\sig_xfer_strt_strb_ireg3_reg[111] ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[31] ),
        .O(\sig_xfer_strt_strb_ireg3[83]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDFD5000000000000)) 
    \sig_xfer_strt_strb_ireg3[84]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[84]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3[86]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_xfer_strt_strb_ireg3[85]_i_2_n_0 ),
        .O(D[83]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h0037)) 
    \sig_xfer_strt_strb_ireg3[84]_i_2 
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[5]),
        .O(\sig_xfer_strt_strb_ireg3[84]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD000D0D0D0000000)) 
    \sig_xfer_strt_strb_ireg3[85]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[86]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3[85]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I5(\sig_xfer_strt_strb_ireg3[87]_i_2_n_0 ),
        .O(D[84]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \sig_xfer_strt_strb_ireg3[85]_i_2 
       (.I0(\sig_xfer_strt_strb_ireg3_reg[111]_0 ),
        .I1(\sig_xfer_strt_strb_ireg3[81]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[111] ),
        .I3(\sig_xfer_strt_strb_ireg3_reg[31] ),
        .O(\sig_xfer_strt_strb_ireg3[85]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDFD5000000000000)) 
    \sig_xfer_strt_strb_ireg3[86]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[86]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3[88]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_xfer_strt_strb_ireg3[87]_i_2_n_0 ),
        .O(D[85]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h00000F7F)) 
    \sig_xfer_strt_strb_ireg3[86]_i_2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[5]),
        .O(\sig_xfer_strt_strb_ireg3[86]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD000D0D0D0000000)) 
    \sig_xfer_strt_strb_ireg3[87]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[88]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3[87]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I5(\sig_xfer_strt_strb_ireg3[89]_i_2_n_0 ),
        .O(D[86]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'hF0F7F080)) 
    \sig_xfer_strt_strb_ireg3[87]_i_2 
       (.I0(\sig_xfer_strt_strb_ireg3_reg[111]_0 ),
        .I1(\sig_xfer_strt_strb_ireg3_reg[1]_0 ),
        .I2(\sig_xfer_strt_strb_ireg3[81]_i_2_n_0 ),
        .I3(\sig_xfer_strt_strb_ireg3_reg[111] ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[31] ),
        .O(\sig_xfer_strt_strb_ireg3[87]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDFD5000000000000)) 
    \sig_xfer_strt_strb_ireg3[88]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[88]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3[90]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_xfer_strt_strb_ireg3[89]_i_2_n_0 ),
        .O(D[87]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \sig_xfer_strt_strb_ireg3[88]_i_2 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[5]),
        .O(\sig_xfer_strt_strb_ireg3[88]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD000D0D0D0000000)) 
    \sig_xfer_strt_strb_ireg3[89]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[90]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3[89]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I5(\sig_xfer_strt_strb_ireg3[91]_i_2_n_0 ),
        .O(D[88]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_xfer_strt_strb_ireg3[89]_i_2 
       (.I0(\sig_xfer_strt_strb_ireg3[81]_i_2_n_0 ),
        .I1(\sig_xfer_strt_strb_ireg3_reg[111] ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[31] ),
        .O(\sig_xfer_strt_strb_ireg3[89]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4540454045400000)) 
    \sig_xfer_strt_strb_ireg3[8]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[72]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3[74]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_xfer_strt_strb_ireg3[73]_i_2_n_0 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hDFD5000000000000)) 
    \sig_xfer_strt_strb_ireg3[90]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[90]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3[92]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_xfer_strt_strb_ireg3[91]_i_2_n_0 ),
        .O(D[89]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h00003F7F)) 
    \sig_xfer_strt_strb_ireg3[90]_i_2 
       (.I0(Q[1]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[5]),
        .O(\sig_xfer_strt_strb_ireg3[90]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD000D0D0D0000000)) 
    \sig_xfer_strt_strb_ireg3[91]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[92]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3[91]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I5(\sig_xfer_strt_strb_ireg3[93]_i_2_n_0 ),
        .O(D[90]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'hCFDFC080)) 
    \sig_xfer_strt_strb_ireg3[91]_i_2 
       (.I0(\sig_xfer_strt_strb_ireg3_reg[1]_0 ),
        .I1(\sig_xfer_strt_strb_ireg3[81]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[111] ),
        .I3(\sig_xfer_strt_strb_ireg3_reg[111]_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[31] ),
        .O(\sig_xfer_strt_strb_ireg3[91]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDFD5000000000000)) 
    \sig_xfer_strt_strb_ireg3[92]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[92]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3[94]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_xfer_strt_strb_ireg3[93]_i_2_n_0 ),
        .O(D[91]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h007F)) 
    \sig_xfer_strt_strb_ireg3[92]_i_2 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[5]),
        .O(\sig_xfer_strt_strb_ireg3[92]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD000D0D0D0000000)) 
    \sig_xfer_strt_strb_ireg3[93]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[94]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3[93]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I5(\sig_xfer_strt_strb_ireg3[95]_i_2_n_0 ),
        .O(D[92]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \sig_xfer_strt_strb_ireg3[93]_i_2 
       (.I0(\sig_xfer_strt_strb_ireg3[81]_i_2_n_0 ),
        .I1(\sig_xfer_strt_strb_ireg3_reg[111] ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[111]_0 ),
        .I3(\sig_xfer_strt_strb_ireg3_reg[31] ),
        .O(\sig_xfer_strt_strb_ireg3[93]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD5DF000000000000)) 
    \sig_xfer_strt_strb_ireg3[94]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[94]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(Q[5]),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_xfer_strt_strb_ireg3[95]_i_2_n_0 ),
        .O(D[93]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h00007FFF)) 
    \sig_xfer_strt_strb_ireg3[94]_i_2 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[5]),
        .O(\sig_xfer_strt_strb_ireg3[94]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7000707070000000)) 
    \sig_xfer_strt_strb_ireg3[95]_i_1 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3[95]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I5(\sig_xfer_strt_strb_ireg3_reg[31] ),
        .O(D[94]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \sig_xfer_strt_strb_ireg3[95]_i_2 
       (.I0(\sig_xfer_strt_strb_ireg3[81]_i_2_n_0 ),
        .I1(\sig_xfer_strt_strb_ireg3_reg[111] ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[111]_0 ),
        .I3(\sig_xfer_strt_strb_ireg3_reg[1]_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[31] ),
        .O(\sig_xfer_strt_strb_ireg3[95]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7F75000000000000)) 
    \sig_xfer_strt_strb_ireg3[96]_i_1 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3[98]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_xfer_strt_strb_ireg3_reg[31] ),
        .O(D[95]));
  LUT6 #(
    .INIT(64'hD000D0D0D0000000)) 
    \sig_xfer_strt_strb_ireg3[97]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[98]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3_reg[31] ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I5(\sig_xfer_strt_strb_ireg3[99]_i_2_n_0 ),
        .O(D[96]));
  LUT6 #(
    .INIT(64'hDFD5000000000000)) 
    \sig_xfer_strt_strb_ireg3[98]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[98]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3[100]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I5(\sig_xfer_strt_strb_ireg3[99]_i_2_n_0 ),
        .O(D[97]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    \sig_xfer_strt_strb_ireg3[98]_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\sig_xfer_strt_strb_ireg3[98]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD000D0D0D0000000)) 
    \sig_xfer_strt_strb_ireg3[99]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[100]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3[99]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I5(\sig_xfer_strt_strb_ireg3[101]_i_2_n_0 ),
        .O(D[98]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \sig_xfer_strt_strb_ireg3[99]_i_2 
       (.I0(\sig_xfer_strt_strb_ireg3_reg[1]_0 ),
        .I1(\sig_xfer_strt_strb_ireg3_reg[111]_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[31] ),
        .I3(\sig_xfer_strt_strb_ireg3_reg[111] ),
        .I4(\sig_xfer_strt_strb_ireg3[113]_i_2_n_0 ),
        .O(\sig_xfer_strt_strb_ireg3[99]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4440444444404040)) 
    \sig_xfer_strt_strb_ireg3[9]_i_1 
       (.I0(Q[6]),
        .I1(\sig_xfer_strt_strb_ireg3[74]_i_2_n_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[1] ),
        .I3(\sig_xfer_strt_strb_ireg3[73]_i_2_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[1]_1 ),
        .I5(\sig_xfer_strt_strb_ireg3[75]_i_2_n_0 ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "axi_datamover_strb_gen2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_strb_gen2__parameterized0
   (\sig_finish_addr_offset_ireg2_reg[0] ,
    \sig_finish_addr_offset_ireg2_reg[0]_0 ,
    \sig_finish_addr_offset_ireg2_reg[0]_1 ,
    \sig_finish_addr_offset_ireg2_reg[0]_2 ,
    \sig_finish_addr_offset_ireg2_reg[1] ,
    \sig_finish_addr_offset_ireg2_reg[1]_0 ,
    \sig_finish_addr_offset_ireg2_reg[2] ,
    \sig_finish_addr_offset_ireg2_reg[1]_1 ,
    \sig_finish_addr_offset_ireg2_reg[1]_2 ,
    \sig_finish_addr_offset_ireg2_reg[2]_0 ,
    Q);
  output \sig_finish_addr_offset_ireg2_reg[0] ;
  output \sig_finish_addr_offset_ireg2_reg[0]_0 ;
  output \sig_finish_addr_offset_ireg2_reg[0]_1 ;
  output \sig_finish_addr_offset_ireg2_reg[0]_2 ;
  output \sig_finish_addr_offset_ireg2_reg[1] ;
  output \sig_finish_addr_offset_ireg2_reg[1]_0 ;
  output \sig_finish_addr_offset_ireg2_reg[2] ;
  output \sig_finish_addr_offset_ireg2_reg[1]_1 ;
  output \sig_finish_addr_offset_ireg2_reg[1]_2 ;
  output \sig_finish_addr_offset_ireg2_reg[2]_0 ;
  input [5:0]Q;

  wire [5:0]Q;
  wire \sig_finish_addr_offset_ireg2_reg[0] ;
  wire \sig_finish_addr_offset_ireg2_reg[0]_0 ;
  wire \sig_finish_addr_offset_ireg2_reg[0]_1 ;
  wire \sig_finish_addr_offset_ireg2_reg[0]_2 ;
  wire \sig_finish_addr_offset_ireg2_reg[1] ;
  wire \sig_finish_addr_offset_ireg2_reg[1]_0 ;
  wire \sig_finish_addr_offset_ireg2_reg[1]_1 ;
  wire \sig_finish_addr_offset_ireg2_reg[1]_2 ;
  wire \sig_finish_addr_offset_ireg2_reg[2] ;
  wire \sig_finish_addr_offset_ireg2_reg[2]_0 ;

  LUT6 #(
    .INIT(64'hFF00FF00FF00E001)) 
    \sig_xfer_end_strb_ireg3[100]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\sig_finish_addr_offset_ireg2_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00FF008001)) 
    \sig_xfer_end_strb_ireg3[102]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\sig_finish_addr_offset_ireg2_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFF0000E0000001)) 
    \sig_xfer_end_strb_ireg3[108]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\sig_finish_addr_offset_ireg2_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFF0000FE000001)) 
    \sig_xfer_end_strb_ireg3[111]_i_2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\sig_finish_addr_offset_ireg2_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFFE0FF00FF01)) 
    \sig_xfer_end_strb_ireg3[84]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\sig_finish_addr_offset_ireg2_reg[1]_2 ));
  LUT6 #(
    .INIT(64'hFFFFF800FFFF0001)) 
    \sig_xfer_end_strb_ireg3[90]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\sig_finish_addr_offset_ireg2_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hFFFFE000FFFF0001)) 
    \sig_xfer_end_strb_ireg3[92]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\sig_finish_addr_offset_ireg2_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hFFFF8000FFFF0001)) 
    \sig_xfer_end_strb_ireg3[94]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\sig_finish_addr_offset_ireg2_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFE00FFFF0001)) 
    \sig_xfer_end_strb_ireg3[95]_i_2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\sig_finish_addr_offset_ireg2_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0F081)) 
    \sig_xfer_end_strb_ireg3[98]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\sig_finish_addr_offset_ireg2_reg[0]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wr_status_cntl
   (D,
    FIFO_Full_reg,
    sig_data2addr_stop_req,
    sig_halt_reg_dly2,
    sig_halt_reg_dly3,
    sig_wsc2stat_status_valid,
    sig_wdc_status_going_full,
    sig_init_done,
    sig_init_done_0,
    sig_inhibit_rdy_n,
    sig_halt_reg_dly3_reg_0,
    sig_halt_reg_dly3_reg_1,
    m_axi_s2mm_bready,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    sig_init_done_reg,
    sig_init_done_reg_0,
    sig_halt_reg_reg_0,
    sig_halt_cmplt_reg,
    sig_next_calc_error_reg,
    s2mm_halt_cmplt,
    sig_sstrb_stop_mask,
    sig_stat2wsc_status_ready,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    out,
    m_axi_s2mm_bvalid,
    sig_data2wsc_valid,
    sig_addr_reg_empty,
    sig_addr2wsc_calc_error,
    m_axi_s2mm_bresp,
    in);
  output [30:0]D;
  output FIFO_Full_reg;
  output sig_data2addr_stop_req;
  output sig_halt_reg_dly2;
  output sig_halt_reg_dly3;
  output sig_wsc2stat_status_valid;
  output sig_wdc_status_going_full;
  output sig_init_done;
  output sig_init_done_0;
  output sig_inhibit_rdy_n;
  output sig_halt_reg_dly3_reg_0;
  output sig_halt_reg_dly3_reg_1;
  output m_axi_s2mm_bready;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input sig_init_done_reg;
  input sig_init_done_reg_0;
  input sig_halt_reg_reg_0;
  input sig_halt_cmplt_reg;
  input sig_next_calc_error_reg;
  input s2mm_halt_cmplt;
  input sig_sstrb_stop_mask;
  input sig_stat2wsc_status_ready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input out;
  input m_axi_s2mm_bvalid;
  input sig_data2wsc_valid;
  input sig_addr_reg_empty;
  input sig_addr2wsc_calc_error;
  input [1:0]m_axi_s2mm_bresp;
  input [28:0]in;

  wire [30:0]D;
  wire FIFO_Full_reg;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_3 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_34 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_35 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_36 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_37 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_39 ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0 ;
  wire I_WRESP_STATUS_FIFO_n_1;
  wire I_WRESP_STATUS_FIFO_n_10;
  wire I_WRESP_STATUS_FIFO_n_2;
  wire I_WRESP_STATUS_FIFO_n_3;
  wire I_WRESP_STATUS_FIFO_n_4;
  wire I_WRESP_STATUS_FIFO_n_5;
  wire I_WRESP_STATUS_FIFO_n_8;
  wire I_WRESP_STATUS_FIFO_n_9;
  wire [28:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire out;
  wire s2mm_halt_cmplt;
  wire sig_addr2wsc_calc_error;
  wire \sig_addr_posted_cntr[0]_i_1__0_n_0 ;
  wire [3:0]sig_addr_posted_cntr_reg;
  wire sig_addr_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_reg_empty;
  wire sig_data2addr_stop_req;
  wire sig_data2wsc_valid;
  wire [32:4]sig_dcntl_sfifo_out;
  wire sig_halt_cmplt_i_2__0_n_0;
  wire sig_halt_cmplt_i_4_n_0;
  wire sig_halt_cmplt_reg;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_halt_reg_dly3_reg_0;
  wire sig_halt_reg_dly3_reg_1;
  wire sig_halt_reg_reg_0;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_reg;
  wire sig_init_done_reg_0;
  wire sig_next_calc_error_reg;
  wire sig_push_coelsc_reg;
  wire sig_rd_empty;
  wire sig_sstrb_stop_mask;
  wire sig_stat2wsc_status_ready;
  wire sig_statcnt_gt_eq_thres;
  wire sig_stream_rst;
  wire \sig_wdc_statcnt[0]_i_1_n_0 ;
  wire [3:0]sig_wdc_statcnt_reg;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized6 \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO 
       (.D({\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_35 ,\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_36 ,\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_37 }),
        .E(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_34 ),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg (D[0]),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_39 ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg (sig_rd_empty),
        .\INFERRED_GEN.cnt_i_reg[3] (I_WRESP_STATUS_FIFO_n_9),
        .Q(sig_wdc_statcnt_reg),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_dcntl_sfifo_out),
        .sig_coelsc_interr_reg0(sig_coelsc_interr_reg0),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_cmd_cmplt_reg(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_3 ),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_reg_0(sig_init_done_reg_0),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_stream_rst(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[6]),
        .Q(D[4]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[16]),
        .Q(D[14]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[17]),
        .Q(D[15]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[18]),
        .Q(D[16]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[19]),
        .Q(D[17]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[20]),
        .Q(D[18]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[21]),
        .Q(D[19]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[22]),
        .Q(D[20]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[23]),
        .Q(D[21]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[24]),
        .Q(D[22]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[25]),
        .Q(D[23]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[7]),
        .Q(D[5]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[26]),
        .Q(D[24]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[27]),
        .Q(D[25]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[28]),
        .Q(D[26]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[29]),
        .Q(D[27]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[30]),
        .Q(D[28]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[31]),
        .Q(D[29]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[8]),
        .Q(D[6]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[9]),
        .Q(D[7]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[10]),
        .Q(D[8]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[11]),
        .Q(D[9]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[12]),
        .Q(D[10]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[13]),
        .Q(D[11]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[14]),
        .Q(D[12]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[15]),
        .Q(D[13]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(I_WRESP_STATUS_FIFO_n_4),
        .Q(D[1]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[32]),
        .Q(D[30]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h8F)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1 
       (.I0(sig_wsc2stat_status_valid),
        .I1(sig_stat2wsc_status_ready),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_interr_reg0),
        .Q(D[0]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(I_WRESP_STATUS_FIFO_n_10),
        .Q(D[3]),
        .S(\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_3 ),
        .Q(sig_coelsc_reg_empty),
        .S(\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[5]),
        .Q(sig_wsc2stat_status_valid),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(I_WRESP_STATUS_FIFO_n_5),
        .Q(D[2]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized5 I_WRESP_STATUS_FIFO
       (.D({I_WRESP_STATUS_FIFO_n_1,I_WRESP_STATUS_FIFO_n_2,I_WRESP_STATUS_FIFO_n_3}),
        .E(I_WRESP_STATUS_FIFO_n_8),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg (I_WRESP_STATUS_FIFO_n_4),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg_0 (I_WRESP_STATUS_FIFO_n_10),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg (sig_dcntl_sfifo_out[4]),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg (I_WRESP_STATUS_FIFO_n_9),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg (I_WRESP_STATUS_FIFO_n_5),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 (D[2:0]),
        .\INFERRED_GEN.cnt_i_reg[1] (\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_39 ),
        .\INFERRED_GEN.cnt_i_reg[3] (sig_rd_empty),
        .Q(sig_addr_posted_cntr_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bready_0(sig_data2addr_stop_req),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_stream_rst(sig_stream_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_addr_posted_cntr[0]_i_1__0 
       (.I0(sig_addr_posted_cntr_reg[0]),
        .O(\sig_addr_posted_cntr[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_8),
        .D(\sig_addr_posted_cntr[0]_i_1__0_n_0 ),
        .Q(sig_addr_posted_cntr_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_8),
        .D(I_WRESP_STATUS_FIFO_n_3),
        .Q(sig_addr_posted_cntr_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_8),
        .D(I_WRESP_STATUS_FIFO_n_2),
        .Q(sig_addr_posted_cntr_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_8),
        .D(I_WRESP_STATUS_FIFO_n_1),
        .Q(sig_addr_posted_cntr_reg[3]),
        .R(sig_stream_rst));
  LUT5 #(
    .INIT(32'hFFFF4440)) 
    sig_halt_cmplt_i_1__0
       (.I0(sig_halt_cmplt_i_2__0_n_0),
        .I1(sig_halt_reg_dly3),
        .I2(sig_halt_cmplt_reg),
        .I3(sig_next_calc_error_reg),
        .I4(s2mm_halt_cmplt),
        .O(sig_halt_reg_dly3_reg_0));
  LUT6 #(
    .INIT(64'hFFFF3FF7FFFFFFFF)) 
    sig_halt_cmplt_i_2__0
       (.I0(sig_addr_reg_empty),
        .I1(sig_data2addr_stop_req),
        .I2(sig_addr2wsc_calc_error),
        .I3(sig_addr_posted_cntr_reg[0]),
        .I4(sig_addr_posted_cntr_reg[1]),
        .I5(sig_halt_cmplt_i_4_n_0),
        .O(sig_halt_cmplt_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sig_halt_cmplt_i_4
       (.I0(sig_addr_posted_cntr_reg[2]),
        .I1(sig_addr_posted_cntr_reg[3]),
        .O(sig_halt_cmplt_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_data2addr_stop_req),
        .Q(sig_halt_reg_dly1),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly1),
        .Q(sig_halt_reg_dly2),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly2),
        .Q(sig_halt_reg_dly3),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_reg_0),
        .Q(sig_data2addr_stop_req),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'hF4)) 
    sig_sready_stop_reg_i_1
       (.I0(sig_halt_reg_dly3),
        .I1(sig_halt_reg_dly2),
        .I2(sig_sstrb_stop_mask),
        .O(sig_halt_reg_dly3_reg_1));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_wdc_statcnt[0]_i_1 
       (.I0(sig_wdc_statcnt_reg[0]),
        .O(\sig_wdc_statcnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_34 ),
        .D(\sig_wdc_statcnt[0]_i_1_n_0 ),
        .Q(sig_wdc_statcnt_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_34 ),
        .D(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_37 ),
        .Q(sig_wdc_statcnt_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_34 ),
        .D(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_36 ),
        .Q(sig_wdc_statcnt_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_34 ),
        .D(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_35 ),
        .Q(sig_wdc_statcnt_reg[3]),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_wdc_status_going_full_i_1
       (.I0(sig_wdc_statcnt_reg[2]),
        .I1(sig_wdc_statcnt_reg[3]),
        .O(sig_statcnt_gt_eq_thres));
  FDRE #(
    .INIT(1'b0)) 
    sig_wdc_status_going_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_statcnt_gt_eq_thres),
        .Q(sig_wdc_status_going_full),
        .R(sig_stream_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wrdata_cntl
   (FIFO_Full_reg,
    sig_next_calc_error_reg,
    out,
    sig_data2wsc_valid,
    in,
    sig_next_cmd_cmplt_reg,
    lsig_end_of_cmd_reg,
    sig_init_done,
    sig_inhibit_rdy_n,
    sig_halt_reg_reg,
    \sig_addr_posted_cntr_reg[2]_0 ,
    S,
    sig_m_valid_out_reg,
    sig_m_valid_out_reg_0,
    sig_m_valid_out_reg_1,
    sig_wr_fifo,
    sig_halt_reg_reg_0,
    sig_last_skid_mux_out,
    sig_data2skid_wlast,
    \sig_next_strt_strb_reg_reg[3]_0 ,
    \sig_next_strt_strb_reg_reg[3]_1 ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    E,
    \GEN_INDET_BTT.lsig_eop_reg_reg_0 ,
    lsig_end_of_cmd_reg0,
    sig_init_done_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_data2addr_stop_req,
    \GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ,
    sig_inhibit_rdy_n_0,
    sig_push_to_wsc_reg_0,
    sig_first_dbeat_reg_0,
    \GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1 ,
    \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ,
    sig_mstr2data_cmd_valid,
    \sig_addr_posted_cntr_reg[0]_0 ,
    sig_halt_reg_dly3,
    sig_wdc_status_going_full,
    sig_wsc2stat_status_valid,
    sig_stat2wsc_status_ready,
    sig_last_reg_out_reg,
    sig_last_skid_reg,
    Q,
    sig_next_calc_error_reg_reg_0,
    D,
    \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0 );
  output FIFO_Full_reg;
  output sig_next_calc_error_reg;
  output [1:0]out;
  output sig_data2wsc_valid;
  output [28:0]in;
  output sig_next_cmd_cmplt_reg;
  output lsig_end_of_cmd_reg;
  output sig_init_done;
  output sig_inhibit_rdy_n;
  output sig_halt_reg_reg;
  output \sig_addr_posted_cntr_reg[2]_0 ;
  output [7:0]S;
  output [7:0]sig_m_valid_out_reg;
  output [7:0]sig_m_valid_out_reg_0;
  output [1:0]sig_m_valid_out_reg_1;
  output sig_wr_fifo;
  output sig_halt_reg_reg_0;
  output sig_last_skid_mux_out;
  output sig_data2skid_wlast;
  output [3:0]\sig_next_strt_strb_reg_reg[3]_0 ;
  output [3:0]\sig_next_strt_strb_reg_reg[3]_1 ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [0:0]E;
  input [4:0]\GEN_INDET_BTT.lsig_eop_reg_reg_0 ;
  input lsig_end_of_cmd_reg0;
  input sig_init_done_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_data2addr_stop_req;
  input \GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ;
  input sig_inhibit_rdy_n_0;
  input sig_push_to_wsc_reg_0;
  input sig_first_dbeat_reg_0;
  input \GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1 ;
  input [2:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ;
  input sig_mstr2data_cmd_valid;
  input \sig_addr_posted_cntr_reg[0]_0 ;
  input sig_halt_reg_dly3;
  input sig_wdc_status_going_full;
  input sig_wsc2stat_status_valid;
  input sig_stat2wsc_status_ready;
  input sig_last_reg_out_reg;
  input sig_last_skid_reg;
  input [3:0]Q;
  input [9:0]sig_next_calc_error_reg_reg_0;
  input [0:0]D;
  input [25:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_21 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_26 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1 ;
  wire [25:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0 ;
  wire [2:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ;
  wire [4:0]\GEN_INDET_BTT.lsig_eop_reg_reg_0 ;
  wire [3:0]Q;
  wire [7:0]S;
  wire [28:0]in;
  wire lsig_end_of_cmd_reg;
  wire lsig_end_of_cmd_reg0;
  wire lsig_eop_reg;
  wire m_axi_s2mm_aclk;
  wire [1:0]out;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr[0]_i_1__1_n_0 ;
  wire \sig_addr_posted_cntr[1]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_1__1_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_2__0_n_0 ;
  wire \sig_addr_posted_cntr_reg[0]_0 ;
  wire \sig_addr_posted_cntr_reg[2]_0 ;
  wire [26:24]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2addr_stop_req;
  wire sig_data2skid_wlast;
  wire sig_data2wsc_valid;
  wire \sig_data_reg_out[34]_i_4_n_0 ;
  wire \sig_data_reg_out[34]_i_5_n_0 ;
  wire \sig_data_reg_out[34]_i_6_n_0 ;
  wire [7:0]sig_dbeat_cntr;
  wire \sig_dbeat_cntr[7]_i_3__0_n_0 ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat_reg_0;
  wire sig_first_dbeat_reg_n_0;
  wire sig_halt_reg_dly3;
  wire sig_halt_reg_reg;
  wire sig_halt_reg_reg_0;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_0;
  wire sig_init_done;
  wire sig_init_done_reg;
  wire sig_last_dbeat3_out;
  wire sig_last_dbeat_i_3__0_n_0;
  wire sig_last_dbeat_i_5_n_0;
  wire sig_last_dbeat_reg_n_0;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg;
  wire sig_last_reg_out_i_2_n_0;
  wire sig_last_reg_out_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  wire sig_ld_new_cmd_reg;
  wire [7:0]sig_m_valid_out_reg;
  wire [7:0]sig_m_valid_out_reg_0;
  wire [1:0]sig_m_valid_out_reg_1;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire [9:0]sig_next_calc_error_reg_reg_0;
  wire sig_next_cmd_cmplt_reg;
  wire sig_next_sequential_reg;
  wire [3:0]sig_next_strt_strb_reg;
  wire [3:0]\sig_next_strt_strb_reg_reg[3]_0 ;
  wire [3:0]\sig_next_strt_strb_reg_reg[3]_1 ;
  wire sig_push_dqual_reg;
  wire sig_push_err2wsc;
  wire sig_push_err2wsc_i_1_n_0;
  wire sig_push_to_wsc_i_1_n_0;
  wire sig_push_to_wsc_reg_0;
  wire sig_set_push2wsc;
  wire sig_single_dbeat2_out;
  wire sig_single_dbeat_reg_n_0;
  wire sig_stat2wsc_status_ready;
  wire \sig_strb_reg_out[3]_i_3_n_0 ;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wr_fifo;
  wire sig_wsc2stat_status_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized9 \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO 
       (.D({\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 }),
        .E(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23 ),
        .FIFO_Full_reg(FIFO_Full_reg),
        .Q(sig_dbeat_cntr),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_cmd_fifo_data_out,out}),
        .sel(sig_wr_fifo),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20 ),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr[7]_i_3__0_n_0 ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_last_dbeat_reg_n_0),
        .sig_dqual_reg_empty_reg_0(sig_next_calc_error_reg),
        .sig_first_dbeat_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_21 ),
        .sig_first_dbeat_reg_0(sig_last_reg_out_i_2_n_0),
        .sig_first_dbeat_reg_1(sig_first_dbeat_reg_0),
        .sig_first_dbeat_reg_2(sig_first_dbeat_reg_n_0),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_last_dbeat3_out(sig_last_dbeat3_out),
        .sig_last_dbeat_reg(sig_last_dbeat_i_3__0_n_0),
        .sig_last_mmap_dbeat(sig_last_mmap_dbeat),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_26 ),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_i_4(sig_addr_posted_cntr),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg_0),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_single_dbeat2_out(sig_single_dbeat2_out),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .\sig_xfer_addr_reg_reg[1] ({\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 }));
  LUT4 #(
    .INIT(16'hDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_2 
       (.I0(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1 ),
        .I1(sig_halt_reg_reg),
        .I2(lsig_end_of_cmd_reg),
        .I3(in[17]),
        .O(sig_m_valid_out_reg_0[7]));
  LUT4 #(
    .INIT(16'hDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_3 
       (.I0(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1 ),
        .I1(sig_halt_reg_reg),
        .I2(lsig_end_of_cmd_reg),
        .I3(in[16]),
        .O(sig_m_valid_out_reg_0[6]));
  LUT4 #(
    .INIT(16'hDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_4 
       (.I0(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1 ),
        .I1(sig_halt_reg_reg),
        .I2(lsig_end_of_cmd_reg),
        .I3(in[15]),
        .O(sig_m_valid_out_reg_0[5]));
  LUT4 #(
    .INIT(16'hDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_5 
       (.I0(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1 ),
        .I1(sig_halt_reg_reg),
        .I2(lsig_end_of_cmd_reg),
        .I3(in[14]),
        .O(sig_m_valid_out_reg_0[4]));
  LUT4 #(
    .INIT(16'hDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_6 
       (.I0(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1 ),
        .I1(sig_halt_reg_reg),
        .I2(lsig_end_of_cmd_reg),
        .I3(in[13]),
        .O(sig_m_valid_out_reg_0[3]));
  LUT4 #(
    .INIT(16'hDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_7 
       (.I0(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1 ),
        .I1(sig_halt_reg_reg),
        .I2(lsig_end_of_cmd_reg),
        .I3(in[12]),
        .O(sig_m_valid_out_reg_0[2]));
  LUT4 #(
    .INIT(16'hDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_8 
       (.I0(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1 ),
        .I1(sig_halt_reg_reg),
        .I2(lsig_end_of_cmd_reg),
        .I3(in[11]),
        .O(sig_m_valid_out_reg_0[1]));
  LUT4 #(
    .INIT(16'hDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_9 
       (.I0(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1 ),
        .I1(sig_halt_reg_reg),
        .I2(lsig_end_of_cmd_reg),
        .I3(in[10]),
        .O(sig_m_valid_out_reg_0[0]));
  LUT4 #(
    .INIT(16'hDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[23]_i_2 
       (.I0(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1 ),
        .I1(sig_halt_reg_reg),
        .I2(lsig_end_of_cmd_reg),
        .I3(in[25]),
        .O(sig_m_valid_out_reg[7]));
  LUT4 #(
    .INIT(16'hDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[23]_i_3 
       (.I0(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1 ),
        .I1(sig_halt_reg_reg),
        .I2(lsig_end_of_cmd_reg),
        .I3(in[24]),
        .O(sig_m_valid_out_reg[6]));
  LUT4 #(
    .INIT(16'hDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[23]_i_4 
       (.I0(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1 ),
        .I1(sig_halt_reg_reg),
        .I2(lsig_end_of_cmd_reg),
        .I3(in[23]),
        .O(sig_m_valid_out_reg[5]));
  LUT4 #(
    .INIT(16'hDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[23]_i_5 
       (.I0(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1 ),
        .I1(sig_halt_reg_reg),
        .I2(lsig_end_of_cmd_reg),
        .I3(in[22]),
        .O(sig_m_valid_out_reg[4]));
  LUT4 #(
    .INIT(16'hDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[23]_i_6 
       (.I0(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1 ),
        .I1(sig_halt_reg_reg),
        .I2(lsig_end_of_cmd_reg),
        .I3(in[21]),
        .O(sig_m_valid_out_reg[3]));
  LUT4 #(
    .INIT(16'hDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[23]_i_7 
       (.I0(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1 ),
        .I1(sig_halt_reg_reg),
        .I2(lsig_end_of_cmd_reg),
        .I3(in[20]),
        .O(sig_m_valid_out_reg[2]));
  LUT4 #(
    .INIT(16'hDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[23]_i_8 
       (.I0(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1 ),
        .I1(sig_halt_reg_reg),
        .I2(lsig_end_of_cmd_reg),
        .I3(in[19]),
        .O(sig_m_valid_out_reg[1]));
  LUT4 #(
    .INIT(16'hDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[23]_i_9 
       (.I0(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1 ),
        .I1(sig_halt_reg_reg),
        .I2(lsig_end_of_cmd_reg),
        .I3(in[18]),
        .O(sig_m_valid_out_reg[0]));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_INDET_BTT.lsig_byte_cntr[25]_i_1 
       (.I0(lsig_end_of_cmd_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[25]_i_4 
       (.I0(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1 ),
        .I1(sig_halt_reg_reg),
        .I2(lsig_end_of_cmd_reg),
        .I3(in[27]),
        .O(sig_m_valid_out_reg_1[1]));
  LUT4 #(
    .INIT(16'hDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[25]_i_5 
       (.I0(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1 ),
        .I1(sig_halt_reg_reg),
        .I2(lsig_end_of_cmd_reg),
        .I3(in[26]),
        .O(sig_m_valid_out_reg_1[0]));
  LUT4 #(
    .INIT(16'hD0FF)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1 
       (.I0(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1 ),
        .I1(sig_halt_reg_reg),
        .I2(lsig_end_of_cmd_reg),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_10 
       (.I0(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1 ),
        .I1(sig_halt_reg_reg),
        .I2(lsig_end_of_cmd_reg),
        .I3(in[5]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h20FFDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_11 
       (.I0(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1 ),
        .I1(sig_halt_reg_reg),
        .I2(lsig_end_of_cmd_reg),
        .I3(in[4]),
        .I4(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 [2]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h20FFDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_12 
       (.I0(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1 ),
        .I1(sig_halt_reg_reg),
        .I2(lsig_end_of_cmd_reg),
        .I3(in[3]),
        .I4(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 [1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h20FFDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_13 
       (.I0(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1 ),
        .I1(sig_halt_reg_reg),
        .I2(lsig_end_of_cmd_reg),
        .I3(in[2]),
        .I4(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 [0]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'hDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_6 
       (.I0(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1 ),
        .I1(sig_halt_reg_reg),
        .I2(lsig_end_of_cmd_reg),
        .I3(in[9]),
        .O(S[7]));
  LUT4 #(
    .INIT(16'hDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_7 
       (.I0(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1 ),
        .I1(sig_halt_reg_reg),
        .I2(lsig_end_of_cmd_reg),
        .I3(in[8]),
        .O(S[6]));
  LUT4 #(
    .INIT(16'hDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_8 
       (.I0(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1 ),
        .I1(sig_halt_reg_reg),
        .I2(lsig_end_of_cmd_reg),
        .I3(in[7]),
        .O(S[5]));
  LUT4 #(
    .INIT(16'hDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_9 
       (.I0(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1 ),
        .I1(sig_halt_reg_reg),
        .I2(lsig_end_of_cmd_reg),
        .I3(in[6]),
        .O(S[4]));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0 [0]),
        .Q(in[2]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0 [10]),
        .Q(in[12]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0 [11]),
        .Q(in[13]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0 [12]),
        .Q(in[14]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0 [13]),
        .Q(in[15]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0 [14]),
        .Q(in[16]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0 [15]),
        .Q(in[17]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0 [16]),
        .Q(in[18]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0 [17]),
        .Q(in[19]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0 [18]),
        .Q(in[20]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0 [19]),
        .Q(in[21]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0 [1]),
        .Q(in[3]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0 [20]),
        .Q(in[22]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0 [21]),
        .Q(in[23]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0 [22]),
        .Q(in[24]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0 [23]),
        .Q(in[25]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0 [24]),
        .Q(in[26]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0 [25]),
        .Q(in[27]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0 [2]),
        .Q(in[4]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0 [3]),
        .Q(in[5]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0 [4]),
        .Q(in[6]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0 [5]),
        .Q(in[7]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0 [6]),
        .Q(in[8]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0 [7]),
        .Q(in[9]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0 [8]),
        .Q(in[10]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0 [9]),
        .Q(in[11]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_end_of_cmd_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(lsig_end_of_cmd_reg0),
        .Q(lsig_end_of_cmd_reg),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_eop_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_eop_reg_reg_0 [4]),
        .Q(lsig_eop_reg),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \INFERRED_GEN.data_reg[5][0]_srl6_i_1 
       (.I0(lsig_eop_reg),
        .I1(sig_next_calc_error_reg),
        .O(in[28]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sig_addr_posted_cntr[0]_i_1__1 
       (.I0(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT5 #(
    .INIT(32'hFB4444BB)) 
    \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(\sig_addr_posted_cntr_reg[0]_0 ),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_addr_posted_cntr[0]),
        .I4(sig_addr_posted_cntr[1]),
        .O(\sig_addr_posted_cntr[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h26666664)) 
    \sig_addr_posted_cntr[2]_i_1__1 
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(\sig_addr_posted_cntr_reg[0]_0 ),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_addr_posted_cntr[0]),
        .I4(sig_addr_posted_cntr[1]),
        .O(\sig_addr_posted_cntr[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT5 #(
    .INIT(32'hA9A9EAA9)) 
    \sig_addr_posted_cntr[2]_i_2__0 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[1]),
        .I3(\sig_addr_posted_cntr_reg[0]_0 ),
        .I4(sig_last_mmap_dbeat_reg),
        .O(\sig_addr_posted_cntr[2]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_posted_cntr[2]_i_1__1_n_0 ),
        .D(\sig_addr_posted_cntr[0]_i_1__1_n_0 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_posted_cntr[2]_i_1__1_n_0 ),
        .D(\sig_addr_posted_cntr[1]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_posted_cntr[2]_i_1__1_n_0 ),
        .D(\sig_addr_posted_cntr[2]_i_2__0_n_0 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_calc_err_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_set_push2wsc),
        .D(sig_next_calc_error_reg),
        .Q(in[0]),
        .R(sig_push_to_wsc_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_cmd_cmplt_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_set_push2wsc),
        .D(sig_next_cmd_cmplt_reg),
        .Q(in[1]),
        .R(sig_push_to_wsc_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT4 #(
    .INIT(16'h5545)) 
    \sig_data_reg_out[34]_i_3 
       (.I0(sig_data2addr_stop_req),
        .I1(\sig_data_reg_out[34]_i_4_n_0 ),
        .I2(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ),
        .I3(sig_next_calc_error_reg),
        .O(sig_halt_reg_reg));
  LUT5 #(
    .INIT(32'hFFFFFBBB)) 
    \sig_data_reg_out[34]_i_4 
       (.I0(\sig_data_reg_out[34]_i_5_n_0 ),
        .I1(sig_dqual_reg_full),
        .I2(sig_last_mmap_dbeat_reg),
        .I3(sig_data2addr_stop_req),
        .I4(\sig_data_reg_out[34]_i_6_n_0 ),
        .O(\sig_data_reg_out[34]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT5 #(
    .INIT(32'hAAAA0002)) 
    \sig_data_reg_out[34]_i_5 
       (.I0(sig_halt_reg_dly3),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_addr_posted_cntr[1]),
        .I4(sig_next_calc_error_reg),
        .O(\sig_data_reg_out[34]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT5 #(
    .INIT(32'h00101111)) 
    \sig_data_reg_out[34]_i_6 
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_last_mmap_dbeat_reg),
        .I3(\sig_addr_posted_cntr_reg[0]_0 ),
        .I4(sig_addr_posted_cntr[0]),
        .O(\sig_data_reg_out[34]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sig_dbeat_cntr[7]_i_3__0 
       (.I0(sig_dbeat_cntr[3]),
        .I1(sig_dbeat_cntr[2]),
        .I2(sig_dbeat_cntr[1]),
        .I3(sig_dbeat_cntr[0]),
        .O(\sig_dbeat_cntr[7]_i_3__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ),
        .Q(sig_dbeat_cntr[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ),
        .Q(sig_dbeat_cntr[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ),
        .Q(sig_dbeat_cntr[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 ),
        .Q(sig_dbeat_cntr[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ),
        .Q(sig_dbeat_cntr[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ),
        .Q(sig_dbeat_cntr[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ),
        .Q(sig_dbeat_cntr[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .Q(sig_dbeat_cntr[7]),
        .R(sig_stream_rst));
  FDSE #(
    .INIT(1'b0)) 
    sig_dqual_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(1'b0),
        .Q(sig_dqual_reg_empty),
        .S(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_dqual_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_push_dqual_reg),
        .Q(sig_dqual_reg_full),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_dbeat_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_21 ),
        .Q(sig_first_dbeat_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'h01)) 
    sig_halt_cmplt_i_3
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[1]),
        .O(\sig_addr_posted_cntr_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    sig_last_dbeat_i_3__0
       (.I0(sig_first_dbeat_reg_0),
        .I1(sig_dbeat_cntr[3]),
        .I2(sig_dbeat_cntr[2]),
        .I3(sig_dbeat_cntr[0]),
        .I4(sig_dbeat_cntr[1]),
        .I5(sig_last_dbeat_i_5_n_0),
        .O(sig_last_dbeat_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_last_dbeat_i_5
       (.I0(sig_dbeat_cntr[6]),
        .I1(sig_dbeat_cntr[4]),
        .I2(sig_dbeat_cntr[7]),
        .I3(sig_dbeat_cntr[5]),
        .O(sig_last_dbeat_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_dbeat_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20 ),
        .D(sig_last_dbeat3_out),
        .Q(sig_last_dbeat_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    sig_last_mmap_dbeat_reg_i_1__0
       (.I0(sig_first_dbeat_reg_0),
        .I1(sig_dbeat_cntr[6]),
        .I2(sig_dbeat_cntr[4]),
        .I3(sig_dbeat_cntr[7]),
        .I4(sig_dbeat_cntr[5]),
        .I5(\sig_dbeat_cntr[7]_i_3__0_n_0 ),
        .O(sig_last_mmap_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_last_mmap_dbeat),
        .Q(sig_last_mmap_dbeat_reg),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'h2F20)) 
    sig_last_reg_out_i_1__2
       (.I0(sig_dqual_reg_full),
        .I1(sig_last_reg_out_i_2_n_0),
        .I2(sig_last_reg_out_reg),
        .I3(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    sig_last_reg_out_i_2
       (.I0(\sig_dbeat_cntr[7]_i_3__0_n_0 ),
        .I1(sig_dbeat_cntr[5]),
        .I2(sig_dbeat_cntr[7]),
        .I3(sig_dbeat_cntr[4]),
        .I4(sig_dbeat_cntr[6]),
        .O(sig_last_reg_out_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    sig_last_skid_reg_i_1__1
       (.I0(sig_dqual_reg_full),
        .I1(sig_dbeat_cntr[6]),
        .I2(sig_dbeat_cntr[4]),
        .I3(sig_dbeat_cntr[7]),
        .I4(sig_dbeat_cntr[5]),
        .I5(\sig_dbeat_cntr[7]_i_3__0_n_0 ),
        .O(sig_data2skid_wlast));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_new_cmd_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_26 ),
        .Q(sig_ld_new_cmd_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_calc_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[26]),
        .Q(sig_next_calc_error_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_cmd_cmplt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[25]),
        .Q(sig_next_cmd_cmplt_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_sequential_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[24]),
        .Q(sig_next_sequential_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ),
        .Q(sig_next_strt_strb_reg[0]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ),
        .Q(sig_next_strt_strb_reg[1]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(D),
        .Q(sig_next_strt_strb_reg[2]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(1'b1),
        .Q(sig_next_strt_strb_reg[3]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_push_err2wsc_i_1
       (.I0(sig_ld_new_cmd_reg),
        .I1(sig_next_calc_error_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_push_err2wsc),
        .O(sig_push_err2wsc_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_push_err2wsc_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_push_err2wsc_i_1_n_0),
        .Q(sig_push_err2wsc),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00001000FFFFFFFF)) 
    sig_push_to_wsc_i_1
       (.I0(sig_push_err2wsc),
        .I1(sig_last_mmap_dbeat),
        .I2(sig_data2wsc_valid),
        .I3(sig_inhibit_rdy_n_0),
        .I4(sig_push_to_wsc_reg_0),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_push_to_wsc_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_push_to_wsc_i_2
       (.I0(sig_push_err2wsc),
        .I1(sig_last_mmap_dbeat),
        .O(sig_set_push2wsc));
  FDRE #(
    .INIT(1'b0)) 
    sig_push_to_wsc_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_set_push2wsc),
        .D(sig_set_push2wsc),
        .Q(sig_data2wsc_valid),
        .R(sig_push_to_wsc_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT4 #(
    .INIT(16'hFFAB)) 
    sig_s_ready_dup_i_2__0
       (.I0(\sig_data_reg_out[34]_i_4_n_0 ),
        .I1(sig_data2addr_stop_req),
        .I2(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1 ),
        .I3(sig_next_calc_error_reg),
        .O(sig_halt_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_single_dbeat_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20 ),
        .D(sig_single_dbeat2_out),
        .Q(sig_single_dbeat_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEFE0FFFFEFE00000)) 
    \sig_strb_reg_out[0]_i_1__3 
       (.I0(sig_next_strt_strb_reg[0]),
        .I1(\sig_strb_reg_out[3]_i_3_n_0 ),
        .I2(sig_data2addr_stop_req),
        .I3(\GEN_INDET_BTT.lsig_eop_reg_reg_0 [0]),
        .I4(sig_last_reg_out_reg),
        .I5(Q[0]),
        .O(\sig_next_strt_strb_reg_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'hEFE0FFFFEFE00000)) 
    \sig_strb_reg_out[1]_i_1__1 
       (.I0(sig_next_strt_strb_reg[1]),
        .I1(\sig_strb_reg_out[3]_i_3_n_0 ),
        .I2(sig_data2addr_stop_req),
        .I3(\GEN_INDET_BTT.lsig_eop_reg_reg_0 [1]),
        .I4(sig_last_reg_out_reg),
        .I5(Q[1]),
        .O(\sig_next_strt_strb_reg_reg[3]_0 [1]));
  LUT6 #(
    .INIT(64'hEFE0FFFFEFE00000)) 
    \sig_strb_reg_out[2]_i_1__1 
       (.I0(sig_next_strt_strb_reg[2]),
        .I1(\sig_strb_reg_out[3]_i_3_n_0 ),
        .I2(sig_data2addr_stop_req),
        .I3(\GEN_INDET_BTT.lsig_eop_reg_reg_0 [2]),
        .I4(sig_last_reg_out_reg),
        .I5(Q[2]),
        .O(\sig_next_strt_strb_reg_reg[3]_0 [2]));
  LUT6 #(
    .INIT(64'hEFE0FFFFEFE00000)) 
    \sig_strb_reg_out[3]_i_2 
       (.I0(sig_next_strt_strb_reg[3]),
        .I1(\sig_strb_reg_out[3]_i_3_n_0 ),
        .I2(sig_data2addr_stop_req),
        .I3(\GEN_INDET_BTT.lsig_eop_reg_reg_0 [3]),
        .I4(sig_last_reg_out_reg),
        .I5(Q[3]),
        .O(\sig_next_strt_strb_reg_reg[3]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sig_strb_reg_out[3]_i_3 
       (.I0(sig_single_dbeat_reg_n_0),
        .I1(sig_first_dbeat_reg_n_0),
        .O(\sig_strb_reg_out[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT5 #(
    .INIT(32'hABFFAB00)) 
    \sig_strb_skid_reg[0]_i_1__1 
       (.I0(sig_next_strt_strb_reg[0]),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(sig_single_dbeat_reg_n_0),
        .I3(sig_data2addr_stop_req),
        .I4(\GEN_INDET_BTT.lsig_eop_reg_reg_0 [0]),
        .O(\sig_next_strt_strb_reg_reg[3]_1 [0]));
  LUT5 #(
    .INIT(32'hABFFAB00)) 
    \sig_strb_skid_reg[1]_i_1__0 
       (.I0(sig_next_strt_strb_reg[1]),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(sig_single_dbeat_reg_n_0),
        .I3(sig_data2addr_stop_req),
        .I4(\GEN_INDET_BTT.lsig_eop_reg_reg_0 [1]),
        .O(\sig_next_strt_strb_reg_reg[3]_1 [1]));
  LUT5 #(
    .INIT(32'hABFFAB00)) 
    \sig_strb_skid_reg[2]_i_1__0 
       (.I0(sig_next_strt_strb_reg[2]),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(sig_single_dbeat_reg_n_0),
        .I3(sig_data2addr_stop_req),
        .I4(\GEN_INDET_BTT.lsig_eop_reg_reg_0 [2]),
        .O(\sig_next_strt_strb_reg_reg[3]_1 [2]));
  LUT5 #(
    .INIT(32'hABFFAB00)) 
    \sig_strb_skid_reg[3]_i_1__0 
       (.I0(sig_next_strt_strb_reg[3]),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(sig_single_dbeat_reg_n_0),
        .I3(sig_data2addr_stop_req),
        .I4(\GEN_INDET_BTT.lsig_eop_reg_reg_0 [3]),
        .O(\sig_next_strt_strb_reg_reg[3]_1 [3]));
endmodule

(* C_DLYTMR_RESOLUTION = "125" *) (* C_ENABLE_MULTI_CHANNEL = "0" *) (* C_FAMILY = "zynquplus" *) 
(* C_INCLUDE_MM2S = "1" *) (* C_INCLUDE_MM2S_DRE = "0" *) (* C_INCLUDE_MM2S_SF = "1" *) 
(* C_INCLUDE_S2MM = "1" *) (* C_INCLUDE_S2MM_DRE = "0" *) (* C_INCLUDE_S2MM_SF = "1" *) 
(* C_INCLUDE_SG = "0" *) (* C_INCREASE_THROUGHPUT = "0" *) (* C_INSTANCE = "axi_dma" *) 
(* C_MICRO_DMA = "0" *) (* C_MM2S_BURST_SIZE = "2" *) (* C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH = "32" *) 
(* C_M_AXIS_MM2S_TDATA_WIDTH = "32" *) (* C_M_AXI_MM2S_ADDR_WIDTH = "32" *) (* C_M_AXI_MM2S_DATA_WIDTH = "1024" *) 
(* C_M_AXI_S2MM_ADDR_WIDTH = "32" *) (* C_M_AXI_S2MM_DATA_WIDTH = "32" *) (* C_M_AXI_SG_ADDR_WIDTH = "32" *) 
(* C_M_AXI_SG_DATA_WIDTH = "32" *) (* C_NUM_MM2S_CHANNELS = "1" *) (* C_NUM_S2MM_CHANNELS = "1" *) 
(* C_PRMRY_IS_ACLK_ASYNC = "0" *) (* C_S2MM_BURST_SIZE = "16" *) (* C_SG_INCLUDE_STSCNTRL_STRM = "0" *) 
(* C_SG_LENGTH_WIDTH = "26" *) (* C_SG_USE_STSAPP_LENGTH = "0" *) (* C_S_AXIS_S2MM_STS_TDATA_WIDTH = "32" *) 
(* C_S_AXIS_S2MM_TDATA_WIDTH = "8" *) (* C_S_AXI_LITE_ADDR_WIDTH = "10" *) (* C_S_AXI_LITE_DATA_WIDTH = "32" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma
   (s_axi_lite_aclk,
    m_axi_sg_aclk,
    m_axi_mm2s_aclk,
    m_axi_s2mm_aclk,
    axi_resetn,
    s_axi_lite_awvalid,
    s_axi_lite_awready,
    s_axi_lite_awaddr,
    s_axi_lite_wvalid,
    s_axi_lite_wready,
    s_axi_lite_wdata,
    s_axi_lite_bresp,
    s_axi_lite_bvalid,
    s_axi_lite_bready,
    s_axi_lite_arvalid,
    s_axi_lite_arready,
    s_axi_lite_araddr,
    s_axi_lite_rvalid,
    s_axi_lite_rready,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    m_axi_sg_awaddr,
    m_axi_sg_awlen,
    m_axi_sg_awsize,
    m_axi_sg_awburst,
    m_axi_sg_awprot,
    m_axi_sg_awcache,
    m_axi_sg_awuser,
    m_axi_sg_awvalid,
    m_axi_sg_awready,
    m_axi_sg_wdata,
    m_axi_sg_wstrb,
    m_axi_sg_wlast,
    m_axi_sg_wvalid,
    m_axi_sg_wready,
    m_axi_sg_bresp,
    m_axi_sg_bvalid,
    m_axi_sg_bready,
    m_axi_sg_araddr,
    m_axi_sg_arlen,
    m_axi_sg_arsize,
    m_axi_sg_arburst,
    m_axi_sg_arprot,
    m_axi_sg_arcache,
    m_axi_sg_aruser,
    m_axi_sg_arvalid,
    m_axi_sg_arready,
    m_axi_sg_rdata,
    m_axi_sg_rresp,
    m_axi_sg_rlast,
    m_axi_sg_rvalid,
    m_axi_sg_rready,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arprot,
    m_axi_mm2s_arcache,
    m_axi_mm2s_aruser,
    m_axi_mm2s_arvalid,
    m_axi_mm2s_arready,
    m_axi_mm2s_rdata,
    m_axi_mm2s_rresp,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rready,
    mm2s_prmry_reset_out_n,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tready,
    m_axis_mm2s_tlast,
    m_axis_mm2s_tuser,
    m_axis_mm2s_tid,
    m_axis_mm2s_tdest,
    mm2s_cntrl_reset_out_n,
    m_axis_mm2s_cntrl_tdata,
    m_axis_mm2s_cntrl_tkeep,
    m_axis_mm2s_cntrl_tvalid,
    m_axis_mm2s_cntrl_tready,
    m_axis_mm2s_cntrl_tlast,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awprot,
    m_axi_s2mm_awcache,
    m_axi_s2mm_awuser,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_awready,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wready,
    m_axi_s2mm_bresp,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bready,
    s2mm_prmry_reset_out_n,
    s_axis_s2mm_tdata,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tready,
    s_axis_s2mm_tlast,
    s_axis_s2mm_tuser,
    s_axis_s2mm_tid,
    s_axis_s2mm_tdest,
    s2mm_sts_reset_out_n,
    s_axis_s2mm_sts_tdata,
    s_axis_s2mm_sts_tkeep,
    s_axis_s2mm_sts_tvalid,
    s_axis_s2mm_sts_tready,
    s_axis_s2mm_sts_tlast,
    mm2s_introut,
    s2mm_introut,
    axi_dma_tstvec);
  input s_axi_lite_aclk;
  input m_axi_sg_aclk;
  input m_axi_mm2s_aclk;
  input m_axi_s2mm_aclk;
  input axi_resetn;
  input s_axi_lite_awvalid;
  output s_axi_lite_awready;
  input [9:0]s_axi_lite_awaddr;
  input s_axi_lite_wvalid;
  output s_axi_lite_wready;
  input [31:0]s_axi_lite_wdata;
  output [1:0]s_axi_lite_bresp;
  output s_axi_lite_bvalid;
  input s_axi_lite_bready;
  input s_axi_lite_arvalid;
  output s_axi_lite_arready;
  input [9:0]s_axi_lite_araddr;
  output s_axi_lite_rvalid;
  input s_axi_lite_rready;
  output [31:0]s_axi_lite_rdata;
  output [1:0]s_axi_lite_rresp;
  output [31:0]m_axi_sg_awaddr;
  output [7:0]m_axi_sg_awlen;
  output [2:0]m_axi_sg_awsize;
  output [1:0]m_axi_sg_awburst;
  output [2:0]m_axi_sg_awprot;
  output [3:0]m_axi_sg_awcache;
  output [3:0]m_axi_sg_awuser;
  output m_axi_sg_awvalid;
  input m_axi_sg_awready;
  output [31:0]m_axi_sg_wdata;
  output [3:0]m_axi_sg_wstrb;
  output m_axi_sg_wlast;
  output m_axi_sg_wvalid;
  input m_axi_sg_wready;
  input [1:0]m_axi_sg_bresp;
  input m_axi_sg_bvalid;
  output m_axi_sg_bready;
  output [31:0]m_axi_sg_araddr;
  output [7:0]m_axi_sg_arlen;
  output [2:0]m_axi_sg_arsize;
  output [1:0]m_axi_sg_arburst;
  output [2:0]m_axi_sg_arprot;
  output [3:0]m_axi_sg_arcache;
  output [3:0]m_axi_sg_aruser;
  output m_axi_sg_arvalid;
  input m_axi_sg_arready;
  input [31:0]m_axi_sg_rdata;
  input [1:0]m_axi_sg_rresp;
  input m_axi_sg_rlast;
  input m_axi_sg_rvalid;
  output m_axi_sg_rready;
  output [31:0]m_axi_mm2s_araddr;
  output [7:0]m_axi_mm2s_arlen;
  output [2:0]m_axi_mm2s_arsize;
  output [1:0]m_axi_mm2s_arburst;
  output [2:0]m_axi_mm2s_arprot;
  output [3:0]m_axi_mm2s_arcache;
  output [3:0]m_axi_mm2s_aruser;
  output m_axi_mm2s_arvalid;
  input m_axi_mm2s_arready;
  input [1023:0]m_axi_mm2s_rdata;
  input [1:0]m_axi_mm2s_rresp;
  input m_axi_mm2s_rlast;
  input m_axi_mm2s_rvalid;
  output m_axi_mm2s_rready;
  output mm2s_prmry_reset_out_n;
  output [31:0]m_axis_mm2s_tdata;
  output [3:0]m_axis_mm2s_tkeep;
  output m_axis_mm2s_tvalid;
  input m_axis_mm2s_tready;
  output m_axis_mm2s_tlast;
  output [3:0]m_axis_mm2s_tuser;
  output [4:0]m_axis_mm2s_tid;
  output [4:0]m_axis_mm2s_tdest;
  output mm2s_cntrl_reset_out_n;
  output [31:0]m_axis_mm2s_cntrl_tdata;
  output [3:0]m_axis_mm2s_cntrl_tkeep;
  output m_axis_mm2s_cntrl_tvalid;
  input m_axis_mm2s_cntrl_tready;
  output m_axis_mm2s_cntrl_tlast;
  output [31:0]m_axi_s2mm_awaddr;
  output [7:0]m_axi_s2mm_awlen;
  output [2:0]m_axi_s2mm_awsize;
  output [1:0]m_axi_s2mm_awburst;
  output [2:0]m_axi_s2mm_awprot;
  output [3:0]m_axi_s2mm_awcache;
  output [3:0]m_axi_s2mm_awuser;
  output m_axi_s2mm_awvalid;
  input m_axi_s2mm_awready;
  output [31:0]m_axi_s2mm_wdata;
  output [3:0]m_axi_s2mm_wstrb;
  output m_axi_s2mm_wlast;
  output m_axi_s2mm_wvalid;
  input m_axi_s2mm_wready;
  input [1:0]m_axi_s2mm_bresp;
  input m_axi_s2mm_bvalid;
  output m_axi_s2mm_bready;
  output s2mm_prmry_reset_out_n;
  input [7:0]s_axis_s2mm_tdata;
  input [0:0]s_axis_s2mm_tkeep;
  input s_axis_s2mm_tvalid;
  output s_axis_s2mm_tready;
  input s_axis_s2mm_tlast;
  input [3:0]s_axis_s2mm_tuser;
  input [4:0]s_axis_s2mm_tid;
  input [4:0]s_axis_s2mm_tdest;
  output s2mm_sts_reset_out_n;
  input [31:0]s_axis_s2mm_sts_tdata;
  input [3:0]s_axis_s2mm_sts_tkeep;
  input s_axis_s2mm_sts_tvalid;
  output s_axis_s2mm_sts_tready;
  input s_axis_s2mm_sts_tlast;
  output mm2s_introut;
  output s2mm_introut;
  output [31:0]axi_dma_tstvec;

  wire \<const0> ;
  wire \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_decerr_i ;
  wire \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_interr_i ;
  wire \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_slverr_i ;
  wire \GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/mm2s_halted_set0 ;
  wire \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ;
  wire [23:23]\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/threshold_is_zero__6 ;
  wire \GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i ;
  wire \GEN_RESET_FOR_MM2S.RESET_I/soft_reset_re0 ;
  wire \GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i ;
  wire \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1 ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_decerr_i ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_interr_i ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_slverr_i ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/smpl_dma_overflow ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/s2mm_halted_set0 ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_s_h_halt_reg ;
  wire [23:23]\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/halted1 ;
  wire \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_10 ;
  wire \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_11 ;
  wire \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_12 ;
  wire \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_9 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_10 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_11 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_38 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_39 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_40 ;
  wire I_AXI_DMA_REG_MODULE_n_10;
  wire I_AXI_DMA_REG_MODULE_n_11;
  wire I_AXI_DMA_REG_MODULE_n_12;
  wire I_AXI_DMA_REG_MODULE_n_148;
  wire I_AXI_DMA_REG_MODULE_n_149;
  wire I_AXI_DMA_REG_MODULE_n_17;
  wire I_AXI_DMA_REG_MODULE_n_18;
  wire I_AXI_DMA_REG_MODULE_n_19;
  wire I_AXI_DMA_REG_MODULE_n_20;
  wire I_AXI_DMA_REG_MODULE_n_24;
  wire I_AXI_DMA_REG_MODULE_n_27;
  wire I_PRMRY_DATAMOVER_n_22;
  wire I_PRMRY_DATAMOVER_n_26;
  wire I_PRMRY_DATAMOVER_n_27;
  wire I_PRMRY_DATAMOVER_n_28;
  wire I_PRMRY_DATAMOVER_n_29;
  wire I_PRMRY_DATAMOVER_n_30;
  wire I_PRMRY_DATAMOVER_n_31;
  wire I_PRMRY_DATAMOVER_n_32;
  wire I_PRMRY_DATAMOVER_n_33;
  wire I_PRMRY_DATAMOVER_n_34;
  wire I_PRMRY_DATAMOVER_n_35;
  wire I_PRMRY_DATAMOVER_n_36;
  wire I_PRMRY_DATAMOVER_n_37;
  wire I_PRMRY_DATAMOVER_n_38;
  wire I_PRMRY_DATAMOVER_n_39;
  wire I_PRMRY_DATAMOVER_n_40;
  wire I_PRMRY_DATAMOVER_n_41;
  wire I_PRMRY_DATAMOVER_n_42;
  wire I_PRMRY_DATAMOVER_n_43;
  wire I_PRMRY_DATAMOVER_n_44;
  wire I_PRMRY_DATAMOVER_n_45;
  wire I_PRMRY_DATAMOVER_n_46;
  wire I_PRMRY_DATAMOVER_n_47;
  wire I_PRMRY_DATAMOVER_n_48;
  wire I_PRMRY_DATAMOVER_n_49;
  wire I_PRMRY_DATAMOVER_n_50;
  wire I_PRMRY_DATAMOVER_n_51;
  wire I_PRMRY_DATAMOVER_n_52;
  wire I_RST_MODULE_n_14;
  wire I_RST_MODULE_n_15;
  wire I_RST_MODULE_n_19;
  wire I_RST_MODULE_n_20;
  wire I_RST_MODULE_n_23;
  wire I_RST_MODULE_n_24;
  wire I_RST_MODULE_n_25;
  wire [22:0]axi2ip_wrce;
  wire [5:0]\^axi_dma_tstvec ;
  wire axi_lite_reset_n;
  wire axi_resetn;
  wire dma_mm2s_error;
  wire dma_s2mm_error;
  wire idle;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]\^m_axi_mm2s_arburst ;
  wire m_axi_mm2s_aresetn;
  wire [0:0]\^m_axi_mm2s_arlen ;
  wire m_axi_mm2s_arready;
  wire [2:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire [1023:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_aresetn;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]\^m_axi_s2mm_awburst ;
  wire [4:0]\^m_axi_s2mm_awlen ;
  wire m_axi_s2mm_awready;
  wire [1:1]\^m_axi_s2mm_awsize ;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [3:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire m_axi_sg_aresetn;
  wire m_axis_mm2s_sts_tready;
  wire m_axis_mm2s_sts_tvalid_int;
  wire [31:0]m_axis_mm2s_tdata;
  wire [3:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire m_axis_s2mm_sts_tready;
  wire m_axis_s2mm_sts_tvalid_int;
  wire mm2s_all_idle;
  wire [0:0]mm2s_dmacr;
  wire mm2s_dmasr;
  wire mm2s_halt_cmplt;
  wire mm2s_halted_clr;
  wire mm2s_halted_set;
  wire mm2s_introut;
  wire [25:0]mm2s_length;
  wire mm2s_length_wren;
  wire mm2s_prmry_reset_out_n;
  wire mm2s_prmry_resetn;
  wire [31:0]mm2s_sa;
  wire mm2s_scndry_resetn;
  wire mm2s_soft_reset_done;
  wire mm2s_stop;
  wire mm2s_stop_i;
  wire mm2s_sts_received;
  wire [25:0]p_2_in;
  wire s2mm_all_idle;
  wire [31:0]s2mm_da;
  wire [0:0]s2mm_dmacr;
  wire s2mm_dmasr;
  wire s2mm_halt_cmplt;
  wire s2mm_halted_clr;
  wire s2mm_halted_set;
  wire s2mm_introut;
  wire [25:0]s2mm_length;
  wire s2mm_length_wren;
  wire s2mm_prmry_reset_out_n;
  wire s2mm_prmry_resetn;
  wire s2mm_scndry_resetn;
  wire s2mm_soft_reset_done;
  wire s2mm_stop;
  wire s2mm_stop_i;
  wire s2mm_sts_received;
  wire s_axi_lite_aclk;
  wire [9:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [9:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wvalid;
  wire [66:0]s_axis_mm2s_cmd_tdata_split;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire [66:0]s_axis_s2mm_cmd_tdata_split;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid_split;
  wire [7:0]s_axis_s2mm_tdata;
  wire [0:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tvalid;
  wire soft_reset;
  wire soft_reset_clr;

  assign axi_dma_tstvec[31] = \<const0> ;
  assign axi_dma_tstvec[30] = \<const0> ;
  assign axi_dma_tstvec[29] = \<const0> ;
  assign axi_dma_tstvec[28] = \<const0> ;
  assign axi_dma_tstvec[27] = \<const0> ;
  assign axi_dma_tstvec[26] = \<const0> ;
  assign axi_dma_tstvec[25] = \<const0> ;
  assign axi_dma_tstvec[24] = \<const0> ;
  assign axi_dma_tstvec[23] = \<const0> ;
  assign axi_dma_tstvec[22] = \<const0> ;
  assign axi_dma_tstvec[21] = \<const0> ;
  assign axi_dma_tstvec[20] = \<const0> ;
  assign axi_dma_tstvec[19] = \<const0> ;
  assign axi_dma_tstvec[18] = \<const0> ;
  assign axi_dma_tstvec[17] = \<const0> ;
  assign axi_dma_tstvec[16] = \<const0> ;
  assign axi_dma_tstvec[15] = \<const0> ;
  assign axi_dma_tstvec[14] = \<const0> ;
  assign axi_dma_tstvec[13] = \<const0> ;
  assign axi_dma_tstvec[12] = \<const0> ;
  assign axi_dma_tstvec[11] = \<const0> ;
  assign axi_dma_tstvec[10] = \<const0> ;
  assign axi_dma_tstvec[9] = \<const0> ;
  assign axi_dma_tstvec[8] = \<const0> ;
  assign axi_dma_tstvec[7] = \<const0> ;
  assign axi_dma_tstvec[6] = \<const0> ;
  assign axi_dma_tstvec[5:0] = \^axi_dma_tstvec [5:0];
  assign m_axi_mm2s_arburst[1] = \<const0> ;
  assign m_axi_mm2s_arburst[0] = \^m_axi_mm2s_arburst [0];
  assign m_axi_mm2s_arcache[3] = \<const0> ;
  assign m_axi_mm2s_arcache[2] = \<const0> ;
  assign m_axi_mm2s_arcache[1] = \<const0> ;
  assign m_axi_mm2s_arcache[0] = \<const0> ;
  assign m_axi_mm2s_arlen[7] = \<const0> ;
  assign m_axi_mm2s_arlen[6] = \<const0> ;
  assign m_axi_mm2s_arlen[5] = \<const0> ;
  assign m_axi_mm2s_arlen[4] = \<const0> ;
  assign m_axi_mm2s_arlen[3] = \<const0> ;
  assign m_axi_mm2s_arlen[2] = \<const0> ;
  assign m_axi_mm2s_arlen[1] = \<const0> ;
  assign m_axi_mm2s_arlen[0] = \^m_axi_mm2s_arlen [0];
  assign m_axi_mm2s_arprot[2] = \<const0> ;
  assign m_axi_mm2s_arprot[1] = \<const0> ;
  assign m_axi_mm2s_arprot[0] = \<const0> ;
  assign m_axi_mm2s_aruser[3] = \<const0> ;
  assign m_axi_mm2s_aruser[2] = \<const0> ;
  assign m_axi_mm2s_aruser[1] = \<const0> ;
  assign m_axi_mm2s_aruser[0] = \<const0> ;
  assign m_axi_s2mm_awburst[1] = \<const0> ;
  assign m_axi_s2mm_awburst[0] = \^m_axi_s2mm_awburst [0];
  assign m_axi_s2mm_awcache[3] = \<const0> ;
  assign m_axi_s2mm_awcache[2] = \<const0> ;
  assign m_axi_s2mm_awcache[1] = \<const0> ;
  assign m_axi_s2mm_awcache[0] = \<const0> ;
  assign m_axi_s2mm_awlen[7] = \<const0> ;
  assign m_axi_s2mm_awlen[6] = \<const0> ;
  assign m_axi_s2mm_awlen[5] = \<const0> ;
  assign m_axi_s2mm_awlen[4:0] = \^m_axi_s2mm_awlen [4:0];
  assign m_axi_s2mm_awprot[2] = \<const0> ;
  assign m_axi_s2mm_awprot[1] = \<const0> ;
  assign m_axi_s2mm_awprot[0] = \<const0> ;
  assign m_axi_s2mm_awsize[2] = \<const0> ;
  assign m_axi_s2mm_awsize[1] = \^m_axi_s2mm_awsize [1];
  assign m_axi_s2mm_awsize[0] = \<const0> ;
  assign m_axi_s2mm_awuser[3] = \<const0> ;
  assign m_axi_s2mm_awuser[2] = \<const0> ;
  assign m_axi_s2mm_awuser[1] = \<const0> ;
  assign m_axi_s2mm_awuser[0] = \<const0> ;
  assign m_axi_sg_araddr[31] = \<const0> ;
  assign m_axi_sg_araddr[30] = \<const0> ;
  assign m_axi_sg_araddr[29] = \<const0> ;
  assign m_axi_sg_araddr[28] = \<const0> ;
  assign m_axi_sg_araddr[27] = \<const0> ;
  assign m_axi_sg_araddr[26] = \<const0> ;
  assign m_axi_sg_araddr[25] = \<const0> ;
  assign m_axi_sg_araddr[24] = \<const0> ;
  assign m_axi_sg_araddr[23] = \<const0> ;
  assign m_axi_sg_araddr[22] = \<const0> ;
  assign m_axi_sg_araddr[21] = \<const0> ;
  assign m_axi_sg_araddr[20] = \<const0> ;
  assign m_axi_sg_araddr[19] = \<const0> ;
  assign m_axi_sg_araddr[18] = \<const0> ;
  assign m_axi_sg_araddr[17] = \<const0> ;
  assign m_axi_sg_araddr[16] = \<const0> ;
  assign m_axi_sg_araddr[15] = \<const0> ;
  assign m_axi_sg_araddr[14] = \<const0> ;
  assign m_axi_sg_araddr[13] = \<const0> ;
  assign m_axi_sg_araddr[12] = \<const0> ;
  assign m_axi_sg_araddr[11] = \<const0> ;
  assign m_axi_sg_araddr[10] = \<const0> ;
  assign m_axi_sg_araddr[9] = \<const0> ;
  assign m_axi_sg_araddr[8] = \<const0> ;
  assign m_axi_sg_araddr[7] = \<const0> ;
  assign m_axi_sg_araddr[6] = \<const0> ;
  assign m_axi_sg_araddr[5] = \<const0> ;
  assign m_axi_sg_araddr[4] = \<const0> ;
  assign m_axi_sg_araddr[3] = \<const0> ;
  assign m_axi_sg_araddr[2] = \<const0> ;
  assign m_axi_sg_araddr[1] = \<const0> ;
  assign m_axi_sg_araddr[0] = \<const0> ;
  assign m_axi_sg_arburst[1] = \<const0> ;
  assign m_axi_sg_arburst[0] = \<const0> ;
  assign m_axi_sg_arcache[3] = \<const0> ;
  assign m_axi_sg_arcache[2] = \<const0> ;
  assign m_axi_sg_arcache[1] = \<const0> ;
  assign m_axi_sg_arcache[0] = \<const0> ;
  assign m_axi_sg_arlen[7] = \<const0> ;
  assign m_axi_sg_arlen[6] = \<const0> ;
  assign m_axi_sg_arlen[5] = \<const0> ;
  assign m_axi_sg_arlen[4] = \<const0> ;
  assign m_axi_sg_arlen[3] = \<const0> ;
  assign m_axi_sg_arlen[2] = \<const0> ;
  assign m_axi_sg_arlen[1] = \<const0> ;
  assign m_axi_sg_arlen[0] = \<const0> ;
  assign m_axi_sg_arprot[2] = \<const0> ;
  assign m_axi_sg_arprot[1] = \<const0> ;
  assign m_axi_sg_arprot[0] = \<const0> ;
  assign m_axi_sg_arsize[2] = \<const0> ;
  assign m_axi_sg_arsize[1] = \<const0> ;
  assign m_axi_sg_arsize[0] = \<const0> ;
  assign m_axi_sg_aruser[3] = \<const0> ;
  assign m_axi_sg_aruser[2] = \<const0> ;
  assign m_axi_sg_aruser[1] = \<const0> ;
  assign m_axi_sg_aruser[0] = \<const0> ;
  assign m_axi_sg_arvalid = \<const0> ;
  assign m_axi_sg_awaddr[31] = \<const0> ;
  assign m_axi_sg_awaddr[30] = \<const0> ;
  assign m_axi_sg_awaddr[29] = \<const0> ;
  assign m_axi_sg_awaddr[28] = \<const0> ;
  assign m_axi_sg_awaddr[27] = \<const0> ;
  assign m_axi_sg_awaddr[26] = \<const0> ;
  assign m_axi_sg_awaddr[25] = \<const0> ;
  assign m_axi_sg_awaddr[24] = \<const0> ;
  assign m_axi_sg_awaddr[23] = \<const0> ;
  assign m_axi_sg_awaddr[22] = \<const0> ;
  assign m_axi_sg_awaddr[21] = \<const0> ;
  assign m_axi_sg_awaddr[20] = \<const0> ;
  assign m_axi_sg_awaddr[19] = \<const0> ;
  assign m_axi_sg_awaddr[18] = \<const0> ;
  assign m_axi_sg_awaddr[17] = \<const0> ;
  assign m_axi_sg_awaddr[16] = \<const0> ;
  assign m_axi_sg_awaddr[15] = \<const0> ;
  assign m_axi_sg_awaddr[14] = \<const0> ;
  assign m_axi_sg_awaddr[13] = \<const0> ;
  assign m_axi_sg_awaddr[12] = \<const0> ;
  assign m_axi_sg_awaddr[11] = \<const0> ;
  assign m_axi_sg_awaddr[10] = \<const0> ;
  assign m_axi_sg_awaddr[9] = \<const0> ;
  assign m_axi_sg_awaddr[8] = \<const0> ;
  assign m_axi_sg_awaddr[7] = \<const0> ;
  assign m_axi_sg_awaddr[6] = \<const0> ;
  assign m_axi_sg_awaddr[5] = \<const0> ;
  assign m_axi_sg_awaddr[4] = \<const0> ;
  assign m_axi_sg_awaddr[3] = \<const0> ;
  assign m_axi_sg_awaddr[2] = \<const0> ;
  assign m_axi_sg_awaddr[1] = \<const0> ;
  assign m_axi_sg_awaddr[0] = \<const0> ;
  assign m_axi_sg_awburst[1] = \<const0> ;
  assign m_axi_sg_awburst[0] = \<const0> ;
  assign m_axi_sg_awcache[3] = \<const0> ;
  assign m_axi_sg_awcache[2] = \<const0> ;
  assign m_axi_sg_awcache[1] = \<const0> ;
  assign m_axi_sg_awcache[0] = \<const0> ;
  assign m_axi_sg_awlen[7] = \<const0> ;
  assign m_axi_sg_awlen[6] = \<const0> ;
  assign m_axi_sg_awlen[5] = \<const0> ;
  assign m_axi_sg_awlen[4] = \<const0> ;
  assign m_axi_sg_awlen[3] = \<const0> ;
  assign m_axi_sg_awlen[2] = \<const0> ;
  assign m_axi_sg_awlen[1] = \<const0> ;
  assign m_axi_sg_awlen[0] = \<const0> ;
  assign m_axi_sg_awprot[2] = \<const0> ;
  assign m_axi_sg_awprot[1] = \<const0> ;
  assign m_axi_sg_awprot[0] = \<const0> ;
  assign m_axi_sg_awsize[2] = \<const0> ;
  assign m_axi_sg_awsize[1] = \<const0> ;
  assign m_axi_sg_awsize[0] = \<const0> ;
  assign m_axi_sg_awuser[3] = \<const0> ;
  assign m_axi_sg_awuser[2] = \<const0> ;
  assign m_axi_sg_awuser[1] = \<const0> ;
  assign m_axi_sg_awuser[0] = \<const0> ;
  assign m_axi_sg_awvalid = \<const0> ;
  assign m_axi_sg_bready = \<const0> ;
  assign m_axi_sg_rready = \<const0> ;
  assign m_axi_sg_wdata[31] = \<const0> ;
  assign m_axi_sg_wdata[30] = \<const0> ;
  assign m_axi_sg_wdata[29] = \<const0> ;
  assign m_axi_sg_wdata[28] = \<const0> ;
  assign m_axi_sg_wdata[27] = \<const0> ;
  assign m_axi_sg_wdata[26] = \<const0> ;
  assign m_axi_sg_wdata[25] = \<const0> ;
  assign m_axi_sg_wdata[24] = \<const0> ;
  assign m_axi_sg_wdata[23] = \<const0> ;
  assign m_axi_sg_wdata[22] = \<const0> ;
  assign m_axi_sg_wdata[21] = \<const0> ;
  assign m_axi_sg_wdata[20] = \<const0> ;
  assign m_axi_sg_wdata[19] = \<const0> ;
  assign m_axi_sg_wdata[18] = \<const0> ;
  assign m_axi_sg_wdata[17] = \<const0> ;
  assign m_axi_sg_wdata[16] = \<const0> ;
  assign m_axi_sg_wdata[15] = \<const0> ;
  assign m_axi_sg_wdata[14] = \<const0> ;
  assign m_axi_sg_wdata[13] = \<const0> ;
  assign m_axi_sg_wdata[12] = \<const0> ;
  assign m_axi_sg_wdata[11] = \<const0> ;
  assign m_axi_sg_wdata[10] = \<const0> ;
  assign m_axi_sg_wdata[9] = \<const0> ;
  assign m_axi_sg_wdata[8] = \<const0> ;
  assign m_axi_sg_wdata[7] = \<const0> ;
  assign m_axi_sg_wdata[6] = \<const0> ;
  assign m_axi_sg_wdata[5] = \<const0> ;
  assign m_axi_sg_wdata[4] = \<const0> ;
  assign m_axi_sg_wdata[3] = \<const0> ;
  assign m_axi_sg_wdata[2] = \<const0> ;
  assign m_axi_sg_wdata[1] = \<const0> ;
  assign m_axi_sg_wdata[0] = \<const0> ;
  assign m_axi_sg_wlast = \<const0> ;
  assign m_axi_sg_wstrb[3] = \<const0> ;
  assign m_axi_sg_wstrb[2] = \<const0> ;
  assign m_axi_sg_wstrb[1] = \<const0> ;
  assign m_axi_sg_wstrb[0] = \<const0> ;
  assign m_axi_sg_wvalid = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[31] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[30] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[29] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[28] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[27] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[26] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[25] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[24] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[23] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[22] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[21] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[20] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[19] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[18] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[17] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[16] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[15] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[14] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[13] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[12] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[11] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[10] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[9] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[8] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[7] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[6] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[5] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[4] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[3] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[2] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[1] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[0] = \<const0> ;
  assign m_axis_mm2s_cntrl_tkeep[3] = \<const0> ;
  assign m_axis_mm2s_cntrl_tkeep[2] = \<const0> ;
  assign m_axis_mm2s_cntrl_tkeep[1] = \<const0> ;
  assign m_axis_mm2s_cntrl_tkeep[0] = \<const0> ;
  assign m_axis_mm2s_cntrl_tlast = \<const0> ;
  assign m_axis_mm2s_cntrl_tvalid = \<const0> ;
  assign m_axis_mm2s_tdest[4] = \<const0> ;
  assign m_axis_mm2s_tdest[3] = \<const0> ;
  assign m_axis_mm2s_tdest[2] = \<const0> ;
  assign m_axis_mm2s_tdest[1] = \<const0> ;
  assign m_axis_mm2s_tdest[0] = \<const0> ;
  assign m_axis_mm2s_tid[4] = \<const0> ;
  assign m_axis_mm2s_tid[3] = \<const0> ;
  assign m_axis_mm2s_tid[2] = \<const0> ;
  assign m_axis_mm2s_tid[1] = \<const0> ;
  assign m_axis_mm2s_tid[0] = \<const0> ;
  assign m_axis_mm2s_tuser[3] = \<const0> ;
  assign m_axis_mm2s_tuser[2] = \<const0> ;
  assign m_axis_mm2s_tuser[1] = \<const0> ;
  assign m_axis_mm2s_tuser[0] = \<const0> ;
  assign mm2s_cntrl_reset_out_n = \<const0> ;
  assign s2mm_sts_reset_out_n = \<const0> ;
  assign s_axi_lite_bresp[1] = \<const0> ;
  assign s_axi_lite_bresp[0] = \<const0> ;
  assign s_axi_lite_rresp[1] = \<const0> ;
  assign s_axi_lite_rresp[0] = \<const0> ;
  assign s_axi_lite_wready = s_axi_lite_awready;
  assign s_axis_s2mm_sts_tready = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_mm2s_mngr \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR 
       (.\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25] (mm2s_length),
        .\GEN_CMD_BTT_EQL_23.cmnd_data_reg[26] (I_AXI_DMA_REG_MODULE_n_148),
        .Q(mm2s_sa),
        .axi_dma_tstvec(\^axi_dma_tstvec [4]),
        .dma_decerr_reg(I_AXI_DMA_REG_MODULE_n_12),
        .dma_interr_reg(I_AXI_DMA_REG_MODULE_n_10),
        .dma_mm2s_error(dma_mm2s_error),
        .dma_slverr_reg(I_AXI_DMA_REG_MODULE_n_11),
        .idle(idle),
        .idle_reg(\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_9 ),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .m_axis_mm2s_sts_tvalid_int(m_axis_mm2s_sts_tvalid_int),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_decerr_i(\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_decerr_i ),
        .mm2s_decerr_i_reg(\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_10 ),
        .mm2s_dmacr(mm2s_dmacr),
        .mm2s_dmasr(mm2s_dmasr),
        .mm2s_halted_clr(mm2s_halted_clr),
        .mm2s_halted_set(mm2s_halted_set),
        .mm2s_halted_set0(\GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/mm2s_halted_set0 ),
        .mm2s_halted_set_reg(I_RST_MODULE_n_23),
        .mm2s_interr_i(\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_interr_i ),
        .mm2s_interr_i_reg(\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_12 ),
        .mm2s_length_wren(mm2s_length_wren),
        .mm2s_slverr_i(\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_slverr_i ),
        .mm2s_slverr_i_reg(\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_11 ),
        .mm2s_stop(mm2s_stop),
        .mm2s_stop_i(mm2s_stop_i),
        .mm2s_sts_received(mm2s_sts_received),
        .out(mm2s_scndry_resetn),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axis_mm2s_cmd_tdata({s_axis_mm2s_cmd_tdata_split[66:34],s_axis_mm2s_cmd_tdata_split[26:0]}),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_sofeof_gen \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN 
       (.\GEN_FOR_SYNC.s_last_reg_0 (I_RST_MODULE_n_23),
        .axi_dma_tstvec(\^axi_dma_tstvec [1:0]),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .out(mm2s_prmry_resetn),
        .s_axi_lite_aclk(s_axi_lite_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_s2mm_mngr \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR 
       (.D(p_2_in),
        .E(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_11 ),
        .\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25] (s2mm_length),
        .\GEN_CMD_BTT_EQL_23.cmnd_data_reg[26] (I_AXI_DMA_REG_MODULE_n_149),
        .\INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg (\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_38 ),
        .\INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg_0 (I_PRMRY_DATAMOVER_n_52),
        .\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25] ({I_PRMRY_DATAMOVER_n_26,I_PRMRY_DATAMOVER_n_27,I_PRMRY_DATAMOVER_n_28,I_PRMRY_DATAMOVER_n_29,I_PRMRY_DATAMOVER_n_30,I_PRMRY_DATAMOVER_n_31,I_PRMRY_DATAMOVER_n_32,I_PRMRY_DATAMOVER_n_33,I_PRMRY_DATAMOVER_n_34,I_PRMRY_DATAMOVER_n_35,I_PRMRY_DATAMOVER_n_36,I_PRMRY_DATAMOVER_n_37,I_PRMRY_DATAMOVER_n_38,I_PRMRY_DATAMOVER_n_39,I_PRMRY_DATAMOVER_n_40,I_PRMRY_DATAMOVER_n_41,I_PRMRY_DATAMOVER_n_42,I_PRMRY_DATAMOVER_n_43,I_PRMRY_DATAMOVER_n_44,I_PRMRY_DATAMOVER_n_45,I_PRMRY_DATAMOVER_n_46,I_PRMRY_DATAMOVER_n_47,I_PRMRY_DATAMOVER_n_48,I_PRMRY_DATAMOVER_n_49,I_PRMRY_DATAMOVER_n_50,I_PRMRY_DATAMOVER_n_51}),
        .\INDETERMINATE_BTT_MODE.s2mm_decerr_i_reg (\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_39 ),
        .\INDETERMINATE_BTT_MODE.s2mm_done_reg (I_PRMRY_DATAMOVER_n_22),
        .\INDETERMINATE_BTT_MODE.s2mm_slverr_i_reg (\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_40 ),
        .Q(s2mm_da),
        .axi2ip_wrce(axi2ip_wrce[22]),
        .axi_dma_tstvec(\^axi_dma_tstvec [5]),
        .dma_decerr_reg(I_AXI_DMA_REG_MODULE_n_20),
        .dma_interr_reg(I_AXI_DMA_REG_MODULE_n_18),
        .dma_s2mm_error(dma_s2mm_error),
        .dma_slverr_reg(I_AXI_DMA_REG_MODULE_n_19),
        .idle_reg(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_10 ),
        .idle_reg_0(I_AXI_DMA_REG_MODULE_n_17),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .m_axis_s2mm_sts_tvalid_int(m_axis_s2mm_sts_tvalid_int),
        .out(s2mm_scndry_resetn),
        .s2mm_all_idle(s2mm_all_idle),
        .s2mm_decerr_i(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_decerr_i ),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_dmasr(s2mm_dmasr),
        .s2mm_halted_clr(s2mm_halted_clr),
        .s2mm_halted_set(s2mm_halted_set),
        .s2mm_halted_set0(\GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/s2mm_halted_set0 ),
        .s2mm_halted_set_reg(I_RST_MODULE_n_24),
        .s2mm_interr_i(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_interr_i ),
        .s2mm_length_wren(s2mm_length_wren),
        .s2mm_slverr_i(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_slverr_i ),
        .s2mm_stop(s2mm_stop),
        .s2mm_stop_i(s2mm_stop_i),
        .s2mm_sts_received(s2mm_sts_received),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_wdata(s_axi_lite_wdata[25:0]),
        .s_axis_s2mm_cmd_tdata({s_axis_s2mm_cmd_tdata_split[66:34],s_axis_s2mm_cmd_tdata_split[26:0]}),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .s_axis_s2mm_cmd_tvalid_split(s_axis_s2mm_cmd_tvalid_split),
        .smpl_dma_overflow(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/smpl_dma_overflow ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_sofeof_gen_0 \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN 
       (.\GEN_FOR_SYNC.s_last_reg_0 (I_RST_MODULE_n_24),
        .axi_dma_tstvec(\^axi_dma_tstvec [3:2]),
        .out(s2mm_prmry_resetn),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_reg_module I_AXI_DMA_REG_MODULE
       (.D(p_2_in),
        .E(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_11 ),
        .\GEN_REG_FOR_SMPL.buffer_address_i_reg[31] (s2mm_da),
        .\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 (mm2s_sa),
        .\GEN_REG_FOR_SMPL.buffer_length_i_reg[25] (mm2s_length),
        .\GEN_SYNC_READ.s_axi_lite_rvalid_i_reg (s_axi_lite_rvalid),
        .\GEN_SYNC_WRITE.axi2ip_wrce_reg[22] ({axi2ip_wrce[22],axi2ip_wrce[12],axi2ip_wrce[0]}),
        .Q(s2mm_length),
        .SR(I_RST_MODULE_n_25),
        .SS(\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i ),
        .axi_dma_tstvec(\^axi_dma_tstvec [5:4]),
        .dma_decerr_reg(I_AXI_DMA_REG_MODULE_n_12),
        .dma_decerr_reg_0(I_AXI_DMA_REG_MODULE_n_20),
        .dma_decerr_reg_1(\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_10 ),
        .dma_decerr_reg_2(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_39 ),
        .dma_interr_reg(I_AXI_DMA_REG_MODULE_n_10),
        .dma_interr_reg_0(I_AXI_DMA_REG_MODULE_n_18),
        .dma_interr_reg_1(\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_12 ),
        .dma_interr_reg_2(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_38 ),
        .dma_mm2s_error(dma_mm2s_error),
        .dma_s2mm_error(dma_s2mm_error),
        .dma_slverr_reg(I_AXI_DMA_REG_MODULE_n_11),
        .dma_slverr_reg_0(I_AXI_DMA_REG_MODULE_n_19),
        .dma_slverr_reg_1(\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_11 ),
        .dma_slverr_reg_2(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_40 ),
        .\dmacr_i_reg[0] (mm2s_dmacr),
        .\dmacr_i_reg[0]_0 (s2mm_dmacr),
        .\dmacr_i_reg[16] (\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i ),
        .\dmacr_i_reg[2] (I_AXI_DMA_REG_MODULE_n_24),
        .\dmacr_i_reg[2]_0 (I_AXI_DMA_REG_MODULE_n_27),
        .\dmacr_i_reg[3] (I_AXI_DMA_REG_MODULE_n_148),
        .\dmacr_i_reg[3]_0 (I_AXI_DMA_REG_MODULE_n_149),
        .\dmacr_i_reg[4] (\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/halted1 ),
        .halted_reg(I_RST_MODULE_n_20),
        .halted_reg_0(I_RST_MODULE_n_19),
        .idle(idle),
        .idle_reg(I_AXI_DMA_REG_MODULE_n_17),
        .idle_reg_0(\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_9 ),
        .idle_reg_1(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_10 ),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_dmasr(mm2s_dmasr),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_halted_set0(\GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/mm2s_halted_set0 ),
        .mm2s_introut(mm2s_introut),
        .mm2s_length_wren(mm2s_length_wren),
        .mm2s_soft_reset_done(mm2s_soft_reset_done),
        .mm2s_stop(mm2s_stop),
        .mm2s_stop_i(mm2s_stop_i),
        .out(axi_lite_reset_n),
        .s2mm_all_idle(s2mm_all_idle),
        .s2mm_dmasr(s2mm_dmasr),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_halted_set0(\GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/s2mm_halted_set0 ),
        .s2mm_introut(s2mm_introut),
        .s2mm_length_wren(s2mm_length_wren),
        .s2mm_soft_reset_done(s2mm_soft_reset_done),
        .s2mm_stop(s2mm_stop),
        .s2mm_stop_i(s2mm_stop_i),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr[6:2]),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .s_soft_reset_i(\GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i ),
        .s_soft_reset_i_0(\GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i ),
        .soft_reset(soft_reset),
        .soft_reset_clr(soft_reset_clr),
        .soft_reset_d1(\GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1 ),
        .soft_reset_re0(\GEN_RESET_FOR_MM2S.RESET_I/soft_reset_re0 ),
        .threshold_is_zero__6(\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/threshold_is_zero__6 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover I_PRMRY_DATAMOVER
       (.D({s_axis_mm2s_cmd_tdata_split[66:34],s_axis_mm2s_cmd_tdata_split[26:0]}),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] (I_PRMRY_DATAMOVER_n_52),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] ({s_axis_s2mm_cmd_tdata_split[66:34],s_axis_s2mm_cmd_tdata_split[26:0]}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(\^m_axi_mm2s_arburst ),
        .m_axi_mm2s_arlen(\^m_axi_mm2s_arlen ),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(\^m_axi_s2mm_awburst ),
        .m_axi_s2mm_awlen(\^m_axi_s2mm_awlen ),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(\^m_axi_s2mm_awsize ),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .m_axis_mm2s_sts_tvalid_int(m_axis_mm2s_sts_tvalid_int),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .m_axis_s2mm_sts_tvalid_int(m_axis_s2mm_sts_tvalid_int),
        .mm2s_decerr_i(\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_decerr_i ),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_interr_i(\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_interr_i ),
        .mm2s_slverr_i(\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_slverr_i ),
        .mm2s_sts_received(mm2s_sts_received),
        .out(m_axi_mm2s_aresetn),
        .s2mm_decerr_i(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_decerr_i ),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_interr_i(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_interr_i ),
        .s2mm_slverr_i(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_slverr_i ),
        .s2mm_sts_received(s2mm_sts_received),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .s_axis_s2mm_cmd_tvalid_split(s_axis_s2mm_cmd_tvalid_split),
        .s_axis_s2mm_tdata(s_axis_s2mm_tdata),
        .s_axis_s2mm_tkeep(s_axis_s2mm_tkeep),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(m_axi_s2mm_aresetn),
        .sig_rst2all_stop_request(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ),
        .sig_s_h_halt_reg(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_s_h_halt_reg ),
        .sig_s_h_halt_reg_reg(I_RST_MODULE_n_14),
        .sig_s_h_halt_reg_reg_0(I_RST_MODULE_n_15),
        .smpl_dma_overflow(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/smpl_dma_overflow ),
        .sts_received_i_reg(I_PRMRY_DATAMOVER_n_22),
        .sts_received_i_reg_0({I_PRMRY_DATAMOVER_n_26,I_PRMRY_DATAMOVER_n_27,I_PRMRY_DATAMOVER_n_28,I_PRMRY_DATAMOVER_n_29,I_PRMRY_DATAMOVER_n_30,I_PRMRY_DATAMOVER_n_31,I_PRMRY_DATAMOVER_n_32,I_PRMRY_DATAMOVER_n_33,I_PRMRY_DATAMOVER_n_34,I_PRMRY_DATAMOVER_n_35,I_PRMRY_DATAMOVER_n_36,I_PRMRY_DATAMOVER_n_37,I_PRMRY_DATAMOVER_n_38,I_PRMRY_DATAMOVER_n_39,I_PRMRY_DATAMOVER_n_40,I_PRMRY_DATAMOVER_n_41,I_PRMRY_DATAMOVER_n_42,I_PRMRY_DATAMOVER_n_43,I_PRMRY_DATAMOVER_n_44,I_PRMRY_DATAMOVER_n_45,I_PRMRY_DATAMOVER_n_46,I_PRMRY_DATAMOVER_n_47,I_PRMRY_DATAMOVER_n_48,I_PRMRY_DATAMOVER_n_49,I_PRMRY_DATAMOVER_n_50,I_PRMRY_DATAMOVER_n_51}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_rst_module I_RST_MODULE
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (axi_lite_reset_n),
        .\GEN_SYNC_WRITE.axi2ip_wrce_reg[12] (\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i ),
        .\GNE_SYNC_RESET.halt_i_reg (I_RST_MODULE_n_14),
        .\GNE_SYNC_RESET.halt_i_reg_0 (I_RST_MODULE_n_15),
        .\GNE_SYNC_RESET.prmry_resetn_reg (mm2s_prmry_resetn),
        .\GNE_SYNC_RESET.prmry_resetn_reg_0 (s2mm_prmry_resetn),
        .\GNE_SYNC_RESET.s_soft_reset_i_reg (m_axi_mm2s_aresetn),
        .\GNE_SYNC_RESET.s_soft_reset_i_reg_0 (m_axi_s2mm_aresetn),
        .\GNE_SYNC_RESET.s_soft_reset_i_reg_1 (I_AXI_DMA_REG_MODULE_n_24),
        .\GNE_SYNC_RESET.s_soft_reset_i_reg_2 (I_AXI_DMA_REG_MODULE_n_27),
        .\GNE_SYNC_RESET.scndry_resetn_reg (s2mm_scndry_resetn),
        .\GNE_SYNC_RESET.scndry_resetn_reg_0 (I_RST_MODULE_n_19),
        .\GNE_SYNC_RESET.scndry_resetn_reg_1 (I_RST_MODULE_n_20),
        .\GNE_SYNC_RESET.scndry_resetn_reg_2 (\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/halted1 ),
        .\GNE_SYNC_RESET.scndry_resetn_reg_3 (I_RST_MODULE_n_23),
        .\GNE_SYNC_RESET.scndry_resetn_reg_4 (I_RST_MODULE_n_24),
        .SR(I_RST_MODULE_n_25),
        .SS(\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i ),
        .axi_resetn(axi_resetn),
        .\dmacr_i_reg[16] ({axi2ip_wrce[12],axi2ip_wrce[0]}),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_dmasr(mm2s_dmasr),
        .mm2s_halted_clr(mm2s_halted_clr),
        .mm2s_halted_set(mm2s_halted_set),
        .mm2s_prmry_reset_out_n(mm2s_prmry_reset_out_n),
        .mm2s_soft_reset_done(mm2s_soft_reset_done),
        .mm2s_stop(mm2s_stop),
        .out(mm2s_scndry_resetn),
        .s2mm_all_idle(s2mm_all_idle),
        .s2mm_dmasr(s2mm_dmasr),
        .s2mm_halted_clr(s2mm_halted_clr),
        .s2mm_halted_set(s2mm_halted_set),
        .s2mm_prmry_reset_out_n(s2mm_prmry_reset_out_n),
        .s2mm_soft_reset_done(s2mm_soft_reset_done),
        .s2mm_stop(s2mm_stop),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_soft_reset_i(\GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i ),
        .s_soft_reset_i_0(\GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i ),
        .sig_rst2all_stop_request(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ),
        .sig_s_h_halt_reg(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_s_h_halt_reg ),
        .soft_reset(soft_reset),
        .soft_reset_clr(soft_reset_clr),
        .soft_reset_d1(\GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1 ),
        .soft_reset_re0(\GEN_RESET_FOR_MM2S.RESET_I/soft_reset_re0 ),
        .threshold_is_zero__6(\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/threshold_is_zero__6 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_lite_if
   (s_axi_lite_awready,
    s_axi_lite_arready,
    s_axi_lite_bvalid,
    \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg_0 ,
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0 ,
    E,
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[13]_0 ,
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0 ,
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0 ,
    p_0_in1_in,
    buffer_length_wren0,
    buffer_length_wren0_0,
    s_axi_lite_rdata,
    s_axi_lite_aclk,
    SR,
    s_axi_lite_awvalid,
    s_axi_lite_wvalid,
    s_axi_lite_arvalid,
    buffer_length_wren1,
    s2mm_dmasr,
    mm2s_dmasr,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_1 ,
    Q,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 ,
    \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_0 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[2]_0 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[2]_1 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_0 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_1 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_2 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_3 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[5]_0 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[5]_1 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[6]_0 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[6]_1 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[12]_0 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[12]_1 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_0 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_1 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_2 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_3 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_1 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_3 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[1]_0 ,
    idle,
    out,
    s_axi_lite_awaddr,
    s_axi_lite_bready,
    s_axi_lite_rready,
    s_axi_lite_araddr);
  output s_axi_lite_awready;
  output s_axi_lite_arready;
  output s_axi_lite_bvalid;
  output \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg_0 ;
  output [2:0]\GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0 ;
  output [0:0]E;
  output \GEN_SYNC_WRITE.axi2ip_wrce_reg[13]_0 ;
  output [0:0]\GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0 ;
  output [0:0]\GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0 ;
  output p_0_in1_in;
  output buffer_length_wren0;
  output buffer_length_wren0_0;
  output [31:0]s_axi_lite_rdata;
  input s_axi_lite_aclk;
  input [0:0]SR;
  input s_axi_lite_awvalid;
  input s_axi_lite_wvalid;
  input s_axi_lite_arvalid;
  input buffer_length_wren1;
  input s2mm_dmasr;
  input mm2s_dmasr;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_1 ;
  input [25:0]Q;
  input [31:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 ;
  input [25:0]\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_0 ;
  input [31:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[2]_0 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[2]_1 ;
  input [1:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_0 ;
  input [1:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_1 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_2 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_3 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[5]_0 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[5]_1 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[6]_0 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[6]_1 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[12]_0 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[12]_1 ;
  input [2:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_0 ;
  input [2:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_1 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_2 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_3 ;
  input [7:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0 ;
  input [7:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_1 ;
  input [7:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2 ;
  input [7:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_3 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[1]_0 ;
  input idle;
  input out;
  input [4:0]s_axi_lite_awaddr;
  input s_axi_lite_bready;
  input s_axi_lite_rready;
  input [9:0]s_axi_lite_araddr;

  wire [0:0]E;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[0]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[0]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[0]_i_4_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[11]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_4_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_4_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_4_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_5_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_6_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_7_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_4_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_5_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_6_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_7_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[24]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[24]_i_3_n_0 ;
  wire [25:0]\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_4_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[26]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[27]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[28]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[29]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[2]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[2]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[3]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[3]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_4_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[5]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[7]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_1 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[12]_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[12]_1 ;
  wire [2:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_0 ;
  wire [2:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_1 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_2 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_3 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[1]_0 ;
  wire [7:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0 ;
  wire [7:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_1 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[2]_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[2]_1 ;
  wire [31:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 ;
  wire [31:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 ;
  wire [7:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2 ;
  wire [7:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_3 ;
  wire [1:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_0 ;
  wire [1:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_1 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_2 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_3 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[5]_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[5]_1 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[6]_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[6]_1 ;
  wire \GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg_0 ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce[0]_i_1_n_0 ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1_n_0 ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce[12]_i_1_n_0 ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce[13]_i_1_n_0 ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce[18]_i_1_n_0 ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce[1]_i_1_n_0 ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce[22]_i_1_n_0 ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce[22]_i_2_n_0 ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce[6]_i_1_n_0 ;
  wire [0:0]\GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0 ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce_reg[13]_0 ;
  wire [2:0]\GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0 ;
  wire [0:0]\GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0 ;
  wire \GEN_SYNC_WRITE.bvalid_i_i_1_n_0 ;
  wire \GEN_SYNC_WRITE.rdy_i_2_n_0 ;
  wire \GEN_SYNC_WRITE.wr_addr_cap_i_1_n_0 ;
  wire \GEN_SYNC_WRITE.wr_data_cap_i_1_n_0 ;
  wire \GEN_SYNC_WRITE.wr_in_progress_i_1_n_0 ;
  wire [25:0]Q;
  wire [0:0]SR;
  wire [9:0]araddr;
  wire arvalid;
  wire arvalid_d1;
  wire arvalid_d1_i_1_n_0;
  wire arvalid_re;
  wire awvalid;
  wire awvalid_d1;
  wire awvalid_d10;
  wire [9:0]axi2ip_rdaddr;
  wire [9:0]axi2ip_rdaddr_i;
  wire buffer_length_wren0;
  wire buffer_length_wren0_0;
  wire buffer_length_wren1;
  wire idle;
  wire [31:0]ip2axi_rddata1_out;
  wire mm2s_dmasr;
  wire out;
  wire p_0_in1_in;
  wire rdy;
  wire rvalid;
  wire s2mm_dmasr;
  wire s_axi_lite_aclk;
  wire [9:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [4:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire s_axi_lite_wvalid;
  wire wr_addr_cap;
  wire wr_data_cap;
  wire wr_data_cap0;
  wire wr_in_progress;
  wire wvalid;
  wire wvalid_d1;

  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_REG_FOR_SMPL.buffer_length_wren_i_1 
       (.I0(\GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0 [2]),
        .I1(buffer_length_wren1),
        .O(buffer_length_wren0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_REG_FOR_SMPL.buffer_length_wren_i_1__0 
       (.I0(\GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0 ),
        .I1(buffer_length_wren1),
        .O(buffer_length_wren0_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[0]),
        .Q(axi2ip_rdaddr_i[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[1]),
        .Q(axi2ip_rdaddr_i[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[2]),
        .Q(axi2ip_rdaddr_i[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[3]),
        .Q(axi2ip_rdaddr_i[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[4]),
        .Q(axi2ip_rdaddr_i[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[5]),
        .Q(axi2ip_rdaddr_i[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[6]),
        .Q(axi2ip_rdaddr_i[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[7]),
        .Q(axi2ip_rdaddr_i[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[8]),
        .Q(axi2ip_rdaddr_i[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[9]),
        .Q(axi2ip_rdaddr_i[9]),
        .R(SR));
  FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi2ip_rdaddr_i[0]),
        .Q(axi2ip_rdaddr[0]),
        .R(SR));
  FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi2ip_rdaddr_i[1]),
        .Q(axi2ip_rdaddr[1]),
        .R(SR));
  FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi2ip_rdaddr_i[2]),
        .Q(axi2ip_rdaddr[2]),
        .R(SR));
  FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi2ip_rdaddr_i[3]),
        .Q(axi2ip_rdaddr[3]),
        .R(SR));
  FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi2ip_rdaddr_i[4]),
        .Q(axi2ip_rdaddr[4]),
        .R(SR));
  FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi2ip_rdaddr_i[5]),
        .Q(axi2ip_rdaddr[5]),
        .R(SR));
  FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi2ip_rdaddr_i[6]),
        .Q(axi2ip_rdaddr[6]),
        .R(SR));
  FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi2ip_rdaddr_i[7]),
        .Q(axi2ip_rdaddr[7]),
        .R(SR));
  FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi2ip_rdaddr_i[8]),
        .Q(axi2ip_rdaddr[8]),
        .R(SR));
  FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi2ip_rdaddr_i[9]),
        .Q(axi2ip_rdaddr[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.rvalid_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_arready),
        .Q(rvalid),
        .R(SR));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[0]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2_n_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_3_n_0 ),
        .I2(s2mm_dmasr),
        .I3(mm2s_dmasr),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_4_n_0 ),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata[0]_i_2_n_0 ),
        .O(ip2axi_rddata1_out[0]));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[0]_i_2 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[0]_i_3_n_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_1 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3_n_0 ),
        .I5(axi2ip_rdaddr[2]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEA00000000)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[0]_i_3 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[0]_i_4_n_0 ),
        .I1(Q[0]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 [0]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5_n_0 ),
        .I5(axi2ip_rdaddr[3]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h000C00A0)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[0]_i_4 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_0 [0]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [0]),
        .I2(axi2ip_rdaddr[5]),
        .I3(axi2ip_rdaddr[6]),
        .I4(axi2ip_rdaddr[4]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2_n_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[10]_i_3_n_0 ),
        .I2(Q[10]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4_n_0 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 [10]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5_n_0 ),
        .O(ip2axi_rddata1_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2_n_0 ),
        .I1(axi2ip_rdaddr[2]),
        .I2(axi2ip_rdaddr[3]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000C00A0)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_3 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_0 [10]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [10]),
        .I2(axi2ip_rdaddr[5]),
        .I3(axi2ip_rdaddr[6]),
        .I4(axi2ip_rdaddr[4]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[11]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2_n_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[11]_i_2_n_0 ),
        .I2(Q[11]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4_n_0 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 [11]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5_n_0 ),
        .O(ip2axi_rddata1_out[11]));
  LUT5 #(
    .INIT(32'h000C00A0)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[11]_i_2 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_0 [11]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [11]),
        .I2(axi2ip_rdaddr[5]),
        .I3(axi2ip_rdaddr[6]),
        .I4(axi2ip_rdaddr[4]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2_n_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_3_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[12]_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[12]_1 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_4_n_0 ),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2_n_0 ),
        .O(ip2axi_rddata1_out[12]));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[12]_i_3_n_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_0 [0]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_1 [0]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3_n_0 ),
        .I5(axi2ip_rdaddr[2]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEA00000000)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_3 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[12]_i_4_n_0 ),
        .I1(Q[12]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 [12]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5_n_0 ),
        .I5(axi2ip_rdaddr[3]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[12]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h000C00A0)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_4 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_0 [12]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [12]),
        .I2(axi2ip_rdaddr[5]),
        .I3(axi2ip_rdaddr[6]),
        .I4(axi2ip_rdaddr[4]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444400000)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_1 
       (.I0(axi2ip_rdaddr[2]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[13]_i_2_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[13]_i_3_n_0 ),
        .I4(axi2ip_rdaddr[3]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata[13]_i_4_n_0 ),
        .O(ip2axi_rddata1_out[13]));
  LUT5 #(
    .INIT(32'h000C00A0)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_2 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_0 [13]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [13]),
        .I2(axi2ip_rdaddr[5]),
        .I3(axi2ip_rdaddr[6]),
        .I4(axi2ip_rdaddr[4]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_3 
       (.I0(Q[13]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 [13]),
        .I2(axi2ip_rdaddr[5]),
        .I3(axi2ip_rdaddr[6]),
        .I4(axi2ip_rdaddr[4]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000A0000C)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_4 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_0 [1]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_1 [1]),
        .I2(axi2ip_rdaddr[4]),
        .I3(axi2ip_rdaddr[3]),
        .I4(axi2ip_rdaddr[5]),
        .I5(axi2ip_rdaddr[6]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2_n_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_3_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_2 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_3 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_4_n_0 ),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_5_n_0 ),
        .O(ip2axi_rddata1_out[14]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2 
       (.I0(axi2ip_rdaddr[0]),
        .I1(axi2ip_rdaddr[1]),
        .I2(axi2ip_rdaddr[9]),
        .I3(axi2ip_rdaddr[8]),
        .I4(axi2ip_rdaddr[7]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_3 
       (.I0(axi2ip_rdaddr[5]),
        .I1(axi2ip_rdaddr[6]),
        .I2(axi2ip_rdaddr[4]),
        .I3(axi2ip_rdaddr[3]),
        .I4(axi2ip_rdaddr[2]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_4 
       (.I0(axi2ip_rdaddr[6]),
        .I1(axi2ip_rdaddr[5]),
        .I2(axi2ip_rdaddr[3]),
        .I3(axi2ip_rdaddr[4]),
        .I4(axi2ip_rdaddr[2]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_5 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_6_n_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_0 [2]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_1 [2]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3_n_0 ),
        .I5(axi2ip_rdaddr[2]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEA00000000)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_6 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_7_n_0 ),
        .I1(Q[14]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 [14]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5_n_0 ),
        .I5(axi2ip_rdaddr[3]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h000C00A0)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_7 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_0 [14]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [14]),
        .I2(axi2ip_rdaddr[5]),
        .I3(axi2ip_rdaddr[6]),
        .I4(axi2ip_rdaddr[4]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2_n_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_3_n_0 ),
        .I2(Q[15]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4_n_0 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 [15]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5_n_0 ),
        .O(ip2axi_rddata1_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0 ),
        .I1(axi2ip_rdaddr[3]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000C00A0)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_3 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_0 [15]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [15]),
        .I2(axi2ip_rdaddr[5]),
        .I3(axi2ip_rdaddr[6]),
        .I4(axi2ip_rdaddr[4]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4 
       (.I0(axi2ip_rdaddr[5]),
        .I1(axi2ip_rdaddr[6]),
        .I2(axi2ip_rdaddr[4]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5 
       (.I0(axi2ip_rdaddr[5]),
        .I1(axi2ip_rdaddr[6]),
        .I2(axi2ip_rdaddr[4]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[16]_i_2_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0 [0]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_1 [0]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3_n_0 ),
        .O(ip2axi_rddata1_out[16]));
  LUT6 #(
    .INIT(64'hFFEAEAEA00000000)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_2 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[16]_i_3_n_0 ),
        .I1(Q[16]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 [16]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5_n_0 ),
        .I5(axi2ip_rdaddr[3]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000C00A0)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_3 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_0 [16]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [16]),
        .I2(axi2ip_rdaddr[5]),
        .I3(axi2ip_rdaddr[6]),
        .I4(axi2ip_rdaddr[4]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[17]_i_2_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0 [1]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_1 [1]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3_n_0 ),
        .O(ip2axi_rddata1_out[17]));
  LUT6 #(
    .INIT(64'hFFEAEAEA00000000)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_2 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[17]_i_3_n_0 ),
        .I1(Q[17]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 [17]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5_n_0 ),
        .I5(axi2ip_rdaddr[3]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000C00A0)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_3 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_0 [17]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [17]),
        .I2(axi2ip_rdaddr[5]),
        .I3(axi2ip_rdaddr[6]),
        .I4(axi2ip_rdaddr[4]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[18]_i_2_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0 [2]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_1 [2]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3_n_0 ),
        .O(ip2axi_rddata1_out[18]));
  LUT6 #(
    .INIT(64'hFFEAEAEA00000000)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_2 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[18]_i_3_n_0 ),
        .I1(Q[18]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 [18]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5_n_0 ),
        .I5(axi2ip_rdaddr[3]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000C00A0)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_3 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_0 [18]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [18]),
        .I2(axi2ip_rdaddr[5]),
        .I3(axi2ip_rdaddr[6]),
        .I4(axi2ip_rdaddr[4]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[19]_i_2_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0 [3]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_1 [3]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3_n_0 ),
        .O(ip2axi_rddata1_out[19]));
  LUT6 #(
    .INIT(64'hFFEAEAEA00000000)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_2 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[19]_i_3_n_0 ),
        .I1(Q[19]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 [19]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5_n_0 ),
        .I5(axi2ip_rdaddr[3]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000C00A0)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_3 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_0 [19]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [19]),
        .I2(axi2ip_rdaddr[5]),
        .I3(axi2ip_rdaddr[6]),
        .I4(axi2ip_rdaddr[4]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAA8888888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2_n_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[1]_i_2_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[1]_i_3_n_0 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 [1]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata[1]_i_4_n_0 ),
        .O(ip2axi_rddata1_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h8A80AAAA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_2 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[1]_0 ),
        .I2(axi2ip_rdaddr[4]),
        .I3(idle),
        .I4(axi2ip_rdaddr[2]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_3 
       (.I0(axi2ip_rdaddr[3]),
        .I1(axi2ip_rdaddr[2]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_4 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3_n_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[1]_i_5_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_0 [1]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[1]_i_3_n_0 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[1]_i_6_n_0 ),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata[1]_i_7_n_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hFD5D)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_5 
       (.I0(axi2ip_rdaddr[2]),
        .I1(idle),
        .I2(axi2ip_rdaddr[4]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[1]_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_6 
       (.I0(axi2ip_rdaddr[6]),
        .I1(axi2ip_rdaddr[5]),
        .I2(axi2ip_rdaddr[4]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000088088000)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_7 
       (.I0(axi2ip_rdaddr[4]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[1]_i_3_n_0 ),
        .I2(axi2ip_rdaddr[6]),
        .I3(Q[1]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [1]),
        .I5(axi2ip_rdaddr[5]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[20]_i_2_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0 [4]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_1 [4]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3_n_0 ),
        .O(ip2axi_rddata1_out[20]));
  LUT6 #(
    .INIT(64'hFFEAEAEA00000000)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_2 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[20]_i_3_n_0 ),
        .I1(Q[20]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 [20]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5_n_0 ),
        .I5(axi2ip_rdaddr[3]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000C00A0)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_3 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_0 [20]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [20]),
        .I2(axi2ip_rdaddr[5]),
        .I3(axi2ip_rdaddr[6]),
        .I4(axi2ip_rdaddr[4]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[21]_i_2_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0 [5]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_1 [5]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3_n_0 ),
        .O(ip2axi_rddata1_out[21]));
  LUT6 #(
    .INIT(64'hFFEAEAEA00000000)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_2 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[21]_i_3_n_0 ),
        .I1(Q[21]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 [21]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5_n_0 ),
        .I5(axi2ip_rdaddr[3]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000C00A0)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_3 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_0 [21]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [21]),
        .I2(axi2ip_rdaddr[5]),
        .I3(axi2ip_rdaddr[6]),
        .I4(axi2ip_rdaddr[4]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[22]_i_2_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0 [6]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_1 [6]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3_n_0 ),
        .O(ip2axi_rddata1_out[22]));
  LUT6 #(
    .INIT(64'hFFEAEAEA00000000)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_2 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[22]_i_3_n_0 ),
        .I1(Q[22]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 [22]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5_n_0 ),
        .I5(axi2ip_rdaddr[3]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000C00A0)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_3 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_0 [22]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [22]),
        .I2(axi2ip_rdaddr[5]),
        .I3(axi2ip_rdaddr[6]),
        .I4(axi2ip_rdaddr[4]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[23]_i_2_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0 [7]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_1 [7]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3_n_0 ),
        .O(ip2axi_rddata1_out[23]));
  LUT6 #(
    .INIT(64'hFFEAEAEA00000000)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_2 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[23]_i_3_n_0 ),
        .I1(Q[23]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 [23]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5_n_0 ),
        .I5(axi2ip_rdaddr[3]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000C00A0)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_3 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_0 [23]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [23]),
        .I2(axi2ip_rdaddr[5]),
        .I3(axi2ip_rdaddr[6]),
        .I4(axi2ip_rdaddr[4]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[24]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[24]_i_2_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2 [0]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_3 [0]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3_n_0 ),
        .O(ip2axi_rddata1_out[24]));
  LUT6 #(
    .INIT(64'hFFEAEAEA00000000)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[24]_i_2 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[24]_i_3_n_0 ),
        .I1(Q[24]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 [24]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5_n_0 ),
        .I5(axi2ip_rdaddr[3]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000C00A0)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[24]_i_3 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_0 [24]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [24]),
        .I2(axi2ip_rdaddr[5]),
        .I3(axi2ip_rdaddr[6]),
        .I4(axi2ip_rdaddr[4]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2 [1]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_3 [1]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3_n_0 ),
        .O(ip2axi_rddata1_out[25]));
  LUT6 #(
    .INIT(64'hFFEAEAEA00000000)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_4_n_0 ),
        .I1(Q[25]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 [25]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5_n_0 ),
        .I5(axi2ip_rdaddr[3]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3 
       (.I0(axi2ip_rdaddr[4]),
        .I1(axi2ip_rdaddr[3]),
        .I2(axi2ip_rdaddr[5]),
        .I3(axi2ip_rdaddr[6]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000C00A0)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_4 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_0 [25]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [25]),
        .I2(axi2ip_rdaddr[5]),
        .I3(axi2ip_rdaddr[6]),
        .I4(axi2ip_rdaddr[4]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[26]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[26]_i_2_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [26]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2 [2]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0 ),
        .O(ip2axi_rddata1_out[26]));
  LUT6 #(
    .INIT(64'h00000A000000000C)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[26]_i_2 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 [26]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_3 [2]),
        .I2(axi2ip_rdaddr[4]),
        .I3(axi2ip_rdaddr[3]),
        .I4(axi2ip_rdaddr[5]),
        .I5(axi2ip_rdaddr[6]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[27]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[27]_i_2_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [27]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2 [3]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0 ),
        .O(ip2axi_rddata1_out[27]));
  LUT6 #(
    .INIT(64'h00000A000000000C)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[27]_i_2 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 [27]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_3 [3]),
        .I2(axi2ip_rdaddr[4]),
        .I3(axi2ip_rdaddr[3]),
        .I4(axi2ip_rdaddr[5]),
        .I5(axi2ip_rdaddr[6]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[28]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[28]_i_2_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [28]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2 [4]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0 ),
        .O(ip2axi_rddata1_out[28]));
  LUT6 #(
    .INIT(64'h00000A000000000C)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[28]_i_2 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 [28]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_3 [4]),
        .I2(axi2ip_rdaddr[4]),
        .I3(axi2ip_rdaddr[3]),
        .I4(axi2ip_rdaddr[5]),
        .I5(axi2ip_rdaddr[6]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[29]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[29]_i_2_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [29]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2 [5]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0 ),
        .O(ip2axi_rddata1_out[29]));
  LUT6 #(
    .INIT(64'h00000A000000000C)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[29]_i_2 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 [29]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_3 [5]),
        .I2(axi2ip_rdaddr[4]),
        .I3(axi2ip_rdaddr[3]),
        .I4(axi2ip_rdaddr[5]),
        .I5(axi2ip_rdaddr[6]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[2]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[2]_i_2_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[2]_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[2]_1 ),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3_n_0 ),
        .O(ip2axi_rddata1_out[2]));
  LUT6 #(
    .INIT(64'hFFEAEAEA00000000)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[2]_i_2 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[2]_i_3_n_0 ),
        .I1(Q[2]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 [2]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5_n_0 ),
        .I5(axi2ip_rdaddr[3]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000C00A0)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[2]_i_3 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_0 [2]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [2]),
        .I2(axi2ip_rdaddr[5]),
        .I3(axi2ip_rdaddr[6]),
        .I4(axi2ip_rdaddr[4]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[30]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [30]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2 [6]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0 ),
        .O(ip2axi_rddata1_out[30]));
  LUT6 #(
    .INIT(64'h00000A000000000C)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 [30]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_3 [6]),
        .I2(axi2ip_rdaddr[4]),
        .I3(axi2ip_rdaddr[3]),
        .I4(axi2ip_rdaddr[5]),
        .I5(axi2ip_rdaddr[6]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h8F)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rvalid_i_reg_0 ),
        .I1(s_axi_lite_rready),
        .I2(out),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_2 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [31]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2 [7]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0 ),
        .O(ip2axi_rddata1_out[31]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3 
       (.I0(axi2ip_rdaddr[0]),
        .I1(axi2ip_rdaddr[1]),
        .I2(axi2ip_rdaddr[2]),
        .I3(axi2ip_rdaddr[9]),
        .I4(axi2ip_rdaddr[8]),
        .I5(axi2ip_rdaddr[7]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000A000000000C)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 [31]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_3 [7]),
        .I2(axi2ip_rdaddr[4]),
        .I3(axi2ip_rdaddr[3]),
        .I4(axi2ip_rdaddr[5]),
        .I5(axi2ip_rdaddr[6]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5 
       (.I0(axi2ip_rdaddr[4]),
        .I1(axi2ip_rdaddr[3]),
        .I2(axi2ip_rdaddr[5]),
        .I3(axi2ip_rdaddr[6]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6 
       (.I0(axi2ip_rdaddr[3]),
        .I1(axi2ip_rdaddr[4]),
        .I2(axi2ip_rdaddr[6]),
        .I3(axi2ip_rdaddr[5]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[3]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[3]_i_2_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_0 [0]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_1 [0]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3_n_0 ),
        .O(ip2axi_rddata1_out[3]));
  LUT6 #(
    .INIT(64'hFFEAEAEA00000000)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[3]_i_2 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[3]_i_3_n_0 ),
        .I1(Q[3]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 [3]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5_n_0 ),
        .I5(axi2ip_rdaddr[3]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000C00A0)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[3]_i_3 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_0 [3]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [3]),
        .I2(axi2ip_rdaddr[5]),
        .I3(axi2ip_rdaddr[6]),
        .I4(axi2ip_rdaddr[4]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2_n_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_3_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_2 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_3 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_4_n_0 ),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata[4]_i_2_n_0 ),
        .O(ip2axi_rddata1_out[4]));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_2 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[4]_i_3_n_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_0 [1]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_1 [1]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3_n_0 ),
        .I5(axi2ip_rdaddr[2]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEA00000000)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_3 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[4]_i_4_n_0 ),
        .I1(Q[4]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 [4]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5_n_0 ),
        .I5(axi2ip_rdaddr[3]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h000C00A0)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_4 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_0 [4]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [4]),
        .I2(axi2ip_rdaddr[5]),
        .I3(axi2ip_rdaddr[6]),
        .I4(axi2ip_rdaddr[4]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[5]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2_n_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_2_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[5]_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_3_n_0 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[5]_1 ),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_4_n_0 ),
        .O(ip2axi_rddata1_out[5]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[5]_i_2 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[1]_i_3_n_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3_n_0 ),
        .I2(Q[5]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4_n_0 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 [5]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5_n_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000C00A0)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_0 [5]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [5]),
        .I2(axi2ip_rdaddr[5]),
        .I3(axi2ip_rdaddr[6]),
        .I4(axi2ip_rdaddr[4]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2_n_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[6]_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_3_n_0 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[6]_1 ),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_4_n_0 ),
        .O(ip2axi_rddata1_out[6]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[1]_i_3_n_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3_n_0 ),
        .I2(Q[6]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4_n_0 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 [6]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5_n_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000C00A0)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_0 [6]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [6]),
        .I2(axi2ip_rdaddr[5]),
        .I3(axi2ip_rdaddr[6]),
        .I4(axi2ip_rdaddr[4]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[7]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2_n_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[7]_i_2_n_0 ),
        .I2(Q[7]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4_n_0 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 [7]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5_n_0 ),
        .O(ip2axi_rddata1_out[7]));
  LUT5 #(
    .INIT(32'h000C00A0)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[7]_i_2 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_0 [7]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [7]),
        .I2(axi2ip_rdaddr[5]),
        .I3(axi2ip_rdaddr[6]),
        .I4(axi2ip_rdaddr[4]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[8]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2_n_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2_n_0 ),
        .I2(Q[8]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4_n_0 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 [8]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5_n_0 ),
        .O(ip2axi_rddata1_out[8]));
  LUT5 #(
    .INIT(32'h000C00A0)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_0 [8]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [8]),
        .I2(axi2ip_rdaddr[5]),
        .I3(axi2ip_rdaddr[6]),
        .I4(axi2ip_rdaddr[4]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[9]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2_n_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2_n_0 ),
        .I2(Q[9]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4_n_0 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 [9]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5_n_0 ),
        .O(ip2axi_rddata1_out[9]));
  LUT5 #(
    .INIT(32'h000C00A0)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_0 [9]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [9]),
        .I2(axi2ip_rdaddr[5]),
        .I3(axi2ip_rdaddr[6]),
        .I4(axi2ip_rdaddr[4]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[0]),
        .Q(s_axi_lite_rdata[0]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[10]),
        .Q(s_axi_lite_rdata[10]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[11]),
        .Q(s_axi_lite_rdata[11]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[12]),
        .Q(s_axi_lite_rdata[12]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[13]),
        .Q(s_axi_lite_rdata[13]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[14]),
        .Q(s_axi_lite_rdata[14]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[15]),
        .Q(s_axi_lite_rdata[15]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[16]),
        .Q(s_axi_lite_rdata[16]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[17]),
        .Q(s_axi_lite_rdata[17]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[18]),
        .Q(s_axi_lite_rdata[18]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[19]),
        .Q(s_axi_lite_rdata[19]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[1]),
        .Q(s_axi_lite_rdata[1]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[20]),
        .Q(s_axi_lite_rdata[20]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[21]),
        .Q(s_axi_lite_rdata[21]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[22]),
        .Q(s_axi_lite_rdata[22]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[23]),
        .Q(s_axi_lite_rdata[23]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[24]),
        .Q(s_axi_lite_rdata[24]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[25]),
        .Q(s_axi_lite_rdata[25]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[26]),
        .Q(s_axi_lite_rdata[26]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[27]),
        .Q(s_axi_lite_rdata[27]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[28]),
        .Q(s_axi_lite_rdata[28]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[29]),
        .Q(s_axi_lite_rdata[29]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[2]),
        .Q(s_axi_lite_rdata[2]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[30]),
        .Q(s_axi_lite_rdata[30]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[31]),
        .Q(s_axi_lite_rdata[31]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[3]),
        .Q(s_axi_lite_rdata[3]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[4]),
        .Q(s_axi_lite_rdata[4]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[5]),
        .Q(s_axi_lite_rdata[5]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[6]),
        .Q(s_axi_lite_rdata[6]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[7]),
        .Q(s_axi_lite_rdata[7]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[8]),
        .Q(s_axi_lite_rdata[8]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[9]),
        .Q(s_axi_lite_rdata[9]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h0C88)) 
    \GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1 
       (.I0(rvalid),
        .I1(out),
        .I2(s_axi_lite_rready),
        .I3(\GEN_SYNC_READ.s_axi_lite_rvalid_i_reg_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1_n_0 ),
        .Q(\GEN_SYNC_READ.s_axi_lite_rvalid_i_reg_0 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_SYNC_WRITE.awvalid_d1_i_1 
       (.I0(s_axi_lite_bvalid),
        .I1(out),
        .O(awvalid_d10));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_WRITE.awvalid_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(awvalid),
        .Q(awvalid_d1),
        .R(awvalid_d10));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GEN_SYNC_WRITE.axi2ip_wrce[0]_i_1 
       (.I0(\GEN_SYNC_WRITE.axi2ip_wrce[22]_i_2_n_0 ),
        .I1(s_axi_lite_awaddr[2]),
        .I2(s_axi_lite_awaddr[3]),
        .I3(s_axi_lite_awaddr[0]),
        .I4(s_axi_lite_awaddr[4]),
        .I5(s_axi_lite_awaddr[1]),
        .O(\GEN_SYNC_WRITE.axi2ip_wrce[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1 
       (.I0(\GEN_SYNC_WRITE.axi2ip_wrce[22]_i_2_n_0 ),
        .I1(s_axi_lite_awaddr[3]),
        .I2(s_axi_lite_awaddr[2]),
        .I3(s_axi_lite_awaddr[1]),
        .I4(s_axi_lite_awaddr[0]),
        .I5(s_axi_lite_awaddr[4]),
        .O(\GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \GEN_SYNC_WRITE.axi2ip_wrce[12]_i_1 
       (.I0(\GEN_SYNC_WRITE.axi2ip_wrce[22]_i_2_n_0 ),
        .I1(s_axi_lite_awaddr[3]),
        .I2(s_axi_lite_awaddr[0]),
        .I3(s_axi_lite_awaddr[4]),
        .I4(s_axi_lite_awaddr[1]),
        .I5(s_axi_lite_awaddr[2]),
        .O(\GEN_SYNC_WRITE.axi2ip_wrce[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \GEN_SYNC_WRITE.axi2ip_wrce[13]_i_1 
       (.I0(\GEN_SYNC_WRITE.axi2ip_wrce[22]_i_2_n_0 ),
        .I1(s_axi_lite_awaddr[3]),
        .I2(s_axi_lite_awaddr[4]),
        .I3(s_axi_lite_awaddr[0]),
        .I4(s_axi_lite_awaddr[1]),
        .I5(s_axi_lite_awaddr[2]),
        .O(\GEN_SYNC_WRITE.axi2ip_wrce[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \GEN_SYNC_WRITE.axi2ip_wrce[18]_i_1 
       (.I0(s_axi_lite_awaddr[3]),
        .I1(s_axi_lite_awaddr[1]),
        .I2(s_axi_lite_awaddr[0]),
        .I3(s_axi_lite_awaddr[2]),
        .I4(s_axi_lite_awaddr[4]),
        .I5(\GEN_SYNC_WRITE.axi2ip_wrce[22]_i_2_n_0 ),
        .O(\GEN_SYNC_WRITE.axi2ip_wrce[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \GEN_SYNC_WRITE.axi2ip_wrce[1]_i_1 
       (.I0(\GEN_SYNC_WRITE.axi2ip_wrce[22]_i_2_n_0 ),
        .I1(s_axi_lite_awaddr[2]),
        .I2(s_axi_lite_awaddr[3]),
        .I3(s_axi_lite_awaddr[4]),
        .I4(s_axi_lite_awaddr[0]),
        .I5(s_axi_lite_awaddr[1]),
        .O(\GEN_SYNC_WRITE.axi2ip_wrce[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \GEN_SYNC_WRITE.axi2ip_wrce[22]_i_1 
       (.I0(s_axi_lite_awaddr[3]),
        .I1(s_axi_lite_awaddr[1]),
        .I2(s_axi_lite_awaddr[0]),
        .I3(\GEN_SYNC_WRITE.axi2ip_wrce[22]_i_2_n_0 ),
        .I4(s_axi_lite_awaddr[2]),
        .I5(s_axi_lite_awaddr[4]),
        .O(\GEN_SYNC_WRITE.axi2ip_wrce[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_SYNC_WRITE.axi2ip_wrce[22]_i_2 
       (.I0(rdy),
        .I1(out),
        .O(\GEN_SYNC_WRITE.axi2ip_wrce[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \GEN_SYNC_WRITE.axi2ip_wrce[6]_i_1 
       (.I0(s_axi_lite_awaddr[3]),
        .I1(s_axi_lite_awaddr[1]),
        .I2(s_axi_lite_awaddr[0]),
        .I3(s_axi_lite_awaddr[4]),
        .I4(s_axi_lite_awaddr[2]),
        .I5(\GEN_SYNC_WRITE.axi2ip_wrce[22]_i_2_n_0 ),
        .O(\GEN_SYNC_WRITE.axi2ip_wrce[6]_i_1_n_0 ));
  FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.axi2ip_wrce[0]_i_1_n_0 ),
        .Q(\GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0 [0]),
        .R(1'b0));
  FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1_n_0 ),
        .Q(\GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0 ),
        .R(1'b0));
  FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.axi2ip_wrce[12]_i_1_n_0 ),
        .Q(\GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0 [1]),
        .R(1'b0));
  FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.axi2ip_wrce[13]_i_1_n_0 ),
        .Q(\GEN_SYNC_WRITE.axi2ip_wrce_reg[13]_0 ),
        .R(1'b0));
  FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.axi2ip_wrce[18]_i_1_n_0 ),
        .Q(E),
        .R(1'b0));
  FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.axi2ip_wrce[1]_i_1_n_0 ),
        .Q(p_0_in1_in),
        .R(1'b0));
  FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.axi2ip_wrce[22]_i_1_n_0 ),
        .Q(\GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0 [2]),
        .R(1'b0));
  FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.axi2ip_wrce[6]_i_1_n_0 ),
        .Q(\GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h44C0)) 
    \GEN_SYNC_WRITE.bvalid_i_i_1 
       (.I0(s_axi_lite_bready),
        .I1(out),
        .I2(s_axi_lite_awready),
        .I3(s_axi_lite_bvalid),
        .O(\GEN_SYNC_WRITE.bvalid_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_WRITE.bvalid_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.bvalid_i_i_1_n_0 ),
        .Q(s_axi_lite_bvalid),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_SYNC_WRITE.rdy_i_1 
       (.I0(rdy),
        .I1(out),
        .O(wr_data_cap0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_SYNC_WRITE.rdy_i_2 
       (.I0(wr_addr_cap),
        .I1(wr_data_cap),
        .O(\GEN_SYNC_WRITE.rdy_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_WRITE.rdy_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.rdy_i_2_n_0 ),
        .Q(rdy),
        .R(wr_data_cap0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hFF10)) 
    \GEN_SYNC_WRITE.wr_addr_cap_i_1 
       (.I0(wr_in_progress),
        .I1(awvalid_d1),
        .I2(awvalid),
        .I3(wr_addr_cap),
        .O(\GEN_SYNC_WRITE.wr_addr_cap_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_WRITE.wr_addr_cap_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.wr_addr_cap_i_1_n_0 ),
        .Q(wr_addr_cap),
        .R(wr_data_cap0));
  LUT3 #(
    .INIT(8'hF4)) 
    \GEN_SYNC_WRITE.wr_data_cap_i_1 
       (.I0(wvalid_d1),
        .I1(wvalid),
        .I2(wr_data_cap),
        .O(\GEN_SYNC_WRITE.wr_data_cap_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_WRITE.wr_data_cap_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.wr_data_cap_i_1_n_0 ),
        .Q(wr_data_cap),
        .R(wr_data_cap0));
  LUT3 #(
    .INIT(8'hF4)) 
    \GEN_SYNC_WRITE.wr_in_progress_i_1 
       (.I0(awvalid_d1),
        .I1(awvalid),
        .I2(wr_in_progress),
        .O(\GEN_SYNC_WRITE.wr_in_progress_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_WRITE.wr_in_progress_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.wr_in_progress_i_1_n_0 ),
        .Q(wr_in_progress),
        .R(awvalid_d10));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_WRITE.wready_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(rdy),
        .Q(s_axi_lite_awready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_WRITE.wvalid_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(wvalid),
        .Q(wvalid_d1),
        .R(awvalid_d10));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[0]),
        .Q(araddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[1]),
        .Q(araddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[2]),
        .Q(araddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[3]),
        .Q(araddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[4]),
        .Q(araddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[5]),
        .Q(araddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[6]),
        .Q(araddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[7]),
        .Q(araddr[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[8]),
        .Q(araddr[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[9]),
        .Q(araddr[9]),
        .R(SR));
  LUT3 #(
    .INIT(8'h04)) 
    arready_i_i_2
       (.I0(arvalid_d1),
        .I1(arvalid),
        .I2(\GEN_SYNC_READ.s_axi_lite_rvalid_i_reg_0 ),
        .O(arvalid_re));
  FDRE #(
    .INIT(1'b0)) 
    arready_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arvalid_re),
        .Q(s_axi_lite_arready),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h08)) 
    arvalid_d1_i_1
       (.I0(out),
        .I1(arvalid),
        .I2(\GEN_SYNC_READ.s_axi_lite_rvalid_i_reg_0 ),
        .O(arvalid_d1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    arvalid_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arvalid_d1_i_1_n_0),
        .Q(arvalid_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    arvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_arvalid),
        .Q(arvalid),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    awvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awvalid),
        .Q(awvalid),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    wvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wvalid),
        .Q(wvalid),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_mm2s_cmdsts_if
   (s_axis_mm2s_cmd_tvalid_split,
    sts_received_i_reg_0,
    m_axis_mm2s_sts_tready,
    dma_mm2s_error,
    D,
    mm2s_decerr_i_reg_0,
    mm2s_slverr_i_reg_0,
    mm2s_interr_i_reg_0,
    \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ,
    mm2s_interr_i,
    s_axi_lite_aclk,
    mm2s_slverr_i,
    mm2s_decerr_i,
    \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_1 ,
    sts_received_i_reg_1,
    mm2s_stop_i,
    Q,
    out,
    m_axis_mm2s_sts_tvalid_int,
    dma_decerr_reg,
    dma_slverr_reg,
    dma_interr_reg);
  output s_axis_mm2s_cmd_tvalid_split;
  output sts_received_i_reg_0;
  output m_axis_mm2s_sts_tready;
  output dma_mm2s_error;
  output [0:0]D;
  output mm2s_decerr_i_reg_0;
  output mm2s_slverr_i_reg_0;
  output mm2s_interr_i_reg_0;
  input \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ;
  input mm2s_interr_i;
  input s_axi_lite_aclk;
  input mm2s_slverr_i;
  input mm2s_decerr_i;
  input \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_1 ;
  input sts_received_i_reg_1;
  input mm2s_stop_i;
  input [1:0]Q;
  input out;
  input m_axis_mm2s_sts_tvalid_int;
  input dma_decerr_reg;
  input dma_slverr_reg;
  input dma_interr_reg;

  wire [0:0]D;
  wire \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ;
  wire \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_1 ;
  wire [1:0]Q;
  wire dma_decerr_reg;
  wire dma_interr_reg;
  wire dma_mm2s_error;
  wire dma_slverr_reg;
  wire m_axis_mm2s_sts_tready;
  wire m_axis_mm2s_sts_tvalid_int;
  wire mm2s_decerr_i;
  wire mm2s_decerr_i_reg_0;
  wire mm2s_error_i_1_n_0;
  wire mm2s_interr_i;
  wire mm2s_interr_i_reg_0;
  wire mm2s_slverr_i;
  wire mm2s_slverr_i_reg_0;
  wire mm2s_smpl_decerr_set;
  wire mm2s_smpl_interr_set;
  wire mm2s_smpl_slverr_set;
  wire mm2s_stop_i;
  wire out;
  wire s_axi_lite_aclk;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire sts_received_i_reg_0;
  wire sts_received_i_reg_1;
  wire sts_tready_i_1_n_0;

  LUT5 #(
    .INIT(32'h00031100)) 
    \FSM_sequential_smpl_cs[1]_i_3 
       (.I0(sts_received_i_reg_0),
        .I1(mm2s_stop_i),
        .I2(s_axis_mm2s_cmd_tvalid_split),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D));
  FDRE \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_1 ),
        .Q(s_axis_mm2s_cmd_tvalid_split),
        .R(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    dma_decerr_i_1
       (.I0(mm2s_smpl_decerr_set),
        .I1(dma_decerr_reg),
        .O(mm2s_decerr_i_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'hE)) 
    dma_interr_i_1__0
       (.I0(mm2s_smpl_interr_set),
        .I1(dma_interr_reg),
        .O(mm2s_interr_i_reg_0));
  LUT2 #(
    .INIT(4'hE)) 
    dma_slverr_i_1
       (.I0(mm2s_smpl_slverr_set),
        .I1(dma_slverr_reg),
        .O(mm2s_slverr_i_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    mm2s_decerr_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_decerr_i),
        .Q(mm2s_smpl_decerr_set),
        .R(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    mm2s_error_i_1
       (.I0(mm2s_smpl_interr_set),
        .I1(mm2s_smpl_decerr_set),
        .I2(mm2s_smpl_slverr_set),
        .I3(dma_mm2s_error),
        .O(mm2s_error_i_1_n_0));
  FDRE mm2s_error_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_error_i_1_n_0),
        .Q(dma_mm2s_error),
        .R(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    mm2s_interr_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_interr_i),
        .Q(mm2s_smpl_interr_set),
        .R(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    mm2s_slverr_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_slverr_i),
        .Q(mm2s_smpl_slverr_set),
        .R(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sts_received_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sts_received_i_reg_1),
        .Q(sts_received_i_reg_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h04C4)) 
    sts_tready_i_1
       (.I0(sts_received_i_reg_0),
        .I1(out),
        .I2(m_axis_mm2s_sts_tready),
        .I3(m_axis_mm2s_sts_tvalid_int),
        .O(sts_tready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sts_tready_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sts_tready_i_1_n_0),
        .Q(m_axis_mm2s_sts_tready),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_mm2s_mngr
   (mm2s_halted_clr,
    mm2s_halted_set,
    mm2s_all_idle,
    mm2s_stop,
    s_axis_mm2s_cmd_tvalid_split,
    mm2s_sts_received,
    m_axis_mm2s_sts_tready,
    dma_mm2s_error,
    axi_dma_tstvec,
    idle_reg,
    mm2s_decerr_i_reg,
    mm2s_slverr_i_reg,
    mm2s_interr_i_reg,
    s_axis_mm2s_cmd_tdata,
    mm2s_halted_set_reg,
    mm2s_dmacr,
    s_axi_lite_aclk,
    mm2s_interr_i,
    mm2s_slverr_i,
    mm2s_decerr_i,
    mm2s_halted_set0,
    mm2s_stop_i,
    out,
    mm2s_dmasr,
    mm2s_length_wren,
    idle,
    m_axi_sg_aresetn,
    m_axis_mm2s_sts_tvalid_int,
    s_axis_mm2s_cmd_tready,
    dma_decerr_reg,
    dma_slverr_reg,
    dma_interr_reg,
    Q,
    \GEN_CMD_BTT_EQL_23.cmnd_data_reg[26] ,
    \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25] );
  output mm2s_halted_clr;
  output mm2s_halted_set;
  output mm2s_all_idle;
  output mm2s_stop;
  output s_axis_mm2s_cmd_tvalid_split;
  output mm2s_sts_received;
  output m_axis_mm2s_sts_tready;
  output dma_mm2s_error;
  output [0:0]axi_dma_tstvec;
  output idle_reg;
  output mm2s_decerr_i_reg;
  output mm2s_slverr_i_reg;
  output mm2s_interr_i_reg;
  output [59:0]s_axis_mm2s_cmd_tdata;
  input mm2s_halted_set_reg;
  input [0:0]mm2s_dmacr;
  input s_axi_lite_aclk;
  input mm2s_interr_i;
  input mm2s_slverr_i;
  input mm2s_decerr_i;
  input mm2s_halted_set0;
  input mm2s_stop_i;
  input out;
  input mm2s_dmasr;
  input mm2s_length_wren;
  input idle;
  input m_axi_sg_aresetn;
  input m_axis_mm2s_sts_tvalid_int;
  input s_axis_mm2s_cmd_tready;
  input dma_decerr_reg;
  input dma_slverr_reg;
  input dma_interr_reg;
  input [31:0]Q;
  input \GEN_CMD_BTT_EQL_23.cmnd_data_reg[26] ;
  input [25:0]\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25] ;

  wire [25:0]\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25] ;
  wire \GEN_CMD_BTT_EQL_23.cmnd_data_reg[26] ;
  wire \GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM_n_4 ;
  wire \GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM_n_5 ;
  wire [31:0]Q;
  wire [0:0]axi_dma_tstvec;
  wire dma_decerr_reg;
  wire dma_interr_reg;
  wire dma_mm2s_error;
  wire dma_slverr_reg;
  wire idle;
  wire idle_reg;
  wire m_axi_sg_aresetn;
  wire m_axis_mm2s_sts_tready;
  wire m_axis_mm2s_sts_tvalid_int;
  wire mm2s_all_idle;
  wire mm2s_decerr_i;
  wire mm2s_decerr_i_reg;
  wire [0:0]mm2s_dmacr;
  wire mm2s_dmasr;
  wire mm2s_halted_clr;
  wire mm2s_halted_set;
  wire mm2s_halted_set0;
  wire mm2s_halted_set_reg;
  wire mm2s_interr_i;
  wire mm2s_interr_i_reg;
  wire mm2s_length_wren;
  wire mm2s_slverr_i;
  wire mm2s_slverr_i_reg;
  wire mm2s_stop;
  wire mm2s_stop_i;
  wire mm2s_sts_received;
  wire mm2s_sts_received_clr;
  wire out;
  wire s_axi_lite_aclk;
  wire [59:0]s_axis_mm2s_cmd_tdata;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire [1:0]smpl_cs;
  wire [1:1]smpl_ns;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_smple_sm_28 \GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM 
       (.D(smpl_ns),
        .\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 (mm2s_halted_set_reg),
        .\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25] ),
        .\GEN_CMD_BTT_EQL_23.cmnd_data_reg[26]_0 (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[26] ),
        .\GEN_CMD_BTT_EQL_23.cmnd_data_reg[34]_0 (s_axis_mm2s_cmd_tvalid_split),
        .\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 (Q),
        .\GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg_0 (\GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM_n_5 ),
        .Q(smpl_cs),
        .m_axis_mm2s_sts_tvalid_int(m_axis_mm2s_sts_tvalid_int),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_dmacr(mm2s_dmacr),
        .mm2s_length_wren(mm2s_length_wren),
        .mm2s_stop_i(mm2s_stop_i),
        .mm2s_sts_received_clr(mm2s_sts_received_clr),
        .out(out),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axis_mm2s_cmd_tdata(s_axis_mm2s_cmd_tdata),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .sts_received_clr_reg_0(\GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM_n_4 ),
        .sts_received_i_reg(mm2s_sts_received));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_mm2s_cmdsts_if \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS 
       (.D(smpl_ns),
        .\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 (mm2s_halted_set_reg),
        .\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_1 (\GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM_n_5 ),
        .Q(smpl_cs),
        .dma_decerr_reg(dma_decerr_reg),
        .dma_interr_reg(dma_interr_reg),
        .dma_mm2s_error(dma_mm2s_error),
        .dma_slverr_reg(dma_slverr_reg),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .m_axis_mm2s_sts_tvalid_int(m_axis_mm2s_sts_tvalid_int),
        .mm2s_decerr_i(mm2s_decerr_i),
        .mm2s_decerr_i_reg_0(mm2s_decerr_i_reg),
        .mm2s_interr_i(mm2s_interr_i),
        .mm2s_interr_i_reg_0(mm2s_interr_i_reg),
        .mm2s_slverr_i(mm2s_slverr_i),
        .mm2s_slverr_i_reg_0(mm2s_slverr_i_reg),
        .mm2s_stop_i(mm2s_stop_i),
        .out(out),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .sts_received_i_reg_0(mm2s_sts_received),
        .sts_received_i_reg_1(\GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM_n_4 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_mm2s_sts_mngr \GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR 
       (.axi_dma_tstvec(axi_dma_tstvec),
        .idle(idle),
        .idle_reg(idle_reg),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_dmacr(mm2s_dmacr),
        .mm2s_dmasr(mm2s_dmasr),
        .mm2s_halted_clr(mm2s_halted_clr),
        .mm2s_halted_set(mm2s_halted_set),
        .mm2s_halted_set0(mm2s_halted_set0),
        .mm2s_halted_set_reg_0(mm2s_halted_set_reg),
        .mm2s_stop_i(mm2s_stop_i),
        .mm2s_sts_received_clr(mm2s_sts_received_clr),
        .s_axi_lite_aclk(s_axi_lite_aclk));
  FDRE \GEN_MM2S_DMA_CONTROL.mm2s_stop_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_stop_i),
        .Q(mm2s_stop),
        .R(mm2s_halted_set_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_mm2s_sts_mngr
   (mm2s_halted_clr,
    mm2s_halted_set,
    axi_dma_tstvec,
    idle_reg,
    mm2s_halted_set_reg_0,
    mm2s_dmacr,
    s_axi_lite_aclk,
    mm2s_halted_set0,
    mm2s_all_idle,
    mm2s_dmasr,
    mm2s_stop_i,
    mm2s_sts_received_clr,
    idle,
    m_axi_sg_aresetn);
  output mm2s_halted_clr;
  output mm2s_halted_set;
  output [0:0]axi_dma_tstvec;
  output idle_reg;
  input mm2s_halted_set_reg_0;
  input [0:0]mm2s_dmacr;
  input s_axi_lite_aclk;
  input mm2s_halted_set0;
  input mm2s_all_idle;
  input mm2s_dmasr;
  input mm2s_stop_i;
  input mm2s_sts_received_clr;
  input idle;
  input m_axi_sg_aresetn;

  wire all_is_idle_d1;
  wire [0:0]axi_dma_tstvec;
  wire idle;
  wire idle_reg;
  wire m_axi_sg_aresetn;
  wire mm2s_all_idle;
  wire [0:0]mm2s_dmacr;
  wire mm2s_dmasr;
  wire mm2s_halted_clr;
  wire mm2s_halted_set;
  wire mm2s_halted_set0;
  wire mm2s_halted_set_reg_0;
  wire mm2s_stop_i;
  wire mm2s_sts_received_clr;
  wire s_axi_lite_aclk;

  FDRE #(
    .INIT(1'b0)) 
    all_is_idle_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_all_idle),
        .Q(all_is_idle_d1),
        .R(mm2s_halted_set_reg_0));
  LUT4 #(
    .INIT(16'h2F20)) 
    \axi_dma_tstvec[4]_INST_0 
       (.I0(mm2s_halted_set),
        .I1(mm2s_dmasr),
        .I2(mm2s_stop_i),
        .I3(mm2s_sts_received_clr),
        .O(axi_dma_tstvec));
  LUT6 #(
    .INIT(64'h0000AE0A00000000)) 
    idle_i_1
       (.I0(idle),
        .I1(mm2s_dmacr),
        .I2(all_is_idle_d1),
        .I3(mm2s_all_idle),
        .I4(mm2s_halted_set),
        .I5(m_axi_sg_aresetn),
        .O(idle_reg));
  FDRE mm2s_halted_clr_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_dmacr),
        .Q(mm2s_halted_clr),
        .R(mm2s_halted_set_reg_0));
  FDRE mm2s_halted_set_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_halted_set0),
        .Q(mm2s_halted_set),
        .R(mm2s_halted_set_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_reg_module
   (s_axi_lite_awready,
    s_axi_lite_arready,
    mm2s_length_wren,
    s2mm_length_wren,
    \dmacr_i_reg[0] ,
    \dmacr_i_reg[0]_0 ,
    s_axi_lite_bvalid,
    \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg ,
    mm2s_dmasr,
    idle,
    dma_interr_reg,
    dma_slverr_reg,
    dma_decerr_reg,
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[22] ,
    s2mm_dmasr,
    idle_reg,
    dma_interr_reg_0,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    mm2s_introut,
    s2mm_introut,
    soft_reset_re0,
    \dmacr_i_reg[2] ,
    mm2s_halted_set0,
    mm2s_stop_i,
    \dmacr_i_reg[2]_0 ,
    s2mm_halted_set0,
    s2mm_stop_i,
    soft_reset,
    threshold_is_zero__6,
    Q,
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[31] ,
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[25] ,
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 ,
    \dmacr_i_reg[3] ,
    \dmacr_i_reg[3]_0 ,
    s_axi_lite_rdata,
    s_axi_lite_aclk,
    SR,
    s_axi_lite_awvalid,
    s_axi_lite_wvalid,
    s_axi_lite_arvalid,
    \dmacr_i_reg[4] ,
    halted_reg,
    idle_reg_0,
    dma_interr_reg_1,
    dma_slverr_reg_1,
    dma_decerr_reg_1,
    halted_reg_0,
    idle_reg_1,
    dma_interr_reg_2,
    dma_slverr_reg_2,
    dma_decerr_reg_2,
    m_axi_sg_aresetn,
    s_axi_lite_wdata,
    mm2s_stop,
    s2mm_stop,
    soft_reset_d1,
    mm2s_all_idle,
    mm2s_halt_cmplt,
    soft_reset_clr,
    s_soft_reset_i,
    dma_s2mm_error,
    dma_mm2s_error,
    s2mm_all_idle,
    s2mm_halt_cmplt,
    s_soft_reset_i_0,
    out,
    s_axi_lite_awaddr,
    s_axi_lite_bready,
    s_axi_lite_rready,
    s2mm_soft_reset_done,
    mm2s_soft_reset_done,
    SS,
    \dmacr_i_reg[16] ,
    s_axi_lite_araddr,
    axi_dma_tstvec,
    E,
    D);
  output s_axi_lite_awready;
  output s_axi_lite_arready;
  output mm2s_length_wren;
  output s2mm_length_wren;
  output [0:0]\dmacr_i_reg[0] ;
  output [0:0]\dmacr_i_reg[0]_0 ;
  output s_axi_lite_bvalid;
  output \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg ;
  output mm2s_dmasr;
  output idle;
  output dma_interr_reg;
  output dma_slverr_reg;
  output dma_decerr_reg;
  output [2:0]\GEN_SYNC_WRITE.axi2ip_wrce_reg[22] ;
  output s2mm_dmasr;
  output idle_reg;
  output dma_interr_reg_0;
  output dma_slverr_reg_0;
  output dma_decerr_reg_0;
  output mm2s_introut;
  output s2mm_introut;
  output soft_reset_re0;
  output \dmacr_i_reg[2] ;
  output mm2s_halted_set0;
  output mm2s_stop_i;
  output \dmacr_i_reg[2]_0 ;
  output s2mm_halted_set0;
  output s2mm_stop_i;
  output soft_reset;
  output threshold_is_zero__6;
  output [25:0]Q;
  output [31:0]\GEN_REG_FOR_SMPL.buffer_address_i_reg[31] ;
  output [25:0]\GEN_REG_FOR_SMPL.buffer_length_i_reg[25] ;
  output [31:0]\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 ;
  output \dmacr_i_reg[3] ;
  output \dmacr_i_reg[3]_0 ;
  output [31:0]s_axi_lite_rdata;
  input s_axi_lite_aclk;
  input [0:0]SR;
  input s_axi_lite_awvalid;
  input s_axi_lite_wvalid;
  input s_axi_lite_arvalid;
  input [0:0]\dmacr_i_reg[4] ;
  input halted_reg;
  input idle_reg_0;
  input dma_interr_reg_1;
  input dma_slverr_reg_1;
  input dma_decerr_reg_1;
  input halted_reg_0;
  input idle_reg_1;
  input dma_interr_reg_2;
  input dma_slverr_reg_2;
  input dma_decerr_reg_2;
  input m_axi_sg_aresetn;
  input [31:0]s_axi_lite_wdata;
  input mm2s_stop;
  input s2mm_stop;
  input soft_reset_d1;
  input mm2s_all_idle;
  input mm2s_halt_cmplt;
  input soft_reset_clr;
  input s_soft_reset_i;
  input dma_s2mm_error;
  input dma_mm2s_error;
  input s2mm_all_idle;
  input s2mm_halt_cmplt;
  input s_soft_reset_i_0;
  input out;
  input [4:0]s_axi_lite_awaddr;
  input s_axi_lite_bready;
  input s_axi_lite_rready;
  input s2mm_soft_reset_done;
  input mm2s_soft_reset_done;
  input [0:0]SS;
  input [0:0]\dmacr_i_reg[16] ;
  input [9:0]s_axi_lite_araddr;
  input [1:0]axi_dma_tstvec;
  input [0:0]E;
  input [25:0]D;

  wire [25:0]D;
  wire [0:0]E;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_7 ;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_8 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_12 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_13 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_14 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_15 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_16 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_17 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_21 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_23 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_24 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_25 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_26 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_27 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_28 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_29 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_30 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_31 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_32 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_33 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_34 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_35 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_36 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_37 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_38 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_9 ;
  wire [31:0]\GEN_REG_FOR_SMPL.buffer_address_i_reg[31] ;
  wire [31:0]\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 ;
  wire [25:0]\GEN_REG_FOR_SMPL.buffer_length_i_reg[25] ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_16 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_17 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_18 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_19 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_20 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_22 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_24 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_25 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_26 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_27 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_28 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_29 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_30 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_31 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_32 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_33 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_34 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_35 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_36 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_37 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_38 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_39 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_8 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_9 ;
  wire \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg ;
  wire [2:0]\GEN_SYNC_WRITE.axi2ip_wrce_reg[22] ;
  wire [25:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [10:10]axi2ip_wrce;
  wire [1:0]axi_dma_tstvec;
  wire buffer_length_wren0;
  wire buffer_length_wren0_0;
  wire buffer_length_wren1;
  wire dma_decerr_reg;
  wire dma_decerr_reg_0;
  wire dma_decerr_reg_1;
  wire dma_decerr_reg_2;
  wire dma_interr_reg;
  wire dma_interr_reg_0;
  wire dma_interr_reg_1;
  wire dma_interr_reg_2;
  wire dma_mm2s_error;
  wire dma_s2mm_error;
  wire dma_slverr_reg;
  wire dma_slverr_reg_0;
  wire dma_slverr_reg_1;
  wire dma_slverr_reg_2;
  wire [0:0]\dmacr_i_reg[0] ;
  wire [0:0]\dmacr_i_reg[0]_0 ;
  wire [0:0]\dmacr_i_reg[16] ;
  wire \dmacr_i_reg[2] ;
  wire \dmacr_i_reg[2]_0 ;
  wire \dmacr_i_reg[3] ;
  wire \dmacr_i_reg[3]_0 ;
  wire [0:0]\dmacr_i_reg[4] ;
  wire halted_reg;
  wire halted_reg_0;
  wire idle;
  wire idle_reg;
  wire idle_reg_0;
  wire idle_reg_1;
  wire m_axi_sg_aresetn;
  wire mm2s_all_idle;
  wire [3:3]mm2s_dmacr;
  wire mm2s_dmasr;
  wire mm2s_error_out;
  wire mm2s_halt_cmplt;
  wire mm2s_halted_set0;
  wire mm2s_introut;
  wire mm2s_length_wren;
  wire mm2s_soft_reset_done;
  wire mm2s_stop;
  wire mm2s_stop_i;
  wire out;
  wire p_0_in1_in;
  wire p_1_in;
  wire s2mm_all_idle;
  wire [3:3]s2mm_dmacr;
  wire s2mm_dmasr;
  wire s2mm_halt_cmplt;
  wire s2mm_halted_set0;
  wire s2mm_introut;
  wire s2mm_length_wren;
  wire s2mm_soft_reset_done;
  wire s2mm_stop;
  wire s2mm_stop_i;
  wire s_axi_lite_aclk;
  wire [9:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [4:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wvalid;
  wire s_soft_reset_i;
  wire s_soft_reset_i_0;
  wire soft_reset;
  wire soft_reset_clr;
  wire soft_reset_d1;
  wire soft_reset_re0;
  (* async_reg = "true" *) wire strm_valid_int2;
  (* async_reg = "true" *) wire strm_valid_int_cdc_to;
  wire threshold_is_zero__6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_lite_if \GEN_AXI_LITE_IF.AXI_LITE_IF_I 
       (.E(\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_7 ),
        .\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_0 (\GEN_REG_FOR_SMPL.buffer_length_i_reg[25] ),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 (\dmacr_i_reg[0]_0 ),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_1 (\dmacr_i_reg[0] ),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[12]_0 (\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_20 ),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[12]_1 (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_13 ),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_0 ({\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_17 ,\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_18 ,\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_19 }),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_1 ({\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_14 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_15 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_16 }),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_2 (\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_16 ),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_3 (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_17 ),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[1]_0 (idle_reg),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0 ({\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_24 ,\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_25 ,\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_26 ,\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_27 ,\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_28 ,\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_29 ,\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_30 ,\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_31 }),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_1 ({\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_23 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_24 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_25 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_26 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_27 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_28 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_29 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_30 }),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[2]_0 (\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_9 ),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[2]_1 (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_12 ),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 (\GEN_REG_FOR_SMPL.buffer_address_i_reg[31] ),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 (\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 ),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2 ({\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_32 ,\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_33 ,\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_34 ,\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_35 ,\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_36 ,\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_37 ,\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_38 ,\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_39 }),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_3 ({\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_31 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_32 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_33 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_34 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_35 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_36 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_37 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_38 }),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_0 ({\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_22 ,s2mm_dmacr}),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_1 ({\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_21 ,mm2s_dmacr}),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_2 (dma_interr_reg_0),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_3 (dma_interr_reg),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[5]_0 (dma_slverr_reg_0),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[5]_1 (dma_slverr_reg),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[6]_0 (dma_decerr_reg_0),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[6]_1 (dma_decerr_reg),
        .\GEN_SYNC_READ.s_axi_lite_rvalid_i_reg_0 (\GEN_SYNC_READ.s_axi_lite_rvalid_i_reg ),
        .\GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0 (axi2ip_wrce),
        .\GEN_SYNC_WRITE.axi2ip_wrce_reg[13]_0 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_8 ),
        .\GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0 (\GEN_SYNC_WRITE.axi2ip_wrce_reg[22] ),
        .\GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0 (p_1_in),
        .Q(Q),
        .SR(SR),
        .buffer_length_wren0(buffer_length_wren0_0),
        .buffer_length_wren0_0(buffer_length_wren0),
        .buffer_length_wren1(buffer_length_wren1),
        .idle(idle),
        .mm2s_dmasr(mm2s_dmasr),
        .out(out),
        .p_0_in1_in(p_0_in1_in),
        .s2mm_dmasr(s2mm_dmasr),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_register \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER 
       (.E(\GEN_SYNC_WRITE.axi2ip_wrce_reg[22] [0]),
        .\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 (\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 ),
        .\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 (p_1_in),
        .\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 (\GEN_REG_FOR_SMPL.buffer_length_i_reg[25] ),
        .\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 (axi2ip_wrce),
        .Q({\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_14 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_15 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_16 }),
        .SS(SS),
        .axi_dma_tstvec(axi_dma_tstvec[0]),
        .buffer_length_wren0(buffer_length_wren0),
        .buffer_length_wren1(buffer_length_wren1),
        .dma_decerr_reg_0(dma_decerr_reg),
        .dma_decerr_reg_1(dma_decerr_reg_1),
        .dma_interr_reg_0(dma_interr_reg),
        .dma_interr_reg_1(dma_interr_reg_1),
        .dma_slverr_reg_0(dma_slverr_reg),
        .dma_slverr_reg_1(dma_slverr_reg_1),
        .\dmacr_i_reg[0]_0 (\dmacr_i_reg[0] ),
        .\dmacr_i_reg[0]_1 (\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_8 ),
        .\dmacr_i_reg[23]_0 ({\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_23 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_24 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_25 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_26 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_27 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_28 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_29 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_30 }),
        .\dmacr_i_reg[2]_0 (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_12 ),
        .\dmacr_i_reg[2]_1 (\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_9 ),
        .\dmacr_i_reg[31]_0 ({\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_31 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_32 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_33 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_34 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_35 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_36 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_37 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_38 }),
        .\dmacr_i_reg[3]_0 (\dmacr_i_reg[3] ),
        .\dmacr_i_reg[4]_0 ({\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_21 ,mm2s_dmacr}),
        .\dmacr_i_reg[4]_1 (\dmacr_i_reg[4] ),
        .err_irq_reg_0(\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_17 ),
        .halted_reg_0(halted_reg),
        .idle(idle),
        .idle_reg_0(idle_reg_0),
        .ioc_irq_reg_0(\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_13 ),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_dmasr(mm2s_dmasr),
        .mm2s_error_out(mm2s_error_out),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_halted_set0(mm2s_halted_set0),
        .mm2s_introut(mm2s_introut),
        .mm2s_length_wren(mm2s_length_wren),
        .mm2s_soft_reset_done(mm2s_soft_reset_done),
        .mm2s_stop(mm2s_stop),
        .mm2s_stop_i(mm2s_stop_i),
        .p_0_in1_in(p_0_in1_in),
        .s2mm_soft_reset_done(s2mm_soft_reset_done),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wdata_0_sp_1(\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_9 ),
        .soft_reset(soft_reset),
        .soft_reset_clr(soft_reset_clr),
        .threshold_is_zero__6(threshold_is_zero__6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_register_s2mm \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER 
       (.D(D),
        .E(\GEN_SYNC_WRITE.axi2ip_wrce_reg[22] [1]),
        .\GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_7 ),
        .\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 (\GEN_REG_FOR_SMPL.buffer_address_i_reg[31] ),
        .\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 (E),
        .\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 (Q),
        .Q({\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_17 ,\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_18 ,\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_19 }),
        .axi_dma_tstvec(axi_dma_tstvec[1]),
        .buffer_length_wren0(buffer_length_wren0_0),
        .dma_decerr_reg_0(dma_decerr_reg_0),
        .dma_decerr_reg_1(dma_decerr_reg_2),
        .dma_interr_reg_0(dma_interr_reg_0),
        .dma_interr_reg_1(dma_interr_reg_2),
        .dma_mm2s_error(dma_mm2s_error),
        .dma_s2mm_error(dma_s2mm_error),
        .dma_slverr_reg_0(dma_slverr_reg_0),
        .dma_slverr_reg_1(\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_8 ),
        .dma_slverr_reg_2(dma_slverr_reg_2),
        .\dmacr_i_reg[0]_0 (\dmacr_i_reg[0]_0 ),
        .\dmacr_i_reg[0]_1 (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_9 ),
        .\dmacr_i_reg[16]_0 (\dmacr_i_reg[16] ),
        .\dmacr_i_reg[23]_0 ({\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_24 ,\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_25 ,\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_26 ,\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_27 ,\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_28 ,\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_29 ,\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_30 ,\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_31 }),
        .\dmacr_i_reg[2]_0 (\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_9 ),
        .\dmacr_i_reg[2]_1 (\dmacr_i_reg[2] ),
        .\dmacr_i_reg[2]_2 (\dmacr_i_reg[2]_0 ),
        .\dmacr_i_reg[2]_3 (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_12 ),
        .\dmacr_i_reg[31]_0 ({\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_32 ,\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_33 ,\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_34 ,\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_35 ,\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_36 ,\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_37 ,\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_38 ,\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_39 }),
        .\dmacr_i_reg[3]_0 (\dmacr_i_reg[3]_0 ),
        .\dmacr_i_reg[4]_0 ({\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_22 ,s2mm_dmacr}),
        .\dmacr_i_reg[4]_1 (\dmacr_i_reg[4] ),
        .err_irq_reg_0(\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_16 ),
        .halted_reg_0(halted_reg_0),
        .idle_reg_0(idle_reg),
        .idle_reg_1(idle_reg_1),
        .ioc_irq_reg_0(\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_20 ),
        .ioc_irq_reg_1(\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_8 ),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_error_out(mm2s_error_out),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_soft_reset_done(mm2s_soft_reset_done),
        .mm2s_stop_i(mm2s_stop_i),
        .s2mm_all_idle(s2mm_all_idle),
        .s2mm_dmasr(s2mm_dmasr),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_halted_set0(s2mm_halted_set0),
        .s2mm_introut(s2mm_introut),
        .s2mm_length_wren(s2mm_length_wren),
        .s2mm_soft_reset_done(s2mm_soft_reset_done),
        .s2mm_stop(s2mm_stop),
        .s2mm_stop_i(s2mm_stop_i),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_soft_reset_i(s_soft_reset_i),
        .s_soft_reset_i_0(s_soft_reset_i_0),
        .soft_reset_clr(soft_reset_clr),
        .soft_reset_d1(soft_reset_d1),
        .soft_reset_re0(soft_reset_re0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(strm_valid_int2));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(strm_valid_int_cdc_to));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_register
   (mm2s_error_out,
    mm2s_length_wren,
    \dmacr_i_reg[0]_0 ,
    mm2s_dmasr,
    idle,
    dma_interr_reg_0,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    mm2s_introut,
    s_axi_lite_wdata_0_sp_1,
    mm2s_halted_set0,
    soft_reset,
    \dmacr_i_reg[2]_0 ,
    ioc_irq_reg_0,
    Q,
    err_irq_reg_0,
    threshold_is_zero__6,
    buffer_length_wren1,
    \dmacr_i_reg[3]_0 ,
    \dmacr_i_reg[4]_0 ,
    \dmacr_i_reg[23]_0 ,
    \dmacr_i_reg[31]_0 ,
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 ,
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 ,
    \dmacr_i_reg[4]_1 ,
    s_axi_lite_aclk,
    buffer_length_wren0,
    \dmacr_i_reg[0]_1 ,
    halted_reg_0,
    idle_reg_0,
    dma_interr_reg_1,
    dma_slverr_reg_1,
    dma_decerr_reg_1,
    s_axi_lite_wdata,
    E,
    \dmacr_i_reg[2]_1 ,
    mm2s_stop,
    mm2s_halt_cmplt,
    mm2s_stop_i,
    mm2s_all_idle,
    m_axi_sg_aresetn,
    s2mm_soft_reset_done,
    mm2s_soft_reset_done,
    soft_reset_clr,
    SS,
    p_0_in1_in,
    axi_dma_tstvec,
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ,
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 );
  output mm2s_error_out;
  output mm2s_length_wren;
  output \dmacr_i_reg[0]_0 ;
  output mm2s_dmasr;
  output idle;
  output dma_interr_reg_0;
  output dma_slverr_reg_0;
  output dma_decerr_reg_0;
  output mm2s_introut;
  output s_axi_lite_wdata_0_sp_1;
  output mm2s_halted_set0;
  output soft_reset;
  output \dmacr_i_reg[2]_0 ;
  output ioc_irq_reg_0;
  output [2:0]Q;
  output err_irq_reg_0;
  output threshold_is_zero__6;
  output buffer_length_wren1;
  output \dmacr_i_reg[3]_0 ;
  output [1:0]\dmacr_i_reg[4]_0 ;
  output [7:0]\dmacr_i_reg[23]_0 ;
  output [7:0]\dmacr_i_reg[31]_0 ;
  output [31:0]\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 ;
  output [25:0]\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 ;
  input [0:0]\dmacr_i_reg[4]_1 ;
  input s_axi_lite_aclk;
  input buffer_length_wren0;
  input \dmacr_i_reg[0]_1 ;
  input halted_reg_0;
  input idle_reg_0;
  input dma_interr_reg_1;
  input dma_slverr_reg_1;
  input dma_decerr_reg_1;
  input [31:0]s_axi_lite_wdata;
  input [0:0]E;
  input \dmacr_i_reg[2]_1 ;
  input mm2s_stop;
  input mm2s_halt_cmplt;
  input mm2s_stop_i;
  input mm2s_all_idle;
  input m_axi_sg_aresetn;
  input s2mm_soft_reset_done;
  input mm2s_soft_reset_done;
  input soft_reset_clr;
  input [0:0]SS;
  input p_0_in1_in;
  input [0:0]axi_dma_tstvec;
  input [0:0]\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ;
  input [0:0]\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 ;

  wire [0:0]E;
  wire [31:0]\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 ;
  wire [0:0]\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ;
  wire [25:0]\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 ;
  wire [0:0]\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 ;
  wire \GEN_REG_FOR_SMPL.buffer_length_wren_i_3_n_0 ;
  wire \GEN_REG_FOR_SMPL.buffer_length_wren_i_4_n_0 ;
  wire \GEN_REG_FOR_SMPL.buffer_length_wren_i_5_n_0 ;
  wire \GEN_REG_FOR_SMPL.buffer_length_wren_i_6_n_0 ;
  wire [2:0]Q;
  wire [0:0]SS;
  wire [0:0]axi_dma_tstvec;
  wire buffer_length_wren0;
  wire buffer_length_wren1;
  wire dma_decerr_reg_0;
  wire dma_decerr_reg_1;
  wire dma_interr_reg_0;
  wire dma_interr_reg_1;
  wire dma_slverr_reg_0;
  wire dma_slverr_reg_1;
  wire \dmacr_i[23]_i_3_n_0 ;
  wire \dmacr_i[2]_i_2_n_0 ;
  wire \dmacr_i_reg[0]_0 ;
  wire \dmacr_i_reg[0]_1 ;
  wire [7:0]\dmacr_i_reg[23]_0 ;
  wire \dmacr_i_reg[2]_0 ;
  wire \dmacr_i_reg[2]_1 ;
  wire [7:0]\dmacr_i_reg[31]_0 ;
  wire \dmacr_i_reg[3]_0 ;
  wire [1:0]\dmacr_i_reg[4]_0 ;
  wire [0:0]\dmacr_i_reg[4]_1 ;
  wire err_irq_i_1_n_0;
  wire err_irq_reg_0;
  wire error_d1;
  wire halted_reg_0;
  wire idle;
  wire idle_reg_0;
  wire introut_i_1__0_n_0;
  wire ioc_irq_i_1_n_0;
  wire ioc_irq_reg_0;
  wire m_axi_sg_aresetn;
  wire mm2s_all_idle;
  wire mm2s_dmasr;
  wire mm2s_error_out;
  wire mm2s_halt_cmplt;
  wire mm2s_halted_set0;
  wire mm2s_introut;
  wire mm2s_length_wren;
  wire mm2s_soft_reset_done;
  wire mm2s_stop;
  wire mm2s_stop_i;
  wire p_0_in1_in;
  wire s2mm_soft_reset_done;
  wire s_axi_lite_aclk;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wdata_0_sn_1;
  wire soft_reset;
  wire soft_reset_clr;
  wire threshold_is_zero__6;

  assign s_axi_lite_wdata_0_sp_1 = s_axi_lite_wdata_0_sn_1;
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_CMD_BTT_EQL_23.cmnd_data[26]_i_1 
       (.I0(\dmacr_i_reg[4]_0 [0]),
        .O(\dmacr_i_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[0]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [0]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[10]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [10]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[11]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [11]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[12]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [12]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[13]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [13]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[14]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [14]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[15]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [15]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[16]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [16]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[17]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [17]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[18]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [18]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[19]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [19]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[1]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [1]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[20]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [20]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[21]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [21]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[22]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [22]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[23]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [23]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[24]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [24]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[25]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [25]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[26]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [26]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[27]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [27]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[28]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [28]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[29]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [29]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[2]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [2]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[30]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [30]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[31]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [31]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[3]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [3]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[4]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [4]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[5]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [5]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[6]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [6]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[7]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [7]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[8]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [8]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[9]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [9]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 ),
        .D(s_axi_lite_wdata[0]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [0]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 ),
        .D(s_axi_lite_wdata[10]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [10]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 ),
        .D(s_axi_lite_wdata[11]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [11]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 ),
        .D(s_axi_lite_wdata[12]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [12]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 ),
        .D(s_axi_lite_wdata[13]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [13]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 ),
        .D(s_axi_lite_wdata[14]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [14]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 ),
        .D(s_axi_lite_wdata[15]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [15]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 ),
        .D(s_axi_lite_wdata[16]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [16]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 ),
        .D(s_axi_lite_wdata[17]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [17]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 ),
        .D(s_axi_lite_wdata[18]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [18]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 ),
        .D(s_axi_lite_wdata[19]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [19]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 ),
        .D(s_axi_lite_wdata[1]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [1]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 ),
        .D(s_axi_lite_wdata[20]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [20]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 ),
        .D(s_axi_lite_wdata[21]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [21]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 ),
        .D(s_axi_lite_wdata[22]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [22]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 ),
        .D(s_axi_lite_wdata[23]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [23]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 ),
        .D(s_axi_lite_wdata[24]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [24]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 ),
        .D(s_axi_lite_wdata[25]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [25]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 ),
        .D(s_axi_lite_wdata[2]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [2]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 ),
        .D(s_axi_lite_wdata[3]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [3]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 ),
        .D(s_axi_lite_wdata[4]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [4]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 ),
        .D(s_axi_lite_wdata[5]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [5]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 ),
        .D(s_axi_lite_wdata[6]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [6]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 ),
        .D(s_axi_lite_wdata[7]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [7]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 ),
        .D(s_axi_lite_wdata[8]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [8]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 ),
        .D(s_axi_lite_wdata[9]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [9]),
        .R(\dmacr_i_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_REG_FOR_SMPL.buffer_length_wren_i_2 
       (.I0(\GEN_REG_FOR_SMPL.buffer_length_wren_i_3_n_0 ),
        .I1(\GEN_REG_FOR_SMPL.buffer_length_wren_i_4_n_0 ),
        .I2(s_axi_lite_wdata[6]),
        .I3(s_axi_lite_wdata[7]),
        .I4(s_axi_lite_wdata[8]),
        .I5(s_axi_lite_wdata[9]),
        .O(buffer_length_wren1));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_REG_FOR_SMPL.buffer_length_wren_i_3 
       (.I0(\GEN_REG_FOR_SMPL.buffer_length_wren_i_5_n_0 ),
        .I1(s_axi_lite_wdata[5]),
        .I2(s_axi_lite_wdata[4]),
        .I3(s_axi_lite_wdata[3]),
        .I4(s_axi_lite_wdata[2]),
        .O(\GEN_REG_FOR_SMPL.buffer_length_wren_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \GEN_REG_FOR_SMPL.buffer_length_wren_i_4 
       (.I0(s_axi_lite_wdata[14]),
        .I1(s_axi_lite_wdata[15]),
        .I2(s_axi_lite_wdata[25]),
        .I3(s_axi_lite_wdata[24]),
        .I4(\dmacr_i[23]_i_3_n_0 ),
        .I5(\GEN_REG_FOR_SMPL.buffer_length_wren_i_6_n_0 ),
        .O(\GEN_REG_FOR_SMPL.buffer_length_wren_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_REG_FOR_SMPL.buffer_length_wren_i_5 
       (.I0(s_axi_lite_wdata[13]),
        .I1(s_axi_lite_wdata[12]),
        .I2(s_axi_lite_wdata[11]),
        .I3(s_axi_lite_wdata[10]),
        .I4(s_axi_lite_wdata[0]),
        .I5(s_axi_lite_wdata[1]),
        .O(\GEN_REG_FOR_SMPL.buffer_length_wren_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_REG_FOR_SMPL.buffer_length_wren_i_6 
       (.I0(s_axi_lite_wdata[21]),
        .I1(s_axi_lite_wdata[20]),
        .I2(s_axi_lite_wdata[23]),
        .I3(s_axi_lite_wdata[22]),
        .O(\GEN_REG_FOR_SMPL.buffer_length_wren_i_6_n_0 ));
  FDRE \GEN_REG_FOR_SMPL.buffer_length_wren_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(buffer_length_wren0),
        .Q(mm2s_length_wren),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    dma_decerr_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(dma_decerr_reg_1),
        .Q(dma_decerr_reg_0),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    dma_interr_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(dma_interr_reg_1),
        .Q(dma_interr_reg_0),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    dma_slverr_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(dma_slverr_reg_1),
        .Q(dma_slverr_reg_0),
        .R(\dmacr_i_reg[4]_1 ));
  LUT6 #(
    .INIT(64'h00000000000000B8)) 
    \dmacr_i[0]_i_2 
       (.I0(s_axi_lite_wdata[0]),
        .I1(E),
        .I2(\dmacr_i_reg[0]_0 ),
        .I3(\dmacr_i_reg[2]_1 ),
        .I4(mm2s_stop),
        .I5(mm2s_error_out),
        .O(s_axi_lite_wdata_0_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \dmacr_i[23]_i_2 
       (.I0(s_axi_lite_wdata[22]),
        .I1(s_axi_lite_wdata[23]),
        .I2(s_axi_lite_wdata[20]),
        .I3(s_axi_lite_wdata[21]),
        .I4(\dmacr_i[23]_i_3_n_0 ),
        .O(threshold_is_zero__6));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \dmacr_i[23]_i_3 
       (.I0(s_axi_lite_wdata[16]),
        .I1(s_axi_lite_wdata[17]),
        .I2(s_axi_lite_wdata[18]),
        .I3(s_axi_lite_wdata[19]),
        .O(\dmacr_i[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hECFFFFFFECECECEC)) 
    \dmacr_i[2]_i_2 
       (.I0(s_axi_lite_wdata[2]),
        .I1(\dmacr_i_reg[2]_0 ),
        .I2(E),
        .I3(s2mm_soft_reset_done),
        .I4(mm2s_soft_reset_done),
        .I5(\dmacr_i_reg[2]_1 ),
        .O(\dmacr_i[2]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\dmacr_i_reg[0]_1 ),
        .Q(\dmacr_i_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[12]),
        .Q(Q[0]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[13]),
        .Q(Q[1]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[14]),
        .Q(Q[2]),
        .R(\dmacr_i_reg[4]_1 ));
  FDSE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[16]),
        .Q(\dmacr_i_reg[23]_0 [0]),
        .S(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[17]),
        .Q(\dmacr_i_reg[23]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[18]),
        .Q(\dmacr_i_reg[23]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[19]),
        .Q(\dmacr_i_reg[23]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[20]),
        .Q(\dmacr_i_reg[23]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[21]),
        .Q(\dmacr_i_reg[23]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[22]),
        .Q(\dmacr_i_reg[23]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[23]),
        .Q(\dmacr_i_reg[23]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[24]),
        .Q(\dmacr_i_reg[31]_0 [0]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[25]),
        .Q(\dmacr_i_reg[31]_0 [1]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[26]),
        .Q(\dmacr_i_reg[31]_0 [2]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[27]),
        .Q(\dmacr_i_reg[31]_0 [3]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[28]),
        .Q(\dmacr_i_reg[31]_0 [4]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[29]),
        .Q(\dmacr_i_reg[31]_0 [5]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\dmacr_i[2]_i_2_n_0 ),
        .Q(\dmacr_i_reg[2]_0 ),
        .R(soft_reset_clr));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[30]),
        .Q(\dmacr_i_reg[31]_0 [6]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[31]),
        .Q(\dmacr_i_reg[31]_0 [7]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[3]),
        .Q(\dmacr_i_reg[4]_0 [0]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[4]),
        .Q(\dmacr_i_reg[4]_0 [1]),
        .R(\dmacr_i_reg[4]_1 ));
  LUT5 #(
    .INIT(32'h5FDF00CC)) 
    err_irq_i_1
       (.I0(s_axi_lite_wdata[14]),
        .I1(mm2s_error_out),
        .I2(p_0_in1_in),
        .I3(error_d1),
        .I4(err_irq_reg_0),
        .O(err_irq_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_irq_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(err_irq_i_1_n_0),
        .Q(err_irq_reg_0),
        .R(\dmacr_i_reg[4]_1 ));
  LUT3 #(
    .INIT(8'hFE)) 
    error_d1_i_1
       (.I0(dma_slverr_reg_0),
        .I1(dma_interr_reg_0),
        .I2(dma_decerr_reg_0),
        .O(mm2s_error_out));
  FDRE #(
    .INIT(1'b0)) 
    error_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_error_out),
        .Q(error_d1),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    halted_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(halted_reg_0),
        .Q(mm2s_dmasr),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    idle_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(idle_reg_0),
        .Q(idle),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00F0008000800080)) 
    introut_i_1__0
       (.I0(ioc_irq_reg_0),
        .I1(Q[0]),
        .I2(m_axi_sg_aresetn),
        .I3(\dmacr_i_reg[2]_0 ),
        .I4(err_irq_reg_0),
        .I5(Q[2]),
        .O(introut_i_1__0_n_0));
  FDRE introut_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(introut_i_1__0_n_0),
        .Q(mm2s_introut),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF7F0)) 
    ioc_irq_i_1
       (.I0(s_axi_lite_wdata[12]),
        .I1(p_0_in1_in),
        .I2(axi_dma_tstvec),
        .I3(ioc_irq_reg_0),
        .O(ioc_irq_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ioc_irq_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ioc_irq_i_1_n_0),
        .Q(ioc_irq_reg_0),
        .R(\dmacr_i_reg[4]_1 ));
  LUT4 #(
    .INIT(16'h4500)) 
    mm2s_halted_set_i_1
       (.I0(\dmacr_i_reg[0]_0 ),
        .I1(mm2s_halt_cmplt),
        .I2(mm2s_stop_i),
        .I3(mm2s_all_idle),
        .O(mm2s_halted_set0));
  LUT2 #(
    .INIT(4'hE)) 
    soft_reset_d1_i_1
       (.I0(\dmacr_i_reg[2]_0 ),
        .I1(\dmacr_i_reg[2]_1 ),
        .O(soft_reset));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_register_s2mm
   (s2mm_length_wren,
    \dmacr_i_reg[0]_0 ,
    s2mm_dmasr,
    idle_reg_0,
    dma_interr_reg_0,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    s2mm_introut,
    dma_slverr_reg_1,
    \dmacr_i_reg[2]_0 ,
    soft_reset_re0,
    \dmacr_i_reg[2]_1 ,
    mm2s_stop_i,
    \dmacr_i_reg[2]_2 ,
    s2mm_halted_set0,
    s2mm_stop_i,
    err_irq_reg_0,
    Q,
    ioc_irq_reg_0,
    \dmacr_i_reg[3]_0 ,
    \dmacr_i_reg[4]_0 ,
    \dmacr_i_reg[23]_0 ,
    \dmacr_i_reg[31]_0 ,
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 ,
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 ,
    \dmacr_i_reg[4]_1 ,
    s_axi_lite_aclk,
    buffer_length_wren0,
    halted_reg_0,
    idle_reg_1,
    dma_interr_reg_1,
    dma_slverr_reg_2,
    dma_decerr_reg_1,
    m_axi_sg_aresetn,
    \dmacr_i_reg[2]_3 ,
    \dmacr_i_reg[0]_1 ,
    s_axi_lite_wdata,
    E,
    s2mm_stop,
    mm2s_error_out,
    soft_reset_d1,
    mm2s_all_idle,
    mm2s_halt_cmplt,
    soft_reset_clr,
    s_soft_reset_i,
    dma_s2mm_error,
    dma_mm2s_error,
    s2mm_all_idle,
    s2mm_halt_cmplt,
    s_soft_reset_i_0,
    s2mm_soft_reset_done,
    mm2s_soft_reset_done,
    \dmacr_i_reg[16]_0 ,
    ioc_irq_reg_1,
    axi_dma_tstvec,
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0 ,
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 ,
    D);
  output s2mm_length_wren;
  output \dmacr_i_reg[0]_0 ;
  output s2mm_dmasr;
  output idle_reg_0;
  output dma_interr_reg_0;
  output dma_slverr_reg_0;
  output dma_decerr_reg_0;
  output s2mm_introut;
  output dma_slverr_reg_1;
  output \dmacr_i_reg[2]_0 ;
  output soft_reset_re0;
  output \dmacr_i_reg[2]_1 ;
  output mm2s_stop_i;
  output \dmacr_i_reg[2]_2 ;
  output s2mm_halted_set0;
  output s2mm_stop_i;
  output err_irq_reg_0;
  output [2:0]Q;
  output ioc_irq_reg_0;
  output \dmacr_i_reg[3]_0 ;
  output [1:0]\dmacr_i_reg[4]_0 ;
  output [7:0]\dmacr_i_reg[23]_0 ;
  output [7:0]\dmacr_i_reg[31]_0 ;
  output [31:0]\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 ;
  output [25:0]\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 ;
  input [0:0]\dmacr_i_reg[4]_1 ;
  input s_axi_lite_aclk;
  input buffer_length_wren0;
  input halted_reg_0;
  input idle_reg_1;
  input dma_interr_reg_1;
  input dma_slverr_reg_2;
  input dma_decerr_reg_1;
  input m_axi_sg_aresetn;
  input \dmacr_i_reg[2]_3 ;
  input \dmacr_i_reg[0]_1 ;
  input [31:0]s_axi_lite_wdata;
  input [0:0]E;
  input s2mm_stop;
  input mm2s_error_out;
  input soft_reset_d1;
  input mm2s_all_idle;
  input mm2s_halt_cmplt;
  input soft_reset_clr;
  input s_soft_reset_i;
  input dma_s2mm_error;
  input dma_mm2s_error;
  input s2mm_all_idle;
  input s2mm_halt_cmplt;
  input s_soft_reset_i_0;
  input s2mm_soft_reset_done;
  input mm2s_soft_reset_done;
  input [0:0]\dmacr_i_reg[16]_0 ;
  input ioc_irq_reg_1;
  input [0:0]axi_dma_tstvec;
  input [0:0]\GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0 ;
  input [0:0]\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 ;
  input [25:0]D;

  wire [25:0]D;
  wire [0:0]E;
  wire [0:0]\GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0 ;
  wire [31:0]\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 ;
  wire [0:0]\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 ;
  wire [25:0]\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 ;
  wire [2:0]Q;
  wire [0:0]axi_dma_tstvec;
  wire buffer_length_wren0;
  wire dma_decerr_reg_0;
  wire dma_decerr_reg_1;
  wire dma_interr_reg_0;
  wire dma_interr_reg_1;
  wire dma_mm2s_error;
  wire dma_s2mm_error;
  wire dma_slverr_reg_0;
  wire dma_slverr_reg_1;
  wire dma_slverr_reg_2;
  wire \dmacr_i[0]_i_1__0_n_0 ;
  wire \dmacr_i[0]_i_2__0_n_0 ;
  wire \dmacr_i[2]_i_1_n_0 ;
  wire \dmacr_i_reg[0]_0 ;
  wire \dmacr_i_reg[0]_1 ;
  wire [0:0]\dmacr_i_reg[16]_0 ;
  wire [7:0]\dmacr_i_reg[23]_0 ;
  wire \dmacr_i_reg[2]_0 ;
  wire \dmacr_i_reg[2]_1 ;
  wire \dmacr_i_reg[2]_2 ;
  wire \dmacr_i_reg[2]_3 ;
  wire [7:0]\dmacr_i_reg[31]_0 ;
  wire \dmacr_i_reg[3]_0 ;
  wire [1:0]\dmacr_i_reg[4]_0 ;
  wire [0:0]\dmacr_i_reg[4]_1 ;
  wire err_irq_i_1_n_0;
  wire err_irq_reg_0;
  wire error_d1;
  wire halted_reg_0;
  wire idle_reg_0;
  wire idle_reg_1;
  wire introut_i_1_n_0;
  wire ioc_irq_i_1_n_0;
  wire ioc_irq_reg_0;
  wire ioc_irq_reg_1;
  wire m_axi_sg_aresetn;
  wire mm2s_all_idle;
  wire mm2s_error_out;
  wire mm2s_halt_cmplt;
  wire mm2s_soft_reset_done;
  wire mm2s_stop_i;
  wire s2mm_all_idle;
  wire s2mm_dmasr;
  wire s2mm_error_out;
  wire s2mm_halt_cmplt;
  wire s2mm_halted_set0;
  wire s2mm_introut;
  wire s2mm_length_wren;
  wire s2mm_soft_reset_done;
  wire s2mm_stop;
  wire s2mm_stop_i;
  wire s_axi_lite_aclk;
  wire [31:0]s_axi_lite_wdata;
  wire s_soft_reset_i;
  wire s_soft_reset_i_0;
  wire soft_reset_clr;
  wire soft_reset_d1;
  wire soft_reset_re0;

  LUT1 #(
    .INIT(2'h1)) 
    \GEN_CMD_BTT_EQL_23.cmnd_data[26]_i_1__0 
       (.I0(\dmacr_i_reg[4]_0 [0]),
        .O(\dmacr_i_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0 ),
        .D(s_axi_lite_wdata[0]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [0]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0 ),
        .D(s_axi_lite_wdata[10]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [10]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0 ),
        .D(s_axi_lite_wdata[11]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [11]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0 ),
        .D(s_axi_lite_wdata[12]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [12]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0 ),
        .D(s_axi_lite_wdata[13]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [13]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0 ),
        .D(s_axi_lite_wdata[14]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [14]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0 ),
        .D(s_axi_lite_wdata[15]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [15]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0 ),
        .D(s_axi_lite_wdata[16]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [16]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0 ),
        .D(s_axi_lite_wdata[17]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [17]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0 ),
        .D(s_axi_lite_wdata[18]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [18]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0 ),
        .D(s_axi_lite_wdata[19]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [19]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0 ),
        .D(s_axi_lite_wdata[1]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [1]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0 ),
        .D(s_axi_lite_wdata[20]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [20]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0 ),
        .D(s_axi_lite_wdata[21]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [21]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0 ),
        .D(s_axi_lite_wdata[22]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [22]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0 ),
        .D(s_axi_lite_wdata[23]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [23]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0 ),
        .D(s_axi_lite_wdata[24]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [24]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0 ),
        .D(s_axi_lite_wdata[25]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [25]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0 ),
        .D(s_axi_lite_wdata[26]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [26]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0 ),
        .D(s_axi_lite_wdata[27]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [27]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0 ),
        .D(s_axi_lite_wdata[28]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [28]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0 ),
        .D(s_axi_lite_wdata[29]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [29]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0 ),
        .D(s_axi_lite_wdata[2]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [2]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0 ),
        .D(s_axi_lite_wdata[30]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [30]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0 ),
        .D(s_axi_lite_wdata[31]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [31]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0 ),
        .D(s_axi_lite_wdata[3]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [3]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0 ),
        .D(s_axi_lite_wdata[4]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [4]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0 ),
        .D(s_axi_lite_wdata[5]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [5]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0 ),
        .D(s_axi_lite_wdata[6]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [6]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0 ),
        .D(s_axi_lite_wdata[7]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [7]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0 ),
        .D(s_axi_lite_wdata[8]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [8]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0 ),
        .D(s_axi_lite_wdata[9]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [9]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 ),
        .D(D[0]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [0]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 ),
        .D(D[10]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [10]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 ),
        .D(D[11]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [11]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 ),
        .D(D[12]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [12]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 ),
        .D(D[13]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [13]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 ),
        .D(D[14]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [14]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 ),
        .D(D[15]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [15]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 ),
        .D(D[16]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [16]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 ),
        .D(D[17]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [17]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 ),
        .D(D[18]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [18]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 ),
        .D(D[19]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [19]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 ),
        .D(D[1]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [1]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 ),
        .D(D[20]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [20]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 ),
        .D(D[21]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [21]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 ),
        .D(D[22]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [22]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 ),
        .D(D[23]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [23]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 ),
        .D(D[24]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [24]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 ),
        .D(D[25]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [25]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 ),
        .D(D[2]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [2]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 ),
        .D(D[3]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [3]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 ),
        .D(D[4]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [4]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 ),
        .D(D[5]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [5]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 ),
        .D(D[6]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [6]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 ),
        .D(D[7]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [7]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 ),
        .D(D[8]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [8]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 ),
        .D(D[9]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [9]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE \GEN_REG_FOR_SMPL.buffer_length_wren_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(buffer_length_wren0),
        .Q(s2mm_length_wren),
        .R(\dmacr_i_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hA800FFFFA800A800)) 
    \GNE_SYNC_RESET.s_soft_reset_i_i_1 
       (.I0(mm2s_all_idle),
        .I1(\dmacr_i_reg[2]_0 ),
        .I2(\dmacr_i_reg[2]_3 ),
        .I3(mm2s_halt_cmplt),
        .I4(soft_reset_clr),
        .I5(s_soft_reset_i),
        .O(\dmacr_i_reg[2]_1 ));
  LUT6 #(
    .INIT(64'hA800FFFFA800A800)) 
    \GNE_SYNC_RESET.s_soft_reset_i_i_1__0 
       (.I0(s2mm_all_idle),
        .I1(\dmacr_i_reg[2]_0 ),
        .I2(\dmacr_i_reg[2]_3 ),
        .I3(s2mm_halt_cmplt),
        .I4(soft_reset_clr),
        .I5(s_soft_reset_i_0),
        .O(\dmacr_i_reg[2]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \axi_dma_tstvec[4]_INST_0_i_1 
       (.I0(dma_s2mm_error),
        .I1(dma_mm2s_error),
        .I2(\dmacr_i_reg[2]_0 ),
        .I3(\dmacr_i_reg[2]_3 ),
        .O(mm2s_stop_i));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \axi_dma_tstvec[5]_INST_0_i_1 
       (.I0(dma_mm2s_error),
        .I1(dma_s2mm_error),
        .I2(\dmacr_i_reg[2]_0 ),
        .I3(\dmacr_i_reg[2]_3 ),
        .O(s2mm_stop_i));
  FDRE #(
    .INIT(1'b0)) 
    dma_decerr_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(dma_decerr_reg_1),
        .Q(dma_decerr_reg_0),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    dma_interr_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(dma_interr_reg_1),
        .Q(dma_interr_reg_0),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    dma_slverr_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(dma_slverr_reg_2),
        .Q(dma_slverr_reg_0),
        .R(\dmacr_i_reg[4]_1 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \dmacr_i[0]_i_1 
       (.I0(dma_slverr_reg_0),
        .I1(dma_interr_reg_0),
        .I2(dma_decerr_reg_0),
        .I3(m_axi_sg_aresetn),
        .I4(\dmacr_i_reg[2]_3 ),
        .I5(\dmacr_i_reg[0]_1 ),
        .O(dma_slverr_reg_1));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \dmacr_i[0]_i_1__0 
       (.I0(dma_slverr_reg_0),
        .I1(dma_interr_reg_0),
        .I2(dma_decerr_reg_0),
        .I3(m_axi_sg_aresetn),
        .I4(\dmacr_i_reg[2]_3 ),
        .I5(\dmacr_i[0]_i_2__0_n_0 ),
        .O(\dmacr_i[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000B8)) 
    \dmacr_i[0]_i_2__0 
       (.I0(s_axi_lite_wdata[0]),
        .I1(E),
        .I2(\dmacr_i_reg[0]_0 ),
        .I3(\dmacr_i_reg[2]_0 ),
        .I4(s2mm_stop),
        .I5(mm2s_error_out),
        .O(\dmacr_i[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hECFFFFFFECECECEC)) 
    \dmacr_i[2]_i_1 
       (.I0(s_axi_lite_wdata[2]),
        .I1(\dmacr_i_reg[2]_0 ),
        .I2(E),
        .I3(s2mm_soft_reset_done),
        .I4(mm2s_soft_reset_done),
        .I5(\dmacr_i_reg[2]_3 ),
        .O(\dmacr_i[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\dmacr_i[0]_i_1__0_n_0 ),
        .Q(\dmacr_i_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[12]),
        .Q(Q[0]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[13]),
        .Q(Q[1]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[14]),
        .Q(Q[2]),
        .R(\dmacr_i_reg[4]_1 ));
  FDSE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[16]),
        .Q(\dmacr_i_reg[23]_0 [0]),
        .S(\dmacr_i_reg[16]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[17]),
        .Q(\dmacr_i_reg[23]_0 [1]),
        .R(\dmacr_i_reg[16]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[18]),
        .Q(\dmacr_i_reg[23]_0 [2]),
        .R(\dmacr_i_reg[16]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[19]),
        .Q(\dmacr_i_reg[23]_0 [3]),
        .R(\dmacr_i_reg[16]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[20]),
        .Q(\dmacr_i_reg[23]_0 [4]),
        .R(\dmacr_i_reg[16]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[21]),
        .Q(\dmacr_i_reg[23]_0 [5]),
        .R(\dmacr_i_reg[16]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[22]),
        .Q(\dmacr_i_reg[23]_0 [6]),
        .R(\dmacr_i_reg[16]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[23]),
        .Q(\dmacr_i_reg[23]_0 [7]),
        .R(\dmacr_i_reg[16]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[24]),
        .Q(\dmacr_i_reg[31]_0 [0]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[25]),
        .Q(\dmacr_i_reg[31]_0 [1]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[26]),
        .Q(\dmacr_i_reg[31]_0 [2]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[27]),
        .Q(\dmacr_i_reg[31]_0 [3]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[28]),
        .Q(\dmacr_i_reg[31]_0 [4]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[29]),
        .Q(\dmacr_i_reg[31]_0 [5]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\dmacr_i[2]_i_1_n_0 ),
        .Q(\dmacr_i_reg[2]_0 ),
        .R(soft_reset_clr));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[30]),
        .Q(\dmacr_i_reg[31]_0 [6]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[31]),
        .Q(\dmacr_i_reg[31]_0 [7]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[3]),
        .Q(\dmacr_i_reg[4]_0 [0]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[4]),
        .Q(\dmacr_i_reg[4]_0 [1]),
        .R(\dmacr_i_reg[4]_1 ));
  LUT5 #(
    .INIT(32'h5DFF0C0C)) 
    err_irq_i_1
       (.I0(s_axi_lite_wdata[14]),
        .I1(s2mm_error_out),
        .I2(error_d1),
        .I3(ioc_irq_reg_1),
        .I4(err_irq_reg_0),
        .O(err_irq_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_irq_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(err_irq_i_1_n_0),
        .Q(err_irq_reg_0),
        .R(\dmacr_i_reg[4]_1 ));
  LUT3 #(
    .INIT(8'hFE)) 
    error_d1_i_1__0
       (.I0(dma_slverr_reg_0),
        .I1(dma_interr_reg_0),
        .I2(dma_decerr_reg_0),
        .O(s2mm_error_out));
  FDRE #(
    .INIT(1'b0)) 
    error_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_error_out),
        .Q(error_d1),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    halted_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(halted_reg_0),
        .Q(s2mm_dmasr),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    idle_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(idle_reg_1),
        .Q(idle_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4444400040004000)) 
    introut_i_1
       (.I0(\dmacr_i_reg[2]_0 ),
        .I1(m_axi_sg_aresetn),
        .I2(err_irq_reg_0),
        .I3(Q[2]),
        .I4(ioc_irq_reg_0),
        .I5(Q[0]),
        .O(introut_i_1_n_0));
  FDRE introut_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(introut_i_1_n_0),
        .Q(s2mm_introut),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF7F0)) 
    ioc_irq_i_1
       (.I0(s_axi_lite_wdata[12]),
        .I1(ioc_irq_reg_1),
        .I2(axi_dma_tstvec),
        .I3(ioc_irq_reg_0),
        .O(ioc_irq_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ioc_irq_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ioc_irq_i_1_n_0),
        .Q(ioc_irq_reg_0),
        .R(\dmacr_i_reg[4]_1 ));
  LUT4 #(
    .INIT(16'h4500)) 
    s2mm_halted_set_i_1
       (.I0(\dmacr_i_reg[0]_0 ),
        .I1(s2mm_halt_cmplt),
        .I2(s2mm_stop_i),
        .I3(s2mm_all_idle),
        .O(s2mm_halted_set0));
  LUT3 #(
    .INIT(8'h0E)) 
    soft_reset_re_i_1
       (.I0(\dmacr_i_reg[2]_0 ),
        .I1(\dmacr_i_reg[2]_3 ),
        .I2(soft_reset_d1),
        .O(soft_reset_re0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_reset
   (out,
    \GNE_SYNC_RESET.prmry_resetn_reg_0 ,
    \GNE_SYNC_RESET.s_soft_reset_i_reg_0 ,
    mm2s_prmry_reset_out_n,
    \GNE_SYNC_RESET.s_soft_reset_i_reg_1 ,
    soft_reset_d1,
    soft_reset_re,
    \GNE_SYNC_RESET.halt_i_reg_0 ,
    \GNE_SYNC_RESET.scndry_resetn_reg_0 ,
    \GNE_SYNC_RESET.scndry_resetn_reg_1 ,
    m_axi_sg_aresetn,
    \GNE_SYNC_RESET.scndry_resetn_reg_2 ,
    assert_sftrst_d1_reg_0,
    s_axi_lite_aclk,
    mm2s_all_idle,
    soft_reset,
    soft_reset_re0,
    \GNE_SYNC_RESET.s_soft_reset_i_reg_2 ,
    sig_rst2all_stop_request,
    mm2s_stop,
    scndry_out,
    halted_reg,
    s2mm_halted_set,
    s2mm_halted_clr,
    s2mm_dmasr,
    mm2s_halted_set,
    mm2s_halted_clr,
    mm2s_dmasr,
    \GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg );
  output out;
  output \GNE_SYNC_RESET.prmry_resetn_reg_0 ;
  output \GNE_SYNC_RESET.s_soft_reset_i_reg_0 ;
  output mm2s_prmry_reset_out_n;
  output \GNE_SYNC_RESET.s_soft_reset_i_reg_1 ;
  output soft_reset_d1;
  output soft_reset_re;
  output \GNE_SYNC_RESET.halt_i_reg_0 ;
  output \GNE_SYNC_RESET.scndry_resetn_reg_0 ;
  output \GNE_SYNC_RESET.scndry_resetn_reg_1 ;
  output m_axi_sg_aresetn;
  output \GNE_SYNC_RESET.scndry_resetn_reg_2 ;
  output assert_sftrst_d1_reg_0;
  input s_axi_lite_aclk;
  input mm2s_all_idle;
  input soft_reset;
  input soft_reset_re0;
  input \GNE_SYNC_RESET.s_soft_reset_i_reg_2 ;
  input sig_rst2all_stop_request;
  input mm2s_stop;
  input scndry_out;
  input halted_reg;
  input s2mm_halted_set;
  input s2mm_halted_clr;
  input s2mm_dmasr;
  input mm2s_halted_set;
  input mm2s_halted_clr;
  input mm2s_dmasr;
  input \GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg ;

  wire \GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg ;
  wire \GNE_SYNC_RESET.halt_i_i_1_n_0 ;
  wire \GNE_SYNC_RESET.halt_i_reg_0 ;
  wire \GNE_SYNC_RESET.min_assert_sftrst_i_1_n_0 ;
  wire \GNE_SYNC_RESET.prmry_reset_out_n_reg0 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire \GNE_SYNC_RESET.prmry_resetn_reg_0 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire \GNE_SYNC_RESET.s_soft_reset_i_reg_0 ;
  wire \GNE_SYNC_RESET.s_soft_reset_i_reg_1 ;
  wire \GNE_SYNC_RESET.s_soft_reset_i_reg_2 ;
  wire \GNE_SYNC_RESET.scndry_resetn_reg_0 ;
  wire \GNE_SYNC_RESET.scndry_resetn_reg_1 ;
  wire \GNE_SYNC_RESET.scndry_resetn_reg_2 ;
  wire assert_sftrst_d1;
  wire assert_sftrst_d1_reg_0;
  wire halted_reg;
  wire m_axi_sg_aresetn;
  wire min_assert_sftrst;
  wire mm2s_all_idle;
  wire mm2s_dmasr;
  wire mm2s_halt;
  wire mm2s_halted_clr;
  wire mm2s_halted_set;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire mm2s_prmry_reset_out_n;
  wire mm2s_stop;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire n_0_0;
  wire n_0_1234;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire out;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire resetn_i;
  wire s2mm_dmasr;
  wire s2mm_halted_clr;
  wire s2mm_halted_set;
  wire s_axi_lite_aclk;
  wire s_soft_reset_i_d1;
  wire s_soft_reset_i_re;
  wire scndry_out;
  wire sft_rst_dly1;
  wire sft_rst_dly2;
  wire sft_rst_dly3;
  wire sft_rst_dly4;
  wire sft_rst_dly5;
  wire sft_rst_dly6;
  wire sft_rst_dly7;
  wire sig_rst2all_stop_request;
  wire soft_reset;
  wire soft_reset_d1;
  wire soft_reset_re;
  wire soft_reset_re0;

  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_smpl_cs[1]_i_1 
       (.I0(out),
        .O(\GNE_SYNC_RESET.scndry_resetn_reg_2 ));
  LUT3 #(
    .INIT(8'hF2)) 
    \GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_i_2 
       (.I0(assert_sftrst_d1),
        .I1(min_assert_sftrst),
        .I2(\GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg ),
        .O(assert_sftrst_d1_reg_0));
  LUT6 #(
    .INIT(64'h0000000000FE0000)) 
    \GNE_SYNC_RESET.halt_i_i_1 
       (.I0(mm2s_halt),
        .I1(soft_reset_re),
        .I2(mm2s_stop),
        .I3(min_assert_sftrst),
        .I4(scndry_out),
        .I5(\GNE_SYNC_RESET.s_soft_reset_i_reg_1 ),
        .O(\GNE_SYNC_RESET.halt_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.halt_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GNE_SYNC_RESET.halt_i_i_1_n_0 ),
        .Q(mm2s_halt),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \GNE_SYNC_RESET.min_assert_sftrst_i_1 
       (.I0(sft_rst_dly7),
        .I1(min_assert_sftrst),
        .I2(s_soft_reset_i_d1),
        .I3(\GNE_SYNC_RESET.s_soft_reset_i_reg_1 ),
        .O(\GNE_SYNC_RESET.min_assert_sftrst_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.min_assert_sftrst_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GNE_SYNC_RESET.min_assert_sftrst_i_1_n_0 ),
        .Q(min_assert_sftrst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \GNE_SYNC_RESET.prmry_reset_out_n_i_1 
       (.I0(min_assert_sftrst),
        .I1(scndry_out),
        .I2(\GNE_SYNC_RESET.s_soft_reset_i_reg_1 ),
        .O(\GNE_SYNC_RESET.prmry_reset_out_n_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \GNE_SYNC_RESET.prmry_reset_out_n_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GNE_SYNC_RESET.prmry_reset_out_n_reg0 ),
        .Q(mm2s_prmry_reset_out_n),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.prmry_resetn_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(resetn_i),
        .Q(\GNE_SYNC_RESET.prmry_resetn_reg_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.s_soft_reset_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GNE_SYNC_RESET.s_soft_reset_i_reg_2 ),
        .Q(\GNE_SYNC_RESET.s_soft_reset_i_reg_1 ),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \GNE_SYNC_RESET.scndry_resetn_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(resetn_i),
        .Q(out),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \GNE_SYNC_RESET.sft_rst_dly1_i_1 
       (.I0(\GNE_SYNC_RESET.s_soft_reset_i_reg_1 ),
        .I1(s_soft_reset_i_d1),
        .O(s_soft_reset_i_re));
  FDSE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.sft_rst_dly1_reg 
       (.C(s_axi_lite_aclk),
        .CE(mm2s_all_idle),
        .D(1'b0),
        .Q(sft_rst_dly1),
        .S(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.sft_rst_dly2_reg 
       (.C(s_axi_lite_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly1),
        .Q(sft_rst_dly2),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.sft_rst_dly3_reg 
       (.C(s_axi_lite_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly2),
        .Q(sft_rst_dly3),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.sft_rst_dly4_reg 
       (.C(s_axi_lite_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly3),
        .Q(sft_rst_dly4),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.sft_rst_dly5_reg 
       (.C(s_axi_lite_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly4),
        .Q(sft_rst_dly5),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.sft_rst_dly6_reg 
       (.C(s_axi_lite_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly5),
        .Q(sft_rst_dly6),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.sft_rst_dly7_reg 
       (.C(s_axi_lite_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly6),
        .Q(sft_rst_dly7),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    assert_sftrst_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(min_assert_sftrst),
        .Q(assert_sftrst_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    dm_prmry_resetn_inferred_i_1
       (.I0(\GNE_SYNC_RESET.s_soft_reset_i_reg_1 ),
        .I1(scndry_out),
        .I2(min_assert_sftrst),
        .O(resetn_i));
  LUT1 #(
    .INIT(2'h2)) 
    dm_prmry_resetn_inst
       (.I0(resetn_i),
        .O(\GNE_SYNC_RESET.s_soft_reset_i_reg_0 ));
  LUT5 #(
    .INIT(32'hF1FFF1F1)) 
    halted_i_1
       (.I0(out),
        .I1(halted_reg),
        .I2(s2mm_halted_set),
        .I3(s2mm_halted_clr),
        .I4(s2mm_dmasr),
        .O(\GNE_SYNC_RESET.scndry_resetn_reg_0 ));
  LUT5 #(
    .INIT(32'hF1FFF1F1)) 
    halted_i_1__0
       (.I0(out),
        .I1(halted_reg),
        .I2(mm2s_halted_set),
        .I3(mm2s_halted_clr),
        .I4(mm2s_dmasr),
        .O(\GNE_SYNC_RESET.scndry_resetn_reg_1 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(n_0_0));
  LUT1 #(
    .INIT(2'h1)) 
    i_1234
       (.I0(out),
        .O(n_0_1234));
  LUT2 #(
    .INIT(4'hE)) 
    introut_i_2
       (.I0(out),
        .I1(halted_reg),
        .O(m_axi_sg_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    s_soft_reset_i_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GNE_SYNC_RESET.s_soft_reset_i_reg_1 ),
        .Q(s_soft_reset_i_d1),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_s_h_halt_reg_i_1
       (.I0(mm2s_halt),
        .I1(sig_rst2all_stop_request),
        .O(\GNE_SYNC_RESET.halt_i_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    soft_reset_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(soft_reset),
        .Q(soft_reset_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    soft_reset_re_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(soft_reset_re0),
        .Q(soft_reset_re),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_dma_reset" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_reset_1
   (out,
    \GNE_SYNC_RESET.prmry_resetn_reg_0 ,
    \GNE_SYNC_RESET.s_soft_reset_i_reg_0 ,
    s2mm_prmry_reset_out_n,
    \GNE_SYNC_RESET.s_soft_reset_i_reg_1 ,
    \GNE_SYNC_RESET.halt_i_reg_0 ,
    soft_reset_clr,
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[12] ,
    SS,
    \GNE_SYNC_RESET.scndry_resetn_reg_0 ,
    \GNE_SYNC_RESET.scndry_resetn_reg_1 ,
    assert_sftrst_d1_reg_0,
    s_axi_lite_aclk,
    s2mm_all_idle,
    \GNE_SYNC_RESET.s_soft_reset_i_reg_2 ,
    sig_s_h_halt_reg,
    soft_reset_re,
    s2mm_stop,
    scndry_out,
    \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg ,
    \dmacr_i_reg[2] ,
    threshold_is_zero__6,
    \dmacr_i_reg[16] ,
    \dmacr_i_reg[4] );
  output out;
  output \GNE_SYNC_RESET.prmry_resetn_reg_0 ;
  output \GNE_SYNC_RESET.s_soft_reset_i_reg_0 ;
  output s2mm_prmry_reset_out_n;
  output \GNE_SYNC_RESET.s_soft_reset_i_reg_1 ;
  output \GNE_SYNC_RESET.halt_i_reg_0 ;
  output soft_reset_clr;
  output [0:0]\GEN_SYNC_WRITE.axi2ip_wrce_reg[12] ;
  output [0:0]SS;
  output [0:0]\GNE_SYNC_RESET.scndry_resetn_reg_0 ;
  output \GNE_SYNC_RESET.scndry_resetn_reg_1 ;
  output assert_sftrst_d1_reg_0;
  input s_axi_lite_aclk;
  input s2mm_all_idle;
  input \GNE_SYNC_RESET.s_soft_reset_i_reg_2 ;
  input sig_s_h_halt_reg;
  input soft_reset_re;
  input s2mm_stop;
  input scndry_out;
  input \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg ;
  input \dmacr_i_reg[2] ;
  input threshold_is_zero__6;
  input [1:0]\dmacr_i_reg[16] ;
  input \dmacr_i_reg[4] ;

  wire \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg ;
  wire [0:0]\GEN_SYNC_WRITE.axi2ip_wrce_reg[12] ;
  wire \GNE_SYNC_RESET.halt_i_i_1__0_n_0 ;
  wire \GNE_SYNC_RESET.halt_i_reg_0 ;
  wire \GNE_SYNC_RESET.min_assert_sftrst_i_1__0_n_0 ;
  wire \GNE_SYNC_RESET.prmry_reset_out_n_reg0 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire \GNE_SYNC_RESET.prmry_resetn_reg_0 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire \GNE_SYNC_RESET.s_soft_reset_i_reg_0 ;
  wire \GNE_SYNC_RESET.s_soft_reset_i_reg_1 ;
  wire \GNE_SYNC_RESET.s_soft_reset_i_reg_2 ;
  wire [0:0]\GNE_SYNC_RESET.scndry_resetn_reg_0 ;
  wire \GNE_SYNC_RESET.scndry_resetn_reg_1 ;
  wire \GNE_SYNC_RESET.sft_rst_dly1_reg_n_0 ;
  wire \GNE_SYNC_RESET.sft_rst_dly2_reg_n_0 ;
  wire \GNE_SYNC_RESET.sft_rst_dly3_reg_n_0 ;
  wire \GNE_SYNC_RESET.sft_rst_dly4_reg_n_0 ;
  wire \GNE_SYNC_RESET.sft_rst_dly5_reg_n_0 ;
  wire \GNE_SYNC_RESET.sft_rst_dly6_reg_n_0 ;
  wire \GNE_SYNC_RESET.sft_rst_dly7_reg_n_0 ;
  wire [0:0]SS;
  wire assert_sftrst_d1;
  wire assert_sftrst_d1_reg_0;
  wire [1:0]\dmacr_i_reg[16] ;
  wire \dmacr_i_reg[2] ;
  wire \dmacr_i_reg[4] ;
  wire min_assert_sftrst;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire n_0_0;
  wire n_0_1236;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire out;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire resetn_i;
  wire s2mm_all_idle;
  wire s2mm_halt;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire s2mm_prmry_reset_out_n;
  wire s2mm_stop;
  wire s_axi_lite_aclk;
  wire s_soft_reset_i_d1;
  wire s_soft_reset_i_re;
  wire scndry_out;
  wire sig_s_h_halt_reg;
  wire soft_reset_clr;
  wire soft_reset_re;
  wire threshold_is_zero__6;

  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_smpl_cs[1]_i_1__0 
       (.I0(out),
        .O(\GNE_SYNC_RESET.scndry_resetn_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_i_1 
       (.I0(assert_sftrst_d1),
        .I1(min_assert_sftrst),
        .I2(\GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg ),
        .O(assert_sftrst_d1_reg_0));
  LUT6 #(
    .INIT(64'h0000000000FE0000)) 
    \GNE_SYNC_RESET.halt_i_i_1__0 
       (.I0(s2mm_halt),
        .I1(soft_reset_re),
        .I2(s2mm_stop),
        .I3(min_assert_sftrst),
        .I4(scndry_out),
        .I5(\GNE_SYNC_RESET.s_soft_reset_i_reg_1 ),
        .O(\GNE_SYNC_RESET.halt_i_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.halt_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GNE_SYNC_RESET.halt_i_i_1__0_n_0 ),
        .Q(s2mm_halt),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \GNE_SYNC_RESET.min_assert_sftrst_i_1__0 
       (.I0(\GNE_SYNC_RESET.sft_rst_dly7_reg_n_0 ),
        .I1(min_assert_sftrst),
        .I2(s_soft_reset_i_d1),
        .I3(\GNE_SYNC_RESET.s_soft_reset_i_reg_1 ),
        .O(\GNE_SYNC_RESET.min_assert_sftrst_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.min_assert_sftrst_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GNE_SYNC_RESET.min_assert_sftrst_i_1__0_n_0 ),
        .Q(min_assert_sftrst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \GNE_SYNC_RESET.prmry_reset_out_n_i_1__0 
       (.I0(min_assert_sftrst),
        .I1(scndry_out),
        .I2(\GNE_SYNC_RESET.s_soft_reset_i_reg_1 ),
        .O(\GNE_SYNC_RESET.prmry_reset_out_n_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \GNE_SYNC_RESET.prmry_reset_out_n_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GNE_SYNC_RESET.prmry_reset_out_n_reg0 ),
        .Q(s2mm_prmry_reset_out_n),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.prmry_resetn_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(resetn_i),
        .Q(\GNE_SYNC_RESET.prmry_resetn_reg_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.s_soft_reset_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GNE_SYNC_RESET.s_soft_reset_i_reg_2 ),
        .Q(\GNE_SYNC_RESET.s_soft_reset_i_reg_1 ),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \GNE_SYNC_RESET.scndry_resetn_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(resetn_i),
        .Q(out),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \GNE_SYNC_RESET.sft_rst_dly1_i_1__0 
       (.I0(\GNE_SYNC_RESET.s_soft_reset_i_reg_1 ),
        .I1(s_soft_reset_i_d1),
        .O(s_soft_reset_i_re));
  FDSE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.sft_rst_dly1_reg 
       (.C(s_axi_lite_aclk),
        .CE(s2mm_all_idle),
        .D(1'b0),
        .Q(\GNE_SYNC_RESET.sft_rst_dly1_reg_n_0 ),
        .S(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.sft_rst_dly2_reg 
       (.C(s_axi_lite_aclk),
        .CE(s2mm_all_idle),
        .D(\GNE_SYNC_RESET.sft_rst_dly1_reg_n_0 ),
        .Q(\GNE_SYNC_RESET.sft_rst_dly2_reg_n_0 ),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.sft_rst_dly3_reg 
       (.C(s_axi_lite_aclk),
        .CE(s2mm_all_idle),
        .D(\GNE_SYNC_RESET.sft_rst_dly2_reg_n_0 ),
        .Q(\GNE_SYNC_RESET.sft_rst_dly3_reg_n_0 ),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.sft_rst_dly4_reg 
       (.C(s_axi_lite_aclk),
        .CE(s2mm_all_idle),
        .D(\GNE_SYNC_RESET.sft_rst_dly3_reg_n_0 ),
        .Q(\GNE_SYNC_RESET.sft_rst_dly4_reg_n_0 ),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.sft_rst_dly5_reg 
       (.C(s_axi_lite_aclk),
        .CE(s2mm_all_idle),
        .D(\GNE_SYNC_RESET.sft_rst_dly4_reg_n_0 ),
        .Q(\GNE_SYNC_RESET.sft_rst_dly5_reg_n_0 ),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.sft_rst_dly6_reg 
       (.C(s_axi_lite_aclk),
        .CE(s2mm_all_idle),
        .D(\GNE_SYNC_RESET.sft_rst_dly5_reg_n_0 ),
        .Q(\GNE_SYNC_RESET.sft_rst_dly6_reg_n_0 ),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.sft_rst_dly7_reg 
       (.C(s_axi_lite_aclk),
        .CE(s2mm_all_idle),
        .D(\GNE_SYNC_RESET.sft_rst_dly6_reg_n_0 ),
        .Q(\GNE_SYNC_RESET.sft_rst_dly7_reg_n_0 ),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    assert_sftrst_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(min_assert_sftrst),
        .Q(assert_sftrst_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    dm_prmry_resetn_inferred_i_1__0
       (.I0(\GNE_SYNC_RESET.s_soft_reset_i_reg_1 ),
        .I1(scndry_out),
        .I2(min_assert_sftrst),
        .O(resetn_i));
  LUT1 #(
    .INIT(2'h2)) 
    dm_prmry_resetn_inst
       (.I0(resetn_i),
        .O(\GNE_SYNC_RESET.s_soft_reset_i_reg_0 ));
  LUT4 #(
    .INIT(16'h888F)) 
    \dmacr_i[23]_i_1 
       (.I0(threshold_is_zero__6),
        .I1(\dmacr_i_reg[16] [1]),
        .I2(out),
        .I3(\dmacr_i_reg[4] ),
        .O(\GEN_SYNC_WRITE.axi2ip_wrce_reg[12] ));
  LUT4 #(
    .INIT(16'h888F)) 
    \dmacr_i[23]_i_1__0 
       (.I0(threshold_is_zero__6),
        .I1(\dmacr_i_reg[16] [0]),
        .I2(out),
        .I3(\dmacr_i_reg[4] ),
        .O(SS));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dmacr_i[2]_i_1__0 
       (.I0(\GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg ),
        .I1(\dmacr_i_reg[2] ),
        .O(soft_reset_clr));
  LUT2 #(
    .INIT(4'h1)) 
    \dmacr_i[4]_i_1 
       (.I0(out),
        .I1(\dmacr_i_reg[4] ),
        .O(\GNE_SYNC_RESET.scndry_resetn_reg_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(n_0_0));
  LUT1 #(
    .INIT(2'h1)) 
    i_1236
       (.I0(out),
        .O(n_0_1236));
  FDRE #(
    .INIT(1'b0)) 
    s_soft_reset_i_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GNE_SYNC_RESET.s_soft_reset_i_reg_1 ),
        .Q(s_soft_reset_i_d1),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_s_h_halt_reg_i_1__0
       (.I0(s2mm_halt),
        .I1(sig_s_h_halt_reg),
        .O(\GNE_SYNC_RESET.halt_i_reg_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_rst_module
   (out,
    \GNE_SYNC_RESET.prmry_resetn_reg ,
    \GNE_SYNC_RESET.s_soft_reset_i_reg ,
    mm2s_prmry_reset_out_n,
    \GNE_SYNC_RESET.scndry_resetn_reg ,
    \GNE_SYNC_RESET.prmry_resetn_reg_0 ,
    \GNE_SYNC_RESET.s_soft_reset_i_reg_0 ,
    s2mm_prmry_reset_out_n,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    s_soft_reset_i,
    soft_reset_d1,
    s_soft_reset_i_0,
    mm2s_soft_reset_done,
    s2mm_soft_reset_done,
    \GNE_SYNC_RESET.halt_i_reg ,
    \GNE_SYNC_RESET.halt_i_reg_0 ,
    soft_reset_clr,
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[12] ,
    SS,
    \GNE_SYNC_RESET.scndry_resetn_reg_0 ,
    \GNE_SYNC_RESET.scndry_resetn_reg_1 ,
    \GNE_SYNC_RESET.scndry_resetn_reg_2 ,
    m_axi_sg_aresetn,
    \GNE_SYNC_RESET.scndry_resetn_reg_3 ,
    \GNE_SYNC_RESET.scndry_resetn_reg_4 ,
    SR,
    s_axi_lite_aclk,
    mm2s_all_idle,
    soft_reset,
    soft_reset_re0,
    s2mm_all_idle,
    \GNE_SYNC_RESET.s_soft_reset_i_reg_1 ,
    \GNE_SYNC_RESET.s_soft_reset_i_reg_2 ,
    sig_rst2all_stop_request,
    sig_s_h_halt_reg,
    mm2s_stop,
    s2mm_stop,
    threshold_is_zero__6,
    \dmacr_i_reg[16] ,
    s2mm_halted_set,
    s2mm_halted_clr,
    s2mm_dmasr,
    mm2s_halted_set,
    mm2s_halted_clr,
    mm2s_dmasr,
    axi_resetn);
  output out;
  output \GNE_SYNC_RESET.prmry_resetn_reg ;
  output \GNE_SYNC_RESET.s_soft_reset_i_reg ;
  output mm2s_prmry_reset_out_n;
  output \GNE_SYNC_RESET.scndry_resetn_reg ;
  output \GNE_SYNC_RESET.prmry_resetn_reg_0 ;
  output \GNE_SYNC_RESET.s_soft_reset_i_reg_0 ;
  output s2mm_prmry_reset_out_n;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  output s_soft_reset_i;
  output soft_reset_d1;
  output s_soft_reset_i_0;
  output mm2s_soft_reset_done;
  output s2mm_soft_reset_done;
  output \GNE_SYNC_RESET.halt_i_reg ;
  output \GNE_SYNC_RESET.halt_i_reg_0 ;
  output soft_reset_clr;
  output [0:0]\GEN_SYNC_WRITE.axi2ip_wrce_reg[12] ;
  output [0:0]SS;
  output \GNE_SYNC_RESET.scndry_resetn_reg_0 ;
  output \GNE_SYNC_RESET.scndry_resetn_reg_1 ;
  output [0:0]\GNE_SYNC_RESET.scndry_resetn_reg_2 ;
  output m_axi_sg_aresetn;
  output \GNE_SYNC_RESET.scndry_resetn_reg_3 ;
  output \GNE_SYNC_RESET.scndry_resetn_reg_4 ;
  output [0:0]SR;
  input s_axi_lite_aclk;
  input mm2s_all_idle;
  input soft_reset;
  input soft_reset_re0;
  input s2mm_all_idle;
  input \GNE_SYNC_RESET.s_soft_reset_i_reg_1 ;
  input \GNE_SYNC_RESET.s_soft_reset_i_reg_2 ;
  input sig_rst2all_stop_request;
  input sig_s_h_halt_reg;
  input mm2s_stop;
  input s2mm_stop;
  input threshold_is_zero__6;
  input [1:0]\dmacr_i_reg[16] ;
  input s2mm_halted_set;
  input s2mm_halted_clr;
  input s2mm_dmasr;
  input mm2s_halted_set;
  input mm2s_halted_clr;
  input mm2s_dmasr;
  input axi_resetn;

  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GEN_RESET_FOR_MM2S.RESET_I_n_12 ;
  wire \GEN_RESET_FOR_S2MM.RESET_I_n_11 ;
  wire [0:0]\GEN_SYNC_WRITE.axi2ip_wrce_reg[12] ;
  wire \GNE_SYNC_RESET.halt_i_reg ;
  wire \GNE_SYNC_RESET.halt_i_reg_0 ;
  wire \GNE_SYNC_RESET.prmry_resetn_reg ;
  wire \GNE_SYNC_RESET.prmry_resetn_reg_0 ;
  wire \GNE_SYNC_RESET.s_soft_reset_i_reg ;
  wire \GNE_SYNC_RESET.s_soft_reset_i_reg_0 ;
  wire \GNE_SYNC_RESET.s_soft_reset_i_reg_1 ;
  wire \GNE_SYNC_RESET.s_soft_reset_i_reg_2 ;
  wire \GNE_SYNC_RESET.scndry_resetn_reg ;
  wire \GNE_SYNC_RESET.scndry_resetn_reg_0 ;
  wire \GNE_SYNC_RESET.scndry_resetn_reg_1 ;
  wire [0:0]\GNE_SYNC_RESET.scndry_resetn_reg_2 ;
  wire \GNE_SYNC_RESET.scndry_resetn_reg_3 ;
  wire \GNE_SYNC_RESET.scndry_resetn_reg_4 ;
  wire [0:0]SR;
  wire [0:0]SS;
  wire axi_resetn;
  wire [1:0]\dmacr_i_reg[16] ;
  wire m_axi_sg_aresetn;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire m_axi_sg_hrdresetn;
  wire mm2s_all_idle;
  wire mm2s_dmasr;
  wire mm2s_halted_clr;
  wire mm2s_halted_set;
  wire mm2s_prmry_reset_out_n;
  wire mm2s_soft_reset_done;
  wire mm2s_soft_reset_done0;
  wire mm2s_stop;
  wire out;
  wire s2mm_all_idle;
  wire s2mm_dmasr;
  wire s2mm_halted_clr;
  wire s2mm_halted_set;
  wire s2mm_prmry_reset_out_n;
  wire s2mm_soft_reset_done;
  wire s2mm_stop;
  wire s_axi_lite_aclk;
  wire s_soft_reset_i;
  wire s_soft_reset_i_0;
  wire sig_rst2all_stop_request;
  wire sig_s_h_halt_reg;
  wire soft_reset;
  wire soft_reset_clr;
  wire soft_reset_d1;
  wire soft_reset_re;
  wire soft_reset_re0;
  wire threshold_is_zero__6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_reset \GEN_RESET_FOR_MM2S.RESET_I 
       (.\GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg (mm2s_soft_reset_done),
        .\GNE_SYNC_RESET.halt_i_reg_0 (\GNE_SYNC_RESET.halt_i_reg ),
        .\GNE_SYNC_RESET.prmry_resetn_reg_0 (\GNE_SYNC_RESET.prmry_resetn_reg ),
        .\GNE_SYNC_RESET.s_soft_reset_i_reg_0 (\GNE_SYNC_RESET.s_soft_reset_i_reg ),
        .\GNE_SYNC_RESET.s_soft_reset_i_reg_1 (s_soft_reset_i),
        .\GNE_SYNC_RESET.s_soft_reset_i_reg_2 (\GNE_SYNC_RESET.s_soft_reset_i_reg_1 ),
        .\GNE_SYNC_RESET.scndry_resetn_reg_0 (\GNE_SYNC_RESET.scndry_resetn_reg_0 ),
        .\GNE_SYNC_RESET.scndry_resetn_reg_1 (\GNE_SYNC_RESET.scndry_resetn_reg_1 ),
        .\GNE_SYNC_RESET.scndry_resetn_reg_2 (\GNE_SYNC_RESET.scndry_resetn_reg_3 ),
        .assert_sftrst_d1_reg_0(\GEN_RESET_FOR_MM2S.RESET_I_n_12 ),
        .halted_reg(\GNE_SYNC_RESET.scndry_resetn_reg ),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_dmasr(mm2s_dmasr),
        .mm2s_halted_clr(mm2s_halted_clr),
        .mm2s_halted_set(mm2s_halted_set),
        .mm2s_prmry_reset_out_n(mm2s_prmry_reset_out_n),
        .mm2s_stop(mm2s_stop),
        .out(out),
        .s2mm_dmasr(s2mm_dmasr),
        .s2mm_halted_clr(s2mm_halted_clr),
        .s2mm_halted_set(s2mm_halted_set),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(m_axi_sg_hrdresetn),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .soft_reset(soft_reset),
        .soft_reset_d1(soft_reset_d1),
        .soft_reset_re(soft_reset_re),
        .soft_reset_re0(soft_reset_re0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_RESET_FOR_MM2S.RESET_I_n_12 ),
        .Q(mm2s_soft_reset_done),
        .R(mm2s_soft_reset_done0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_reset_1 \GEN_RESET_FOR_S2MM.RESET_I 
       (.\GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg (s2mm_soft_reset_done),
        .\GEN_SYNC_WRITE.axi2ip_wrce_reg[12] (\GEN_SYNC_WRITE.axi2ip_wrce_reg[12] ),
        .\GNE_SYNC_RESET.halt_i_reg_0 (\GNE_SYNC_RESET.halt_i_reg_0 ),
        .\GNE_SYNC_RESET.prmry_resetn_reg_0 (\GNE_SYNC_RESET.prmry_resetn_reg_0 ),
        .\GNE_SYNC_RESET.s_soft_reset_i_reg_0 (\GNE_SYNC_RESET.s_soft_reset_i_reg_0 ),
        .\GNE_SYNC_RESET.s_soft_reset_i_reg_1 (s_soft_reset_i_0),
        .\GNE_SYNC_RESET.s_soft_reset_i_reg_2 (\GNE_SYNC_RESET.s_soft_reset_i_reg_2 ),
        .\GNE_SYNC_RESET.scndry_resetn_reg_0 (\GNE_SYNC_RESET.scndry_resetn_reg_2 ),
        .\GNE_SYNC_RESET.scndry_resetn_reg_1 (\GNE_SYNC_RESET.scndry_resetn_reg_4 ),
        .SS(SS),
        .assert_sftrst_d1_reg_0(\GEN_RESET_FOR_S2MM.RESET_I_n_11 ),
        .\dmacr_i_reg[16] (\dmacr_i_reg[16] ),
        .\dmacr_i_reg[2] (mm2s_soft_reset_done),
        .\dmacr_i_reg[4] (out),
        .out(\GNE_SYNC_RESET.scndry_resetn_reg ),
        .s2mm_all_idle(s2mm_all_idle),
        .s2mm_prmry_reset_out_n(s2mm_prmry_reset_out_n),
        .s2mm_stop(s2mm_stop),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(m_axi_sg_hrdresetn),
        .sig_s_h_halt_reg(sig_s_h_halt_reg),
        .soft_reset_clr(soft_reset_clr),
        .soft_reset_re(soft_reset_re),
        .threshold_is_zero__6(threshold_is_zero__6));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_RESET_FOR_S2MM.RESET_I_n_11 ),
        .Q(s2mm_soft_reset_done),
        .R(mm2s_soft_reset_done0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync REG_HRD_RST
       (.\GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg (mm2s_soft_reset_done),
        .axi_resetn(axi_resetn),
        .mm2s_soft_reset_done0(mm2s_soft_reset_done0),
        .s2mm_soft_reset_done(s2mm_soft_reset_done),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(m_axi_sg_hrdresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_2 REG_HRD_RST_OUT
       (.axi_resetn(axi_resetn),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  LUT1 #(
    .INIT(2'h1)) 
    arready_i_i_1
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .O(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_s2mm_cmdsts_if
   (s_axis_s2mm_cmd_tvalid_split,
    sts_received_i_reg_0,
    m_axis_s2mm_sts_tready,
    smpl_dma_overflow,
    dma_s2mm_error,
    D,
    E,
    \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 ,
    \INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg_0 ,
    \INDETERMINATE_BTT_MODE.s2mm_decerr_i_reg_0 ,
    \INDETERMINATE_BTT_MODE.s2mm_slverr_i_reg_0 ,
    \INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0 ,
    s2mm_slverr_i,
    s_axi_lite_aclk,
    s2mm_decerr_i,
    \INDETERMINATE_BTT_MODE.s2mm_done_reg_0 ,
    s2mm_interr_i,
    \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0 ,
    sts_received_i_reg_1,
    \INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg_1 ,
    s2mm_stop_i,
    Q,
    axi2ip_wrce,
    out,
    m_axis_s2mm_sts_tvalid_int,
    s_axi_lite_wdata,
    dma_interr_reg,
    dma_decerr_reg,
    dma_slverr_reg,
    \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 );
  output s_axis_s2mm_cmd_tvalid_split;
  output sts_received_i_reg_0;
  output m_axis_s2mm_sts_tready;
  output smpl_dma_overflow;
  output dma_s2mm_error;
  output [0:0]D;
  output [0:0]E;
  output [25:0]\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 ;
  output \INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg_0 ;
  output \INDETERMINATE_BTT_MODE.s2mm_decerr_i_reg_0 ;
  output \INDETERMINATE_BTT_MODE.s2mm_slverr_i_reg_0 ;
  input \INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0 ;
  input s2mm_slverr_i;
  input s_axi_lite_aclk;
  input s2mm_decerr_i;
  input \INDETERMINATE_BTT_MODE.s2mm_done_reg_0 ;
  input s2mm_interr_i;
  input \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0 ;
  input sts_received_i_reg_1;
  input \INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg_1 ;
  input s2mm_stop_i;
  input [1:0]Q;
  input [0:0]axi2ip_wrce;
  input out;
  input m_axis_s2mm_sts_tvalid_int;
  input [25:0]s_axi_lite_wdata;
  input dma_interr_reg;
  input dma_decerr_reg;
  input dma_slverr_reg;
  input [25:0]\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 ;

  wire [0:0]D;
  wire [0:0]E;
  wire \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0 ;
  wire \INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg_0 ;
  wire \INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg_1 ;
  wire [25:0]\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 ;
  wire [25:0]\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 ;
  wire \INDETERMINATE_BTT_MODE.s2mm_decerr_i_reg_0 ;
  wire \INDETERMINATE_BTT_MODE.s2mm_done_reg_0 ;
  wire \INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0 ;
  wire \INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_n_0 ;
  wire \INDETERMINATE_BTT_MODE.s2mm_slverr_i_reg_0 ;
  wire [1:0]Q;
  wire [0:0]axi2ip_wrce;
  wire dma_decerr_reg;
  wire dma_interr_reg;
  wire dma_s2mm_error;
  wire dma_slverr_reg;
  wire m_axis_s2mm_sts_tready;
  wire m_axis_s2mm_sts_tvalid_int;
  wire out;
  wire [25:0]s2mm_brcvd;
  wire s2mm_bytes_rcvd_wren;
  wire s2mm_decerr_i;
  wire s2mm_error_i_1_n_0;
  wire s2mm_interr_i;
  wire s2mm_slverr_i;
  wire s2mm_smpl_decerr_set;
  wire s2mm_smpl_slverr_set;
  wire s2mm_stop_i;
  wire s_axi_lite_aclk;
  wire [25:0]s_axi_lite_wdata;
  wire s_axis_s2mm_cmd_tvalid_split;
  wire smpl_dma_overflow;
  wire sts_received_i_reg_0;
  wire sts_received_i_reg_1;
  wire sts_tready_i_1__0_n_0;

  LUT5 #(
    .INIT(32'h00031100)) 
    \FSM_sequential_smpl_cs[1]_i_3__0 
       (.I0(sts_received_i_reg_0),
        .I1(s2mm_stop_i),
        .I2(s_axis_s2mm_cmd_tvalid_split),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D));
  FDRE \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0 ),
        .Q(s_axis_s2mm_cmd_tvalid_split),
        .R(\INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[0]_i_1 
       (.I0(s2mm_brcvd[0]),
        .I1(s2mm_bytes_rcvd_wren),
        .I2(s_axi_lite_wdata[0]),
        .O(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[10]_i_1 
       (.I0(s2mm_brcvd[10]),
        .I1(s2mm_bytes_rcvd_wren),
        .I2(s_axi_lite_wdata[10]),
        .O(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[11]_i_1 
       (.I0(s2mm_brcvd[11]),
        .I1(s2mm_bytes_rcvd_wren),
        .I2(s_axi_lite_wdata[11]),
        .O(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[12]_i_1 
       (.I0(s2mm_brcvd[12]),
        .I1(s2mm_bytes_rcvd_wren),
        .I2(s_axi_lite_wdata[12]),
        .O(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[13]_i_1 
       (.I0(s2mm_brcvd[13]),
        .I1(s2mm_bytes_rcvd_wren),
        .I2(s_axi_lite_wdata[13]),
        .O(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[14]_i_1 
       (.I0(s2mm_brcvd[14]),
        .I1(s2mm_bytes_rcvd_wren),
        .I2(s_axi_lite_wdata[14]),
        .O(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[15]_i_1 
       (.I0(s2mm_brcvd[15]),
        .I1(s2mm_bytes_rcvd_wren),
        .I2(s_axi_lite_wdata[15]),
        .O(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[16]_i_1 
       (.I0(s2mm_brcvd[16]),
        .I1(s2mm_bytes_rcvd_wren),
        .I2(s_axi_lite_wdata[16]),
        .O(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[17]_i_1 
       (.I0(s2mm_brcvd[17]),
        .I1(s2mm_bytes_rcvd_wren),
        .I2(s_axi_lite_wdata[17]),
        .O(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[18]_i_1 
       (.I0(s2mm_brcvd[18]),
        .I1(s2mm_bytes_rcvd_wren),
        .I2(s_axi_lite_wdata[18]),
        .O(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[19]_i_1 
       (.I0(s2mm_brcvd[19]),
        .I1(s2mm_bytes_rcvd_wren),
        .I2(s_axi_lite_wdata[19]),
        .O(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[1]_i_1 
       (.I0(s2mm_brcvd[1]),
        .I1(s2mm_bytes_rcvd_wren),
        .I2(s_axi_lite_wdata[1]),
        .O(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[20]_i_1 
       (.I0(s2mm_brcvd[20]),
        .I1(s2mm_bytes_rcvd_wren),
        .I2(s_axi_lite_wdata[20]),
        .O(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[21]_i_1 
       (.I0(s2mm_brcvd[21]),
        .I1(s2mm_bytes_rcvd_wren),
        .I2(s_axi_lite_wdata[21]),
        .O(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[22]_i_1 
       (.I0(s2mm_brcvd[22]),
        .I1(s2mm_bytes_rcvd_wren),
        .I2(s_axi_lite_wdata[22]),
        .O(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[23]_i_1 
       (.I0(s2mm_brcvd[23]),
        .I1(s2mm_bytes_rcvd_wren),
        .I2(s_axi_lite_wdata[23]),
        .O(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[24]_i_1 
       (.I0(s2mm_brcvd[24]),
        .I1(s2mm_bytes_rcvd_wren),
        .I2(s_axi_lite_wdata[24]),
        .O(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[25]_i_1 
       (.I0(s2mm_bytes_rcvd_wren),
        .I1(axi2ip_wrce),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[25]_i_2 
       (.I0(s2mm_brcvd[25]),
        .I1(s2mm_bytes_rcvd_wren),
        .I2(s_axi_lite_wdata[25]),
        .O(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[2]_i_1 
       (.I0(s2mm_brcvd[2]),
        .I1(s2mm_bytes_rcvd_wren),
        .I2(s_axi_lite_wdata[2]),
        .O(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[3]_i_1 
       (.I0(s2mm_brcvd[3]),
        .I1(s2mm_bytes_rcvd_wren),
        .I2(s_axi_lite_wdata[3]),
        .O(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[4]_i_1 
       (.I0(s2mm_brcvd[4]),
        .I1(s2mm_bytes_rcvd_wren),
        .I2(s_axi_lite_wdata[4]),
        .O(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[5]_i_1 
       (.I0(s2mm_brcvd[5]),
        .I1(s2mm_bytes_rcvd_wren),
        .I2(s_axi_lite_wdata[5]),
        .O(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[6]_i_1 
       (.I0(s2mm_brcvd[6]),
        .I1(s2mm_bytes_rcvd_wren),
        .I2(s_axi_lite_wdata[6]),
        .O(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[7]_i_1 
       (.I0(s2mm_brcvd[7]),
        .I1(s2mm_bytes_rcvd_wren),
        .I2(s_axi_lite_wdata[7]),
        .O(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[8]_i_1 
       (.I0(s2mm_brcvd[8]),
        .I1(s2mm_bytes_rcvd_wren),
        .I2(s_axi_lite_wdata[8]),
        .O(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[9]_i_1 
       (.I0(s2mm_brcvd[9]),
        .I1(s2mm_bytes_rcvd_wren),
        .I2(s_axi_lite_wdata[9]),
        .O(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 [9]));
  FDRE #(
    .INIT(1'b0)) 
    \INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg_1 ),
        .Q(smpl_dma_overflow),
        .R(\INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0 ));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 [0]),
        .Q(s2mm_brcvd[0]),
        .R(\INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0 ));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 [10]),
        .Q(s2mm_brcvd[10]),
        .R(\INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0 ));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 [11]),
        .Q(s2mm_brcvd[11]),
        .R(\INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0 ));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 [12]),
        .Q(s2mm_brcvd[12]),
        .R(\INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0 ));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 [13]),
        .Q(s2mm_brcvd[13]),
        .R(\INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0 ));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 [14]),
        .Q(s2mm_brcvd[14]),
        .R(\INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0 ));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 [15]),
        .Q(s2mm_brcvd[15]),
        .R(\INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0 ));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 [16]),
        .Q(s2mm_brcvd[16]),
        .R(\INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0 ));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 [17]),
        .Q(s2mm_brcvd[17]),
        .R(\INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0 ));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 [18]),
        .Q(s2mm_brcvd[18]),
        .R(\INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0 ));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 [19]),
        .Q(s2mm_brcvd[19]),
        .R(\INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0 ));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 [1]),
        .Q(s2mm_brcvd[1]),
        .R(\INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0 ));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 [20]),
        .Q(s2mm_brcvd[20]),
        .R(\INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0 ));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 [21]),
        .Q(s2mm_brcvd[21]),
        .R(\INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0 ));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 [22]),
        .Q(s2mm_brcvd[22]),
        .R(\INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0 ));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 [23]),
        .Q(s2mm_brcvd[23]),
        .R(\INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0 ));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 [24]),
        .Q(s2mm_brcvd[24]),
        .R(\INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0 ));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 [25]),
        .Q(s2mm_brcvd[25]),
        .R(\INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0 ));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 [2]),
        .Q(s2mm_brcvd[2]),
        .R(\INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0 ));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 [3]),
        .Q(s2mm_brcvd[3]),
        .R(\INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0 ));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 [4]),
        .Q(s2mm_brcvd[4]),
        .R(\INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0 ));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 [5]),
        .Q(s2mm_brcvd[5]),
        .R(\INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0 ));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 [6]),
        .Q(s2mm_brcvd[6]),
        .R(\INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0 ));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 [7]),
        .Q(s2mm_brcvd[7]),
        .R(\INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0 ));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 [8]),
        .Q(s2mm_brcvd[8]),
        .R(\INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0 ));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 [9]),
        .Q(s2mm_brcvd[9]),
        .R(\INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \INDETERMINATE_BTT_MODE.s2mm_decerr_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_decerr_i),
        .Q(s2mm_smpl_decerr_set),
        .R(\INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0 ));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_done_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_done_reg_0 ),
        .Q(s2mm_bytes_rcvd_wren),
        .R(\INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \INDETERMINATE_BTT_MODE.s2mm_interr_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_interr_i),
        .Q(\INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_n_0 ),
        .R(\INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \INDETERMINATE_BTT_MODE.s2mm_slverr_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_slverr_i),
        .Q(s2mm_smpl_slverr_set),
        .R(\INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    dma_decerr_i_1__0
       (.I0(s2mm_smpl_decerr_set),
        .I1(dma_decerr_reg),
        .O(\INDETERMINATE_BTT_MODE.s2mm_decerr_i_reg_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    dma_interr_i_1
       (.I0(smpl_dma_overflow),
        .I1(\INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_n_0 ),
        .I2(dma_interr_reg),
        .O(\INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    dma_slverr_i_1__0
       (.I0(s2mm_smpl_slverr_set),
        .I1(dma_slverr_reg),
        .O(\INDETERMINATE_BTT_MODE.s2mm_slverr_i_reg_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    s2mm_error_i_1
       (.I0(s2mm_smpl_slverr_set),
        .I1(s2mm_smpl_decerr_set),
        .I2(\INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_n_0 ),
        .I3(smpl_dma_overflow),
        .I4(dma_s2mm_error),
        .O(s2mm_error_i_1_n_0));
  FDRE s2mm_error_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_error_i_1_n_0),
        .Q(dma_s2mm_error),
        .R(\INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sts_received_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sts_received_i_reg_1),
        .Q(sts_received_i_reg_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h04C4)) 
    sts_tready_i_1__0
       (.I0(sts_received_i_reg_0),
        .I1(out),
        .I2(m_axis_s2mm_sts_tready),
        .I3(m_axis_s2mm_sts_tvalid_int),
        .O(sts_tready_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sts_tready_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sts_tready_i_1__0_n_0),
        .Q(m_axis_s2mm_sts_tready),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_s2mm_mngr
   (s2mm_halted_clr,
    s2mm_halted_set,
    s2mm_all_idle,
    s2mm_stop,
    s_axis_s2mm_cmd_tvalid_split,
    s2mm_sts_received,
    m_axis_s2mm_sts_tready,
    smpl_dma_overflow,
    dma_s2mm_error,
    axi_dma_tstvec,
    idle_reg,
    E,
    D,
    \INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg ,
    \INDETERMINATE_BTT_MODE.s2mm_decerr_i_reg ,
    \INDETERMINATE_BTT_MODE.s2mm_slverr_i_reg ,
    s_axis_s2mm_cmd_tdata,
    s2mm_halted_set_reg,
    s2mm_dmacr,
    s_axi_lite_aclk,
    s2mm_slverr_i,
    s2mm_decerr_i,
    \INDETERMINATE_BTT_MODE.s2mm_done_reg ,
    s2mm_interr_i,
    s2mm_halted_set0,
    s2mm_stop_i,
    \INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg_0 ,
    out,
    s2mm_dmasr,
    s2mm_length_wren,
    idle_reg_0,
    m_axi_sg_aresetn,
    axi2ip_wrce,
    m_axis_s2mm_sts_tvalid_int,
    s_axi_lite_wdata,
    s_axis_s2mm_cmd_tready,
    dma_interr_reg,
    dma_decerr_reg,
    dma_slverr_reg,
    \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25] ,
    Q,
    \GEN_CMD_BTT_EQL_23.cmnd_data_reg[26] ,
    \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25] );
  output s2mm_halted_clr;
  output s2mm_halted_set;
  output s2mm_all_idle;
  output s2mm_stop;
  output s_axis_s2mm_cmd_tvalid_split;
  output s2mm_sts_received;
  output m_axis_s2mm_sts_tready;
  output smpl_dma_overflow;
  output dma_s2mm_error;
  output [0:0]axi_dma_tstvec;
  output idle_reg;
  output [0:0]E;
  output [25:0]D;
  output \INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg ;
  output \INDETERMINATE_BTT_MODE.s2mm_decerr_i_reg ;
  output \INDETERMINATE_BTT_MODE.s2mm_slverr_i_reg ;
  output [59:0]s_axis_s2mm_cmd_tdata;
  input s2mm_halted_set_reg;
  input [0:0]s2mm_dmacr;
  input s_axi_lite_aclk;
  input s2mm_slverr_i;
  input s2mm_decerr_i;
  input \INDETERMINATE_BTT_MODE.s2mm_done_reg ;
  input s2mm_interr_i;
  input s2mm_halted_set0;
  input s2mm_stop_i;
  input \INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg_0 ;
  input out;
  input s2mm_dmasr;
  input s2mm_length_wren;
  input idle_reg_0;
  input m_axi_sg_aresetn;
  input [0:0]axi2ip_wrce;
  input m_axis_s2mm_sts_tvalid_int;
  input [25:0]s_axi_lite_wdata;
  input s_axis_s2mm_cmd_tready;
  input dma_interr_reg;
  input dma_decerr_reg;
  input dma_slverr_reg;
  input [25:0]\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25] ;
  input [31:0]Q;
  input \GEN_CMD_BTT_EQL_23.cmnd_data_reg[26] ;
  input [25:0]\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25] ;

  wire [25:0]D;
  wire [0:0]E;
  wire [25:0]\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25] ;
  wire \GEN_CMD_BTT_EQL_23.cmnd_data_reg[26] ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM_n_4 ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM_n_5 ;
  wire \INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg ;
  wire \INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg_0 ;
  wire [25:0]\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25] ;
  wire \INDETERMINATE_BTT_MODE.s2mm_decerr_i_reg ;
  wire \INDETERMINATE_BTT_MODE.s2mm_done_reg ;
  wire \INDETERMINATE_BTT_MODE.s2mm_slverr_i_reg ;
  wire [31:0]Q;
  wire [0:0]axi2ip_wrce;
  wire [0:0]axi_dma_tstvec;
  wire dma_decerr_reg;
  wire dma_interr_reg;
  wire dma_s2mm_error;
  wire dma_slverr_reg;
  wire idle_reg;
  wire idle_reg_0;
  wire m_axi_sg_aresetn;
  wire m_axis_s2mm_sts_tready;
  wire m_axis_s2mm_sts_tvalid_int;
  wire out;
  wire s2mm_all_idle;
  wire s2mm_decerr_i;
  wire [0:0]s2mm_dmacr;
  wire s2mm_dmasr;
  wire s2mm_halted_clr;
  wire s2mm_halted_set;
  wire s2mm_halted_set0;
  wire s2mm_halted_set_reg;
  wire s2mm_interr_i;
  wire s2mm_length_wren;
  wire s2mm_slverr_i;
  wire s2mm_stop;
  wire s2mm_stop_i;
  wire s2mm_sts_received;
  wire s2mm_sts_received_clr;
  wire s_axi_lite_aclk;
  wire [25:0]s_axi_lite_wdata;
  wire [59:0]s_axis_s2mm_cmd_tdata;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid_split;
  wire [1:0]smpl_cs;
  wire smpl_dma_overflow;
  wire [1:1]smpl_ns;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_smple_sm \GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM 
       (.D(smpl_ns),
        .\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 (s2mm_halted_set_reg),
        .\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25] ),
        .\GEN_CMD_BTT_EQL_23.cmnd_data_reg[26]_0 (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[26] ),
        .\GEN_CMD_BTT_EQL_23.cmnd_data_reg[34]_0 (s_axis_s2mm_cmd_tvalid_split),
        .\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 (Q),
        .\GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg_0 (\GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM_n_5 ),
        .Q(smpl_cs),
        .m_axis_s2mm_sts_tvalid_int(m_axis_s2mm_sts_tvalid_int),
        .out(out),
        .s2mm_all_idle(s2mm_all_idle),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_length_wren(s2mm_length_wren),
        .s2mm_stop_i(s2mm_stop_i),
        .s2mm_sts_received_clr(s2mm_sts_received_clr),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axis_s2mm_cmd_tdata(s_axis_s2mm_cmd_tdata),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .sts_received_clr_reg_0(\GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM_n_4 ),
        .sts_received_i_reg(s2mm_sts_received));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_s2mm_cmdsts_if \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS 
       (.D(smpl_ns),
        .E(E),
        .\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0 (\GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM_n_5 ),
        .\INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg_0 (\INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg ),
        .\INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg_1 (\INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg_0 ),
        .\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 (D),
        .\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 (\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25] ),
        .\INDETERMINATE_BTT_MODE.s2mm_decerr_i_reg_0 (\INDETERMINATE_BTT_MODE.s2mm_decerr_i_reg ),
        .\INDETERMINATE_BTT_MODE.s2mm_done_reg_0 (\INDETERMINATE_BTT_MODE.s2mm_done_reg ),
        .\INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0 (s2mm_halted_set_reg),
        .\INDETERMINATE_BTT_MODE.s2mm_slverr_i_reg_0 (\INDETERMINATE_BTT_MODE.s2mm_slverr_i_reg ),
        .Q(smpl_cs),
        .axi2ip_wrce(axi2ip_wrce),
        .dma_decerr_reg(dma_decerr_reg),
        .dma_interr_reg(dma_interr_reg),
        .dma_s2mm_error(dma_s2mm_error),
        .dma_slverr_reg(dma_slverr_reg),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .m_axis_s2mm_sts_tvalid_int(m_axis_s2mm_sts_tvalid_int),
        .out(out),
        .s2mm_decerr_i(s2mm_decerr_i),
        .s2mm_interr_i(s2mm_interr_i),
        .s2mm_slverr_i(s2mm_slverr_i),
        .s2mm_stop_i(s2mm_stop_i),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axis_s2mm_cmd_tvalid_split(s_axis_s2mm_cmd_tvalid_split),
        .smpl_dma_overflow(smpl_dma_overflow),
        .sts_received_i_reg_0(s2mm_sts_received),
        .sts_received_i_reg_1(\GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM_n_4 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_s2mm_sts_mngr \GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR 
       (.axi_dma_tstvec(axi_dma_tstvec),
        .idle_reg(idle_reg),
        .idle_reg_0(idle_reg_0),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .s2mm_all_idle(s2mm_all_idle),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_dmasr(s2mm_dmasr),
        .s2mm_halted_clr(s2mm_halted_clr),
        .s2mm_halted_set(s2mm_halted_set),
        .s2mm_halted_set0(s2mm_halted_set0),
        .s2mm_halted_set_reg_0(s2mm_halted_set_reg),
        .s2mm_stop_i(s2mm_stop_i),
        .s2mm_sts_received_clr(s2mm_sts_received_clr),
        .s_axi_lite_aclk(s_axi_lite_aclk));
  FDRE \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_stop_i),
        .Q(s2mm_stop),
        .R(s2mm_halted_set_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_s2mm_sts_mngr
   (s2mm_halted_clr,
    s2mm_halted_set,
    axi_dma_tstvec,
    idle_reg,
    s2mm_halted_set_reg_0,
    s2mm_dmacr,
    s_axi_lite_aclk,
    s2mm_halted_set0,
    s2mm_all_idle,
    s2mm_dmasr,
    s2mm_stop_i,
    s2mm_sts_received_clr,
    idle_reg_0,
    m_axi_sg_aresetn);
  output s2mm_halted_clr;
  output s2mm_halted_set;
  output [0:0]axi_dma_tstvec;
  output idle_reg;
  input s2mm_halted_set_reg_0;
  input [0:0]s2mm_dmacr;
  input s_axi_lite_aclk;
  input s2mm_halted_set0;
  input s2mm_all_idle;
  input s2mm_dmasr;
  input s2mm_stop_i;
  input s2mm_sts_received_clr;
  input idle_reg_0;
  input m_axi_sg_aresetn;

  wire all_is_idle_d1;
  wire [0:0]axi_dma_tstvec;
  wire idle_reg;
  wire idle_reg_0;
  wire m_axi_sg_aresetn;
  wire s2mm_all_idle;
  wire [0:0]s2mm_dmacr;
  wire s2mm_dmasr;
  wire s2mm_halted_clr;
  wire s2mm_halted_set;
  wire s2mm_halted_set0;
  wire s2mm_halted_set_reg_0;
  wire s2mm_stop_i;
  wire s2mm_sts_received_clr;
  wire s_axi_lite_aclk;

  FDRE #(
    .INIT(1'b0)) 
    all_is_idle_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_all_idle),
        .Q(all_is_idle_d1),
        .R(s2mm_halted_set_reg_0));
  LUT4 #(
    .INIT(16'h2F20)) 
    \axi_dma_tstvec[5]_INST_0 
       (.I0(s2mm_halted_set),
        .I1(s2mm_dmasr),
        .I2(s2mm_stop_i),
        .I3(s2mm_sts_received_clr),
        .O(axi_dma_tstvec));
  LUT6 #(
    .INIT(64'h0000AE0A00000000)) 
    idle_i_1__0
       (.I0(idle_reg_0),
        .I1(s2mm_dmacr),
        .I2(all_is_idle_d1),
        .I3(s2mm_all_idle),
        .I4(s2mm_halted_set),
        .I5(m_axi_sg_aresetn),
        .O(idle_reg));
  FDRE s2mm_halted_clr_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_dmacr),
        .Q(s2mm_halted_clr),
        .R(s2mm_halted_set_reg_0));
  FDRE s2mm_halted_set_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_halted_set0),
        .Q(s2mm_halted_set),
        .R(s2mm_halted_set_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_smple_sm
   (s2mm_sts_received_clr,
    Q,
    s2mm_all_idle,
    sts_received_clr_reg_0,
    \GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg_0 ,
    s_axis_s2mm_cmd_tdata,
    \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ,
    s_axi_lite_aclk,
    out,
    sts_received_i_reg,
    s2mm_stop_i,
    s2mm_dmacr,
    s2mm_length_wren,
    \GEN_CMD_BTT_EQL_23.cmnd_data_reg[34]_0 ,
    D,
    m_axis_s2mm_sts_tvalid_int,
    s_axis_s2mm_cmd_tready,
    \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 ,
    \GEN_CMD_BTT_EQL_23.cmnd_data_reg[26]_0 ,
    \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 );
  output s2mm_sts_received_clr;
  output [1:0]Q;
  output s2mm_all_idle;
  output sts_received_clr_reg_0;
  output \GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg_0 ;
  output [59:0]s_axis_s2mm_cmd_tdata;
  input \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ;
  input s_axi_lite_aclk;
  input out;
  input sts_received_i_reg;
  input s2mm_stop_i;
  input [0:0]s2mm_dmacr;
  input s2mm_length_wren;
  input \GEN_CMD_BTT_EQL_23.cmnd_data_reg[34]_0 ;
  input [0:0]D;
  input m_axis_s2mm_sts_tvalid_int;
  input s_axis_s2mm_cmd_tready;
  input [31:0]\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 ;
  input \GEN_CMD_BTT_EQL_23.cmnd_data_reg[26]_0 ;
  input [25:0]\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 ;

  wire [0:0]D;
  wire \FSM_sequential_smpl_cs[1]_i_2__0_n_0 ;
  wire \GEN_CMD_BTT_EQL_23.cmnd_data[34]_i_1__0_n_0 ;
  wire \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ;
  wire \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ;
  wire [25:0]\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 ;
  wire \GEN_CMD_BTT_EQL_23.cmnd_data_reg[26]_0 ;
  wire \GEN_CMD_BTT_EQL_23.cmnd_data_reg[34]_0 ;
  wire [31:0]\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 ;
  wire \GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg_0 ;
  wire [1:0]Q;
  wire cmnds_queued;
  wire cmnds_queued_i_1__0_n_0;
  wire m_axis_s2mm_sts_tvalid_int;
  wire out;
  wire s2mm_all_idle;
  wire s2mm_cmnd_wr;
  wire [0:0]s2mm_dmacr;
  wire s2mm_length_wren;
  wire s2mm_stop_i;
  wire s2mm_sts_received_clr;
  wire s_axi_lite_aclk;
  wire [59:0]s_axis_s2mm_cmd_tdata;
  wire s_axis_s2mm_cmd_tready;
  wire [0:0]smpl_ns;
  wire sts_received_clr_cmb;
  wire sts_received_clr_reg_0;
  wire sts_received_i_reg;
  wire write_cmnd_cmb;

  LUT4 #(
    .INIT(16'h004F)) 
    \FSM_sequential_smpl_cs[0]_i_1__0 
       (.I0(s2mm_stop_i),
        .I1(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[34]_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(smpl_ns));
  LUT6 #(
    .INIT(64'h6666666667666666)) 
    \FSM_sequential_smpl_cs[1]_i_2__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(s2mm_stop_i),
        .I3(s2mm_dmacr),
        .I4(s2mm_length_wren),
        .I5(cmnds_queued),
        .O(\FSM_sequential_smpl_cs[1]_i_2__0_n_0 ));
  (* FSM_ENCODED_STATES = "execute_xfer:01,wait_status:10,idle:00" *) 
  FDRE \FSM_sequential_smpl_cs_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\FSM_sequential_smpl_cs[1]_i_2__0_n_0 ),
        .D(smpl_ns),
        .Q(Q[0]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  (* FSM_ENCODED_STATES = "execute_xfer:01,wait_status:10,idle:00" *) 
  FDRE \FSM_sequential_smpl_cs_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\FSM_sequential_smpl_cs[1]_i_2__0_n_0 ),
        .D(D),
        .Q(Q[1]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFF000001000000)) 
    \GEN_CMD_BTT_EQL_23.cmnd_data[34]_i_1__0 
       (.I0(s2mm_stop_i),
        .I1(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[34]_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(out),
        .I5(s_axis_s2mm_cmd_tdata[27]),
        .O(\GEN_CMD_BTT_EQL_23.cmnd_data[34]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0 
       (.I0(s2mm_stop_i),
        .I1(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[34]_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(out),
        .O(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [0]),
        .Q(s_axis_s2mm_cmd_tdata[0]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [10]),
        .Q(s_axis_s2mm_cmd_tdata[10]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [11]),
        .Q(s_axis_s2mm_cmd_tdata[11]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [12]),
        .Q(s_axis_s2mm_cmd_tdata[12]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [13]),
        .Q(s_axis_s2mm_cmd_tdata[13]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [14]),
        .Q(s_axis_s2mm_cmd_tdata[14]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [15]),
        .Q(s_axis_s2mm_cmd_tdata[15]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [16]),
        .Q(s_axis_s2mm_cmd_tdata[16]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [17]),
        .Q(s_axis_s2mm_cmd_tdata[17]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [18]),
        .Q(s_axis_s2mm_cmd_tdata[18]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [19]),
        .Q(s_axis_s2mm_cmd_tdata[19]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [1]),
        .Q(s_axis_s2mm_cmd_tdata[1]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [20]),
        .Q(s_axis_s2mm_cmd_tdata[20]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [21]),
        .Q(s_axis_s2mm_cmd_tdata[21]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [22]),
        .Q(s_axis_s2mm_cmd_tdata[22]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [23]),
        .Q(s_axis_s2mm_cmd_tdata[23]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [24]),
        .Q(s_axis_s2mm_cmd_tdata[24]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [25]),
        .Q(s_axis_s2mm_cmd_tdata[25]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[26]_0 ),
        .Q(s_axis_s2mm_cmd_tdata[26]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [2]),
        .Q(s_axis_s2mm_cmd_tdata[2]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[34] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data[34]_i_1__0_n_0 ),
        .Q(s_axis_s2mm_cmd_tdata[27]),
        .R(1'b0));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[35] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [0]),
        .Q(s_axis_s2mm_cmd_tdata[28]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[36] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [1]),
        .Q(s_axis_s2mm_cmd_tdata[29]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[37] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [2]),
        .Q(s_axis_s2mm_cmd_tdata[30]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[38] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [3]),
        .Q(s_axis_s2mm_cmd_tdata[31]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[39] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [4]),
        .Q(s_axis_s2mm_cmd_tdata[32]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [3]),
        .Q(s_axis_s2mm_cmd_tdata[3]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[40] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [5]),
        .Q(s_axis_s2mm_cmd_tdata[33]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[41] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [6]),
        .Q(s_axis_s2mm_cmd_tdata[34]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[42] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [7]),
        .Q(s_axis_s2mm_cmd_tdata[35]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[43] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [8]),
        .Q(s_axis_s2mm_cmd_tdata[36]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[44] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [9]),
        .Q(s_axis_s2mm_cmd_tdata[37]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[45] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [10]),
        .Q(s_axis_s2mm_cmd_tdata[38]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[46] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [11]),
        .Q(s_axis_s2mm_cmd_tdata[39]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[47] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [12]),
        .Q(s_axis_s2mm_cmd_tdata[40]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[48] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [13]),
        .Q(s_axis_s2mm_cmd_tdata[41]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[49] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [14]),
        .Q(s_axis_s2mm_cmd_tdata[42]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [4]),
        .Q(s_axis_s2mm_cmd_tdata[4]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[50] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [15]),
        .Q(s_axis_s2mm_cmd_tdata[43]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[51] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [16]),
        .Q(s_axis_s2mm_cmd_tdata[44]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[52] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [17]),
        .Q(s_axis_s2mm_cmd_tdata[45]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[53] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [18]),
        .Q(s_axis_s2mm_cmd_tdata[46]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[54] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [19]),
        .Q(s_axis_s2mm_cmd_tdata[47]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[55] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [20]),
        .Q(s_axis_s2mm_cmd_tdata[48]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[56] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [21]),
        .Q(s_axis_s2mm_cmd_tdata[49]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[57] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [22]),
        .Q(s_axis_s2mm_cmd_tdata[50]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[58] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [23]),
        .Q(s_axis_s2mm_cmd_tdata[51]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[59] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [24]),
        .Q(s_axis_s2mm_cmd_tdata[52]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [5]),
        .Q(s_axis_s2mm_cmd_tdata[5]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[60] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [25]),
        .Q(s_axis_s2mm_cmd_tdata[53]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[61] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [26]),
        .Q(s_axis_s2mm_cmd_tdata[54]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[62] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [27]),
        .Q(s_axis_s2mm_cmd_tdata[55]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[63] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [28]),
        .Q(s_axis_s2mm_cmd_tdata[56]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[64] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [29]),
        .Q(s_axis_s2mm_cmd_tdata[57]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[65] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [30]),
        .Q(s_axis_s2mm_cmd_tdata[58]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [31]),
        .Q(s_axis_s2mm_cmd_tdata[59]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [6]),
        .Q(s_axis_s2mm_cmd_tdata[6]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [7]),
        .Q(s_axis_s2mm_cmd_tdata[7]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [8]),
        .Q(s_axis_s2mm_cmd_tdata[8]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [9]),
        .Q(s_axis_s2mm_cmd_tdata[9]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \GEN_CMD_BTT_EQL_23.cmnd_wr_i_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[34]_0 ),
        .I3(s2mm_stop_i),
        .O(write_cmnd_cmb));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(write_cmnd_cmb),
        .Q(s2mm_cmnd_wr),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_i_1 
       (.I0(s2mm_cmnd_wr),
        .I1(s_axis_s2mm_cmd_tready),
        .I2(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[34]_0 ),
        .O(\GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg_0 ));
  LUT6 #(
    .INIT(64'h0000000011110111)) 
    \GNE_SYNC_RESET.sft_rst_dly1_i_2__0 
       (.I0(Q[1]),
        .I1(cmnds_queued),
        .I2(s2mm_length_wren),
        .I3(s2mm_dmacr),
        .I4(s2mm_stop_i),
        .I5(Q[0]),
        .O(s2mm_all_idle));
  LUT5 #(
    .INIT(32'h00008A88)) 
    cmnds_queued_i_1__0
       (.I0(out),
        .I1(s2mm_cmnd_wr),
        .I2(sts_received_i_reg),
        .I3(cmnds_queued),
        .I4(s2mm_stop_i),
        .O(cmnds_queued_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cmnds_queued_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(cmnds_queued_i_1__0_n_0),
        .Q(cmnds_queued),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    sts_received_clr_i_1__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(sts_received_i_reg),
        .I3(s2mm_stop_i),
        .O(sts_received_clr_cmb));
  FDRE sts_received_clr_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sts_received_clr_cmb),
        .Q(s2mm_sts_received_clr),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h4440)) 
    sts_received_i_i_1__0
       (.I0(s2mm_sts_received_clr),
        .I1(out),
        .I2(sts_received_i_reg),
        .I3(m_axis_s2mm_sts_tvalid_int),
        .O(sts_received_clr_reg_0));
endmodule

(* ORIG_REF_NAME = "axi_dma_smple_sm" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_smple_sm_28
   (mm2s_sts_received_clr,
    Q,
    mm2s_all_idle,
    sts_received_clr_reg_0,
    \GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg_0 ,
    s_axis_mm2s_cmd_tdata,
    \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ,
    s_axi_lite_aclk,
    out,
    sts_received_i_reg,
    mm2s_stop_i,
    mm2s_dmacr,
    mm2s_length_wren,
    \GEN_CMD_BTT_EQL_23.cmnd_data_reg[34]_0 ,
    D,
    m_axis_mm2s_sts_tvalid_int,
    s_axis_mm2s_cmd_tready,
    \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 ,
    \GEN_CMD_BTT_EQL_23.cmnd_data_reg[26]_0 ,
    \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 );
  output mm2s_sts_received_clr;
  output [1:0]Q;
  output mm2s_all_idle;
  output sts_received_clr_reg_0;
  output \GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg_0 ;
  output [59:0]s_axis_mm2s_cmd_tdata;
  input \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ;
  input s_axi_lite_aclk;
  input out;
  input sts_received_i_reg;
  input mm2s_stop_i;
  input [0:0]mm2s_dmacr;
  input mm2s_length_wren;
  input \GEN_CMD_BTT_EQL_23.cmnd_data_reg[34]_0 ;
  input [0:0]D;
  input m_axis_mm2s_sts_tvalid_int;
  input s_axis_mm2s_cmd_tready;
  input [31:0]\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 ;
  input \GEN_CMD_BTT_EQL_23.cmnd_data_reg[26]_0 ;
  input [25:0]\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 ;

  wire [0:0]D;
  wire \FSM_sequential_smpl_cs[1]_i_2_n_0 ;
  wire \GEN_CMD_BTT_EQL_23.cmnd_data[34]_i_1_n_0 ;
  wire \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ;
  wire \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ;
  wire [25:0]\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 ;
  wire \GEN_CMD_BTT_EQL_23.cmnd_data_reg[26]_0 ;
  wire \GEN_CMD_BTT_EQL_23.cmnd_data_reg[34]_0 ;
  wire [31:0]\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 ;
  wire \GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg_0 ;
  wire [1:0]Q;
  wire cmnds_queued;
  wire cmnds_queued_i_1_n_0;
  wire m_axis_mm2s_sts_tvalid_int;
  wire mm2s_all_idle;
  wire mm2s_cmnd_wr_1;
  wire [0:0]mm2s_dmacr;
  wire mm2s_length_wren;
  wire mm2s_stop_i;
  wire mm2s_sts_received_clr;
  wire out;
  wire s_axi_lite_aclk;
  wire [59:0]s_axis_mm2s_cmd_tdata;
  wire s_axis_mm2s_cmd_tready;
  wire [0:0]smpl_ns;
  wire sts_received_clr_cmb;
  wire sts_received_clr_reg_0;
  wire sts_received_i_reg;
  wire write_cmnd_cmb;

  LUT4 #(
    .INIT(16'h004F)) 
    \FSM_sequential_smpl_cs[0]_i_1 
       (.I0(mm2s_stop_i),
        .I1(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[34]_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(smpl_ns));
  LUT6 #(
    .INIT(64'h6666666667666666)) 
    \FSM_sequential_smpl_cs[1]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(mm2s_stop_i),
        .I3(mm2s_dmacr),
        .I4(mm2s_length_wren),
        .I5(cmnds_queued),
        .O(\FSM_sequential_smpl_cs[1]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "execute_xfer:01,wait_status:10,idle:00" *) 
  FDRE \FSM_sequential_smpl_cs_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\FSM_sequential_smpl_cs[1]_i_2_n_0 ),
        .D(smpl_ns),
        .Q(Q[0]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  (* FSM_ENCODED_STATES = "execute_xfer:01,wait_status:10,idle:00" *) 
  FDRE \FSM_sequential_smpl_cs_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\FSM_sequential_smpl_cs[1]_i_2_n_0 ),
        .D(D),
        .Q(Q[1]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFF000001000000)) 
    \GEN_CMD_BTT_EQL_23.cmnd_data[34]_i_1 
       (.I0(mm2s_stop_i),
        .I1(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[34]_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(out),
        .I5(s_axis_mm2s_cmd_tdata[27]),
        .O(\GEN_CMD_BTT_EQL_23.cmnd_data[34]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1 
       (.I0(mm2s_stop_i),
        .I1(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[34]_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(out),
        .O(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [0]),
        .Q(s_axis_mm2s_cmd_tdata[0]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [10]),
        .Q(s_axis_mm2s_cmd_tdata[10]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [11]),
        .Q(s_axis_mm2s_cmd_tdata[11]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [12]),
        .Q(s_axis_mm2s_cmd_tdata[12]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [13]),
        .Q(s_axis_mm2s_cmd_tdata[13]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [14]),
        .Q(s_axis_mm2s_cmd_tdata[14]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [15]),
        .Q(s_axis_mm2s_cmd_tdata[15]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [16]),
        .Q(s_axis_mm2s_cmd_tdata[16]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [17]),
        .Q(s_axis_mm2s_cmd_tdata[17]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [18]),
        .Q(s_axis_mm2s_cmd_tdata[18]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [19]),
        .Q(s_axis_mm2s_cmd_tdata[19]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [1]),
        .Q(s_axis_mm2s_cmd_tdata[1]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [20]),
        .Q(s_axis_mm2s_cmd_tdata[20]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [21]),
        .Q(s_axis_mm2s_cmd_tdata[21]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [22]),
        .Q(s_axis_mm2s_cmd_tdata[22]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [23]),
        .Q(s_axis_mm2s_cmd_tdata[23]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [24]),
        .Q(s_axis_mm2s_cmd_tdata[24]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [25]),
        .Q(s_axis_mm2s_cmd_tdata[25]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[26]_0 ),
        .Q(s_axis_mm2s_cmd_tdata[26]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [2]),
        .Q(s_axis_mm2s_cmd_tdata[2]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[34] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data[34]_i_1_n_0 ),
        .Q(s_axis_mm2s_cmd_tdata[27]),
        .R(1'b0));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[35] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [0]),
        .Q(s_axis_mm2s_cmd_tdata[28]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[36] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [1]),
        .Q(s_axis_mm2s_cmd_tdata[29]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[37] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [2]),
        .Q(s_axis_mm2s_cmd_tdata[30]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[38] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [3]),
        .Q(s_axis_mm2s_cmd_tdata[31]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[39] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [4]),
        .Q(s_axis_mm2s_cmd_tdata[32]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [3]),
        .Q(s_axis_mm2s_cmd_tdata[3]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[40] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [5]),
        .Q(s_axis_mm2s_cmd_tdata[33]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[41] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [6]),
        .Q(s_axis_mm2s_cmd_tdata[34]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[42] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [7]),
        .Q(s_axis_mm2s_cmd_tdata[35]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[43] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [8]),
        .Q(s_axis_mm2s_cmd_tdata[36]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[44] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [9]),
        .Q(s_axis_mm2s_cmd_tdata[37]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[45] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [10]),
        .Q(s_axis_mm2s_cmd_tdata[38]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[46] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [11]),
        .Q(s_axis_mm2s_cmd_tdata[39]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[47] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [12]),
        .Q(s_axis_mm2s_cmd_tdata[40]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[48] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [13]),
        .Q(s_axis_mm2s_cmd_tdata[41]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[49] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [14]),
        .Q(s_axis_mm2s_cmd_tdata[42]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [4]),
        .Q(s_axis_mm2s_cmd_tdata[4]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[50] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [15]),
        .Q(s_axis_mm2s_cmd_tdata[43]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[51] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [16]),
        .Q(s_axis_mm2s_cmd_tdata[44]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[52] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [17]),
        .Q(s_axis_mm2s_cmd_tdata[45]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[53] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [18]),
        .Q(s_axis_mm2s_cmd_tdata[46]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[54] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [19]),
        .Q(s_axis_mm2s_cmd_tdata[47]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[55] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [20]),
        .Q(s_axis_mm2s_cmd_tdata[48]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[56] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [21]),
        .Q(s_axis_mm2s_cmd_tdata[49]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[57] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [22]),
        .Q(s_axis_mm2s_cmd_tdata[50]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[58] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [23]),
        .Q(s_axis_mm2s_cmd_tdata[51]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[59] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [24]),
        .Q(s_axis_mm2s_cmd_tdata[52]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [5]),
        .Q(s_axis_mm2s_cmd_tdata[5]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[60] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [25]),
        .Q(s_axis_mm2s_cmd_tdata[53]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[61] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [26]),
        .Q(s_axis_mm2s_cmd_tdata[54]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[62] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [27]),
        .Q(s_axis_mm2s_cmd_tdata[55]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[63] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [28]),
        .Q(s_axis_mm2s_cmd_tdata[56]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[64] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [29]),
        .Q(s_axis_mm2s_cmd_tdata[57]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[65] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [30]),
        .Q(s_axis_mm2s_cmd_tdata[58]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [31]),
        .Q(s_axis_mm2s_cmd_tdata[59]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [6]),
        .Q(s_axis_mm2s_cmd_tdata[6]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [7]),
        .Q(s_axis_mm2s_cmd_tdata[7]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [8]),
        .Q(s_axis_mm2s_cmd_tdata[8]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [9]),
        .Q(s_axis_mm2s_cmd_tdata[9]),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \GEN_CMD_BTT_EQL_23.cmnd_wr_i_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[34]_0 ),
        .I3(mm2s_stop_i),
        .O(write_cmnd_cmb));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(write_cmnd_cmb),
        .Q(mm2s_cmnd_wr_1),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_i_1 
       (.I0(mm2s_cmnd_wr_1),
        .I1(s_axis_mm2s_cmd_tready),
        .I2(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[34]_0 ),
        .O(\GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg_0 ));
  LUT6 #(
    .INIT(64'h0000000011110111)) 
    \GNE_SYNC_RESET.sft_rst_dly1_i_2 
       (.I0(Q[1]),
        .I1(cmnds_queued),
        .I2(mm2s_length_wren),
        .I3(mm2s_dmacr),
        .I4(mm2s_stop_i),
        .I5(Q[0]),
        .O(mm2s_all_idle));
  LUT5 #(
    .INIT(32'h00008A88)) 
    cmnds_queued_i_1
       (.I0(out),
        .I1(mm2s_cmnd_wr_1),
        .I2(sts_received_i_reg),
        .I3(cmnds_queued),
        .I4(mm2s_stop_i),
        .O(cmnds_queued_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cmnds_queued_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(cmnds_queued_i_1_n_0),
        .Q(cmnds_queued),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    sts_received_clr_i_1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(sts_received_i_reg),
        .I3(mm2s_stop_i),
        .O(sts_received_clr_cmb));
  FDRE sts_received_clr_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sts_received_clr_cmb),
        .Q(mm2s_sts_received_clr),
        .R(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h4440)) 
    sts_received_i_i_1
       (.I0(mm2s_sts_received_clr),
        .I1(out),
        .I2(sts_received_i_reg),
        .I3(m_axis_mm2s_sts_tvalid_int),
        .O(sts_received_clr_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_sofeof_gen
   (axi_dma_tstvec,
    \GEN_FOR_SYNC.s_last_reg_0 ,
    s_axi_lite_aclk,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tready,
    m_axis_mm2s_tlast,
    out);
  output [1:0]axi_dma_tstvec;
  input \GEN_FOR_SYNC.s_last_reg_0 ;
  input s_axi_lite_aclk;
  input m_axis_mm2s_tvalid;
  input m_axis_mm2s_tready;
  input m_axis_mm2s_tlast;
  input out;

  wire \GEN_FOR_SYNC.s_last_reg_0 ;
  wire \GEN_FOR_SYNC.s_sof_generated_i_1_n_0 ;
  wire [1:0]axi_dma_tstvec;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire out;
  wire p_3_in;
  wire s_axi_lite_aclk;
  wire s_last;
  wire s_last_d1;
  wire s_last_d10;
  wire s_ready;
  wire s_sof_d1_cdc_tig;
  wire s_sof_generated;
  wire s_valid;
  wire s_valid_d1;

  LUT3 #(
    .INIT(8'h80)) 
    \GEN_FOR_SYNC.s_last_d1_i_1 
       (.I0(s_valid),
        .I1(s_ready),
        .I2(s_last),
        .O(s_last_d10));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_last_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_last_d10),
        .Q(s_last_d1),
        .R(\GEN_FOR_SYNC.s_last_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_last_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(m_axis_mm2s_tlast),
        .Q(s_last),
        .R(\GEN_FOR_SYNC.s_last_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_ready_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(m_axis_mm2s_tready),
        .Q(s_ready),
        .R(\GEN_FOR_SYNC.s_last_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_sof_d1_cdc_tig_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_sof_generated),
        .Q(s_sof_d1_cdc_tig),
        .R(\GEN_FOR_SYNC.s_last_reg_0 ));
  LUT6 #(
    .INIT(64'h00000000FBAA0000)) 
    \GEN_FOR_SYNC.s_sof_generated_i_1 
       (.I0(s_sof_generated),
        .I1(s_valid_d1),
        .I2(s_sof_d1_cdc_tig),
        .I3(p_3_in),
        .I4(out),
        .I5(axi_dma_tstvec[1]),
        .O(\GEN_FOR_SYNC.s_sof_generated_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_sof_generated_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_FOR_SYNC.s_sof_generated_i_1_n_0 ),
        .Q(s_sof_generated),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_FOR_SYNC.s_valid_d1_i_1 
       (.I0(s_ready),
        .I1(s_valid),
        .O(p_3_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_valid_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_3_in),
        .Q(s_valid_d1),
        .R(\GEN_FOR_SYNC.s_last_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_valid_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(m_axis_mm2s_tvalid),
        .Q(s_valid),
        .R(\GEN_FOR_SYNC.s_last_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h0D000000)) 
    \axi_dma_tstvec[0]_INST_0 
       (.I0(s_valid_d1),
        .I1(s_sof_d1_cdc_tig),
        .I2(s_sof_generated),
        .I3(s_ready),
        .I4(s_valid),
        .O(axi_dma_tstvec[0]));
  LUT6 #(
    .INIT(64'h40C0404000000000)) 
    \axi_dma_tstvec[1]_INST_0 
       (.I0(s_last_d1),
        .I1(s_valid),
        .I2(s_ready),
        .I3(s_sof_generated),
        .I4(s_sof_d1_cdc_tig),
        .I5(s_last),
        .O(axi_dma_tstvec[1]));
endmodule

(* ORIG_REF_NAME = "axi_dma_sofeof_gen" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_sofeof_gen_0
   (axi_dma_tstvec,
    \GEN_FOR_SYNC.s_last_reg_0 ,
    s_axi_lite_aclk,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tready,
    s_axis_s2mm_tlast,
    out);
  output [1:0]axi_dma_tstvec;
  input \GEN_FOR_SYNC.s_last_reg_0 ;
  input s_axi_lite_aclk;
  input s_axis_s2mm_tvalid;
  input s_axis_s2mm_tready;
  input s_axis_s2mm_tlast;
  input out;

  wire \GEN_FOR_SYNC.s_last_reg_0 ;
  wire \GEN_FOR_SYNC.s_sof_generated_i_1__0_n_0 ;
  wire [1:0]axi_dma_tstvec;
  wire out;
  wire p_3_in;
  wire s_axi_lite_aclk;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tvalid;
  wire s_last;
  wire s_last_d1;
  wire s_last_d10;
  wire s_ready;
  wire s_sof_d1_cdc_tig;
  wire s_sof_generated;
  wire s_valid;
  wire s_valid_d1;

  LUT3 #(
    .INIT(8'h80)) 
    \GEN_FOR_SYNC.s_last_d1_i_1__0 
       (.I0(s_valid),
        .I1(s_ready),
        .I2(s_last),
        .O(s_last_d10));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_last_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_last_d10),
        .Q(s_last_d1),
        .R(\GEN_FOR_SYNC.s_last_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_last_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axis_s2mm_tlast),
        .Q(s_last),
        .R(\GEN_FOR_SYNC.s_last_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_ready_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axis_s2mm_tready),
        .Q(s_ready),
        .R(\GEN_FOR_SYNC.s_last_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_sof_d1_cdc_tig_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_sof_generated),
        .Q(s_sof_d1_cdc_tig),
        .R(\GEN_FOR_SYNC.s_last_reg_0 ));
  LUT6 #(
    .INIT(64'h00000000FBAA0000)) 
    \GEN_FOR_SYNC.s_sof_generated_i_1__0 
       (.I0(s_sof_generated),
        .I1(s_valid_d1),
        .I2(s_sof_d1_cdc_tig),
        .I3(p_3_in),
        .I4(out),
        .I5(axi_dma_tstvec[1]),
        .O(\GEN_FOR_SYNC.s_sof_generated_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_sof_generated_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_FOR_SYNC.s_sof_generated_i_1__0_n_0 ),
        .Q(s_sof_generated),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_FOR_SYNC.s_valid_d1_i_1__0 
       (.I0(s_ready),
        .I1(s_valid),
        .O(p_3_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_valid_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_3_in),
        .Q(s_valid_d1),
        .R(\GEN_FOR_SYNC.s_last_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_valid_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axis_s2mm_tvalid),
        .Q(s_valid),
        .R(\GEN_FOR_SYNC.s_last_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h0D000000)) 
    \axi_dma_tstvec[2]_INST_0 
       (.I0(s_valid_d1),
        .I1(s_sof_d1_cdc_tig),
        .I2(s_sof_generated),
        .I3(s_ready),
        .I4(s_valid),
        .O(axi_dma_tstvec[0]));
  LUT6 #(
    .INIT(64'h40C0404000000000)) 
    \axi_dma_tstvec[3]_INST_0 
       (.I0(s_last_d1),
        .I1(s_valid),
        .I2(s_ready),
        .I3(s_sof_generated),
        .I4(s_sof_d1_cdc_tig),
        .I5(s_last),
        .O(axi_dma_tstvec[1]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync
   (mm2s_soft_reset_done0,
    scndry_out,
    \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg ,
    s2mm_soft_reset_done,
    axi_resetn,
    s_axi_lite_aclk);
  output mm2s_soft_reset_done0;
  output scndry_out;
  input \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg ;
  input s2mm_soft_reset_done;
  input axi_resetn;
  input s_axi_lite_aclk;

  wire \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg ;
  wire axi_resetn;
  wire mm2s_soft_reset_done0;
  wire s2mm_soft_reset_done;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi_resetn),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8F)) 
    \GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_i_1 
       (.I0(\GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg ),
        .I1(s2mm_soft_reset_done),
        .I2(scndry_out),
        .O(mm2s_soft_reset_done0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_2
   (scndry_out,
    axi_resetn,
    s_axi_lite_aclk);
  output scndry_out;
  input axi_resetn;
  input s_axi_lite_aclk;

  wire axi_resetn;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi_resetn),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f
   (sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_last_dbeat_reg,
    D,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_last_dbeat3_out,
    E,
    fifo_full_p1,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    sig_ld_new_cmd_reg_reg,
    sig_last_mmap_dbeat,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \sig_dbeat_cntr_reg[5] ,
    Q,
    sig_last_dbeat_reg_0,
    \sig_dbeat_cntr_reg[0] ,
    sig_last_dbeat_reg_1,
    sig_last_dbeat_reg_2,
    FIFO_Full_reg,
    sig_ld_new_cmd_reg,
    sig_mstr2data_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    \INFERRED_GEN.cnt_i_reg[1]_2 ,
    sig_dqual_reg_empty_reg,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_wdc_status_going_full,
    sig_dqual_reg_empty_reg_0,
    sig_wsc2stat_status_valid,
    sig_stat2wsc_status_ready,
    sig_next_calc_error_reg_i_4_0,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_last_dbeat_reg;
  output [2:0]D;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output sig_last_dbeat3_out;
  output [0:0]E;
  output fifo_full_p1;
  output [1:0]\INFERRED_GEN.cnt_i_reg[1]_0 ;
  output sig_ld_new_cmd_reg_reg;
  input sig_last_mmap_dbeat;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input \sig_dbeat_cntr_reg[5] ;
  input [3:0]Q;
  input sig_last_dbeat_reg_0;
  input \sig_dbeat_cntr_reg[0] ;
  input sig_last_dbeat_reg_1;
  input sig_last_dbeat_reg_2;
  input FIFO_Full_reg;
  input sig_ld_new_cmd_reg;
  input sig_mstr2data_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input \INFERRED_GEN.cnt_i_reg[1]_2 ;
  input sig_dqual_reg_empty_reg;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_wdc_status_going_full;
  input sig_dqual_reg_empty_reg_0;
  input sig_wsc2stat_status_valid;
  input sig_stat2wsc_status_ready;
  input [2:0]sig_next_calc_error_reg_i_4_0;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire [1:0]\INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_2 ;
  wire [3:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire \sig_dbeat_cntr_reg[0] ;
  wire \sig_dbeat_cntr_reg[5] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_last_dbeat3_out;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_last_dbeat_reg_2;
  wire sig_last_mmap_dbeat;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_mstr2data_cmd_valid;
  wire [2:0]sig_next_calc_error_reg_i_4_0;
  wire sig_next_calc_error_reg_i_4_n_0;
  wire sig_next_calc_error_reg_i_5_n_0;
  wire sig_next_sequential_reg;
  wire sig_rd_empty;
  wire sig_stat2wsc_status_ready;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;

  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT5 #(
    .INIT(32'h80009200)) 
    FIFO_Full_i_1__5
       (.I0(\INFERRED_GEN.cnt_i_reg[1]_0 [0]),
        .I1(sig_last_dbeat_reg),
        .I2(FIFO_Full_reg),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_0 [1]),
        .I4(sig_rd_empty),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h5595AA6A)) 
    \INFERRED_GEN.cnt_i[0]_i_1__6 
       (.I0(\INFERRED_GEN.cnt_i_reg[1]_0 [0]),
        .I1(sig_mstr2data_cmd_valid),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_2 ),
        .I4(sig_last_dbeat_reg),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAAEAFF7F55150080)) 
    \INFERRED_GEN.cnt_i[1]_i_1__5 
       (.I0(\INFERRED_GEN.cnt_i_reg[1]_0 [0]),
        .I1(sig_mstr2data_cmd_valid),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_2 ),
        .I4(sig_last_dbeat_reg),
        .I5(\INFERRED_GEN.cnt_i_reg[1]_0 [1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT5 #(
    .INIT(32'h006A03AA)) 
    \INFERRED_GEN.cnt_i[2]_i_1__5 
       (.I0(sig_rd_empty),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_0 [1]),
        .I2(FIFO_Full_reg),
        .I3(sig_last_dbeat_reg),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_0 [0]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(\INFERRED_GEN.cnt_i_reg[1]_0 [0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(\INFERRED_GEN.cnt_i_reg[1]_0 [1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT4 #(
    .INIT(16'h00E1)) 
    \sig_dbeat_cntr[5]_i_1 
       (.I0(Q[0]),
        .I1(\sig_dbeat_cntr_reg[5] ),
        .I2(Q[1]),
        .I3(sig_last_dbeat_reg),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT5 #(
    .INIT(32'h55540001)) 
    \sig_dbeat_cntr[6]_i_1__0 
       (.I0(sig_last_dbeat_reg),
        .I1(\sig_dbeat_cntr_reg[5] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \sig_dbeat_cntr[7]_i_1__0 
       (.I0(sig_last_dbeat_reg),
        .I1(sig_last_dbeat_reg_0),
        .I2(\sig_dbeat_cntr_reg[0] ),
        .O(E));
  LUT6 #(
    .INIT(64'h5555555400000001)) 
    \sig_dbeat_cntr[7]_i_2__0 
       (.I0(sig_last_dbeat_reg),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\sig_dbeat_cntr_reg[5] ),
        .I5(Q[3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'hEAFF)) 
    sig_last_dbeat_i_1__0
       (.I0(sig_last_dbeat_reg),
        .I1(sig_last_dbeat_reg_0),
        .I2(\sig_dbeat_cntr_reg[0] ),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT4 #(
    .INIT(16'h02A2)) 
    sig_last_dbeat_i_2__0
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(sig_last_dbeat_reg_1),
        .I2(sig_last_dbeat_reg),
        .I3(sig_last_dbeat_reg_2),
        .O(sig_last_dbeat3_out));
  LUT3 #(
    .INIT(8'h40)) 
    sig_ld_new_cmd_reg_i_1__0
       (.I0(sig_ld_new_cmd_reg),
        .I1(sig_last_dbeat_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_ld_new_cmd_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    sig_next_calc_error_reg_i_1
       (.I0(sig_last_dbeat_reg),
        .I1(sig_last_mmap_dbeat),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sig_next_calc_error_reg_i_2
       (.I0(\sig_dbeat_cntr_reg[0] ),
        .I1(sig_dqual_reg_empty_reg),
        .I2(sig_next_sequential_reg),
        .I3(sig_dqual_reg_empty),
        .I4(sig_next_calc_error_reg_i_4_n_0),
        .O(sig_last_dbeat_reg));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFFFFFE)) 
    sig_next_calc_error_reg_i_4
       (.I0(sig_next_calc_error_reg_i_5_n_0),
        .I1(sig_wdc_status_going_full),
        .I2(sig_rd_empty),
        .I3(sig_dqual_reg_empty_reg_0),
        .I4(sig_wsc2stat_status_valid),
        .I5(sig_stat2wsc_status_ready),
        .O(sig_next_calc_error_reg_i_4_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    sig_next_calc_error_reg_i_5
       (.I0(sig_next_calc_error_reg_i_4_0[2]),
        .I1(sig_next_calc_error_reg_i_4_0[0]),
        .I2(sig_next_calc_error_reg_i_4_0[1]),
        .O(sig_next_calc_error_reg_i_5_n_0));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_13
   (D,
    sig_next_sequential_reg_reg,
    m_axi_mm2s_rlast_0,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    fifo_full_p1,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    \INFERRED_GEN.cnt_i_reg[0]_rep_0 ,
    \INFERRED_GEN.cnt_i_reg[0]_rep__0_0 ,
    \INFERRED_GEN.cnt_i_reg[1]_rep_0 ,
    \INFERRED_GEN.cnt_i_reg[1]_rep__0_0 ,
    \sig_dbeat_cntr_reg[7] ,
    Q,
    m_axi_mm2s_rlast,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_last_dbeat_reg,
    sig_last_dbeat_reg_0,
    out,
    sig_last_dbeat_reg_1,
    sig_wr_fifo,
    sig_ld_new_cmd_reg,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_next_calc_error_reg,
    sig_rsc2stat_status_valid,
    sig_stat2rsc_status_ready,
    sig_next_cmd_cmplt_reg_i_4_0,
    full,
    sig_dqual_reg_empty_reg,
    m_axi_mm2s_rvalid,
    sig_next_cmd_cmplt_reg_i_3_0,
    sig_dqual_reg_full,
    sig_mmap_rst,
    m_axi_mm2s_aclk);
  output [6:0]D;
  output sig_next_sequential_reg_reg;
  output m_axi_mm2s_rlast_0;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output fifo_full_p1;
  output [1:0]\INFERRED_GEN.cnt_i_reg[1]_0 ;
  output [0:0]E;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output \INFERRED_GEN.cnt_i_reg[0]_rep_0 ;
  output \INFERRED_GEN.cnt_i_reg[0]_rep__0_0 ;
  output \INFERRED_GEN.cnt_i_reg[1]_rep_0 ;
  output \INFERRED_GEN.cnt_i_reg[1]_rep__0_0 ;
  input \sig_dbeat_cntr_reg[7] ;
  input [7:0]Q;
  input m_axi_mm2s_rlast;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_last_dbeat_reg;
  input sig_last_dbeat_reg_0;
  input [0:0]out;
  input sig_last_dbeat_reg_1;
  input sig_wr_fifo;
  input sig_ld_new_cmd_reg;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_next_calc_error_reg;
  input sig_rsc2stat_status_valid;
  input sig_stat2rsc_status_ready;
  input [2:0]sig_next_cmd_cmplt_reg_i_4_0;
  input full;
  input sig_dqual_reg_empty_reg;
  input m_axi_mm2s_rvalid;
  input sig_next_cmd_cmplt_reg_i_3_0;
  input sig_dqual_reg_full;
  input sig_mmap_rst;
  input m_axi_mm2s_aclk;

  wire [6:0]D;
  wire [0:0]E;
  wire \INFERRED_GEN.cnt_i[0]_rep__0_i_1_n_0 ;
  wire \INFERRED_GEN.cnt_i[0]_rep_i_1_n_0 ;
  wire \INFERRED_GEN.cnt_i[1]_rep__0_i_1_n_0 ;
  wire \INFERRED_GEN.cnt_i[1]_rep_i_1_n_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_rep_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_rep__0_0 ;
  wire [1:0]\INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_rep_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_rep__0_0 ;
  wire [7:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rlast_0;
  wire m_axi_mm2s_rvalid;
  wire [0:0]out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire \sig_dbeat_cntr_reg[7] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_full;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_ld_new_cmd_reg;
  wire sig_mmap_rst;
  wire sig_next_calc_error_reg;
  wire sig_next_cmd_cmplt_reg_i_3_0;
  wire [2:0]sig_next_cmd_cmplt_reg_i_4_0;
  wire sig_next_cmd_cmplt_reg_i_4_n_0;
  wire sig_next_cmd_cmplt_reg_i_5_n_0;
  wire sig_next_cmd_cmplt_reg_i_6_n_0;
  wire sig_next_sequential_reg;
  wire sig_next_sequential_reg_reg;
  wire sig_rd_empty;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;
  wire sig_wr_fifo;

  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'h80008220)) 
    FIFO_Full_i_1__0
       (.I0(\INFERRED_GEN.cnt_i_reg[1]_0 [1]),
        .I1(sig_next_sequential_reg_reg),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_0 [0]),
        .I3(sig_wr_fifo),
        .I4(sig_rd_empty),
        .O(fifo_full_p1));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \INFERRED_GEN.cnt_i[0]_i_1__0 
       (.I0(sig_next_sequential_reg_reg),
        .I1(sig_wr_fifo),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_0 [0]),
        .O(addr_i_p1[0]));
  LUT3 #(
    .INIT(8'h96)) 
    \INFERRED_GEN.cnt_i[0]_rep__0_i_1 
       (.I0(sig_next_sequential_reg_reg),
        .I1(sig_wr_fifo),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_0 [0]),
        .O(\INFERRED_GEN.cnt_i[0]_rep__0_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \INFERRED_GEN.cnt_i[0]_rep_i_1 
       (.I0(sig_next_sequential_reg_reg),
        .I1(sig_wr_fifo),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_0 [0]),
        .O(\INFERRED_GEN.cnt_i[0]_rep_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'h9AA6)) 
    \INFERRED_GEN.cnt_i[1]_i_1__0 
       (.I0(\INFERRED_GEN.cnt_i_reg[1]_0 [1]),
        .I1(sig_next_sequential_reg_reg),
        .I2(sig_wr_fifo),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_0 [0]),
        .O(addr_i_p1[1]));
  LUT4 #(
    .INIT(16'h9AA6)) 
    \INFERRED_GEN.cnt_i[1]_rep__0_i_1 
       (.I0(\INFERRED_GEN.cnt_i_reg[1]_0 [1]),
        .I1(sig_next_sequential_reg_reg),
        .I2(sig_wr_fifo),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_rep__0_0 ),
        .O(\INFERRED_GEN.cnt_i[1]_rep__0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h9AA6)) 
    \INFERRED_GEN.cnt_i[1]_rep_i_1 
       (.I0(\INFERRED_GEN.cnt_i_reg[1]_0 [1]),
        .I1(sig_next_sequential_reg_reg),
        .I2(sig_wr_fifo),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_rep_0 ),
        .O(\INFERRED_GEN.cnt_i[1]_rep_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'h006A03AA)) 
    \INFERRED_GEN.cnt_i[2]_i_1__0 
       (.I0(sig_rd_empty),
        .I1(sig_wr_fifo),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_0 [0]),
        .I3(sig_next_sequential_reg_reg),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_0 [1]),
        .O(addr_i_p1[2]));
  (* ORIG_CELL_NAME = "INFERRED_GEN.cnt_i_reg[0]" *) 
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(\INFERRED_GEN.cnt_i_reg[1]_0 [0]),
        .S(sig_mmap_rst));
  (* ORIG_CELL_NAME = "INFERRED_GEN.cnt_i_reg[0]" *) 
  FDSE \INFERRED_GEN.cnt_i_reg[0]_rep 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\INFERRED_GEN.cnt_i[0]_rep_i_1_n_0 ),
        .Q(\INFERRED_GEN.cnt_i_reg[0]_rep_0 ),
        .S(sig_mmap_rst));
  (* ORIG_CELL_NAME = "INFERRED_GEN.cnt_i_reg[0]" *) 
  FDSE \INFERRED_GEN.cnt_i_reg[0]_rep__0 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\INFERRED_GEN.cnt_i[0]_rep__0_i_1_n_0 ),
        .Q(\INFERRED_GEN.cnt_i_reg[0]_rep__0_0 ),
        .S(sig_mmap_rst));
  (* ORIG_CELL_NAME = "INFERRED_GEN.cnt_i_reg[1]" *) 
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(\INFERRED_GEN.cnt_i_reg[1]_0 [1]),
        .S(sig_mmap_rst));
  (* ORIG_CELL_NAME = "INFERRED_GEN.cnt_i_reg[1]" *) 
  FDSE \INFERRED_GEN.cnt_i_reg[1]_rep 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\INFERRED_GEN.cnt_i[1]_rep_i_1_n_0 ),
        .Q(\INFERRED_GEN.cnt_i_reg[1]_rep_0 ),
        .S(sig_mmap_rst));
  (* ORIG_CELL_NAME = "INFERRED_GEN.cnt_i_reg[1]" *) 
  FDSE \INFERRED_GEN.cnt_i_reg[1]_rep__0 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\INFERRED_GEN.cnt_i[1]_rep__0_i_1_n_0 ),
        .Q(\INFERRED_GEN.cnt_i_reg[1]_rep__0_0 ),
        .S(sig_mmap_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(sig_mmap_rst));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'h09)) 
    \sig_dbeat_cntr[1]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(sig_next_sequential_reg_reg),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'h00E1)) 
    \sig_dbeat_cntr[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(sig_next_sequential_reg_reg),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'h0000FE01)) 
    \sig_dbeat_cntr[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(sig_next_sequential_reg_reg),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h00000000FFFE0001)) 
    \sig_dbeat_cntr[4]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(sig_next_sequential_reg_reg),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'h00D2)) 
    \sig_dbeat_cntr[5]_i_1__0 
       (.I0(\sig_dbeat_cntr_reg[7] ),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(sig_next_sequential_reg_reg),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT5 #(
    .INIT(32'h0000FB04)) 
    \sig_dbeat_cntr[6]_i_1 
       (.I0(Q[4]),
        .I1(\sig_dbeat_cntr_reg[7] ),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(sig_next_sequential_reg_reg),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_dbeat_cntr[7]_i_1 
       (.I0(sig_next_sequential_reg_reg),
        .I1(sig_last_dbeat_reg),
        .O(E));
  LUT6 #(
    .INIT(64'h00000000FFFB0004)) 
    \sig_dbeat_cntr[7]_i_2 
       (.I0(Q[5]),
        .I1(\sig_dbeat_cntr_reg[7] ),
        .I2(Q[4]),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(sig_next_sequential_reg_reg),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h51FB000040EA0000)) 
    sig_last_dbeat_i_1
       (.I0(sig_next_sequential_reg_reg),
        .I1(sig_last_dbeat_reg),
        .I2(sig_last_dbeat_reg_0),
        .I3(out),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I5(sig_last_dbeat_reg_1),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_ld_new_cmd_reg_i_1
       (.I0(sig_next_sequential_reg_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I2(sig_ld_new_cmd_reg),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    sig_next_cmd_cmplt_reg_i_1
       (.I0(sig_next_sequential_reg_reg),
        .I1(m_axi_mm2s_rlast),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(m_axi_mm2s_rlast_0));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sig_next_cmd_cmplt_reg_i_2
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .I1(sig_next_sequential_reg),
        .I2(sig_last_dbeat_reg_1),
        .I3(sig_dqual_reg_empty),
        .I4(sig_next_cmd_cmplt_reg_i_4_n_0),
        .O(sig_next_sequential_reg_reg));
  LUT4 #(
    .INIT(16'h00D0)) 
    sig_next_cmd_cmplt_reg_i_3
       (.I0(full),
        .I1(sig_dqual_reg_empty_reg),
        .I2(m_axi_mm2s_rvalid),
        .I3(sig_next_cmd_cmplt_reg_i_5_n_0),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  LUT5 #(
    .INIT(32'hFEFEFFFE)) 
    sig_next_cmd_cmplt_reg_i_4
       (.I0(sig_next_cmd_cmplt_reg_i_6_n_0),
        .I1(sig_next_calc_error_reg),
        .I2(sig_rd_empty),
        .I3(sig_rsc2stat_status_valid),
        .I4(sig_stat2rsc_status_ready),
        .O(sig_next_cmd_cmplt_reg_i_4_n_0));
  LUT6 #(
    .INIT(64'hFBFBFBFBFBFBFBFF)) 
    sig_next_cmd_cmplt_reg_i_5
       (.I0(sig_next_cmd_cmplt_reg_i_3_0),
        .I1(sig_dqual_reg_full),
        .I2(sig_next_calc_error_reg),
        .I3(sig_next_cmd_cmplt_reg_i_4_0[0]),
        .I4(sig_next_cmd_cmplt_reg_i_4_0[1]),
        .I5(sig_next_cmd_cmplt_reg_i_4_0[2]),
        .O(sig_next_cmd_cmplt_reg_i_5_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    sig_next_cmd_cmplt_reg_i_6
       (.I0(sig_next_cmd_cmplt_reg_i_4_0[2]),
        .I1(sig_next_cmd_cmplt_reg_i_4_0[1]),
        .I2(sig_next_cmd_cmplt_reg_i_4_0[0]),
        .O(sig_next_cmd_cmplt_reg_i_6_n_0));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_18
   (\INFERRED_GEN.cnt_i_reg[2]_0 ,
    fifo_full_p1,
    Q,
    sig_halt_reg_reg,
    sig_addr_reg_empty,
    sig_sf_allow_addr_req,
    sig_data2addr_stop_req,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    FIFO_Full_reg,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \INFERRED_GEN.cnt_i_reg[0]_1 ,
    sig_mstr2addr_cmd_valid,
    sig_mmap_rst,
    m_axi_mm2s_aclk);
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  output fifo_full_p1;
  output [1:0]Q;
  output sig_halt_reg_reg;
  input sig_addr_reg_empty;
  input sig_sf_allow_addr_req;
  input sig_data2addr_stop_req;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input FIFO_Full_reg;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input \INFERRED_GEN.cnt_i_reg[0]_1 ;
  input sig_mstr2addr_cmd_valid;
  input sig_mmap_rst;
  input m_axi_mm2s_aclk;

  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire [1:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_mm2s_aclk;
  wire sig_addr_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2addr_stop_req;
  wire sig_halt_reg_reg;
  wire sig_mmap_rst;
  wire sig_mstr2addr_cmd_valid;
  wire sig_rd_empty;
  wire sig_sf_allow_addr_req;

  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h80008220)) 
    FIFO_Full_i_1
       (.I0(Q[1]),
        .I1(sig_halt_reg_reg),
        .I2(Q[0]),
        .I3(FIFO_Full_reg),
        .I4(sig_rd_empty),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h5955A6AA)) 
    \INFERRED_GEN.cnt_i[0]_i_1 
       (.I0(Q[0]),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I3(sig_mstr2addr_cmd_valid),
        .I4(sig_halt_reg_reg),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAA9AAAAA66A66666)) 
    \INFERRED_GEN.cnt_i[1]_i_1 
       (.I0(Q[1]),
        .I1(sig_halt_reg_reg),
        .I2(sig_mstr2addr_cmd_valid),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I4(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I5(Q[0]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h006A03AA)) 
    \INFERRED_GEN.cnt_i[2]_i_1 
       (.I0(sig_rd_empty),
        .I1(FIFO_Full_reg),
        .I2(Q[0]),
        .I3(sig_halt_reg_reg),
        .I4(Q[1]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_mmap_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_mmap_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(sig_mmap_rst));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \sig_next_addr_reg[31]_i_2 
       (.I0(sig_data2addr_stop_req),
        .I1(sig_sf_allow_addr_req),
        .I2(sig_addr_reg_empty),
        .I3(sig_rd_empty),
        .O(sig_halt_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    sig_posted_to_axi_2_i_1
       (.I0(sig_rd_empty),
        .I1(sig_addr_reg_empty),
        .I2(sig_sf_allow_addr_req),
        .I3(sig_data2addr_stop_req),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\INFERRED_GEN.cnt_i_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_20
   (Q,
    fifo_full_p1,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    FIFO_Full_reg,
    sel,
    sig_mstr2sf_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    sig_mmap_rst,
    m_axi_mm2s_aclk);
  output [2:0]Q;
  output fifo_full_p1;
  input \INFERRED_GEN.cnt_i_reg[2]_0 ;
  input FIFO_Full_reg;
  input sel;
  input sig_mstr2sf_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input sig_mmap_rst;
  input m_axi_mm2s_aclk;

  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire [2:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_mm2s_aclk;
  wire sel;
  wire sig_mmap_rst;
  wire sig_mstr2sf_cmd_valid;

  LUT6 #(
    .INIT(64'h0000D02000002000)) 
    FIFO_Full_i_1__7
       (.I0(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I1(FIFO_Full_reg),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(sel),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'hA6AA5955)) 
    \INFERRED_GEN.cnt_i[0]_i_1__1 
       (.I0(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I3(sig_mstr2sf_cmd_valid),
        .I4(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hF7FFAEAA08005155)) 
    \INFERRED_GEN.cnt_i[1]_i_1__1 
       (.I0(Q[0]),
        .I1(sig_mstr2sf_cmd_valid),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I4(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'h0F20FF00FF00FF0D)) 
    \INFERRED_GEN.cnt_i[2]_i_1__7 
       (.I0(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I1(FIFO_Full_reg),
        .I2(sel),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_mmap_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_mmap_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_mmap_rst));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_4
   (sig_halt_reg_reg,
    fifo_full_p1,
    Q,
    sig_push_addr_reg1_out,
    sig_data2addr_stop_req,
    FIFO_Full_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    FIFO_Full_reg_0,
    sig_mstr2addr_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \INFERRED_GEN.cnt_i_reg[0]_1 ,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output sig_halt_reg_reg;
  output fifo_full_p1;
  output [1:0]Q;
  output sig_push_addr_reg1_out;
  input sig_data2addr_stop_req;
  input FIFO_Full_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input FIFO_Full_reg_0;
  input sig_mstr2addr_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input \INFERRED_GEN.cnt_i_reg[0]_1 ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_1 ;
  wire [1:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2addr_stop_req;
  wire sig_halt_reg_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_push_addr_reg1_out;
  wire sig_rd_empty;
  wire sig_stream_rst;

  LUT6 #(
    .INIT(64'h0020220222020000)) 
    FIFO_Full_i_1__6
       (.I0(Q[1]),
        .I1(sig_rd_empty),
        .I2(FIFO_Full_reg),
        .I3(sig_data2addr_stop_req),
        .I4(Q[0]),
        .I5(FIFO_Full_reg_0),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h5595AA6A)) 
    \INFERRED_GEN.cnt_i[0]_i_1__7 
       (.I0(Q[0]),
        .I1(sig_mstr2addr_cmd_valid),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I4(sig_push_addr_reg1_out),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hA9AAAAAA6A666666)) 
    \INFERRED_GEN.cnt_i[1]_i_1__6 
       (.I0(Q[1]),
        .I1(sig_push_addr_reg1_out),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I4(sig_mstr2addr_cmd_valid),
        .I5(Q[0]),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'h77778088FFFF0100)) 
    \INFERRED_GEN.cnt_i[2]_i_1__6 
       (.I0(FIFO_Full_reg_0),
        .I1(Q[0]),
        .I2(sig_data2addr_stop_req),
        .I3(FIFO_Full_reg),
        .I4(sig_rd_empty),
        .I5(Q[1]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \sig_next_addr_reg[31]_i_2__0 
       (.I0(sig_rd_empty),
        .I1(FIFO_Full_reg),
        .I2(sig_data2addr_stop_req),
        .O(sig_push_addr_reg1_out));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    sig_posted_to_axi_2_i_1__0
       (.I0(sig_data2addr_stop_req),
        .I1(FIFO_Full_reg),
        .I2(sig_rd_empty),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_halt_reg_reg));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_5
   (fifo_full_p1,
    Q,
    D,
    sig_sm_ld_dre_cmd_ns,
    sig_sm_pop_cmd_fifo_ns,
    sig_wr_fifo,
    sig_sm_pop_cmd_fifo,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \INFERRED_GEN.cnt_i_reg[0]_1 ,
    sig_mstr2dre_cmd_valid,
    sig_need_cmd_flush,
    out,
    sig_sm_pop_cmd_fifo_reg,
    sig_scatter2drc_cmd_ready,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  output [0:0]D;
  output sig_sm_ld_dre_cmd_ns;
  output sig_sm_pop_cmd_fifo_ns;
  input sig_wr_fifo;
  input sig_sm_pop_cmd_fifo;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input \INFERRED_GEN.cnt_i_reg[0]_1 ;
  input sig_mstr2dre_cmd_valid;
  input sig_need_cmd_flush;
  input [0:0]out;
  input [2:0]sig_sm_pop_cmd_fifo_reg;
  input sig_scatter2drc_cmd_ready;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire [0:0]D;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_1 ;
  wire [2:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire [0:0]out;
  wire sig_mstr2dre_cmd_valid;
  wire sig_need_cmd_flush;
  wire sig_scatter2drc_cmd_ready;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_i_2_n_0;
  wire sig_sm_pop_cmd_fifo_ns;
  wire [2:0]sig_sm_pop_cmd_fifo_reg;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT5 #(
    .INIT(32'h08060000)) 
    FIFO_Full_i_1__3
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(sig_sm_pop_cmd_fifo),
        .I4(Q[1]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'h0000320000FF3000)) 
    \FSM_sequential_sig_cmdcntl_sm_state[2]_i_1 
       (.I0(sig_need_cmd_flush),
        .I1(Q[2]),
        .I2(out),
        .I3(sig_sm_pop_cmd_fifo_reg[0]),
        .I4(sig_sm_pop_cmd_fifo_reg[2]),
        .I5(sig_sm_pop_cmd_fifo_reg[1]),
        .O(D));
  LUT6 #(
    .INIT(64'hBFBF40BF4040BF40)) 
    \INFERRED_GEN.cnt_i[0]_i_1__4 
       (.I0(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I2(sig_mstr2dre_cmd_valid),
        .I3(sig_sm_pop_cmd_fifo),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT5 #(
    .INIT(32'h77E78818)) 
    \INFERRED_GEN.cnt_i[1]_i_1__4 
       (.I0(Q[0]),
        .I1(sig_wr_fifo),
        .I2(sig_sm_pop_cmd_fifo),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(addr_i_p1[1]));
  LUT5 #(
    .INIT(32'h52F0F0F4)) 
    \INFERRED_GEN.cnt_i[2]_i_1__3 
       (.I0(Q[1]),
        .I1(sig_sm_pop_cmd_fifo),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(sig_wr_fifo),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    sig_sm_ld_dre_cmd_i_1
       (.I0(sig_scatter2drc_cmd_ready),
        .I1(Q[2]),
        .I2(out),
        .I3(sig_sm_pop_cmd_fifo_reg[2]),
        .I4(sig_sm_pop_cmd_fifo_reg[0]),
        .I5(sig_sm_pop_cmd_fifo_i_2_n_0),
        .O(sig_sm_ld_dre_cmd_ns));
  LUT6 #(
    .INIT(64'h00A000A0000000E0)) 
    sig_sm_pop_cmd_fifo_i_1
       (.I0(sig_sm_pop_cmd_fifo_i_2_n_0),
        .I1(sig_scatter2drc_cmd_ready),
        .I2(sig_sm_pop_cmd_fifo_reg[0]),
        .I3(sig_sm_pop_cmd_fifo_reg[2]),
        .I4(out),
        .I5(Q[2]),
        .O(sig_sm_pop_cmd_fifo_ns));
  LUT3 #(
    .INIT(8'h08)) 
    sig_sm_pop_cmd_fifo_i_2
       (.I0(sig_sm_pop_cmd_fifo_reg[1]),
        .I1(sig_need_cmd_flush),
        .I2(Q[2]),
        .O(sig_sm_pop_cmd_fifo_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0
   (fifo_full_p1,
    Q,
    sig_wr_fifo,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ,
    sig_push_coelsc_reg,
    sig_inhibit_rdy_n,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    m_axi_s2mm_bvalid,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output fifo_full_p1;
  output [3:0]Q;
  output sig_wr_fifo;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  input sig_push_coelsc_reg;
  input sig_inhibit_rdy_n;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input m_axi_s2mm_bvalid;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input sig_coelsc_reg_empty;
  input [0:0]\INFERRED_GEN.cnt_i_reg[3]_0 ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire [3:0]Q;
  wire [3:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bvalid;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  LUT6 #(
    .INIT(64'h1001012000000000)) 
    FIFO_Full_i_1__1
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(sig_push_coelsc_reg),
        .I3(sig_wr_fifo),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hA6AAA6AA5955A6AA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__2 
       (.I0(Q[0]),
        .I1(sig_inhibit_rdy_n),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I3(m_axi_s2mm_bvalid),
        .I4(sig_push_coelsc_reg),
        .I5(Q[3]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAEAAF7FF51550800)) 
    \INFERRED_GEN.cnt_i[1]_i_1__2 
       (.I0(Q[0]),
        .I1(sig_inhibit_rdy_n),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I3(m_axi_s2mm_bvalid),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'h7F7FFE7F80800180)) 
    \INFERRED_GEN.cnt_i[2]_i_1__1 
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(sig_push_coelsc_reg),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'h7078F0F0F0F0F1F0)) 
    \INFERRED_GEN.cnt_i[3]_i_1 
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(sig_push_coelsc_reg),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(addr_i_p1[3]));
  LUT3 #(
    .INIT(8'h5D)) 
    \INFERRED_GEN.cnt_i[3]_i_2 
       (.I0(sig_coelsc_reg_empty),
        .I1(Q[3]),
        .I2(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .O(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(sig_stream_rst));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[5][1]_srl6_i_1 
       (.I0(m_axi_s2mm_bvalid),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I2(sig_inhibit_rdy_n),
        .O(sig_wr_fifo));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0_3
   (fifo_full_p1,
    Q,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    E,
    D,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ,
    \INFERRED_GEN.cnt_i_reg[3]_1 ,
    sig_wr_fifo,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    sig_data2wsc_valid,
    \sig_wdc_statcnt_reg[3] ,
    out,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ,
    sig_coelsc_reg_empty,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  output \INFERRED_GEN.cnt_i_reg[3]_0 ;
  output [0:0]E;
  output [2:0]D;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  input \INFERRED_GEN.cnt_i_reg[3]_1 ;
  input sig_wr_fifo;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input sig_data2wsc_valid;
  input [3:0]\sig_wdc_statcnt_reg[3] ;
  input [0:0]out;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ;
  input sig_coelsc_reg_empty;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire [2:0]D;
  wire [0:0]E;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[3]_1 ;
  wire [2:0]Q;
  wire [3:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire [0:0]out;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_valid;
  wire sig_rd_empty;
  wire sig_stream_rst;
  wire [3:0]\sig_wdc_statcnt_reg[3] ;
  wire sig_wr_fifo;

  LUT6 #(
    .INIT(64'h0104040200000000)) 
    FIFO_Full_i_1__2
       (.I0(Q[1]),
        .I1(\INFERRED_GEN.cnt_i_reg[3]_1 ),
        .I2(sig_rd_empty),
        .I3(sig_wr_fifo),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(fifo_full_p1));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT4 #(
    .INIT(16'h4500)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_2 
       (.I0(sig_rd_empty),
        .I1(out),
        .I2(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ),
        .I3(sig_coelsc_reg_empty),
        .O(\INFERRED_GEN.cnt_i_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h65559AAA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__3 
       (.I0(Q[0]),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I3(sig_data2wsc_valid),
        .I4(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hBAAADFFF45552000)) 
    \INFERRED_GEN.cnt_i[1]_i_1__3 
       (.I0(Q[0]),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I3(sig_data2wsc_valid),
        .I4(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \INFERRED_GEN.cnt_i[1]_i_2 
       (.I0(sig_coelsc_reg_empty),
        .I1(sig_rd_empty),
        .I2(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ),
        .O(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ));
  LUT5 #(
    .INIT(32'hFE7F0180)) 
    \INFERRED_GEN.cnt_i[2]_i_1__2 
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .I4(Q[2]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'h7780FF00FF00FF01)) 
    \INFERRED_GEN.cnt_i[3]_i_1__0 
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(\INFERRED_GEN.cnt_i_reg[3]_1 ),
        .I3(sig_rd_empty),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(addr_i_p1[3]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(sig_rd_empty),
        .S(sig_stream_rst));
  LUT6 #(
    .INIT(64'hA5A55A1AF0F00F0F)) 
    \sig_wdc_statcnt[1]_i_1 
       (.I0(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .I1(\sig_wdc_statcnt_reg[3] [2]),
        .I2(\sig_wdc_statcnt_reg[3] [1]),
        .I3(\sig_wdc_statcnt_reg[3] [3]),
        .I4(\sig_wdc_statcnt_reg[3] [0]),
        .I5(sig_wr_fifo),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hF708CE31)) 
    \sig_wdc_statcnt[2]_i_1 
       (.I0(sig_wr_fifo),
        .I1(\sig_wdc_statcnt_reg[3] [0]),
        .I2(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .I3(\sig_wdc_statcnt_reg[3] [2]),
        .I4(\sig_wdc_statcnt_reg[3] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h55555554AAAAAA2A)) 
    \sig_wdc_statcnt[3]_i_1 
       (.I0(sig_wr_fifo),
        .I1(\sig_wdc_statcnt_reg[3] [1]),
        .I2(\sig_wdc_statcnt_reg[3] [2]),
        .I3(\sig_wdc_statcnt_reg[3] [0]),
        .I4(\sig_wdc_statcnt_reg[3] [3]),
        .I5(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'hDF20FB04FF00FA05)) 
    \sig_wdc_statcnt[3]_i_2 
       (.I0(\sig_wdc_statcnt_reg[3] [1]),
        .I1(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .I2(\sig_wdc_statcnt_reg[3] [2]),
        .I3(\sig_wdc_statcnt_reg[3] [3]),
        .I4(\sig_wdc_statcnt_reg[3] [0]),
        .I5(sig_wr_fifo),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized1
   (Q,
    sig_dre2ibtt_tlast,
    fifo_full_p1,
    SS,
    \INFERRED_GEN.cnt_i_reg[4]_0 ,
    lsig_set_absorb2tlast1,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    slice_insert_valid,
    \INFERRED_GEN.cnt_i_reg[4]_1 ,
    sig_dre2ibtt_tlast_reg_reg,
    \GEN_INDET_BTT.lsig_absorb2tlast_reg ,
    sig_strm_tlast,
    out,
    sig_wr_fifo,
    sig_eop_sent_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    lsig_absorb2tlast,
    m_axi_s2mm_aclk);
  output [4:0]Q;
  output sig_dre2ibtt_tlast;
  output fifo_full_p1;
  output [0:0]SS;
  output \INFERRED_GEN.cnt_i_reg[4]_0 ;
  output lsig_set_absorb2tlast1;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input slice_insert_valid;
  input \INFERRED_GEN.cnt_i_reg[4]_1 ;
  input sig_dre2ibtt_tlast_reg_reg;
  input \GEN_INDET_BTT.lsig_absorb2tlast_reg ;
  input sig_strm_tlast;
  input [1:0]out;
  input sig_wr_fifo;
  input sig_eop_sent_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input lsig_absorb2tlast;
  input m_axi_s2mm_aclk;

  wire FIFO_Full_i_2_n_0;
  wire FIFO_Full_i_3_n_0;
  wire \GEN_INDET_BTT.lsig_absorb2tlast_reg ;
  wire \INFERRED_GEN.cnt_i[1]_i_1__7_n_0 ;
  wire \INFERRED_GEN.cnt_i[4]_i_3_n_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[4]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[4]_1 ;
  wire [4:0]Q;
  wire [0:0]SS;
  wire [4:0]addr_i_p1;
  wire fifo_full_p1;
  wire lsig_absorb2tlast;
  wire lsig_set_absorb2tlast1;
  wire m_axi_s2mm_aclk;
  wire [1:0]out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_dre2ibtt_tlast;
  wire sig_dre2ibtt_tlast_reg_reg;
  wire sig_eop_sent_reg;
  wire sig_strm_tlast;
  wire sig_wr_fifo;
  wire slice_insert_valid;

  LUT5 #(
    .INIT(32'hA880A82A)) 
    FIFO_Full_i_1__4
       (.I0(FIFO_Full_i_2_n_0),
        .I1(Q[3]),
        .I2(FIFO_Full_i_3_n_0),
        .I3(\INFERRED_GEN.cnt_i_reg[4]_1 ),
        .I4(Q[4]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'h8000280000010000)) 
    FIFO_Full_i_2
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(sig_wr_fifo),
        .I3(Q[1]),
        .I4(\INFERRED_GEN.cnt_i_reg[4]_1 ),
        .I5(Q[3]),
        .O(FIFO_Full_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT5 #(
    .INIT(32'hF8F0F0E0)) 
    FIFO_Full_i_3
       (.I0(Q[1]),
        .I1(sig_wr_fifo),
        .I2(\INFERRED_GEN.cnt_i_reg[4]_1 ),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(FIFO_Full_i_3_n_0));
  LUT6 #(
    .INIT(64'h00F0F0F000400000)) 
    \GEN_INDET_BTT.lsig_absorb2tlast_i_1 
       (.I0(Q[4]),
        .I1(out[0]),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_strm_tlast),
        .I4(\GEN_INDET_BTT.lsig_absorb2tlast_reg ),
        .I5(lsig_absorb2tlast),
        .O(\INFERRED_GEN.cnt_i_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT5 #(
    .INIT(32'h5955A6AA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__5 
       (.I0(Q[0]),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I3(slice_insert_valid),
        .I4(\INFERRED_GEN.cnt_i_reg[4]_1 ),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAEAAF7FF51550800)) 
    \INFERRED_GEN.cnt_i[1]_i_1__7 
       (.I0(Q[0]),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I3(slice_insert_valid),
        .I4(\INFERRED_GEN.cnt_i_reg[4]_1 ),
        .I5(Q[1]),
        .O(\INFERRED_GEN.cnt_i[1]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT5 #(
    .INIT(32'h9AAAAAA6)) 
    \INFERRED_GEN.cnt_i[2]_i_1__4 
       (.I0(Q[2]),
        .I1(\INFERRED_GEN.cnt_i_reg[4]_1 ),
        .I2(Q[0]),
        .I3(sig_wr_fifo),
        .I4(Q[1]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'hFFFE7FFF00018000)) 
    \INFERRED_GEN.cnt_i[3]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(sig_wr_fifo),
        .I3(Q[1]),
        .I4(\INFERRED_GEN.cnt_i_reg[4]_1 ),
        .I5(Q[3]),
        .O(addr_i_p1[3]));
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.cnt_i[4]_i_1 
       (.I0(sig_eop_sent_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(SS));
  LUT6 #(
    .INIT(64'h2212222222222E22)) 
    \INFERRED_GEN.cnt_i[4]_i_2 
       (.I0(Q[4]),
        .I1(\INFERRED_GEN.cnt_i_reg[4]_1 ),
        .I2(Q[1]),
        .I3(\INFERRED_GEN.cnt_i[4]_i_3_n_0 ),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(addr_i_p1[4]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT5 #(
    .INIT(32'h00DFDFFF)) 
    \INFERRED_GEN.cnt_i[4]_i_3 
       (.I0(slice_insert_valid),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I3(\INFERRED_GEN.cnt_i_reg[4]_1 ),
        .I4(Q[0]),
        .O(\INFERRED_GEN.cnt_i[4]_i_3_n_0 ));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\INFERRED_GEN.cnt_i[1]_i_1__7_n_0 ),
        .Q(Q[1]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[4]),
        .Q(Q[4]),
        .S(SS));
  LUT4 #(
    .INIT(16'h0040)) 
    sig_cmd_full_i_3
       (.I0(Q[4]),
        .I1(\GEN_INDET_BTT.lsig_absorb2tlast_reg ),
        .I2(out[0]),
        .I3(sig_strm_tlast),
        .O(lsig_set_absorb2tlast1));
  LUT5 #(
    .INIT(32'h10101000)) 
    sig_dre2ibtt_tlast_reg_i_1
       (.I0(sig_dre2ibtt_tlast_reg_reg),
        .I1(Q[4]),
        .I2(\GEN_INDET_BTT.lsig_absorb2tlast_reg ),
        .I3(sig_strm_tlast),
        .I4(out[1]),
        .O(sig_dre2ibtt_tlast));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f
   (sig_xfer_calc_err_reg_reg,
    out,
    FIFO_Full_reg,
    sig_calc_error_reg_reg,
    sig_calc_error_reg_reg_0,
    sig_mstr2addr_cmd_valid,
    in,
    Q,
    m_axi_s2mm_aclk);
  output sig_xfer_calc_err_reg_reg;
  output [39:0]out;
  output FIFO_Full_reg;
  input sig_calc_error_reg_reg;
  input sig_calc_error_reg_reg_0;
  input sig_mstr2addr_cmd_valid;
  input [38:0]in;
  input [1:0]Q;
  input m_axi_s2mm_aclk;

  wire FIFO_Full_reg;
  wire [1:0]Q;
  wire [38:0]in;
  wire m_axi_s2mm_aclk;
  wire [39:0]out;
  wire sig_calc_error_reg_reg;
  wire sig_calc_error_reg_reg_0;
  wire sig_mstr2addr_cmd_valid;
  wire sig_xfer_calc_err_reg_reg;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[37]),
        .Q(out[38]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(1'b1),
        .Q(out[37]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[36]),
        .Q(out[36]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][36]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][38]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][39]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][40]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][41]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][42]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][43]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][44]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][45]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][46]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][47]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][48]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][49]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][50]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][51]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][52]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][53]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][54]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \INFERRED_GEN.data_reg[3][54]_srl4_i_1__0 
       (.I0(sig_calc_error_reg_reg),
        .I1(sig_calc_error_reg_reg_0),
        .I2(sig_mstr2addr_cmd_valid),
        .O(FIFO_Full_reg));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[38]),
        .Q(out[39]));
  LUT1 #(
    .INIT(2'h1)) 
    sig_addr_valid_reg_i_1__0
       (.I0(out[39]),
        .O(sig_xfer_calc_err_reg_reg));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f_19
   (sig_calc_error_reg_reg,
    out,
    sig_cmd2addr_valid_reg,
    sig_mstr2addr_cmd_valid,
    sig_calc_error_reg_reg_0,
    sig_calc_error_reg_reg_1,
    in,
    Q,
    m_axi_mm2s_aclk);
  output sig_calc_error_reg_reg;
  output [37:0]out;
  output sig_cmd2addr_valid_reg;
  input sig_mstr2addr_cmd_valid;
  input sig_calc_error_reg_reg_0;
  input sig_calc_error_reg_reg_1;
  input [34:0]in;
  input [1:0]Q;
  input m_axi_mm2s_aclk;

  wire [1:0]Q;
  wire [34:0]in;
  wire m_axi_mm2s_aclk;
  wire [37:0]out;
  wire sig_calc_error_reg_reg;
  wire sig_calc_error_reg_reg_0;
  wire sig_calc_error_reg_reg_1;
  wire sig_cmd2addr_valid_reg;
  wire sig_mstr2addr_cmd_valid;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[33]),
        .Q(out[36]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(1'b1),
        .Q(out[35]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(1'b1),
        .Q(out[34]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(1'b1),
        .Q(out[33]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][36]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][38]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][39]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][40]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][41]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][42]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][43]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][44]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][45]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][46]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][47]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][48]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][49]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][50]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][51]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][52]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][53]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][54]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][54]_srl4_i_1 
       (.I0(sig_mstr2addr_cmd_valid),
        .I1(sig_calc_error_reg_reg_0),
        .I2(sig_calc_error_reg_reg_1),
        .O(sig_cmd2addr_valid_reg));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[34]),
        .Q(out[37]));
  LUT1 #(
    .INIT(2'h1)) 
    sig_addr_valid_reg_i_1
       (.I0(out[37]),
        .O(sig_calc_error_reg_reg));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0
   (sig_first_dbeat_reg,
    out,
    sig_wr_fifo,
    D,
    sig_first_dbeat_reg_0,
    \sig_dbeat_cntr_reg[0] ,
    sig_first_dbeat,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_mstr2data_cmd_valid,
    sig_next_calc_error_reg_reg,
    sig_next_calc_error_reg_reg_0,
    Q,
    in,
    sig_next_calc_error_reg_reg_1,
    m_axi_mm2s_aclk,
    \sig_next_strt_strb_reg_reg[0] ,
    \sig_next_last_strb_reg_reg[87] ,
    \sig_next_strt_strb_reg_reg[44] ,
    \sig_next_last_strb_reg_reg[87]_0 );
  output sig_first_dbeat_reg;
  output [260:0]out;
  output sig_wr_fifo;
  output [0:0]D;
  input sig_first_dbeat_reg_0;
  input \sig_dbeat_cntr_reg[0] ;
  input sig_first_dbeat;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_mstr2data_cmd_valid;
  input sig_next_calc_error_reg_reg;
  input sig_next_calc_error_reg_reg_0;
  input [0:0]Q;
  input [260:0]in;
  input [1:0]sig_next_calc_error_reg_reg_1;
  input m_axi_mm2s_aclk;
  input \sig_next_strt_strb_reg_reg[0] ;
  input \sig_next_last_strb_reg_reg[87] ;
  input \sig_next_strt_strb_reg_reg[44] ;
  input \sig_next_last_strb_reg_reg[87]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [260:0]in;
  wire m_axi_mm2s_aclk;
  wire [260:0]out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire \sig_dbeat_cntr_reg[0] ;
  wire sig_first_dbeat;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_calc_error_reg_reg_0;
  wire [1:0]sig_next_calc_error_reg_reg_1;
  wire \sig_next_last_strb_reg_reg[87] ;
  wire \sig_next_last_strb_reg_reg[87]_0 ;
  wire \sig_next_strt_strb_reg_reg[0] ;
  wire \sig_next_strt_strb_reg_reg[44] ;
  wire sig_wr_fifo;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][100]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][100]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[163]),
        .Q(out[163]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][101]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][101]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[162]),
        .Q(out[162]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][102]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][102]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[161]),
        .Q(out[161]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][103]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][103]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[160]),
        .Q(out[160]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][104]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][104]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[159]),
        .Q(out[159]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][105]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][105]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[158]),
        .Q(out[158]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][106]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][106]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[157]),
        .Q(out[157]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][107]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][107]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[156]),
        .Q(out[156]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][108]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][108]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[155]),
        .Q(out[155]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][109]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][109]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[154]),
        .Q(out[154]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[253]),
        .Q(out[253]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][110]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][110]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[153]),
        .Q(out[153]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][111]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][111]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[152]),
        .Q(out[152]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][112]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][112]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[151]),
        .Q(out[151]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][113]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][113]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[150]),
        .Q(out[150]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][114]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][114]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[149]),
        .Q(out[149]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][115]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][115]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[148]),
        .Q(out[148]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][116]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][116]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[147]),
        .Q(out[147]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][117]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][117]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[146]),
        .Q(out[146]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][118]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][118]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[145]),
        .Q(out[145]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][119]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][119]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[144]),
        .Q(out[144]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[252]),
        .Q(out[252]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][120]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][120]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[143]),
        .Q(out[143]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][121]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][121]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[142]),
        .Q(out[142]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][122]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][122]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[141]),
        .Q(out[141]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][123]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][123]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[140]),
        .Q(out[140]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][124]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][124]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[139]),
        .Q(out[139]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][125]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][125]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[138]),
        .Q(out[138]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][126]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][126]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[137]),
        .Q(out[137]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][127]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][127]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[136]),
        .Q(out[136]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][128]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][128]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[135]),
        .Q(out[135]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][129]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][129]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[134]),
        .Q(out[134]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[251]),
        .Q(out[251]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][130]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][130]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[133]),
        .Q(out[133]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][131]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][131]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[132]),
        .Q(out[132]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][132]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][132]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[131]),
        .Q(out[131]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][133]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][133]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[130]),
        .Q(out[130]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][134]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][134]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[129]),
        .Q(out[129]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][135]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][135]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[128]),
        .Q(out[128]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][136]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][136]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[127]),
        .Q(out[127]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][137]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][137]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[126]),
        .Q(out[126]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][138]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][138]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[125]),
        .Q(out[125]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][139]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][139]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[124]),
        .Q(out[124]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[250]),
        .Q(out[250]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][140]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][140]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[123]),
        .Q(out[123]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][141]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][141]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[122]),
        .Q(out[122]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][142]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][142]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[121]),
        .Q(out[121]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][143]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][143]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[120]),
        .Q(out[120]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][144]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][144]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[119]),
        .Q(out[119]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][145]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][145]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[118]),
        .Q(out[118]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][146]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][146]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[117]),
        .Q(out[117]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][147]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][147]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[116]),
        .Q(out[116]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][148]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][148]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[115]),
        .Q(out[115]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][149]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][149]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[114]),
        .Q(out[114]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[249]),
        .Q(out[249]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][150]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][150]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[113]),
        .Q(out[113]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][151]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][151]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[112]),
        .Q(out[112]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][152]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][152]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[111]),
        .Q(out[111]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][153]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][153]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[110]),
        .Q(out[110]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][154]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][154]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[109]),
        .Q(out[109]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][155]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][155]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[108]),
        .Q(out[108]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][156]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][156]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[107]),
        .Q(out[107]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][157]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][157]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[106]),
        .Q(out[106]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][158]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][158]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[105]),
        .Q(out[105]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][159]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][159]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[104]),
        .Q(out[104]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[248]),
        .Q(out[248]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][160]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][160]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[103]),
        .Q(out[103]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][161]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][161]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[102]),
        .Q(out[102]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][162]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][162]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[101]),
        .Q(out[101]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][163]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][163]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[100]),
        .Q(out[100]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][164]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][164]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[99]),
        .Q(out[99]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][165]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][165]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[98]),
        .Q(out[98]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][166]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][166]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[97]),
        .Q(out[97]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][167]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][167]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[96]),
        .Q(out[96]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][168]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][168]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[95]),
        .Q(out[95]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][169]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][169]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[94]),
        .Q(out[94]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[247]),
        .Q(out[247]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][170]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][170]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[93]),
        .Q(out[93]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][171]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][171]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[92]),
        .Q(out[92]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][172]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][172]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[91]),
        .Q(out[91]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][173]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][173]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[90]),
        .Q(out[90]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][174]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][174]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[89]),
        .Q(out[89]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][175]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][175]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[88]),
        .Q(out[88]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][176]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][176]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[87]),
        .Q(out[87]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][177]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][177]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[86]),
        .Q(out[86]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][178]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][178]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[85]),
        .Q(out[85]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][179]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][179]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[84]),
        .Q(out[84]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[246]),
        .Q(out[246]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][180]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][180]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[83]),
        .Q(out[83]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][181]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][181]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[82]),
        .Q(out[82]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][182]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][182]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[81]),
        .Q(out[81]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][183]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][183]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[80]),
        .Q(out[80]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][184]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][184]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[79]),
        .Q(out[79]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][185]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][185]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[78]),
        .Q(out[78]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][186]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][186]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[77]),
        .Q(out[77]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][187]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][187]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[76]),
        .Q(out[76]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][188]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][188]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[75]),
        .Q(out[75]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][189]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][189]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[74]),
        .Q(out[74]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[245]),
        .Q(out[245]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][190]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][190]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[73]),
        .Q(out[73]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][191]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][191]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[72]),
        .Q(out[72]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][192]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][192]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[71]),
        .Q(out[71]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][193]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][193]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[70]),
        .Q(out[70]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][194]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][194]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[69]),
        .Q(out[69]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][195]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][195]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[68]),
        .Q(out[68]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][196]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][196]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[67]),
        .Q(out[67]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][197]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][197]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[66]),
        .Q(out[66]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][198]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][198]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[65]),
        .Q(out[65]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][199]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][199]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[64]),
        .Q(out[64]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[244]),
        .Q(out[244]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][200]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][200]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[63]),
        .Q(out[63]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][201]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][201]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[62]),
        .Q(out[62]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][202]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][202]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[61]),
        .Q(out[61]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][203]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][203]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[60]),
        .Q(out[60]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][204]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][204]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[59]),
        .Q(out[59]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][205]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][205]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[58]),
        .Q(out[58]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][206]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][206]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[57]),
        .Q(out[57]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][207]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][207]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[56]),
        .Q(out[56]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][208]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][208]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[55]),
        .Q(out[55]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][209]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][209]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[54]),
        .Q(out[54]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[243]),
        .Q(out[243]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][210]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][210]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[53]),
        .Q(out[53]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][211]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][211]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[52]),
        .Q(out[52]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][212]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][212]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[51]),
        .Q(out[51]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][213]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][213]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[50]),
        .Q(out[50]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][214]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][214]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[49]),
        .Q(out[49]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][215]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][215]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[48]),
        .Q(out[48]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][216]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][216]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[47]),
        .Q(out[47]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][217]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][217]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[46]),
        .Q(out[46]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][218]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][218]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[45]),
        .Q(out[45]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][219]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][219]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[44]),
        .Q(out[44]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[242]),
        .Q(out[242]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][220]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][220]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[43]),
        .Q(out[43]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][221]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][221]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[42]),
        .Q(out[42]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][222]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][222]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[41]),
        .Q(out[41]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][223]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][223]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[40]),
        .Q(out[40]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][224]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][224]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[39]),
        .Q(out[39]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][225]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][225]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[38]),
        .Q(out[38]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][226]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][226]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[37]),
        .Q(out[37]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][227]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][227]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[36]),
        .Q(out[36]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][228]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][228]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][229]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][229]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[241]),
        .Q(out[241]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][230]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][230]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][231]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][231]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][232]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][232]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][233]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][233]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][234]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][234]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][235]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][235]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][236]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][236]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][237]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][237]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][238]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][238]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][239]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][239]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[240]),
        .Q(out[240]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][240]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][240]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][241]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][241]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][242]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][242]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][243]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][243]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][244]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][244]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][245]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][245]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][246]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][246]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][247]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][247]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][248]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][248]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][249]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][249]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[239]),
        .Q(out[239]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][250]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][250]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][251]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][251]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][252]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][252]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][253]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][253]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][254]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][254]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][255]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][255]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][256]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][256]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][257]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][257]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][258]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][258]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][259]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][259]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[238]),
        .Q(out[238]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][260]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][260]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][261]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][261]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][262]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][262]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[237]),
        .Q(out[237]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][270]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][270]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][270]_srl4_i_1 
       (.I0(sig_mstr2data_cmd_valid),
        .I1(sig_next_calc_error_reg_reg),
        .I2(sig_next_calc_error_reg_reg_0),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[236]),
        .Q(out[236]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[235]),
        .Q(out[235]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[234]),
        .Q(out[234]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][2]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[260]),
        .Q(out[260]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[233]),
        .Q(out[233]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[232]),
        .Q(out[232]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[231]),
        .Q(out[231]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[230]),
        .Q(out[230]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[229]),
        .Q(out[229]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[228]),
        .Q(out[228]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][36]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[227]),
        .Q(out[227]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[226]),
        .Q(out[226]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][38]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[225]),
        .Q(out[225]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][39]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[224]),
        .Q(out[224]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][3]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[259]),
        .Q(out[259]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][40]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[223]),
        .Q(out[223]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][41]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[222]),
        .Q(out[222]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][42]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[221]),
        .Q(out[221]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][43]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[220]),
        .Q(out[220]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][44]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[219]),
        .Q(out[219]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][45]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[218]),
        .Q(out[218]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][46]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[217]),
        .Q(out[217]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][47]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[216]),
        .Q(out[216]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][48]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[215]),
        .Q(out[215]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][49]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[214]),
        .Q(out[214]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][4]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[258]),
        .Q(out[258]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][50]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[213]),
        .Q(out[213]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][51]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[212]),
        .Q(out[212]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][52]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[211]),
        .Q(out[211]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][53]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[210]),
        .Q(out[210]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][54]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[209]),
        .Q(out[209]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][55]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[208]),
        .Q(out[208]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][56]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[207]),
        .Q(out[207]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][57]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[206]),
        .Q(out[206]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][58]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[205]),
        .Q(out[205]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][59]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[204]),
        .Q(out[204]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[257]),
        .Q(out[257]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][60]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[203]),
        .Q(out[203]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][61]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[202]),
        .Q(out[202]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][62]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][62]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[201]),
        .Q(out[201]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][63]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][63]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[200]),
        .Q(out[200]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][64]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][64]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[199]),
        .Q(out[199]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][65]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][65]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[198]),
        .Q(out[198]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][66]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][66]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[197]),
        .Q(out[197]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][67]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][67]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[196]),
        .Q(out[196]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][68]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][68]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[195]),
        .Q(out[195]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][69]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][69]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[194]),
        .Q(out[194]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][70]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][70]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[193]),
        .Q(out[193]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][71]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][71]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[192]),
        .Q(out[192]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][72]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][72]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[191]),
        .Q(out[191]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][73]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][73]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[190]),
        .Q(out[190]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][74]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][74]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[189]),
        .Q(out[189]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][75]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][75]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[188]),
        .Q(out[188]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][76]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][76]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[187]),
        .Q(out[187]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][77]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][77]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[186]),
        .Q(out[186]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][78]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][78]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[185]),
        .Q(out[185]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][79]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][79]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[184]),
        .Q(out[184]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[256]),
        .Q(out[256]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][80]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][80]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[183]),
        .Q(out[183]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][81]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][81]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[182]),
        .Q(out[182]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][82]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][82]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[181]),
        .Q(out[181]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][83]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][83]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[180]),
        .Q(out[180]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][84]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][84]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[179]),
        .Q(out[179]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][85]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][85]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[178]),
        .Q(out[178]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][86]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][86]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[177]),
        .Q(out[177]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][87]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][87]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[176]),
        .Q(out[176]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][88]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][88]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[175]),
        .Q(out[175]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][89]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][89]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[174]),
        .Q(out[174]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[255]),
        .Q(out[255]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][90]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][90]_srl4 
       (.A0(\sig_next_strt_strb_reg_reg[0] ),
        .A1(\sig_next_last_strb_reg_reg[87]_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[173]),
        .Q(out[173]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][91]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][91]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[172]),
        .Q(out[172]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][92]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][92]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[171]),
        .Q(out[171]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][93]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][93]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[170]),
        .Q(out[170]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][94]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][94]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[169]),
        .Q(out[169]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][95]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][95]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[168]),
        .Q(out[168]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][96]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][96]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[167]),
        .Q(out[167]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][97]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][97]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[166]),
        .Q(out[166]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][98]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][98]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[165]),
        .Q(out[165]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][99]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][99]_srl4 
       (.A0(\sig_next_last_strb_reg_reg[87] ),
        .A1(\sig_next_strt_strb_reg_reg[44] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[164]),
        .Q(out[164]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[254]),
        .Q(out[254]));
  LUT3 #(
    .INIT(8'h8B)) 
    \sig_dbeat_cntr[0]_i_1 
       (.I0(out[0]),
        .I1(\sig_dbeat_cntr_reg[0] ),
        .I2(Q),
        .O(D));
  LUT5 #(
    .INIT(32'hC5C00000)) 
    sig_first_dbeat_i_1
       (.I0(sig_first_dbeat_reg_0),
        .I1(out[0]),
        .I2(\sig_dbeat_cntr_reg[0] ),
        .I3(sig_first_dbeat),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_first_dbeat_reg));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1
   (sel,
    D,
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep ,
    out,
    \INFERRED_GEN.cnt_i_reg[2] ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    sig_mstr2sf_cmd_valid,
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep_0 ,
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ,
    in,
    Q,
    m_axi_mm2s_aclk);
  output sel;
  output [0:0]D;
  output \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep ;
  output [3:0]out;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input \INFERRED_GEN.cnt_i_reg[2]_0 ;
  input sig_mstr2sf_cmd_valid;
  input \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep_0 ;
  input \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  input [4:0]in;
  input [1:0]Q;
  input m_axi_mm2s_aclk;

  wire [0:0]D;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep ;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire [1:0]Q;
  wire [4:0]in;
  wire m_axi_mm2s_aclk;
  wire [3:0]out;
  wire sel;
  wire sig_mstr2sf_cmd_valid;
  wire [7:7]sig_offset_fifo_data_out;

  LUT3 #(
    .INIT(8'h2E)) 
    \INCLUDE_UNPACKING.lsig_0ffset_cntr[0]_i_1 
       (.I0(sig_offset_fifo_data_out),
        .I1(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep_0 ),
        .I2(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ),
        .O(D));
  LUT3 #(
    .INIT(8'h2E)) 
    \INCLUDE_UNPACKING.lsig_0ffset_cntr[0]_rep_i_1 
       (.I0(sig_offset_fifo_data_out),
        .I1(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep_0 ),
        .I2(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ),
        .O(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep ));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][0]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_mm2s_aclk),
        .D(in[4]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][1]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_mm2s_aclk),
        .D(in[3]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][2]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_mm2s_aclk),
        .D(in[2]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][3]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_mm2s_aclk),
        .D(in[1]),
        .Q(out[0]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][4]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_mm2s_aclk),
        .D(in[0]),
        .Q(sig_offset_fifo_data_out));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][4]_srl4_i_1__0 
       (.I0(\INFERRED_GEN.cnt_i_reg[2] ),
        .I1(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I2(sig_mstr2sf_cmd_valid),
        .O(sel));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized2
   (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg_0 ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ,
    sig_wr_fifo,
    m_axi_s2mm_bresp,
    addr,
    m_axi_s2mm_aclk);
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg_0 ;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg ;
  input [2:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  input sig_wr_fifo;
  input [1:0]m_axi_s2mm_bresp;
  input [0:2]addr;
  input m_axi_s2mm_aclk;

  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg_0 ;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [2:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  wire [0:2]addr;
  wire m_axi_s2mm_aclk;
  wire [1:0]m_axi_s2mm_bresp;
  wire sig_wr_fifo;
  wire [1:0]sig_wresp_sfifo_out;

  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT4 #(
    .INIT(16'h5444)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_i_1 
       (.I0(\GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg ),
        .I1(\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 [1]),
        .I2(sig_wresp_sfifo_out[1]),
        .I3(sig_wresp_sfifo_out[0]),
        .O(\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_i_1 
       (.I0(\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 [1]),
        .I1(\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 [2]),
        .I2(sig_wresp_sfifo_out[1]),
        .I3(\GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg ),
        .I4(\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 [0]),
        .O(\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT4 #(
    .INIT(16'h5504)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_i_1 
       (.I0(\GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg ),
        .I1(sig_wresp_sfifo_out[1]),
        .I2(sig_wresp_sfifo_out[0]),
        .I3(\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 [2]),
        .O(\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][0]_srl6 
       (.A0(addr[2]),
        .A1(addr[1]),
        .A2(addr[0]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(m_axi_s2mm_bresp[1]),
        .Q(sig_wresp_sfifo_out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][1]_srl6 
       (.A0(addr[2]),
        .A1(addr[1]),
        .A2(addr[0]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(m_axi_s2mm_bresp[0]),
        .Q(sig_wresp_sfifo_out[0]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized3
   (sig_data2wsc_cmd_cmplt_reg,
    out,
    sig_wr_fifo,
    sig_coelsc_interr_reg0,
    sig_data2wsc_valid,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ,
    in,
    Q,
    m_axi_s2mm_aclk);
  output sig_data2wsc_cmd_cmplt_reg;
  output [28:0]out;
  output sig_wr_fifo;
  output sig_coelsc_interr_reg0;
  input sig_data2wsc_valid;
  input \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  input \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input [28:0]in;
  input [2:0]Q;
  input m_axi_s2mm_aclk;

  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire [2:0]Q;
  wire [28:0]in;
  wire m_axi_s2mm_aclk;
  wire [28:0]out;
  wire sig_coelsc_interr_reg0;
  wire sig_data2wsc_cmd_cmplt_reg;
  wire sig_data2wsc_valid;
  wire sig_wr_fifo;

  LUT2 #(
    .INIT(4'hE)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_3 
       (.I0(out[0]),
        .I1(\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .O(sig_coelsc_interr_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1 
       (.I0(out[1]),
        .O(sig_data2wsc_cmd_cmplt_reg));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][0]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][10]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][11]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][12]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][13]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][14]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][15]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][16]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][17]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][18]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][19]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][19]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][1]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][20]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][20]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][21]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][21]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][22]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][22]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][23]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][23]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][24]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][24]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][25]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][25]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][26]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][26]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][27]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][27]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][28]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][28]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \INFERRED_GEN.data_reg[5][28]_srl6_i_1 
       (.I0(sig_data2wsc_valid),
        .I1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .I2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][2]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][3]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][4]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][5]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][6]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][7]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][8]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][9]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[19]),
        .Q(out[19]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized4
   (sig_wr_fifo,
    sig_sm_ld_dre_cmd_reg,
    out,
    D,
    sig_mstr2dre_cmd_valid,
    \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1] ,
    \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]_0 ,
    E,
    sig_need_cmd_flush,
    lsig_cmd_fetch_pause,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    lsig_first_dbeat,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ,
    Q,
    sig_scatter2drc_cmd_ready,
    in,
    m_axi_s2mm_aclk);
  output sig_wr_fifo;
  output sig_sm_ld_dre_cmd_reg;
  output [29:0]out;
  output [1:0]D;
  input sig_mstr2dre_cmd_valid;
  input \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1] ;
  input \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]_0 ;
  input [0:0]E;
  input sig_need_cmd_flush;
  input lsig_cmd_fetch_pause;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input lsig_first_dbeat;
  input \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  input [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  input [2:0]Q;
  input sig_scatter2drc_cmd_ready;
  input [30:0]in;
  input m_axi_s2mm_aclk;

  wire [1:0]D;
  wire [0:0]E;
  wire \FSM_sequential_sig_cmdcntl_sm_state[0]_i_2_n_0 ;
  wire \FSM_sequential_sig_cmdcntl_sm_state[1]_i_3_n_0 ;
  wire [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  wire \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1] ;
  wire \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]_0 ;
  wire [2:0]Q;
  wire [30:0]in;
  wire lsig_cmd_fetch_pause;
  wire lsig_first_dbeat;
  wire m_axi_s2mm_aclk;
  wire [29:0]out;
  wire [34:34]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_mstr2dre_cmd_valid;
  wire sig_need_cmd_flush;
  wire sig_scatter2drc_cmd_ready;
  wire sig_sm_ld_dre_cmd_reg;
  wire sig_wr_fifo;

  LUT4 #(
    .INIT(16'h43F3)) 
    \FSM_sequential_sig_cmdcntl_sm_state[0]_i_1 
       (.I0(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] [1]),
        .I1(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] [2]),
        .I2(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] [0]),
        .I3(\FSM_sequential_sig_cmdcntl_sm_state[0]_i_2_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF000FFDFF000FCCC)) 
    \FSM_sequential_sig_cmdcntl_sm_state[0]_i_2 
       (.I0(sig_need_cmd_flush),
        .I1(out[27]),
        .I2(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] [1]),
        .I3(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] [2]),
        .I4(Q[2]),
        .I5(sig_scatter2drc_cmd_ready),
        .O(\FSM_sequential_sig_cmdcntl_sm_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCCC8888CCCF8888)) 
    \FSM_sequential_sig_cmdcntl_sm_state[1]_i_1 
       (.I0(\FSM_sequential_sig_cmdcntl_sm_state_reg[1] ),
        .I1(\FSM_sequential_sig_cmdcntl_sm_state[1]_i_3_n_0 ),
        .I2(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] [0]),
        .I3(sig_cmd_fifo_data_out),
        .I4(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] [1]),
        .I5(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] [2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h00F000F000000070)) 
    \FSM_sequential_sig_cmdcntl_sm_state[1]_i_3 
       (.I0(sig_need_cmd_flush),
        .I1(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] [1]),
        .I2(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] [0]),
        .I3(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] [2]),
        .I4(out[27]),
        .I5(Q[2]),
        .O(\FSM_sequential_sig_cmdcntl_sm_state[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF040000)) 
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_1 
       (.I0(sig_cmd_fifo_data_out),
        .I1(E),
        .I2(sig_need_cmd_flush),
        .I3(lsig_cmd_fetch_pause),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I5(lsig_first_dbeat),
        .O(sig_sm_ld_dre_cmd_reg));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][0]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[30]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][1]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[29]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][2]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[28]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \INFERRED_GEN.data_reg[3][31]_srl4_i_1__0 
       (.I0(sig_mstr2dre_cmd_valid),
        .I1(\GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1] ),
        .I2(\GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]_0 ),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][3]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[27]),
        .Q(sig_cmd_fifo_data_out));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][4]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[22]),
        .Q(out[22]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized5
   (\sig_strb_reg_out_reg[0] ,
    out,
    \sig_strb_reg_out_reg[0]_0 ,
    \sig_strb_reg_out_reg[0]_1 ,
    \sig_strb_reg_out_reg[0]_2 ,
    sig_last_reg_out_reg,
    sig_last_reg_out_reg_0,
    sig_last_reg_out_reg_1,
    sig_last_reg_out_reg_2,
    sig_last_reg_out_reg_3,
    sig_last_reg_out_reg_4,
    sig_wr_fifo,
    \sig_strb_reg_out_reg[0]_3 ,
    \sig_byte_cntr_reg[0] ,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ,
    \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0] ,
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] ,
    \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0] ,
    \sig_burst_dbeat_cntr_reg[3] ,
    sig_strm_tlast,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] ,
    Q,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 ,
    slice_insert_valid,
    \INFERRED_GEN.cnt_i_reg[2] ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    sig_clr_dbc_reg,
    \sig_byte_cntr_reg[0]_0 ,
    m_axi_s2mm_aclk,
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1] );
  output \sig_strb_reg_out_reg[0] ;
  output [2:0]out;
  output \sig_strb_reg_out_reg[0]_0 ;
  output \sig_strb_reg_out_reg[0]_1 ;
  output \sig_strb_reg_out_reg[0]_2 ;
  output [0:0]sig_last_reg_out_reg;
  output sig_last_reg_out_reg_0;
  output [0:0]sig_last_reg_out_reg_1;
  output [0:0]sig_last_reg_out_reg_2;
  output [0:0]sig_last_reg_out_reg_3;
  output [0:0]sig_last_reg_out_reg_4;
  output sig_wr_fifo;
  output [0:0]\sig_strb_reg_out_reg[0]_3 ;
  input \sig_byte_cntr_reg[0] ;
  input \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ;
  input \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0] ;
  input \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] ;
  input \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0] ;
  input \sig_burst_dbeat_cntr_reg[3] ;
  input sig_strm_tlast;
  input \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] ;
  input [4:0]Q;
  input \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 ;
  input slice_insert_valid;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input \INFERRED_GEN.cnt_i_reg[2]_0 ;
  input sig_clr_dbc_reg;
  input [0:0]\sig_byte_cntr_reg[0]_0 ;
  input m_axi_s2mm_aclk;
  input [1:0]\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1] ;

  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ;
  wire [1:0]\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire [4:0]Q;
  wire m_axi_s2mm_aclk;
  wire [2:0]out;
  wire \sig_burst_dbeat_cntr_reg[3] ;
  wire \sig_byte_cntr_reg[0] ;
  wire [0:0]\sig_byte_cntr_reg[0]_0 ;
  wire sig_clr_dbc_reg;
  wire [0:0]sig_last_reg_out_reg;
  wire sig_last_reg_out_reg_0;
  wire [0:0]sig_last_reg_out_reg_1;
  wire [0:0]sig_last_reg_out_reg_2;
  wire [0:0]sig_last_reg_out_reg_3;
  wire [0:0]sig_last_reg_out_reg_4;
  wire \sig_strb_reg_out_reg[0] ;
  wire \sig_strb_reg_out_reg[0]_0 ;
  wire \sig_strb_reg_out_reg[0]_1 ;
  wire \sig_strb_reg_out_reg[0]_2 ;
  wire [0:0]\sig_strb_reg_out_reg[0]_3 ;
  wire sig_strm_tlast;
  wire sig_wr_fifo;
  wire slice_insert_valid;

  LUT6 #(
    .INIT(64'h00000000000000E0)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_2 
       (.I0(out[2]),
        .I1(sig_strm_tlast),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] ),
        .I3(Q[4]),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 ),
        .I5(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ),
        .O(sig_last_reg_out_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg[0][0]_i_1 
       (.I0(out[0]),
        .I1(\sig_byte_cntr_reg[0] ),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ),
        .O(\sig_strb_reg_out_reg[0] ));
  LUT6 #(
    .INIT(64'h00000000000000E0)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][1]_i_2 
       (.I0(out[2]),
        .I1(sig_strm_tlast),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] ),
        .I3(Q[4]),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 ),
        .I5(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] ),
        .O(sig_last_reg_out_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][0]_i_1 
       (.I0(out[0]),
        .I1(\sig_byte_cntr_reg[0] ),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] ),
        .O(\sig_strb_reg_out_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h00000000000000E0)) 
    \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg[2][1]_i_2 
       (.I0(out[2]),
        .I1(sig_strm_tlast),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] ),
        .I3(Q[4]),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 ),
        .I5(\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0] ),
        .O(sig_last_reg_out_reg_2));
  LUT3 #(
    .INIT(8'h08)) 
    \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg[2][0]_i_1 
       (.I0(out[0]),
        .I1(\sig_byte_cntr_reg[0] ),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0] ),
        .O(\sig_strb_reg_out_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h000000E000000000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg[3][1]_i_2 
       (.I0(out[2]),
        .I1(sig_strm_tlast),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] ),
        .I3(Q[4]),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 ),
        .I5(\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0] ),
        .O(sig_last_reg_out_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg[3][0]_i_1 
       (.I0(\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0] ),
        .I1(out[0]),
        .I2(\sig_byte_cntr_reg[0] ),
        .O(\sig_strb_reg_out_reg[0]_2 ));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][0]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1] [1]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][1]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1] [0]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][4]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(1'b1),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[15][4]_srl16_i_1 
       (.I0(slice_insert_valid),
        .I1(\INFERRED_GEN.cnt_i_reg[2] ),
        .I2(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .O(sig_wr_fifo));
  LUT2 #(
    .INIT(4'hE)) 
    \sig_burst_dbeat_cntr[3]_i_2 
       (.I0(sig_last_reg_out_reg_0),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0] ),
        .O(sig_last_reg_out_reg));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'h8788)) 
    \sig_byte_cntr[0]_i_1 
       (.I0(out[0]),
        .I1(\sig_byte_cntr_reg[0] ),
        .I2(sig_clr_dbc_reg),
        .I3(\sig_byte_cntr_reg[0]_0 ),
        .O(\sig_strb_reg_out_reg[0]_3 ));
  LUT6 #(
    .INIT(64'h000000000000A800)) 
    sig_cmd_full_i_4
       (.I0(\sig_burst_dbeat_cntr_reg[3] ),
        .I1(out[2]),
        .I2(sig_strm_tlast),
        .I3(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] ),
        .I4(Q[4]),
        .I5(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 ),
        .O(sig_last_reg_out_reg_0));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized6
   (\sig_xfer_addr_reg_reg[1] ,
    out,
    sig_first_dbeat_reg,
    \sig_xfer_len_reg_reg[1] ,
    D,
    sig_single_dbeat2_out,
    FIFO_Full_reg,
    sig_first_dbeat_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_first_dbeat_reg_1,
    sig_first_dbeat_reg_2,
    \sig_dbeat_cntr_reg[1] ,
    Q,
    \sig_dbeat_cntr_reg[4] ,
    sig_next_calc_error_reg_reg,
    sig_next_calc_error_reg_reg_0,
    sig_mstr2data_cmd_valid,
    sig_next_calc_error_reg_reg_1,
    sig_next_calc_error_reg_reg_2,
    m_axi_s2mm_aclk);
  output [1:0]\sig_xfer_addr_reg_reg[1] ;
  output [4:0]out;
  output sig_first_dbeat_reg;
  output \sig_xfer_len_reg_reg[1] ;
  output [4:0]D;
  output sig_single_dbeat2_out;
  output FIFO_Full_reg;
  input sig_first_dbeat_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_first_dbeat_reg_1;
  input sig_first_dbeat_reg_2;
  input \sig_dbeat_cntr_reg[1] ;
  input [4:0]Q;
  input \sig_dbeat_cntr_reg[4] ;
  input sig_next_calc_error_reg_reg;
  input sig_next_calc_error_reg_reg_0;
  input sig_mstr2data_cmd_valid;
  input [9:0]sig_next_calc_error_reg_reg_1;
  input [1:0]sig_next_calc_error_reg_reg_2;
  input m_axi_s2mm_aclk;

  wire [4:0]D;
  wire FIFO_Full_reg;
  wire [4:0]Q;
  wire m_axi_s2mm_aclk;
  wire [4:0]out;
  wire [10:6]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire \sig_dbeat_cntr_reg[1] ;
  wire \sig_dbeat_cntr_reg[4] ;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_first_dbeat_reg_1;
  wire sig_first_dbeat_reg_2;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_calc_error_reg_reg_0;
  wire [9:0]sig_next_calc_error_reg_reg_1;
  wire [1:0]sig_next_calc_error_reg_reg_2;
  wire sig_single_dbeat2_out;
  wire [1:0]\sig_xfer_addr_reg_reg[1] ;
  wire \sig_xfer_len_reg_reg[1] ;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][0]_srl4 
       (.A0(sig_next_calc_error_reg_reg_2[0]),
        .A1(sig_next_calc_error_reg_reg_2[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[9]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(sig_next_calc_error_reg_reg_2[0]),
        .A1(sig_next_calc_error_reg_reg_2[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[6]),
        .Q(sig_cmd_fifo_data_out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(sig_next_calc_error_reg_reg_2[0]),
        .A1(sig_next_calc_error_reg_reg_2[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[5]),
        .Q(sig_cmd_fifo_data_out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(sig_next_calc_error_reg_reg_2[0]),
        .A1(sig_next_calc_error_reg_reg_2[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[4]),
        .Q(sig_cmd_fifo_data_out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(sig_next_calc_error_reg_reg_2[0]),
        .A1(sig_next_calc_error_reg_reg_2[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[3]),
        .Q(sig_cmd_fifo_data_out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][1]_srl4 
       (.A0(sig_next_calc_error_reg_reg_2[0]),
        .A1(sig_next_calc_error_reg_reg_2[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[8]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(sig_next_calc_error_reg_reg_2[0]),
        .A1(sig_next_calc_error_reg_reg_2[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[2]),
        .Q(sig_cmd_fifo_data_out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(sig_next_calc_error_reg_reg_2[0]),
        .A1(sig_next_calc_error_reg_reg_2[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(sig_next_calc_error_reg_reg_2[0]),
        .A1(sig_next_calc_error_reg_reg_2[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \INFERRED_GEN.data_reg[3][22]_srl4_i_1__0 
       (.I0(sig_next_calc_error_reg_reg),
        .I1(sig_next_calc_error_reg_reg_0),
        .I2(sig_mstr2data_cmd_valid),
        .O(FIFO_Full_reg));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][2]_srl4 
       (.A0(sig_next_calc_error_reg_reg_2[0]),
        .A1(sig_next_calc_error_reg_reg_2[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[7]),
        .Q(out[2]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sig_dbeat_cntr[0]_i_1__0 
       (.I0(sig_cmd_fifo_data_out[6]),
        .I1(\sig_dbeat_cntr_reg[1] ),
        .I2(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_dbeat_cntr[1]_i_1 
       (.I0(sig_cmd_fifo_data_out[7]),
        .I1(\sig_dbeat_cntr_reg[1] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8B8B88B)) 
    \sig_dbeat_cntr[2]_i_1 
       (.I0(sig_cmd_fifo_data_out[8]),
        .I1(\sig_dbeat_cntr_reg[1] ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
    \sig_dbeat_cntr[3]_i_1 
       (.I0(sig_cmd_fifo_data_out[9]),
        .I1(\sig_dbeat_cntr_reg[1] ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_dbeat_cntr[4]_i_1 
       (.I0(sig_cmd_fifo_data_out[10]),
        .I1(\sig_dbeat_cntr_reg[1] ),
        .I2(Q[4]),
        .I3(\sig_dbeat_cntr_reg[4] ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hC0C0C0C000A0A0A0)) 
    sig_first_dbeat_i_1__0
       (.I0(sig_first_dbeat_reg_0),
        .I1(\sig_xfer_len_reg_reg[1] ),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_first_dbeat_reg_1),
        .I4(sig_first_dbeat_reg_2),
        .I5(\sig_dbeat_cntr_reg[1] ),
        .O(sig_first_dbeat_reg));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    sig_last_dbeat_i_4
       (.I0(sig_cmd_fifo_data_out[7]),
        .I1(sig_cmd_fifo_data_out[6]),
        .I2(sig_cmd_fifo_data_out[9]),
        .I3(sig_cmd_fifo_data_out[10]),
        .I4(sig_cmd_fifo_data_out[8]),
        .O(\sig_xfer_len_reg_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sig_next_strt_strb_reg[0]_i_1 
       (.I0(out[0]),
        .I1(out[1]),
        .O(\sig_xfer_addr_reg_reg[1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sig_next_strt_strb_reg[1]_i_1 
       (.I0(out[1]),
        .O(\sig_xfer_addr_reg_reg[1] [1]));
  LUT3 #(
    .INIT(8'h40)) 
    sig_single_dbeat_i_1
       (.I0(\sig_xfer_len_reg_reg[1] ),
        .I1(\sig_dbeat_cntr_reg[1] ),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_single_dbeat2_out));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f
   (FIFO_Full_reg,
    sig_xfer_calc_err_reg_reg,
    out,
    sig_halt_reg_reg,
    FIFO_Full_reg_0,
    sig_push_addr_reg1_out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_data2addr_stop_req,
    FIFO_Full_reg_1,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_mstr2addr_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[0] ,
    in);
  output FIFO_Full_reg;
  output sig_xfer_calc_err_reg_reg;
  output [39:0]out;
  output sig_halt_reg_reg;
  output FIFO_Full_reg_0;
  output sig_push_addr_reg1_out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_data2addr_stop_req;
  input FIFO_Full_reg_1;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_mstr2addr_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input [38:0]in;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_1;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [38:0]in;
  wire m_axi_s2mm_aclk;
  wire [39:0]out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2addr_stop_req;
  wire sig_halt_reg_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_push_addr_reg1_out;
  wire sig_stream_rst;
  wire sig_xfer_calc_err_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f I_SRL_FIFO_RBU_F
       (.FIFO_Full_reg_0(FIFO_Full_reg),
        .FIFO_Full_reg_1(FIFO_Full_reg_1),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sel(FIFO_Full_reg_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_stream_rst(sig_stream_rst),
        .sig_xfer_calc_err_reg_reg(sig_xfer_calc_err_reg_reg));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f_16
   (FIFO_Full_reg,
    sig_calc_error_reg_reg,
    out,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_halt_reg_reg,
    sig_cmd2addr_valid_reg,
    sig_mmap_rst,
    m_axi_mm2s_aclk,
    sig_addr_reg_empty,
    sig_sf_allow_addr_req,
    sig_data2addr_stop_req,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_mstr2addr_cmd_valid,
    in);
  output FIFO_Full_reg;
  output sig_calc_error_reg_reg;
  output [37:0]out;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output sig_halt_reg_reg;
  output sig_cmd2addr_valid_reg;
  input sig_mmap_rst;
  input m_axi_mm2s_aclk;
  input sig_addr_reg_empty;
  input sig_sf_allow_addr_req;
  input sig_data2addr_stop_req;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sig_mstr2addr_cmd_valid;
  input [34:0]in;

  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [34:0]in;
  wire m_axi_mm2s_aclk;
  wire [37:0]out;
  wire sig_addr_reg_empty;
  wire sig_calc_error_reg_reg;
  wire sig_cmd2addr_valid_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2addr_stop_req;
  wire sig_halt_reg_reg;
  wire sig_mmap_rst;
  wire sig_mstr2addr_cmd_valid;
  wire sig_sf_allow_addr_req;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f_17 I_SRL_FIFO_RBU_F
       (.FIFO_Full_reg_0(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sel(sig_cmd2addr_valid_reg),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_mmap_rst(sig_mmap_rst),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0
   (FIFO_Full_reg,
    D,
    sig_next_sequential_reg_reg,
    m_axi_mm2s_rlast_0,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_first_dbeat_reg,
    sig_data2mstr_cmd_ready,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    out,
    sig_mmap_rst,
    m_axi_mm2s_aclk,
    \sig_dbeat_cntr_reg[7] ,
    Q,
    m_axi_mm2s_rlast,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_first_dbeat_reg_0,
    sig_last_dbeat_reg,
    sig_last_dbeat_reg_0,
    sig_first_dbeat,
    sig_mstr2data_cmd_valid,
    sig_next_calc_error_reg_reg,
    sig_ld_new_cmd_reg,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_next_calc_error_reg,
    sig_rsc2stat_status_valid,
    sig_stat2rsc_status_ready,
    sig_next_cmd_cmplt_reg_i_4,
    full,
    sig_dqual_reg_empty_reg,
    m_axi_mm2s_rvalid,
    sig_next_cmd_cmplt_reg_i_3,
    sig_dqual_reg_full,
    in);
  output FIFO_Full_reg;
  output [7:0]D;
  output sig_next_sequential_reg_reg;
  output m_axi_mm2s_rlast_0;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_first_dbeat_reg;
  output sig_data2mstr_cmd_ready;
  output [0:0]E;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output [259:0]out;
  input sig_mmap_rst;
  input m_axi_mm2s_aclk;
  input \sig_dbeat_cntr_reg[7] ;
  input [7:0]Q;
  input m_axi_mm2s_rlast;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_first_dbeat_reg_0;
  input sig_last_dbeat_reg;
  input sig_last_dbeat_reg_0;
  input sig_first_dbeat;
  input sig_mstr2data_cmd_valid;
  input sig_next_calc_error_reg_reg;
  input sig_ld_new_cmd_reg;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_next_calc_error_reg;
  input sig_rsc2stat_status_valid;
  input sig_stat2rsc_status_ready;
  input [2:0]sig_next_cmd_cmplt_reg_i_4;
  input full;
  input sig_dqual_reg_empty_reg;
  input m_axi_mm2s_rvalid;
  input sig_next_cmd_cmplt_reg_i_3;
  input sig_dqual_reg_full;
  input [260:0]in;

  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire [7:0]Q;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire [260:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rlast_0;
  wire m_axi_mm2s_rvalid;
  wire [259:0]out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_data2mstr_cmd_ready;
  wire \sig_dbeat_cntr_reg[7] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_ld_new_cmd_reg;
  wire sig_mmap_rst;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_cmd_cmplt_reg_i_3;
  wire [2:0]sig_next_cmd_cmplt_reg_i_4;
  wire sig_next_sequential_reg;
  wire sig_next_sequential_reg_reg;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .Q(Q),
        .full(full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rlast_0(m_axi_mm2s_rlast_0),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_data2mstr_cmd_ready(sig_data2mstr_cmd_ready),
        .\sig_dbeat_cntr_reg[7] (\sig_dbeat_cntr_reg[7] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat(sig_first_dbeat),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_mmap_rst(sig_mmap_rst),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_cmd_cmplt_reg_i_3(sig_next_cmd_cmplt_reg_i_3),
        .sig_next_cmd_cmplt_reg_i_4(sig_next_cmd_cmplt_reg_i_4),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_next_sequential_reg_reg(sig_next_sequential_reg_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1
   (FIFO_Full_reg,
    Q,
    sig_sf2mstr_cmd_ready,
    D,
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep ,
    out,
    sig_mmap_rst,
    m_axi_mm2s_aclk,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_mstr2sf_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[2] ,
    FIFO_Full_reg_0,
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep_0 ,
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ,
    in);
  output FIFO_Full_reg;
  output [0:0]Q;
  output sig_sf2mstr_cmd_ready;
  output [0:0]D;
  output \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep ;
  output [3:0]out;
  input sig_mmap_rst;
  input m_axi_mm2s_aclk;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_mstr2sf_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input FIFO_Full_reg_0;
  input \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep_0 ;
  input \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  input [4:0]in;

  wire [0:0]D;
  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep ;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]Q;
  wire [4:0]in;
  wire m_axi_mm2s_aclk;
  wire [3:0]out;
  wire sig_mmap_rst;
  wire sig_mstr2sf_cmd_valid;
  wire sig_sf2mstr_cmd_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1 I_SRL_FIFO_RBU_F
       (.D(D),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .FIFO_Full_reg_1(FIFO_Full_reg_0),
        .\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] (\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ),
        .\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep (\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep ),
        .\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep_0 (\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep_0 ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(Q),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sig_mmap_rst(sig_mmap_rst),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_sf2mstr_cmd_ready(sig_sf2mstr_cmd_ready));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized2
   (D,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    m_axi_s2mm_bready,
    \INFERRED_GEN.cnt_i_reg[3] ,
    E,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg_0 ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    Q,
    out,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ,
    m_axi_s2mm_bready_0,
    sig_inhibit_rdy_n,
    sig_push_coelsc_reg,
    m_axi_s2mm_bvalid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_coelsc_reg_empty,
    m_axi_s2mm_bresp);
  output [2:0]D;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output m_axi_s2mm_bready;
  output [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  output [0:0]E;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg_0 ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [3:0]Q;
  input out;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg ;
  input [2:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  input m_axi_s2mm_bready_0;
  input sig_inhibit_rdy_n;
  input sig_push_coelsc_reg;
  input m_axi_s2mm_bvalid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_coelsc_reg_empty;
  input [1:0]m_axi_s2mm_bresp;

  wire [2:0]D;
  wire [0:0]E;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg_0 ;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [2:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire m_axi_s2mm_bready_0;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire out;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized2 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg_0 (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg_0 ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bready_0(m_axi_s2mm_bready_0),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized3
   (FIFO_Full_reg,
    sig_data2wsc_cmd_cmplt_reg,
    out,
    \INFERRED_GEN.cnt_i_reg[3] ,
    E,
    D,
    sig_coelsc_interr_reg0,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_data2wsc_valid,
    Q,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ,
    sig_coelsc_reg_empty,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ,
    in);
  output FIFO_Full_reg;
  output sig_data2wsc_cmd_cmplt_reg;
  output [28:0]out;
  output \INFERRED_GEN.cnt_i_reg[3] ;
  output [0:0]E;
  output [2:0]D;
  output sig_coelsc_interr_reg0;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input \INFERRED_GEN.cnt_i_reg[3]_0 ;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_data2wsc_valid;
  input [3:0]Q;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ;
  input sig_coelsc_reg_empty;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input [28:0]in;

  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire \INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire [3:0]Q;
  wire [28:0]in;
  wire m_axi_s2mm_aclk;
  wire [28:0]out;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_cmd_cmplt_reg;
  wire sig_data2wsc_valid;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized3 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .\INFERRED_GEN.cnt_i_reg[3]_0 (\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .Q(Q),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_coelsc_interr_reg0(sig_coelsc_interr_reg0),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_cmd_cmplt_reg(sig_data2wsc_cmd_cmplt_reg),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized4
   (FIFO_Full_reg,
    Q,
    sig_sm_ld_dre_cmd_reg,
    D,
    sig_sm_ld_dre_cmd_ns,
    sig_sm_pop_cmd_fifo_ns,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_sm_pop_cmd_fifo,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_mstr2dre_cmd_valid,
    E,
    sig_need_cmd_flush,
    lsig_cmd_fetch_pause,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    lsig_first_dbeat,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ,
    sig_scatter2drc_cmd_ready,
    in);
  output FIFO_Full_reg;
  output [0:0]Q;
  output sig_sm_ld_dre_cmd_reg;
  output [2:0]D;
  output sig_sm_ld_dre_cmd_ns;
  output sig_sm_pop_cmd_fifo_ns;
  output [28:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_sm_pop_cmd_fifo;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sig_mstr2dre_cmd_valid;
  input [0:0]E;
  input sig_need_cmd_flush;
  input lsig_cmd_fetch_pause;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input lsig_first_dbeat;
  input [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  input \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  input sig_scatter2drc_cmd_ready;
  input [30:0]in;

  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [0:0]Q;
  wire [30:0]in;
  wire lsig_cmd_fetch_pause;
  wire lsig_first_dbeat;
  wire m_axi_s2mm_aclk;
  wire [28:0]out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_mstr2dre_cmd_valid;
  wire sig_need_cmd_flush;
  wire sig_scatter2drc_cmd_ready;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_ld_dre_cmd_reg;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_ns;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized4 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[0] (\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[1] (\FSM_sequential_sig_cmdcntl_sm_state_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q(Q),
        .in(in),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .lsig_first_dbeat(lsig_first_dbeat),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_mstr2dre_cmd_valid(sig_mstr2dre_cmd_valid),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_scatter2drc_cmd_ready(sig_scatter2drc_cmd_ready),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_sm_ld_dre_cmd_reg(sig_sm_ld_dre_cmd_reg),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_ns(sig_sm_pop_cmd_fifo_ns),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized5
   (FIFO_Full_reg,
    SS,
    \sig_strb_reg_out_reg[0] ,
    out,
    \sig_strb_reg_out_reg[0]_0 ,
    \sig_strb_reg_out_reg[0]_1 ,
    \sig_strb_reg_out_reg[0]_2 ,
    sig_last_reg_out_reg,
    sig_last_reg_out_reg_0,
    Q,
    sig_last_reg_out_reg_1,
    sig_last_reg_out_reg_2,
    sig_last_reg_out_reg_3,
    sig_last_reg_out_reg_4,
    sig_dre2ibtt_tlast,
    \INFERRED_GEN.cnt_i_reg[4] ,
    lsig_set_absorb2tlast1,
    \sig_strb_reg_out_reg[0]_3 ,
    m_axi_s2mm_aclk,
    \INFERRED_GEN.cnt_i_reg[1] ,
    slice_insert_valid,
    \INFERRED_GEN.cnt_i_reg[4]_0 ,
    \sig_byte_cntr_reg[0] ,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ,
    \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0] ,
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] ,
    \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0] ,
    sig_strm_tlast,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] ,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 ,
    sig_eop_sent_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    lsig_absorb2tlast,
    sig_clr_dbc_reg,
    \sig_byte_cntr_reg[0]_0 ,
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1] );
  output FIFO_Full_reg;
  output [0:0]SS;
  output \sig_strb_reg_out_reg[0] ;
  output [1:0]out;
  output \sig_strb_reg_out_reg[0]_0 ;
  output \sig_strb_reg_out_reg[0]_1 ;
  output \sig_strb_reg_out_reg[0]_2 ;
  output [0:0]sig_last_reg_out_reg;
  output sig_last_reg_out_reg_0;
  output [0:0]Q;
  output [0:0]sig_last_reg_out_reg_1;
  output [0:0]sig_last_reg_out_reg_2;
  output [0:0]sig_last_reg_out_reg_3;
  output [0:0]sig_last_reg_out_reg_4;
  output sig_dre2ibtt_tlast;
  output \INFERRED_GEN.cnt_i_reg[4] ;
  output lsig_set_absorb2tlast1;
  output [0:0]\sig_strb_reg_out_reg[0]_3 ;
  input m_axi_s2mm_aclk;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input slice_insert_valid;
  input \INFERRED_GEN.cnt_i_reg[4]_0 ;
  input \sig_byte_cntr_reg[0] ;
  input \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ;
  input \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0] ;
  input \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] ;
  input \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0] ;
  input sig_strm_tlast;
  input \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] ;
  input \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 ;
  input sig_eop_sent_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input lsig_absorb2tlast;
  input sig_clr_dbc_reg;
  input [0:0]\sig_byte_cntr_reg[0]_0 ;
  input [1:0]\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1] ;

  wire FIFO_Full_reg;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ;
  wire [1:0]\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0] ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[4] ;
  wire \INFERRED_GEN.cnt_i_reg[4]_0 ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire lsig_absorb2tlast;
  wire lsig_set_absorb2tlast1;
  wire m_axi_s2mm_aclk;
  wire [1:0]out;
  wire \sig_byte_cntr_reg[0] ;
  wire [0:0]\sig_byte_cntr_reg[0]_0 ;
  wire sig_clr_dbc_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_dre2ibtt_tlast;
  wire sig_eop_sent_reg;
  wire [0:0]sig_last_reg_out_reg;
  wire sig_last_reg_out_reg_0;
  wire [0:0]sig_last_reg_out_reg_1;
  wire [0:0]sig_last_reg_out_reg_2;
  wire [0:0]sig_last_reg_out_reg_3;
  wire [0:0]sig_last_reg_out_reg_4;
  wire \sig_strb_reg_out_reg[0] ;
  wire \sig_strb_reg_out_reg[0]_0 ;
  wire \sig_strb_reg_out_reg[0]_1 ;
  wire \sig_strb_reg_out_reg[0]_2 ;
  wire [0:0]\sig_strb_reg_out_reg[0]_3 ;
  wire sig_strm_tlast;
  wire slice_insert_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized5 I_SRL_FIFO_RBU_F
       (.FIFO_Full_reg_0(FIFO_Full_reg),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] (\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] ),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 (\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 ),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] (\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ),
        .\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1] (\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1] ),
        .\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] (\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] ),
        .\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0] (\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0] ),
        .\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0] (\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0] ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[4] (\INFERRED_GEN.cnt_i_reg[4] ),
        .\INFERRED_GEN.cnt_i_reg[4]_0 (\INFERRED_GEN.cnt_i_reg[4]_0 ),
        .Q(Q),
        .SS(SS),
        .lsig_absorb2tlast(lsig_absorb2tlast),
        .lsig_set_absorb2tlast1(lsig_set_absorb2tlast1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .\sig_byte_cntr_reg[0] (\sig_byte_cntr_reg[0] ),
        .\sig_byte_cntr_reg[0]_0 (\sig_byte_cntr_reg[0]_0 ),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_dre2ibtt_tlast(sig_dre2ibtt_tlast),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_last_reg_out_reg(sig_last_reg_out_reg),
        .sig_last_reg_out_reg_0(sig_last_reg_out_reg_0),
        .sig_last_reg_out_reg_1(sig_last_reg_out_reg_1),
        .sig_last_reg_out_reg_2(sig_last_reg_out_reg_2),
        .sig_last_reg_out_reg_3(sig_last_reg_out_reg_3),
        .sig_last_reg_out_reg_4(sig_last_reg_out_reg_4),
        .\sig_strb_reg_out_reg[0] (\sig_strb_reg_out_reg[0] ),
        .\sig_strb_reg_out_reg[0]_0 (\sig_strb_reg_out_reg[0]_0 ),
        .\sig_strb_reg_out_reg[0]_1 (\sig_strb_reg_out_reg[0]_1 ),
        .\sig_strb_reg_out_reg[0]_2 (\sig_strb_reg_out_reg[0]_2 ),
        .\sig_strb_reg_out_reg[0]_3 (\sig_strb_reg_out_reg[0]_3 ),
        .sig_strm_tlast(sig_strm_tlast),
        .slice_insert_valid(slice_insert_valid));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized6
   (FIFO_Full_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_last_dbeat_reg,
    D,
    \sig_xfer_addr_reg_reg[1] ,
    out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_first_dbeat_reg,
    sig_last_dbeat3_out,
    E,
    FIFO_Full_reg_0,
    sig_single_dbeat2_out,
    sig_ld_new_cmd_reg_reg,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_last_mmap_dbeat,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \sig_dbeat_cntr_reg[4] ,
    Q,
    sig_first_dbeat_reg_0,
    sig_first_dbeat_reg_1,
    sig_first_dbeat_reg_2,
    sig_last_dbeat_reg_0,
    sig_ld_new_cmd_reg,
    sig_mstr2data_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_dqual_reg_empty_reg,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_wdc_status_going_full,
    sig_dqual_reg_empty_reg_0,
    sig_wsc2stat_status_valid,
    sig_stat2wsc_status_ready,
    sig_next_calc_error_reg_i_4,
    sig_next_calc_error_reg_reg);
  output FIFO_Full_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_last_dbeat_reg;
  output [7:0]D;
  output [1:0]\sig_xfer_addr_reg_reg[1] ;
  output [4:0]out;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output sig_first_dbeat_reg;
  output sig_last_dbeat3_out;
  output [0:0]E;
  output FIFO_Full_reg_0;
  output sig_single_dbeat2_out;
  output sig_ld_new_cmd_reg_reg;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_last_mmap_dbeat;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input \sig_dbeat_cntr_reg[4] ;
  input [7:0]Q;
  input sig_first_dbeat_reg_0;
  input sig_first_dbeat_reg_1;
  input sig_first_dbeat_reg_2;
  input sig_last_dbeat_reg_0;
  input sig_ld_new_cmd_reg;
  input sig_mstr2data_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_dqual_reg_empty_reg;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_wdc_status_going_full;
  input sig_dqual_reg_empty_reg_0;
  input sig_wsc2stat_status_valid;
  input sig_stat2wsc_status_ready;
  input [2:0]sig_next_calc_error_reg_i_4;
  input [9:0]sig_next_calc_error_reg_reg;

  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [7:0]Q;
  wire m_axi_s2mm_aclk;
  wire [4:0]out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire \sig_dbeat_cntr_reg[4] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_first_dbeat_reg_1;
  wire sig_first_dbeat_reg_2;
  wire sig_last_dbeat3_out;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_mmap_dbeat;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_mstr2data_cmd_valid;
  wire [2:0]sig_next_calc_error_reg_i_4;
  wire [9:0]sig_next_calc_error_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_single_dbeat2_out;
  wire sig_stat2wsc_status_ready;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;
  wire [1:0]\sig_xfer_addr_reg_reg[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized6 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sel(FIFO_Full_reg_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_first_dbeat_reg_1(sig_first_dbeat_reg_1),
        .sig_first_dbeat_reg_2(sig_first_dbeat_reg_2),
        .sig_last_dbeat3_out(sig_last_dbeat3_out),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_last_mmap_dbeat(sig_last_mmap_dbeat),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(sig_ld_new_cmd_reg_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_i_4(sig_next_calc_error_reg_i_4),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_single_dbeat2_out(sig_single_dbeat2_out),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .\sig_xfer_addr_reg_reg[1] (\sig_xfer_addr_reg_reg[1] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f
   (FIFO_Full_reg_0,
    sig_xfer_calc_err_reg_reg,
    out,
    sig_halt_reg_reg,
    sel,
    sig_push_addr_reg1_out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_data2addr_stop_req,
    FIFO_Full_reg_1,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_mstr2addr_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[0] ,
    in);
  output FIFO_Full_reg_0;
  output sig_xfer_calc_err_reg_reg;
  output [39:0]out;
  output sig_halt_reg_reg;
  output sel;
  output sig_push_addr_reg1_out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_data2addr_stop_req;
  input FIFO_Full_reg_1;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_mstr2addr_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input [38:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_1;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire fifo_full_p1;
  wire [38:0]in;
  wire m_axi_s2mm_aclk;
  wire [39:0]out;
  wire sel;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2addr_stop_req;
  wire sig_halt_reg_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_push_addr_reg1_out;
  wire sig_stream_rst;
  wire sig_xfer_calc_err_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_4 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_1),
        .FIFO_Full_reg_0(sel),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_1 (FIFO_Full_reg_0),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_stream_rst(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f DYNSHREG_F_I
       (.FIFO_Full_reg(sel),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_calc_error_reg_reg(FIFO_Full_reg_0),
        .sig_calc_error_reg_reg_0(\INFERRED_GEN.cnt_i_reg[0] ),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_xfer_calc_err_reg_reg(sig_xfer_calc_err_reg_reg));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f_17
   (FIFO_Full_reg_0,
    sig_calc_error_reg_reg,
    out,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_halt_reg_reg,
    sel,
    sig_mmap_rst,
    m_axi_mm2s_aclk,
    sig_addr_reg_empty,
    sig_sf_allow_addr_req,
    sig_data2addr_stop_req,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_mstr2addr_cmd_valid,
    in);
  output FIFO_Full_reg_0;
  output sig_calc_error_reg_reg;
  output [37:0]out;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output sig_halt_reg_reg;
  output sel;
  input sig_mmap_rst;
  input m_axi_mm2s_aclk;
  input sig_addr_reg_empty;
  input sig_sf_allow_addr_req;
  input sig_data2addr_stop_req;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sig_mstr2addr_cmd_valid;
  input [34:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire fifo_full_p1;
  wire [34:0]in;
  wire m_axi_mm2s_aclk;
  wire [37:0]out;
  wire sel;
  wire sig_addr_reg_empty;
  wire sig_calc_error_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2addr_stop_req;
  wire sig_halt_reg_reg;
  wire sig_mmap_rst;
  wire sig_mstr2addr_cmd_valid;
  wire sig_sf_allow_addr_req;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_18 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(sel),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_1 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_mmap_rst(sig_mmap_rst),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f_19 DYNSHREG_F_I
       (.Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_calc_error_reg_reg_0(FIFO_Full_reg_0),
        .sig_calc_error_reg_reg_1(\INFERRED_GEN.cnt_i_reg[0] ),
        .sig_cmd2addr_valid_reg(sel),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(sig_mmap_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0
   (FIFO_Full_reg_0,
    D,
    sig_next_sequential_reg_reg,
    m_axi_mm2s_rlast_0,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_first_dbeat_reg,
    sig_data2mstr_cmd_ready,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    out,
    sig_mmap_rst,
    m_axi_mm2s_aclk,
    \sig_dbeat_cntr_reg[7] ,
    Q,
    m_axi_mm2s_rlast,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_first_dbeat_reg_0,
    sig_last_dbeat_reg,
    sig_last_dbeat_reg_0,
    sig_first_dbeat,
    sig_mstr2data_cmd_valid,
    sig_next_calc_error_reg_reg,
    sig_ld_new_cmd_reg,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_next_calc_error_reg,
    sig_rsc2stat_status_valid,
    sig_stat2rsc_status_ready,
    sig_next_cmd_cmplt_reg_i_4,
    full,
    sig_dqual_reg_empty_reg,
    m_axi_mm2s_rvalid,
    sig_next_cmd_cmplt_reg_i_3,
    sig_dqual_reg_full,
    in);
  output FIFO_Full_reg_0;
  output [7:0]D;
  output sig_next_sequential_reg_reg;
  output m_axi_mm2s_rlast_0;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_first_dbeat_reg;
  output sig_data2mstr_cmd_ready;
  output [0:0]E;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output [259:0]out;
  input sig_mmap_rst;
  input m_axi_mm2s_aclk;
  input \sig_dbeat_cntr_reg[7] ;
  input [7:0]Q;
  input m_axi_mm2s_rlast;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_first_dbeat_reg_0;
  input sig_last_dbeat_reg;
  input sig_last_dbeat_reg_0;
  input sig_first_dbeat;
  input sig_mstr2data_cmd_valid;
  input sig_next_calc_error_reg_reg;
  input sig_ld_new_cmd_reg;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_next_calc_error_reg;
  input sig_rsc2stat_status_valid;
  input sig_stat2rsc_status_ready;
  input [2:0]sig_next_cmd_cmplt_reg_i_4;
  input full;
  input sig_dqual_reg_empty_reg;
  input m_axi_mm2s_rvalid;
  input sig_next_cmd_cmplt_reg_i_3;
  input sig_dqual_reg_full;
  input [260:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_12;
  wire CNTR_INCR_DECR_ADDN_F_I_n_13;
  wire CNTR_INCR_DECR_ADDN_F_I_n_16;
  wire CNTR_INCR_DECR_ADDN_F_I_n_17;
  wire CNTR_INCR_DECR_ADDN_F_I_n_18;
  wire CNTR_INCR_DECR_ADDN_F_I_n_19;
  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg_0;
  wire [7:0]Q;
  wire fifo_full_p1;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire [260:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rlast_0;
  wire m_axi_mm2s_rvalid;
  wire [259:0]out;
  wire [11:11]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_data2mstr_cmd_ready;
  wire \sig_dbeat_cntr_reg[7] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_ld_new_cmd_reg;
  wire sig_mmap_rst;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_cmd_cmplt_reg_i_3;
  wire [2:0]sig_next_cmd_cmplt_reg_i_4;
  wire sig_next_sequential_reg;
  wire sig_next_sequential_reg_reg;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;
  wire sig_wr_fifo;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_13 CNTR_INCR_DECR_ADDN_F_I
       (.D(D[7:1]),
        .E(E),
        .\INFERRED_GEN.cnt_i_reg[0]_rep_0 (CNTR_INCR_DECR_ADDN_F_I_n_16),
        .\INFERRED_GEN.cnt_i_reg[0]_rep__0_0 (CNTR_INCR_DECR_ADDN_F_I_n_17),
        .\INFERRED_GEN.cnt_i_reg[1]_0 ({CNTR_INCR_DECR_ADDN_F_I_n_12,CNTR_INCR_DECR_ADDN_F_I_n_13}),
        .\INFERRED_GEN.cnt_i_reg[1]_rep_0 (CNTR_INCR_DECR_ADDN_F_I_n_18),
        .\INFERRED_GEN.cnt_i_reg[1]_rep__0_0 (CNTR_INCR_DECR_ADDN_F_I_n_19),
        .Q(Q),
        .fifo_full_p1(fifo_full_p1),
        .full(full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rlast_0(m_axi_mm2s_rlast_0),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .out(sig_cmd_fifo_data_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .\sig_dbeat_cntr_reg[7] (\sig_dbeat_cntr_reg[7] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_last_dbeat_reg(sig_first_dbeat_reg_0),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_1(sig_last_dbeat_reg_0),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_mmap_rst(sig_mmap_rst),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_cmd_cmplt_reg_i_3_0(sig_next_cmd_cmplt_reg_i_3),
        .sig_next_cmd_cmplt_reg_i_4_0(sig_next_cmd_cmplt_reg_i_4),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_next_sequential_reg_reg(sig_next_sequential_reg_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready),
        .sig_wr_fifo(sig_wr_fifo));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0 DYNSHREG_F_I
       (.D(D[0]),
        .Q(Q[0]),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out({out,sig_cmd_fifo_data_out}),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .\sig_dbeat_cntr_reg[0] (sig_next_sequential_reg_reg),
        .sig_first_dbeat(sig_first_dbeat),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg(FIFO_Full_reg_0),
        .sig_next_calc_error_reg_reg_0(sig_next_calc_error_reg_reg),
        .sig_next_calc_error_reg_reg_1({CNTR_INCR_DECR_ADDN_F_I_n_12,CNTR_INCR_DECR_ADDN_F_I_n_13}),
        .\sig_next_last_strb_reg_reg[87] (CNTR_INCR_DECR_ADDN_F_I_n_17),
        .\sig_next_last_strb_reg_reg[87]_0 (CNTR_INCR_DECR_ADDN_F_I_n_18),
        .\sig_next_strt_strb_reg_reg[0] (CNTR_INCR_DECR_ADDN_F_I_n_16),
        .\sig_next_strt_strb_reg_reg[44] (CNTR_INCR_DECR_ADDN_F_I_n_19),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(sig_mmap_rst));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_sig_pcc_sm_state[6]_i_3 
       (.I0(sig_next_calc_error_reg_reg),
        .I1(FIFO_Full_reg_0),
        .O(sig_data2mstr_cmd_ready));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1
   (FIFO_Full_reg_0,
    Q,
    sig_sf2mstr_cmd_ready,
    D,
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep ,
    out,
    sig_mmap_rst,
    m_axi_mm2s_aclk,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_mstr2sf_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[2] ,
    FIFO_Full_reg_1,
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep_0 ,
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ,
    in);
  output FIFO_Full_reg_0;
  output [0:0]Q;
  output sig_sf2mstr_cmd_ready;
  output [0:0]D;
  output \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep ;
  output [3:0]out;
  input sig_mmap_rst;
  input m_axi_mm2s_aclk;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_mstr2sf_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input FIFO_Full_reg_1;
  input \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep_0 ;
  input \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  input [4:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_1;
  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire [0:0]D;
  wire DYNSHREG_F_I_n_0;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_1;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep ;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]Q;
  wire fifo_full_p1;
  wire [4:0]in;
  wire m_axi_mm2s_aclk;
  wire [3:0]out;
  wire sig_mmap_rst;
  wire sig_mstr2sf_cmd_valid;
  wire sig_sf2mstr_cmd_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_20 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_1),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep_0 ),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sel(DYNSHREG_F_I_n_0),
        .sig_mmap_rst(sig_mmap_rst),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1 DYNSHREG_F_I
       (.D(D),
        .\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] (\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ),
        .\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep (\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep ),
        .\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep_0 (\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep_0 ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (FIFO_Full_reg_0),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2}),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sel(DYNSHREG_F_I_n_0),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(sig_mmap_rst));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_sig_pcc_sm_state[6]_i_4 
       (.I0(\INFERRED_GEN.cnt_i_reg[1] ),
        .I1(FIFO_Full_reg_0),
        .O(sig_sf2mstr_cmd_ready));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized2
   (D,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    m_axi_s2mm_bready,
    \INFERRED_GEN.cnt_i_reg[3] ,
    E,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg_0 ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    Q,
    out,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ,
    m_axi_s2mm_bready_0,
    sig_inhibit_rdy_n,
    sig_push_coelsc_reg,
    m_axi_s2mm_bvalid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_coelsc_reg_empty,
    m_axi_s2mm_bresp);
  output [2:0]D;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output m_axi_s2mm_bready;
  output [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  output [0:0]E;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg_0 ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [3:0]Q;
  input out;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg ;
  input [2:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  input m_axi_s2mm_bready_0;
  input sig_inhibit_rdy_n;
  input sig_push_coelsc_reg;
  input m_axi_s2mm_bvalid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_coelsc_reg_empty;
  input [1:0]m_axi_s2mm_bresp;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg_n_0;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg_0 ;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [2:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire m_axi_s2mm_bready_0;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire out;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0 CNTR_INCR_DECR_ADDN_F_I
       (.\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (FIFO_Full_reg_n_0),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[3]_0 (\GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg ),
        .Q({\INFERRED_GEN.cnt_i_reg[3] ,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized2 DYNSHREG_F_I
       (.\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg_0 (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg_0 ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ),
        .addr({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'hBA)) 
    m_axi_s2mm_bready_INST_0
       (.I0(m_axi_s2mm_bready_0),
        .I1(FIFO_Full_reg_n_0),
        .I2(sig_inhibit_rdy_n),
        .O(m_axi_s2mm_bready));
  LUT6 #(
    .INIT(64'h99999999E6669999)) 
    \sig_addr_posted_cntr[1]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(out),
        .I5(sig_wr_fifo),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFB44FF00FF0044BB)) 
    \sig_addr_posted_cntr[2]_i_1__0 
       (.I0(sig_wr_fifo),
        .I1(out),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h4666666666666662)) 
    \sig_addr_posted_cntr[3]_i_1 
       (.I0(out),
        .I1(sig_wr_fifo),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFF44000000B)) 
    \sig_addr_posted_cntr[3]_i_2 
       (.I0(sig_wr_fifo),
        .I1(out),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized3
   (FIFO_Full_reg_0,
    sig_data2wsc_cmd_cmplt_reg,
    out,
    \INFERRED_GEN.cnt_i_reg[3] ,
    E,
    D,
    sig_coelsc_interr_reg0,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_data2wsc_valid,
    Q,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ,
    sig_coelsc_reg_empty,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ,
    in);
  output FIFO_Full_reg_0;
  output sig_data2wsc_cmd_cmplt_reg;
  output [28:0]out;
  output \INFERRED_GEN.cnt_i_reg[3] ;
  output [0:0]E;
  output [2:0]D;
  output sig_coelsc_interr_reg0;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input \INFERRED_GEN.cnt_i_reg[3]_0 ;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_data2wsc_valid;
  input [3:0]Q;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ;
  input sig_coelsc_reg_empty;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input [28:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_1;
  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg_0;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire \INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire [3:0]Q;
  wire fifo_full_p1;
  wire [28:0]in;
  wire m_axi_s2mm_aclk;
  wire [28:0]out;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_cmd_cmplt_reg;
  wire sig_data2wsc_valid;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0_3 CNTR_INCR_DECR_ADDN_F_I
       (.D(D),
        .E(E),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[3]_0 (\INFERRED_GEN.cnt_i_reg[3] ),
        .\INFERRED_GEN.cnt_i_reg[3]_1 (\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out[0]),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_stream_rst(sig_stream_rst),
        .\sig_wdc_statcnt_reg[3] (Q),
        .sig_wr_fifo(sig_wr_fifo));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized3 DYNSHREG_F_I
       (.\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (\INFERRED_GEN.cnt_i_reg[1] ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 (FIFO_Full_reg_0),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_coelsc_interr_reg0(sig_coelsc_interr_reg0),
        .sig_data2wsc_cmd_cmplt_reg(sig_data2wsc_cmd_cmplt_reg),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized4
   (FIFO_Full_reg_0,
    Q,
    sig_sm_ld_dre_cmd_reg,
    D,
    sig_sm_ld_dre_cmd_ns,
    sig_sm_pop_cmd_fifo_ns,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_sm_pop_cmd_fifo,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_mstr2dre_cmd_valid,
    E,
    sig_need_cmd_flush,
    lsig_cmd_fetch_pause,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    lsig_first_dbeat,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ,
    sig_scatter2drc_cmd_ready,
    in);
  output FIFO_Full_reg_0;
  output [0:0]Q;
  output sig_sm_ld_dre_cmd_reg;
  output [2:0]D;
  output sig_sm_ld_dre_cmd_ns;
  output sig_sm_pop_cmd_fifo_ns;
  output [28:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_sm_pop_cmd_fifo;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sig_mstr2dre_cmd_valid;
  input [0:0]E;
  input sig_need_cmd_flush;
  input lsig_cmd_fetch_pause;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input lsig_first_dbeat;
  input [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  input \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  input sig_scatter2drc_cmd_ready;
  input [30:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg_0;
  wire [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [0:0]Q;
  wire fifo_full_p1;
  wire [30:0]in;
  wire lsig_cmd_fetch_pause;
  wire lsig_first_dbeat;
  wire m_axi_s2mm_aclk;
  wire [28:0]out;
  wire [35:35]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_mstr2dre_cmd_valid;
  wire sig_need_cmd_flush;
  wire sig_scatter2drc_cmd_ready;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_ld_dre_cmd_reg;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_ns;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_5 CNTR_INCR_DECR_ADDN_F_I
       (.D(D[2]),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0]_1 (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_cmd_fifo_data_out),
        .sig_mstr2dre_cmd_valid(sig_mstr2dre_cmd_valid),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_scatter2drc_cmd_ready(sig_scatter2drc_cmd_ready),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_ns(sig_sm_pop_cmd_fifo_ns),
        .sig_sm_pop_cmd_fifo_reg(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized4 DYNSHREG_F_I
       (.D(D[1:0]),
        .E(E),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[0] (\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[1] (\FSM_sequential_sig_cmdcntl_sm_state_reg[1] ),
        .\GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]_0 (FIFO_Full_reg_0),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .in(in),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .lsig_first_dbeat(lsig_first_dbeat),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({out[28:27],sig_cmd_fifo_data_out,out[26:0]}),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_mstr2dre_cmd_valid(sig_mstr2dre_cmd_valid),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_scatter2drc_cmd_ready(sig_scatter2drc_cmd_ready),
        .sig_sm_ld_dre_cmd_reg(sig_sm_ld_dre_cmd_reg),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized5
   (FIFO_Full_reg_0,
    SS,
    \sig_strb_reg_out_reg[0] ,
    out,
    \sig_strb_reg_out_reg[0]_0 ,
    \sig_strb_reg_out_reg[0]_1 ,
    \sig_strb_reg_out_reg[0]_2 ,
    sig_last_reg_out_reg,
    sig_last_reg_out_reg_0,
    Q,
    sig_last_reg_out_reg_1,
    sig_last_reg_out_reg_2,
    sig_last_reg_out_reg_3,
    sig_last_reg_out_reg_4,
    sig_dre2ibtt_tlast,
    \INFERRED_GEN.cnt_i_reg[4] ,
    lsig_set_absorb2tlast1,
    \sig_strb_reg_out_reg[0]_3 ,
    m_axi_s2mm_aclk,
    \INFERRED_GEN.cnt_i_reg[1] ,
    slice_insert_valid,
    \INFERRED_GEN.cnt_i_reg[4]_0 ,
    \sig_byte_cntr_reg[0] ,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ,
    \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0] ,
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] ,
    \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0] ,
    sig_strm_tlast,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] ,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 ,
    sig_eop_sent_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    lsig_absorb2tlast,
    sig_clr_dbc_reg,
    \sig_byte_cntr_reg[0]_0 ,
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1] );
  output FIFO_Full_reg_0;
  output [0:0]SS;
  output \sig_strb_reg_out_reg[0] ;
  output [1:0]out;
  output \sig_strb_reg_out_reg[0]_0 ;
  output \sig_strb_reg_out_reg[0]_1 ;
  output \sig_strb_reg_out_reg[0]_2 ;
  output [0:0]sig_last_reg_out_reg;
  output sig_last_reg_out_reg_0;
  output [0:0]Q;
  output [0:0]sig_last_reg_out_reg_1;
  output [0:0]sig_last_reg_out_reg_2;
  output [0:0]sig_last_reg_out_reg_3;
  output [0:0]sig_last_reg_out_reg_4;
  output sig_dre2ibtt_tlast;
  output \INFERRED_GEN.cnt_i_reg[4] ;
  output lsig_set_absorb2tlast1;
  output [0:0]\sig_strb_reg_out_reg[0]_3 ;
  input m_axi_s2mm_aclk;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input slice_insert_valid;
  input \INFERRED_GEN.cnt_i_reg[4]_0 ;
  input \sig_byte_cntr_reg[0] ;
  input \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ;
  input \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0] ;
  input \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] ;
  input \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0] ;
  input sig_strm_tlast;
  input \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] ;
  input \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 ;
  input sig_eop_sent_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input lsig_absorb2tlast;
  input sig_clr_dbc_reg;
  input [0:0]\sig_byte_cntr_reg[0]_0 ;
  input [1:0]\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1] ;

  wire CNTR_INCR_DECR_ADDN_F_I_n_1;
  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire FIFO_Full_reg_0;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ;
  wire [1:0]\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0] ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[4] ;
  wire \INFERRED_GEN.cnt_i_reg[4]_0 ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire fifo_full_p1;
  wire lsig_absorb2tlast;
  wire lsig_set_absorb2tlast1;
  wire m_axi_s2mm_aclk;
  wire [1:0]out;
  wire \sig_byte_cntr_reg[0] ;
  wire [0:0]\sig_byte_cntr_reg[0]_0 ;
  wire sig_clr_dbc_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_dre2ibtt_tlast;
  wire sig_eop_sent_reg;
  wire [0:0]sig_last_reg_out_reg;
  wire sig_last_reg_out_reg_0;
  wire [0:0]sig_last_reg_out_reg_1;
  wire [0:0]sig_last_reg_out_reg_2;
  wire [0:0]sig_last_reg_out_reg_3;
  wire [0:0]sig_last_reg_out_reg_4;
  wire \sig_strb_reg_out_reg[0] ;
  wire \sig_strb_reg_out_reg[0]_0 ;
  wire \sig_strb_reg_out_reg[0]_1 ;
  wire \sig_strb_reg_out_reg[0]_2 ;
  wire [0:0]\sig_strb_reg_out_reg[0]_3 ;
  wire sig_strm_tlast;
  wire [4:4]sig_tstrb_fifo_data_out;
  wire sig_wr_fifo;
  wire slice_insert_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized1 CNTR_INCR_DECR_ADDN_F_I
       (.\GEN_INDET_BTT.lsig_absorb2tlast_reg (\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] ),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[4]_0 (\INFERRED_GEN.cnt_i_reg[4] ),
        .\INFERRED_GEN.cnt_i_reg[4]_1 (\INFERRED_GEN.cnt_i_reg[4]_0 ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .SS(SS),
        .fifo_full_p1(fifo_full_p1),
        .lsig_absorb2tlast(lsig_absorb2tlast),
        .lsig_set_absorb2tlast1(lsig_set_absorb2tlast1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_tstrb_fifo_data_out,out[1]}),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_dre2ibtt_tlast(sig_dre2ibtt_tlast),
        .sig_dre2ibtt_tlast_reg_reg(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 ),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_strm_tlast(sig_strm_tlast),
        .sig_wr_fifo(sig_wr_fifo),
        .slice_insert_valid(slice_insert_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized5 DYNSHREG_F_I
       (.\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] (\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] ),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 (\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 ),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] (\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ),
        .\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1] (\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1] ),
        .\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] (\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] ),
        .\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0] (\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0] ),
        .\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0] (\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0] ),
        .\INFERRED_GEN.cnt_i_reg[2] (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[1] ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_tstrb_fifo_data_out,out}),
        .\sig_burst_dbeat_cntr_reg[3] (\INFERRED_GEN.cnt_i_reg[4]_0 ),
        .\sig_byte_cntr_reg[0] (\sig_byte_cntr_reg[0] ),
        .\sig_byte_cntr_reg[0]_0 (\sig_byte_cntr_reg[0]_0 ),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_last_reg_out_reg(sig_last_reg_out_reg),
        .sig_last_reg_out_reg_0(sig_last_reg_out_reg_0),
        .sig_last_reg_out_reg_1(sig_last_reg_out_reg_1),
        .sig_last_reg_out_reg_2(sig_last_reg_out_reg_2),
        .sig_last_reg_out_reg_3(sig_last_reg_out_reg_3),
        .sig_last_reg_out_reg_4(sig_last_reg_out_reg_4),
        .\sig_strb_reg_out_reg[0] (\sig_strb_reg_out_reg[0] ),
        .\sig_strb_reg_out_reg[0]_0 (\sig_strb_reg_out_reg[0]_0 ),
        .\sig_strb_reg_out_reg[0]_1 (\sig_strb_reg_out_reg[0]_1 ),
        .\sig_strb_reg_out_reg[0]_2 (\sig_strb_reg_out_reg[0]_2 ),
        .\sig_strb_reg_out_reg[0]_3 (\sig_strb_reg_out_reg[0]_3 ),
        .sig_strm_tlast(sig_strm_tlast),
        .sig_wr_fifo(sig_wr_fifo),
        .slice_insert_valid(slice_insert_valid));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized6
   (FIFO_Full_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_last_dbeat_reg,
    D,
    \sig_xfer_addr_reg_reg[1] ,
    out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_first_dbeat_reg,
    sig_last_dbeat3_out,
    E,
    sel,
    sig_single_dbeat2_out,
    sig_ld_new_cmd_reg_reg,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_last_mmap_dbeat,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \sig_dbeat_cntr_reg[4] ,
    Q,
    sig_first_dbeat_reg_0,
    sig_first_dbeat_reg_1,
    sig_first_dbeat_reg_2,
    sig_last_dbeat_reg_0,
    sig_ld_new_cmd_reg,
    sig_mstr2data_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_dqual_reg_empty_reg,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_wdc_status_going_full,
    sig_dqual_reg_empty_reg_0,
    sig_wsc2stat_status_valid,
    sig_stat2wsc_status_ready,
    sig_next_calc_error_reg_i_4,
    sig_next_calc_error_reg_reg);
  output FIFO_Full_reg_0;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_last_dbeat_reg;
  output [7:0]D;
  output [1:0]\sig_xfer_addr_reg_reg[1] ;
  output [4:0]out;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output sig_first_dbeat_reg;
  output sig_last_dbeat3_out;
  output [0:0]E;
  output sel;
  output sig_single_dbeat2_out;
  output sig_ld_new_cmd_reg_reg;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_last_mmap_dbeat;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input \sig_dbeat_cntr_reg[4] ;
  input [7:0]Q;
  input sig_first_dbeat_reg_0;
  input sig_first_dbeat_reg_1;
  input sig_first_dbeat_reg_2;
  input sig_last_dbeat_reg_0;
  input sig_ld_new_cmd_reg;
  input sig_mstr2data_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_dqual_reg_empty_reg;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_wdc_status_going_full;
  input sig_dqual_reg_empty_reg_0;
  input sig_wsc2stat_status_valid;
  input sig_stat2wsc_status_ready;
  input [2:0]sig_next_calc_error_reg_i_4;
  input [9:0]sig_next_calc_error_reg_reg;

  wire CNTR_INCR_DECR_ADDN_F_I_n_10;
  wire CNTR_INCR_DECR_ADDN_F_I_n_9;
  wire [7:0]D;
  wire DYNSHREG_F_I_n_8;
  wire [0:0]E;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [7:0]Q;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire [4:0]out;
  wire sel;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire \sig_dbeat_cntr_reg[4] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_first_dbeat_reg_1;
  wire sig_first_dbeat_reg_2;
  wire sig_last_dbeat3_out;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_mmap_dbeat;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_mstr2data_cmd_valid;
  wire [2:0]sig_next_calc_error_reg_i_4;
  wire [9:0]sig_next_calc_error_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_single_dbeat2_out;
  wire sig_stat2wsc_status_ready;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;
  wire [1:0]\sig_xfer_addr_reg_reg[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f CNTR_INCR_DECR_ADDN_F_I
       (.D(D[7:5]),
        .E(E),
        .FIFO_Full_reg(sel),
        .\INFERRED_GEN.cnt_i_reg[1]_0 ({CNTR_INCR_DECR_ADDN_F_I_n_9,CNTR_INCR_DECR_ADDN_F_I_n_10}),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[1]_2 (FIFO_Full_reg_0),
        .Q(Q[7:4]),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .\sig_dbeat_cntr_reg[0] (sig_first_dbeat_reg_1),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[4] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_last_dbeat3_out(sig_last_dbeat3_out),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_last_dbeat_reg_1(sig_last_dbeat_reg_0),
        .sig_last_dbeat_reg_2(DYNSHREG_F_I_n_8),
        .sig_last_mmap_dbeat(sig_last_mmap_dbeat),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(sig_ld_new_cmd_reg_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_i_4_0(sig_next_calc_error_reg_i_4),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized6 DYNSHREG_F_I
       (.D(D[4:0]),
        .FIFO_Full_reg(sel),
        .Q(Q[4:0]),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .\sig_dbeat_cntr_reg[1] (sig_last_dbeat_reg),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_2),
        .sig_first_dbeat_reg_1(sig_first_dbeat_reg_0),
        .sig_first_dbeat_reg_2(sig_first_dbeat_reg_1),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg(FIFO_Full_reg_0),
        .sig_next_calc_error_reg_reg_0(\INFERRED_GEN.cnt_i_reg[1] ),
        .sig_next_calc_error_reg_reg_1(sig_next_calc_error_reg_reg),
        .sig_next_calc_error_reg_reg_2({CNTR_INCR_DECR_ADDN_F_I_n_9,CNTR_INCR_DECR_ADDN_F_I_n_10}),
        .sig_single_dbeat2_out(sig_single_dbeat2_out),
        .\sig_xfer_addr_reg_reg[1] (\sig_xfer_addr_reg_reg[1] ),
        .\sig_xfer_len_reg_reg[1] (DYNSHREG_F_I_n_8));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(sig_stream_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg
   (full,
    empty,
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg ,
    sig_s_ready_out_reg,
    \gen_fwft.empty_fwft_i_reg ,
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 ,
    sig_slast_with_stop,
    D,
    \gen_fwft.empty_fwft_i_reg_0 ,
    \sig_token_cntr_reg[6] ,
    \sig_sstrb_stop_mask_reg[3] ,
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4] ,
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ,
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0 ,
    sig_mmap_rst,
    m_axi_mm2s_aclk,
    wr_en,
    din,
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1 ,
    Q,
    out,
    \sig_data_skid_reg_reg[0] ,
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1] ,
    sig_sstrb_stop_mask,
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]_0 ,
    sig_ok_to_post_rd_addr_reg,
    sig_ok_to_post_rd_addr_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_ok_to_post_rd_addr_reg_1,
    sig_ok_to_post_rd_addr_reg_2,
    sig_ok_to_post_rd_addr_reg_3,
    sig_ok_to_post_rd_addr_i_2_0,
    \sig_data_skid_reg_reg[16]_i_5_0 ,
    \sig_data_skid_reg_reg[16]_i_5_1 );
  output full;
  output empty;
  output \INCLUDE_UNPACKING.lsig_cmd_loaded_reg ;
  output sig_s_ready_out_reg;
  output \gen_fwft.empty_fwft_i_reg ;
  output \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 ;
  output sig_slast_with_stop;
  output [3:0]D;
  output \gen_fwft.empty_fwft_i_reg_0 ;
  output \sig_token_cntr_reg[6] ;
  output [3:0]\sig_sstrb_stop_mask_reg[3] ;
  output [31:0]\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4] ;
  output \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  output \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0 ;
  input sig_mmap_rst;
  input m_axi_mm2s_aclk;
  input wr_en;
  input [1153:0]din;
  input \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1 ;
  input [0:0]Q;
  input out;
  input [4:0]\sig_data_skid_reg_reg[0] ;
  input \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1] ;
  input [0:0]sig_sstrb_stop_mask;
  input [3:0]\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]_0 ;
  input [4:0]sig_ok_to_post_rd_addr_reg;
  input sig_ok_to_post_rd_addr_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_ok_to_post_rd_addr_reg_1;
  input sig_ok_to_post_rd_addr_reg_2;
  input sig_ok_to_post_rd_addr_reg_3;
  input sig_ok_to_post_rd_addr_i_2_0;
  input \sig_data_skid_reg_reg[16]_i_5_0 ;
  input \sig_data_skid_reg_reg[16]_i_5_1 ;

  wire [3:0]D;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0 ;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1] ;
  wire [31:0]\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4] ;
  wire [3:0]\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]_0 ;
  wire \INCLUDE_UNPACKING.lsig_cmd_loaded_reg ;
  wire \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 ;
  wire \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1 ;
  wire [0:0]Q;
  wire [1153:0]din;
  wire empty;
  wire full;
  wire \gen_fwft.empty_fwft_i_reg ;
  wire \gen_fwft.empty_fwft_i_reg_0 ;
  wire m_axi_mm2s_aclk;
  wire out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire [1153:0]sig_data_fifo_data_out;
  wire [7:1]sig_data_fifo_wr_cnt;
  wire \sig_data_skid_reg[0]_i_10_n_0 ;
  wire \sig_data_skid_reg[0]_i_11_n_0 ;
  wire \sig_data_skid_reg[0]_i_12_n_0 ;
  wire \sig_data_skid_reg[0]_i_13_n_0 ;
  wire \sig_data_skid_reg[0]_i_6_n_0 ;
  wire \sig_data_skid_reg[0]_i_7_n_0 ;
  wire \sig_data_skid_reg[0]_i_8_n_0 ;
  wire \sig_data_skid_reg[0]_i_9_n_0 ;
  wire \sig_data_skid_reg[10]_i_10_n_0 ;
  wire \sig_data_skid_reg[10]_i_11_n_0 ;
  wire \sig_data_skid_reg[10]_i_12_n_0 ;
  wire \sig_data_skid_reg[10]_i_13_n_0 ;
  wire \sig_data_skid_reg[10]_i_6_n_0 ;
  wire \sig_data_skid_reg[10]_i_7_n_0 ;
  wire \sig_data_skid_reg[10]_i_8_n_0 ;
  wire \sig_data_skid_reg[10]_i_9_n_0 ;
  wire \sig_data_skid_reg[11]_i_10_n_0 ;
  wire \sig_data_skid_reg[11]_i_11_n_0 ;
  wire \sig_data_skid_reg[11]_i_12_n_0 ;
  wire \sig_data_skid_reg[11]_i_13_n_0 ;
  wire \sig_data_skid_reg[11]_i_6_n_0 ;
  wire \sig_data_skid_reg[11]_i_7_n_0 ;
  wire \sig_data_skid_reg[11]_i_8_n_0 ;
  wire \sig_data_skid_reg[11]_i_9_n_0 ;
  wire \sig_data_skid_reg[12]_i_10_n_0 ;
  wire \sig_data_skid_reg[12]_i_11_n_0 ;
  wire \sig_data_skid_reg[12]_i_12_n_0 ;
  wire \sig_data_skid_reg[12]_i_13_n_0 ;
  wire \sig_data_skid_reg[12]_i_6_n_0 ;
  wire \sig_data_skid_reg[12]_i_7_n_0 ;
  wire \sig_data_skid_reg[12]_i_8_n_0 ;
  wire \sig_data_skid_reg[12]_i_9_n_0 ;
  wire \sig_data_skid_reg[13]_i_10_n_0 ;
  wire \sig_data_skid_reg[13]_i_11_n_0 ;
  wire \sig_data_skid_reg[13]_i_12_n_0 ;
  wire \sig_data_skid_reg[13]_i_13_n_0 ;
  wire \sig_data_skid_reg[13]_i_6_n_0 ;
  wire \sig_data_skid_reg[13]_i_7_n_0 ;
  wire \sig_data_skid_reg[13]_i_8_n_0 ;
  wire \sig_data_skid_reg[13]_i_9_n_0 ;
  wire \sig_data_skid_reg[14]_i_10_n_0 ;
  wire \sig_data_skid_reg[14]_i_11_n_0 ;
  wire \sig_data_skid_reg[14]_i_12_n_0 ;
  wire \sig_data_skid_reg[14]_i_13_n_0 ;
  wire \sig_data_skid_reg[14]_i_6_n_0 ;
  wire \sig_data_skid_reg[14]_i_7_n_0 ;
  wire \sig_data_skid_reg[14]_i_8_n_0 ;
  wire \sig_data_skid_reg[14]_i_9_n_0 ;
  wire \sig_data_skid_reg[15]_i_10_n_0 ;
  wire \sig_data_skid_reg[15]_i_11_n_0 ;
  wire \sig_data_skid_reg[15]_i_12_n_0 ;
  wire \sig_data_skid_reg[15]_i_13_n_0 ;
  wire \sig_data_skid_reg[15]_i_6_n_0 ;
  wire \sig_data_skid_reg[15]_i_7_n_0 ;
  wire \sig_data_skid_reg[15]_i_8_n_0 ;
  wire \sig_data_skid_reg[15]_i_9_n_0 ;
  wire \sig_data_skid_reg[16]_i_10_n_0 ;
  wire \sig_data_skid_reg[16]_i_11_n_0 ;
  wire \sig_data_skid_reg[16]_i_12_n_0 ;
  wire \sig_data_skid_reg[16]_i_13_n_0 ;
  wire \sig_data_skid_reg[16]_i_6_n_0 ;
  wire \sig_data_skid_reg[16]_i_7_n_0 ;
  wire \sig_data_skid_reg[16]_i_8_n_0 ;
  wire \sig_data_skid_reg[16]_i_9_n_0 ;
  wire \sig_data_skid_reg[17]_i_10_n_0 ;
  wire \sig_data_skid_reg[17]_i_11_n_0 ;
  wire \sig_data_skid_reg[17]_i_12_n_0 ;
  wire \sig_data_skid_reg[17]_i_13_n_0 ;
  wire \sig_data_skid_reg[17]_i_6_n_0 ;
  wire \sig_data_skid_reg[17]_i_7_n_0 ;
  wire \sig_data_skid_reg[17]_i_8_n_0 ;
  wire \sig_data_skid_reg[17]_i_9_n_0 ;
  wire \sig_data_skid_reg[18]_i_10_n_0 ;
  wire \sig_data_skid_reg[18]_i_11_n_0 ;
  wire \sig_data_skid_reg[18]_i_12_n_0 ;
  wire \sig_data_skid_reg[18]_i_13_n_0 ;
  wire \sig_data_skid_reg[18]_i_6_n_0 ;
  wire \sig_data_skid_reg[18]_i_7_n_0 ;
  wire \sig_data_skid_reg[18]_i_8_n_0 ;
  wire \sig_data_skid_reg[18]_i_9_n_0 ;
  wire \sig_data_skid_reg[19]_i_10_n_0 ;
  wire \sig_data_skid_reg[19]_i_11_n_0 ;
  wire \sig_data_skid_reg[19]_i_12_n_0 ;
  wire \sig_data_skid_reg[19]_i_13_n_0 ;
  wire \sig_data_skid_reg[19]_i_6_n_0 ;
  wire \sig_data_skid_reg[19]_i_7_n_0 ;
  wire \sig_data_skid_reg[19]_i_8_n_0 ;
  wire \sig_data_skid_reg[19]_i_9_n_0 ;
  wire \sig_data_skid_reg[1]_i_10_n_0 ;
  wire \sig_data_skid_reg[1]_i_11_n_0 ;
  wire \sig_data_skid_reg[1]_i_12_n_0 ;
  wire \sig_data_skid_reg[1]_i_13_n_0 ;
  wire \sig_data_skid_reg[1]_i_6_n_0 ;
  wire \sig_data_skid_reg[1]_i_7_n_0 ;
  wire \sig_data_skid_reg[1]_i_8_n_0 ;
  wire \sig_data_skid_reg[1]_i_9_n_0 ;
  wire \sig_data_skid_reg[20]_i_10_n_0 ;
  wire \sig_data_skid_reg[20]_i_11_n_0 ;
  wire \sig_data_skid_reg[20]_i_12_n_0 ;
  wire \sig_data_skid_reg[20]_i_13_n_0 ;
  wire \sig_data_skid_reg[20]_i_6_n_0 ;
  wire \sig_data_skid_reg[20]_i_7_n_0 ;
  wire \sig_data_skid_reg[20]_i_8_n_0 ;
  wire \sig_data_skid_reg[20]_i_9_n_0 ;
  wire \sig_data_skid_reg[21]_i_10_n_0 ;
  wire \sig_data_skid_reg[21]_i_11_n_0 ;
  wire \sig_data_skid_reg[21]_i_12_n_0 ;
  wire \sig_data_skid_reg[21]_i_13_n_0 ;
  wire \sig_data_skid_reg[21]_i_6_n_0 ;
  wire \sig_data_skid_reg[21]_i_7_n_0 ;
  wire \sig_data_skid_reg[21]_i_8_n_0 ;
  wire \sig_data_skid_reg[21]_i_9_n_0 ;
  wire \sig_data_skid_reg[22]_i_10_n_0 ;
  wire \sig_data_skid_reg[22]_i_11_n_0 ;
  wire \sig_data_skid_reg[22]_i_12_n_0 ;
  wire \sig_data_skid_reg[22]_i_13_n_0 ;
  wire \sig_data_skid_reg[22]_i_6_n_0 ;
  wire \sig_data_skid_reg[22]_i_7_n_0 ;
  wire \sig_data_skid_reg[22]_i_8_n_0 ;
  wire \sig_data_skid_reg[22]_i_9_n_0 ;
  wire \sig_data_skid_reg[23]_i_10_n_0 ;
  wire \sig_data_skid_reg[23]_i_11_n_0 ;
  wire \sig_data_skid_reg[23]_i_12_n_0 ;
  wire \sig_data_skid_reg[23]_i_13_n_0 ;
  wire \sig_data_skid_reg[23]_i_6_n_0 ;
  wire \sig_data_skid_reg[23]_i_7_n_0 ;
  wire \sig_data_skid_reg[23]_i_8_n_0 ;
  wire \sig_data_skid_reg[23]_i_9_n_0 ;
  wire \sig_data_skid_reg[24]_i_10_n_0 ;
  wire \sig_data_skid_reg[24]_i_11_n_0 ;
  wire \sig_data_skid_reg[24]_i_12_n_0 ;
  wire \sig_data_skid_reg[24]_i_13_n_0 ;
  wire \sig_data_skid_reg[24]_i_6_n_0 ;
  wire \sig_data_skid_reg[24]_i_7_n_0 ;
  wire \sig_data_skid_reg[24]_i_8_n_0 ;
  wire \sig_data_skid_reg[24]_i_9_n_0 ;
  wire \sig_data_skid_reg[25]_i_10_n_0 ;
  wire \sig_data_skid_reg[25]_i_11_n_0 ;
  wire \sig_data_skid_reg[25]_i_12_n_0 ;
  wire \sig_data_skid_reg[25]_i_13_n_0 ;
  wire \sig_data_skid_reg[25]_i_6_n_0 ;
  wire \sig_data_skid_reg[25]_i_7_n_0 ;
  wire \sig_data_skid_reg[25]_i_8_n_0 ;
  wire \sig_data_skid_reg[25]_i_9_n_0 ;
  wire \sig_data_skid_reg[26]_i_10_n_0 ;
  wire \sig_data_skid_reg[26]_i_11_n_0 ;
  wire \sig_data_skid_reg[26]_i_12_n_0 ;
  wire \sig_data_skid_reg[26]_i_13_n_0 ;
  wire \sig_data_skid_reg[26]_i_6_n_0 ;
  wire \sig_data_skid_reg[26]_i_7_n_0 ;
  wire \sig_data_skid_reg[26]_i_8_n_0 ;
  wire \sig_data_skid_reg[26]_i_9_n_0 ;
  wire \sig_data_skid_reg[27]_i_10_n_0 ;
  wire \sig_data_skid_reg[27]_i_11_n_0 ;
  wire \sig_data_skid_reg[27]_i_12_n_0 ;
  wire \sig_data_skid_reg[27]_i_13_n_0 ;
  wire \sig_data_skid_reg[27]_i_6_n_0 ;
  wire \sig_data_skid_reg[27]_i_7_n_0 ;
  wire \sig_data_skid_reg[27]_i_8_n_0 ;
  wire \sig_data_skid_reg[27]_i_9_n_0 ;
  wire \sig_data_skid_reg[28]_i_10_n_0 ;
  wire \sig_data_skid_reg[28]_i_11_n_0 ;
  wire \sig_data_skid_reg[28]_i_12_n_0 ;
  wire \sig_data_skid_reg[28]_i_13_n_0 ;
  wire \sig_data_skid_reg[28]_i_6_n_0 ;
  wire \sig_data_skid_reg[28]_i_7_n_0 ;
  wire \sig_data_skid_reg[28]_i_8_n_0 ;
  wire \sig_data_skid_reg[28]_i_9_n_0 ;
  wire \sig_data_skid_reg[29]_i_10_n_0 ;
  wire \sig_data_skid_reg[29]_i_11_n_0 ;
  wire \sig_data_skid_reg[29]_i_12_n_0 ;
  wire \sig_data_skid_reg[29]_i_13_n_0 ;
  wire \sig_data_skid_reg[29]_i_6_n_0 ;
  wire \sig_data_skid_reg[29]_i_7_n_0 ;
  wire \sig_data_skid_reg[29]_i_8_n_0 ;
  wire \sig_data_skid_reg[29]_i_9_n_0 ;
  wire \sig_data_skid_reg[2]_i_10_n_0 ;
  wire \sig_data_skid_reg[2]_i_11_n_0 ;
  wire \sig_data_skid_reg[2]_i_12_n_0 ;
  wire \sig_data_skid_reg[2]_i_13_n_0 ;
  wire \sig_data_skid_reg[2]_i_6_n_0 ;
  wire \sig_data_skid_reg[2]_i_7_n_0 ;
  wire \sig_data_skid_reg[2]_i_8_n_0 ;
  wire \sig_data_skid_reg[2]_i_9_n_0 ;
  wire \sig_data_skid_reg[30]_i_10_n_0 ;
  wire \sig_data_skid_reg[30]_i_11_n_0 ;
  wire \sig_data_skid_reg[30]_i_12_n_0 ;
  wire \sig_data_skid_reg[30]_i_13_n_0 ;
  wire \sig_data_skid_reg[30]_i_6_n_0 ;
  wire \sig_data_skid_reg[30]_i_7_n_0 ;
  wire \sig_data_skid_reg[30]_i_8_n_0 ;
  wire \sig_data_skid_reg[30]_i_9_n_0 ;
  wire \sig_data_skid_reg[31]_i_10_n_0 ;
  wire \sig_data_skid_reg[31]_i_11_n_0 ;
  wire \sig_data_skid_reg[31]_i_12_n_0 ;
  wire \sig_data_skid_reg[31]_i_13_n_0 ;
  wire \sig_data_skid_reg[31]_i_6_n_0 ;
  wire \sig_data_skid_reg[31]_i_7_n_0 ;
  wire \sig_data_skid_reg[31]_i_8_n_0 ;
  wire \sig_data_skid_reg[31]_i_9_n_0 ;
  wire \sig_data_skid_reg[3]_i_10_n_0 ;
  wire \sig_data_skid_reg[3]_i_11_n_0 ;
  wire \sig_data_skid_reg[3]_i_12_n_0 ;
  wire \sig_data_skid_reg[3]_i_13_n_0 ;
  wire \sig_data_skid_reg[3]_i_6_n_0 ;
  wire \sig_data_skid_reg[3]_i_7_n_0 ;
  wire \sig_data_skid_reg[3]_i_8_n_0 ;
  wire \sig_data_skid_reg[3]_i_9_n_0 ;
  wire \sig_data_skid_reg[4]_i_10_n_0 ;
  wire \sig_data_skid_reg[4]_i_11_n_0 ;
  wire \sig_data_skid_reg[4]_i_12_n_0 ;
  wire \sig_data_skid_reg[4]_i_13_n_0 ;
  wire \sig_data_skid_reg[4]_i_6_n_0 ;
  wire \sig_data_skid_reg[4]_i_7_n_0 ;
  wire \sig_data_skid_reg[4]_i_8_n_0 ;
  wire \sig_data_skid_reg[4]_i_9_n_0 ;
  wire \sig_data_skid_reg[5]_i_10_n_0 ;
  wire \sig_data_skid_reg[5]_i_11_n_0 ;
  wire \sig_data_skid_reg[5]_i_12_n_0 ;
  wire \sig_data_skid_reg[5]_i_13_n_0 ;
  wire \sig_data_skid_reg[5]_i_6_n_0 ;
  wire \sig_data_skid_reg[5]_i_7_n_0 ;
  wire \sig_data_skid_reg[5]_i_8_n_0 ;
  wire \sig_data_skid_reg[5]_i_9_n_0 ;
  wire \sig_data_skid_reg[6]_i_10_n_0 ;
  wire \sig_data_skid_reg[6]_i_11_n_0 ;
  wire \sig_data_skid_reg[6]_i_12_n_0 ;
  wire \sig_data_skid_reg[6]_i_13_n_0 ;
  wire \sig_data_skid_reg[6]_i_6_n_0 ;
  wire \sig_data_skid_reg[6]_i_7_n_0 ;
  wire \sig_data_skid_reg[6]_i_8_n_0 ;
  wire \sig_data_skid_reg[6]_i_9_n_0 ;
  wire \sig_data_skid_reg[7]_i_10_n_0 ;
  wire \sig_data_skid_reg[7]_i_11_n_0 ;
  wire \sig_data_skid_reg[7]_i_12_n_0 ;
  wire \sig_data_skid_reg[7]_i_13_n_0 ;
  wire \sig_data_skid_reg[7]_i_6_n_0 ;
  wire \sig_data_skid_reg[7]_i_7_n_0 ;
  wire \sig_data_skid_reg[7]_i_8_n_0 ;
  wire \sig_data_skid_reg[7]_i_9_n_0 ;
  wire \sig_data_skid_reg[8]_i_10_n_0 ;
  wire \sig_data_skid_reg[8]_i_11_n_0 ;
  wire \sig_data_skid_reg[8]_i_12_n_0 ;
  wire \sig_data_skid_reg[8]_i_13_n_0 ;
  wire \sig_data_skid_reg[8]_i_6_n_0 ;
  wire \sig_data_skid_reg[8]_i_7_n_0 ;
  wire \sig_data_skid_reg[8]_i_8_n_0 ;
  wire \sig_data_skid_reg[8]_i_9_n_0 ;
  wire \sig_data_skid_reg[9]_i_10_n_0 ;
  wire \sig_data_skid_reg[9]_i_11_n_0 ;
  wire \sig_data_skid_reg[9]_i_12_n_0 ;
  wire \sig_data_skid_reg[9]_i_13_n_0 ;
  wire \sig_data_skid_reg[9]_i_6_n_0 ;
  wire \sig_data_skid_reg[9]_i_7_n_0 ;
  wire \sig_data_skid_reg[9]_i_8_n_0 ;
  wire \sig_data_skid_reg[9]_i_9_n_0 ;
  wire [4:0]\sig_data_skid_reg_reg[0] ;
  wire \sig_data_skid_reg_reg[0]_i_2_n_0 ;
  wire \sig_data_skid_reg_reg[0]_i_3_n_0 ;
  wire \sig_data_skid_reg_reg[0]_i_4_n_0 ;
  wire \sig_data_skid_reg_reg[0]_i_5_n_0 ;
  wire \sig_data_skid_reg_reg[10]_i_2_n_0 ;
  wire \sig_data_skid_reg_reg[10]_i_3_n_0 ;
  wire \sig_data_skid_reg_reg[10]_i_4_n_0 ;
  wire \sig_data_skid_reg_reg[10]_i_5_n_0 ;
  wire \sig_data_skid_reg_reg[11]_i_2_n_0 ;
  wire \sig_data_skid_reg_reg[11]_i_3_n_0 ;
  wire \sig_data_skid_reg_reg[11]_i_4_n_0 ;
  wire \sig_data_skid_reg_reg[11]_i_5_n_0 ;
  wire \sig_data_skid_reg_reg[12]_i_2_n_0 ;
  wire \sig_data_skid_reg_reg[12]_i_3_n_0 ;
  wire \sig_data_skid_reg_reg[12]_i_4_n_0 ;
  wire \sig_data_skid_reg_reg[12]_i_5_n_0 ;
  wire \sig_data_skid_reg_reg[13]_i_2_n_0 ;
  wire \sig_data_skid_reg_reg[13]_i_3_n_0 ;
  wire \sig_data_skid_reg_reg[13]_i_4_n_0 ;
  wire \sig_data_skid_reg_reg[13]_i_5_n_0 ;
  wire \sig_data_skid_reg_reg[14]_i_2_n_0 ;
  wire \sig_data_skid_reg_reg[14]_i_3_n_0 ;
  wire \sig_data_skid_reg_reg[14]_i_4_n_0 ;
  wire \sig_data_skid_reg_reg[14]_i_5_n_0 ;
  wire \sig_data_skid_reg_reg[15]_i_2_n_0 ;
  wire \sig_data_skid_reg_reg[15]_i_3_n_0 ;
  wire \sig_data_skid_reg_reg[15]_i_4_n_0 ;
  wire \sig_data_skid_reg_reg[15]_i_5_n_0 ;
  wire \sig_data_skid_reg_reg[16]_i_2_n_0 ;
  wire \sig_data_skid_reg_reg[16]_i_3_n_0 ;
  wire \sig_data_skid_reg_reg[16]_i_4_n_0 ;
  wire \sig_data_skid_reg_reg[16]_i_5_0 ;
  wire \sig_data_skid_reg_reg[16]_i_5_1 ;
  wire \sig_data_skid_reg_reg[16]_i_5_n_0 ;
  wire \sig_data_skid_reg_reg[17]_i_2_n_0 ;
  wire \sig_data_skid_reg_reg[17]_i_3_n_0 ;
  wire \sig_data_skid_reg_reg[17]_i_4_n_0 ;
  wire \sig_data_skid_reg_reg[17]_i_5_n_0 ;
  wire \sig_data_skid_reg_reg[18]_i_2_n_0 ;
  wire \sig_data_skid_reg_reg[18]_i_3_n_0 ;
  wire \sig_data_skid_reg_reg[18]_i_4_n_0 ;
  wire \sig_data_skid_reg_reg[18]_i_5_n_0 ;
  wire \sig_data_skid_reg_reg[19]_i_2_n_0 ;
  wire \sig_data_skid_reg_reg[19]_i_3_n_0 ;
  wire \sig_data_skid_reg_reg[19]_i_4_n_0 ;
  wire \sig_data_skid_reg_reg[19]_i_5_n_0 ;
  wire \sig_data_skid_reg_reg[1]_i_2_n_0 ;
  wire \sig_data_skid_reg_reg[1]_i_3_n_0 ;
  wire \sig_data_skid_reg_reg[1]_i_4_n_0 ;
  wire \sig_data_skid_reg_reg[1]_i_5_n_0 ;
  wire \sig_data_skid_reg_reg[20]_i_2_n_0 ;
  wire \sig_data_skid_reg_reg[20]_i_3_n_0 ;
  wire \sig_data_skid_reg_reg[20]_i_4_n_0 ;
  wire \sig_data_skid_reg_reg[20]_i_5_n_0 ;
  wire \sig_data_skid_reg_reg[21]_i_2_n_0 ;
  wire \sig_data_skid_reg_reg[21]_i_3_n_0 ;
  wire \sig_data_skid_reg_reg[21]_i_4_n_0 ;
  wire \sig_data_skid_reg_reg[21]_i_5_n_0 ;
  wire \sig_data_skid_reg_reg[22]_i_2_n_0 ;
  wire \sig_data_skid_reg_reg[22]_i_3_n_0 ;
  wire \sig_data_skid_reg_reg[22]_i_4_n_0 ;
  wire \sig_data_skid_reg_reg[22]_i_5_n_0 ;
  wire \sig_data_skid_reg_reg[23]_i_2_n_0 ;
  wire \sig_data_skid_reg_reg[23]_i_3_n_0 ;
  wire \sig_data_skid_reg_reg[23]_i_4_n_0 ;
  wire \sig_data_skid_reg_reg[23]_i_5_n_0 ;
  wire \sig_data_skid_reg_reg[24]_i_2_n_0 ;
  wire \sig_data_skid_reg_reg[24]_i_3_n_0 ;
  wire \sig_data_skid_reg_reg[24]_i_4_n_0 ;
  wire \sig_data_skid_reg_reg[24]_i_5_n_0 ;
  wire \sig_data_skid_reg_reg[25]_i_2_n_0 ;
  wire \sig_data_skid_reg_reg[25]_i_3_n_0 ;
  wire \sig_data_skid_reg_reg[25]_i_4_n_0 ;
  wire \sig_data_skid_reg_reg[25]_i_5_n_0 ;
  wire \sig_data_skid_reg_reg[26]_i_2_n_0 ;
  wire \sig_data_skid_reg_reg[26]_i_3_n_0 ;
  wire \sig_data_skid_reg_reg[26]_i_4_n_0 ;
  wire \sig_data_skid_reg_reg[26]_i_5_n_0 ;
  wire \sig_data_skid_reg_reg[27]_i_2_n_0 ;
  wire \sig_data_skid_reg_reg[27]_i_3_n_0 ;
  wire \sig_data_skid_reg_reg[27]_i_4_n_0 ;
  wire \sig_data_skid_reg_reg[27]_i_5_n_0 ;
  wire \sig_data_skid_reg_reg[28]_i_2_n_0 ;
  wire \sig_data_skid_reg_reg[28]_i_3_n_0 ;
  wire \sig_data_skid_reg_reg[28]_i_4_n_0 ;
  wire \sig_data_skid_reg_reg[28]_i_5_n_0 ;
  wire \sig_data_skid_reg_reg[29]_i_2_n_0 ;
  wire \sig_data_skid_reg_reg[29]_i_3_n_0 ;
  wire \sig_data_skid_reg_reg[29]_i_4_n_0 ;
  wire \sig_data_skid_reg_reg[29]_i_5_n_0 ;
  wire \sig_data_skid_reg_reg[2]_i_2_n_0 ;
  wire \sig_data_skid_reg_reg[2]_i_3_n_0 ;
  wire \sig_data_skid_reg_reg[2]_i_4_n_0 ;
  wire \sig_data_skid_reg_reg[2]_i_5_n_0 ;
  wire \sig_data_skid_reg_reg[30]_i_2_n_0 ;
  wire \sig_data_skid_reg_reg[30]_i_3_n_0 ;
  wire \sig_data_skid_reg_reg[30]_i_4_n_0 ;
  wire \sig_data_skid_reg_reg[30]_i_5_n_0 ;
  wire \sig_data_skid_reg_reg[31]_i_2_n_0 ;
  wire \sig_data_skid_reg_reg[31]_i_3_n_0 ;
  wire \sig_data_skid_reg_reg[31]_i_4_n_0 ;
  wire \sig_data_skid_reg_reg[31]_i_5_n_0 ;
  wire \sig_data_skid_reg_reg[3]_i_2_n_0 ;
  wire \sig_data_skid_reg_reg[3]_i_3_n_0 ;
  wire \sig_data_skid_reg_reg[3]_i_4_n_0 ;
  wire \sig_data_skid_reg_reg[3]_i_5_n_0 ;
  wire \sig_data_skid_reg_reg[4]_i_2_n_0 ;
  wire \sig_data_skid_reg_reg[4]_i_3_n_0 ;
  wire \sig_data_skid_reg_reg[4]_i_4_n_0 ;
  wire \sig_data_skid_reg_reg[4]_i_5_n_0 ;
  wire \sig_data_skid_reg_reg[5]_i_2_n_0 ;
  wire \sig_data_skid_reg_reg[5]_i_3_n_0 ;
  wire \sig_data_skid_reg_reg[5]_i_4_n_0 ;
  wire \sig_data_skid_reg_reg[5]_i_5_n_0 ;
  wire \sig_data_skid_reg_reg[6]_i_2_n_0 ;
  wire \sig_data_skid_reg_reg[6]_i_3_n_0 ;
  wire \sig_data_skid_reg_reg[6]_i_4_n_0 ;
  wire \sig_data_skid_reg_reg[6]_i_5_n_0 ;
  wire \sig_data_skid_reg_reg[7]_i_2_n_0 ;
  wire \sig_data_skid_reg_reg[7]_i_3_n_0 ;
  wire \sig_data_skid_reg_reg[7]_i_4_n_0 ;
  wire \sig_data_skid_reg_reg[7]_i_5_n_0 ;
  wire \sig_data_skid_reg_reg[8]_i_2_n_0 ;
  wire \sig_data_skid_reg_reg[8]_i_3_n_0 ;
  wire \sig_data_skid_reg_reg[8]_i_4_n_0 ;
  wire \sig_data_skid_reg_reg[8]_i_5_n_0 ;
  wire \sig_data_skid_reg_reg[9]_i_2_n_0 ;
  wire \sig_data_skid_reg_reg[9]_i_3_n_0 ;
  wire \sig_data_skid_reg_reg[9]_i_4_n_0 ;
  wire \sig_data_skid_reg_reg[9]_i_5_n_0 ;
  wire sig_last_skid_reg_i_10_n_0;
  wire sig_last_skid_reg_i_11_n_0;
  wire sig_last_skid_reg_i_12_n_0;
  wire sig_last_skid_reg_i_13_n_0;
  wire sig_last_skid_reg_i_14_n_0;
  wire sig_last_skid_reg_i_2_n_0;
  wire sig_last_skid_reg_i_7_n_0;
  wire sig_last_skid_reg_i_8_n_0;
  wire sig_last_skid_reg_i_9_n_0;
  wire sig_last_skid_reg_reg_i_3_n_0;
  wire sig_last_skid_reg_reg_i_4_n_0;
  wire sig_last_skid_reg_reg_i_5_n_0;
  wire sig_last_skid_reg_reg_i_6_n_0;
  wire sig_mmap_rst;
  wire sig_ok_to_post_rd_addr_i_10_n_0;
  wire sig_ok_to_post_rd_addr_i_11_n_0;
  wire sig_ok_to_post_rd_addr_i_2_0;
  wire sig_ok_to_post_rd_addr_i_2_n_0;
  wire sig_ok_to_post_rd_addr_i_3_n_0;
  wire sig_ok_to_post_rd_addr_i_6_n_0;
  wire sig_ok_to_post_rd_addr_i_8_n_0;
  wire sig_ok_to_post_rd_addr_i_9_n_0;
  wire [4:0]sig_ok_to_post_rd_addr_reg;
  wire sig_ok_to_post_rd_addr_reg_0;
  wire sig_ok_to_post_rd_addr_reg_1;
  wire sig_ok_to_post_rd_addr_reg_2;
  wire sig_ok_to_post_rd_addr_reg_3;
  wire sig_pop_data_fifo;
  wire sig_s_ready_out_reg;
  wire sig_slast_with_stop;
  wire [0:0]sig_sstrb_stop_mask;
  wire [3:0]\sig_sstrb_stop_mask_reg[3] ;
  wire \sig_strb_skid_reg[0]_i_10_n_0 ;
  wire \sig_strb_skid_reg[0]_i_11_n_0 ;
  wire \sig_strb_skid_reg[0]_i_12_n_0 ;
  wire \sig_strb_skid_reg[0]_i_13_n_0 ;
  wire \sig_strb_skid_reg[0]_i_14_n_0 ;
  wire \sig_strb_skid_reg[0]_i_7_n_0 ;
  wire \sig_strb_skid_reg[0]_i_8_n_0 ;
  wire \sig_strb_skid_reg[0]_i_9_n_0 ;
  wire \sig_strb_skid_reg[1]_i_10_n_0 ;
  wire \sig_strb_skid_reg[1]_i_11_n_0 ;
  wire \sig_strb_skid_reg[1]_i_12_n_0 ;
  wire \sig_strb_skid_reg[1]_i_13_n_0 ;
  wire \sig_strb_skid_reg[1]_i_14_n_0 ;
  wire \sig_strb_skid_reg[1]_i_7_n_0 ;
  wire \sig_strb_skid_reg[1]_i_8_n_0 ;
  wire \sig_strb_skid_reg[1]_i_9_n_0 ;
  wire \sig_strb_skid_reg[2]_i_10_n_0 ;
  wire \sig_strb_skid_reg[2]_i_11_n_0 ;
  wire \sig_strb_skid_reg[2]_i_12_n_0 ;
  wire \sig_strb_skid_reg[2]_i_13_n_0 ;
  wire \sig_strb_skid_reg[2]_i_14_n_0 ;
  wire \sig_strb_skid_reg[2]_i_7_n_0 ;
  wire \sig_strb_skid_reg[2]_i_8_n_0 ;
  wire \sig_strb_skid_reg[2]_i_9_n_0 ;
  wire \sig_strb_skid_reg[3]_i_10_n_0 ;
  wire \sig_strb_skid_reg[3]_i_11_n_0 ;
  wire \sig_strb_skid_reg[3]_i_12_n_0 ;
  wire \sig_strb_skid_reg[3]_i_13_n_0 ;
  wire \sig_strb_skid_reg[3]_i_14_n_0 ;
  wire \sig_strb_skid_reg[3]_i_7_n_0 ;
  wire \sig_strb_skid_reg[3]_i_8_n_0 ;
  wire \sig_strb_skid_reg[3]_i_9_n_0 ;
  wire \sig_strb_skid_reg_reg[0]_i_2_n_0 ;
  wire \sig_strb_skid_reg_reg[0]_i_3_n_0 ;
  wire \sig_strb_skid_reg_reg[0]_i_4_n_0 ;
  wire \sig_strb_skid_reg_reg[0]_i_5_n_0 ;
  wire \sig_strb_skid_reg_reg[0]_i_6_n_0 ;
  wire \sig_strb_skid_reg_reg[1]_i_2_n_0 ;
  wire \sig_strb_skid_reg_reg[1]_i_3_n_0 ;
  wire \sig_strb_skid_reg_reg[1]_i_4_n_0 ;
  wire \sig_strb_skid_reg_reg[1]_i_5_n_0 ;
  wire \sig_strb_skid_reg_reg[1]_i_6_n_0 ;
  wire \sig_strb_skid_reg_reg[2]_i_2_n_0 ;
  wire \sig_strb_skid_reg_reg[2]_i_3_n_0 ;
  wire \sig_strb_skid_reg_reg[2]_i_4_n_0 ;
  wire \sig_strb_skid_reg_reg[2]_i_5_n_0 ;
  wire \sig_strb_skid_reg_reg[2]_i_6_n_0 ;
  wire \sig_strb_skid_reg_reg[3]_i_2_n_0 ;
  wire \sig_strb_skid_reg_reg[3]_i_3_n_0 ;
  wire \sig_strb_skid_reg_reg[3]_i_4_n_0 ;
  wire \sig_strb_skid_reg_reg[3]_i_5_n_0 ;
  wire \sig_strb_skid_reg_reg[3]_i_6_n_0 ;
  wire \sig_token_cntr_reg[6] ;
  wire wr_en;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_i_137_n_0 ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ;
  wire [1154:1154]\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dout_UNCONNECTED ;
  wire [3:0]\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED ;
  wire [0:0]\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_data_count_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h6F60)) 
    \INCLUDE_UNPACKING.lsig_0ffset_cntr[1]_i_1 
       (.I0(\sig_data_skid_reg_reg[0] [0]),
        .I1(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1] ),
        .I2(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 ),
        .I3(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]_0 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h6F60)) 
    \INCLUDE_UNPACKING.lsig_0ffset_cntr[1]_rep__0_i_1 
       (.I0(\sig_data_skid_reg_reg[0] [0]),
        .I1(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1] ),
        .I2(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 ),
        .I3(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]_0 [0]),
        .O(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \INCLUDE_UNPACKING.lsig_0ffset_cntr[1]_rep_i_1 
       (.I0(\sig_data_skid_reg_reg[0] [0]),
        .I1(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1] ),
        .I2(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 ),
        .I3(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]_0 [0]),
        .O(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ));
  LUT5 #(
    .INIT(32'h6AFF6A00)) 
    \INCLUDE_UNPACKING.lsig_0ffset_cntr[2]_i_1 
       (.I0(\sig_data_skid_reg_reg[0] [2]),
        .I1(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1] ),
        .I2(\sig_data_skid_reg_reg[0] [0]),
        .I3(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 ),
        .I4(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]_0 [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h6AAAFFFF6AAA0000)) 
    \INCLUDE_UNPACKING.lsig_0ffset_cntr[3]_i_1 
       (.I0(\sig_data_skid_reg_reg[0] [3]),
        .I1(\sig_data_skid_reg_reg[0] [2]),
        .I2(\sig_data_skid_reg_reg[0] [0]),
        .I3(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1] ),
        .I4(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 ),
        .I5(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]_0 [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h40FF)) 
    \INCLUDE_UNPACKING.lsig_0ffset_cntr[4]_i_1 
       (.I0(empty),
        .I1(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1 ),
        .I2(out),
        .I3(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 ),
        .O(\gen_fwft.empty_fwft_i_reg ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \INCLUDE_UNPACKING.lsig_0ffset_cntr[4]_i_2 
       (.I0(\sig_data_skid_reg_reg[0] [4]),
        .I1(\xpm_fifo_instance.xpm_fifo_sync_inst_i_137_n_0 ),
        .I2(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 ),
        .I3(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]_0 [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \INCLUDE_UNPACKING.lsig_cmd_loaded_i_1 
       (.I0(sig_s_ready_out_reg),
        .I1(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1 ),
        .I2(Q),
        .O(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \INFERRED_GEN.cnt_i[1]_i_2__0 
       (.I0(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1 ),
        .I1(sig_s_ready_out_reg),
        .I2(Q),
        .O(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[0]_i_1 
       (.I0(\sig_data_skid_reg_reg[0]_i_2_n_0 ),
        .I1(\sig_data_skid_reg_reg[0]_i_3_n_0 ),
        .I2(\sig_data_skid_reg_reg[0] [4]),
        .I3(\sig_data_skid_reg_reg[0]_i_4_n_0 ),
        .I4(\sig_data_skid_reg_reg[0] [3]),
        .I5(\sig_data_skid_reg_reg[0]_i_5_n_0 ),
        .O(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4] [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[0]_i_10 
       (.I0(sig_data_fifo_data_out[352]),
        .I1(sig_data_fifo_data_out[320]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[288]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[256]),
        .O(\sig_data_skid_reg[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[0]_i_11 
       (.I0(sig_data_fifo_data_out[480]),
        .I1(sig_data_fifo_data_out[448]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[416]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[384]),
        .O(\sig_data_skid_reg[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[0]_i_12 
       (.I0(sig_data_fifo_data_out[96]),
        .I1(sig_data_fifo_data_out[64]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[32]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[0]),
        .O(\sig_data_skid_reg[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[0]_i_13 
       (.I0(sig_data_fifo_data_out[224]),
        .I1(sig_data_fifo_data_out[192]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[160]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[128]),
        .O(\sig_data_skid_reg[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[0]_i_6 
       (.I0(sig_data_fifo_data_out[864]),
        .I1(sig_data_fifo_data_out[832]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[800]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[768]),
        .O(\sig_data_skid_reg[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[0]_i_7 
       (.I0(sig_data_fifo_data_out[992]),
        .I1(sig_data_fifo_data_out[960]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[928]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[896]),
        .O(\sig_data_skid_reg[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[0]_i_8 
       (.I0(sig_data_fifo_data_out[608]),
        .I1(sig_data_fifo_data_out[576]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[544]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[512]),
        .O(\sig_data_skid_reg[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[0]_i_9 
       (.I0(sig_data_fifo_data_out[736]),
        .I1(sig_data_fifo_data_out[704]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[672]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[640]),
        .O(\sig_data_skid_reg[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[10]_i_1 
       (.I0(\sig_data_skid_reg_reg[10]_i_2_n_0 ),
        .I1(\sig_data_skid_reg_reg[10]_i_3_n_0 ),
        .I2(\sig_data_skid_reg_reg[0] [4]),
        .I3(\sig_data_skid_reg_reg[10]_i_4_n_0 ),
        .I4(\sig_data_skid_reg_reg[0] [3]),
        .I5(\sig_data_skid_reg_reg[10]_i_5_n_0 ),
        .O(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4] [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[10]_i_10 
       (.I0(sig_data_fifo_data_out[362]),
        .I1(sig_data_fifo_data_out[330]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[298]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[266]),
        .O(\sig_data_skid_reg[10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[10]_i_11 
       (.I0(sig_data_fifo_data_out[490]),
        .I1(sig_data_fifo_data_out[458]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[426]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[394]),
        .O(\sig_data_skid_reg[10]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[10]_i_12 
       (.I0(sig_data_fifo_data_out[106]),
        .I1(sig_data_fifo_data_out[74]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[42]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[10]),
        .O(\sig_data_skid_reg[10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[10]_i_13 
       (.I0(sig_data_fifo_data_out[234]),
        .I1(sig_data_fifo_data_out[202]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[170]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[138]),
        .O(\sig_data_skid_reg[10]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[10]_i_6 
       (.I0(sig_data_fifo_data_out[874]),
        .I1(sig_data_fifo_data_out[842]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[810]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[778]),
        .O(\sig_data_skid_reg[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[10]_i_7 
       (.I0(sig_data_fifo_data_out[1002]),
        .I1(sig_data_fifo_data_out[970]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[938]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[906]),
        .O(\sig_data_skid_reg[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[10]_i_8 
       (.I0(sig_data_fifo_data_out[618]),
        .I1(sig_data_fifo_data_out[586]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[554]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[522]),
        .O(\sig_data_skid_reg[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[10]_i_9 
       (.I0(sig_data_fifo_data_out[746]),
        .I1(sig_data_fifo_data_out[714]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[682]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[650]),
        .O(\sig_data_skid_reg[10]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[11]_i_1 
       (.I0(\sig_data_skid_reg_reg[11]_i_2_n_0 ),
        .I1(\sig_data_skid_reg_reg[11]_i_3_n_0 ),
        .I2(\sig_data_skid_reg_reg[0] [4]),
        .I3(\sig_data_skid_reg_reg[11]_i_4_n_0 ),
        .I4(\sig_data_skid_reg_reg[0] [3]),
        .I5(\sig_data_skid_reg_reg[11]_i_5_n_0 ),
        .O(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4] [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[11]_i_10 
       (.I0(sig_data_fifo_data_out[363]),
        .I1(sig_data_fifo_data_out[331]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[299]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[267]),
        .O(\sig_data_skid_reg[11]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[11]_i_11 
       (.I0(sig_data_fifo_data_out[491]),
        .I1(sig_data_fifo_data_out[459]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[427]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[395]),
        .O(\sig_data_skid_reg[11]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[11]_i_12 
       (.I0(sig_data_fifo_data_out[107]),
        .I1(sig_data_fifo_data_out[75]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[43]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[11]),
        .O(\sig_data_skid_reg[11]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[11]_i_13 
       (.I0(sig_data_fifo_data_out[235]),
        .I1(sig_data_fifo_data_out[203]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[171]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[139]),
        .O(\sig_data_skid_reg[11]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[11]_i_6 
       (.I0(sig_data_fifo_data_out[875]),
        .I1(sig_data_fifo_data_out[843]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[811]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[779]),
        .O(\sig_data_skid_reg[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[11]_i_7 
       (.I0(sig_data_fifo_data_out[1003]),
        .I1(sig_data_fifo_data_out[971]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[939]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[907]),
        .O(\sig_data_skid_reg[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[11]_i_8 
       (.I0(sig_data_fifo_data_out[619]),
        .I1(sig_data_fifo_data_out[587]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[555]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[523]),
        .O(\sig_data_skid_reg[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[11]_i_9 
       (.I0(sig_data_fifo_data_out[747]),
        .I1(sig_data_fifo_data_out[715]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[683]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[651]),
        .O(\sig_data_skid_reg[11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[12]_i_1 
       (.I0(\sig_data_skid_reg_reg[12]_i_2_n_0 ),
        .I1(\sig_data_skid_reg_reg[12]_i_3_n_0 ),
        .I2(\sig_data_skid_reg_reg[0] [4]),
        .I3(\sig_data_skid_reg_reg[12]_i_4_n_0 ),
        .I4(\sig_data_skid_reg_reg[0] [3]),
        .I5(\sig_data_skid_reg_reg[12]_i_5_n_0 ),
        .O(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4] [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[12]_i_10 
       (.I0(sig_data_fifo_data_out[364]),
        .I1(sig_data_fifo_data_out[332]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[300]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[268]),
        .O(\sig_data_skid_reg[12]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[12]_i_11 
       (.I0(sig_data_fifo_data_out[492]),
        .I1(sig_data_fifo_data_out[460]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[428]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[396]),
        .O(\sig_data_skid_reg[12]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[12]_i_12 
       (.I0(sig_data_fifo_data_out[108]),
        .I1(sig_data_fifo_data_out[76]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[44]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[12]),
        .O(\sig_data_skid_reg[12]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[12]_i_13 
       (.I0(sig_data_fifo_data_out[236]),
        .I1(sig_data_fifo_data_out[204]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[172]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[140]),
        .O(\sig_data_skid_reg[12]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[12]_i_6 
       (.I0(sig_data_fifo_data_out[876]),
        .I1(sig_data_fifo_data_out[844]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[812]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[780]),
        .O(\sig_data_skid_reg[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[12]_i_7 
       (.I0(sig_data_fifo_data_out[1004]),
        .I1(sig_data_fifo_data_out[972]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[940]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[908]),
        .O(\sig_data_skid_reg[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[12]_i_8 
       (.I0(sig_data_fifo_data_out[620]),
        .I1(sig_data_fifo_data_out[588]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[556]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[524]),
        .O(\sig_data_skid_reg[12]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[12]_i_9 
       (.I0(sig_data_fifo_data_out[748]),
        .I1(sig_data_fifo_data_out[716]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[684]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[652]),
        .O(\sig_data_skid_reg[12]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[13]_i_1 
       (.I0(\sig_data_skid_reg_reg[13]_i_2_n_0 ),
        .I1(\sig_data_skid_reg_reg[13]_i_3_n_0 ),
        .I2(\sig_data_skid_reg_reg[0] [4]),
        .I3(\sig_data_skid_reg_reg[13]_i_4_n_0 ),
        .I4(\sig_data_skid_reg_reg[0] [3]),
        .I5(\sig_data_skid_reg_reg[13]_i_5_n_0 ),
        .O(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4] [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[13]_i_10 
       (.I0(sig_data_fifo_data_out[365]),
        .I1(sig_data_fifo_data_out[333]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[301]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[269]),
        .O(\sig_data_skid_reg[13]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[13]_i_11 
       (.I0(sig_data_fifo_data_out[493]),
        .I1(sig_data_fifo_data_out[461]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[429]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[397]),
        .O(\sig_data_skid_reg[13]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[13]_i_12 
       (.I0(sig_data_fifo_data_out[109]),
        .I1(sig_data_fifo_data_out[77]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[45]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[13]),
        .O(\sig_data_skid_reg[13]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[13]_i_13 
       (.I0(sig_data_fifo_data_out[237]),
        .I1(sig_data_fifo_data_out[205]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[173]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[141]),
        .O(\sig_data_skid_reg[13]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[13]_i_6 
       (.I0(sig_data_fifo_data_out[877]),
        .I1(sig_data_fifo_data_out[845]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[813]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[781]),
        .O(\sig_data_skid_reg[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[13]_i_7 
       (.I0(sig_data_fifo_data_out[1005]),
        .I1(sig_data_fifo_data_out[973]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[941]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[909]),
        .O(\sig_data_skid_reg[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[13]_i_8 
       (.I0(sig_data_fifo_data_out[621]),
        .I1(sig_data_fifo_data_out[589]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[557]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[525]),
        .O(\sig_data_skid_reg[13]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[13]_i_9 
       (.I0(sig_data_fifo_data_out[749]),
        .I1(sig_data_fifo_data_out[717]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[685]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[653]),
        .O(\sig_data_skid_reg[13]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[14]_i_1 
       (.I0(\sig_data_skid_reg_reg[14]_i_2_n_0 ),
        .I1(\sig_data_skid_reg_reg[14]_i_3_n_0 ),
        .I2(\sig_data_skid_reg_reg[0] [4]),
        .I3(\sig_data_skid_reg_reg[14]_i_4_n_0 ),
        .I4(\sig_data_skid_reg_reg[0] [3]),
        .I5(\sig_data_skid_reg_reg[14]_i_5_n_0 ),
        .O(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4] [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[14]_i_10 
       (.I0(sig_data_fifo_data_out[366]),
        .I1(sig_data_fifo_data_out[334]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[302]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[270]),
        .O(\sig_data_skid_reg[14]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[14]_i_11 
       (.I0(sig_data_fifo_data_out[494]),
        .I1(sig_data_fifo_data_out[462]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[430]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[398]),
        .O(\sig_data_skid_reg[14]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[14]_i_12 
       (.I0(sig_data_fifo_data_out[110]),
        .I1(sig_data_fifo_data_out[78]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[46]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[14]),
        .O(\sig_data_skid_reg[14]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[14]_i_13 
       (.I0(sig_data_fifo_data_out[238]),
        .I1(sig_data_fifo_data_out[206]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[174]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[142]),
        .O(\sig_data_skid_reg[14]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[14]_i_6 
       (.I0(sig_data_fifo_data_out[878]),
        .I1(sig_data_fifo_data_out[846]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[814]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[782]),
        .O(\sig_data_skid_reg[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[14]_i_7 
       (.I0(sig_data_fifo_data_out[1006]),
        .I1(sig_data_fifo_data_out[974]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[942]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[910]),
        .O(\sig_data_skid_reg[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[14]_i_8 
       (.I0(sig_data_fifo_data_out[622]),
        .I1(sig_data_fifo_data_out[590]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[558]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[526]),
        .O(\sig_data_skid_reg[14]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[14]_i_9 
       (.I0(sig_data_fifo_data_out[750]),
        .I1(sig_data_fifo_data_out[718]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[686]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[654]),
        .O(\sig_data_skid_reg[14]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[15]_i_1 
       (.I0(\sig_data_skid_reg_reg[15]_i_2_n_0 ),
        .I1(\sig_data_skid_reg_reg[15]_i_3_n_0 ),
        .I2(\sig_data_skid_reg_reg[0] [4]),
        .I3(\sig_data_skid_reg_reg[15]_i_4_n_0 ),
        .I4(\sig_data_skid_reg_reg[0] [3]),
        .I5(\sig_data_skid_reg_reg[15]_i_5_n_0 ),
        .O(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4] [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[15]_i_10 
       (.I0(sig_data_fifo_data_out[367]),
        .I1(sig_data_fifo_data_out[335]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[303]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[271]),
        .O(\sig_data_skid_reg[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[15]_i_11 
       (.I0(sig_data_fifo_data_out[495]),
        .I1(sig_data_fifo_data_out[463]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[431]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[399]),
        .O(\sig_data_skid_reg[15]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[15]_i_12 
       (.I0(sig_data_fifo_data_out[111]),
        .I1(sig_data_fifo_data_out[79]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[47]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[15]),
        .O(\sig_data_skid_reg[15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[15]_i_13 
       (.I0(sig_data_fifo_data_out[239]),
        .I1(sig_data_fifo_data_out[207]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[175]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[143]),
        .O(\sig_data_skid_reg[15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[15]_i_6 
       (.I0(sig_data_fifo_data_out[879]),
        .I1(sig_data_fifo_data_out[847]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[815]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[783]),
        .O(\sig_data_skid_reg[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[15]_i_7 
       (.I0(sig_data_fifo_data_out[1007]),
        .I1(sig_data_fifo_data_out[975]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[943]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[911]),
        .O(\sig_data_skid_reg[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[15]_i_8 
       (.I0(sig_data_fifo_data_out[623]),
        .I1(sig_data_fifo_data_out[591]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[559]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[527]),
        .O(\sig_data_skid_reg[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[15]_i_9 
       (.I0(sig_data_fifo_data_out[751]),
        .I1(sig_data_fifo_data_out[719]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[687]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[655]),
        .O(\sig_data_skid_reg[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[16]_i_1 
       (.I0(\sig_data_skid_reg_reg[16]_i_2_n_0 ),
        .I1(\sig_data_skid_reg_reg[16]_i_3_n_0 ),
        .I2(\sig_data_skid_reg_reg[0] [4]),
        .I3(\sig_data_skid_reg_reg[16]_i_4_n_0 ),
        .I4(\sig_data_skid_reg_reg[0] [3]),
        .I5(\sig_data_skid_reg_reg[16]_i_5_n_0 ),
        .O(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4] [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[16]_i_10 
       (.I0(sig_data_fifo_data_out[368]),
        .I1(sig_data_fifo_data_out[336]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[304]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[272]),
        .O(\sig_data_skid_reg[16]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[16]_i_11 
       (.I0(sig_data_fifo_data_out[496]),
        .I1(sig_data_fifo_data_out[464]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[432]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[400]),
        .O(\sig_data_skid_reg[16]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[16]_i_12 
       (.I0(sig_data_fifo_data_out[112]),
        .I1(sig_data_fifo_data_out[80]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[48]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[16]),
        .O(\sig_data_skid_reg[16]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[16]_i_13 
       (.I0(sig_data_fifo_data_out[240]),
        .I1(sig_data_fifo_data_out[208]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[176]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[144]),
        .O(\sig_data_skid_reg[16]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[16]_i_6 
       (.I0(sig_data_fifo_data_out[880]),
        .I1(sig_data_fifo_data_out[848]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[816]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[784]),
        .O(\sig_data_skid_reg[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[16]_i_7 
       (.I0(sig_data_fifo_data_out[1008]),
        .I1(sig_data_fifo_data_out[976]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[944]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[912]),
        .O(\sig_data_skid_reg[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[16]_i_8 
       (.I0(sig_data_fifo_data_out[624]),
        .I1(sig_data_fifo_data_out[592]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[560]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[528]),
        .O(\sig_data_skid_reg[16]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[16]_i_9 
       (.I0(sig_data_fifo_data_out[752]),
        .I1(sig_data_fifo_data_out[720]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[688]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[656]),
        .O(\sig_data_skid_reg[16]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[17]_i_1 
       (.I0(\sig_data_skid_reg_reg[17]_i_2_n_0 ),
        .I1(\sig_data_skid_reg_reg[17]_i_3_n_0 ),
        .I2(\sig_data_skid_reg_reg[0] [4]),
        .I3(\sig_data_skid_reg_reg[17]_i_4_n_0 ),
        .I4(\sig_data_skid_reg_reg[0] [3]),
        .I5(\sig_data_skid_reg_reg[17]_i_5_n_0 ),
        .O(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4] [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[17]_i_10 
       (.I0(sig_data_fifo_data_out[369]),
        .I1(sig_data_fifo_data_out[337]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[305]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[273]),
        .O(\sig_data_skid_reg[17]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[17]_i_11 
       (.I0(sig_data_fifo_data_out[497]),
        .I1(sig_data_fifo_data_out[465]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[433]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[401]),
        .O(\sig_data_skid_reg[17]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[17]_i_12 
       (.I0(sig_data_fifo_data_out[113]),
        .I1(sig_data_fifo_data_out[81]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[49]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[17]),
        .O(\sig_data_skid_reg[17]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[17]_i_13 
       (.I0(sig_data_fifo_data_out[241]),
        .I1(sig_data_fifo_data_out[209]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[177]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[145]),
        .O(\sig_data_skid_reg[17]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[17]_i_6 
       (.I0(sig_data_fifo_data_out[881]),
        .I1(sig_data_fifo_data_out[849]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[817]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[785]),
        .O(\sig_data_skid_reg[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[17]_i_7 
       (.I0(sig_data_fifo_data_out[1009]),
        .I1(sig_data_fifo_data_out[977]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[945]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[913]),
        .O(\sig_data_skid_reg[17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[17]_i_8 
       (.I0(sig_data_fifo_data_out[625]),
        .I1(sig_data_fifo_data_out[593]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[561]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[529]),
        .O(\sig_data_skid_reg[17]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[17]_i_9 
       (.I0(sig_data_fifo_data_out[753]),
        .I1(sig_data_fifo_data_out[721]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[689]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[657]),
        .O(\sig_data_skid_reg[17]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[18]_i_1 
       (.I0(\sig_data_skid_reg_reg[18]_i_2_n_0 ),
        .I1(\sig_data_skid_reg_reg[18]_i_3_n_0 ),
        .I2(\sig_data_skid_reg_reg[0] [4]),
        .I3(\sig_data_skid_reg_reg[18]_i_4_n_0 ),
        .I4(\sig_data_skid_reg_reg[0] [3]),
        .I5(\sig_data_skid_reg_reg[18]_i_5_n_0 ),
        .O(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4] [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[18]_i_10 
       (.I0(sig_data_fifo_data_out[370]),
        .I1(sig_data_fifo_data_out[338]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[306]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[274]),
        .O(\sig_data_skid_reg[18]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[18]_i_11 
       (.I0(sig_data_fifo_data_out[498]),
        .I1(sig_data_fifo_data_out[466]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[434]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[402]),
        .O(\sig_data_skid_reg[18]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[18]_i_12 
       (.I0(sig_data_fifo_data_out[114]),
        .I1(sig_data_fifo_data_out[82]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[50]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[18]),
        .O(\sig_data_skid_reg[18]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[18]_i_13 
       (.I0(sig_data_fifo_data_out[242]),
        .I1(sig_data_fifo_data_out[210]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[178]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[146]),
        .O(\sig_data_skid_reg[18]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[18]_i_6 
       (.I0(sig_data_fifo_data_out[882]),
        .I1(sig_data_fifo_data_out[850]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[818]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[786]),
        .O(\sig_data_skid_reg[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[18]_i_7 
       (.I0(sig_data_fifo_data_out[1010]),
        .I1(sig_data_fifo_data_out[978]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[946]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[914]),
        .O(\sig_data_skid_reg[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[18]_i_8 
       (.I0(sig_data_fifo_data_out[626]),
        .I1(sig_data_fifo_data_out[594]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[562]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[530]),
        .O(\sig_data_skid_reg[18]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[18]_i_9 
       (.I0(sig_data_fifo_data_out[754]),
        .I1(sig_data_fifo_data_out[722]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[690]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[658]),
        .O(\sig_data_skid_reg[18]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[19]_i_1 
       (.I0(\sig_data_skid_reg_reg[19]_i_2_n_0 ),
        .I1(\sig_data_skid_reg_reg[19]_i_3_n_0 ),
        .I2(\sig_data_skid_reg_reg[0] [4]),
        .I3(\sig_data_skid_reg_reg[19]_i_4_n_0 ),
        .I4(\sig_data_skid_reg_reg[0] [3]),
        .I5(\sig_data_skid_reg_reg[19]_i_5_n_0 ),
        .O(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4] [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[19]_i_10 
       (.I0(sig_data_fifo_data_out[371]),
        .I1(sig_data_fifo_data_out[339]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[307]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[275]),
        .O(\sig_data_skid_reg[19]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[19]_i_11 
       (.I0(sig_data_fifo_data_out[499]),
        .I1(sig_data_fifo_data_out[467]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[435]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[403]),
        .O(\sig_data_skid_reg[19]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[19]_i_12 
       (.I0(sig_data_fifo_data_out[115]),
        .I1(sig_data_fifo_data_out[83]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[51]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[19]),
        .O(\sig_data_skid_reg[19]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[19]_i_13 
       (.I0(sig_data_fifo_data_out[243]),
        .I1(sig_data_fifo_data_out[211]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[179]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[147]),
        .O(\sig_data_skid_reg[19]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[19]_i_6 
       (.I0(sig_data_fifo_data_out[883]),
        .I1(sig_data_fifo_data_out[851]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[819]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[787]),
        .O(\sig_data_skid_reg[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[19]_i_7 
       (.I0(sig_data_fifo_data_out[1011]),
        .I1(sig_data_fifo_data_out[979]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[947]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[915]),
        .O(\sig_data_skid_reg[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[19]_i_8 
       (.I0(sig_data_fifo_data_out[627]),
        .I1(sig_data_fifo_data_out[595]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[563]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[531]),
        .O(\sig_data_skid_reg[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[19]_i_9 
       (.I0(sig_data_fifo_data_out[755]),
        .I1(sig_data_fifo_data_out[723]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[691]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[659]),
        .O(\sig_data_skid_reg[19]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[1]_i_1 
       (.I0(\sig_data_skid_reg_reg[1]_i_2_n_0 ),
        .I1(\sig_data_skid_reg_reg[1]_i_3_n_0 ),
        .I2(\sig_data_skid_reg_reg[0] [4]),
        .I3(\sig_data_skid_reg_reg[1]_i_4_n_0 ),
        .I4(\sig_data_skid_reg_reg[0] [3]),
        .I5(\sig_data_skid_reg_reg[1]_i_5_n_0 ),
        .O(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4] [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[1]_i_10 
       (.I0(sig_data_fifo_data_out[353]),
        .I1(sig_data_fifo_data_out[321]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[289]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[257]),
        .O(\sig_data_skid_reg[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[1]_i_11 
       (.I0(sig_data_fifo_data_out[481]),
        .I1(sig_data_fifo_data_out[449]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[417]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[385]),
        .O(\sig_data_skid_reg[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[1]_i_12 
       (.I0(sig_data_fifo_data_out[97]),
        .I1(sig_data_fifo_data_out[65]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[33]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[1]),
        .O(\sig_data_skid_reg[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[1]_i_13 
       (.I0(sig_data_fifo_data_out[225]),
        .I1(sig_data_fifo_data_out[193]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[161]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[129]),
        .O(\sig_data_skid_reg[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[1]_i_6 
       (.I0(sig_data_fifo_data_out[865]),
        .I1(sig_data_fifo_data_out[833]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[801]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[769]),
        .O(\sig_data_skid_reg[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[1]_i_7 
       (.I0(sig_data_fifo_data_out[993]),
        .I1(sig_data_fifo_data_out[961]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[929]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[897]),
        .O(\sig_data_skid_reg[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[1]_i_8 
       (.I0(sig_data_fifo_data_out[609]),
        .I1(sig_data_fifo_data_out[577]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[545]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[513]),
        .O(\sig_data_skid_reg[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[1]_i_9 
       (.I0(sig_data_fifo_data_out[737]),
        .I1(sig_data_fifo_data_out[705]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[673]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[641]),
        .O(\sig_data_skid_reg[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[20]_i_1 
       (.I0(\sig_data_skid_reg_reg[20]_i_2_n_0 ),
        .I1(\sig_data_skid_reg_reg[20]_i_3_n_0 ),
        .I2(\sig_data_skid_reg_reg[0] [4]),
        .I3(\sig_data_skid_reg_reg[20]_i_4_n_0 ),
        .I4(\sig_data_skid_reg_reg[0] [3]),
        .I5(\sig_data_skid_reg_reg[20]_i_5_n_0 ),
        .O(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4] [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[20]_i_10 
       (.I0(sig_data_fifo_data_out[372]),
        .I1(sig_data_fifo_data_out[340]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[308]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[276]),
        .O(\sig_data_skid_reg[20]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[20]_i_11 
       (.I0(sig_data_fifo_data_out[500]),
        .I1(sig_data_fifo_data_out[468]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[436]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[404]),
        .O(\sig_data_skid_reg[20]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[20]_i_12 
       (.I0(sig_data_fifo_data_out[116]),
        .I1(sig_data_fifo_data_out[84]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[52]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[20]),
        .O(\sig_data_skid_reg[20]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[20]_i_13 
       (.I0(sig_data_fifo_data_out[244]),
        .I1(sig_data_fifo_data_out[212]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[180]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[148]),
        .O(\sig_data_skid_reg[20]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[20]_i_6 
       (.I0(sig_data_fifo_data_out[884]),
        .I1(sig_data_fifo_data_out[852]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[820]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[788]),
        .O(\sig_data_skid_reg[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[20]_i_7 
       (.I0(sig_data_fifo_data_out[1012]),
        .I1(sig_data_fifo_data_out[980]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[948]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[916]),
        .O(\sig_data_skid_reg[20]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[20]_i_8 
       (.I0(sig_data_fifo_data_out[628]),
        .I1(sig_data_fifo_data_out[596]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[564]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[532]),
        .O(\sig_data_skid_reg[20]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[20]_i_9 
       (.I0(sig_data_fifo_data_out[756]),
        .I1(sig_data_fifo_data_out[724]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[692]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[660]),
        .O(\sig_data_skid_reg[20]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[21]_i_1 
       (.I0(\sig_data_skid_reg_reg[21]_i_2_n_0 ),
        .I1(\sig_data_skid_reg_reg[21]_i_3_n_0 ),
        .I2(\sig_data_skid_reg_reg[0] [4]),
        .I3(\sig_data_skid_reg_reg[21]_i_4_n_0 ),
        .I4(\sig_data_skid_reg_reg[0] [3]),
        .I5(\sig_data_skid_reg_reg[21]_i_5_n_0 ),
        .O(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4] [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[21]_i_10 
       (.I0(sig_data_fifo_data_out[373]),
        .I1(sig_data_fifo_data_out[341]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[309]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[277]),
        .O(\sig_data_skid_reg[21]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[21]_i_11 
       (.I0(sig_data_fifo_data_out[501]),
        .I1(sig_data_fifo_data_out[469]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[437]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[405]),
        .O(\sig_data_skid_reg[21]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[21]_i_12 
       (.I0(sig_data_fifo_data_out[117]),
        .I1(sig_data_fifo_data_out[85]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[53]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[21]),
        .O(\sig_data_skid_reg[21]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[21]_i_13 
       (.I0(sig_data_fifo_data_out[245]),
        .I1(sig_data_fifo_data_out[213]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[181]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[149]),
        .O(\sig_data_skid_reg[21]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[21]_i_6 
       (.I0(sig_data_fifo_data_out[885]),
        .I1(sig_data_fifo_data_out[853]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[821]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[789]),
        .O(\sig_data_skid_reg[21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[21]_i_7 
       (.I0(sig_data_fifo_data_out[1013]),
        .I1(sig_data_fifo_data_out[981]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[949]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[917]),
        .O(\sig_data_skid_reg[21]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[21]_i_8 
       (.I0(sig_data_fifo_data_out[629]),
        .I1(sig_data_fifo_data_out[597]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[565]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[533]),
        .O(\sig_data_skid_reg[21]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[21]_i_9 
       (.I0(sig_data_fifo_data_out[757]),
        .I1(sig_data_fifo_data_out[725]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[693]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[661]),
        .O(\sig_data_skid_reg[21]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[22]_i_1 
       (.I0(\sig_data_skid_reg_reg[22]_i_2_n_0 ),
        .I1(\sig_data_skid_reg_reg[22]_i_3_n_0 ),
        .I2(\sig_data_skid_reg_reg[0] [4]),
        .I3(\sig_data_skid_reg_reg[22]_i_4_n_0 ),
        .I4(\sig_data_skid_reg_reg[0] [3]),
        .I5(\sig_data_skid_reg_reg[22]_i_5_n_0 ),
        .O(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4] [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[22]_i_10 
       (.I0(sig_data_fifo_data_out[374]),
        .I1(sig_data_fifo_data_out[342]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[310]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[278]),
        .O(\sig_data_skid_reg[22]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[22]_i_11 
       (.I0(sig_data_fifo_data_out[502]),
        .I1(sig_data_fifo_data_out[470]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[438]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[406]),
        .O(\sig_data_skid_reg[22]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[22]_i_12 
       (.I0(sig_data_fifo_data_out[118]),
        .I1(sig_data_fifo_data_out[86]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[54]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[22]),
        .O(\sig_data_skid_reg[22]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[22]_i_13 
       (.I0(sig_data_fifo_data_out[246]),
        .I1(sig_data_fifo_data_out[214]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[182]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[150]),
        .O(\sig_data_skid_reg[22]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[22]_i_6 
       (.I0(sig_data_fifo_data_out[886]),
        .I1(sig_data_fifo_data_out[854]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[822]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[790]),
        .O(\sig_data_skid_reg[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[22]_i_7 
       (.I0(sig_data_fifo_data_out[1014]),
        .I1(sig_data_fifo_data_out[982]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[950]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[918]),
        .O(\sig_data_skid_reg[22]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[22]_i_8 
       (.I0(sig_data_fifo_data_out[630]),
        .I1(sig_data_fifo_data_out[598]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[566]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[534]),
        .O(\sig_data_skid_reg[22]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[22]_i_9 
       (.I0(sig_data_fifo_data_out[758]),
        .I1(sig_data_fifo_data_out[726]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[694]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[662]),
        .O(\sig_data_skid_reg[22]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[23]_i_1 
       (.I0(\sig_data_skid_reg_reg[23]_i_2_n_0 ),
        .I1(\sig_data_skid_reg_reg[23]_i_3_n_0 ),
        .I2(\sig_data_skid_reg_reg[0] [4]),
        .I3(\sig_data_skid_reg_reg[23]_i_4_n_0 ),
        .I4(\sig_data_skid_reg_reg[0] [3]),
        .I5(\sig_data_skid_reg_reg[23]_i_5_n_0 ),
        .O(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4] [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[23]_i_10 
       (.I0(sig_data_fifo_data_out[375]),
        .I1(sig_data_fifo_data_out[343]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[311]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[279]),
        .O(\sig_data_skid_reg[23]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[23]_i_11 
       (.I0(sig_data_fifo_data_out[503]),
        .I1(sig_data_fifo_data_out[471]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[439]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[407]),
        .O(\sig_data_skid_reg[23]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[23]_i_12 
       (.I0(sig_data_fifo_data_out[119]),
        .I1(sig_data_fifo_data_out[87]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[55]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[23]),
        .O(\sig_data_skid_reg[23]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[23]_i_13 
       (.I0(sig_data_fifo_data_out[247]),
        .I1(sig_data_fifo_data_out[215]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[183]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[151]),
        .O(\sig_data_skid_reg[23]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[23]_i_6 
       (.I0(sig_data_fifo_data_out[887]),
        .I1(sig_data_fifo_data_out[855]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[823]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[791]),
        .O(\sig_data_skid_reg[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[23]_i_7 
       (.I0(sig_data_fifo_data_out[1015]),
        .I1(sig_data_fifo_data_out[983]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[951]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[919]),
        .O(\sig_data_skid_reg[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[23]_i_8 
       (.I0(sig_data_fifo_data_out[631]),
        .I1(sig_data_fifo_data_out[599]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[567]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[535]),
        .O(\sig_data_skid_reg[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[23]_i_9 
       (.I0(sig_data_fifo_data_out[759]),
        .I1(sig_data_fifo_data_out[727]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[695]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[663]),
        .O(\sig_data_skid_reg[23]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[24]_i_1 
       (.I0(\sig_data_skid_reg_reg[24]_i_2_n_0 ),
        .I1(\sig_data_skid_reg_reg[24]_i_3_n_0 ),
        .I2(\sig_data_skid_reg_reg[0] [4]),
        .I3(\sig_data_skid_reg_reg[24]_i_4_n_0 ),
        .I4(\sig_data_skid_reg_reg[0] [3]),
        .I5(\sig_data_skid_reg_reg[24]_i_5_n_0 ),
        .O(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4] [24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[24]_i_10 
       (.I0(sig_data_fifo_data_out[376]),
        .I1(sig_data_fifo_data_out[344]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[312]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[280]),
        .O(\sig_data_skid_reg[24]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[24]_i_11 
       (.I0(sig_data_fifo_data_out[504]),
        .I1(sig_data_fifo_data_out[472]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[440]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[408]),
        .O(\sig_data_skid_reg[24]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[24]_i_12 
       (.I0(sig_data_fifo_data_out[120]),
        .I1(sig_data_fifo_data_out[88]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[56]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[24]),
        .O(\sig_data_skid_reg[24]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[24]_i_13 
       (.I0(sig_data_fifo_data_out[248]),
        .I1(sig_data_fifo_data_out[216]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[184]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[152]),
        .O(\sig_data_skid_reg[24]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[24]_i_6 
       (.I0(sig_data_fifo_data_out[888]),
        .I1(sig_data_fifo_data_out[856]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[824]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[792]),
        .O(\sig_data_skid_reg[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[24]_i_7 
       (.I0(sig_data_fifo_data_out[1016]),
        .I1(sig_data_fifo_data_out[984]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[952]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[920]),
        .O(\sig_data_skid_reg[24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[24]_i_8 
       (.I0(sig_data_fifo_data_out[632]),
        .I1(sig_data_fifo_data_out[600]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[568]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[536]),
        .O(\sig_data_skid_reg[24]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[24]_i_9 
       (.I0(sig_data_fifo_data_out[760]),
        .I1(sig_data_fifo_data_out[728]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[696]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[664]),
        .O(\sig_data_skid_reg[24]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[25]_i_1 
       (.I0(\sig_data_skid_reg_reg[25]_i_2_n_0 ),
        .I1(\sig_data_skid_reg_reg[25]_i_3_n_0 ),
        .I2(\sig_data_skid_reg_reg[0] [4]),
        .I3(\sig_data_skid_reg_reg[25]_i_4_n_0 ),
        .I4(\sig_data_skid_reg_reg[0] [3]),
        .I5(\sig_data_skid_reg_reg[25]_i_5_n_0 ),
        .O(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4] [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[25]_i_10 
       (.I0(sig_data_fifo_data_out[377]),
        .I1(sig_data_fifo_data_out[345]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[313]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[281]),
        .O(\sig_data_skid_reg[25]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[25]_i_11 
       (.I0(sig_data_fifo_data_out[505]),
        .I1(sig_data_fifo_data_out[473]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[441]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[409]),
        .O(\sig_data_skid_reg[25]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[25]_i_12 
       (.I0(sig_data_fifo_data_out[121]),
        .I1(sig_data_fifo_data_out[89]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[57]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[25]),
        .O(\sig_data_skid_reg[25]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[25]_i_13 
       (.I0(sig_data_fifo_data_out[249]),
        .I1(sig_data_fifo_data_out[217]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[185]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[153]),
        .O(\sig_data_skid_reg[25]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[25]_i_6 
       (.I0(sig_data_fifo_data_out[889]),
        .I1(sig_data_fifo_data_out[857]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[825]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[793]),
        .O(\sig_data_skid_reg[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[25]_i_7 
       (.I0(sig_data_fifo_data_out[1017]),
        .I1(sig_data_fifo_data_out[985]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[953]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[921]),
        .O(\sig_data_skid_reg[25]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[25]_i_8 
       (.I0(sig_data_fifo_data_out[633]),
        .I1(sig_data_fifo_data_out[601]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[569]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[537]),
        .O(\sig_data_skid_reg[25]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[25]_i_9 
       (.I0(sig_data_fifo_data_out[761]),
        .I1(sig_data_fifo_data_out[729]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[697]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[665]),
        .O(\sig_data_skid_reg[25]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[26]_i_1 
       (.I0(\sig_data_skid_reg_reg[26]_i_2_n_0 ),
        .I1(\sig_data_skid_reg_reg[26]_i_3_n_0 ),
        .I2(\sig_data_skid_reg_reg[0] [4]),
        .I3(\sig_data_skid_reg_reg[26]_i_4_n_0 ),
        .I4(\sig_data_skid_reg_reg[0] [3]),
        .I5(\sig_data_skid_reg_reg[26]_i_5_n_0 ),
        .O(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4] [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[26]_i_10 
       (.I0(sig_data_fifo_data_out[378]),
        .I1(sig_data_fifo_data_out[346]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[314]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[282]),
        .O(\sig_data_skid_reg[26]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[26]_i_11 
       (.I0(sig_data_fifo_data_out[506]),
        .I1(sig_data_fifo_data_out[474]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[442]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[410]),
        .O(\sig_data_skid_reg[26]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[26]_i_12 
       (.I0(sig_data_fifo_data_out[122]),
        .I1(sig_data_fifo_data_out[90]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[58]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[26]),
        .O(\sig_data_skid_reg[26]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[26]_i_13 
       (.I0(sig_data_fifo_data_out[250]),
        .I1(sig_data_fifo_data_out[218]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[186]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[154]),
        .O(\sig_data_skid_reg[26]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[26]_i_6 
       (.I0(sig_data_fifo_data_out[890]),
        .I1(sig_data_fifo_data_out[858]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[826]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[794]),
        .O(\sig_data_skid_reg[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[26]_i_7 
       (.I0(sig_data_fifo_data_out[1018]),
        .I1(sig_data_fifo_data_out[986]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[954]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[922]),
        .O(\sig_data_skid_reg[26]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[26]_i_8 
       (.I0(sig_data_fifo_data_out[634]),
        .I1(sig_data_fifo_data_out[602]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[570]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[538]),
        .O(\sig_data_skid_reg[26]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[26]_i_9 
       (.I0(sig_data_fifo_data_out[762]),
        .I1(sig_data_fifo_data_out[730]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[698]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[666]),
        .O(\sig_data_skid_reg[26]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[27]_i_1 
       (.I0(\sig_data_skid_reg_reg[27]_i_2_n_0 ),
        .I1(\sig_data_skid_reg_reg[27]_i_3_n_0 ),
        .I2(\sig_data_skid_reg_reg[0] [4]),
        .I3(\sig_data_skid_reg_reg[27]_i_4_n_0 ),
        .I4(\sig_data_skid_reg_reg[0] [3]),
        .I5(\sig_data_skid_reg_reg[27]_i_5_n_0 ),
        .O(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4] [27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[27]_i_10 
       (.I0(sig_data_fifo_data_out[379]),
        .I1(sig_data_fifo_data_out[347]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[315]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[283]),
        .O(\sig_data_skid_reg[27]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[27]_i_11 
       (.I0(sig_data_fifo_data_out[507]),
        .I1(sig_data_fifo_data_out[475]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[443]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[411]),
        .O(\sig_data_skid_reg[27]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[27]_i_12 
       (.I0(sig_data_fifo_data_out[123]),
        .I1(sig_data_fifo_data_out[91]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[59]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[27]),
        .O(\sig_data_skid_reg[27]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[27]_i_13 
       (.I0(sig_data_fifo_data_out[251]),
        .I1(sig_data_fifo_data_out[219]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[187]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[155]),
        .O(\sig_data_skid_reg[27]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[27]_i_6 
       (.I0(sig_data_fifo_data_out[891]),
        .I1(sig_data_fifo_data_out[859]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[827]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[795]),
        .O(\sig_data_skid_reg[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[27]_i_7 
       (.I0(sig_data_fifo_data_out[1019]),
        .I1(sig_data_fifo_data_out[987]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[955]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[923]),
        .O(\sig_data_skid_reg[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[27]_i_8 
       (.I0(sig_data_fifo_data_out[635]),
        .I1(sig_data_fifo_data_out[603]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[571]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[539]),
        .O(\sig_data_skid_reg[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[27]_i_9 
       (.I0(sig_data_fifo_data_out[763]),
        .I1(sig_data_fifo_data_out[731]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[699]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[667]),
        .O(\sig_data_skid_reg[27]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[28]_i_1 
       (.I0(\sig_data_skid_reg_reg[28]_i_2_n_0 ),
        .I1(\sig_data_skid_reg_reg[28]_i_3_n_0 ),
        .I2(\sig_data_skid_reg_reg[0] [4]),
        .I3(\sig_data_skid_reg_reg[28]_i_4_n_0 ),
        .I4(\sig_data_skid_reg_reg[0] [3]),
        .I5(\sig_data_skid_reg_reg[28]_i_5_n_0 ),
        .O(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4] [28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[28]_i_10 
       (.I0(sig_data_fifo_data_out[380]),
        .I1(sig_data_fifo_data_out[348]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[316]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[284]),
        .O(\sig_data_skid_reg[28]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[28]_i_11 
       (.I0(sig_data_fifo_data_out[508]),
        .I1(sig_data_fifo_data_out[476]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[444]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[412]),
        .O(\sig_data_skid_reg[28]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[28]_i_12 
       (.I0(sig_data_fifo_data_out[124]),
        .I1(sig_data_fifo_data_out[92]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[60]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[28]),
        .O(\sig_data_skid_reg[28]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[28]_i_13 
       (.I0(sig_data_fifo_data_out[252]),
        .I1(sig_data_fifo_data_out[220]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[188]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[156]),
        .O(\sig_data_skid_reg[28]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[28]_i_6 
       (.I0(sig_data_fifo_data_out[892]),
        .I1(sig_data_fifo_data_out[860]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[828]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[796]),
        .O(\sig_data_skid_reg[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[28]_i_7 
       (.I0(sig_data_fifo_data_out[1020]),
        .I1(sig_data_fifo_data_out[988]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[956]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[924]),
        .O(\sig_data_skid_reg[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[28]_i_8 
       (.I0(sig_data_fifo_data_out[636]),
        .I1(sig_data_fifo_data_out[604]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[572]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[540]),
        .O(\sig_data_skid_reg[28]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[28]_i_9 
       (.I0(sig_data_fifo_data_out[764]),
        .I1(sig_data_fifo_data_out[732]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[700]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[668]),
        .O(\sig_data_skid_reg[28]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[29]_i_1 
       (.I0(\sig_data_skid_reg_reg[29]_i_2_n_0 ),
        .I1(\sig_data_skid_reg_reg[29]_i_3_n_0 ),
        .I2(\sig_data_skid_reg_reg[0] [4]),
        .I3(\sig_data_skid_reg_reg[29]_i_4_n_0 ),
        .I4(\sig_data_skid_reg_reg[0] [3]),
        .I5(\sig_data_skid_reg_reg[29]_i_5_n_0 ),
        .O(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4] [29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[29]_i_10 
       (.I0(sig_data_fifo_data_out[381]),
        .I1(sig_data_fifo_data_out[349]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[317]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[285]),
        .O(\sig_data_skid_reg[29]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[29]_i_11 
       (.I0(sig_data_fifo_data_out[509]),
        .I1(sig_data_fifo_data_out[477]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[445]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[413]),
        .O(\sig_data_skid_reg[29]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[29]_i_12 
       (.I0(sig_data_fifo_data_out[125]),
        .I1(sig_data_fifo_data_out[93]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[61]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[29]),
        .O(\sig_data_skid_reg[29]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[29]_i_13 
       (.I0(sig_data_fifo_data_out[253]),
        .I1(sig_data_fifo_data_out[221]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[189]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[157]),
        .O(\sig_data_skid_reg[29]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[29]_i_6 
       (.I0(sig_data_fifo_data_out[893]),
        .I1(sig_data_fifo_data_out[861]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[829]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[797]),
        .O(\sig_data_skid_reg[29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[29]_i_7 
       (.I0(sig_data_fifo_data_out[1021]),
        .I1(sig_data_fifo_data_out[989]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[957]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[925]),
        .O(\sig_data_skid_reg[29]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[29]_i_8 
       (.I0(sig_data_fifo_data_out[637]),
        .I1(sig_data_fifo_data_out[605]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[573]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[541]),
        .O(\sig_data_skid_reg[29]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[29]_i_9 
       (.I0(sig_data_fifo_data_out[765]),
        .I1(sig_data_fifo_data_out[733]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[701]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[669]),
        .O(\sig_data_skid_reg[29]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[2]_i_1 
       (.I0(\sig_data_skid_reg_reg[2]_i_2_n_0 ),
        .I1(\sig_data_skid_reg_reg[2]_i_3_n_0 ),
        .I2(\sig_data_skid_reg_reg[0] [4]),
        .I3(\sig_data_skid_reg_reg[2]_i_4_n_0 ),
        .I4(\sig_data_skid_reg_reg[0] [3]),
        .I5(\sig_data_skid_reg_reg[2]_i_5_n_0 ),
        .O(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[2]_i_10 
       (.I0(sig_data_fifo_data_out[354]),
        .I1(sig_data_fifo_data_out[322]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[290]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[258]),
        .O(\sig_data_skid_reg[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[2]_i_11 
       (.I0(sig_data_fifo_data_out[482]),
        .I1(sig_data_fifo_data_out[450]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[418]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[386]),
        .O(\sig_data_skid_reg[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[2]_i_12 
       (.I0(sig_data_fifo_data_out[98]),
        .I1(sig_data_fifo_data_out[66]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[34]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[2]),
        .O(\sig_data_skid_reg[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[2]_i_13 
       (.I0(sig_data_fifo_data_out[226]),
        .I1(sig_data_fifo_data_out[194]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[162]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[130]),
        .O(\sig_data_skid_reg[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[2]_i_6 
       (.I0(sig_data_fifo_data_out[866]),
        .I1(sig_data_fifo_data_out[834]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[802]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[770]),
        .O(\sig_data_skid_reg[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[2]_i_7 
       (.I0(sig_data_fifo_data_out[994]),
        .I1(sig_data_fifo_data_out[962]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[930]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[898]),
        .O(\sig_data_skid_reg[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[2]_i_8 
       (.I0(sig_data_fifo_data_out[610]),
        .I1(sig_data_fifo_data_out[578]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[546]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[514]),
        .O(\sig_data_skid_reg[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[2]_i_9 
       (.I0(sig_data_fifo_data_out[738]),
        .I1(sig_data_fifo_data_out[706]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[674]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[642]),
        .O(\sig_data_skid_reg[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[30]_i_1 
       (.I0(\sig_data_skid_reg_reg[30]_i_2_n_0 ),
        .I1(\sig_data_skid_reg_reg[30]_i_3_n_0 ),
        .I2(\sig_data_skid_reg_reg[0] [4]),
        .I3(\sig_data_skid_reg_reg[30]_i_4_n_0 ),
        .I4(\sig_data_skid_reg_reg[0] [3]),
        .I5(\sig_data_skid_reg_reg[30]_i_5_n_0 ),
        .O(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4] [30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[30]_i_10 
       (.I0(sig_data_fifo_data_out[382]),
        .I1(sig_data_fifo_data_out[350]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[318]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[286]),
        .O(\sig_data_skid_reg[30]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[30]_i_11 
       (.I0(sig_data_fifo_data_out[510]),
        .I1(sig_data_fifo_data_out[478]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[446]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[414]),
        .O(\sig_data_skid_reg[30]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[30]_i_12 
       (.I0(sig_data_fifo_data_out[126]),
        .I1(sig_data_fifo_data_out[94]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[62]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[30]),
        .O(\sig_data_skid_reg[30]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[30]_i_13 
       (.I0(sig_data_fifo_data_out[254]),
        .I1(sig_data_fifo_data_out[222]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[190]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[158]),
        .O(\sig_data_skid_reg[30]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[30]_i_6 
       (.I0(sig_data_fifo_data_out[894]),
        .I1(sig_data_fifo_data_out[862]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[830]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[798]),
        .O(\sig_data_skid_reg[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[30]_i_7 
       (.I0(sig_data_fifo_data_out[1022]),
        .I1(sig_data_fifo_data_out[990]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[958]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[926]),
        .O(\sig_data_skid_reg[30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[30]_i_8 
       (.I0(sig_data_fifo_data_out[638]),
        .I1(sig_data_fifo_data_out[606]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[574]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[542]),
        .O(\sig_data_skid_reg[30]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[30]_i_9 
       (.I0(sig_data_fifo_data_out[766]),
        .I1(sig_data_fifo_data_out[734]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[702]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[670]),
        .O(\sig_data_skid_reg[30]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[31]_i_1 
       (.I0(\sig_data_skid_reg_reg[31]_i_2_n_0 ),
        .I1(\sig_data_skid_reg_reg[31]_i_3_n_0 ),
        .I2(\sig_data_skid_reg_reg[0] [4]),
        .I3(\sig_data_skid_reg_reg[31]_i_4_n_0 ),
        .I4(\sig_data_skid_reg_reg[0] [3]),
        .I5(\sig_data_skid_reg_reg[31]_i_5_n_0 ),
        .O(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4] [31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[31]_i_10 
       (.I0(sig_data_fifo_data_out[383]),
        .I1(sig_data_fifo_data_out[351]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[319]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[287]),
        .O(\sig_data_skid_reg[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[31]_i_11 
       (.I0(sig_data_fifo_data_out[511]),
        .I1(sig_data_fifo_data_out[479]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[447]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[415]),
        .O(\sig_data_skid_reg[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[31]_i_12 
       (.I0(sig_data_fifo_data_out[127]),
        .I1(sig_data_fifo_data_out[95]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[63]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[31]),
        .O(\sig_data_skid_reg[31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[31]_i_13 
       (.I0(sig_data_fifo_data_out[255]),
        .I1(sig_data_fifo_data_out[223]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[191]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[159]),
        .O(\sig_data_skid_reg[31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[31]_i_6 
       (.I0(sig_data_fifo_data_out[895]),
        .I1(sig_data_fifo_data_out[863]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[831]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[799]),
        .O(\sig_data_skid_reg[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[31]_i_7 
       (.I0(sig_data_fifo_data_out[1023]),
        .I1(sig_data_fifo_data_out[991]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[959]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[927]),
        .O(\sig_data_skid_reg[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[31]_i_8 
       (.I0(sig_data_fifo_data_out[639]),
        .I1(sig_data_fifo_data_out[607]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[575]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[543]),
        .O(\sig_data_skid_reg[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[31]_i_9 
       (.I0(sig_data_fifo_data_out[767]),
        .I1(sig_data_fifo_data_out[735]),
        .I2(\sig_data_skid_reg_reg[16]_i_5_0 ),
        .I3(sig_data_fifo_data_out[703]),
        .I4(\sig_data_skid_reg_reg[16]_i_5_1 ),
        .I5(sig_data_fifo_data_out[671]),
        .O(\sig_data_skid_reg[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[3]_i_1 
       (.I0(\sig_data_skid_reg_reg[3]_i_2_n_0 ),
        .I1(\sig_data_skid_reg_reg[3]_i_3_n_0 ),
        .I2(\sig_data_skid_reg_reg[0] [4]),
        .I3(\sig_data_skid_reg_reg[3]_i_4_n_0 ),
        .I4(\sig_data_skid_reg_reg[0] [3]),
        .I5(\sig_data_skid_reg_reg[3]_i_5_n_0 ),
        .O(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4] [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[3]_i_10 
       (.I0(sig_data_fifo_data_out[355]),
        .I1(sig_data_fifo_data_out[323]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[291]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[259]),
        .O(\sig_data_skid_reg[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[3]_i_11 
       (.I0(sig_data_fifo_data_out[483]),
        .I1(sig_data_fifo_data_out[451]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[419]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[387]),
        .O(\sig_data_skid_reg[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[3]_i_12 
       (.I0(sig_data_fifo_data_out[99]),
        .I1(sig_data_fifo_data_out[67]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[35]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[3]),
        .O(\sig_data_skid_reg[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[3]_i_13 
       (.I0(sig_data_fifo_data_out[227]),
        .I1(sig_data_fifo_data_out[195]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[163]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[131]),
        .O(\sig_data_skid_reg[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[3]_i_6 
       (.I0(sig_data_fifo_data_out[867]),
        .I1(sig_data_fifo_data_out[835]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[803]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[771]),
        .O(\sig_data_skid_reg[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[3]_i_7 
       (.I0(sig_data_fifo_data_out[995]),
        .I1(sig_data_fifo_data_out[963]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[931]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[899]),
        .O(\sig_data_skid_reg[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[3]_i_8 
       (.I0(sig_data_fifo_data_out[611]),
        .I1(sig_data_fifo_data_out[579]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[547]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[515]),
        .O(\sig_data_skid_reg[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[3]_i_9 
       (.I0(sig_data_fifo_data_out[739]),
        .I1(sig_data_fifo_data_out[707]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[675]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[643]),
        .O(\sig_data_skid_reg[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[4]_i_1 
       (.I0(\sig_data_skid_reg_reg[4]_i_2_n_0 ),
        .I1(\sig_data_skid_reg_reg[4]_i_3_n_0 ),
        .I2(\sig_data_skid_reg_reg[0] [4]),
        .I3(\sig_data_skid_reg_reg[4]_i_4_n_0 ),
        .I4(\sig_data_skid_reg_reg[0] [3]),
        .I5(\sig_data_skid_reg_reg[4]_i_5_n_0 ),
        .O(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4] [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[4]_i_10 
       (.I0(sig_data_fifo_data_out[356]),
        .I1(sig_data_fifo_data_out[324]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[292]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[260]),
        .O(\sig_data_skid_reg[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[4]_i_11 
       (.I0(sig_data_fifo_data_out[484]),
        .I1(sig_data_fifo_data_out[452]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[420]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[388]),
        .O(\sig_data_skid_reg[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[4]_i_12 
       (.I0(sig_data_fifo_data_out[100]),
        .I1(sig_data_fifo_data_out[68]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[36]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[4]),
        .O(\sig_data_skid_reg[4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[4]_i_13 
       (.I0(sig_data_fifo_data_out[228]),
        .I1(sig_data_fifo_data_out[196]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[164]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[132]),
        .O(\sig_data_skid_reg[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[4]_i_6 
       (.I0(sig_data_fifo_data_out[868]),
        .I1(sig_data_fifo_data_out[836]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[804]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[772]),
        .O(\sig_data_skid_reg[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[4]_i_7 
       (.I0(sig_data_fifo_data_out[996]),
        .I1(sig_data_fifo_data_out[964]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[932]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[900]),
        .O(\sig_data_skid_reg[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[4]_i_8 
       (.I0(sig_data_fifo_data_out[612]),
        .I1(sig_data_fifo_data_out[580]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[548]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[516]),
        .O(\sig_data_skid_reg[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[4]_i_9 
       (.I0(sig_data_fifo_data_out[740]),
        .I1(sig_data_fifo_data_out[708]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[676]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[644]),
        .O(\sig_data_skid_reg[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[5]_i_1 
       (.I0(\sig_data_skid_reg_reg[5]_i_2_n_0 ),
        .I1(\sig_data_skid_reg_reg[5]_i_3_n_0 ),
        .I2(\sig_data_skid_reg_reg[0] [4]),
        .I3(\sig_data_skid_reg_reg[5]_i_4_n_0 ),
        .I4(\sig_data_skid_reg_reg[0] [3]),
        .I5(\sig_data_skid_reg_reg[5]_i_5_n_0 ),
        .O(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4] [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[5]_i_10 
       (.I0(sig_data_fifo_data_out[357]),
        .I1(sig_data_fifo_data_out[325]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[293]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[261]),
        .O(\sig_data_skid_reg[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[5]_i_11 
       (.I0(sig_data_fifo_data_out[485]),
        .I1(sig_data_fifo_data_out[453]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[421]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[389]),
        .O(\sig_data_skid_reg[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[5]_i_12 
       (.I0(sig_data_fifo_data_out[101]),
        .I1(sig_data_fifo_data_out[69]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[37]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[5]),
        .O(\sig_data_skid_reg[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[5]_i_13 
       (.I0(sig_data_fifo_data_out[229]),
        .I1(sig_data_fifo_data_out[197]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[165]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[133]),
        .O(\sig_data_skid_reg[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[5]_i_6 
       (.I0(sig_data_fifo_data_out[869]),
        .I1(sig_data_fifo_data_out[837]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[805]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[773]),
        .O(\sig_data_skid_reg[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[5]_i_7 
       (.I0(sig_data_fifo_data_out[997]),
        .I1(sig_data_fifo_data_out[965]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[933]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[901]),
        .O(\sig_data_skid_reg[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[5]_i_8 
       (.I0(sig_data_fifo_data_out[613]),
        .I1(sig_data_fifo_data_out[581]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[549]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[517]),
        .O(\sig_data_skid_reg[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[5]_i_9 
       (.I0(sig_data_fifo_data_out[741]),
        .I1(sig_data_fifo_data_out[709]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[677]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[645]),
        .O(\sig_data_skid_reg[5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[6]_i_1 
       (.I0(\sig_data_skid_reg_reg[6]_i_2_n_0 ),
        .I1(\sig_data_skid_reg_reg[6]_i_3_n_0 ),
        .I2(\sig_data_skid_reg_reg[0] [4]),
        .I3(\sig_data_skid_reg_reg[6]_i_4_n_0 ),
        .I4(\sig_data_skid_reg_reg[0] [3]),
        .I5(\sig_data_skid_reg_reg[6]_i_5_n_0 ),
        .O(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4] [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[6]_i_10 
       (.I0(sig_data_fifo_data_out[358]),
        .I1(sig_data_fifo_data_out[326]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[294]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[262]),
        .O(\sig_data_skid_reg[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[6]_i_11 
       (.I0(sig_data_fifo_data_out[486]),
        .I1(sig_data_fifo_data_out[454]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[422]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[390]),
        .O(\sig_data_skid_reg[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[6]_i_12 
       (.I0(sig_data_fifo_data_out[102]),
        .I1(sig_data_fifo_data_out[70]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[38]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[6]),
        .O(\sig_data_skid_reg[6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[6]_i_13 
       (.I0(sig_data_fifo_data_out[230]),
        .I1(sig_data_fifo_data_out[198]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[166]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[134]),
        .O(\sig_data_skid_reg[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[6]_i_6 
       (.I0(sig_data_fifo_data_out[870]),
        .I1(sig_data_fifo_data_out[838]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[806]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[774]),
        .O(\sig_data_skid_reg[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[6]_i_7 
       (.I0(sig_data_fifo_data_out[998]),
        .I1(sig_data_fifo_data_out[966]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[934]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[902]),
        .O(\sig_data_skid_reg[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[6]_i_8 
       (.I0(sig_data_fifo_data_out[614]),
        .I1(sig_data_fifo_data_out[582]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[550]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[518]),
        .O(\sig_data_skid_reg[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[6]_i_9 
       (.I0(sig_data_fifo_data_out[742]),
        .I1(sig_data_fifo_data_out[710]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[678]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[646]),
        .O(\sig_data_skid_reg[6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[7]_i_1 
       (.I0(\sig_data_skid_reg_reg[7]_i_2_n_0 ),
        .I1(\sig_data_skid_reg_reg[7]_i_3_n_0 ),
        .I2(\sig_data_skid_reg_reg[0] [4]),
        .I3(\sig_data_skid_reg_reg[7]_i_4_n_0 ),
        .I4(\sig_data_skid_reg_reg[0] [3]),
        .I5(\sig_data_skid_reg_reg[7]_i_5_n_0 ),
        .O(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[7]_i_10 
       (.I0(sig_data_fifo_data_out[359]),
        .I1(sig_data_fifo_data_out[327]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[295]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[263]),
        .O(\sig_data_skid_reg[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[7]_i_11 
       (.I0(sig_data_fifo_data_out[487]),
        .I1(sig_data_fifo_data_out[455]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[423]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[391]),
        .O(\sig_data_skid_reg[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[7]_i_12 
       (.I0(sig_data_fifo_data_out[103]),
        .I1(sig_data_fifo_data_out[71]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[39]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[7]),
        .O(\sig_data_skid_reg[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[7]_i_13 
       (.I0(sig_data_fifo_data_out[231]),
        .I1(sig_data_fifo_data_out[199]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[167]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[135]),
        .O(\sig_data_skid_reg[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[7]_i_6 
       (.I0(sig_data_fifo_data_out[871]),
        .I1(sig_data_fifo_data_out[839]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[807]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[775]),
        .O(\sig_data_skid_reg[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[7]_i_7 
       (.I0(sig_data_fifo_data_out[999]),
        .I1(sig_data_fifo_data_out[967]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[935]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[903]),
        .O(\sig_data_skid_reg[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[7]_i_8 
       (.I0(sig_data_fifo_data_out[615]),
        .I1(sig_data_fifo_data_out[583]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[551]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[519]),
        .O(\sig_data_skid_reg[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[7]_i_9 
       (.I0(sig_data_fifo_data_out[743]),
        .I1(sig_data_fifo_data_out[711]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[679]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[647]),
        .O(\sig_data_skid_reg[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[8]_i_1 
       (.I0(\sig_data_skid_reg_reg[8]_i_2_n_0 ),
        .I1(\sig_data_skid_reg_reg[8]_i_3_n_0 ),
        .I2(\sig_data_skid_reg_reg[0] [4]),
        .I3(\sig_data_skid_reg_reg[8]_i_4_n_0 ),
        .I4(\sig_data_skid_reg_reg[0] [3]),
        .I5(\sig_data_skid_reg_reg[8]_i_5_n_0 ),
        .O(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4] [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[8]_i_10 
       (.I0(sig_data_fifo_data_out[360]),
        .I1(sig_data_fifo_data_out[328]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[296]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[264]),
        .O(\sig_data_skid_reg[8]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[8]_i_11 
       (.I0(sig_data_fifo_data_out[488]),
        .I1(sig_data_fifo_data_out[456]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[424]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[392]),
        .O(\sig_data_skid_reg[8]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[8]_i_12 
       (.I0(sig_data_fifo_data_out[104]),
        .I1(sig_data_fifo_data_out[72]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[40]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[8]),
        .O(\sig_data_skid_reg[8]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[8]_i_13 
       (.I0(sig_data_fifo_data_out[232]),
        .I1(sig_data_fifo_data_out[200]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[168]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[136]),
        .O(\sig_data_skid_reg[8]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[8]_i_6 
       (.I0(sig_data_fifo_data_out[872]),
        .I1(sig_data_fifo_data_out[840]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[808]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[776]),
        .O(\sig_data_skid_reg[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[8]_i_7 
       (.I0(sig_data_fifo_data_out[1000]),
        .I1(sig_data_fifo_data_out[968]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[936]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[904]),
        .O(\sig_data_skid_reg[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[8]_i_8 
       (.I0(sig_data_fifo_data_out[616]),
        .I1(sig_data_fifo_data_out[584]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[552]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[520]),
        .O(\sig_data_skid_reg[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[8]_i_9 
       (.I0(sig_data_fifo_data_out[744]),
        .I1(sig_data_fifo_data_out[712]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[680]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[648]),
        .O(\sig_data_skid_reg[8]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[9]_i_1 
       (.I0(\sig_data_skid_reg_reg[9]_i_2_n_0 ),
        .I1(\sig_data_skid_reg_reg[9]_i_3_n_0 ),
        .I2(\sig_data_skid_reg_reg[0] [4]),
        .I3(\sig_data_skid_reg_reg[9]_i_4_n_0 ),
        .I4(\sig_data_skid_reg_reg[0] [3]),
        .I5(\sig_data_skid_reg_reg[9]_i_5_n_0 ),
        .O(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4] [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[9]_i_10 
       (.I0(sig_data_fifo_data_out[361]),
        .I1(sig_data_fifo_data_out[329]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[297]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[265]),
        .O(\sig_data_skid_reg[9]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[9]_i_11 
       (.I0(sig_data_fifo_data_out[489]),
        .I1(sig_data_fifo_data_out[457]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[425]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[393]),
        .O(\sig_data_skid_reg[9]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[9]_i_12 
       (.I0(sig_data_fifo_data_out[105]),
        .I1(sig_data_fifo_data_out[73]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[41]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[9]),
        .O(\sig_data_skid_reg[9]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[9]_i_13 
       (.I0(sig_data_fifo_data_out[233]),
        .I1(sig_data_fifo_data_out[201]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[169]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[137]),
        .O(\sig_data_skid_reg[9]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[9]_i_6 
       (.I0(sig_data_fifo_data_out[873]),
        .I1(sig_data_fifo_data_out[841]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[809]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[777]),
        .O(\sig_data_skid_reg[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[9]_i_7 
       (.I0(sig_data_fifo_data_out[1001]),
        .I1(sig_data_fifo_data_out[969]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[937]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[905]),
        .O(\sig_data_skid_reg[9]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[9]_i_8 
       (.I0(sig_data_fifo_data_out[617]),
        .I1(sig_data_fifo_data_out[585]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[553]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[521]),
        .O(\sig_data_skid_reg[9]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_data_skid_reg[9]_i_9 
       (.I0(sig_data_fifo_data_out[745]),
        .I1(sig_data_fifo_data_out[713]),
        .I2(\sig_data_skid_reg_reg[0] [1]),
        .I3(sig_data_fifo_data_out[681]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[649]),
        .O(\sig_data_skid_reg[9]_i_9_n_0 ));
  MUXF7 \sig_data_skid_reg_reg[0]_i_2 
       (.I0(\sig_data_skid_reg[0]_i_6_n_0 ),
        .I1(\sig_data_skid_reg[0]_i_7_n_0 ),
        .O(\sig_data_skid_reg_reg[0]_i_2_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[0]_i_3 
       (.I0(\sig_data_skid_reg[0]_i_8_n_0 ),
        .I1(\sig_data_skid_reg[0]_i_9_n_0 ),
        .O(\sig_data_skid_reg_reg[0]_i_3_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[0]_i_4 
       (.I0(\sig_data_skid_reg[0]_i_10_n_0 ),
        .I1(\sig_data_skid_reg[0]_i_11_n_0 ),
        .O(\sig_data_skid_reg_reg[0]_i_4_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[0]_i_5 
       (.I0(\sig_data_skid_reg[0]_i_12_n_0 ),
        .I1(\sig_data_skid_reg[0]_i_13_n_0 ),
        .O(\sig_data_skid_reg_reg[0]_i_5_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[10]_i_2 
       (.I0(\sig_data_skid_reg[10]_i_6_n_0 ),
        .I1(\sig_data_skid_reg[10]_i_7_n_0 ),
        .O(\sig_data_skid_reg_reg[10]_i_2_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[10]_i_3 
       (.I0(\sig_data_skid_reg[10]_i_8_n_0 ),
        .I1(\sig_data_skid_reg[10]_i_9_n_0 ),
        .O(\sig_data_skid_reg_reg[10]_i_3_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[10]_i_4 
       (.I0(\sig_data_skid_reg[10]_i_10_n_0 ),
        .I1(\sig_data_skid_reg[10]_i_11_n_0 ),
        .O(\sig_data_skid_reg_reg[10]_i_4_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[10]_i_5 
       (.I0(\sig_data_skid_reg[10]_i_12_n_0 ),
        .I1(\sig_data_skid_reg[10]_i_13_n_0 ),
        .O(\sig_data_skid_reg_reg[10]_i_5_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[11]_i_2 
       (.I0(\sig_data_skid_reg[11]_i_6_n_0 ),
        .I1(\sig_data_skid_reg[11]_i_7_n_0 ),
        .O(\sig_data_skid_reg_reg[11]_i_2_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[11]_i_3 
       (.I0(\sig_data_skid_reg[11]_i_8_n_0 ),
        .I1(\sig_data_skid_reg[11]_i_9_n_0 ),
        .O(\sig_data_skid_reg_reg[11]_i_3_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[11]_i_4 
       (.I0(\sig_data_skid_reg[11]_i_10_n_0 ),
        .I1(\sig_data_skid_reg[11]_i_11_n_0 ),
        .O(\sig_data_skid_reg_reg[11]_i_4_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[11]_i_5 
       (.I0(\sig_data_skid_reg[11]_i_12_n_0 ),
        .I1(\sig_data_skid_reg[11]_i_13_n_0 ),
        .O(\sig_data_skid_reg_reg[11]_i_5_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[12]_i_2 
       (.I0(\sig_data_skid_reg[12]_i_6_n_0 ),
        .I1(\sig_data_skid_reg[12]_i_7_n_0 ),
        .O(\sig_data_skid_reg_reg[12]_i_2_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[12]_i_3 
       (.I0(\sig_data_skid_reg[12]_i_8_n_0 ),
        .I1(\sig_data_skid_reg[12]_i_9_n_0 ),
        .O(\sig_data_skid_reg_reg[12]_i_3_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[12]_i_4 
       (.I0(\sig_data_skid_reg[12]_i_10_n_0 ),
        .I1(\sig_data_skid_reg[12]_i_11_n_0 ),
        .O(\sig_data_skid_reg_reg[12]_i_4_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[12]_i_5 
       (.I0(\sig_data_skid_reg[12]_i_12_n_0 ),
        .I1(\sig_data_skid_reg[12]_i_13_n_0 ),
        .O(\sig_data_skid_reg_reg[12]_i_5_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[13]_i_2 
       (.I0(\sig_data_skid_reg[13]_i_6_n_0 ),
        .I1(\sig_data_skid_reg[13]_i_7_n_0 ),
        .O(\sig_data_skid_reg_reg[13]_i_2_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[13]_i_3 
       (.I0(\sig_data_skid_reg[13]_i_8_n_0 ),
        .I1(\sig_data_skid_reg[13]_i_9_n_0 ),
        .O(\sig_data_skid_reg_reg[13]_i_3_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[13]_i_4 
       (.I0(\sig_data_skid_reg[13]_i_10_n_0 ),
        .I1(\sig_data_skid_reg[13]_i_11_n_0 ),
        .O(\sig_data_skid_reg_reg[13]_i_4_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[13]_i_5 
       (.I0(\sig_data_skid_reg[13]_i_12_n_0 ),
        .I1(\sig_data_skid_reg[13]_i_13_n_0 ),
        .O(\sig_data_skid_reg_reg[13]_i_5_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[14]_i_2 
       (.I0(\sig_data_skid_reg[14]_i_6_n_0 ),
        .I1(\sig_data_skid_reg[14]_i_7_n_0 ),
        .O(\sig_data_skid_reg_reg[14]_i_2_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[14]_i_3 
       (.I0(\sig_data_skid_reg[14]_i_8_n_0 ),
        .I1(\sig_data_skid_reg[14]_i_9_n_0 ),
        .O(\sig_data_skid_reg_reg[14]_i_3_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[14]_i_4 
       (.I0(\sig_data_skid_reg[14]_i_10_n_0 ),
        .I1(\sig_data_skid_reg[14]_i_11_n_0 ),
        .O(\sig_data_skid_reg_reg[14]_i_4_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[14]_i_5 
       (.I0(\sig_data_skid_reg[14]_i_12_n_0 ),
        .I1(\sig_data_skid_reg[14]_i_13_n_0 ),
        .O(\sig_data_skid_reg_reg[14]_i_5_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[15]_i_2 
       (.I0(\sig_data_skid_reg[15]_i_6_n_0 ),
        .I1(\sig_data_skid_reg[15]_i_7_n_0 ),
        .O(\sig_data_skid_reg_reg[15]_i_2_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[15]_i_3 
       (.I0(\sig_data_skid_reg[15]_i_8_n_0 ),
        .I1(\sig_data_skid_reg[15]_i_9_n_0 ),
        .O(\sig_data_skid_reg_reg[15]_i_3_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[15]_i_4 
       (.I0(\sig_data_skid_reg[15]_i_10_n_0 ),
        .I1(\sig_data_skid_reg[15]_i_11_n_0 ),
        .O(\sig_data_skid_reg_reg[15]_i_4_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[15]_i_5 
       (.I0(\sig_data_skid_reg[15]_i_12_n_0 ),
        .I1(\sig_data_skid_reg[15]_i_13_n_0 ),
        .O(\sig_data_skid_reg_reg[15]_i_5_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[16]_i_2 
       (.I0(\sig_data_skid_reg[16]_i_6_n_0 ),
        .I1(\sig_data_skid_reg[16]_i_7_n_0 ),
        .O(\sig_data_skid_reg_reg[16]_i_2_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[16]_i_3 
       (.I0(\sig_data_skid_reg[16]_i_8_n_0 ),
        .I1(\sig_data_skid_reg[16]_i_9_n_0 ),
        .O(\sig_data_skid_reg_reg[16]_i_3_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[16]_i_4 
       (.I0(\sig_data_skid_reg[16]_i_10_n_0 ),
        .I1(\sig_data_skid_reg[16]_i_11_n_0 ),
        .O(\sig_data_skid_reg_reg[16]_i_4_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[16]_i_5 
       (.I0(\sig_data_skid_reg[16]_i_12_n_0 ),
        .I1(\sig_data_skid_reg[16]_i_13_n_0 ),
        .O(\sig_data_skid_reg_reg[16]_i_5_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[17]_i_2 
       (.I0(\sig_data_skid_reg[17]_i_6_n_0 ),
        .I1(\sig_data_skid_reg[17]_i_7_n_0 ),
        .O(\sig_data_skid_reg_reg[17]_i_2_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[17]_i_3 
       (.I0(\sig_data_skid_reg[17]_i_8_n_0 ),
        .I1(\sig_data_skid_reg[17]_i_9_n_0 ),
        .O(\sig_data_skid_reg_reg[17]_i_3_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[17]_i_4 
       (.I0(\sig_data_skid_reg[17]_i_10_n_0 ),
        .I1(\sig_data_skid_reg[17]_i_11_n_0 ),
        .O(\sig_data_skid_reg_reg[17]_i_4_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[17]_i_5 
       (.I0(\sig_data_skid_reg[17]_i_12_n_0 ),
        .I1(\sig_data_skid_reg[17]_i_13_n_0 ),
        .O(\sig_data_skid_reg_reg[17]_i_5_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[18]_i_2 
       (.I0(\sig_data_skid_reg[18]_i_6_n_0 ),
        .I1(\sig_data_skid_reg[18]_i_7_n_0 ),
        .O(\sig_data_skid_reg_reg[18]_i_2_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[18]_i_3 
       (.I0(\sig_data_skid_reg[18]_i_8_n_0 ),
        .I1(\sig_data_skid_reg[18]_i_9_n_0 ),
        .O(\sig_data_skid_reg_reg[18]_i_3_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[18]_i_4 
       (.I0(\sig_data_skid_reg[18]_i_10_n_0 ),
        .I1(\sig_data_skid_reg[18]_i_11_n_0 ),
        .O(\sig_data_skid_reg_reg[18]_i_4_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[18]_i_5 
       (.I0(\sig_data_skid_reg[18]_i_12_n_0 ),
        .I1(\sig_data_skid_reg[18]_i_13_n_0 ),
        .O(\sig_data_skid_reg_reg[18]_i_5_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[19]_i_2 
       (.I0(\sig_data_skid_reg[19]_i_6_n_0 ),
        .I1(\sig_data_skid_reg[19]_i_7_n_0 ),
        .O(\sig_data_skid_reg_reg[19]_i_2_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[19]_i_3 
       (.I0(\sig_data_skid_reg[19]_i_8_n_0 ),
        .I1(\sig_data_skid_reg[19]_i_9_n_0 ),
        .O(\sig_data_skid_reg_reg[19]_i_3_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[19]_i_4 
       (.I0(\sig_data_skid_reg[19]_i_10_n_0 ),
        .I1(\sig_data_skid_reg[19]_i_11_n_0 ),
        .O(\sig_data_skid_reg_reg[19]_i_4_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[19]_i_5 
       (.I0(\sig_data_skid_reg[19]_i_12_n_0 ),
        .I1(\sig_data_skid_reg[19]_i_13_n_0 ),
        .O(\sig_data_skid_reg_reg[19]_i_5_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[1]_i_2 
       (.I0(\sig_data_skid_reg[1]_i_6_n_0 ),
        .I1(\sig_data_skid_reg[1]_i_7_n_0 ),
        .O(\sig_data_skid_reg_reg[1]_i_2_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[1]_i_3 
       (.I0(\sig_data_skid_reg[1]_i_8_n_0 ),
        .I1(\sig_data_skid_reg[1]_i_9_n_0 ),
        .O(\sig_data_skid_reg_reg[1]_i_3_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[1]_i_4 
       (.I0(\sig_data_skid_reg[1]_i_10_n_0 ),
        .I1(\sig_data_skid_reg[1]_i_11_n_0 ),
        .O(\sig_data_skid_reg_reg[1]_i_4_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[1]_i_5 
       (.I0(\sig_data_skid_reg[1]_i_12_n_0 ),
        .I1(\sig_data_skid_reg[1]_i_13_n_0 ),
        .O(\sig_data_skid_reg_reg[1]_i_5_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[20]_i_2 
       (.I0(\sig_data_skid_reg[20]_i_6_n_0 ),
        .I1(\sig_data_skid_reg[20]_i_7_n_0 ),
        .O(\sig_data_skid_reg_reg[20]_i_2_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[20]_i_3 
       (.I0(\sig_data_skid_reg[20]_i_8_n_0 ),
        .I1(\sig_data_skid_reg[20]_i_9_n_0 ),
        .O(\sig_data_skid_reg_reg[20]_i_3_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[20]_i_4 
       (.I0(\sig_data_skid_reg[20]_i_10_n_0 ),
        .I1(\sig_data_skid_reg[20]_i_11_n_0 ),
        .O(\sig_data_skid_reg_reg[20]_i_4_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[20]_i_5 
       (.I0(\sig_data_skid_reg[20]_i_12_n_0 ),
        .I1(\sig_data_skid_reg[20]_i_13_n_0 ),
        .O(\sig_data_skid_reg_reg[20]_i_5_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[21]_i_2 
       (.I0(\sig_data_skid_reg[21]_i_6_n_0 ),
        .I1(\sig_data_skid_reg[21]_i_7_n_0 ),
        .O(\sig_data_skid_reg_reg[21]_i_2_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[21]_i_3 
       (.I0(\sig_data_skid_reg[21]_i_8_n_0 ),
        .I1(\sig_data_skid_reg[21]_i_9_n_0 ),
        .O(\sig_data_skid_reg_reg[21]_i_3_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[21]_i_4 
       (.I0(\sig_data_skid_reg[21]_i_10_n_0 ),
        .I1(\sig_data_skid_reg[21]_i_11_n_0 ),
        .O(\sig_data_skid_reg_reg[21]_i_4_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[21]_i_5 
       (.I0(\sig_data_skid_reg[21]_i_12_n_0 ),
        .I1(\sig_data_skid_reg[21]_i_13_n_0 ),
        .O(\sig_data_skid_reg_reg[21]_i_5_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[22]_i_2 
       (.I0(\sig_data_skid_reg[22]_i_6_n_0 ),
        .I1(\sig_data_skid_reg[22]_i_7_n_0 ),
        .O(\sig_data_skid_reg_reg[22]_i_2_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[22]_i_3 
       (.I0(\sig_data_skid_reg[22]_i_8_n_0 ),
        .I1(\sig_data_skid_reg[22]_i_9_n_0 ),
        .O(\sig_data_skid_reg_reg[22]_i_3_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[22]_i_4 
       (.I0(\sig_data_skid_reg[22]_i_10_n_0 ),
        .I1(\sig_data_skid_reg[22]_i_11_n_0 ),
        .O(\sig_data_skid_reg_reg[22]_i_4_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[22]_i_5 
       (.I0(\sig_data_skid_reg[22]_i_12_n_0 ),
        .I1(\sig_data_skid_reg[22]_i_13_n_0 ),
        .O(\sig_data_skid_reg_reg[22]_i_5_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[23]_i_2 
       (.I0(\sig_data_skid_reg[23]_i_6_n_0 ),
        .I1(\sig_data_skid_reg[23]_i_7_n_0 ),
        .O(\sig_data_skid_reg_reg[23]_i_2_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[23]_i_3 
       (.I0(\sig_data_skid_reg[23]_i_8_n_0 ),
        .I1(\sig_data_skid_reg[23]_i_9_n_0 ),
        .O(\sig_data_skid_reg_reg[23]_i_3_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[23]_i_4 
       (.I0(\sig_data_skid_reg[23]_i_10_n_0 ),
        .I1(\sig_data_skid_reg[23]_i_11_n_0 ),
        .O(\sig_data_skid_reg_reg[23]_i_4_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[23]_i_5 
       (.I0(\sig_data_skid_reg[23]_i_12_n_0 ),
        .I1(\sig_data_skid_reg[23]_i_13_n_0 ),
        .O(\sig_data_skid_reg_reg[23]_i_5_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[24]_i_2 
       (.I0(\sig_data_skid_reg[24]_i_6_n_0 ),
        .I1(\sig_data_skid_reg[24]_i_7_n_0 ),
        .O(\sig_data_skid_reg_reg[24]_i_2_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[24]_i_3 
       (.I0(\sig_data_skid_reg[24]_i_8_n_0 ),
        .I1(\sig_data_skid_reg[24]_i_9_n_0 ),
        .O(\sig_data_skid_reg_reg[24]_i_3_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[24]_i_4 
       (.I0(\sig_data_skid_reg[24]_i_10_n_0 ),
        .I1(\sig_data_skid_reg[24]_i_11_n_0 ),
        .O(\sig_data_skid_reg_reg[24]_i_4_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[24]_i_5 
       (.I0(\sig_data_skid_reg[24]_i_12_n_0 ),
        .I1(\sig_data_skid_reg[24]_i_13_n_0 ),
        .O(\sig_data_skid_reg_reg[24]_i_5_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[25]_i_2 
       (.I0(\sig_data_skid_reg[25]_i_6_n_0 ),
        .I1(\sig_data_skid_reg[25]_i_7_n_0 ),
        .O(\sig_data_skid_reg_reg[25]_i_2_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[25]_i_3 
       (.I0(\sig_data_skid_reg[25]_i_8_n_0 ),
        .I1(\sig_data_skid_reg[25]_i_9_n_0 ),
        .O(\sig_data_skid_reg_reg[25]_i_3_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[25]_i_4 
       (.I0(\sig_data_skid_reg[25]_i_10_n_0 ),
        .I1(\sig_data_skid_reg[25]_i_11_n_0 ),
        .O(\sig_data_skid_reg_reg[25]_i_4_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[25]_i_5 
       (.I0(\sig_data_skid_reg[25]_i_12_n_0 ),
        .I1(\sig_data_skid_reg[25]_i_13_n_0 ),
        .O(\sig_data_skid_reg_reg[25]_i_5_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[26]_i_2 
       (.I0(\sig_data_skid_reg[26]_i_6_n_0 ),
        .I1(\sig_data_skid_reg[26]_i_7_n_0 ),
        .O(\sig_data_skid_reg_reg[26]_i_2_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[26]_i_3 
       (.I0(\sig_data_skid_reg[26]_i_8_n_0 ),
        .I1(\sig_data_skid_reg[26]_i_9_n_0 ),
        .O(\sig_data_skid_reg_reg[26]_i_3_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[26]_i_4 
       (.I0(\sig_data_skid_reg[26]_i_10_n_0 ),
        .I1(\sig_data_skid_reg[26]_i_11_n_0 ),
        .O(\sig_data_skid_reg_reg[26]_i_4_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[26]_i_5 
       (.I0(\sig_data_skid_reg[26]_i_12_n_0 ),
        .I1(\sig_data_skid_reg[26]_i_13_n_0 ),
        .O(\sig_data_skid_reg_reg[26]_i_5_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[27]_i_2 
       (.I0(\sig_data_skid_reg[27]_i_6_n_0 ),
        .I1(\sig_data_skid_reg[27]_i_7_n_0 ),
        .O(\sig_data_skid_reg_reg[27]_i_2_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[27]_i_3 
       (.I0(\sig_data_skid_reg[27]_i_8_n_0 ),
        .I1(\sig_data_skid_reg[27]_i_9_n_0 ),
        .O(\sig_data_skid_reg_reg[27]_i_3_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[27]_i_4 
       (.I0(\sig_data_skid_reg[27]_i_10_n_0 ),
        .I1(\sig_data_skid_reg[27]_i_11_n_0 ),
        .O(\sig_data_skid_reg_reg[27]_i_4_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[27]_i_5 
       (.I0(\sig_data_skid_reg[27]_i_12_n_0 ),
        .I1(\sig_data_skid_reg[27]_i_13_n_0 ),
        .O(\sig_data_skid_reg_reg[27]_i_5_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[28]_i_2 
       (.I0(\sig_data_skid_reg[28]_i_6_n_0 ),
        .I1(\sig_data_skid_reg[28]_i_7_n_0 ),
        .O(\sig_data_skid_reg_reg[28]_i_2_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[28]_i_3 
       (.I0(\sig_data_skid_reg[28]_i_8_n_0 ),
        .I1(\sig_data_skid_reg[28]_i_9_n_0 ),
        .O(\sig_data_skid_reg_reg[28]_i_3_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[28]_i_4 
       (.I0(\sig_data_skid_reg[28]_i_10_n_0 ),
        .I1(\sig_data_skid_reg[28]_i_11_n_0 ),
        .O(\sig_data_skid_reg_reg[28]_i_4_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[28]_i_5 
       (.I0(\sig_data_skid_reg[28]_i_12_n_0 ),
        .I1(\sig_data_skid_reg[28]_i_13_n_0 ),
        .O(\sig_data_skid_reg_reg[28]_i_5_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[29]_i_2 
       (.I0(\sig_data_skid_reg[29]_i_6_n_0 ),
        .I1(\sig_data_skid_reg[29]_i_7_n_0 ),
        .O(\sig_data_skid_reg_reg[29]_i_2_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[29]_i_3 
       (.I0(\sig_data_skid_reg[29]_i_8_n_0 ),
        .I1(\sig_data_skid_reg[29]_i_9_n_0 ),
        .O(\sig_data_skid_reg_reg[29]_i_3_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[29]_i_4 
       (.I0(\sig_data_skid_reg[29]_i_10_n_0 ),
        .I1(\sig_data_skid_reg[29]_i_11_n_0 ),
        .O(\sig_data_skid_reg_reg[29]_i_4_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[29]_i_5 
       (.I0(\sig_data_skid_reg[29]_i_12_n_0 ),
        .I1(\sig_data_skid_reg[29]_i_13_n_0 ),
        .O(\sig_data_skid_reg_reg[29]_i_5_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[2]_i_2 
       (.I0(\sig_data_skid_reg[2]_i_6_n_0 ),
        .I1(\sig_data_skid_reg[2]_i_7_n_0 ),
        .O(\sig_data_skid_reg_reg[2]_i_2_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[2]_i_3 
       (.I0(\sig_data_skid_reg[2]_i_8_n_0 ),
        .I1(\sig_data_skid_reg[2]_i_9_n_0 ),
        .O(\sig_data_skid_reg_reg[2]_i_3_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[2]_i_4 
       (.I0(\sig_data_skid_reg[2]_i_10_n_0 ),
        .I1(\sig_data_skid_reg[2]_i_11_n_0 ),
        .O(\sig_data_skid_reg_reg[2]_i_4_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[2]_i_5 
       (.I0(\sig_data_skid_reg[2]_i_12_n_0 ),
        .I1(\sig_data_skid_reg[2]_i_13_n_0 ),
        .O(\sig_data_skid_reg_reg[2]_i_5_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[30]_i_2 
       (.I0(\sig_data_skid_reg[30]_i_6_n_0 ),
        .I1(\sig_data_skid_reg[30]_i_7_n_0 ),
        .O(\sig_data_skid_reg_reg[30]_i_2_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[30]_i_3 
       (.I0(\sig_data_skid_reg[30]_i_8_n_0 ),
        .I1(\sig_data_skid_reg[30]_i_9_n_0 ),
        .O(\sig_data_skid_reg_reg[30]_i_3_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[30]_i_4 
       (.I0(\sig_data_skid_reg[30]_i_10_n_0 ),
        .I1(\sig_data_skid_reg[30]_i_11_n_0 ),
        .O(\sig_data_skid_reg_reg[30]_i_4_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[30]_i_5 
       (.I0(\sig_data_skid_reg[30]_i_12_n_0 ),
        .I1(\sig_data_skid_reg[30]_i_13_n_0 ),
        .O(\sig_data_skid_reg_reg[30]_i_5_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[31]_i_2 
       (.I0(\sig_data_skid_reg[31]_i_6_n_0 ),
        .I1(\sig_data_skid_reg[31]_i_7_n_0 ),
        .O(\sig_data_skid_reg_reg[31]_i_2_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[31]_i_3 
       (.I0(\sig_data_skid_reg[31]_i_8_n_0 ),
        .I1(\sig_data_skid_reg[31]_i_9_n_0 ),
        .O(\sig_data_skid_reg_reg[31]_i_3_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[31]_i_4 
       (.I0(\sig_data_skid_reg[31]_i_10_n_0 ),
        .I1(\sig_data_skid_reg[31]_i_11_n_0 ),
        .O(\sig_data_skid_reg_reg[31]_i_4_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[31]_i_5 
       (.I0(\sig_data_skid_reg[31]_i_12_n_0 ),
        .I1(\sig_data_skid_reg[31]_i_13_n_0 ),
        .O(\sig_data_skid_reg_reg[31]_i_5_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[3]_i_2 
       (.I0(\sig_data_skid_reg[3]_i_6_n_0 ),
        .I1(\sig_data_skid_reg[3]_i_7_n_0 ),
        .O(\sig_data_skid_reg_reg[3]_i_2_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[3]_i_3 
       (.I0(\sig_data_skid_reg[3]_i_8_n_0 ),
        .I1(\sig_data_skid_reg[3]_i_9_n_0 ),
        .O(\sig_data_skid_reg_reg[3]_i_3_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[3]_i_4 
       (.I0(\sig_data_skid_reg[3]_i_10_n_0 ),
        .I1(\sig_data_skid_reg[3]_i_11_n_0 ),
        .O(\sig_data_skid_reg_reg[3]_i_4_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[3]_i_5 
       (.I0(\sig_data_skid_reg[3]_i_12_n_0 ),
        .I1(\sig_data_skid_reg[3]_i_13_n_0 ),
        .O(\sig_data_skid_reg_reg[3]_i_5_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[4]_i_2 
       (.I0(\sig_data_skid_reg[4]_i_6_n_0 ),
        .I1(\sig_data_skid_reg[4]_i_7_n_0 ),
        .O(\sig_data_skid_reg_reg[4]_i_2_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[4]_i_3 
       (.I0(\sig_data_skid_reg[4]_i_8_n_0 ),
        .I1(\sig_data_skid_reg[4]_i_9_n_0 ),
        .O(\sig_data_skid_reg_reg[4]_i_3_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[4]_i_4 
       (.I0(\sig_data_skid_reg[4]_i_10_n_0 ),
        .I1(\sig_data_skid_reg[4]_i_11_n_0 ),
        .O(\sig_data_skid_reg_reg[4]_i_4_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[4]_i_5 
       (.I0(\sig_data_skid_reg[4]_i_12_n_0 ),
        .I1(\sig_data_skid_reg[4]_i_13_n_0 ),
        .O(\sig_data_skid_reg_reg[4]_i_5_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[5]_i_2 
       (.I0(\sig_data_skid_reg[5]_i_6_n_0 ),
        .I1(\sig_data_skid_reg[5]_i_7_n_0 ),
        .O(\sig_data_skid_reg_reg[5]_i_2_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[5]_i_3 
       (.I0(\sig_data_skid_reg[5]_i_8_n_0 ),
        .I1(\sig_data_skid_reg[5]_i_9_n_0 ),
        .O(\sig_data_skid_reg_reg[5]_i_3_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[5]_i_4 
       (.I0(\sig_data_skid_reg[5]_i_10_n_0 ),
        .I1(\sig_data_skid_reg[5]_i_11_n_0 ),
        .O(\sig_data_skid_reg_reg[5]_i_4_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[5]_i_5 
       (.I0(\sig_data_skid_reg[5]_i_12_n_0 ),
        .I1(\sig_data_skid_reg[5]_i_13_n_0 ),
        .O(\sig_data_skid_reg_reg[5]_i_5_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[6]_i_2 
       (.I0(\sig_data_skid_reg[6]_i_6_n_0 ),
        .I1(\sig_data_skid_reg[6]_i_7_n_0 ),
        .O(\sig_data_skid_reg_reg[6]_i_2_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[6]_i_3 
       (.I0(\sig_data_skid_reg[6]_i_8_n_0 ),
        .I1(\sig_data_skid_reg[6]_i_9_n_0 ),
        .O(\sig_data_skid_reg_reg[6]_i_3_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[6]_i_4 
       (.I0(\sig_data_skid_reg[6]_i_10_n_0 ),
        .I1(\sig_data_skid_reg[6]_i_11_n_0 ),
        .O(\sig_data_skid_reg_reg[6]_i_4_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[6]_i_5 
       (.I0(\sig_data_skid_reg[6]_i_12_n_0 ),
        .I1(\sig_data_skid_reg[6]_i_13_n_0 ),
        .O(\sig_data_skid_reg_reg[6]_i_5_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[7]_i_2 
       (.I0(\sig_data_skid_reg[7]_i_6_n_0 ),
        .I1(\sig_data_skid_reg[7]_i_7_n_0 ),
        .O(\sig_data_skid_reg_reg[7]_i_2_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[7]_i_3 
       (.I0(\sig_data_skid_reg[7]_i_8_n_0 ),
        .I1(\sig_data_skid_reg[7]_i_9_n_0 ),
        .O(\sig_data_skid_reg_reg[7]_i_3_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[7]_i_4 
       (.I0(\sig_data_skid_reg[7]_i_10_n_0 ),
        .I1(\sig_data_skid_reg[7]_i_11_n_0 ),
        .O(\sig_data_skid_reg_reg[7]_i_4_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[7]_i_5 
       (.I0(\sig_data_skid_reg[7]_i_12_n_0 ),
        .I1(\sig_data_skid_reg[7]_i_13_n_0 ),
        .O(\sig_data_skid_reg_reg[7]_i_5_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[8]_i_2 
       (.I0(\sig_data_skid_reg[8]_i_6_n_0 ),
        .I1(\sig_data_skid_reg[8]_i_7_n_0 ),
        .O(\sig_data_skid_reg_reg[8]_i_2_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[8]_i_3 
       (.I0(\sig_data_skid_reg[8]_i_8_n_0 ),
        .I1(\sig_data_skid_reg[8]_i_9_n_0 ),
        .O(\sig_data_skid_reg_reg[8]_i_3_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[8]_i_4 
       (.I0(\sig_data_skid_reg[8]_i_10_n_0 ),
        .I1(\sig_data_skid_reg[8]_i_11_n_0 ),
        .O(\sig_data_skid_reg_reg[8]_i_4_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[8]_i_5 
       (.I0(\sig_data_skid_reg[8]_i_12_n_0 ),
        .I1(\sig_data_skid_reg[8]_i_13_n_0 ),
        .O(\sig_data_skid_reg_reg[8]_i_5_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[9]_i_2 
       (.I0(\sig_data_skid_reg[9]_i_6_n_0 ),
        .I1(\sig_data_skid_reg[9]_i_7_n_0 ),
        .O(\sig_data_skid_reg_reg[9]_i_2_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[9]_i_3 
       (.I0(\sig_data_skid_reg[9]_i_8_n_0 ),
        .I1(\sig_data_skid_reg[9]_i_9_n_0 ),
        .O(\sig_data_skid_reg_reg[9]_i_3_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[9]_i_4 
       (.I0(\sig_data_skid_reg[9]_i_10_n_0 ),
        .I1(\sig_data_skid_reg[9]_i_11_n_0 ),
        .O(\sig_data_skid_reg_reg[9]_i_4_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_data_skid_reg_reg[9]_i_5 
       (.I0(\sig_data_skid_reg[9]_i_12_n_0 ),
        .I1(\sig_data_skid_reg[9]_i_13_n_0 ),
        .O(\sig_data_skid_reg_reg[9]_i_5_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  LUT5 #(
    .INIT(32'hAAAABAAA)) 
    sig_last_skid_reg_i_1
       (.I0(sig_sstrb_stop_mask),
        .I1(sig_last_skid_reg_i_2_n_0),
        .I2(sig_data_fifo_data_out[1152]),
        .I3(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1 ),
        .I4(empty),
        .O(sig_slast_with_stop));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sig_last_skid_reg_i_10
       (.I0(sig_data_fifo_data_out[1120]),
        .I1(sig_data_fifo_data_out[1116]),
        .I2(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1] ),
        .I3(sig_data_fifo_data_out[1112]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[1108]),
        .O(sig_last_skid_reg_i_10_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sig_last_skid_reg_i_11
       (.I0(sig_data_fifo_data_out[1072]),
        .I1(sig_data_fifo_data_out[1068]),
        .I2(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1] ),
        .I3(sig_data_fifo_data_out[1064]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[1060]),
        .O(sig_last_skid_reg_i_11_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sig_last_skid_reg_i_12
       (.I0(sig_data_fifo_data_out[1088]),
        .I1(sig_data_fifo_data_out[1084]),
        .I2(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1] ),
        .I3(sig_data_fifo_data_out[1080]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[1076]),
        .O(sig_last_skid_reg_i_12_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sig_last_skid_reg_i_13
       (.I0(sig_data_fifo_data_out[1040]),
        .I1(sig_data_fifo_data_out[1036]),
        .I2(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1] ),
        .I3(sig_data_fifo_data_out[1032]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[1028]),
        .O(sig_last_skid_reg_i_13_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sig_last_skid_reg_i_14
       (.I0(sig_data_fifo_data_out[1056]),
        .I1(sig_data_fifo_data_out[1052]),
        .I2(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1] ),
        .I3(sig_data_fifo_data_out[1048]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[1044]),
        .O(sig_last_skid_reg_i_14_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sig_last_skid_reg_i_2
       (.I0(sig_last_skid_reg_reg_i_3_n_0),
        .I1(sig_last_skid_reg_reg_i_4_n_0),
        .I2(\sig_data_skid_reg_reg[0] [4]),
        .I3(sig_last_skid_reg_reg_i_5_n_0),
        .I4(\sig_data_skid_reg_reg[0] [3]),
        .I5(sig_last_skid_reg_reg_i_6_n_0),
        .O(sig_last_skid_reg_i_2_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sig_last_skid_reg_i_7
       (.I0(sig_data_fifo_data_out[1136]),
        .I1(sig_data_fifo_data_out[1132]),
        .I2(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1] ),
        .I3(sig_data_fifo_data_out[1128]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[1124]),
        .O(sig_last_skid_reg_i_7_n_0));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    sig_last_skid_reg_i_8
       (.I0(sig_data_fifo_data_out[1148]),
        .I1(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1] ),
        .I2(sig_data_fifo_data_out[1144]),
        .I3(\sig_data_skid_reg_reg[0] [0]),
        .I4(sig_data_fifo_data_out[1140]),
        .O(sig_last_skid_reg_i_8_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sig_last_skid_reg_i_9
       (.I0(sig_data_fifo_data_out[1104]),
        .I1(sig_data_fifo_data_out[1100]),
        .I2(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1] ),
        .I3(sig_data_fifo_data_out[1096]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[1092]),
        .O(sig_last_skid_reg_i_9_n_0));
  MUXF7 sig_last_skid_reg_reg_i_3
       (.I0(sig_last_skid_reg_i_7_n_0),
        .I1(sig_last_skid_reg_i_8_n_0),
        .O(sig_last_skid_reg_reg_i_3_n_0),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 sig_last_skid_reg_reg_i_4
       (.I0(sig_last_skid_reg_i_9_n_0),
        .I1(sig_last_skid_reg_i_10_n_0),
        .O(sig_last_skid_reg_reg_i_4_n_0),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 sig_last_skid_reg_reg_i_5
       (.I0(sig_last_skid_reg_i_11_n_0),
        .I1(sig_last_skid_reg_i_12_n_0),
        .O(sig_last_skid_reg_reg_i_5_n_0),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 sig_last_skid_reg_reg_i_6
       (.I0(sig_last_skid_reg_i_13_n_0),
        .I1(sig_last_skid_reg_i_14_n_0),
        .O(sig_last_skid_reg_reg_i_6_n_0),
        .S(\sig_data_skid_reg_reg[0] [2]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'hB)) 
    sig_m_valid_dup_i_3
       (.I0(empty),
        .I1(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1 ),
        .O(\gen_fwft.empty_fwft_i_reg_0 ));
  LUT6 #(
    .INIT(64'h0000000000820000)) 
    sig_ok_to_post_rd_addr_i_1
       (.I0(sig_ok_to_post_rd_addr_i_2_n_0),
        .I1(sig_ok_to_post_rd_addr_reg[4]),
        .I2(sig_ok_to_post_rd_addr_reg_0),
        .I3(sig_data_fifo_wr_cnt[7]),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I5(sig_ok_to_post_rd_addr_reg_1),
        .O(\sig_token_cntr_reg[6] ));
  LUT6 #(
    .INIT(64'h4545455804040440)) 
    sig_ok_to_post_rd_addr_i_10
       (.I0(sig_ok_to_post_rd_addr_reg[3]),
        .I1(sig_data_fifo_wr_cnt[3]),
        .I2(sig_ok_to_post_rd_addr_reg[2]),
        .I3(sig_ok_to_post_rd_addr_reg[0]),
        .I4(sig_ok_to_post_rd_addr_reg[1]),
        .I5(sig_ok_to_post_rd_addr_i_11_n_0),
        .O(sig_ok_to_post_rd_addr_i_10_n_0));
  LUT4 #(
    .INIT(16'hAC28)) 
    sig_ok_to_post_rd_addr_i_11
       (.I0(sig_data_fifo_wr_cnt[2]),
        .I1(sig_ok_to_post_rd_addr_reg[0]),
        .I2(sig_ok_to_post_rd_addr_reg[1]),
        .I3(sig_data_fifo_wr_cnt[1]),
        .O(sig_ok_to_post_rd_addr_i_11_n_0));
  LUT6 #(
    .INIT(64'h151717FF15151515)) 
    sig_ok_to_post_rd_addr_i_2
       (.I0(sig_ok_to_post_rd_addr_i_3_n_0),
        .I1(sig_data_fifo_wr_cnt[5]),
        .I2(sig_ok_to_post_rd_addr_reg_2),
        .I3(sig_data_fifo_wr_cnt[6]),
        .I4(sig_ok_to_post_rd_addr_reg_3),
        .I5(sig_ok_to_post_rd_addr_i_6_n_0),
        .O(sig_ok_to_post_rd_addr_i_2_n_0));
  LUT6 #(
    .INIT(64'hEEEEE8EEE8EE88E8)) 
    sig_ok_to_post_rd_addr_i_3
       (.I0(sig_data_fifo_wr_cnt[6]),
        .I1(sig_ok_to_post_rd_addr_reg_3),
        .I2(sig_ok_to_post_rd_addr_i_2_0),
        .I3(sig_ok_to_post_rd_addr_i_8_n_0),
        .I4(sig_data_fifo_wr_cnt[4]),
        .I5(sig_ok_to_post_rd_addr_i_9_n_0),
        .O(sig_ok_to_post_rd_addr_i_3_n_0));
  LUT3 #(
    .INIT(8'h7F)) 
    sig_ok_to_post_rd_addr_i_6
       (.I0(sig_ok_to_post_rd_addr_i_10_n_0),
        .I1(sig_data_fifo_wr_cnt[4]),
        .I2(sig_ok_to_post_rd_addr_i_9_n_0),
        .O(sig_ok_to_post_rd_addr_i_6_n_0));
  LUT6 #(
    .INIT(64'h7130000FFFFF713F)) 
    sig_ok_to_post_rd_addr_i_8
       (.I0(sig_data_fifo_wr_cnt[1]),
        .I1(sig_data_fifo_wr_cnt[2]),
        .I2(sig_ok_to_post_rd_addr_reg[1]),
        .I3(sig_ok_to_post_rd_addr_reg[0]),
        .I4(sig_ok_to_post_rd_addr_reg[2]),
        .I5(sig_data_fifo_wr_cnt[3]),
        .O(sig_ok_to_post_rd_addr_i_8_n_0));
  LUT6 #(
    .INIT(64'h0909606090090960)) 
    sig_ok_to_post_rd_addr_i_9
       (.I0(sig_data_fifo_wr_cnt[3]),
        .I1(sig_ok_to_post_rd_addr_reg[2]),
        .I2(sig_data_fifo_wr_cnt[2]),
        .I3(sig_ok_to_post_rd_addr_reg[0]),
        .I4(sig_ok_to_post_rd_addr_reg[1]),
        .I5(sig_data_fifo_wr_cnt[1]),
        .O(sig_ok_to_post_rd_addr_i_9_n_0));
  LUT6 #(
    .INIT(64'hFEFEFEAEAEAEFEAE)) 
    \sig_strb_skid_reg[0]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(\sig_strb_skid_reg_reg[0]_i_2_n_0 ),
        .I2(\sig_data_skid_reg_reg[0] [4]),
        .I3(\sig_strb_skid_reg_reg[0]_i_3_n_0 ),
        .I4(\sig_data_skid_reg_reg[0] [3]),
        .I5(\sig_strb_skid_reg_reg[0]_i_4_n_0 ),
        .O(\sig_sstrb_stop_mask_reg[3] [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_strb_skid_reg[0]_i_10 
       (.I0(sig_data_fifo_data_out[1148]),
        .I1(sig_data_fifo_data_out[1144]),
        .I2(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1] ),
        .I3(sig_data_fifo_data_out[1140]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[1136]),
        .O(\sig_strb_skid_reg[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_strb_skid_reg[0]_i_11 
       (.I0(sig_data_fifo_data_out[1036]),
        .I1(sig_data_fifo_data_out[1032]),
        .I2(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1] ),
        .I3(sig_data_fifo_data_out[1028]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[1024]),
        .O(\sig_strb_skid_reg[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_strb_skid_reg[0]_i_12 
       (.I0(sig_data_fifo_data_out[1052]),
        .I1(sig_data_fifo_data_out[1048]),
        .I2(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1] ),
        .I3(sig_data_fifo_data_out[1044]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[1040]),
        .O(\sig_strb_skid_reg[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_strb_skid_reg[0]_i_13 
       (.I0(sig_data_fifo_data_out[1068]),
        .I1(sig_data_fifo_data_out[1064]),
        .I2(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1] ),
        .I3(sig_data_fifo_data_out[1060]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[1056]),
        .O(\sig_strb_skid_reg[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_strb_skid_reg[0]_i_14 
       (.I0(sig_data_fifo_data_out[1084]),
        .I1(sig_data_fifo_data_out[1080]),
        .I2(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1] ),
        .I3(sig_data_fifo_data_out[1076]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[1072]),
        .O(\sig_strb_skid_reg[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_strb_skid_reg[0]_i_7 
       (.I0(sig_data_fifo_data_out[1100]),
        .I1(sig_data_fifo_data_out[1096]),
        .I2(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1] ),
        .I3(sig_data_fifo_data_out[1092]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[1088]),
        .O(\sig_strb_skid_reg[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_strb_skid_reg[0]_i_8 
       (.I0(sig_data_fifo_data_out[1116]),
        .I1(sig_data_fifo_data_out[1112]),
        .I2(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1] ),
        .I3(sig_data_fifo_data_out[1108]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[1104]),
        .O(\sig_strb_skid_reg[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_strb_skid_reg[0]_i_9 
       (.I0(sig_data_fifo_data_out[1132]),
        .I1(sig_data_fifo_data_out[1128]),
        .I2(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1] ),
        .I3(sig_data_fifo_data_out[1124]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[1120]),
        .O(\sig_strb_skid_reg[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEAEAEAEFEAE)) 
    \sig_strb_skid_reg[1]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(\sig_strb_skid_reg_reg[1]_i_2_n_0 ),
        .I2(\sig_data_skid_reg_reg[0] [4]),
        .I3(\sig_strb_skid_reg_reg[1]_i_3_n_0 ),
        .I4(\sig_data_skid_reg_reg[0] [3]),
        .I5(\sig_strb_skid_reg_reg[1]_i_4_n_0 ),
        .O(\sig_sstrb_stop_mask_reg[3] [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_strb_skid_reg[1]_i_10 
       (.I0(sig_data_fifo_data_out[1149]),
        .I1(sig_data_fifo_data_out[1145]),
        .I2(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1] ),
        .I3(sig_data_fifo_data_out[1141]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[1137]),
        .O(\sig_strb_skid_reg[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_strb_skid_reg[1]_i_11 
       (.I0(sig_data_fifo_data_out[1037]),
        .I1(sig_data_fifo_data_out[1033]),
        .I2(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1] ),
        .I3(sig_data_fifo_data_out[1029]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[1025]),
        .O(\sig_strb_skid_reg[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_strb_skid_reg[1]_i_12 
       (.I0(sig_data_fifo_data_out[1053]),
        .I1(sig_data_fifo_data_out[1049]),
        .I2(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1] ),
        .I3(sig_data_fifo_data_out[1045]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[1041]),
        .O(\sig_strb_skid_reg[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_strb_skid_reg[1]_i_13 
       (.I0(sig_data_fifo_data_out[1069]),
        .I1(sig_data_fifo_data_out[1065]),
        .I2(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1] ),
        .I3(sig_data_fifo_data_out[1061]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[1057]),
        .O(\sig_strb_skid_reg[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_strb_skid_reg[1]_i_14 
       (.I0(sig_data_fifo_data_out[1085]),
        .I1(sig_data_fifo_data_out[1081]),
        .I2(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1] ),
        .I3(sig_data_fifo_data_out[1077]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[1073]),
        .O(\sig_strb_skid_reg[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_strb_skid_reg[1]_i_7 
       (.I0(sig_data_fifo_data_out[1101]),
        .I1(sig_data_fifo_data_out[1097]),
        .I2(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1] ),
        .I3(sig_data_fifo_data_out[1093]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[1089]),
        .O(\sig_strb_skid_reg[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_strb_skid_reg[1]_i_8 
       (.I0(sig_data_fifo_data_out[1117]),
        .I1(sig_data_fifo_data_out[1113]),
        .I2(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1] ),
        .I3(sig_data_fifo_data_out[1109]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[1105]),
        .O(\sig_strb_skid_reg[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_strb_skid_reg[1]_i_9 
       (.I0(sig_data_fifo_data_out[1133]),
        .I1(sig_data_fifo_data_out[1129]),
        .I2(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1] ),
        .I3(sig_data_fifo_data_out[1125]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[1121]),
        .O(\sig_strb_skid_reg[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEAEAEAEFEAE)) 
    \sig_strb_skid_reg[2]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(\sig_strb_skid_reg_reg[2]_i_2_n_0 ),
        .I2(\sig_data_skid_reg_reg[0] [4]),
        .I3(\sig_strb_skid_reg_reg[2]_i_3_n_0 ),
        .I4(\sig_data_skid_reg_reg[0] [3]),
        .I5(\sig_strb_skid_reg_reg[2]_i_4_n_0 ),
        .O(\sig_sstrb_stop_mask_reg[3] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_strb_skid_reg[2]_i_10 
       (.I0(sig_data_fifo_data_out[1150]),
        .I1(sig_data_fifo_data_out[1146]),
        .I2(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1] ),
        .I3(sig_data_fifo_data_out[1142]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[1138]),
        .O(\sig_strb_skid_reg[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_strb_skid_reg[2]_i_11 
       (.I0(sig_data_fifo_data_out[1038]),
        .I1(sig_data_fifo_data_out[1034]),
        .I2(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1] ),
        .I3(sig_data_fifo_data_out[1030]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[1026]),
        .O(\sig_strb_skid_reg[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_strb_skid_reg[2]_i_12 
       (.I0(sig_data_fifo_data_out[1054]),
        .I1(sig_data_fifo_data_out[1050]),
        .I2(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1] ),
        .I3(sig_data_fifo_data_out[1046]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[1042]),
        .O(\sig_strb_skid_reg[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_strb_skid_reg[2]_i_13 
       (.I0(sig_data_fifo_data_out[1070]),
        .I1(sig_data_fifo_data_out[1066]),
        .I2(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1] ),
        .I3(sig_data_fifo_data_out[1062]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[1058]),
        .O(\sig_strb_skid_reg[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_strb_skid_reg[2]_i_14 
       (.I0(sig_data_fifo_data_out[1086]),
        .I1(sig_data_fifo_data_out[1082]),
        .I2(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1] ),
        .I3(sig_data_fifo_data_out[1078]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[1074]),
        .O(\sig_strb_skid_reg[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_strb_skid_reg[2]_i_7 
       (.I0(sig_data_fifo_data_out[1102]),
        .I1(sig_data_fifo_data_out[1098]),
        .I2(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1] ),
        .I3(sig_data_fifo_data_out[1094]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[1090]),
        .O(\sig_strb_skid_reg[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_strb_skid_reg[2]_i_8 
       (.I0(sig_data_fifo_data_out[1118]),
        .I1(sig_data_fifo_data_out[1114]),
        .I2(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1] ),
        .I3(sig_data_fifo_data_out[1110]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[1106]),
        .O(\sig_strb_skid_reg[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_strb_skid_reg[2]_i_9 
       (.I0(sig_data_fifo_data_out[1134]),
        .I1(sig_data_fifo_data_out[1130]),
        .I2(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1] ),
        .I3(sig_data_fifo_data_out[1126]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[1122]),
        .O(\sig_strb_skid_reg[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEAEAEAEFEAE)) 
    \sig_strb_skid_reg[3]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(\sig_strb_skid_reg_reg[3]_i_2_n_0 ),
        .I2(\sig_data_skid_reg_reg[0] [4]),
        .I3(\sig_strb_skid_reg_reg[3]_i_3_n_0 ),
        .I4(\sig_data_skid_reg_reg[0] [3]),
        .I5(\sig_strb_skid_reg_reg[3]_i_4_n_0 ),
        .O(\sig_sstrb_stop_mask_reg[3] [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_strb_skid_reg[3]_i_10 
       (.I0(sig_data_fifo_data_out[1151]),
        .I1(sig_data_fifo_data_out[1147]),
        .I2(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1] ),
        .I3(sig_data_fifo_data_out[1143]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[1139]),
        .O(\sig_strb_skid_reg[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_strb_skid_reg[3]_i_11 
       (.I0(sig_data_fifo_data_out[1039]),
        .I1(sig_data_fifo_data_out[1035]),
        .I2(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1] ),
        .I3(sig_data_fifo_data_out[1031]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[1027]),
        .O(\sig_strb_skid_reg[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_strb_skid_reg[3]_i_12 
       (.I0(sig_data_fifo_data_out[1055]),
        .I1(sig_data_fifo_data_out[1051]),
        .I2(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1] ),
        .I3(sig_data_fifo_data_out[1047]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[1043]),
        .O(\sig_strb_skid_reg[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_strb_skid_reg[3]_i_13 
       (.I0(sig_data_fifo_data_out[1071]),
        .I1(sig_data_fifo_data_out[1067]),
        .I2(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1] ),
        .I3(sig_data_fifo_data_out[1063]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[1059]),
        .O(\sig_strb_skid_reg[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_strb_skid_reg[3]_i_14 
       (.I0(sig_data_fifo_data_out[1087]),
        .I1(sig_data_fifo_data_out[1083]),
        .I2(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1] ),
        .I3(sig_data_fifo_data_out[1079]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[1075]),
        .O(\sig_strb_skid_reg[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_strb_skid_reg[3]_i_7 
       (.I0(sig_data_fifo_data_out[1103]),
        .I1(sig_data_fifo_data_out[1099]),
        .I2(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1] ),
        .I3(sig_data_fifo_data_out[1095]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[1091]),
        .O(\sig_strb_skid_reg[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_strb_skid_reg[3]_i_8 
       (.I0(sig_data_fifo_data_out[1119]),
        .I1(sig_data_fifo_data_out[1115]),
        .I2(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1] ),
        .I3(sig_data_fifo_data_out[1111]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[1107]),
        .O(\sig_strb_skid_reg[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sig_strb_skid_reg[3]_i_9 
       (.I0(sig_data_fifo_data_out[1135]),
        .I1(sig_data_fifo_data_out[1131]),
        .I2(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1] ),
        .I3(sig_data_fifo_data_out[1127]),
        .I4(\sig_data_skid_reg_reg[0] [0]),
        .I5(sig_data_fifo_data_out[1123]),
        .O(\sig_strb_skid_reg[3]_i_9_n_0 ));
  MUXF8 \sig_strb_skid_reg_reg[0]_i_2 
       (.I0(\sig_strb_skid_reg_reg[0]_i_5_n_0 ),
        .I1(\sig_strb_skid_reg_reg[0]_i_6_n_0 ),
        .O(\sig_strb_skid_reg_reg[0]_i_2_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [3]));
  MUXF7 \sig_strb_skid_reg_reg[0]_i_3 
       (.I0(\sig_strb_skid_reg[0]_i_7_n_0 ),
        .I1(\sig_strb_skid_reg[0]_i_8_n_0 ),
        .O(\sig_strb_skid_reg_reg[0]_i_3_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_strb_skid_reg_reg[0]_i_4 
       (.I0(\sig_strb_skid_reg[0]_i_9_n_0 ),
        .I1(\sig_strb_skid_reg[0]_i_10_n_0 ),
        .O(\sig_strb_skid_reg_reg[0]_i_4_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_strb_skid_reg_reg[0]_i_5 
       (.I0(\sig_strb_skid_reg[0]_i_11_n_0 ),
        .I1(\sig_strb_skid_reg[0]_i_12_n_0 ),
        .O(\sig_strb_skid_reg_reg[0]_i_5_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_strb_skid_reg_reg[0]_i_6 
       (.I0(\sig_strb_skid_reg[0]_i_13_n_0 ),
        .I1(\sig_strb_skid_reg[0]_i_14_n_0 ),
        .O(\sig_strb_skid_reg_reg[0]_i_6_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF8 \sig_strb_skid_reg_reg[1]_i_2 
       (.I0(\sig_strb_skid_reg_reg[1]_i_5_n_0 ),
        .I1(\sig_strb_skid_reg_reg[1]_i_6_n_0 ),
        .O(\sig_strb_skid_reg_reg[1]_i_2_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [3]));
  MUXF7 \sig_strb_skid_reg_reg[1]_i_3 
       (.I0(\sig_strb_skid_reg[1]_i_7_n_0 ),
        .I1(\sig_strb_skid_reg[1]_i_8_n_0 ),
        .O(\sig_strb_skid_reg_reg[1]_i_3_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_strb_skid_reg_reg[1]_i_4 
       (.I0(\sig_strb_skid_reg[1]_i_9_n_0 ),
        .I1(\sig_strb_skid_reg[1]_i_10_n_0 ),
        .O(\sig_strb_skid_reg_reg[1]_i_4_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_strb_skid_reg_reg[1]_i_5 
       (.I0(\sig_strb_skid_reg[1]_i_11_n_0 ),
        .I1(\sig_strb_skid_reg[1]_i_12_n_0 ),
        .O(\sig_strb_skid_reg_reg[1]_i_5_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_strb_skid_reg_reg[1]_i_6 
       (.I0(\sig_strb_skid_reg[1]_i_13_n_0 ),
        .I1(\sig_strb_skid_reg[1]_i_14_n_0 ),
        .O(\sig_strb_skid_reg_reg[1]_i_6_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF8 \sig_strb_skid_reg_reg[2]_i_2 
       (.I0(\sig_strb_skid_reg_reg[2]_i_5_n_0 ),
        .I1(\sig_strb_skid_reg_reg[2]_i_6_n_0 ),
        .O(\sig_strb_skid_reg_reg[2]_i_2_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [3]));
  MUXF7 \sig_strb_skid_reg_reg[2]_i_3 
       (.I0(\sig_strb_skid_reg[2]_i_7_n_0 ),
        .I1(\sig_strb_skid_reg[2]_i_8_n_0 ),
        .O(\sig_strb_skid_reg_reg[2]_i_3_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_strb_skid_reg_reg[2]_i_4 
       (.I0(\sig_strb_skid_reg[2]_i_9_n_0 ),
        .I1(\sig_strb_skid_reg[2]_i_10_n_0 ),
        .O(\sig_strb_skid_reg_reg[2]_i_4_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_strb_skid_reg_reg[2]_i_5 
       (.I0(\sig_strb_skid_reg[2]_i_11_n_0 ),
        .I1(\sig_strb_skid_reg[2]_i_12_n_0 ),
        .O(\sig_strb_skid_reg_reg[2]_i_5_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_strb_skid_reg_reg[2]_i_6 
       (.I0(\sig_strb_skid_reg[2]_i_13_n_0 ),
        .I1(\sig_strb_skid_reg[2]_i_14_n_0 ),
        .O(\sig_strb_skid_reg_reg[2]_i_6_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF8 \sig_strb_skid_reg_reg[3]_i_2 
       (.I0(\sig_strb_skid_reg_reg[3]_i_5_n_0 ),
        .I1(\sig_strb_skid_reg_reg[3]_i_6_n_0 ),
        .O(\sig_strb_skid_reg_reg[3]_i_2_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [3]));
  MUXF7 \sig_strb_skid_reg_reg[3]_i_3 
       (.I0(\sig_strb_skid_reg[3]_i_7_n_0 ),
        .I1(\sig_strb_skid_reg[3]_i_8_n_0 ),
        .O(\sig_strb_skid_reg_reg[3]_i_3_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_strb_skid_reg_reg[3]_i_4 
       (.I0(\sig_strb_skid_reg[3]_i_9_n_0 ),
        .I1(\sig_strb_skid_reg[3]_i_10_n_0 ),
        .O(\sig_strb_skid_reg_reg[3]_i_4_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_strb_skid_reg_reg[3]_i_5 
       (.I0(\sig_strb_skid_reg[3]_i_11_n_0 ),
        .I1(\sig_strb_skid_reg[3]_i_12_n_0 ),
        .O(\sig_strb_skid_reg_reg[3]_i_5_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  MUXF7 \sig_strb_skid_reg_reg[3]_i_6 
       (.I0(\sig_strb_skid_reg[3]_i_13_n_0 ),
        .I1(\sig_strb_skid_reg[3]_i_14_n_0 ),
        .O(\sig_strb_skid_reg_reg[3]_i_6_n_0 ),
        .S(\sig_data_skid_reg_reg[0] [2]));
  (* CASCADE_HEIGHT = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) 
  (* FIFO_MEMORY_TYPE = "block" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_WRITE_DEPTH = "128" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* P_COMMON_CLOCK = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "2" *) 
  (* P_READ_MODE = "1" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "1155" *) 
  (* READ_MODE = "fwft" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "1155" *) 
  (* WR_DATA_COUNT_WIDTH = "8" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync \xpm_fifo_instance.xpm_fifo_sync_inst 
       (.almost_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ),
        .almost_full(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED ),
        .data_valid(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED ),
        .dbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ),
        .din({1'b0,din}),
        .dout({\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dout_UNCONNECTED [1154],sig_data_fifo_data_out}),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ),
        .prog_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ),
        .prog_full(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ),
        .rd_data_count(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED [3:0]),
        .rd_en(sig_pop_data_fifo),
        .rd_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ),
        .rst(sig_mmap_rst),
        .sbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ),
        .sleep(1'b0),
        .underflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ),
        .wr_ack(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED ),
        .wr_clk(m_axi_mm2s_aclk),
        .wr_data_count({sig_data_fifo_wr_cnt,\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_data_count_UNCONNECTED [0]}),
        .wr_en(wr_en),
        .wr_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEAAAAAAA)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_133 
       (.I0(sig_s_ready_out_reg),
        .I1(\sig_data_skid_reg_reg[0] [4]),
        .I2(\xpm_fifo_instance.xpm_fifo_sync_inst_i_137_n_0 ),
        .I3(out),
        .I4(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1 ),
        .I5(empty),
        .O(sig_pop_data_fifo));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_136 
       (.I0(out),
        .I1(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1 ),
        .I2(empty),
        .I3(sig_data_fifo_data_out[1153]),
        .I4(sig_last_skid_reg_i_2_n_0),
        .O(sig_s_ready_out_reg));
  LUT4 #(
    .INIT(16'h8000)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_137 
       (.I0(\sig_data_skid_reg_reg[0] [2]),
        .I1(\sig_data_skid_reg_reg[0] [0]),
        .I2(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1] ),
        .I3(\sig_data_skid_reg_reg[0] [3]),
        .O(\xpm_fifo_instance.xpm_fifo_sync_inst_i_137_n_0 ));
endmodule

(* ORIG_REF_NAME = "sync_fifo_fg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg__parameterized0
   (full,
    dout,
    empty,
    \INCLUDE_PACKING.lsig_first_dbeat_reg ,
    sig_m_valid_out_reg,
    SR,
    sig_clr_dbeat_cntr0_out,
    sig_clr_dbc_reg_reg,
    \gwdc.wr_data_count_i_reg[4] ,
    \INCLUDE_PACKING.lsig_packer_full_reg ,
    \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0] ,
    sig_child_qual_first_of_2_reg,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ,
    D,
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1] ,
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0 ,
    \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    wr_en,
    din,
    rd_en,
    sig_dre2ibtt_tlast,
    \INCLUDE_PACKING.lsig_first_dbeat_reg_0 ,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \sig_byte_cntr_reg[0] ,
    lsig_first_dbeat,
    lsig_packer_full,
    \INCLUDE_PACKING.lsig_packer_full_reg_0 ,
    sig_child_qual_first_of_2,
    Q,
    sig_strm_tstrb,
    \sig_byte_cntr_reg[2] ,
    \sig_byte_cntr_reg[3] ,
    sig_clr_dbc_reg_reg_0,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ,
    \sig_byte_cntr_reg[0]_0 ,
    sig_csm_pop_child_cmd,
    \sig_xfer_len_reg_reg[0] );
  output full;
  output [8:0]dout;
  output empty;
  output \INCLUDE_PACKING.lsig_first_dbeat_reg ;
  output sig_m_valid_out_reg;
  output [0:0]SR;
  output sig_clr_dbeat_cntr0_out;
  output [0:0]sig_clr_dbc_reg_reg;
  output \gwdc.wr_data_count_i_reg[4] ;
  output \INCLUDE_PACKING.lsig_packer_full_reg ;
  output \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0] ;
  output sig_child_qual_first_of_2_reg;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  output [1:0]D;
  output \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1] ;
  output \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0 ;
  output \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1] ;
  output [6:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ;
  output [4:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input wr_en;
  input [8:0]din;
  input rd_en;
  input sig_dre2ibtt_tlast;
  input \INCLUDE_PACKING.lsig_first_dbeat_reg_0 ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input \sig_byte_cntr_reg[0] ;
  input lsig_first_dbeat;
  input lsig_packer_full;
  input \INCLUDE_PACKING.lsig_packer_full_reg_0 ;
  input sig_child_qual_first_of_2;
  input [3:0]Q;
  input sig_strm_tstrb;
  input [0:0]\sig_byte_cntr_reg[2] ;
  input \sig_byte_cntr_reg[3] ;
  input [1:0]sig_clr_dbc_reg_reg_0;
  input [1:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ;
  input \sig_byte_cntr_reg[0]_0 ;
  input sig_csm_pop_child_cmd;
  input [1:0]\sig_xfer_len_reg_reg[0] ;

  wire [1:0]D;
  wire \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0] ;
  wire \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1] ;
  wire [1:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ;
  wire \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1] ;
  wire \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0 ;
  wire \INCLUDE_PACKING.lsig_first_dbeat_reg ;
  wire \INCLUDE_PACKING.lsig_first_dbeat_reg_0 ;
  wire \INCLUDE_PACKING.lsig_packer_full_reg ;
  wire \INCLUDE_PACKING.lsig_packer_full_reg_0 ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [8:0]din;
  wire [8:0]dout;
  wire empty;
  wire full;
  wire [4:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ;
  wire [6:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  wire \gwdc.wr_data_count_i_reg[4] ;
  wire lsig_first_dbeat;
  wire lsig_packer_full;
  wire m_axi_s2mm_aclk;
  wire rd_en;
  wire \sig_byte_cntr[3]_i_3_n_0 ;
  wire \sig_byte_cntr_reg[0] ;
  wire \sig_byte_cntr_reg[0]_0 ;
  wire [0:0]\sig_byte_cntr_reg[2] ;
  wire \sig_byte_cntr_reg[3] ;
  wire sig_child_qual_first_of_2;
  wire sig_child_qual_first_of_2_reg;
  wire [0:0]sig_clr_dbc_reg_reg;
  wire [1:0]sig_clr_dbc_reg_reg_0;
  wire sig_clr_dbeat_cntr0_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_csm_pop_child_cmd;
  wire sig_dre2ibtt_tlast;
  wire sig_m_valid_out_reg;
  wire sig_stream_rst;
  wire sig_strm_tstrb;
  wire \sig_xfer_len_reg[4]_i_2_n_0 ;
  wire \sig_xfer_len_reg[4]_i_3_n_0 ;
  wire [1:0]\sig_xfer_len_reg_reg[0] ;
  wire wr_en;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_2 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_3 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_4 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_5 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_6 ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ;
  wire [3:0]\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \FSM_onehot_sig_csm_state[4]_i_2 
       (.I0(dout[7]),
        .I1(dout[8]),
        .I2(sig_child_qual_first_of_2),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ));
  LUT6 #(
    .INIT(64'hFCFFFCAAFFFFFFFF)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_3 
       (.I0(sig_clr_dbc_reg_reg_0[1]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] [1]),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] [0]),
        .I3(\INCLUDE_PACKING.lsig_first_dbeat_reg_0 ),
        .I4(sig_clr_dbc_reg_reg_0[0]),
        .I5(sig_m_valid_out_reg),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[1] ));
  LUT6 #(
    .INIT(64'hDFD5FFF5DFDFFFFF)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][1]_i_3 
       (.I0(sig_m_valid_out_reg),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] [1]),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg_0 ),
        .I3(sig_clr_dbc_reg_reg_0[1]),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] [0]),
        .I5(sig_clr_dbc_reg_reg_0[0]),
        .O(\GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1] ));
  LUT6 #(
    .INIT(64'hF3FFF355FFFFFFFF)) 
    \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg[2][1]_i_3 
       (.I0(sig_clr_dbc_reg_reg_0[1]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] [1]),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] [0]),
        .I3(\INCLUDE_PACKING.lsig_first_dbeat_reg_0 ),
        .I4(sig_clr_dbc_reg_reg_0[0]),
        .I5(sig_m_valid_out_reg),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h8A800A0080800000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg[3][1]_i_3 
       (.I0(sig_m_valid_out_reg),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] [0]),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg_0 ),
        .I3(sig_clr_dbc_reg_reg_0[0]),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] [1]),
        .I5(sig_clr_dbc_reg_reg_0[1]),
        .O(\GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0] ));
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.lsig_0ffset_cntr[1]_i_1 
       (.I0(\gwdc.wr_data_count_i_reg[4] ),
        .I1(\sig_byte_cntr_reg[0] ),
        .O(sig_m_valid_out_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \INCLUDE_PACKING.lsig_first_dbeat_i_1 
       (.I0(sig_dre2ibtt_tlast),
        .I1(sig_m_valid_out_reg),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg_0 ),
        .O(\INCLUDE_PACKING.lsig_first_dbeat_reg ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \INCLUDE_PACKING.lsig_packer_full_i_1 
       (.I0(lsig_first_dbeat),
        .I1(\GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0] ),
        .I2(lsig_packer_full),
        .I3(\INCLUDE_PACKING.lsig_packer_full_reg_0 ),
        .O(\INCLUDE_PACKING.lsig_packer_full_reg ));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_1
       (.I0(dout[6]),
        .I1(sig_csm_pop_child_cmd),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] [6]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_2
       (.I0(dout[5]),
        .I1(sig_csm_pop_child_cmd),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] [5]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_3
       (.I0(dout[4]),
        .I1(sig_csm_pop_child_cmd),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] [4]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_4
       (.I0(dout[3]),
        .I1(sig_csm_pop_child_cmd),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] [3]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_5
       (.I0(dout[2]),
        .I1(sig_csm_pop_child_cmd),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] [2]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_6
       (.I0(dout[1]),
        .I1(sig_csm_pop_child_cmd),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] [1]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_7
       (.I0(dout[0]),
        .I1(sig_csm_pop_child_cmd),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] [0]));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_burst_dbeat_cntr[3]_i_1 
       (.I0(sig_clr_dbeat_cntr0_out),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(SR));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \sig_byte_cntr[2]_i_1 
       (.I0(din[1]),
        .I1(sig_strm_tstrb),
        .I2(\sig_byte_cntr_reg[2] ),
        .I3(din[0]),
        .I4(din[2]),
        .I5(\sig_byte_cntr[3]_i_3_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \sig_byte_cntr[3]_i_1 
       (.I0(din[2]),
        .I1(din[0]),
        .I2(\sig_byte_cntr_reg[3] ),
        .I3(din[1]),
        .I4(din[3]),
        .I5(\sig_byte_cntr[3]_i_3_n_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sig_byte_cntr[3]_i_3 
       (.I0(wr_en),
        .I1(sig_m_valid_out_reg),
        .O(\sig_byte_cntr[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \sig_byte_cntr[6]_i_1 
       (.I0(sig_m_valid_out_reg),
        .I1(wr_en),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_clr_dbc_reg_reg));
  LUT6 #(
    .INIT(64'hECCCCCCCCCCCCCCC)) 
    sig_clr_dbc_reg_i_1
       (.I0(\GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0] ),
        .I1(lsig_first_dbeat),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(sig_clr_dbeat_cntr0_out));
  LUT6 #(
    .INIT(64'h00000000BFFFFFFF)) 
    \sig_strb_reg_out[0]_i_3__0 
       (.I0(\xpm_fifo_instance.xpm_fifo_sync_inst_n_2 ),
        .I1(\xpm_fifo_instance.xpm_fifo_sync_inst_n_4 ),
        .I2(\xpm_fifo_instance.xpm_fifo_sync_inst_n_5 ),
        .I3(\xpm_fifo_instance.xpm_fifo_sync_inst_n_6 ),
        .I4(\xpm_fifo_instance.xpm_fifo_sync_inst_n_3 ),
        .I5(\sig_byte_cntr_reg[0]_0 ),
        .O(\gwdc.wr_data_count_i_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'h2F)) 
    sig_xfer_is_seq_reg_i_1
       (.I0(sig_child_qual_first_of_2),
        .I1(dout[8]),
        .I2(dout[7]),
        .O(sig_child_qual_first_of_2_reg));
  LUT5 #(
    .INIT(32'h1FFEE001)) 
    \sig_xfer_len_reg[0]_i_1 
       (.I0(\sig_xfer_len_reg_reg[0] [0]),
        .I1(dout[0]),
        .I2(\sig_xfer_len_reg_reg[0] [1]),
        .I3(dout[1]),
        .I4(dout[2]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] [0]));
  LUT6 #(
    .INIT(64'h7F7F7FFE80808001)) 
    \sig_xfer_len_reg[1]_i_1 
       (.I0(dout[2]),
        .I1(dout[1]),
        .I2(\sig_xfer_len_reg_reg[0] [1]),
        .I3(dout[0]),
        .I4(\sig_xfer_len_reg_reg[0] [0]),
        .I5(dout[3]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \sig_xfer_len_reg[2]_i_1 
       (.I0(\sig_xfer_len_reg[4]_i_2_n_0 ),
        .I1(\sig_xfer_len_reg[4]_i_3_n_0 ),
        .I2(dout[4]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] [2]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'hBD42)) 
    \sig_xfer_len_reg[3]_i_1 
       (.I0(\sig_xfer_len_reg[4]_i_2_n_0 ),
        .I1(dout[4]),
        .I2(\sig_xfer_len_reg[4]_i_3_n_0 ),
        .I3(dout[5]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] [3]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT5 #(
    .INIT(32'hBFFD4002)) 
    \sig_xfer_len_reg[4]_i_1 
       (.I0(\sig_xfer_len_reg[4]_i_2_n_0 ),
        .I1(dout[5]),
        .I2(\sig_xfer_len_reg[4]_i_3_n_0 ),
        .I3(dout[4]),
        .I4(dout[6]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] [4]));
  LUT6 #(
    .INIT(64'h2800008000000001)) 
    \sig_xfer_len_reg[4]_i_2 
       (.I0(dout[2]),
        .I1(dout[1]),
        .I2(\sig_xfer_len_reg_reg[0] [1]),
        .I3(dout[0]),
        .I4(\sig_xfer_len_reg_reg[0] [0]),
        .I5(dout[3]),
        .O(\sig_xfer_len_reg[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA80800000000000)) 
    \sig_xfer_len_reg[4]_i_3 
       (.I0(dout[3]),
        .I1(\sig_xfer_len_reg_reg[0] [0]),
        .I2(dout[0]),
        .I3(\sig_xfer_len_reg_reg[0] [1]),
        .I4(dout[1]),
        .I5(dout[2]),
        .O(\sig_xfer_len_reg[4]_i_3_n_0 ));
  (* CASCADE_HEIGHT = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) 
  (* FIFO_MEMORY_TYPE = "auto" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* P_COMMON_CLOCK = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "0" *) 
  (* P_READ_MODE = "1" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "9" *) 
  (* READ_MODE = "fwft" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "9" *) 
  (* WR_DATA_COUNT_WIDTH = "5" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1 \xpm_fifo_instance.xpm_fifo_sync_inst 
       (.almost_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ),
        .almost_full(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED ),
        .data_valid(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED ),
        .dbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ),
        .prog_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ),
        .prog_full(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ),
        .rd_data_count(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED [3:0]),
        .rd_en(rd_en),
        .rd_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ),
        .rst(sig_stream_rst),
        .sbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ),
        .sleep(1'b0),
        .underflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ),
        .wr_ack(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED ),
        .wr_clk(m_axi_s2mm_aclk),
        .wr_data_count({\xpm_fifo_instance.xpm_fifo_sync_inst_n_2 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_3 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_4 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_5 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_6 }),
        .wr_en(wr_en),
        .wr_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "sync_fifo_fg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg__parameterized1
   (full,
    dout,
    empty,
    E,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ,
    \gen_wr_a.gen_word_narrow.mem_reg ,
    D,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    din,
    rd_en,
    lsig_packer_full,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ,
    \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0] ,
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] ,
    \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0] ,
    sig_eop_halt_xfer,
    \sig_strb_reg_out[0]_i_3__0 ,
    \sig_strb_reg_out[0]_i_3__0_0 ,
    out,
    Q);
  output full;
  output [37:0]dout;
  output empty;
  output [0:0]E;
  output [0:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output [0:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  output [0:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ;
  output [2:0]\gen_wr_a.gen_word_narrow.mem_reg ;
  output [2:0]D;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [37:0]din;
  input rd_en;
  input lsig_packer_full;
  input \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ;
  input \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0] ;
  input \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] ;
  input \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0] ;
  input sig_eop_halt_xfer;
  input [0:0]\sig_strb_reg_out[0]_i_3__0 ;
  input \sig_strb_reg_out[0]_i_3__0_0 ;
  input out;
  input [2:0]Q;

  wire [2:0]D;
  wire [0:0]E;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0] ;
  wire [2:0]Q;
  wire [37:0]din;
  wire [37:0]dout;
  wire empty;
  wire full;
  wire [0:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire [0:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  wire [0:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ;
  wire [2:0]\gen_wr_a.gen_word_narrow.mem_reg ;
  wire lsig_good_push2fifo16_out;
  wire lsig_packer_full;
  wire m_axi_s2mm_aclk;
  wire out;
  wire rd_en;
  wire sig_eop_halt_xfer;
  wire [0:0]\sig_strb_reg_out[0]_i_3__0 ;
  wire \sig_strb_reg_out[0]_i_3__0_0 ;
  wire sig_stream_rst;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ;
  wire [3:0]\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED ;
  wire [7:0]\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_data_count_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_1 
       (.I0(full),
        .I1(lsig_packer_full),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][1]_i_1 
       (.I0(full),
        .I1(lsig_packer_full),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] ),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg[2][1]_i_1 
       (.I0(full),
        .I1(lsig_packer_full),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0] ),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg[3][1]_i_1 
       (.I0(full),
        .I1(lsig_packer_full),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0] ),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ));
  LUT6 #(
    .INIT(64'h2916FFFF29160000)) 
    \sig_data_reg_out[32]_i_1 
       (.I0(dout[34]),
        .I1(dout[35]),
        .I2(dout[32]),
        .I3(dout[33]),
        .I4(out),
        .I5(Q[0]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg [0]));
  LUT6 #(
    .INIT(64'h7420FFFF74200000)) 
    \sig_data_reg_out[33]_i_1 
       (.I0(dout[32]),
        .I1(dout[35]),
        .I2(dout[33]),
        .I3(dout[34]),
        .I4(out),
        .I5(Q[1]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg [1]));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \sig_data_reg_out[34]_i_2 
       (.I0(dout[32]),
        .I1(dout[35]),
        .I2(dout[33]),
        .I3(dout[34]),
        .I4(out),
        .I5(Q[2]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg [2]));
  LUT4 #(
    .INIT(16'h2916)) 
    \sig_data_skid_reg[32]_i_1 
       (.I0(dout[34]),
        .I1(dout[35]),
        .I2(dout[32]),
        .I3(dout[33]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h7420)) 
    \sig_data_skid_reg[33]_i_1 
       (.I0(dout[32]),
        .I1(dout[35]),
        .I2(dout[33]),
        .I3(dout[34]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \sig_data_skid_reg[34]_i_1 
       (.I0(dout[32]),
        .I1(dout[35]),
        .I2(dout[33]),
        .I3(dout[34]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \sig_strb_reg_out[0]_i_4 
       (.I0(full),
        .I1(lsig_packer_full),
        .I2(sig_eop_halt_xfer),
        .I3(\sig_strb_reg_out[0]_i_3__0 ),
        .I4(\sig_strb_reg_out[0]_i_3__0_0 ),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ));
  (* CASCADE_HEIGHT = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) 
  (* FIFO_MEMORY_TYPE = "block" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_WRITE_DEPTH = "128" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* P_COMMON_CLOCK = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "2" *) 
  (* P_READ_MODE = "1" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "38" *) 
  (* READ_MODE = "fwft" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "38" *) 
  (* WR_DATA_COUNT_WIDTH = "8" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3 \xpm_fifo_instance.xpm_fifo_sync_inst 
       (.almost_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ),
        .almost_full(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED ),
        .data_valid(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED ),
        .dbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ),
        .prog_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ),
        .prog_full(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ),
        .rd_data_count(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED [3:0]),
        .rd_en(rd_en),
        .rd_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ),
        .rst(sig_stream_rst),
        .sbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ),
        .sleep(1'b0),
        .underflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ),
        .wr_ack(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED ),
        .wr_clk(m_axi_s2mm_aclk),
        .wr_data_count(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_data_count_UNCONNECTED [7:0]),
        .wr_en(lsig_good_push2fifo16_out),
        .wr_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_1__0 
       (.I0(lsig_packer_full),
        .I1(full),
        .O(lsig_good_push2fifo16_out));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1
   (Q,
    D,
    ram_empty_i,
    \count_value_i_reg[0]_0 ,
    rd_en,
    \gwdc.wr_data_count_i_reg[0] ,
    \gwdc.wr_data_count_i_reg[0]_0 ,
    SR,
    wr_clk);
  output [1:0]Q;
  output [0:0]D;
  input ram_empty_i;
  input [1:0]\count_value_i_reg[0]_0 ;
  input rd_en;
  input [0:0]\gwdc.wr_data_count_i_reg[0] ;
  input [0:0]\gwdc.wr_data_count_i_reg[0]_0 ;
  input [0:0]SR;
  input wr_clk;

  wire [0:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \count_value_i[0]_i_1__3_n_0 ;
  wire \count_value_i[1]_i_3_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire \gen_fwft.count_en ;
  wire [0:0]\gwdc.wr_data_count_i_reg[0] ;
  wire [0:0]\gwdc.wr_data_count_i_reg[0]_0 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT5 #(
    .INIT(32'h5AAAA655)) 
    \count_value_i[0]_i_1__3 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(\count_value_i_reg[0]_0 [1]),
        .I4(ram_empty_i),
        .O(\count_value_i[0]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hC02F)) 
    \count_value_i[1]_i_2 
       (.I0(\count_value_i_reg[0]_0 [0]),
        .I1(rd_en),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(ram_empty_i),
        .O(\gen_fwft.count_en ));
  LUT6 #(
    .INIT(64'hA999A9A96AAA6AAA)) 
    \count_value_i[1]_i_3 
       (.I0(Q[1]),
        .I1(ram_empty_i),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(rd_en),
        .I4(\count_value_i_reg[0]_0 [0]),
        .I5(Q[0]),
        .O(\count_value_i[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[0]_i_1__3_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[1]_i_3_n_0 ),
        .Q(Q[1]),
        .R(SR));
  LUT3 #(
    .INIT(8'h96)) 
    \gwdc.wr_data_count_i[0]_i_1 
       (.I0(Q[0]),
        .I1(\gwdc.wr_data_count_i_reg[0] ),
        .I2(\gwdc.wr_data_count_i_reg[0]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_21
   (Q,
    S,
    DI,
    ram_empty_i,
    \count_value_i_reg[0]_0 ,
    rd_en,
    \gwdc.wr_data_count_i_reg[7] ,
    \gwdc.wr_data_count_i_reg[7]_0 ,
    SR,
    wr_clk);
  output [0:0]Q;
  output [1:0]S;
  output [0:0]DI;
  input ram_empty_i;
  input [1:0]\count_value_i_reg[0]_0 ;
  input rd_en;
  input [1:0]\gwdc.wr_data_count_i_reg[7] ;
  input [1:0]\gwdc.wr_data_count_i_reg[7]_0 ;
  input [0:0]SR;
  input wr_clk;

  wire [0:0]DI;
  wire [0:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [0:0]count_value_i;
  wire \count_value_i[0]_i_1__3_n_0 ;
  wire \count_value_i[1]_i_3_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire \gen_fwft.count_en ;
  wire [1:0]\gwdc.wr_data_count_i_reg[7] ;
  wire [1:0]\gwdc.wr_data_count_i_reg[7]_0 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT5 #(
    .INIT(32'h5AAAA655)) 
    \count_value_i[0]_i_1__3 
       (.I0(count_value_i),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(\count_value_i_reg[0]_0 [1]),
        .I4(ram_empty_i),
        .O(\count_value_i[0]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hC02F)) 
    \count_value_i[1]_i_2 
       (.I0(\count_value_i_reg[0]_0 [0]),
        .I1(rd_en),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(ram_empty_i),
        .O(\gen_fwft.count_en ));
  LUT6 #(
    .INIT(64'hA999A9A96AAA6AAA)) 
    \count_value_i[1]_i_3 
       (.I0(Q),
        .I1(ram_empty_i),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(rd_en),
        .I4(\count_value_i_reg[0]_0 [0]),
        .I5(count_value_i),
        .O(\count_value_i[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[0]_i_1__3_n_0 ),
        .Q(count_value_i),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[1]_i_3_n_0 ),
        .Q(Q),
        .R(SR));
  LUT4 #(
    .INIT(16'h9669)) 
    \gwdc.wr_data_count_i[7]_i_14 
       (.I0(DI),
        .I1(\gwdc.wr_data_count_i_reg[7] [1]),
        .I2(Q),
        .I3(\gwdc.wr_data_count_i_reg[7]_0 [1]),
        .O(S[1]));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \gwdc.wr_data_count_i[7]_i_15 
       (.I0(count_value_i),
        .I1(\gwdc.wr_data_count_i_reg[7] [0]),
        .I2(\gwdc.wr_data_count_i_reg[7]_0 [0]),
        .O(S[0]));
  (* HLUTNM = "lutpair0" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \gwdc.wr_data_count_i[7]_i_7 
       (.I0(count_value_i),
        .I1(\gwdc.wr_data_count_i_reg[7] [0]),
        .O(DI));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2
   (Q,
    leaving_empty0,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    enb,
    \count_value_i_reg[0]_0 ,
    rd_en,
    ram_empty_i,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ,
    E,
    clr_full,
    \count_value_i_reg[0]_1 ,
    wr_clk);
  output [6:0]Q;
  output leaving_empty0;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output enb;
  input [1:0]\count_value_i_reg[0]_0 ;
  input rd_en;
  input ram_empty_i;
  input [6:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  input [6:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ;
  input [0:0]E;
  input clr_full;
  input [0:0]\count_value_i_reg[0]_1 ;
  input wr_clk;

  wire [0:0]E;
  wire [6:0]Q;
  wire clr_full;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1__1_n_0 ;
  wire \count_value_i[5]_i_1__1_n_0 ;
  wire \count_value_i[6]_i_1__1_n_0 ;
  wire \count_value_i[6]_i_2__1_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire enb;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire [6:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  wire [6:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ;
  wire going_full1;
  wire leaving_empty0;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__1 
       (.I0(rd_en),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__1 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__1 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2__1_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__1_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAA200000000)) 
    \count_value_i[6]_i_2__1 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[0]_0 [1]),
        .I2(\count_value_i_reg[0]_0 [0]),
        .I3(rd_en),
        .I4(ram_empty_i),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[4]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[5]_i_1__1_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[6]_i_1__1_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h000000003B2A2A2A)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ),
        .I1(enb),
        .I2(leaving_empty0),
        .I3(going_full1),
        .I4(E),
        .I5(clr_full),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  LUT4 #(
    .INIT(16'h9000)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [6]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ),
        .O(leaving_empty0));
  LUT4 #(
    .INIT(16'h9000)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 [6]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0 ),
        .O(going_full1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [3]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [0]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 [3]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 [0]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h00FD)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(enb));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_22
   (DI,
    Q,
    S,
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ,
    leaving_empty0,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    \gwdc.wr_data_count_i_reg[7] ,
    \gwdc.wr_data_count_i_reg[7]_0 ,
    \count_value_i_reg[0]_0 ,
    rd_en,
    ram_empty_i,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ,
    ram_wr_en_pf,
    clr_full,
    \count_value_i_reg[0]_1 ,
    wr_clk);
  output [0:0]DI;
  output [6:0]Q;
  output [4:0]S;
  output \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  output leaving_empty0;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  input [0:0]\gwdc.wr_data_count_i_reg[7] ;
  input [7:0]\gwdc.wr_data_count_i_reg[7]_0 ;
  input [1:0]\count_value_i_reg[0]_0 ;
  input rd_en;
  input ram_empty_i;
  input [6:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  input ram_wr_en_pf;
  input clr_full;
  input [0:0]\count_value_i_reg[0]_1 ;
  input wr_clk;

  wire [0:0]DI;
  wire \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  wire [6:0]Q;
  wire [4:0]S;
  wire clr_full;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1__1_n_0 ;
  wire \count_value_i[5]_i_1__1_n_0 ;
  wire \count_value_i[6]_i_1__1_n_0 ;
  wire \count_value_i[6]_i_2__1_n_0 ;
  wire \count_value_i[7]_i_1__0_n_0 ;
  wire \count_value_i[7]_i_2__0_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire \count_value_i_reg_n_0_[7] ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire [6:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  wire going_full1;
  wire [0:0]\gwdc.wr_data_count_i_reg[7] ;
  wire [7:0]\gwdc.wr_data_count_i_reg[7]_0 ;
  wire leaving_empty0;
  wire ram_empty_i;
  wire ram_wr_en_pf;
  wire rd_en;
  wire wr_clk;

  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__1 
       (.I0(rd_en),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__1 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__1 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2__1_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__1_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAA200000000)) 
    \count_value_i[6]_i_2__1 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[0]_0 [1]),
        .I2(\count_value_i_reg[0]_0 [0]),
        .I3(rd_en),
        .I4(ram_empty_i),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1__0 
       (.I0(Q[5]),
        .I1(\count_value_i[7]_i_2__0_n_0 ),
        .I2(Q[6]),
        .I3(\count_value_i_reg_n_0_[7] ),
        .O(\count_value_i[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[7]_i_2__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[7]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[4]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[5]_i_1__1_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[6]_i_1__1_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[7]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[7] ),
        .R(\count_value_i_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h000000003B2A2A2A)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ),
        .I1(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I2(leaving_empty0),
        .I3(going_full1),
        .I4(ram_wr_en_pf),
        .I5(clr_full),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  LUT4 #(
    .INIT(16'h9000)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 
       (.I0(Q[6]),
        .I1(\gwdc.wr_data_count_i_reg[7]_0 [6]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ),
        .O(leaving_empty0));
  LUT4 #(
    .INIT(16'h9000)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [6]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0 ),
        .O(going_full1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5 
       (.I0(Q[3]),
        .I1(\gwdc.wr_data_count_i_reg[7]_0 [3]),
        .I2(\gwdc.wr_data_count_i_reg[7]_0 [5]),
        .I3(Q[5]),
        .I4(\gwdc.wr_data_count_i_reg[7]_0 [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6 
       (.I0(Q[0]),
        .I1(\gwdc.wr_data_count_i_reg[7]_0 [0]),
        .I2(\gwdc.wr_data_count_i_reg[7]_0 [2]),
        .I3(Q[2]),
        .I4(\gwdc.wr_data_count_i_reg[7]_0 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [3]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [0]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h00FD)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_10 
       (.I0(Q[4]),
        .I1(\gwdc.wr_data_count_i_reg[7]_0 [4]),
        .I2(Q[5]),
        .I3(\gwdc.wr_data_count_i_reg[7]_0 [5]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_11 
       (.I0(Q[3]),
        .I1(\gwdc.wr_data_count_i_reg[7]_0 [3]),
        .I2(Q[4]),
        .I3(\gwdc.wr_data_count_i_reg[7]_0 [4]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_12 
       (.I0(Q[2]),
        .I1(\gwdc.wr_data_count_i_reg[7]_0 [2]),
        .I2(Q[3]),
        .I3(\gwdc.wr_data_count_i_reg[7]_0 [3]),
        .O(S[0]));
  LUT3 #(
    .INIT(8'hD4)) 
    \gwdc.wr_data_count_i[7]_i_6 
       (.I0(Q[1]),
        .I1(\gwdc.wr_data_count_i_reg[7] ),
        .I2(\gwdc.wr_data_count_i_reg[7]_0 [1]),
        .O(DI));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_8 
       (.I0(Q[6]),
        .I1(\gwdc.wr_data_count_i_reg[7]_0 [6]),
        .I2(\count_value_i_reg_n_0_[7] ),
        .I3(\gwdc.wr_data_count_i_reg[7]_0 [7]),
        .O(S[4]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_9 
       (.I0(Q[5]),
        .I1(\gwdc.wr_data_count_i_reg[7]_0 [5]),
        .I2(Q[6]),
        .I3(\gwdc.wr_data_count_i_reg[7]_0 [6]),
        .O(S[3]));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_25
   (ram_empty_i0,
    Q,
    D,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    leaving_empty0,
    ram_wr_en_pf,
    ram_empty_i,
    wr_en,
    \count_value_i_reg[5]_0 ,
    \count_value_i_reg[7]_0 ,
    rst_d1,
    \gen_pntr_flags_cc.ram_empty_i_reg_0 ,
    DI,
    S,
    \gwdc.wr_data_count_i_reg[7] ,
    \gwdc.wr_data_count_i_reg[7]_0 ,
    wr_clk);
  output ram_empty_i0;
  output [7:0]Q;
  output [6:0]D;
  input \gen_pntr_flags_cc.ram_empty_i_reg ;
  input leaving_empty0;
  input ram_wr_en_pf;
  input ram_empty_i;
  input wr_en;
  input \count_value_i_reg[5]_0 ;
  input [0:0]\count_value_i_reg[7]_0 ;
  input rst_d1;
  input [6:0]\gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  input [1:0]DI;
  input [6:0]S;
  input [0:0]\gwdc.wr_data_count_i_reg[7] ;
  input [4:0]\gwdc.wr_data_count_i_reg[7]_0 ;
  input wr_clk;

  wire [6:0]D;
  wire [1:0]DI;
  wire [7:0]Q;
  wire [6:0]S;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire \count_value_i[5]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_2__0_n_0 ;
  wire \count_value_i[7]_i_1_n_0 ;
  wire \count_value_i[7]_i_2_n_0 ;
  wire \count_value_i_reg[5]_0 ;
  wire [0:0]\count_value_i_reg[7]_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire [6:0]\gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  wire going_empty1;
  wire \gwdc.wr_data_count_i[7]_i_13_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_3_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_4_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_5_n_0 ;
  wire [0:0]\gwdc.wr_data_count_i_reg[7] ;
  wire [4:0]\gwdc.wr_data_count_i_reg[7]_0 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_1 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_2 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_3 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_4 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_5 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_6 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_7 ;
  wire leaving_empty0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_wr_en_pf;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire [7:7]\NLW_gwdc.wr_data_count_i_reg[7]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_gwdc.wr_data_count_i_reg[7]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__0 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2__0_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__0_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \count_value_i[6]_i_2__0 
       (.I0(Q[1]),
        .I1(wr_en),
        .I2(\count_value_i_reg[5]_0 ),
        .I3(\count_value_i_reg[7]_0 ),
        .I4(rst_d1),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1 
       (.I0(Q[5]),
        .I1(\count_value_i[7]_i_2_n_0 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\count_value_i[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[7]_i_2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(ram_wr_en_pf),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[5]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[6]_i_1__0_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[7]_0 ));
  LUT5 #(
    .INIT(32'h0FFF0088)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I1(going_empty1),
        .I2(leaving_empty0),
        .I3(ram_wr_en_pf),
        .I4(ram_empty_i),
        .O(ram_empty_i0));
  LUT4 #(
    .INIT(16'h9000)) 
    \gen_pntr_flags_cc.ram_empty_i_i_2 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_0 [6]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ),
        .I3(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ),
        .O(going_empty1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_3 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_0 [3]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_0 [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_0 [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_4 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_0 [0]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_0 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_0 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \gwdc.wr_data_count_i[7]_i_13 
       (.I0(Q[1]),
        .I1(\gwdc.wr_data_count_i_reg[7] ),
        .I2(\gwdc.wr_data_count_i_reg[7]_0 [0]),
        .I3(\gwdc.wr_data_count_i_reg[7]_0 [1]),
        .I4(Q[2]),
        .O(\gwdc.wr_data_count_i[7]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_2 
       (.I0(Q[5]),
        .I1(\gwdc.wr_data_count_i_reg[7]_0 [4]),
        .O(\gwdc.wr_data_count_i[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_3 
       (.I0(Q[4]),
        .I1(\gwdc.wr_data_count_i_reg[7]_0 [3]),
        .O(\gwdc.wr_data_count_i[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_4 
       (.I0(Q[3]),
        .I1(\gwdc.wr_data_count_i_reg[7]_0 [2]),
        .O(\gwdc.wr_data_count_i[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_5 
       (.I0(Q[2]),
        .I1(\gwdc.wr_data_count_i_reg[7]_0 [1]),
        .O(\gwdc.wr_data_count_i[7]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \gwdc.wr_data_count_i_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_gwdc.wr_data_count_i_reg[7]_i_1_CO_UNCONNECTED [7],\gwdc.wr_data_count_i_reg[7]_i_1_n_1 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_2 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_3 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_4 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_5 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_6 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_7 }),
        .DI({1'b0,\gwdc.wr_data_count_i[7]_i_2_n_0 ,\gwdc.wr_data_count_i[7]_i_3_n_0 ,\gwdc.wr_data_count_i[7]_i_4_n_0 ,\gwdc.wr_data_count_i[7]_i_5_n_0 ,DI,Q[0]}),
        .O({D,\NLW_gwdc.wr_data_count_i_reg[7]_i_1_O_UNCONNECTED [0]}),
        .S({S[6:2],\gwdc.wr_data_count_i[7]_i_13_n_0 ,S[1:0]}));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_9
   (ram_empty_i0,
    Q,
    enb,
    leaving_empty0,
    E,
    ram_empty_i,
    wr_en,
    \count_value_i_reg[5]_0 ,
    \count_value_i_reg[6]_0 ,
    rst_d1,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    wr_clk);
  output ram_empty_i0;
  output [6:0]Q;
  input enb;
  input leaving_empty0;
  input [0:0]E;
  input ram_empty_i;
  input wr_en;
  input \count_value_i_reg[5]_0 ;
  input [0:0]\count_value_i_reg[6]_0 ;
  input rst_d1;
  input [6:0]\gen_pntr_flags_cc.ram_empty_i_reg ;
  input wr_clk;

  wire [0:0]E;
  wire [6:0]Q;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire \count_value_i[5]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_2__0_n_0 ;
  wire \count_value_i_reg[5]_0 ;
  wire [0:0]\count_value_i_reg[6]_0 ;
  wire enb;
  wire \gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ;
  wire [6:0]\gen_pntr_flags_cc.ram_empty_i_reg ;
  wire going_empty1;
  wire leaving_empty0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__0 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2__0_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__0_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \count_value_i[6]_i_2__0 
       (.I0(Q[1]),
        .I1(wr_en),
        .I2(\count_value_i_reg[5]_0 ),
        .I3(\count_value_i_reg[6]_0 ),
        .I4(rst_d1),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1__0_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[6]_0 ));
  LUT5 #(
    .INIT(32'h0FFF0088)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(enb),
        .I1(going_empty1),
        .I2(leaving_empty0),
        .I3(E),
        .I4(ram_empty_i),
        .O(ram_empty_i0));
  LUT4 #(
    .INIT(16'h9000)) 
    \gen_pntr_flags_cc.ram_empty_i_i_2 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg [6]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ),
        .I3(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ),
        .O(going_empty1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_3 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg [3]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_4 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg [0]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3
   (Q,
    \count_value_i_reg[1]_0 ,
    rd_en,
    ram_empty_i,
    \count_value_i_reg[0]_0 ,
    E,
    wr_clk);
  output [6:0]Q;
  input [1:0]\count_value_i_reg[1]_0 ;
  input rd_en;
  input ram_empty_i;
  input [0:0]\count_value_i_reg[0]_0 ;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [6:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \count_value_i[4]_i_1__2_n_0 ;
  wire \count_value_i[5]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_2__2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__2 
       (.I0(rd_en),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__2 
       (.I0(\count_value_i_reg[1]_0 [1]),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__2 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2__2_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__2_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAA200000000)) 
    \count_value_i[6]_i_2__2 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[1]_0 [1]),
        .I2(\count_value_i_reg[1]_0 [0]),
        .I3(rd_en),
        .I4(ram_empty_i),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__2_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1__2_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1__2_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_10
   (Q,
    wr_en,
    \count_value_i_reg[5]_0 ,
    \count_value_i_reg[0]_0 ,
    rst_d1,
    E,
    wr_clk);
  output [6:0]Q;
  input wr_en;
  input \count_value_i_reg[5]_0 ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input rst_d1;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [6:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i[5]_i_1_n_0 ;
  wire \count_value_i[6]_i_1_n_0 ;
  wire \count_value_i[6]_i_2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[5]_0 ;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \count_value_i[6]_i_2 
       (.I0(Q[1]),
        .I1(wr_en),
        .I2(\count_value_i_reg[5]_0 ),
        .I3(\count_value_i_reg[0]_0 ),
        .I4(rst_d1),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_23
   (Q,
    \count_value_i_reg[1]_0 ,
    rd_en,
    ram_empty_i,
    \count_value_i_reg[0]_0 ,
    E,
    wr_clk);
  output [6:0]Q;
  input [1:0]\count_value_i_reg[1]_0 ;
  input rd_en;
  input ram_empty_i;
  input [0:0]\count_value_i_reg[0]_0 ;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [6:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \count_value_i[4]_i_1__2_n_0 ;
  wire \count_value_i[5]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_2__2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__2 
       (.I0(rd_en),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__2 
       (.I0(\count_value_i_reg[1]_0 [1]),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__2 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2__2_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__2_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAA200000000)) 
    \count_value_i[6]_i_2__2 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[1]_0 [1]),
        .I2(\count_value_i_reg[1]_0 [0]),
        .I3(rd_en),
        .I4(ram_empty_i),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__2_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1__2_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1__2_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_26
   (Q,
    wr_en,
    \count_value_i_reg[5]_0 ,
    \count_value_i_reg[0]_0 ,
    rst_d1,
    E,
    wr_clk);
  output [6:0]Q;
  input wr_en;
  input \count_value_i_reg[5]_0 ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input rst_d1;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [6:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i[5]_i_1_n_0 ;
  wire \count_value_i[6]_i_1_n_0 ;
  wire \count_value_i[6]_i_2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[5]_0 ;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \count_value_i[6]_i_2 
       (.I0(Q[1]),
        .I1(wr_en),
        .I2(\count_value_i_reg[5]_0 ),
        .I3(\count_value_i_reg[0]_0 ),
        .I4(rst_d1),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6
   (going_full1,
    Q,
    D,
    enb,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    \gwdc.wr_data_count_i_reg[4] ,
    \gwdc.wr_data_count_i_reg[4]_0 ,
    \gwdc.wr_data_count_i_reg[2] ,
    \count_value_i_reg[0]_0 ,
    rd_en,
    ram_empty_i,
    \count_value_i_reg[0]_1 ,
    wr_clk);
  output going_full1;
  output [3:0]Q;
  output [2:0]D;
  output enb;
  input [3:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  input \gwdc.wr_data_count_i_reg[4] ;
  input [4:0]\gwdc.wr_data_count_i_reg[4]_0 ;
  input [1:0]\gwdc.wr_data_count_i_reg[2] ;
  input [1:0]\count_value_i_reg[0]_0 ;
  input rd_en;
  input ram_empty_i;
  input [0:0]\count_value_i_reg[0]_1 ;
  input wr_clk;

  wire [2:0]D;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire \count_value_i_reg_n_0_[4] ;
  wire enb;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ;
  wire [3:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire going_full1;
  wire \gwdc.wr_data_count_i[2]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[4]_i_2_n_0 ;
  wire [1:0]\gwdc.wr_data_count_i_reg[2] ;
  wire \gwdc.wr_data_count_i_reg[4] ;
  wire [4:0]\gwdc.wr_data_count_i_reg[4]_0 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__1 
       (.I0(rd_en),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__1 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(\count_value_i_reg[0]_1 ));
  LUT3 #(
    .INIT(8'h90)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg [3]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ),
        .O(going_full1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg [0]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h00FD)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(enb));
  LUT6 #(
    .INIT(64'h9696699669966969)) 
    \gwdc.wr_data_count_i[2]_i_1 
       (.I0(\gwdc.wr_data_count_i[2]_i_2_n_0 ),
        .I1(\gwdc.wr_data_count_i_reg[4]_0 [2]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\gwdc.wr_data_count_i_reg[2] [1]),
        .I5(\gwdc.wr_data_count_i_reg[4]_0 [1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h69FF696969690069)) 
    \gwdc.wr_data_count_i[2]_i_2 
       (.I0(Q[1]),
        .I1(\gwdc.wr_data_count_i_reg[2] [1]),
        .I2(\gwdc.wr_data_count_i_reg[4]_0 [1]),
        .I3(Q[0]),
        .I4(\gwdc.wr_data_count_i_reg[2] [0]),
        .I5(\gwdc.wr_data_count_i_reg[4]_0 [0]),
        .O(\gwdc.wr_data_count_i[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h69699669)) 
    \gwdc.wr_data_count_i[3]_i_1 
       (.I0(\gwdc.wr_data_count_i[4]_i_2_n_0 ),
        .I1(\gwdc.wr_data_count_i_reg[4]_0 [3]),
        .I2(Q[3]),
        .I3(\gwdc.wr_data_count_i_reg[4]_0 [2]),
        .I4(Q[2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h1EE1788787781EE1)) 
    \gwdc.wr_data_count_i[4]_i_1 
       (.I0(\gwdc.wr_data_count_i[4]_i_2_n_0 ),
        .I1(\gwdc.wr_data_count_i_reg[4] ),
        .I2(\gwdc.wr_data_count_i_reg[4]_0 [4]),
        .I3(\count_value_i_reg_n_0_[4] ),
        .I4(\gwdc.wr_data_count_i_reg[4]_0 [3]),
        .I5(Q[3]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hF999FFF990009990)) 
    \gwdc.wr_data_count_i[4]_i_2 
       (.I0(Q[2]),
        .I1(\gwdc.wr_data_count_i_reg[4]_0 [2]),
        .I2(\gwdc.wr_data_count_i_reg[4]_0 [1]),
        .I3(\gwdc.wr_data_count_i_reg[2] [1]),
        .I4(Q[1]),
        .I5(\gwdc.wr_data_count_i[2]_i_2_n_0 ),
        .O(\gwdc.wr_data_count_i[4]_i_2_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_6
   (ram_empty_i0,
    \count_value_i_reg[4]_0 ,
    D,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    \count_value_i_reg[2]_0 ,
    enb,
    E,
    ram_empty_i,
    Q,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    \gwdc.wr_data_count_i_reg[1] ,
    full,
    going_full1,
    clr_full,
    \count_value_i_reg[4]_1 ,
    wr_clk);
  output ram_empty_i0;
  output [4:0]\count_value_i_reg[4]_0 ;
  output [0:0]D;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output \count_value_i_reg[2]_0 ;
  input enb;
  input [0:0]E;
  input ram_empty_i;
  input [3:0]Q;
  input [3:0]\gen_pntr_flags_cc.ram_empty_i_reg ;
  input [1:0]\gwdc.wr_data_count_i_reg[1] ;
  input full;
  input going_full1;
  input clr_full;
  input [0:0]\count_value_i_reg[4]_1 ;
  input wr_clk;

  wire [0:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire clr_full;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire \count_value_i_reg[2]_0 ;
  wire [4:0]\count_value_i_reg[4]_0 ;
  wire [0:0]\count_value_i_reg[4]_1 ;
  wire enb;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ;
  wire [3:0]\gen_pntr_flags_cc.ram_empty_i_reg ;
  wire going_empty1;
  wire going_full1;
  wire [1:0]\gwdc.wr_data_count_i_reg[1] ;
  wire leaving_empty0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire wr_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(\count_value_i_reg[4]_0 [0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i_reg[4]_0 [0]),
        .I1(\count_value_i_reg[4]_0 [1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(\count_value_i_reg[4]_0 [0]),
        .I1(\count_value_i_reg[4]_0 [1]),
        .I2(\count_value_i_reg[4]_0 [2]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(\count_value_i_reg[4]_0 [1]),
        .I1(\count_value_i_reg[4]_0 [0]),
        .I2(\count_value_i_reg[4]_0 [2]),
        .I3(\count_value_i_reg[4]_0 [3]),
        .O(\count_value_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(\count_value_i_reg[4]_0 [2]),
        .I1(\count_value_i_reg[4]_0 [0]),
        .I2(\count_value_i_reg[4]_0 [1]),
        .I3(\count_value_i_reg[4]_0 [3]),
        .I4(\count_value_i_reg[4]_0 [4]),
        .O(\count_value_i[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(\count_value_i_reg[4]_0 [0]),
        .R(\count_value_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(\count_value_i_reg[4]_0 [1]),
        .R(\count_value_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(\count_value_i_reg[4]_0 [2]),
        .R(\count_value_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(\count_value_i_reg[4]_0 [3]),
        .R(\count_value_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(\count_value_i_reg[4]_0 [4]),
        .R(\count_value_i_reg[4]_1 ));
  LUT6 #(
    .INIT(64'h000000003B2A2A2A)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1 
       (.I0(full),
        .I1(enb),
        .I2(leaving_empty0),
        .I3(going_full1),
        .I4(E),
        .I5(clr_full),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  LUT6 #(
    .INIT(64'h8200000000008200)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ),
        .I1(Q[1]),
        .I2(\count_value_i_reg[4]_0 [1]),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ),
        .I4(\count_value_i_reg[4]_0 [0]),
        .I5(Q[0]),
        .O(leaving_empty0));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5 
       (.I0(\count_value_i_reg[4]_0 [3]),
        .I1(Q[3]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6 
       (.I0(\count_value_i_reg[4]_0 [2]),
        .I1(Q[2]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0FFF0088)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(enb),
        .I1(going_empty1),
        .I2(leaving_empty0),
        .I3(E),
        .I4(ram_empty_i),
        .O(ram_empty_i0));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \gen_pntr_flags_cc.ram_empty_i_i_2 
       (.I0(\count_value_i_reg[4]_0 [3]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg [3]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ),
        .O(going_empty1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_3 
       (.I0(\count_value_i_reg[4]_0 [0]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg [0]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg [2]),
        .I3(\count_value_i_reg[4]_0 [2]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg [1]),
        .I5(\count_value_i_reg[4]_0 [1]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC33C96696996C33C)) 
    \gwdc.wr_data_count_i[1]_i_1 
       (.I0(\count_value_i_reg[4]_0 [0]),
        .I1(\count_value_i_reg[4]_0 [1]),
        .I2(\gwdc.wr_data_count_i_reg[1] [1]),
        .I3(Q[1]),
        .I4(\gwdc.wr_data_count_i_reg[1] [0]),
        .I5(Q[0]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[4]_i_3 
       (.I0(\count_value_i_reg[4]_0 [2]),
        .I1(Q[2]),
        .O(\count_value_i_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7
   (Q,
    \count_value_i_reg[1]_0 ,
    rd_en,
    \count_value_i_reg[0]_0 ,
    enb,
    wr_clk);
  output [3:0]Q;
  input [1:0]\count_value_i_reg[1]_0 ;
  input rd_en;
  input [0:0]\count_value_i_reg[0]_0 ;
  input enb;
  input wr_clk;

  wire [3:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire enb;
  wire rd_en;
  wire wr_clk;

  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__2 
       (.I0(rd_en),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__2 
       (.I0(\count_value_i_reg[1]_0 [1]),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_7
   (Q,
    \count_value_i_reg[0]_0 ,
    E,
    wr_clk);
  output [3:0]Q;
  input [0:0]\count_value_i_reg[0]_0 ;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire wr_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
endmodule

(* CASCADE_HEIGHT = "0" *) (* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "1" *) 
(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) 
(* EN_ADV_FEATURE = "16'b0001111100011111" *) (* EN_AE = "1'b1" *) (* EN_AF = "1'b1" *) 
(* EN_DVLD = "1'b1" *) (* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) 
(* EN_PF = "1'b1" *) (* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) 
(* EN_WACK = "1'b1" *) (* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) 
(* FIFO_MEMORY_TYPE = "2" *) (* FIFO_MEM_TYPE = "2" *) (* FIFO_READ_DEPTH = "128" *) 
(* FIFO_READ_LATENCY = "0" *) (* FIFO_SIZE = "147840" *) (* FIFO_WRITE_DEPTH = "128" *) 
(* FULL_RESET_VALUE = "1" *) (* FULL_RST_VAL = "1'b1" *) (* PE_THRESH_ADJ = "8" *) 
(* PE_THRESH_MAX = "123" *) (* PE_THRESH_MIN = "5" *) (* PF_THRESH_ADJ = "8" *) 
(* PF_THRESH_MAX = "123" *) (* PF_THRESH_MIN = "5" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "4" *) (* RD_DC_WIDTH_EXT = "8" *) 
(* RD_LATENCY = "2" *) (* RD_MODE = "1" *) (* RD_PNTR_WIDTH = "7" *) 
(* READ_DATA_WIDTH = "1155" *) (* READ_MODE = "1" *) (* READ_MODE_LL = "1" *) 
(* RELATED_CLOCKS = "0" *) (* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) 
(* USE_ADV_FEATURES = "1F1F" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WIDTH_RATIO = "1" *) (* WRITE_DATA_WIDTH = "1155" *) (* WR_DATA_COUNT_WIDTH = "8" *) 
(* WR_DC_WIDTH_EXT = "8" *) (* WR_DEPTH_LOG = "7" *) (* WR_PNTR_WIDTH = "7" *) 
(* WR_RD_RATIO = "0" *) (* WR_WIDTH_LOG = "11" *) (* XPM_MODULE = "TRUE" *) 
(* both_stages_valid = "3" *) (* invalid = "0" *) (* keep_hierarchy = "soft" *) 
(* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [1154:0]din;
  output full;
  output full_n;
  output prog_full;
  output [7:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [1154:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire clr_full;
  wire [1:1]count_value_i;
  wire [1:0]curr_fwft_state;
  wire data_valid_fwft1;
  wire [1154:0]din;
  wire [1153:0]\^dout ;
  wire empty;
  wire full;
  wire \gen_fwft.count_rst ;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_fwft.rdpp1_inst_n_1 ;
  wire \gen_fwft.rdpp1_inst_n_2 ;
  wire \gen_fwft.rdpp1_inst_n_3 ;
  wire [7:1]\grdc.diff_wr_rd_pntr_rdc ;
  wire leaving_empty0;
  wire [1:0]next_fwft_state__0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_wr_en_pf;
  wire rd_en;
  wire [6:0]rd_pntr_ext;
  wire rdp_inst_n_0;
  wire rdp_inst_n_10;
  wire rdp_inst_n_11;
  wire rdp_inst_n_12;
  wire rdp_inst_n_13;
  wire rdp_inst_n_15;
  wire rdp_inst_n_8;
  wire rdp_inst_n_9;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_2;
  wire rdpp1_inst_n_3;
  wire rdpp1_inst_n_4;
  wire rdpp1_inst_n_5;
  wire rdpp1_inst_n_6;
  wire rst;
  wire rst_d1;
  wire sleep;
  wire wr_clk;
  wire [7:1]\^wr_data_count ;
  wire wr_en;
  wire [6:0]wr_pntr_ext;
  wire wrp_inst_n_1;
  wire wrpp1_inst_n_0;
  wire wrpp1_inst_n_1;
  wire wrpp1_inst_n_2;
  wire wrpp1_inst_n_3;
  wire wrpp1_inst_n_4;
  wire wrpp1_inst_n_5;
  wire wrpp1_inst_n_6;
  wire xpm_fifo_rst_inst_n_1;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [1154:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;
  wire [1154:1154]\NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign dout[1154] = \<const0> ;
  assign dout[1153:0] = \^dout [1153:0];
  assign full_n = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[7:1] = \^wr_data_count [7:1];
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h6A85)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_i),
        .O(next_fwft_state__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(xpm_fifo_rst_inst_n_1));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(xpm_fifo_rst_inst_n_1));
  GND GND
       (.G(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hF380)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(empty),
        .O(data_valid_fwft1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(data_valid_fwft1),
        .Q(empty),
        .S(xpm_fifo_rst_inst_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_21 \gen_fwft.rdpp1_inst 
       (.DI(\gen_fwft.rdpp1_inst_n_3 ),
        .Q(count_value_i),
        .S({\gen_fwft.rdpp1_inst_n_1 ,\gen_fwft.rdpp1_inst_n_2 }),
        .SR(\gen_fwft.count_rst ),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .\gwdc.wr_data_count_i_reg[7] (rd_pntr_ext[1:0]),
        .\gwdc.wr_data_count_i_reg[7]_0 (wr_pntr_ext[1:0]),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rdp_inst_n_15),
        .Q(full),
        .S(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(xpm_fifo_rst_inst_n_1));
  (* ADDR_WIDTH_A = "7" *) 
  (* ADDR_WIDTH_B = "7" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "1155" *) 
  (* BYTE_WRITE_WIDTH_B = "1155" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "1153" *) 
  (* \MEM.ADDRESS_SPACE_END  = "511" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "1154" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "2" *) 
  (* MEMORY_SIZE = "147840" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "128" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "block" *) 
  (* P_MIN_WIDTH_DATA = "1155" *) 
  (* P_MIN_WIDTH_DATA_A = "1155" *) 
  (* P_MIN_WIDTH_DATA_B = "1155" *) 
  (* P_MIN_WIDTH_DATA_ECC = "1155" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "1155" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "no" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "7" *) 
  (* P_WIDTH_ADDR_READ_B = "7" *) 
  (* P_WIDTH_ADDR_WRITE_A = "7" *) 
  (* P_WIDTH_ADDR_WRITE_B = "7" *) 
  (* P_WIDTH_COL_WRITE_A = "1155" *) 
  (* P_WIDTH_COL_WRITE_B = "1155" *) 
  (* READ_DATA_WIDTH_A = "1155" *) 
  (* READ_DATA_WIDTH_B = "1155" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* USE_MEM_INIT_MMI = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "1155" *) 
  (* WRITE_DATA_WIDTH_B = "1155" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* WRITE_PROTECT = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "1156" *) 
  (* rstb_loop_iter = "1156" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(1'b0),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina({1'b0,din[1153:0]}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [1154:0]),
        .doutb({\NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED [1154],\^dout }),
        .ena(1'b0),
        .enb(rdp_inst_n_13),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(xpm_fifo_rst_inst_n_1),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(ram_wr_en_pf),
        .web(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h62)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .O(\gen_fwft.ram_regout_en ));
  FDRE \gwdc.wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(\^wr_data_count [1]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(\^wr_data_count [2]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(\^wr_data_count [3]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(\^wr_data_count [4]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [5]),
        .Q(\^wr_data_count [5]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [6]),
        .Q(\^wr_data_count [6]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [7]),
        .Q(\^wr_data_count [7]),
        .R(xpm_fifo_rst_inst_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_22 rdp_inst
       (.DI(rdp_inst_n_0),
        .\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] (rdp_inst_n_13),
        .Q(rd_pntr_ext),
        .S({rdp_inst_n_8,rdp_inst_n_9,rdp_inst_n_10,rdp_inst_n_11,rdp_inst_n_12}),
        .clr_full(clr_full),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_1),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (rdp_inst_n_15),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5,wrpp1_inst_n_6}),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 (full),
        .\gwdc.wr_data_count_i_reg[7] (count_value_i),
        .\gwdc.wr_data_count_i_reg[7]_0 ({wrp_inst_n_1,wr_pntr_ext}),
        .leaving_empty0(leaving_empty0),
        .ram_empty_i(ram_empty_i),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_23 rdpp1_inst
       (.E(rdp_inst_n_13),
        .Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3,rdpp1_inst_n_4,rdpp1_inst_n_5,rdpp1_inst_n_6}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_0 (curr_fwft_state),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_24 rst_d1_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .clr_full(clr_full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_25 wrp_inst
       (.D(\grdc.diff_wr_rd_pntr_rdc ),
        .DI({rdp_inst_n_0,\gen_fwft.rdpp1_inst_n_3 }),
        .Q({wrp_inst_n_1,wr_pntr_ext}),
        .S({rdp_inst_n_8,rdp_inst_n_9,rdp_inst_n_10,rdp_inst_n_11,rdp_inst_n_12,\gen_fwft.rdpp1_inst_n_1 ,\gen_fwft.rdpp1_inst_n_2 }),
        .\count_value_i_reg[5]_0 (full),
        .\count_value_i_reg[7]_0 (xpm_fifo_rst_inst_n_1),
        .\gen_pntr_flags_cc.ram_empty_i_reg (rdp_inst_n_13),
        .\gen_pntr_flags_cc.ram_empty_i_reg_0 ({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3,rdpp1_inst_n_4,rdpp1_inst_n_5,rdpp1_inst_n_6}),
        .\gwdc.wr_data_count_i_reg[7] (count_value_i),
        .\gwdc.wr_data_count_i_reg[7]_0 (rd_pntr_ext[5:1]),
        .leaving_empty0(leaving_empty0),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_26 wrpp1_inst
       (.E(ram_wr_en_pf),
        .Q({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5,wrpp1_inst_n_6}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[5]_0 (full),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_27 xpm_fifo_rst_inst
       (.E(ram_wr_en_pf),
        .Q(xpm_fifo_rst_inst_n_1),
        .SR(\gen_fwft.count_rst ),
        .\count_value_i_reg[1] (curr_fwft_state),
        .\count_value_i_reg[6] (full),
        .ram_empty_i(ram_empty_i),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* CASCADE_HEIGHT = "0" *) (* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "1" *) 
(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) 
(* EN_ADV_FEATURE = "16'b0001111100011111" *) (* EN_AE = "1'b1" *) (* EN_AF = "1'b1" *) 
(* EN_DVLD = "1'b1" *) (* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) 
(* EN_PF = "1'b1" *) (* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) 
(* EN_WACK = "1'b1" *) (* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) 
(* FIFO_MEMORY_TYPE = "0" *) (* FIFO_MEM_TYPE = "0" *) (* FIFO_READ_DEPTH = "16" *) 
(* FIFO_READ_LATENCY = "0" *) (* FIFO_SIZE = "144" *) (* FIFO_WRITE_DEPTH = "16" *) 
(* FULL_RESET_VALUE = "1" *) (* FULL_RST_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) 
(* PE_THRESH_ADJ = "8" *) (* PE_THRESH_MAX = "11" *) (* PE_THRESH_MIN = "5" *) 
(* PF_THRESH_ADJ = "8" *) (* PF_THRESH_MAX = "11" *) (* PF_THRESH_MIN = "5" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "4" *) 
(* RD_DC_WIDTH_EXT = "5" *) (* RD_LATENCY = "2" *) (* RD_MODE = "1" *) 
(* RD_PNTR_WIDTH = "4" *) (* READ_DATA_WIDTH = "9" *) (* READ_MODE = "1" *) 
(* READ_MODE_LL = "1" *) (* RELATED_CLOCKS = "0" *) (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WIDTH_RATIO = "1" *) (* WRITE_DATA_WIDTH = "9" *) 
(* WR_DATA_COUNT_WIDTH = "5" *) (* WR_DC_WIDTH_EXT = "5" *) (* WR_DEPTH_LOG = "4" *) 
(* WR_PNTR_WIDTH = "4" *) (* WR_RD_RATIO = "0" *) (* WR_WIDTH_LOG = "4" *) 
(* XPM_MODULE = "TRUE" *) (* both_stages_valid = "3" *) (* invalid = "0" *) 
(* keep_hierarchy = "soft" *) (* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [8:0]din;
  output full;
  output full_n;
  output prog_full;
  output [4:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [8:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire clr_full;
  wire [1:0]count_value_i;
  wire [1:0]curr_fwft_state;
  wire data_valid_fwft1;
  wire [8:0]din;
  wire [8:0]dout;
  wire empty;
  wire full;
  wire \gen_fwft.count_rst ;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_fwft.rdpp1_inst_n_2 ;
  wire going_full1;
  wire [4:1]\grdc.diff_wr_rd_pntr_rdc ;
  wire [1:0]next_fwft_state__0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_wr_en_pf;
  wire rd_en;
  wire [3:0]rd_pntr_ext;
  wire rdp_inst_n_8;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_2;
  wire rdpp1_inst_n_3;
  wire rst;
  wire rst_d1;
  wire sleep;
  wire wr_clk;
  wire [4:0]wr_data_count;
  wire wr_en;
  wire [3:0]wr_pntr_ext;
  wire wrp_inst_n_1;
  wire wrp_inst_n_7;
  wire wrp_inst_n_8;
  wire wrpp1_inst_n_0;
  wire wrpp1_inst_n_1;
  wire wrpp1_inst_n_2;
  wire wrpp1_inst_n_3;
  wire xpm_fifo_rst_inst_n_1;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [8:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign full_n = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'h6A85)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_i),
        .O(next_fwft_state__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(xpm_fifo_rst_inst_n_1));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(xpm_fifo_rst_inst_n_1));
  GND GND
       (.G(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'hF380)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(empty),
        .O(data_valid_fwft1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(data_valid_fwft1),
        .Q(empty),
        .S(xpm_fifo_rst_inst_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1 \gen_fwft.rdpp1_inst 
       (.D(\gen_fwft.rdpp1_inst_n_2 ),
        .Q(count_value_i),
        .SR(\gen_fwft.count_rst ),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .\gwdc.wr_data_count_i_reg[0] (rd_pntr_ext[0]),
        .\gwdc.wr_data_count_i_reg[0]_0 (wr_pntr_ext[0]),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrp_inst_n_7),
        .Q(full),
        .S(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(xpm_fifo_rst_inst_n_1));
  (* ADDR_WIDTH_A = "4" *) 
  (* ADDR_WIDTH_B = "4" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "9" *) 
  (* BYTE_WRITE_WIDTH_B = "9" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "144" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "16" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "9" *) 
  (* P_MIN_WIDTH_DATA_A = "9" *) 
  (* P_MIN_WIDTH_DATA_B = "9" *) 
  (* P_MIN_WIDTH_DATA_ECC = "9" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "9" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "4" *) 
  (* P_WIDTH_ADDR_READ_B = "4" *) 
  (* P_WIDTH_ADDR_WRITE_A = "4" *) 
  (* P_WIDTH_ADDR_WRITE_B = "4" *) 
  (* P_WIDTH_COL_WRITE_A = "9" *) 
  (* P_WIDTH_COL_WRITE_B = "9" *) 
  (* READ_DATA_WIDTH_A = "9" *) 
  (* READ_DATA_WIDTH_B = "9" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* USE_MEM_INIT_MMI = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "9" *) 
  (* WRITE_DATA_WIDTH_B = "9" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* WRITE_PROTECT = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "12" *) 
  (* rstb_loop_iter = "12" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0 \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(1'b0),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [8:0]),
        .doutb(dout),
        .ena(1'b0),
        .enb(rdp_inst_n_8),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(xpm_fifo_rst_inst_n_1),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(ram_wr_en_pf),
        .web(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'h62)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .O(\gen_fwft.ram_regout_en ));
  FDRE \gwdc.wr_data_count_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_fwft.rdpp1_inst_n_2 ),
        .Q(wr_data_count[0]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(wr_data_count[1]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(wr_data_count[2]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(wr_data_count[3]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(wr_data_count[4]),
        .R(xpm_fifo_rst_inst_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6 rdp_inst
       (.D(\grdc.diff_wr_rd_pntr_rdc [4:2]),
        .Q(rd_pntr_ext),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_1),
        .enb(rdp_inst_n_8),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3}),
        .going_full1(going_full1),
        .\gwdc.wr_data_count_i_reg[2] (count_value_i),
        .\gwdc.wr_data_count_i_reg[4] (wrp_inst_n_8),
        .\gwdc.wr_data_count_i_reg[4]_0 ({wrp_inst_n_1,wr_pntr_ext}),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7 rdpp1_inst
       (.Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_0 (curr_fwft_state),
        .enb(rdp_inst_n_8),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit rst_d1_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .clr_full(clr_full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_6 wrp_inst
       (.D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .E(ram_wr_en_pf),
        .Q(rd_pntr_ext),
        .clr_full(clr_full),
        .\count_value_i_reg[2]_0 (wrp_inst_n_8),
        .\count_value_i_reg[4]_0 ({wrp_inst_n_1,wr_pntr_ext}),
        .\count_value_i_reg[4]_1 (xpm_fifo_rst_inst_n_1),
        .enb(rdp_inst_n_8),
        .full(full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (wrp_inst_n_7),
        .\gen_pntr_flags_cc.ram_empty_i_reg ({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .going_full1(going_full1),
        .\gwdc.wr_data_count_i_reg[1] (count_value_i),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_7 wrpp1_inst
       (.E(ram_wr_en_pf),
        .Q({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst xpm_fifo_rst_inst
       (.E(ram_wr_en_pf),
        .Q(xpm_fifo_rst_inst_n_1),
        .SR(\gen_fwft.count_rst ),
        .\count_value_i_reg[1] (curr_fwft_state),
        .full(full),
        .ram_empty_i(ram_empty_i),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* CASCADE_HEIGHT = "0" *) (* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "1" *) 
(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) 
(* EN_ADV_FEATURE = "16'b0001111100011111" *) (* EN_AE = "1'b1" *) (* EN_AF = "1'b1" *) 
(* EN_DVLD = "1'b1" *) (* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) 
(* EN_PF = "1'b1" *) (* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) 
(* EN_WACK = "1'b1" *) (* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) 
(* FIFO_MEMORY_TYPE = "2" *) (* FIFO_MEM_TYPE = "2" *) (* FIFO_READ_DEPTH = "128" *) 
(* FIFO_READ_LATENCY = "0" *) (* FIFO_SIZE = "4864" *) (* FIFO_WRITE_DEPTH = "128" *) 
(* FULL_RESET_VALUE = "1" *) (* FULL_RST_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) 
(* PE_THRESH_ADJ = "8" *) (* PE_THRESH_MAX = "123" *) (* PE_THRESH_MIN = "5" *) 
(* PF_THRESH_ADJ = "8" *) (* PF_THRESH_MAX = "123" *) (* PF_THRESH_MIN = "5" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "4" *) 
(* RD_DC_WIDTH_EXT = "8" *) (* RD_LATENCY = "2" *) (* RD_MODE = "1" *) 
(* RD_PNTR_WIDTH = "7" *) (* READ_DATA_WIDTH = "38" *) (* READ_MODE = "1" *) 
(* READ_MODE_LL = "1" *) (* RELATED_CLOCKS = "0" *) (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WIDTH_RATIO = "1" *) (* WRITE_DATA_WIDTH = "38" *) 
(* WR_DATA_COUNT_WIDTH = "8" *) (* WR_DC_WIDTH_EXT = "8" *) (* WR_DEPTH_LOG = "7" *) 
(* WR_PNTR_WIDTH = "7" *) (* WR_RD_RATIO = "0" *) (* WR_WIDTH_LOG = "6" *) 
(* XPM_MODULE = "TRUE" *) (* both_stages_valid = "3" *) (* invalid = "0" *) 
(* keep_hierarchy = "soft" *) (* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [37:0]din;
  output full;
  output full_n;
  output prog_full;
  output [7:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [37:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire clr_full;
  wire [1:0]curr_fwft_state;
  wire data_valid_fwft1;
  wire [37:0]din;
  wire [37:0]dout;
  wire empty;
  wire full;
  wire \gen_fwft.ram_regout_en ;
  wire leaving_empty0;
  wire [1:0]next_fwft_state__0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_wr_en_pf;
  wire rd_en;
  wire [6:0]rd_pntr_ext;
  wire rdp_inst_n_8;
  wire rdp_inst_n_9;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_2;
  wire rdpp1_inst_n_3;
  wire rdpp1_inst_n_4;
  wire rdpp1_inst_n_5;
  wire rdpp1_inst_n_6;
  wire rst;
  wire rst_d1;
  wire sleep;
  wire wr_clk;
  wire wr_en;
  wire [6:0]wr_pntr_ext;
  wire wrpp1_inst_n_0;
  wire wrpp1_inst_n_1;
  wire wrpp1_inst_n_2;
  wire wrpp1_inst_n_3;
  wire wrpp1_inst_n_4;
  wire wrpp1_inst_n_5;
  wire wrpp1_inst_n_6;
  wire xpm_fifo_rst_inst_n_1;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [37:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign full_n = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[7] = \<const0> ;
  assign wr_data_count[6] = \<const0> ;
  assign wr_data_count[5] = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h6A85)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_i),
        .O(next_fwft_state__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(xpm_fifo_rst_inst_n_1));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(xpm_fifo_rst_inst_n_1));
  GND GND
       (.G(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'hF380)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(empty),
        .O(data_valid_fwft1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(data_valid_fwft1),
        .Q(empty),
        .S(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rdp_inst_n_8),
        .Q(full),
        .S(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(xpm_fifo_rst_inst_n_1));
  (* ADDR_WIDTH_A = "7" *) 
  (* ADDR_WIDTH_B = "7" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "38" *) 
  (* BYTE_WRITE_WIDTH_B = "38" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "37" *) 
  (* \MEM.ADDRESS_SPACE_END  = "511" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "38" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "2" *) 
  (* MEMORY_SIZE = "4864" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "128" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "block" *) 
  (* P_MIN_WIDTH_DATA = "38" *) 
  (* P_MIN_WIDTH_DATA_A = "38" *) 
  (* P_MIN_WIDTH_DATA_B = "38" *) 
  (* P_MIN_WIDTH_DATA_ECC = "38" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "38" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "no" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "7" *) 
  (* P_WIDTH_ADDR_READ_B = "7" *) 
  (* P_WIDTH_ADDR_WRITE_A = "7" *) 
  (* P_WIDTH_ADDR_WRITE_B = "7" *) 
  (* P_WIDTH_COL_WRITE_A = "38" *) 
  (* P_WIDTH_COL_WRITE_B = "38" *) 
  (* READ_DATA_WIDTH_A = "38" *) 
  (* READ_DATA_WIDTH_B = "38" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* USE_MEM_INIT_MMI = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "38" *) 
  (* WRITE_DATA_WIDTH_B = "38" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* WRITE_PROTECT = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "40" *) 
  (* rstb_loop_iter = "40" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1 \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(1'b0),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [37:0]),
        .doutb(dout),
        .ena(1'b0),
        .enb(rdp_inst_n_9),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(xpm_fifo_rst_inst_n_1),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(ram_wr_en_pf),
        .web(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'h62)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .O(\gen_fwft.ram_regout_en ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2 rdp_inst
       (.E(ram_wr_en_pf),
        .Q(rd_pntr_ext),
        .clr_full(clr_full),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_1),
        .enb(rdp_inst_n_9),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (rdp_inst_n_8),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 (wr_pntr_ext),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5,wrpp1_inst_n_6}),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 (full),
        .leaving_empty0(leaving_empty0),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3 rdpp1_inst
       (.E(rdp_inst_n_9),
        .Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3,rdpp1_inst_n_4,rdpp1_inst_n_5,rdpp1_inst_n_6}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_0 (curr_fwft_state),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_8 rst_d1_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .clr_full(clr_full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_9 wrp_inst
       (.E(ram_wr_en_pf),
        .Q(wr_pntr_ext),
        .\count_value_i_reg[5]_0 (full),
        .\count_value_i_reg[6]_0 (xpm_fifo_rst_inst_n_1),
        .enb(rdp_inst_n_9),
        .\gen_pntr_flags_cc.ram_empty_i_reg ({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3,rdpp1_inst_n_4,rdpp1_inst_n_5,rdpp1_inst_n_6}),
        .leaving_empty0(leaving_empty0),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_10 wrpp1_inst
       (.E(ram_wr_en_pf),
        .Q({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5,wrpp1_inst_n_6}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[5]_0 (full),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_11 xpm_fifo_rst_inst
       (.E(ram_wr_en_pf),
        .Q(xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[6] (full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit
   (rst_d1,
    clr_full,
    Q,
    wr_clk,
    rst);
  output rst_d1;
  output clr_full;
  input [0:0]Q;
  input wr_clk;
  input rst;

  wire [0:0]Q;
  wire clr_full;
  wire rst;
  wire rst_d1;
  wire wr_clk;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4 
       (.I0(rst),
        .I1(rst_d1),
        .I2(Q),
        .O(clr_full));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_24
   (rst_d1,
    clr_full,
    Q,
    wr_clk,
    rst);
  output rst_d1;
  output clr_full;
  input [0:0]Q;
  input wr_clk;
  input rst;

  wire [0:0]Q;
  wire clr_full;
  wire rst;
  wire rst_d1;
  wire wr_clk;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4 
       (.I0(rst),
        .I1(rst_d1),
        .I2(Q),
        .O(clr_full));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_8
   (rst_d1,
    clr_full,
    Q,
    wr_clk,
    rst);
  output rst_d1;
  output clr_full;
  input [0:0]Q;
  input wr_clk;
  input rst;

  wire [0:0]Q;
  wire clr_full;
  wire rst;
  wire rst_d1;
  wire wr_clk;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4 
       (.I0(rst),
        .I1(rst_d1),
        .I2(Q),
        .O(clr_full));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst
   (E,
    Q,
    SR,
    rst,
    wr_en,
    full,
    rst_d1,
    ram_empty_i,
    \count_value_i_reg[1] ,
    wr_clk);
  output [0:0]E;
  output [0:0]Q;
  output [0:0]SR;
  input rst;
  input wr_en;
  input full;
  input rst_d1;
  input ram_empty_i;
  input [1:0]\count_value_i_reg[1] ;
  input wr_clk;

  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [1:0]\count_value_i_reg[1] ;
  wire full;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire ram_empty_i;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire wr_clk;
  wire wr_en;

  LUT4 #(
    .INIT(16'hAAAE)) 
    \count_value_i[1]_i_1__3 
       (.I0(Q),
        .I1(ram_empty_i),
        .I2(\count_value_i_reg[1] [1]),
        .I3(\count_value_i_reg[1] [0]),
        .O(SR));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_cc.fifo_wr_rst_cc[2]_i_1 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(Q),
        .S(rst_i));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(full),
        .I2(Q),
        .I3(rst_d1),
        .O(E));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_11
   (E,
    Q,
    rst,
    wr_en,
    \count_value_i_reg[6] ,
    rst_d1,
    wr_clk);
  output [0:0]E;
  output [0:0]Q;
  input rst;
  input wr_en;
  input \count_value_i_reg[6] ;
  input rst_d1;
  input wr_clk;

  wire [0:0]E;
  wire [0:0]Q;
  wire \count_value_i_reg[6] ;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire wr_clk;
  wire wr_en;

  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_cc.fifo_wr_rst_cc[2]_i_1 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(Q),
        .S(rst_i));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\count_value_i_reg[6] ),
        .I2(Q),
        .I3(rst_d1),
        .O(E));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_27
   (E,
    Q,
    SR,
    rst,
    wr_en,
    \count_value_i_reg[6] ,
    rst_d1,
    ram_empty_i,
    \count_value_i_reg[1] ,
    wr_clk);
  output [0:0]E;
  output [0:0]Q;
  output [0:0]SR;
  input rst;
  input wr_en;
  input \count_value_i_reg[6] ;
  input rst_d1;
  input ram_empty_i;
  input [1:0]\count_value_i_reg[1] ;
  input wr_clk;

  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [1:0]\count_value_i_reg[1] ;
  wire \count_value_i_reg[6] ;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire ram_empty_i;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire wr_clk;
  wire wr_en;

  LUT4 #(
    .INIT(16'hAAAE)) 
    \count_value_i[1]_i_1__3 
       (.I0(Q),
        .I1(ram_empty_i),
        .I2(\count_value_i_reg[1] [1]),
        .I3(\count_value_i_reg[1] [0]),
        .O(SR));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_cc.fifo_wr_rst_cc[2]_i_1 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(Q),
        .S(rst_i));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\count_value_i_reg[6] ),
        .I2(Q),
        .I3(rst_d1),
        .O(E));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* CASCADE_HEIGHT = "0" *) (* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "no_ecc" *) 
(* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) (* FIFO_MEMORY_TYPE = "block" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_WRITE_DEPTH = "128" *) (* FULL_RESET_VALUE = "1" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "10" *) (* P_COMMON_CLOCK = "1" *) (* P_ECC_MODE = "0" *) 
(* P_FIFO_MEMORY_TYPE = "2" *) (* P_READ_MODE = "1" *) (* P_WAKEUP_TIME = "2" *) 
(* RD_DATA_COUNT_WIDTH = "4" *) (* READ_DATA_WIDTH = "1155" *) (* READ_MODE = "fwft" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH = "1155" *) (* WR_DATA_COUNT_WIDTH = "8" *) (* XPM_MODULE = "TRUE" *) 
(* keep_hierarchy = "soft" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [1154:0]din;
  output full;
  output prog_full;
  output [7:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_en;
  output [1154:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [1154:0]din;
  wire [1153:0]\^dout ;
  wire empty;
  wire full;
  wire rd_en;
  wire rst;
  wire sleep;
  wire wr_clk;
  wire [7:1]\^wr_data_count ;
  wire wr_en;
  wire NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_n_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_overflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_underflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED;
  wire [1154:1154]NLW_xpm_fifo_base_inst_dout_UNCONNECTED;
  wire [3:0]NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign dout[1154] = \<const0> ;
  assign dout[1153:0] = \^dout [1153:0];
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[7:1] = \^wr_data_count [7:1];
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* CASCADE_HEIGHT = "0" *) 
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
  (* EN_AE = "1'b1" *) 
  (* EN_AF = "1'b1" *) 
  (* EN_DVLD = "1'b1" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b1" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "2" *) 
  (* FIFO_MEM_TYPE = "2" *) 
  (* FIFO_READ_DEPTH = "128" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "147840" *) 
  (* FIFO_WRITE_DEPTH = "128" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* FULL_RST_VAL = "1'b1" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "123" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "123" *) 
  (* PF_THRESH_MIN = "5" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* RD_DC_WIDTH_EXT = "8" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "7" *) 
  (* READ_DATA_WIDTH = "1155" *) 
  (* READ_MODE = "1" *) 
  (* READ_MODE_LL = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "1155" *) 
  (* WR_DATA_COUNT_WIDTH = "8" *) 
  (* WR_DC_WIDTH_EXT = "8" *) 
  (* WR_DEPTH_LOG = "7" *) 
  (* WR_PNTR_WIDTH = "7" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "11" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base xpm_fifo_base_inst
       (.almost_empty(NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED),
        .data_valid(NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din({1'b0,din[1153:0]}),
        .dout({NLW_xpm_fifo_base_inst_dout_UNCONNECTED[1154],\^dout }),
        .empty(empty),
        .full(full),
        .full_n(NLW_xpm_fifo_base_inst_full_n_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(NLW_xpm_fifo_base_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED),
        .prog_full(NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED),
        .rd_clk(1'b0),
        .rd_data_count(NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED[3:0]),
        .rd_en(rd_en),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(sleep),
        .underflow(NLW_xpm_fifo_base_inst_underflow_UNCONNECTED),
        .wr_ack(NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count({\^wr_data_count ,NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED[0]}),
        .wr_en(wr_en),
        .wr_rst_busy(NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED));
endmodule

(* CASCADE_HEIGHT = "0" *) (* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "no_ecc" *) 
(* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) (* FIFO_MEMORY_TYPE = "auto" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_WRITE_DEPTH = "16" *) (* FULL_RESET_VALUE = "1" *) (* ORIG_REF_NAME = "xpm_fifo_sync" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* P_COMMON_CLOCK = "1" *) 
(* P_ECC_MODE = "0" *) (* P_FIFO_MEMORY_TYPE = "0" *) (* P_READ_MODE = "1" *) 
(* P_WAKEUP_TIME = "2" *) (* RD_DATA_COUNT_WIDTH = "4" *) (* READ_DATA_WIDTH = "9" *) 
(* READ_MODE = "fwft" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH = "9" *) (* WR_DATA_COUNT_WIDTH = "5" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [8:0]din;
  output full;
  output prog_full;
  output [4:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_en;
  output [8:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [8:0]din;
  wire [8:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire rst;
  wire sleep;
  wire wr_clk;
  wire [4:0]wr_data_count;
  wire wr_en;
  wire NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_n_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_overflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_underflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED;
  wire [3:0]NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* CASCADE_HEIGHT = "0" *) 
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
  (* EN_AE = "1'b1" *) 
  (* EN_AF = "1'b1" *) 
  (* EN_DVLD = "1'b1" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b1" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "0" *) 
  (* FIFO_MEM_TYPE = "0" *) 
  (* FIFO_READ_DEPTH = "16" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "144" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* FULL_RST_VAL = "1'b1" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "11" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "11" *) 
  (* PF_THRESH_MIN = "5" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* RD_DC_WIDTH_EXT = "5" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "9" *) 
  (* READ_MODE = "1" *) 
  (* READ_MODE_LL = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "9" *) 
  (* WR_DATA_COUNT_WIDTH = "5" *) 
  (* WR_DC_WIDTH_EXT = "5" *) 
  (* WR_DEPTH_LOG = "4" *) 
  (* WR_PNTR_WIDTH = "4" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "4" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0 xpm_fifo_base_inst
       (.almost_empty(NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED),
        .data_valid(NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .full_n(NLW_xpm_fifo_base_inst_full_n_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(NLW_xpm_fifo_base_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED),
        .prog_full(NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED),
        .rd_clk(1'b0),
        .rd_data_count(NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED[3:0]),
        .rd_en(rd_en),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(sleep),
        .underflow(NLW_xpm_fifo_base_inst_underflow_UNCONNECTED),
        .wr_ack(NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst_busy(NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED));
endmodule

(* CASCADE_HEIGHT = "0" *) (* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "no_ecc" *) 
(* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) (* FIFO_MEMORY_TYPE = "block" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_WRITE_DEPTH = "128" *) (* FULL_RESET_VALUE = "1" *) (* ORIG_REF_NAME = "xpm_fifo_sync" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* P_COMMON_CLOCK = "1" *) 
(* P_ECC_MODE = "0" *) (* P_FIFO_MEMORY_TYPE = "2" *) (* P_READ_MODE = "1" *) 
(* P_WAKEUP_TIME = "2" *) (* RD_DATA_COUNT_WIDTH = "4" *) (* READ_DATA_WIDTH = "38" *) 
(* READ_MODE = "fwft" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH = "38" *) (* WR_DATA_COUNT_WIDTH = "8" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [37:0]din;
  output full;
  output prog_full;
  output [7:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_en;
  output [37:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [37:0]din;
  wire [37:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire rst;
  wire sleep;
  wire wr_clk;
  wire wr_en;
  wire NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_n_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_overflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_underflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED;
  wire [3:0]NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED;
  wire [7:0]NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[7] = \<const0> ;
  assign wr_data_count[6] = \<const0> ;
  assign wr_data_count[5] = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* CASCADE_HEIGHT = "0" *) 
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
  (* EN_AE = "1'b1" *) 
  (* EN_AF = "1'b1" *) 
  (* EN_DVLD = "1'b1" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b1" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "2" *) 
  (* FIFO_MEM_TYPE = "2" *) 
  (* FIFO_READ_DEPTH = "128" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "4864" *) 
  (* FIFO_WRITE_DEPTH = "128" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* FULL_RST_VAL = "1'b1" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "123" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "123" *) 
  (* PF_THRESH_MIN = "5" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* RD_DC_WIDTH_EXT = "8" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "7" *) 
  (* READ_DATA_WIDTH = "38" *) 
  (* READ_MODE = "1" *) 
  (* READ_MODE_LL = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "38" *) 
  (* WR_DATA_COUNT_WIDTH = "8" *) 
  (* WR_DC_WIDTH_EXT = "8" *) 
  (* WR_DEPTH_LOG = "7" *) 
  (* WR_PNTR_WIDTH = "7" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "6" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1 xpm_fifo_base_inst
       (.almost_empty(NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED),
        .data_valid(NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .full_n(NLW_xpm_fifo_base_inst_full_n_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(NLW_xpm_fifo_base_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED),
        .prog_full(NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED),
        .rd_clk(1'b0),
        .rd_data_count(NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED[3:0]),
        .rd_en(rd_en),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(sleep),
        .underflow(NLW_xpm_fifo_base_inst_underflow_UNCONNECTED),
        .wr_ack(NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED[7:0]),
        .wr_en(wr_en),
        .wr_rst_busy(NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED));
endmodule

(* ADDR_WIDTH_A = "7" *) (* ADDR_WIDTH_B = "7" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "1155" *) (* BYTE_WRITE_WIDTH_B = "1155" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "2" *) (* MEMORY_SIZE = "147840" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* P_ECC_MODE = "no_ecc" *) 
(* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "128" *) 
(* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "block" *) (* P_MIN_WIDTH_DATA = "1155" *) 
(* P_MIN_WIDTH_DATA_A = "1155" *) (* P_MIN_WIDTH_DATA_B = "1155" *) (* P_MIN_WIDTH_DATA_ECC = "1155" *) 
(* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "1155" *) (* P_NUM_COLS_WRITE_A = "1" *) 
(* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) 
(* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "no" *) 
(* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "7" *) (* P_WIDTH_ADDR_READ_B = "7" *) 
(* P_WIDTH_ADDR_WRITE_A = "7" *) (* P_WIDTH_ADDR_WRITE_B = "7" *) (* P_WIDTH_COL_WRITE_A = "1155" *) 
(* P_WIDTH_COL_WRITE_B = "1155" *) (* READ_DATA_WIDTH_A = "1155" *) (* READ_DATA_WIDTH_B = "1155" *) 
(* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) (* READ_RESET_VALUE_A = "0" *) 
(* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) (* RST_MODE_B = "SYNC" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "0" *) 
(* USE_MEM_INIT_MMI = "0" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH_A = "1155" *) (* WRITE_DATA_WIDTH_B = "1155" *) (* WRITE_MODE_A = "2" *) 
(* WRITE_MODE_B = "2" *) (* WRITE_PROTECT = "1" *) (* XPM_MODULE = "TRUE" *) 
(* keep_hierarchy = "soft" *) (* rsta_loop_iter = "1156" *) (* rstb_loop_iter = "1156" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [6:0]addra;
  input [1154:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [1154:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [6:0]addrb;
  input [1154:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [1154:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [6:0]addra;
  wire [6:0]addrb;
  wire clka;
  wire [1154:0]dina;
  wire [1153:0]\^doutb ;
  wire enb;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDINA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDINB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDINPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDINPB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTPB_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDINA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDINB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDINPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDINPB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTPB_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_10_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_10_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_10_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_10_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_10_CASDINA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_10_CASDINB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_10_CASDINPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_10_CASDINPB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_10_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_10_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_10_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_10_CASDOUTPB_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_10_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_10_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_11_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_11_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_11_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_11_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_11_CASDINA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_11_CASDINB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_11_CASDINPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_11_CASDINPB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_11_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_11_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_11_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_11_CASDOUTPB_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_11_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_11_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_12_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_12_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_12_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_12_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_12_CASDINA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_12_CASDINB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_12_CASDINPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_12_CASDINPB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_12_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_12_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_12_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_12_CASDOUTPB_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_12_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_12_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_13_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_13_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_13_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_13_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_13_CASDINA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_13_CASDINB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_13_CASDINPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_13_CASDINPB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_13_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_13_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_13_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_13_CASDOUTPB_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_13_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_13_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_14_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_14_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_14_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_14_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_14_CASDINA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_14_CASDINB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_14_CASDINPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_14_CASDINPB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_14_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_14_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_14_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_14_CASDOUTPB_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_14_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_14_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_15_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_15_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_15_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_15_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_15_CASDINA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_15_CASDINB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_15_CASDINPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_15_CASDINPB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_15_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_15_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_15_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_15_CASDOUTPB_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_15_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_15_RDADDRECC_UNCONNECTED ;
  wire [15:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_16_CASDINA_UNCONNECTED ;
  wire [15:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_16_CASDINB_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_16_CASDINPA_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_16_CASDINPB_UNCONNECTED ;
  wire [15:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_16_CASDOUTA_UNCONNECTED ;
  wire [15:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_16_CASDOUTB_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_16_CASDOUTPA_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_16_CASDOUTPB_UNCONNECTED ;
  wire [15:2]\NLW_gen_wr_a.gen_word_narrow.mem_reg_16_DOUTADOUT_UNCONNECTED ;
  wire [15:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_16_DOUTBDOUT_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_16_DOUTPADOUTP_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_16_DOUTPBDOUTP_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDINA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDINB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDINPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDINPB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTPB_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASDINA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASDINB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASDINPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASDINPB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASDOUTPB_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_4_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_4_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_4_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_4_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_CASDINA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_CASDINB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_CASDINPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_CASDINPB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_CASDOUTPB_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_5_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_5_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_5_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_5_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_5_CASDINA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_5_CASDINB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_5_CASDINPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_5_CASDINPB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_5_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_5_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_5_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_5_CASDOUTPB_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_5_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_5_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_6_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_6_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_6_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_6_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_6_CASDINA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_6_CASDINB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_6_CASDINPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_6_CASDINPB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_6_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_6_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_6_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_6_CASDOUTPB_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_6_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_6_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_7_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_7_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_7_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_7_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_7_CASDINA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_7_CASDINB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_7_CASDINPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_7_CASDINPB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_7_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_7_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_7_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_7_CASDOUTPB_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_7_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_7_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_8_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_8_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_8_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_8_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_8_CASDINA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_8_CASDINB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_8_CASDINPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_8_CASDINPB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_8_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_8_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_8_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_8_CASDOUTPB_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_8_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_8_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_9_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_9_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_9_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_9_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_9_CASDINA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_9_CASDINB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_9_CASDINPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_9_CASDINPB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_9_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_9_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_9_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_9_CASDOUTPB_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_9_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_9_RDADDRECC_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[1154] = \<const0> ;
  assign douta[1153] = \<const0> ;
  assign douta[1152] = \<const0> ;
  assign douta[1151] = \<const0> ;
  assign douta[1150] = \<const0> ;
  assign douta[1149] = \<const0> ;
  assign douta[1148] = \<const0> ;
  assign douta[1147] = \<const0> ;
  assign douta[1146] = \<const0> ;
  assign douta[1145] = \<const0> ;
  assign douta[1144] = \<const0> ;
  assign douta[1143] = \<const0> ;
  assign douta[1142] = \<const0> ;
  assign douta[1141] = \<const0> ;
  assign douta[1140] = \<const0> ;
  assign douta[1139] = \<const0> ;
  assign douta[1138] = \<const0> ;
  assign douta[1137] = \<const0> ;
  assign douta[1136] = \<const0> ;
  assign douta[1135] = \<const0> ;
  assign douta[1134] = \<const0> ;
  assign douta[1133] = \<const0> ;
  assign douta[1132] = \<const0> ;
  assign douta[1131] = \<const0> ;
  assign douta[1130] = \<const0> ;
  assign douta[1129] = \<const0> ;
  assign douta[1128] = \<const0> ;
  assign douta[1127] = \<const0> ;
  assign douta[1126] = \<const0> ;
  assign douta[1125] = \<const0> ;
  assign douta[1124] = \<const0> ;
  assign douta[1123] = \<const0> ;
  assign douta[1122] = \<const0> ;
  assign douta[1121] = \<const0> ;
  assign douta[1120] = \<const0> ;
  assign douta[1119] = \<const0> ;
  assign douta[1118] = \<const0> ;
  assign douta[1117] = \<const0> ;
  assign douta[1116] = \<const0> ;
  assign douta[1115] = \<const0> ;
  assign douta[1114] = \<const0> ;
  assign douta[1113] = \<const0> ;
  assign douta[1112] = \<const0> ;
  assign douta[1111] = \<const0> ;
  assign douta[1110] = \<const0> ;
  assign douta[1109] = \<const0> ;
  assign douta[1108] = \<const0> ;
  assign douta[1107] = \<const0> ;
  assign douta[1106] = \<const0> ;
  assign douta[1105] = \<const0> ;
  assign douta[1104] = \<const0> ;
  assign douta[1103] = \<const0> ;
  assign douta[1102] = \<const0> ;
  assign douta[1101] = \<const0> ;
  assign douta[1100] = \<const0> ;
  assign douta[1099] = \<const0> ;
  assign douta[1098] = \<const0> ;
  assign douta[1097] = \<const0> ;
  assign douta[1096] = \<const0> ;
  assign douta[1095] = \<const0> ;
  assign douta[1094] = \<const0> ;
  assign douta[1093] = \<const0> ;
  assign douta[1092] = \<const0> ;
  assign douta[1091] = \<const0> ;
  assign douta[1090] = \<const0> ;
  assign douta[1089] = \<const0> ;
  assign douta[1088] = \<const0> ;
  assign douta[1087] = \<const0> ;
  assign douta[1086] = \<const0> ;
  assign douta[1085] = \<const0> ;
  assign douta[1084] = \<const0> ;
  assign douta[1083] = \<const0> ;
  assign douta[1082] = \<const0> ;
  assign douta[1081] = \<const0> ;
  assign douta[1080] = \<const0> ;
  assign douta[1079] = \<const0> ;
  assign douta[1078] = \<const0> ;
  assign douta[1077] = \<const0> ;
  assign douta[1076] = \<const0> ;
  assign douta[1075] = \<const0> ;
  assign douta[1074] = \<const0> ;
  assign douta[1073] = \<const0> ;
  assign douta[1072] = \<const0> ;
  assign douta[1071] = \<const0> ;
  assign douta[1070] = \<const0> ;
  assign douta[1069] = \<const0> ;
  assign douta[1068] = \<const0> ;
  assign douta[1067] = \<const0> ;
  assign douta[1066] = \<const0> ;
  assign douta[1065] = \<const0> ;
  assign douta[1064] = \<const0> ;
  assign douta[1063] = \<const0> ;
  assign douta[1062] = \<const0> ;
  assign douta[1061] = \<const0> ;
  assign douta[1060] = \<const0> ;
  assign douta[1059] = \<const0> ;
  assign douta[1058] = \<const0> ;
  assign douta[1057] = \<const0> ;
  assign douta[1056] = \<const0> ;
  assign douta[1055] = \<const0> ;
  assign douta[1054] = \<const0> ;
  assign douta[1053] = \<const0> ;
  assign douta[1052] = \<const0> ;
  assign douta[1051] = \<const0> ;
  assign douta[1050] = \<const0> ;
  assign douta[1049] = \<const0> ;
  assign douta[1048] = \<const0> ;
  assign douta[1047] = \<const0> ;
  assign douta[1046] = \<const0> ;
  assign douta[1045] = \<const0> ;
  assign douta[1044] = \<const0> ;
  assign douta[1043] = \<const0> ;
  assign douta[1042] = \<const0> ;
  assign douta[1041] = \<const0> ;
  assign douta[1040] = \<const0> ;
  assign douta[1039] = \<const0> ;
  assign douta[1038] = \<const0> ;
  assign douta[1037] = \<const0> ;
  assign douta[1036] = \<const0> ;
  assign douta[1035] = \<const0> ;
  assign douta[1034] = \<const0> ;
  assign douta[1033] = \<const0> ;
  assign douta[1032] = \<const0> ;
  assign douta[1031] = \<const0> ;
  assign douta[1030] = \<const0> ;
  assign douta[1029] = \<const0> ;
  assign douta[1028] = \<const0> ;
  assign douta[1027] = \<const0> ;
  assign douta[1026] = \<const0> ;
  assign douta[1025] = \<const0> ;
  assign douta[1024] = \<const0> ;
  assign douta[1023] = \<const0> ;
  assign douta[1022] = \<const0> ;
  assign douta[1021] = \<const0> ;
  assign douta[1020] = \<const0> ;
  assign douta[1019] = \<const0> ;
  assign douta[1018] = \<const0> ;
  assign douta[1017] = \<const0> ;
  assign douta[1016] = \<const0> ;
  assign douta[1015] = \<const0> ;
  assign douta[1014] = \<const0> ;
  assign douta[1013] = \<const0> ;
  assign douta[1012] = \<const0> ;
  assign douta[1011] = \<const0> ;
  assign douta[1010] = \<const0> ;
  assign douta[1009] = \<const0> ;
  assign douta[1008] = \<const0> ;
  assign douta[1007] = \<const0> ;
  assign douta[1006] = \<const0> ;
  assign douta[1005] = \<const0> ;
  assign douta[1004] = \<const0> ;
  assign douta[1003] = \<const0> ;
  assign douta[1002] = \<const0> ;
  assign douta[1001] = \<const0> ;
  assign douta[1000] = \<const0> ;
  assign douta[999] = \<const0> ;
  assign douta[998] = \<const0> ;
  assign douta[997] = \<const0> ;
  assign douta[996] = \<const0> ;
  assign douta[995] = \<const0> ;
  assign douta[994] = \<const0> ;
  assign douta[993] = \<const0> ;
  assign douta[992] = \<const0> ;
  assign douta[991] = \<const0> ;
  assign douta[990] = \<const0> ;
  assign douta[989] = \<const0> ;
  assign douta[988] = \<const0> ;
  assign douta[987] = \<const0> ;
  assign douta[986] = \<const0> ;
  assign douta[985] = \<const0> ;
  assign douta[984] = \<const0> ;
  assign douta[983] = \<const0> ;
  assign douta[982] = \<const0> ;
  assign douta[981] = \<const0> ;
  assign douta[980] = \<const0> ;
  assign douta[979] = \<const0> ;
  assign douta[978] = \<const0> ;
  assign douta[977] = \<const0> ;
  assign douta[976] = \<const0> ;
  assign douta[975] = \<const0> ;
  assign douta[974] = \<const0> ;
  assign douta[973] = \<const0> ;
  assign douta[972] = \<const0> ;
  assign douta[971] = \<const0> ;
  assign douta[970] = \<const0> ;
  assign douta[969] = \<const0> ;
  assign douta[968] = \<const0> ;
  assign douta[967] = \<const0> ;
  assign douta[966] = \<const0> ;
  assign douta[965] = \<const0> ;
  assign douta[964] = \<const0> ;
  assign douta[963] = \<const0> ;
  assign douta[962] = \<const0> ;
  assign douta[961] = \<const0> ;
  assign douta[960] = \<const0> ;
  assign douta[959] = \<const0> ;
  assign douta[958] = \<const0> ;
  assign douta[957] = \<const0> ;
  assign douta[956] = \<const0> ;
  assign douta[955] = \<const0> ;
  assign douta[954] = \<const0> ;
  assign douta[953] = \<const0> ;
  assign douta[952] = \<const0> ;
  assign douta[951] = \<const0> ;
  assign douta[950] = \<const0> ;
  assign douta[949] = \<const0> ;
  assign douta[948] = \<const0> ;
  assign douta[947] = \<const0> ;
  assign douta[946] = \<const0> ;
  assign douta[945] = \<const0> ;
  assign douta[944] = \<const0> ;
  assign douta[943] = \<const0> ;
  assign douta[942] = \<const0> ;
  assign douta[941] = \<const0> ;
  assign douta[940] = \<const0> ;
  assign douta[939] = \<const0> ;
  assign douta[938] = \<const0> ;
  assign douta[937] = \<const0> ;
  assign douta[936] = \<const0> ;
  assign douta[935] = \<const0> ;
  assign douta[934] = \<const0> ;
  assign douta[933] = \<const0> ;
  assign douta[932] = \<const0> ;
  assign douta[931] = \<const0> ;
  assign douta[930] = \<const0> ;
  assign douta[929] = \<const0> ;
  assign douta[928] = \<const0> ;
  assign douta[927] = \<const0> ;
  assign douta[926] = \<const0> ;
  assign douta[925] = \<const0> ;
  assign douta[924] = \<const0> ;
  assign douta[923] = \<const0> ;
  assign douta[922] = \<const0> ;
  assign douta[921] = \<const0> ;
  assign douta[920] = \<const0> ;
  assign douta[919] = \<const0> ;
  assign douta[918] = \<const0> ;
  assign douta[917] = \<const0> ;
  assign douta[916] = \<const0> ;
  assign douta[915] = \<const0> ;
  assign douta[914] = \<const0> ;
  assign douta[913] = \<const0> ;
  assign douta[912] = \<const0> ;
  assign douta[911] = \<const0> ;
  assign douta[910] = \<const0> ;
  assign douta[909] = \<const0> ;
  assign douta[908] = \<const0> ;
  assign douta[907] = \<const0> ;
  assign douta[906] = \<const0> ;
  assign douta[905] = \<const0> ;
  assign douta[904] = \<const0> ;
  assign douta[903] = \<const0> ;
  assign douta[902] = \<const0> ;
  assign douta[901] = \<const0> ;
  assign douta[900] = \<const0> ;
  assign douta[899] = \<const0> ;
  assign douta[898] = \<const0> ;
  assign douta[897] = \<const0> ;
  assign douta[896] = \<const0> ;
  assign douta[895] = \<const0> ;
  assign douta[894] = \<const0> ;
  assign douta[893] = \<const0> ;
  assign douta[892] = \<const0> ;
  assign douta[891] = \<const0> ;
  assign douta[890] = \<const0> ;
  assign douta[889] = \<const0> ;
  assign douta[888] = \<const0> ;
  assign douta[887] = \<const0> ;
  assign douta[886] = \<const0> ;
  assign douta[885] = \<const0> ;
  assign douta[884] = \<const0> ;
  assign douta[883] = \<const0> ;
  assign douta[882] = \<const0> ;
  assign douta[881] = \<const0> ;
  assign douta[880] = \<const0> ;
  assign douta[879] = \<const0> ;
  assign douta[878] = \<const0> ;
  assign douta[877] = \<const0> ;
  assign douta[876] = \<const0> ;
  assign douta[875] = \<const0> ;
  assign douta[874] = \<const0> ;
  assign douta[873] = \<const0> ;
  assign douta[872] = \<const0> ;
  assign douta[871] = \<const0> ;
  assign douta[870] = \<const0> ;
  assign douta[869] = \<const0> ;
  assign douta[868] = \<const0> ;
  assign douta[867] = \<const0> ;
  assign douta[866] = \<const0> ;
  assign douta[865] = \<const0> ;
  assign douta[864] = \<const0> ;
  assign douta[863] = \<const0> ;
  assign douta[862] = \<const0> ;
  assign douta[861] = \<const0> ;
  assign douta[860] = \<const0> ;
  assign douta[859] = \<const0> ;
  assign douta[858] = \<const0> ;
  assign douta[857] = \<const0> ;
  assign douta[856] = \<const0> ;
  assign douta[855] = \<const0> ;
  assign douta[854] = \<const0> ;
  assign douta[853] = \<const0> ;
  assign douta[852] = \<const0> ;
  assign douta[851] = \<const0> ;
  assign douta[850] = \<const0> ;
  assign douta[849] = \<const0> ;
  assign douta[848] = \<const0> ;
  assign douta[847] = \<const0> ;
  assign douta[846] = \<const0> ;
  assign douta[845] = \<const0> ;
  assign douta[844] = \<const0> ;
  assign douta[843] = \<const0> ;
  assign douta[842] = \<const0> ;
  assign douta[841] = \<const0> ;
  assign douta[840] = \<const0> ;
  assign douta[839] = \<const0> ;
  assign douta[838] = \<const0> ;
  assign douta[837] = \<const0> ;
  assign douta[836] = \<const0> ;
  assign douta[835] = \<const0> ;
  assign douta[834] = \<const0> ;
  assign douta[833] = \<const0> ;
  assign douta[832] = \<const0> ;
  assign douta[831] = \<const0> ;
  assign douta[830] = \<const0> ;
  assign douta[829] = \<const0> ;
  assign douta[828] = \<const0> ;
  assign douta[827] = \<const0> ;
  assign douta[826] = \<const0> ;
  assign douta[825] = \<const0> ;
  assign douta[824] = \<const0> ;
  assign douta[823] = \<const0> ;
  assign douta[822] = \<const0> ;
  assign douta[821] = \<const0> ;
  assign douta[820] = \<const0> ;
  assign douta[819] = \<const0> ;
  assign douta[818] = \<const0> ;
  assign douta[817] = \<const0> ;
  assign douta[816] = \<const0> ;
  assign douta[815] = \<const0> ;
  assign douta[814] = \<const0> ;
  assign douta[813] = \<const0> ;
  assign douta[812] = \<const0> ;
  assign douta[811] = \<const0> ;
  assign douta[810] = \<const0> ;
  assign douta[809] = \<const0> ;
  assign douta[808] = \<const0> ;
  assign douta[807] = \<const0> ;
  assign douta[806] = \<const0> ;
  assign douta[805] = \<const0> ;
  assign douta[804] = \<const0> ;
  assign douta[803] = \<const0> ;
  assign douta[802] = \<const0> ;
  assign douta[801] = \<const0> ;
  assign douta[800] = \<const0> ;
  assign douta[799] = \<const0> ;
  assign douta[798] = \<const0> ;
  assign douta[797] = \<const0> ;
  assign douta[796] = \<const0> ;
  assign douta[795] = \<const0> ;
  assign douta[794] = \<const0> ;
  assign douta[793] = \<const0> ;
  assign douta[792] = \<const0> ;
  assign douta[791] = \<const0> ;
  assign douta[790] = \<const0> ;
  assign douta[789] = \<const0> ;
  assign douta[788] = \<const0> ;
  assign douta[787] = \<const0> ;
  assign douta[786] = \<const0> ;
  assign douta[785] = \<const0> ;
  assign douta[784] = \<const0> ;
  assign douta[783] = \<const0> ;
  assign douta[782] = \<const0> ;
  assign douta[781] = \<const0> ;
  assign douta[780] = \<const0> ;
  assign douta[779] = \<const0> ;
  assign douta[778] = \<const0> ;
  assign douta[777] = \<const0> ;
  assign douta[776] = \<const0> ;
  assign douta[775] = \<const0> ;
  assign douta[774] = \<const0> ;
  assign douta[773] = \<const0> ;
  assign douta[772] = \<const0> ;
  assign douta[771] = \<const0> ;
  assign douta[770] = \<const0> ;
  assign douta[769] = \<const0> ;
  assign douta[768] = \<const0> ;
  assign douta[767] = \<const0> ;
  assign douta[766] = \<const0> ;
  assign douta[765] = \<const0> ;
  assign douta[764] = \<const0> ;
  assign douta[763] = \<const0> ;
  assign douta[762] = \<const0> ;
  assign douta[761] = \<const0> ;
  assign douta[760] = \<const0> ;
  assign douta[759] = \<const0> ;
  assign douta[758] = \<const0> ;
  assign douta[757] = \<const0> ;
  assign douta[756] = \<const0> ;
  assign douta[755] = \<const0> ;
  assign douta[754] = \<const0> ;
  assign douta[753] = \<const0> ;
  assign douta[752] = \<const0> ;
  assign douta[751] = \<const0> ;
  assign douta[750] = \<const0> ;
  assign douta[749] = \<const0> ;
  assign douta[748] = \<const0> ;
  assign douta[747] = \<const0> ;
  assign douta[746] = \<const0> ;
  assign douta[745] = \<const0> ;
  assign douta[744] = \<const0> ;
  assign douta[743] = \<const0> ;
  assign douta[742] = \<const0> ;
  assign douta[741] = \<const0> ;
  assign douta[740] = \<const0> ;
  assign douta[739] = \<const0> ;
  assign douta[738] = \<const0> ;
  assign douta[737] = \<const0> ;
  assign douta[736] = \<const0> ;
  assign douta[735] = \<const0> ;
  assign douta[734] = \<const0> ;
  assign douta[733] = \<const0> ;
  assign douta[732] = \<const0> ;
  assign douta[731] = \<const0> ;
  assign douta[730] = \<const0> ;
  assign douta[729] = \<const0> ;
  assign douta[728] = \<const0> ;
  assign douta[727] = \<const0> ;
  assign douta[726] = \<const0> ;
  assign douta[725] = \<const0> ;
  assign douta[724] = \<const0> ;
  assign douta[723] = \<const0> ;
  assign douta[722] = \<const0> ;
  assign douta[721] = \<const0> ;
  assign douta[720] = \<const0> ;
  assign douta[719] = \<const0> ;
  assign douta[718] = \<const0> ;
  assign douta[717] = \<const0> ;
  assign douta[716] = \<const0> ;
  assign douta[715] = \<const0> ;
  assign douta[714] = \<const0> ;
  assign douta[713] = \<const0> ;
  assign douta[712] = \<const0> ;
  assign douta[711] = \<const0> ;
  assign douta[710] = \<const0> ;
  assign douta[709] = \<const0> ;
  assign douta[708] = \<const0> ;
  assign douta[707] = \<const0> ;
  assign douta[706] = \<const0> ;
  assign douta[705] = \<const0> ;
  assign douta[704] = \<const0> ;
  assign douta[703] = \<const0> ;
  assign douta[702] = \<const0> ;
  assign douta[701] = \<const0> ;
  assign douta[700] = \<const0> ;
  assign douta[699] = \<const0> ;
  assign douta[698] = \<const0> ;
  assign douta[697] = \<const0> ;
  assign douta[696] = \<const0> ;
  assign douta[695] = \<const0> ;
  assign douta[694] = \<const0> ;
  assign douta[693] = \<const0> ;
  assign douta[692] = \<const0> ;
  assign douta[691] = \<const0> ;
  assign douta[690] = \<const0> ;
  assign douta[689] = \<const0> ;
  assign douta[688] = \<const0> ;
  assign douta[687] = \<const0> ;
  assign douta[686] = \<const0> ;
  assign douta[685] = \<const0> ;
  assign douta[684] = \<const0> ;
  assign douta[683] = \<const0> ;
  assign douta[682] = \<const0> ;
  assign douta[681] = \<const0> ;
  assign douta[680] = \<const0> ;
  assign douta[679] = \<const0> ;
  assign douta[678] = \<const0> ;
  assign douta[677] = \<const0> ;
  assign douta[676] = \<const0> ;
  assign douta[675] = \<const0> ;
  assign douta[674] = \<const0> ;
  assign douta[673] = \<const0> ;
  assign douta[672] = \<const0> ;
  assign douta[671] = \<const0> ;
  assign douta[670] = \<const0> ;
  assign douta[669] = \<const0> ;
  assign douta[668] = \<const0> ;
  assign douta[667] = \<const0> ;
  assign douta[666] = \<const0> ;
  assign douta[665] = \<const0> ;
  assign douta[664] = \<const0> ;
  assign douta[663] = \<const0> ;
  assign douta[662] = \<const0> ;
  assign douta[661] = \<const0> ;
  assign douta[660] = \<const0> ;
  assign douta[659] = \<const0> ;
  assign douta[658] = \<const0> ;
  assign douta[657] = \<const0> ;
  assign douta[656] = \<const0> ;
  assign douta[655] = \<const0> ;
  assign douta[654] = \<const0> ;
  assign douta[653] = \<const0> ;
  assign douta[652] = \<const0> ;
  assign douta[651] = \<const0> ;
  assign douta[650] = \<const0> ;
  assign douta[649] = \<const0> ;
  assign douta[648] = \<const0> ;
  assign douta[647] = \<const0> ;
  assign douta[646] = \<const0> ;
  assign douta[645] = \<const0> ;
  assign douta[644] = \<const0> ;
  assign douta[643] = \<const0> ;
  assign douta[642] = \<const0> ;
  assign douta[641] = \<const0> ;
  assign douta[640] = \<const0> ;
  assign douta[639] = \<const0> ;
  assign douta[638] = \<const0> ;
  assign douta[637] = \<const0> ;
  assign douta[636] = \<const0> ;
  assign douta[635] = \<const0> ;
  assign douta[634] = \<const0> ;
  assign douta[633] = \<const0> ;
  assign douta[632] = \<const0> ;
  assign douta[631] = \<const0> ;
  assign douta[630] = \<const0> ;
  assign douta[629] = \<const0> ;
  assign douta[628] = \<const0> ;
  assign douta[627] = \<const0> ;
  assign douta[626] = \<const0> ;
  assign douta[625] = \<const0> ;
  assign douta[624] = \<const0> ;
  assign douta[623] = \<const0> ;
  assign douta[622] = \<const0> ;
  assign douta[621] = \<const0> ;
  assign douta[620] = \<const0> ;
  assign douta[619] = \<const0> ;
  assign douta[618] = \<const0> ;
  assign douta[617] = \<const0> ;
  assign douta[616] = \<const0> ;
  assign douta[615] = \<const0> ;
  assign douta[614] = \<const0> ;
  assign douta[613] = \<const0> ;
  assign douta[612] = \<const0> ;
  assign douta[611] = \<const0> ;
  assign douta[610] = \<const0> ;
  assign douta[609] = \<const0> ;
  assign douta[608] = \<const0> ;
  assign douta[607] = \<const0> ;
  assign douta[606] = \<const0> ;
  assign douta[605] = \<const0> ;
  assign douta[604] = \<const0> ;
  assign douta[603] = \<const0> ;
  assign douta[602] = \<const0> ;
  assign douta[601] = \<const0> ;
  assign douta[600] = \<const0> ;
  assign douta[599] = \<const0> ;
  assign douta[598] = \<const0> ;
  assign douta[597] = \<const0> ;
  assign douta[596] = \<const0> ;
  assign douta[595] = \<const0> ;
  assign douta[594] = \<const0> ;
  assign douta[593] = \<const0> ;
  assign douta[592] = \<const0> ;
  assign douta[591] = \<const0> ;
  assign douta[590] = \<const0> ;
  assign douta[589] = \<const0> ;
  assign douta[588] = \<const0> ;
  assign douta[587] = \<const0> ;
  assign douta[586] = \<const0> ;
  assign douta[585] = \<const0> ;
  assign douta[584] = \<const0> ;
  assign douta[583] = \<const0> ;
  assign douta[582] = \<const0> ;
  assign douta[581] = \<const0> ;
  assign douta[580] = \<const0> ;
  assign douta[579] = \<const0> ;
  assign douta[578] = \<const0> ;
  assign douta[577] = \<const0> ;
  assign douta[576] = \<const0> ;
  assign douta[575] = \<const0> ;
  assign douta[574] = \<const0> ;
  assign douta[573] = \<const0> ;
  assign douta[572] = \<const0> ;
  assign douta[571] = \<const0> ;
  assign douta[570] = \<const0> ;
  assign douta[569] = \<const0> ;
  assign douta[568] = \<const0> ;
  assign douta[567] = \<const0> ;
  assign douta[566] = \<const0> ;
  assign douta[565] = \<const0> ;
  assign douta[564] = \<const0> ;
  assign douta[563] = \<const0> ;
  assign douta[562] = \<const0> ;
  assign douta[561] = \<const0> ;
  assign douta[560] = \<const0> ;
  assign douta[559] = \<const0> ;
  assign douta[558] = \<const0> ;
  assign douta[557] = \<const0> ;
  assign douta[556] = \<const0> ;
  assign douta[555] = \<const0> ;
  assign douta[554] = \<const0> ;
  assign douta[553] = \<const0> ;
  assign douta[552] = \<const0> ;
  assign douta[551] = \<const0> ;
  assign douta[550] = \<const0> ;
  assign douta[549] = \<const0> ;
  assign douta[548] = \<const0> ;
  assign douta[547] = \<const0> ;
  assign douta[546] = \<const0> ;
  assign douta[545] = \<const0> ;
  assign douta[544] = \<const0> ;
  assign douta[543] = \<const0> ;
  assign douta[542] = \<const0> ;
  assign douta[541] = \<const0> ;
  assign douta[540] = \<const0> ;
  assign douta[539] = \<const0> ;
  assign douta[538] = \<const0> ;
  assign douta[537] = \<const0> ;
  assign douta[536] = \<const0> ;
  assign douta[535] = \<const0> ;
  assign douta[534] = \<const0> ;
  assign douta[533] = \<const0> ;
  assign douta[532] = \<const0> ;
  assign douta[531] = \<const0> ;
  assign douta[530] = \<const0> ;
  assign douta[529] = \<const0> ;
  assign douta[528] = \<const0> ;
  assign douta[527] = \<const0> ;
  assign douta[526] = \<const0> ;
  assign douta[525] = \<const0> ;
  assign douta[524] = \<const0> ;
  assign douta[523] = \<const0> ;
  assign douta[522] = \<const0> ;
  assign douta[521] = \<const0> ;
  assign douta[520] = \<const0> ;
  assign douta[519] = \<const0> ;
  assign douta[518] = \<const0> ;
  assign douta[517] = \<const0> ;
  assign douta[516] = \<const0> ;
  assign douta[515] = \<const0> ;
  assign douta[514] = \<const0> ;
  assign douta[513] = \<const0> ;
  assign douta[512] = \<const0> ;
  assign douta[511] = \<const0> ;
  assign douta[510] = \<const0> ;
  assign douta[509] = \<const0> ;
  assign douta[508] = \<const0> ;
  assign douta[507] = \<const0> ;
  assign douta[506] = \<const0> ;
  assign douta[505] = \<const0> ;
  assign douta[504] = \<const0> ;
  assign douta[503] = \<const0> ;
  assign douta[502] = \<const0> ;
  assign douta[501] = \<const0> ;
  assign douta[500] = \<const0> ;
  assign douta[499] = \<const0> ;
  assign douta[498] = \<const0> ;
  assign douta[497] = \<const0> ;
  assign douta[496] = \<const0> ;
  assign douta[495] = \<const0> ;
  assign douta[494] = \<const0> ;
  assign douta[493] = \<const0> ;
  assign douta[492] = \<const0> ;
  assign douta[491] = \<const0> ;
  assign douta[490] = \<const0> ;
  assign douta[489] = \<const0> ;
  assign douta[488] = \<const0> ;
  assign douta[487] = \<const0> ;
  assign douta[486] = \<const0> ;
  assign douta[485] = \<const0> ;
  assign douta[484] = \<const0> ;
  assign douta[483] = \<const0> ;
  assign douta[482] = \<const0> ;
  assign douta[481] = \<const0> ;
  assign douta[480] = \<const0> ;
  assign douta[479] = \<const0> ;
  assign douta[478] = \<const0> ;
  assign douta[477] = \<const0> ;
  assign douta[476] = \<const0> ;
  assign douta[475] = \<const0> ;
  assign douta[474] = \<const0> ;
  assign douta[473] = \<const0> ;
  assign douta[472] = \<const0> ;
  assign douta[471] = \<const0> ;
  assign douta[470] = \<const0> ;
  assign douta[469] = \<const0> ;
  assign douta[468] = \<const0> ;
  assign douta[467] = \<const0> ;
  assign douta[466] = \<const0> ;
  assign douta[465] = \<const0> ;
  assign douta[464] = \<const0> ;
  assign douta[463] = \<const0> ;
  assign douta[462] = \<const0> ;
  assign douta[461] = \<const0> ;
  assign douta[460] = \<const0> ;
  assign douta[459] = \<const0> ;
  assign douta[458] = \<const0> ;
  assign douta[457] = \<const0> ;
  assign douta[456] = \<const0> ;
  assign douta[455] = \<const0> ;
  assign douta[454] = \<const0> ;
  assign douta[453] = \<const0> ;
  assign douta[452] = \<const0> ;
  assign douta[451] = \<const0> ;
  assign douta[450] = \<const0> ;
  assign douta[449] = \<const0> ;
  assign douta[448] = \<const0> ;
  assign douta[447] = \<const0> ;
  assign douta[446] = \<const0> ;
  assign douta[445] = \<const0> ;
  assign douta[444] = \<const0> ;
  assign douta[443] = \<const0> ;
  assign douta[442] = \<const0> ;
  assign douta[441] = \<const0> ;
  assign douta[440] = \<const0> ;
  assign douta[439] = \<const0> ;
  assign douta[438] = \<const0> ;
  assign douta[437] = \<const0> ;
  assign douta[436] = \<const0> ;
  assign douta[435] = \<const0> ;
  assign douta[434] = \<const0> ;
  assign douta[433] = \<const0> ;
  assign douta[432] = \<const0> ;
  assign douta[431] = \<const0> ;
  assign douta[430] = \<const0> ;
  assign douta[429] = \<const0> ;
  assign douta[428] = \<const0> ;
  assign douta[427] = \<const0> ;
  assign douta[426] = \<const0> ;
  assign douta[425] = \<const0> ;
  assign douta[424] = \<const0> ;
  assign douta[423] = \<const0> ;
  assign douta[422] = \<const0> ;
  assign douta[421] = \<const0> ;
  assign douta[420] = \<const0> ;
  assign douta[419] = \<const0> ;
  assign douta[418] = \<const0> ;
  assign douta[417] = \<const0> ;
  assign douta[416] = \<const0> ;
  assign douta[415] = \<const0> ;
  assign douta[414] = \<const0> ;
  assign douta[413] = \<const0> ;
  assign douta[412] = \<const0> ;
  assign douta[411] = \<const0> ;
  assign douta[410] = \<const0> ;
  assign douta[409] = \<const0> ;
  assign douta[408] = \<const0> ;
  assign douta[407] = \<const0> ;
  assign douta[406] = \<const0> ;
  assign douta[405] = \<const0> ;
  assign douta[404] = \<const0> ;
  assign douta[403] = \<const0> ;
  assign douta[402] = \<const0> ;
  assign douta[401] = \<const0> ;
  assign douta[400] = \<const0> ;
  assign douta[399] = \<const0> ;
  assign douta[398] = \<const0> ;
  assign douta[397] = \<const0> ;
  assign douta[396] = \<const0> ;
  assign douta[395] = \<const0> ;
  assign douta[394] = \<const0> ;
  assign douta[393] = \<const0> ;
  assign douta[392] = \<const0> ;
  assign douta[391] = \<const0> ;
  assign douta[390] = \<const0> ;
  assign douta[389] = \<const0> ;
  assign douta[388] = \<const0> ;
  assign douta[387] = \<const0> ;
  assign douta[386] = \<const0> ;
  assign douta[385] = \<const0> ;
  assign douta[384] = \<const0> ;
  assign douta[383] = \<const0> ;
  assign douta[382] = \<const0> ;
  assign douta[381] = \<const0> ;
  assign douta[380] = \<const0> ;
  assign douta[379] = \<const0> ;
  assign douta[378] = \<const0> ;
  assign douta[377] = \<const0> ;
  assign douta[376] = \<const0> ;
  assign douta[375] = \<const0> ;
  assign douta[374] = \<const0> ;
  assign douta[373] = \<const0> ;
  assign douta[372] = \<const0> ;
  assign douta[371] = \<const0> ;
  assign douta[370] = \<const0> ;
  assign douta[369] = \<const0> ;
  assign douta[368] = \<const0> ;
  assign douta[367] = \<const0> ;
  assign douta[366] = \<const0> ;
  assign douta[365] = \<const0> ;
  assign douta[364] = \<const0> ;
  assign douta[363] = \<const0> ;
  assign douta[362] = \<const0> ;
  assign douta[361] = \<const0> ;
  assign douta[360] = \<const0> ;
  assign douta[359] = \<const0> ;
  assign douta[358] = \<const0> ;
  assign douta[357] = \<const0> ;
  assign douta[356] = \<const0> ;
  assign douta[355] = \<const0> ;
  assign douta[354] = \<const0> ;
  assign douta[353] = \<const0> ;
  assign douta[352] = \<const0> ;
  assign douta[351] = \<const0> ;
  assign douta[350] = \<const0> ;
  assign douta[349] = \<const0> ;
  assign douta[348] = \<const0> ;
  assign douta[347] = \<const0> ;
  assign douta[346] = \<const0> ;
  assign douta[345] = \<const0> ;
  assign douta[344] = \<const0> ;
  assign douta[343] = \<const0> ;
  assign douta[342] = \<const0> ;
  assign douta[341] = \<const0> ;
  assign douta[340] = \<const0> ;
  assign douta[339] = \<const0> ;
  assign douta[338] = \<const0> ;
  assign douta[337] = \<const0> ;
  assign douta[336] = \<const0> ;
  assign douta[335] = \<const0> ;
  assign douta[334] = \<const0> ;
  assign douta[333] = \<const0> ;
  assign douta[332] = \<const0> ;
  assign douta[331] = \<const0> ;
  assign douta[330] = \<const0> ;
  assign douta[329] = \<const0> ;
  assign douta[328] = \<const0> ;
  assign douta[327] = \<const0> ;
  assign douta[326] = \<const0> ;
  assign douta[325] = \<const0> ;
  assign douta[324] = \<const0> ;
  assign douta[323] = \<const0> ;
  assign douta[322] = \<const0> ;
  assign douta[321] = \<const0> ;
  assign douta[320] = \<const0> ;
  assign douta[319] = \<const0> ;
  assign douta[318] = \<const0> ;
  assign douta[317] = \<const0> ;
  assign douta[316] = \<const0> ;
  assign douta[315] = \<const0> ;
  assign douta[314] = \<const0> ;
  assign douta[313] = \<const0> ;
  assign douta[312] = \<const0> ;
  assign douta[311] = \<const0> ;
  assign douta[310] = \<const0> ;
  assign douta[309] = \<const0> ;
  assign douta[308] = \<const0> ;
  assign douta[307] = \<const0> ;
  assign douta[306] = \<const0> ;
  assign douta[305] = \<const0> ;
  assign douta[304] = \<const0> ;
  assign douta[303] = \<const0> ;
  assign douta[302] = \<const0> ;
  assign douta[301] = \<const0> ;
  assign douta[300] = \<const0> ;
  assign douta[299] = \<const0> ;
  assign douta[298] = \<const0> ;
  assign douta[297] = \<const0> ;
  assign douta[296] = \<const0> ;
  assign douta[295] = \<const0> ;
  assign douta[294] = \<const0> ;
  assign douta[293] = \<const0> ;
  assign douta[292] = \<const0> ;
  assign douta[291] = \<const0> ;
  assign douta[290] = \<const0> ;
  assign douta[289] = \<const0> ;
  assign douta[288] = \<const0> ;
  assign douta[287] = \<const0> ;
  assign douta[286] = \<const0> ;
  assign douta[285] = \<const0> ;
  assign douta[284] = \<const0> ;
  assign douta[283] = \<const0> ;
  assign douta[282] = \<const0> ;
  assign douta[281] = \<const0> ;
  assign douta[280] = \<const0> ;
  assign douta[279] = \<const0> ;
  assign douta[278] = \<const0> ;
  assign douta[277] = \<const0> ;
  assign douta[276] = \<const0> ;
  assign douta[275] = \<const0> ;
  assign douta[274] = \<const0> ;
  assign douta[273] = \<const0> ;
  assign douta[272] = \<const0> ;
  assign douta[271] = \<const0> ;
  assign douta[270] = \<const0> ;
  assign douta[269] = \<const0> ;
  assign douta[268] = \<const0> ;
  assign douta[267] = \<const0> ;
  assign douta[266] = \<const0> ;
  assign douta[265] = \<const0> ;
  assign douta[264] = \<const0> ;
  assign douta[263] = \<const0> ;
  assign douta[262] = \<const0> ;
  assign douta[261] = \<const0> ;
  assign douta[260] = \<const0> ;
  assign douta[259] = \<const0> ;
  assign douta[258] = \<const0> ;
  assign douta[257] = \<const0> ;
  assign douta[256] = \<const0> ;
  assign douta[255] = \<const0> ;
  assign douta[254] = \<const0> ;
  assign douta[253] = \<const0> ;
  assign douta[252] = \<const0> ;
  assign douta[251] = \<const0> ;
  assign douta[250] = \<const0> ;
  assign douta[249] = \<const0> ;
  assign douta[248] = \<const0> ;
  assign douta[247] = \<const0> ;
  assign douta[246] = \<const0> ;
  assign douta[245] = \<const0> ;
  assign douta[244] = \<const0> ;
  assign douta[243] = \<const0> ;
  assign douta[242] = \<const0> ;
  assign douta[241] = \<const0> ;
  assign douta[240] = \<const0> ;
  assign douta[239] = \<const0> ;
  assign douta[238] = \<const0> ;
  assign douta[237] = \<const0> ;
  assign douta[236] = \<const0> ;
  assign douta[235] = \<const0> ;
  assign douta[234] = \<const0> ;
  assign douta[233] = \<const0> ;
  assign douta[232] = \<const0> ;
  assign douta[231] = \<const0> ;
  assign douta[230] = \<const0> ;
  assign douta[229] = \<const0> ;
  assign douta[228] = \<const0> ;
  assign douta[227] = \<const0> ;
  assign douta[226] = \<const0> ;
  assign douta[225] = \<const0> ;
  assign douta[224] = \<const0> ;
  assign douta[223] = \<const0> ;
  assign douta[222] = \<const0> ;
  assign douta[221] = \<const0> ;
  assign douta[220] = \<const0> ;
  assign douta[219] = \<const0> ;
  assign douta[218] = \<const0> ;
  assign douta[217] = \<const0> ;
  assign douta[216] = \<const0> ;
  assign douta[215] = \<const0> ;
  assign douta[214] = \<const0> ;
  assign douta[213] = \<const0> ;
  assign douta[212] = \<const0> ;
  assign douta[211] = \<const0> ;
  assign douta[210] = \<const0> ;
  assign douta[209] = \<const0> ;
  assign douta[208] = \<const0> ;
  assign douta[207] = \<const0> ;
  assign douta[206] = \<const0> ;
  assign douta[205] = \<const0> ;
  assign douta[204] = \<const0> ;
  assign douta[203] = \<const0> ;
  assign douta[202] = \<const0> ;
  assign douta[201] = \<const0> ;
  assign douta[200] = \<const0> ;
  assign douta[199] = \<const0> ;
  assign douta[198] = \<const0> ;
  assign douta[197] = \<const0> ;
  assign douta[196] = \<const0> ;
  assign douta[195] = \<const0> ;
  assign douta[194] = \<const0> ;
  assign douta[193] = \<const0> ;
  assign douta[192] = \<const0> ;
  assign douta[191] = \<const0> ;
  assign douta[190] = \<const0> ;
  assign douta[189] = \<const0> ;
  assign douta[188] = \<const0> ;
  assign douta[187] = \<const0> ;
  assign douta[186] = \<const0> ;
  assign douta[185] = \<const0> ;
  assign douta[184] = \<const0> ;
  assign douta[183] = \<const0> ;
  assign douta[182] = \<const0> ;
  assign douta[181] = \<const0> ;
  assign douta[180] = \<const0> ;
  assign douta[179] = \<const0> ;
  assign douta[178] = \<const0> ;
  assign douta[177] = \<const0> ;
  assign douta[176] = \<const0> ;
  assign douta[175] = \<const0> ;
  assign douta[174] = \<const0> ;
  assign douta[173] = \<const0> ;
  assign douta[172] = \<const0> ;
  assign douta[171] = \<const0> ;
  assign douta[170] = \<const0> ;
  assign douta[169] = \<const0> ;
  assign douta[168] = \<const0> ;
  assign douta[167] = \<const0> ;
  assign douta[166] = \<const0> ;
  assign douta[165] = \<const0> ;
  assign douta[164] = \<const0> ;
  assign douta[163] = \<const0> ;
  assign douta[162] = \<const0> ;
  assign douta[161] = \<const0> ;
  assign douta[160] = \<const0> ;
  assign douta[159] = \<const0> ;
  assign douta[158] = \<const0> ;
  assign douta[157] = \<const0> ;
  assign douta[156] = \<const0> ;
  assign douta[155] = \<const0> ;
  assign douta[154] = \<const0> ;
  assign douta[153] = \<const0> ;
  assign douta[152] = \<const0> ;
  assign douta[151] = \<const0> ;
  assign douta[150] = \<const0> ;
  assign douta[149] = \<const0> ;
  assign douta[148] = \<const0> ;
  assign douta[147] = \<const0> ;
  assign douta[146] = \<const0> ;
  assign douta[145] = \<const0> ;
  assign douta[144] = \<const0> ;
  assign douta[143] = \<const0> ;
  assign douta[142] = \<const0> ;
  assign douta[141] = \<const0> ;
  assign douta[140] = \<const0> ;
  assign douta[139] = \<const0> ;
  assign douta[138] = \<const0> ;
  assign douta[137] = \<const0> ;
  assign douta[136] = \<const0> ;
  assign douta[135] = \<const0> ;
  assign douta[134] = \<const0> ;
  assign douta[133] = \<const0> ;
  assign douta[132] = \<const0> ;
  assign douta[131] = \<const0> ;
  assign douta[130] = \<const0> ;
  assign douta[129] = \<const0> ;
  assign douta[128] = \<const0> ;
  assign douta[127] = \<const0> ;
  assign douta[126] = \<const0> ;
  assign douta[125] = \<const0> ;
  assign douta[124] = \<const0> ;
  assign douta[123] = \<const0> ;
  assign douta[122] = \<const0> ;
  assign douta[121] = \<const0> ;
  assign douta[120] = \<const0> ;
  assign douta[119] = \<const0> ;
  assign douta[118] = \<const0> ;
  assign douta[117] = \<const0> ;
  assign douta[116] = \<const0> ;
  assign douta[115] = \<const0> ;
  assign douta[114] = \<const0> ;
  assign douta[113] = \<const0> ;
  assign douta[112] = \<const0> ;
  assign douta[111] = \<const0> ;
  assign douta[110] = \<const0> ;
  assign douta[109] = \<const0> ;
  assign douta[108] = \<const0> ;
  assign douta[107] = \<const0> ;
  assign douta[106] = \<const0> ;
  assign douta[105] = \<const0> ;
  assign douta[104] = \<const0> ;
  assign douta[103] = \<const0> ;
  assign douta[102] = \<const0> ;
  assign douta[101] = \<const0> ;
  assign douta[100] = \<const0> ;
  assign douta[99] = \<const0> ;
  assign douta[98] = \<const0> ;
  assign douta[97] = \<const0> ;
  assign douta[96] = \<const0> ;
  assign douta[95] = \<const0> ;
  assign douta[94] = \<const0> ;
  assign douta[93] = \<const0> ;
  assign douta[92] = \<const0> ;
  assign douta[91] = \<const0> ;
  assign douta[90] = \<const0> ;
  assign douta[89] = \<const0> ;
  assign douta[88] = \<const0> ;
  assign douta[87] = \<const0> ;
  assign douta[86] = \<const0> ;
  assign douta[85] = \<const0> ;
  assign douta[84] = \<const0> ;
  assign douta[83] = \<const0> ;
  assign douta[82] = \<const0> ;
  assign douta[81] = \<const0> ;
  assign douta[80] = \<const0> ;
  assign douta[79] = \<const0> ;
  assign douta[78] = \<const0> ;
  assign douta[77] = \<const0> ;
  assign douta[76] = \<const0> ;
  assign douta[75] = \<const0> ;
  assign douta[74] = \<const0> ;
  assign douta[73] = \<const0> ;
  assign douta[72] = \<const0> ;
  assign douta[71] = \<const0> ;
  assign douta[70] = \<const0> ;
  assign douta[69] = \<const0> ;
  assign douta[68] = \<const0> ;
  assign douta[67] = \<const0> ;
  assign douta[66] = \<const0> ;
  assign douta[65] = \<const0> ;
  assign douta[64] = \<const0> ;
  assign douta[63] = \<const0> ;
  assign douta[62] = \<const0> ;
  assign douta[61] = \<const0> ;
  assign douta[60] = \<const0> ;
  assign douta[59] = \<const0> ;
  assign douta[58] = \<const0> ;
  assign douta[57] = \<const0> ;
  assign douta[56] = \<const0> ;
  assign douta[55] = \<const0> ;
  assign douta[54] = \<const0> ;
  assign douta[53] = \<const0> ;
  assign douta[52] = \<const0> ;
  assign douta[51] = \<const0> ;
  assign douta[50] = \<const0> ;
  assign douta[49] = \<const0> ;
  assign douta[48] = \<const0> ;
  assign douta[47] = \<const0> ;
  assign douta[46] = \<const0> ;
  assign douta[45] = \<const0> ;
  assign douta[44] = \<const0> ;
  assign douta[43] = \<const0> ;
  assign douta[42] = \<const0> ;
  assign douta[41] = \<const0> ;
  assign douta[40] = \<const0> ;
  assign douta[39] = \<const0> ;
  assign douta[38] = \<const0> ;
  assign douta[37] = \<const0> ;
  assign douta[36] = \<const0> ;
  assign douta[35] = \<const0> ;
  assign douta[34] = \<const0> ;
  assign douta[33] = \<const0> ;
  assign douta[32] = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign doutb[1154] = \<const0> ;
  assign doutb[1153:0] = \^doutb [1153:0];
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "71" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "71" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "147840" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "71" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0 
       (.ADDRARDADDR({1'b0,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDINA_UNCONNECTED [31:0]),
        .CASDINB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDINB_UNCONNECTED [31:0]),
        .CASDINPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDINPA_UNCONNECTED [3:0]),
        .CASDINPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDINPB_UNCONNECTED [3:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED ),
        .DINADIN(dina[31:0]),
        .DINBDIN(dina[63:32]),
        .DINPADINP(dina[67:64]),
        .DINPBDINP(dina[71:68]),
        .DOUTADOUT(\^doutb [31:0]),
        .DOUTBDOUT(\^doutb [63:32]),
        .DOUTPADOUTP(\^doutb [67:64]),
        .DOUTPBDOUTP(\^doutb [71:68]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(enb),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({wea,wea,wea,wea,wea,wea,wea,wea}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTA.DATA_LSB  = "72" *) 
  (* \MEM.PORTA.DATA_MSB  = "143" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTB.DATA_LSB  = "72" *) 
  (* \MEM.PORTB.DATA_MSB  = "143" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "147840" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "72" *) 
  (* ram_slice_end = "143" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1 
       (.ADDRARDADDR({1'b0,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDINA_UNCONNECTED [31:0]),
        .CASDINB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDINB_UNCONNECTED [31:0]),
        .CASDINPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDINPA_UNCONNECTED [3:0]),
        .CASDINPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDINPB_UNCONNECTED [3:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DBITERR_UNCONNECTED ),
        .DINADIN(dina[103:72]),
        .DINBDIN(dina[135:104]),
        .DINPADINP(dina[139:136]),
        .DINPBDINP(dina[143:140]),
        .DOUTADOUT(\^doutb [103:72]),
        .DOUTBDOUT(\^doutb [135:104]),
        .DOUTPADOUTP(\^doutb [139:136]),
        .DOUTPBDOUTP(\^doutb [143:140]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(enb),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({wea,wea,wea,wea,wea,wea,wea,wea}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTA.DATA_LSB  = "720" *) 
  (* \MEM.PORTA.DATA_MSB  = "791" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTB.DATA_LSB  = "720" *) 
  (* \MEM.PORTB.DATA_MSB  = "791" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "147840" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "720" *) 
  (* ram_slice_end = "791" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \gen_wr_a.gen_word_narrow.mem_reg_10 
       (.ADDRARDADDR({1'b0,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_10_CASDINA_UNCONNECTED [31:0]),
        .CASDINB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_10_CASDINB_UNCONNECTED [31:0]),
        .CASDINPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_10_CASDINPA_UNCONNECTED [3:0]),
        .CASDINPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_10_CASDINPB_UNCONNECTED [3:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_10_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_10_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_10_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_10_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_10_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_10_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_10_DBITERR_UNCONNECTED ),
        .DINADIN(dina[751:720]),
        .DINBDIN(dina[783:752]),
        .DINPADINP(dina[787:784]),
        .DINPBDINP(dina[791:788]),
        .DOUTADOUT(\^doutb [751:720]),
        .DOUTBDOUT(\^doutb [783:752]),
        .DOUTPADOUTP(\^doutb [787:784]),
        .DOUTPBDOUTP(\^doutb [791:788]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_10_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(enb),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_10_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_10_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({wea,wea,wea,wea,wea,wea,wea,wea}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTA.DATA_LSB  = "792" *) 
  (* \MEM.PORTA.DATA_MSB  = "863" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTB.DATA_LSB  = "792" *) 
  (* \MEM.PORTB.DATA_MSB  = "863" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "147840" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "792" *) 
  (* ram_slice_end = "863" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \gen_wr_a.gen_word_narrow.mem_reg_11 
       (.ADDRARDADDR({1'b0,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_11_CASDINA_UNCONNECTED [31:0]),
        .CASDINB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_11_CASDINB_UNCONNECTED [31:0]),
        .CASDINPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_11_CASDINPA_UNCONNECTED [3:0]),
        .CASDINPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_11_CASDINPB_UNCONNECTED [3:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_11_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_11_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_11_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_11_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_11_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_11_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_11_DBITERR_UNCONNECTED ),
        .DINADIN(dina[823:792]),
        .DINBDIN(dina[855:824]),
        .DINPADINP(dina[859:856]),
        .DINPBDINP(dina[863:860]),
        .DOUTADOUT(\^doutb [823:792]),
        .DOUTBDOUT(\^doutb [855:824]),
        .DOUTPADOUTP(\^doutb [859:856]),
        .DOUTPBDOUTP(\^doutb [863:860]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_11_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(enb),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_11_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_11_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({wea,wea,wea,wea,wea,wea,wea,wea}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTA.DATA_LSB  = "864" *) 
  (* \MEM.PORTA.DATA_MSB  = "935" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTB.DATA_LSB  = "864" *) 
  (* \MEM.PORTB.DATA_MSB  = "935" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "147840" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "864" *) 
  (* ram_slice_end = "935" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \gen_wr_a.gen_word_narrow.mem_reg_12 
       (.ADDRARDADDR({1'b0,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_12_CASDINA_UNCONNECTED [31:0]),
        .CASDINB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_12_CASDINB_UNCONNECTED [31:0]),
        .CASDINPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_12_CASDINPA_UNCONNECTED [3:0]),
        .CASDINPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_12_CASDINPB_UNCONNECTED [3:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_12_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_12_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_12_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_12_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_12_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_12_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_12_DBITERR_UNCONNECTED ),
        .DINADIN(dina[895:864]),
        .DINBDIN(dina[927:896]),
        .DINPADINP(dina[931:928]),
        .DINPBDINP(dina[935:932]),
        .DOUTADOUT(\^doutb [895:864]),
        .DOUTBDOUT(\^doutb [927:896]),
        .DOUTPADOUTP(\^doutb [931:928]),
        .DOUTPBDOUTP(\^doutb [935:932]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_12_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(enb),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_12_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_12_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({wea,wea,wea,wea,wea,wea,wea,wea}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTA.DATA_LSB  = "936" *) 
  (* \MEM.PORTA.DATA_MSB  = "1007" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTB.DATA_LSB  = "936" *) 
  (* \MEM.PORTB.DATA_MSB  = "1007" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "147840" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "936" *) 
  (* ram_slice_end = "1007" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \gen_wr_a.gen_word_narrow.mem_reg_13 
       (.ADDRARDADDR({1'b0,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_13_CASDINA_UNCONNECTED [31:0]),
        .CASDINB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_13_CASDINB_UNCONNECTED [31:0]),
        .CASDINPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_13_CASDINPA_UNCONNECTED [3:0]),
        .CASDINPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_13_CASDINPB_UNCONNECTED [3:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_13_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_13_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_13_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_13_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_13_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_13_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_13_DBITERR_UNCONNECTED ),
        .DINADIN(dina[967:936]),
        .DINBDIN(dina[999:968]),
        .DINPADINP(dina[1003:1000]),
        .DINPBDINP(dina[1007:1004]),
        .DOUTADOUT(\^doutb [967:936]),
        .DOUTBDOUT(\^doutb [999:968]),
        .DOUTPADOUTP(\^doutb [1003:1000]),
        .DOUTPBDOUTP(\^doutb [1007:1004]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_13_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(enb),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_13_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_13_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({wea,wea,wea,wea,wea,wea,wea,wea}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTA.DATA_LSB  = "1008" *) 
  (* \MEM.PORTA.DATA_MSB  = "1079" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTB.DATA_LSB  = "1008" *) 
  (* \MEM.PORTB.DATA_MSB  = "1079" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "147840" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1008" *) 
  (* ram_slice_end = "1079" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \gen_wr_a.gen_word_narrow.mem_reg_14 
       (.ADDRARDADDR({1'b0,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_14_CASDINA_UNCONNECTED [31:0]),
        .CASDINB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_14_CASDINB_UNCONNECTED [31:0]),
        .CASDINPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_14_CASDINPA_UNCONNECTED [3:0]),
        .CASDINPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_14_CASDINPB_UNCONNECTED [3:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_14_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_14_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_14_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_14_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_14_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_14_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_14_DBITERR_UNCONNECTED ),
        .DINADIN(dina[1039:1008]),
        .DINBDIN(dina[1071:1040]),
        .DINPADINP(dina[1075:1072]),
        .DINPBDINP(dina[1079:1076]),
        .DOUTADOUT(\^doutb [1039:1008]),
        .DOUTBDOUT(\^doutb [1071:1040]),
        .DOUTPADOUTP(\^doutb [1075:1072]),
        .DOUTPBDOUTP(\^doutb [1079:1076]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_14_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(enb),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_14_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_14_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({wea,wea,wea,wea,wea,wea,wea,wea}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTA.DATA_LSB  = "1080" *) 
  (* \MEM.PORTA.DATA_MSB  = "1151" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTB.DATA_LSB  = "1080" *) 
  (* \MEM.PORTB.DATA_MSB  = "1151" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "147840" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1080" *) 
  (* ram_slice_end = "1151" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \gen_wr_a.gen_word_narrow.mem_reg_15 
       (.ADDRARDADDR({1'b0,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_15_CASDINA_UNCONNECTED [31:0]),
        .CASDINB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_15_CASDINB_UNCONNECTED [31:0]),
        .CASDINPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_15_CASDINPA_UNCONNECTED [3:0]),
        .CASDINPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_15_CASDINPB_UNCONNECTED [3:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_15_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_15_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_15_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_15_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_15_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_15_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_15_DBITERR_UNCONNECTED ),
        .DINADIN(dina[1111:1080]),
        .DINBDIN(dina[1143:1112]),
        .DINPADINP(dina[1147:1144]),
        .DINPBDINP(dina[1151:1148]),
        .DOUTADOUT(\^doutb [1111:1080]),
        .DOUTBDOUT(\^doutb [1143:1112]),
        .DOUTPADOUTP(\^doutb [1147:1144]),
        .DOUTPBDOUTP(\^doutb [1151:1148]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_15_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(enb),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_15_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_15_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({wea,wea,wea,wea,wea,wea,wea,wea}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTA.DATA_LSB  = "1152" *) 
  (* \MEM.PORTA.DATA_MSB  = "1153" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_LSB  = "1152" *) 
  (* \MEM.PORTB.DATA_MSB  = "1153" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "147840" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1152" *) 
  (* ram_slice_end = "1153" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(1),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg_16 
       (.ADDRARDADDR({1'b0,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_16_CASDINA_UNCONNECTED [15:0]),
        .CASDINB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_16_CASDINB_UNCONNECTED [15:0]),
        .CASDINPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_16_CASDINPA_UNCONNECTED [1:0]),
        .CASDINPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_16_CASDINPB_UNCONNECTED [1:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_16_CASDOUTA_UNCONNECTED [15:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_16_CASDOUTB_UNCONNECTED [15:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_16_CASDOUTPA_UNCONNECTED [1:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_16_CASDOUTPB_UNCONNECTED [1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DINADIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,dina[1153:1152]}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b1,1'b1}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT({\NLW_gen_wr_a.gen_word_narrow.mem_reg_16_DOUTADOUT_UNCONNECTED [15:2],\^doutb [1153:1152]}),
        .DOUTBDOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_16_DOUTBDOUT_UNCONNECTED [15:0]),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_16_DOUTPADOUTP_UNCONNECTED [1:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_16_DOUTPBDOUTP_UNCONNECTED [1:0]),
        .ENARDEN(enb),
        .ENBWREN(1'b1),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({wea,wea,wea,wea}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTA.DATA_LSB  = "144" *) 
  (* \MEM.PORTA.DATA_MSB  = "215" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTB.DATA_LSB  = "144" *) 
  (* \MEM.PORTB.DATA_MSB  = "215" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "147840" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "144" *) 
  (* ram_slice_end = "215" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2 
       (.ADDRARDADDR({1'b0,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDINA_UNCONNECTED [31:0]),
        .CASDINB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDINB_UNCONNECTED [31:0]),
        .CASDINPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDINPA_UNCONNECTED [3:0]),
        .CASDINPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDINPB_UNCONNECTED [3:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DBITERR_UNCONNECTED ),
        .DINADIN(dina[175:144]),
        .DINBDIN(dina[207:176]),
        .DINPADINP(dina[211:208]),
        .DINPBDINP(dina[215:212]),
        .DOUTADOUT(\^doutb [175:144]),
        .DOUTBDOUT(\^doutb [207:176]),
        .DOUTPADOUTP(\^doutb [211:208]),
        .DOUTPBDOUTP(\^doutb [215:212]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(enb),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({wea,wea,wea,wea,wea,wea,wea,wea}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTA.DATA_LSB  = "216" *) 
  (* \MEM.PORTA.DATA_MSB  = "287" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTB.DATA_LSB  = "216" *) 
  (* \MEM.PORTB.DATA_MSB  = "287" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "147840" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "216" *) 
  (* ram_slice_end = "287" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3 
       (.ADDRARDADDR({1'b0,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASDINA_UNCONNECTED [31:0]),
        .CASDINB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASDINB_UNCONNECTED [31:0]),
        .CASDINPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASDINPA_UNCONNECTED [3:0]),
        .CASDINPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASDINPB_UNCONNECTED [3:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DBITERR_UNCONNECTED ),
        .DINADIN(dina[247:216]),
        .DINBDIN(dina[279:248]),
        .DINPADINP(dina[283:280]),
        .DINPBDINP(dina[287:284]),
        .DOUTADOUT(\^doutb [247:216]),
        .DOUTBDOUT(\^doutb [279:248]),
        .DOUTPADOUTP(\^doutb [283:280]),
        .DOUTPBDOUTP(\^doutb [287:284]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(enb),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({wea,wea,wea,wea,wea,wea,wea,wea}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTA.DATA_LSB  = "288" *) 
  (* \MEM.PORTA.DATA_MSB  = "359" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTB.DATA_LSB  = "288" *) 
  (* \MEM.PORTB.DATA_MSB  = "359" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "147840" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "288" *) 
  (* ram_slice_end = "359" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \gen_wr_a.gen_word_narrow.mem_reg_4 
       (.ADDRARDADDR({1'b0,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_CASDINA_UNCONNECTED [31:0]),
        .CASDINB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_CASDINB_UNCONNECTED [31:0]),
        .CASDINPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_CASDINPA_UNCONNECTED [3:0]),
        .CASDINPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_CASDINPB_UNCONNECTED [3:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_DBITERR_UNCONNECTED ),
        .DINADIN(dina[319:288]),
        .DINBDIN(dina[351:320]),
        .DINPADINP(dina[355:352]),
        .DINPBDINP(dina[359:356]),
        .DOUTADOUT(\^doutb [319:288]),
        .DOUTBDOUT(\^doutb [351:320]),
        .DOUTPADOUTP(\^doutb [355:352]),
        .DOUTPBDOUTP(\^doutb [359:356]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(enb),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({wea,wea,wea,wea,wea,wea,wea,wea}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTA.DATA_LSB  = "360" *) 
  (* \MEM.PORTA.DATA_MSB  = "431" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTB.DATA_LSB  = "360" *) 
  (* \MEM.PORTB.DATA_MSB  = "431" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "147840" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "360" *) 
  (* ram_slice_end = "431" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \gen_wr_a.gen_word_narrow.mem_reg_5 
       (.ADDRARDADDR({1'b0,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_5_CASDINA_UNCONNECTED [31:0]),
        .CASDINB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_5_CASDINB_UNCONNECTED [31:0]),
        .CASDINPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_5_CASDINPA_UNCONNECTED [3:0]),
        .CASDINPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_5_CASDINPB_UNCONNECTED [3:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_5_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_5_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_5_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_5_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_5_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_5_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_5_DBITERR_UNCONNECTED ),
        .DINADIN(dina[391:360]),
        .DINBDIN(dina[423:392]),
        .DINPADINP(dina[427:424]),
        .DINPBDINP(dina[431:428]),
        .DOUTADOUT(\^doutb [391:360]),
        .DOUTBDOUT(\^doutb [423:392]),
        .DOUTPADOUTP(\^doutb [427:424]),
        .DOUTPBDOUTP(\^doutb [431:428]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_5_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(enb),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_5_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_5_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({wea,wea,wea,wea,wea,wea,wea,wea}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTA.DATA_LSB  = "432" *) 
  (* \MEM.PORTA.DATA_MSB  = "503" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTB.DATA_LSB  = "432" *) 
  (* \MEM.PORTB.DATA_MSB  = "503" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "147840" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "432" *) 
  (* ram_slice_end = "503" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \gen_wr_a.gen_word_narrow.mem_reg_6 
       (.ADDRARDADDR({1'b0,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_6_CASDINA_UNCONNECTED [31:0]),
        .CASDINB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_6_CASDINB_UNCONNECTED [31:0]),
        .CASDINPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_6_CASDINPA_UNCONNECTED [3:0]),
        .CASDINPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_6_CASDINPB_UNCONNECTED [3:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_6_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_6_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_6_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_6_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_6_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_6_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_6_DBITERR_UNCONNECTED ),
        .DINADIN(dina[463:432]),
        .DINBDIN(dina[495:464]),
        .DINPADINP(dina[499:496]),
        .DINPBDINP(dina[503:500]),
        .DOUTADOUT(\^doutb [463:432]),
        .DOUTBDOUT(\^doutb [495:464]),
        .DOUTPADOUTP(\^doutb [499:496]),
        .DOUTPBDOUTP(\^doutb [503:500]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_6_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(enb),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_6_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_6_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({wea,wea,wea,wea,wea,wea,wea,wea}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTA.DATA_LSB  = "504" *) 
  (* \MEM.PORTA.DATA_MSB  = "575" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTB.DATA_LSB  = "504" *) 
  (* \MEM.PORTB.DATA_MSB  = "575" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "147840" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "504" *) 
  (* ram_slice_end = "575" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \gen_wr_a.gen_word_narrow.mem_reg_7 
       (.ADDRARDADDR({1'b0,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_7_CASDINA_UNCONNECTED [31:0]),
        .CASDINB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_7_CASDINB_UNCONNECTED [31:0]),
        .CASDINPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_7_CASDINPA_UNCONNECTED [3:0]),
        .CASDINPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_7_CASDINPB_UNCONNECTED [3:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_7_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_7_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_7_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_7_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_7_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_7_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_7_DBITERR_UNCONNECTED ),
        .DINADIN(dina[535:504]),
        .DINBDIN(dina[567:536]),
        .DINPADINP(dina[571:568]),
        .DINPBDINP(dina[575:572]),
        .DOUTADOUT(\^doutb [535:504]),
        .DOUTBDOUT(\^doutb [567:536]),
        .DOUTPADOUTP(\^doutb [571:568]),
        .DOUTPBDOUTP(\^doutb [575:572]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_7_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(enb),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_7_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_7_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({wea,wea,wea,wea,wea,wea,wea,wea}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTA.DATA_LSB  = "576" *) 
  (* \MEM.PORTA.DATA_MSB  = "647" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTB.DATA_LSB  = "576" *) 
  (* \MEM.PORTB.DATA_MSB  = "647" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "147840" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "576" *) 
  (* ram_slice_end = "647" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \gen_wr_a.gen_word_narrow.mem_reg_8 
       (.ADDRARDADDR({1'b0,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_8_CASDINA_UNCONNECTED [31:0]),
        .CASDINB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_8_CASDINB_UNCONNECTED [31:0]),
        .CASDINPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_8_CASDINPA_UNCONNECTED [3:0]),
        .CASDINPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_8_CASDINPB_UNCONNECTED [3:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_8_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_8_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_8_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_8_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_8_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_8_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_8_DBITERR_UNCONNECTED ),
        .DINADIN(dina[607:576]),
        .DINBDIN(dina[639:608]),
        .DINPADINP(dina[643:640]),
        .DINPBDINP(dina[647:644]),
        .DOUTADOUT(\^doutb [607:576]),
        .DOUTBDOUT(\^doutb [639:608]),
        .DOUTPADOUTP(\^doutb [643:640]),
        .DOUTPBDOUTP(\^doutb [647:644]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_8_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(enb),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_8_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_8_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({wea,wea,wea,wea,wea,wea,wea,wea}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTA.DATA_LSB  = "648" *) 
  (* \MEM.PORTA.DATA_MSB  = "719" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTB.DATA_LSB  = "648" *) 
  (* \MEM.PORTB.DATA_MSB  = "719" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "147840" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "648" *) 
  (* ram_slice_end = "719" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \gen_wr_a.gen_word_narrow.mem_reg_9 
       (.ADDRARDADDR({1'b0,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_9_CASDINA_UNCONNECTED [31:0]),
        .CASDINB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_9_CASDINB_UNCONNECTED [31:0]),
        .CASDINPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_9_CASDINPA_UNCONNECTED [3:0]),
        .CASDINPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_9_CASDINPB_UNCONNECTED [3:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_9_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_9_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_9_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_9_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_9_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_9_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_9_DBITERR_UNCONNECTED ),
        .DINADIN(dina[679:648]),
        .DINBDIN(dina[711:680]),
        .DINPADINP(dina[715:712]),
        .DINPBDINP(dina[719:716]),
        .DOUTADOUT(\^doutb [679:648]),
        .DOUTBDOUT(\^doutb [711:680]),
        .DOUTPADOUTP(\^doutb [715:712]),
        .DOUTPBDOUTP(\^doutb [719:716]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_9_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(enb),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_9_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_9_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({wea,wea,wea,wea,wea,wea,wea,wea}));
endmodule

(* ADDR_WIDTH_A = "4" *) (* ADDR_WIDTH_B = "4" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "9" *) (* BYTE_WRITE_WIDTH_B = "9" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "0" *) (* MEMORY_SIZE = "144" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "16" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) 
(* P_MIN_WIDTH_DATA = "9" *) (* P_MIN_WIDTH_DATA_A = "9" *) (* P_MIN_WIDTH_DATA_B = "9" *) 
(* P_MIN_WIDTH_DATA_ECC = "9" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "9" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "yes" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "4" *) 
(* P_WIDTH_ADDR_READ_B = "4" *) (* P_WIDTH_ADDR_WRITE_A = "4" *) (* P_WIDTH_ADDR_WRITE_B = "4" *) 
(* P_WIDTH_COL_WRITE_A = "9" *) (* P_WIDTH_COL_WRITE_B = "9" *) (* READ_DATA_WIDTH_A = "9" *) 
(* READ_DATA_WIDTH_B = "9" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "0" *) (* USE_MEM_INIT_MMI = "0" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "9" *) (* WRITE_DATA_WIDTH_B = "9" *) 
(* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "2" *) (* WRITE_PROTECT = "1" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) (* rsta_loop_iter = "12" *) 
(* rstb_loop_iter = "12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [3:0]addra;
  input [8:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [8:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [3:0]addrb;
  input [8:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [8:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [3:0]addra;
  wire [3:0]addrb;
  wire clka;
  wire [8:0]dina;
  wire [8:0]doutb;
  wire enb;
  wire [8:0]\gen_rd_b.doutb_reg0 ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[0] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[1] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[2] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[3] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[4] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[5] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[6] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[7] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[8] ;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [1:1]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOE_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOF_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOG_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOH_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[0] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [0]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[0] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[1] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [1]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[1] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[2] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [2]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[2] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[3] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [3]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[3] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[4] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [4]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[4] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[5] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [5]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[5] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[6] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [6]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[6] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[7] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [7]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[7] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[8] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [8]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[0] ),
        .Q(doutb[0]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[1] ),
        .Q(doutb[1]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[2] ),
        .Q(doutb[2]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[3] ),
        .Q(doutb[3]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[4] ),
        .Q(doutb[4]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[5] ),
        .Q(doutb[5]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[6] ),
        .Q(doutb[6]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[7] ),
        .Q(doutb[7]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[8] ),
        .Q(doutb[8]),
        .R(rstb));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[1:0]),
        .DIB(dina[3:2]),
        .DIC(dina[5:4]),
        .DID(dina[7:6]),
        .DIE({1'b0,dina[8]}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [1:0]),
        .DOB(\gen_rd_b.doutb_reg0 [3:2]),
        .DOC(\gen_rd_b.doutb_reg0 [5:4]),
        .DOD(\gen_rd_b.doutb_reg0 [7:6]),
        .DOE({\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOE_UNCONNECTED [1],\gen_rd_b.doutb_reg0 [8]}),
        .DOF(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOF_UNCONNECTED [1:0]),
        .DOG(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOG_UNCONNECTED [1:0]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
endmodule

(* ADDR_WIDTH_A = "7" *) (* ADDR_WIDTH_B = "7" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "38" *) (* BYTE_WRITE_WIDTH_B = "38" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "2" *) (* MEMORY_SIZE = "4864" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "128" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "block" *) 
(* P_MIN_WIDTH_DATA = "38" *) (* P_MIN_WIDTH_DATA_A = "38" *) (* P_MIN_WIDTH_DATA_B = "38" *) 
(* P_MIN_WIDTH_DATA_ECC = "38" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "38" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "no" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "7" *) 
(* P_WIDTH_ADDR_READ_B = "7" *) (* P_WIDTH_ADDR_WRITE_A = "7" *) (* P_WIDTH_ADDR_WRITE_B = "7" *) 
(* P_WIDTH_COL_WRITE_A = "38" *) (* P_WIDTH_COL_WRITE_B = "38" *) (* READ_DATA_WIDTH_A = "38" *) 
(* READ_DATA_WIDTH_B = "38" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "0" *) (* USE_MEM_INIT_MMI = "0" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "38" *) (* WRITE_DATA_WIDTH_B = "38" *) 
(* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "2" *) (* WRITE_PROTECT = "1" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) (* rsta_loop_iter = "40" *) 
(* rstb_loop_iter = "40" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [6:0]addra;
  input [37:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [37:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [6:0]addrb;
  input [37:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [37:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [6:0]addra;
  wire [6:0]addrb;
  wire clka;
  wire [37:0]dina;
  wire [37:0]doutb;
  wire enb;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINPB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPB_UNCONNECTED ;
  wire [31:6]\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[37] = \<const0> ;
  assign douta[36] = \<const0> ;
  assign douta[35] = \<const0> ;
  assign douta[34] = \<const0> ;
  assign douta[33] = \<const0> ;
  assign douta[32] = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d38" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "37" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d38" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "37" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "4864" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "37" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \gen_wr_a.gen_word_narrow.mem_reg 
       (.ADDRARDADDR({1'b0,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINA_UNCONNECTED [31:0]),
        .CASDINB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINB_UNCONNECTED [31:0]),
        .CASDINPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINPA_UNCONNECTED [3:0]),
        .CASDINPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINPB_UNCONNECTED [3:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED ),
        .DINADIN(dina[31:0]),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,dina[37:32]}),
        .DINPADINP({1'b1,1'b1,1'b1,1'b1}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(doutb[31:0]),
        .DOUTBDOUT({\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTBDOUT_UNCONNECTED [31:6],doutb[37:32]}),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(enb),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({wea,wea,wea,wea,wea,wea,wea,wea}));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
