// Seed: 4235534966
module module_0 (
    input  wor  id_0,
    output tri0 id_1,
    output tri1 id_2
);
  logic id_4;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd46
) (
    input uwire id_0,
    input wire id_1,
    input uwire id_2,
    input tri1 id_3,
    input tri1 _id_4,
    output wire id_5,
    output wor id_6
    , id_10,
    output supply1 id_7,
    output logic id_8
);
  assign id_10[id_4] = id_2;
  generate
    for (id_11 = 1 == 1'b0; id_2; id_8 = id_0) begin : LABEL_0
      wire id_12;
      ;
    end
  endgenerate
  module_0 modCall_1 (
      id_1,
      id_5,
      id_7
  );
endmodule
