================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.u8b4a1D for -l1-usize 8k -l1-ubsize 4 -l1-uassoc 1 -l1-urepl l -l1-ufetch d -l1-uwalloc a -l1-uwback a -stat-idcombine -informat D
1,46d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-usize 8192
< -l1-ubsize 4
< -l1-usbsize 4
< -l1-uassoc 1
< -l1-urepl l
< -l1-ufetch d
< -l1-uwalloc a
< -l1-uwback a
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat D
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-ucache
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      342125	      188971	      153154	      140408	       12738	           8
<   Fraction of total	      1.0000	      0.5523	      0.4477	      0.4104	      0.0372	      0.0000
< 
<  Demand Misses		      143686	        2030	      141656	      134217	        7439	           0
<   Demand miss rate	      0.4200	      0.0107	      0.9249	      0.9559	      0.5840	      0.0000
< 
<  Multi-block refs             76350
<  Bytes From Memory	      545048
<  ( / Demand Fetches)	      1.5931
<  Bytes To Memory	       49776
<  ( / Demand Writes)	      3.9077
<  Total Bytes r/w Mem	      594824
<  ( / Demand Fetches)	      1.7386
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.u8b8a1S4D for -l1-usize 8k -l1-ubsize 8 -l1-usbsize 4 -l1-uassoc 1 -l1-urepl l -l1-ufetch d -l1-uwalloc a -l1-uwback a -stat-idcombine -informat D
1,49d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-usize 8192
< -l1-ubsize 8
< -l1-usbsize 4
< -l1-uassoc 1
< -l1-urepl l
< -l1-ufetch d
< -l1-uwalloc a
< -l1-uwback a
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat D
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-ucache
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
< 
<  Demand Misses		       72968	        2039	       70929	       67193	        3736	           0
<   Demand miss rate	      0.2745	      0.0108	      0.9235	      0.9549	      0.5814	      0.0000
< 
<  Demand Block Misses	       71972	        1065	       70907	       67179	        3728	           0
<   DB miss rate		      0.2708	      0.0056	      0.9232	      0.9547	      0.5801	      0.0000
< 
<  Multi-block refs                 0
<  Bytes From Memory	      545132
<  ( / Demand Fetches)	      2.0511
<  Bytes To Memory	       49788
<  ( / Demand Writes)	      7.7479
<  Total Bytes r/w Mem	      594920
<  ( / Demand Fetches)	      2.2384
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.u8b16a4 for -l1-usize 8k -l1-ubsize 16 -l1-uassoc 4 -l1-urepl l -l1-ufetch d -l1-uwalloc a -l1-uwback a -stat-idcombine -informat d
1,46d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-usize 8192
< -l1-ubsize 16
< -l1-usbsize 16
< -l1-uassoc 4
< -l1-urepl l
< -l1-ufetch d
< -l1-uwalloc a
< -l1-uwback a
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat d
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-ucache
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
< 
<  Demand Misses		       20248	         620	       19628	       18525	        1103	           0
<   Demand miss rate	      0.0762	      0.0033	      0.2556	      0.2633	      0.1716	      0.0000
< 
<  Multi-block refs                 0
<  Bytes From Memory	      323968
<  ( / Demand Fetches)	      1.2190
<  Bytes To Memory	       49792
<  ( / Demand Writes)	      7.7485
<  Total Bytes r/w Mem	      373760
<  ( / Demand Fetches)	      1.4063
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.u8b16a512 for -l1-usize 8k -l1-ubsize 16 -l1-uassoc 512 -l1-urepl l -l1-ufetch d -l1-uwalloc a -l1-uwback a -stat-idcombine -informat d
1,46d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-usize 8192
< -l1-ubsize 16
< -l1-usbsize 16
< -l1-uassoc 512
< -l1-urepl l
< -l1-ufetch d
< -l1-uwalloc a
< -l1-uwback a
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat d
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-ucache
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
< 
<  Demand Misses		       19452	         658	       18794	       17687	        1104	           3
<   Demand miss rate	      0.0732	      0.0035	      0.2447	      0.2513	      0.1718	      0.3750
< 
<  Multi-block refs                 0
<  Bytes From Memory	      311232
<  ( / Demand Fetches)	      1.1710
<  Bytes To Memory	       41520
<  ( / Demand Writes)	      6.4613
<  Total Bytes r/w Mem	      352752
<  ( / Demand Fetches)	      1.3273
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.u0b16a8 for -l1-usize 8m -l1-ubsize 16 -l1-uassoc 8 -l1-urepl l -l1-ufetch d -l1-uwalloc a -l1-uwback a -stat-idcombine -informat d
1,46d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-usize 8388608
< -l1-ubsize 16
< -l1-usbsize 16
< -l1-uassoc 8
< -l1-urepl l
< -l1-ufetch d
< -l1-uwalloc a
< -l1-uwback a
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat d
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-ucache
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
< 
<  Demand Misses		        1795	         562	        1233	         133	        1100	           0
<   Demand miss rate	      0.0068	      0.0030	      0.0161	      0.0019	      0.1712	      0.0000
< 
<  Multi-block refs                 0
<  Bytes From Memory	       28720
<  ( / Demand Fetches)	      0.1081
<  Bytes To Memory	       17664
<  ( / Demand Writes)	      2.7488
<  Total Bytes r/w Mem	       46384
<  ( / Demand Fetches)	      0.1745
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.u8b16a4c for -l1-usize 8k -l1-ubsize 16 -l1-uassoc 4 -l1-urepl l -l1-ufetch d -l1-uwalloc a -l1-uwback a -l1-uccc -stat-idcombine -informat d
1,53d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-usize 8192
< -l1-ubsize 16
< -l1-usbsize 16
< -l1-uassoc 4
< -l1-urepl l
< -l1-ufetch d
< -l1-uwalloc a
< -l1-uwback a
< -l1-uccc
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat d
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-ucache
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
< 
<  Demand Misses		       20248	         620	       19628	       18525	        1103	           0
<   Demand miss rate	      0.0762	      0.0033	      0.2556	      0.2633	      0.1716	      0.0000
<    Compulsory misses	        1795	         562	        1233	         133	        1100	           0
<    Capacity misses	       17539	           0	       17539	       17537	           2	           0
<    Conflict misses	         914	          58	         856	         855	           1	           0
<    Compulsory fraction	      0.0887	      0.9065	      0.0628	      0.0072	      0.9973	      0.0000
<    Capacity fraction	      0.8662	      0.0000	      0.8936	      0.9467	      0.0018	      0.0000
<    Conflict fraction	      0.0451	      0.0935	      0.0436	      0.0462	      0.0009	      0.0000
< 
<  Multi-block refs                 0
<  Bytes From Memory	      323968
<  ( / Demand Fetches)	      1.2190
<  Bytes To Memory	       49792
<  ( / Demand Writes)	      7.7485
<  Total Bytes r/w Mem	      373760
<  ( / Demand Fetches)	      1.4063
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.u8b16a4p for -l1-usize 8k -l1-ubsize 16 -l1-uassoc 4 -l1-urepl l -l1-ufetch d -l1-uwalloc a -l1-uwback a -informat p -stat-idcombine
1,46d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-usize 8192
< -l1-ubsize 16
< -l1-usbsize 16
< -l1-uassoc 4
< -l1-urepl l
< -l1-ufetch d
< -l1-uwalloc a
< -l1-uwback a
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat p
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-ucache
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
< 
<  Demand Misses		       20248	         620	       19628	       18525	        1103	           0
<   Demand miss rate	      0.0762	      0.0033	      0.2556	      0.2633	      0.1716	      0.0000
< 
<  Multi-block refs                 0
<  Bytes From Memory	      323968
<  ( / Demand Fetches)	      1.2190
<  Bytes To Memory	       49792
<  ( / Demand Writes)	      7.7485
<  Total Bytes r/w Mem	      373760
<  ( / Demand Fetches)	      1.4063
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.u8b16a512p for -l1-usize 8k -l1-ubsize 16 -l1-uassoc 512 -l1-urepl l -l1-ufetch d -l1-uwalloc a -l1-uwback a -informat p -stat-idcombine
1,46d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-usize 8192
< -l1-ubsize 16
< -l1-usbsize 16
< -l1-uassoc 512
< -l1-urepl l
< -l1-ufetch d
< -l1-uwalloc a
< -l1-uwback a
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat p
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-ucache
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
< 
<  Demand Misses		       19452	         658	       18794	       17687	        1104	           3
<   Demand miss rate	      0.0732	      0.0035	      0.2447	      0.2513	      0.1718	      0.3750
< 
<  Multi-block refs                 0
<  Bytes From Memory	      311232
<  ( / Demand Fetches)	      1.1710
<  Bytes To Memory	       41520
<  ( / Demand Writes)	      6.4613
<  Total Bytes r/w Mem	      352752
<  ( / Demand Fetches)	      1.3273
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.u0b16a8p for -l1-usize 8m -l1-ubsize 16 -l1-uassoc 8 -l1-urepl l -l1-ufetch d -l1-uwalloc a -l1-uwback a -informat p -stat-idcombine
1,46d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-usize 8388608
< -l1-ubsize 16
< -l1-usbsize 16
< -l1-uassoc 8
< -l1-urepl l
< -l1-ufetch d
< -l1-uwalloc a
< -l1-uwback a
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat p
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-ucache
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
< 
<  Demand Misses		        1795	         562	        1233	         133	        1100	           0
<   Demand miss rate	      0.0068	      0.0030	      0.0161	      0.0019	      0.1712	      0.0000
< 
<  Multi-block refs                 0
<  Bytes From Memory	       28720
<  ( / Demand Fetches)	      0.1081
<  Bytes To Memory	       17664
<  ( / Demand Writes)	      2.7488
<  Total Bytes r/w Mem	       46384
<  ( / Demand Fetches)	      0.1745
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.u8b16a4cp for -l1-usize 8k -l1-ubsize 16 -l1-uassoc 4 -l1-urepl l -l1-ufetch d -l1-uwalloc a -l1-uwback a -l1-uccc -informat p -stat-idcombine
1,53d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-usize 8192
< -l1-ubsize 16
< -l1-usbsize 16
< -l1-uassoc 4
< -l1-urepl l
< -l1-ufetch d
< -l1-uwalloc a
< -l1-uwback a
< -l1-uccc
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat p
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-ucache
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
< 
<  Demand Misses		       20248	         620	       19628	       18525	        1103	           0
<   Demand miss rate	      0.0762	      0.0033	      0.2556	      0.2633	      0.1716	      0.0000
<    Compulsory misses	        1795	         562	        1233	         133	        1100	           0
<    Capacity misses	       17539	           0	       17539	       17537	           2	           0
<    Conflict misses	         914	          58	         856	         855	           1	           0
<    Compulsory fraction	      0.0887	      0.9065	      0.0628	      0.0072	      0.9973	      0.0000
<    Capacity fraction	      0.8662	      0.0000	      0.8936	      0.9467	      0.0018	      0.0000
<    Conflict fraction	      0.0451	      0.0935	      0.0436	      0.0462	      0.0009	      0.0000
< 
<  Multi-block refs                 0
<  Bytes From Memory	      323968
<  ( / Demand Fetches)	      1.2190
<  Bytes To Memory	       49792
<  ( / Demand Writes)	      7.7485
<  Total Bytes r/w Mem	      373760
<  ( / Demand Fetches)	      1.4063
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.u8b16a4D for -l1-usize 8k -l1-ubsize 16 -l1-uassoc 4 -l1-urepl l -l1-ufetch d -l1-uwalloc a -l1-uwback a -informat D -stat-idcombine
1,46d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-usize 8192
< -l1-ubsize 16
< -l1-usbsize 16
< -l1-uassoc 4
< -l1-urepl l
< -l1-ufetch d
< -l1-uwalloc a
< -l1-uwback a
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat D
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-ucache
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
< 
<  Demand Misses		       20248	         620	       19628	       18525	        1103	           0
<   Demand miss rate	      0.0762	      0.0033	      0.2556	      0.2633	      0.1716	      0.0000
< 
<  Multi-block refs                 0
<  Bytes From Memory	      323968
<  ( / Demand Fetches)	      1.2190
<  Bytes To Memory	       49792
<  ( / Demand Writes)	      7.7485
<  Total Bytes r/w Mem	      373760
<  ( / Demand Fetches)	      1.4063
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.u8b16a512D for -l1-usize 8k -l1-ubsize 16 -l1-uassoc 512 -l1-urepl l -l1-ufetch d -l1-uwalloc a -l1-uwback a -informat D -stat-idcombine
1,46d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-usize 8192
< -l1-ubsize 16
< -l1-usbsize 16
< -l1-uassoc 512
< -l1-urepl l
< -l1-ufetch d
< -l1-uwalloc a
< -l1-uwback a
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat D
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-ucache
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
< 
<  Demand Misses		       19452	         658	       18794	       17687	        1104	           3
<   Demand miss rate	      0.0732	      0.0035	      0.2447	      0.2513	      0.1718	      0.3750
< 
<  Multi-block refs                 0
<  Bytes From Memory	      311232
<  ( / Demand Fetches)	      1.1710
<  Bytes To Memory	       41520
<  ( / Demand Writes)	      6.4613
<  Total Bytes r/w Mem	      352752
<  ( / Demand Fetches)	      1.3273
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.u0b16a8D for -l1-usize 8m -l1-ubsize 16 -l1-uassoc 8 -l1-urepl l -l1-ufetch d -l1-uwalloc a -l1-uwback a -informat D -stat-idcombine
1,46d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-usize 8388608
< -l1-ubsize 16
< -l1-usbsize 16
< -l1-uassoc 8
< -l1-urepl l
< -l1-ufetch d
< -l1-uwalloc a
< -l1-uwback a
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat D
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-ucache
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
< 
<  Demand Misses		        1795	         562	        1233	         133	        1100	           0
<   Demand miss rate	      0.0068	      0.0030	      0.0161	      0.0019	      0.1712	      0.0000
< 
<  Multi-block refs                 0
<  Bytes From Memory	       28720
<  ( / Demand Fetches)	      0.1081
<  Bytes To Memory	       17664
<  ( / Demand Writes)	      2.7488
<  Total Bytes r/w Mem	       46384
<  ( / Demand Fetches)	      0.1745
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.u8b16a4cD for -l1-usize 8k -l1-ubsize 16 -l1-uassoc 4 -l1-urepl l -l1-ufetch d -l1-uwalloc a -l1-uwback a -l1-uccc -informat D -stat-idcombine
1,53d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-usize 8192
< -l1-ubsize 16
< -l1-usbsize 16
< -l1-uassoc 4
< -l1-urepl l
< -l1-ufetch d
< -l1-uwalloc a
< -l1-uwback a
< -l1-uccc
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat D
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-ucache
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
< 
<  Demand Misses		       20248	         620	       19628	       18525	        1103	           0
<   Demand miss rate	      0.0762	      0.0033	      0.2556	      0.2633	      0.1716	      0.0000
<    Compulsory misses	        1795	         562	        1233	         133	        1100	           0
<    Capacity misses	       17539	           0	       17539	       17537	           2	           0
<    Conflict misses	         914	          58	         856	         855	           1	           0
<    Compulsory fraction	      0.0887	      0.9065	      0.0628	      0.0072	      0.9973	      0.0000
<    Capacity fraction	      0.8662	      0.0000	      0.8936	      0.9467	      0.0018	      0.0000
<    Conflict fraction	      0.0451	      0.0935	      0.0436	      0.0462	      0.0009	      0.0000
< 
<  Multi-block refs                 0
<  Bytes From Memory	      323968
<  ( / Demand Fetches)	      1.2190
<  Bytes To Memory	       49792
<  ( / Demand Writes)	      7.7485
<  Total Bytes r/w Mem	      373760
<  ( / Demand Fetches)	      1.4063
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.u8b16a4b for -l1-usize 8k -l1-ubsize 16 -l1-uassoc 4 -l1-urepl l -l1-ufetch d -l1-uwalloc a -l1-uwback a -informat b -stat-idcombine
1,46d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-usize 8192
< -l1-ubsize 16
< -l1-usbsize 16
< -l1-uassoc 4
< -l1-urepl l
< -l1-ufetch d
< -l1-uwalloc a
< -l1-uwback a
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat b
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-ucache
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
< 
<  Demand Misses		       20248	         620	       19628	       18525	        1103	           0
<   Demand miss rate	      0.0762	      0.0033	      0.2556	      0.2633	      0.1716	      0.0000
< 
<  Multi-block refs                 0
<  Bytes From Memory	      323968
<  ( / Demand Fetches)	      1.2190
<  Bytes To Memory	       49792
<  ( / Demand Writes)	      7.7485
<  Total Bytes r/w Mem	      373760
<  ( / Demand Fetches)	      1.4063
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.u8b16a512b for -l1-usize 8k -l1-ubsize 16 -l1-uassoc 512 -l1-urepl l -l1-ufetch d -l1-uwalloc a -l1-uwback a -informat b -stat-idcombine
1,46d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-usize 8192
< -l1-ubsize 16
< -l1-usbsize 16
< -l1-uassoc 512
< -l1-urepl l
< -l1-ufetch d
< -l1-uwalloc a
< -l1-uwback a
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat b
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-ucache
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
< 
<  Demand Misses		       19452	         658	       18794	       17687	        1104	           3
<   Demand miss rate	      0.0732	      0.0035	      0.2447	      0.2513	      0.1718	      0.3750
< 
<  Multi-block refs                 0
<  Bytes From Memory	      311232
<  ( / Demand Fetches)	      1.1710
<  Bytes To Memory	       41520
<  ( / Demand Writes)	      6.4613
<  Total Bytes r/w Mem	      352752
<  ( / Demand Fetches)	      1.3273
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.u0b16a8b for -l1-usize 8m -l1-ubsize 16 -l1-uassoc 8 -l1-urepl l -l1-ufetch d -l1-uwalloc a -l1-uwback a -informat b -stat-idcombine
1,46d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-usize 8388608
< -l1-ubsize 16
< -l1-usbsize 16
< -l1-uassoc 8
< -l1-urepl l
< -l1-ufetch d
< -l1-uwalloc a
< -l1-uwback a
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat b
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-ucache
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
< 
<  Demand Misses		        1795	         562	        1233	         133	        1100	           0
<   Demand miss rate	      0.0068	      0.0030	      0.0161	      0.0019	      0.1712	      0.0000
< 
<  Multi-block refs                 0
<  Bytes From Memory	       28720
<  ( / Demand Fetches)	      0.1081
<  Bytes To Memory	       17664
<  ( / Demand Writes)	      2.7488
<  Total Bytes r/w Mem	       46384
<  ( / Demand Fetches)	      0.1745
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.u8b16a4cb for -l1-usize 8k -l1-ubsize 16 -l1-uassoc 4 -l1-urepl l -l1-ufetch d -l1-uwalloc a -l1-uwback a -l1-uccc -informat b -stat-idcombine
1,53d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-usize 8192
< -l1-ubsize 16
< -l1-usbsize 16
< -l1-uassoc 4
< -l1-urepl l
< -l1-ufetch d
< -l1-uwalloc a
< -l1-uwback a
< -l1-uccc
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat b
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-ucache
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
< 
<  Demand Misses		       20248	         620	       19628	       18525	        1103	           0
<   Demand miss rate	      0.0762	      0.0033	      0.2556	      0.2633	      0.1716	      0.0000
<    Compulsory misses	        1795	         562	        1233	         133	        1100	           0
<    Capacity misses	       17539	           0	       17539	       17537	           2	           0
<    Conflict misses	         914	          58	         856	         855	           1	           0
<    Compulsory fraction	      0.0887	      0.9065	      0.0628	      0.0072	      0.9973	      0.0000
<    Capacity fraction	      0.8662	      0.0000	      0.8936	      0.9467	      0.0018	      0.0000
<    Conflict fraction	      0.0451	      0.0935	      0.0436	      0.0462	      0.0009	      0.0000
< 
<  Multi-block refs                 0
<  Bytes From Memory	      323968
<  ( / Demand Fetches)	      1.2190
<  Bytes To Memory	       49792
<  ( / Demand Writes)	      7.7485
<  Total Bytes r/w Mem	      373760
<  ( / Demand Fetches)	      1.4063
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.64.good.u8b16a4P for -l1-usize 8k -l1-ubsize 16 -l1-uassoc 4 -l1-urepl l -l1-ufetch d -l1-uwalloc a -l1-uwback a -informat P -stat-idcombine
1,46d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-usize 8192
< -l1-ubsize 16
< -l1-usbsize 16
< -l1-uassoc 4
< -l1-urepl l
< -l1-ufetch d
< -l1-uwalloc a
< -l1-uwback a
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat P
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-ucache
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      266310	      189397	       76913	       70449	        6456	           8
<   Fraction of total	      1.0000	      0.7112	      0.2888	      0.2645	      0.0242	      0.0000
< 
<  Demand Misses		       21308	         648	       20660	       18531	        2126	           3
<   Demand miss rate	      0.0800	      0.0034	      0.2686	      0.2630	      0.3293	      0.3750
< 
<  Multi-block refs                 0
<  Bytes From Memory	      340928
<  ( / Demand Fetches)	      1.2802
<  Bytes To Memory	       57936
<  ( / Demand Writes)	      8.9740
<  Total Bytes r/w Mem	      398864
<  ( / Demand Fetches)	      1.4977
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.64.good.u8b16a512P for -l1-usize 8k -l1-ubsize 16 -l1-uassoc 512 -l1-urepl l -l1-ufetch d -l1-uwalloc a -l1-uwback a -informat P -stat-idcombine
1,46d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-usize 8192
< -l1-ubsize 16
< -l1-usbsize 16
< -l1-uassoc 512
< -l1-urepl l
< -l1-ufetch d
< -l1-uwalloc a
< -l1-uwback a
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat P
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-ucache
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      266310	      189397	       76913	       70449	        6456	           8
<   Fraction of total	      1.0000	      0.7112	      0.2888	      0.2645	      0.0242	      0.0000
< 
<  Demand Misses		       20558	         685	       19873	       17741	        2128	           4
<   Demand miss rate	      0.0772	      0.0036	      0.2584	      0.2518	      0.3296	      0.5000
< 
<  Multi-block refs                 0
<  Bytes From Memory	      328928
<  ( / Demand Fetches)	      1.2351
<  Bytes To Memory	       50048
<  ( / Demand Writes)	      7.7522
<  Total Bytes r/w Mem	      378976
<  ( / Demand Fetches)	      1.4231
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.64.good.u0b16a8P for -l1-usize 8m -l1-ubsize 16 -l1-uassoc 8 -l1-urepl l -l1-ufetch d -l1-uwalloc a -l1-uwback a -informat P -stat-idcombine
1,46d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-usize 8388608
< -l1-ubsize 16
< -l1-usbsize 16
< -l1-uassoc 8
< -l1-urepl l
< -l1-ufetch d
< -l1-uwalloc a
< -l1-uwback a
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat P
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-ucache
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      266310	      189397	       76913	       70449	        6456	           8
<   Fraction of total	      1.0000	      0.7112	      0.2888	      0.2645	      0.0242	      0.0000
< 
<  Demand Misses		        2341	         589	        1752	         137	        1612	           3
<   Demand miss rate	      0.0088	      0.0031	      0.0228	      0.0019	      0.2497	      0.3750
< 
<  Multi-block refs                 0
<  Bytes From Memory	       37456
<  ( / Demand Fetches)	      0.1406
<  Bytes To Memory	       25840
<  ( / Demand Writes)	      4.0025
<  Total Bytes r/w Mem	       63296
<  ( / Demand Fetches)	      0.2377
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.64.good.u8b16a4cP for -l1-usize 8k -l1-ubsize 16 -l1-uassoc 4 -l1-urepl l -l1-ufetch d -l1-uwalloc a -l1-uwback a -l1-uccc -informat P -stat-idcombine
1,53d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-usize 8192
< -l1-ubsize 16
< -l1-usbsize 16
< -l1-uassoc 4
< -l1-urepl l
< -l1-ufetch d
< -l1-uwalloc a
< -l1-uwback a
< -l1-uccc
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat P
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-ucache
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      266310	      189397	       76913	       70449	        6456	           8
<   Fraction of total	      1.0000	      0.7112	      0.2888	      0.2645	      0.0242	      0.0000
< 
<  Demand Misses		       21308	         648	       20660	       18531	        2126	           3
<   Demand miss rate	      0.0800	      0.0034	      0.2686	      0.2630	      0.3293	      0.3750
<    Compulsory misses	        2341	         589	        1752	         137	        1612	           3
<    Capacity misses	       18100	           0	       18100	       17587	         513	           0
<    Conflict misses	         867	          59	         808	         807	           1	           0
<    Compulsory fraction	      0.1099	      0.9090	      0.0848	      0.0074	      0.7582	      1.0000
<    Capacity fraction	      0.8494	      0.0000	      0.8761	      0.9491	      0.2413	      0.0000
<    Conflict fraction	      0.0407	      0.0910	      0.0391	      0.0435	      0.0005	      0.0000
< 
<  Multi-block refs                 0
<  Bytes From Memory	      340928
<  ( / Demand Fetches)	      1.2802
<  Bytes To Memory	       57936
<  ( / Demand Writes)	      8.9740
<  Total Bytes r/w Mem	      398864
<  ( / Demand Fetches)	      1.4977
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.u256b8a4fap2 for -l1-usize 256k -l1-ubsize 8 -l1-uassoc 4 -l1-urepl l -l1-ufetch a -l1-uwalloc a -l1-uwback a -l1-upfdist 2 -stat-idcombine -informat d
1,55d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-usize 262144
< -l1-ubsize 8
< -l1-usbsize 8
< -l1-uassoc 4
< -l1-urepl l
< -l1-ufetch a
< -l1-upfdist 2
< -l1-uwalloc a
< -l1-uwback a
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat d
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-ucache
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
<  Prefetch Fetches	      259341	      188971	       70370	       70370	           0	           0
<   Fraction		      1.0000	      0.7287	      0.2713	      0.2713	      0.0000	      0.0000
<  Total Fetches		      525116	      377942	      147174	      140740	        6426	           8
<   Fraction		      1.0000	      0.7197	      0.2803	      0.2680	      0.0122	      0.0000
< 
<  Demand Misses		        5345	         227	        5118	        2948	        2170	           0
<   Demand miss rate	      0.0201	      0.0012	      0.0666	      0.0419	      0.3377	      0.0000
<  Prefetch Misses	        9026	        1027	        7999	        7999	           0	           0
<   PF miss rate		      0.0348	      0.0054	      0.1137	      0.1137	      0.0000	      0.0000
<  Total Misses		       14371	        1254	       13117	       10947	        2170	           0
<   Total miss rate	      0.0274	      0.0033	      0.0891	      0.0778	      0.3377	      0.0000
< 
<  Multi-block refs                 0
<  Bytes From Memory	      114968
<  ( / Demand Fetches)	      0.4326
<  Bytes To Memory	       41544
<  ( / Demand Writes)	      6.4650
<  Total Bytes r/w Mem	      156512
<  ( / Demand Fetches)	      0.5889
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.u256b8a4fmp2 for -l1-usize 256k -l1-ubsize 8 -l1-uassoc 4 -l1-urepl l -l1-ufetch m -l1-uwalloc a -l1-uwback a -l1-upfdist 2 -stat-idcombine -informat d
1,55d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-usize 262144
< -l1-ubsize 8
< -l1-usbsize 8
< -l1-uassoc 4
< -l1-urepl l
< -l1-ufetch m
< -l1-upfdist 2
< -l1-uwalloc a
< -l1-uwback a
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat d
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-ucache
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
<  Prefetch Fetches	        6052	         584	        5468	        5468	           0	           0
<   Fraction		      1.0000	      0.0965	      0.9035	      0.9035	      0.0000	      0.0000
<  Total Fetches		      271827	      189555	       82272	       75838	        6426	           8
<   Fraction		      1.0000	      0.6973	      0.3027	      0.2790	      0.0236	      0.0000
< 
<  Demand Misses		        8233	         584	        7649	        5468	        2181	           0
<   Demand miss rate	      0.0310	      0.0031	      0.0996	      0.0777	      0.3394	      0.0000
<  Prefetch Misses	        5559	         570	        4989	        4989	           0	           0
<   PF miss rate		      0.9185	      0.9760	      0.9124	      0.9124	      0.0000	      0.0000
<  Total Misses		       13792	        1154	       12638	       10457	        2181	           0
<   Total miss rate	      0.0507	      0.0061	      0.1536	      0.1379	      0.3394	      0.0000
< 
<  Multi-block refs                 0
<  Bytes From Memory	      110336
<  ( / Demand Fetches)	      0.4151
<  Bytes To Memory	       41400
<  ( / Demand Writes)	      6.4426
<  Total Bytes r/w Mem	      151736
<  ( / Demand Fetches)	      0.5709
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.u256b8a4ftp2 for -l1-usize 256k -l1-ubsize 8 -l1-uassoc 4 -l1-urepl l -l1-ufetch t -l1-uwalloc a -l1-uwback a -l1-upfdist 2 -stat-idcombine -informat d
1,55d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-usize 262144
< -l1-ubsize 8
< -l1-usbsize 8
< -l1-uassoc 4
< -l1-urepl l
< -l1-ufetch t
< -l1-upfdist 2
< -l1-uwalloc a
< -l1-uwback a
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat d
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-ucache
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
<  Prefetch Fetches	       11327	        1050	       10277	       10277	           0	           0
<   Fraction		      1.0000	      0.0927	      0.9073	      0.9073	      0.0000	      0.0000
<  Total Fetches		      277102	      190021	       87081	       80647	        6426	           8
<   Fraction		      1.0000	      0.6857	      0.3143	      0.2910	      0.0232	      0.0000
< 
<  Demand Misses		        5392	         227	        5165	        2984	        2181	           0
<   Demand miss rate	      0.0203	      0.0012	      0.0672	      0.0424	      0.3394	      0.0000
<  Prefetch Misses	        8733	        1027	        7706	        7706	           0	           0
<   PF miss rate		      0.7710	      0.9781	      0.7498	      0.7498	      0.0000	      0.0000
<  Total Misses		       14125	        1254	       12871	       10690	        2181	           0
<   Total miss rate	      0.0510	      0.0066	      0.1478	      0.1326	      0.3394	      0.0000
< 
<  Multi-block refs                 0
<  Bytes From Memory	      113000
<  ( / Demand Fetches)	      0.4252
<  Bytes To Memory	       41544
<  ( / Demand Writes)	      6.4650
<  Total Bytes r/w Mem	      154544
<  ( / Demand Fetches)	      0.5815
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.u256b8S4a4flp1 for -l1-usize 256k -l1-ubsize 8 -l1-usbsize 4 -l1-uassoc 4 -l1-urepl l -l1-ufetch l -l1-uwalloc a -l1-uwback a -l1-upfdist 2 -stat-idcombine -informat d
1,62d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-usize 262144
< -l1-ubsize 8
< -l1-usbsize 4
< -l1-uassoc 4
< -l1-urepl l
< -l1-ufetch l
< -l1-upfdist 2
< -l1-uwalloc a
< -l1-uwback a
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat d
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-ucache
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
<  Prefetch Fetches	           0	           0	           0	           0	           0	           0
<   Fraction		      0.0000	      0.0000	      0.0000	      0.0000	      0.0000	      0.0000
<  Total Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction		      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
< 
<  Demand Misses		       14430	        2014	       12416	       10227	        2189	           0
<   Demand miss rate	      0.0543	      0.0107	      0.1617	      0.1453	      0.3406	      0.0000
<  Prefetch Misses	           0	           0	           0	           0	           0	           0
<   PF miss rate		      0.0000	      0.0000	      0.0000	      0.0000	      0.0000	      0.0000
<  Total Misses		       14430	        2014	       12416	       10227	        2189	           0
<   Total miss rate	      0.0543	      0.0107	      0.1617	      0.1453	      0.3406	      0.0000
< 
<  Demand Block Misses	       13443	        1050	       12393	       10211	        2182	           0
<   DB miss rate		      0.0506	      0.0056	      0.1614	      0.1451	      0.3396	      0.0000
<  Prefetch Block Misses	           0	           0	           0	           0	           0	           0
<   PFB miss rate		      0.0000	      0.0000	      0.0000	      0.0000	      0.0000	      0.0000
<  Total Block Misses	       13443	        1050	       12393	       10211	        2182	           0
<   Tot blk miss rate	      0.0506	      0.0056	      0.1614	      0.1451	      0.3396	      0.0000
< 
<  Multi-block refs                 0
<  Bytes From Memory	       48964
<  ( / Demand Fetches)	      0.1842
<  Bytes To Memory	       20716
<  ( / Demand Writes)	      3.2238
<  Total Bytes r/w Mem	       69680
<  ( / Demand Fetches)	      0.2622
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.u256b8S4a4fsp2 for -l1-usize 256k -l1-ubsize 8 -l1-usbsize 4 -l1-uassoc 4 -l1-urepl l -l1-ufetch s -l1-uwalloc a -l1-uwback a -l1-upfdist 2 -stat-idcombine -informat d
1,62d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-usize 262144
< -l1-ubsize 8
< -l1-usbsize 4
< -l1-uassoc 4
< -l1-urepl l
< -l1-ufetch s
< -l1-upfdist 2
< -l1-uwalloc a
< -l1-uwback a
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat d
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-ucache
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
<  Prefetch Fetches	      259341	      188971	       70370	       70370	           0	           0
<   Fraction		      1.0000	      0.7287	      0.2713	      0.2713	      0.0000	      0.0000
<  Total Fetches		      525116	      377942	      147174	      140740	        6426	           8
<   Fraction		      1.0000	      0.7197	      0.2803	      0.2680	      0.0122	      0.0000
< 
<  Demand Misses		       14430	        2014	       12416	       10227	        2189	           0
<   Demand miss rate	      0.0543	      0.0107	      0.1617	      0.1453	      0.3406	      0.0000
<  Prefetch Misses	           0	           0	           0	           0	           0	           0
<   PF miss rate		      0.0000	      0.0000	      0.0000	      0.0000	      0.0000	      0.0000
<  Total Misses		       14430	        2014	       12416	       10227	        2189	           0
<   Total miss rate	      0.0275	      0.0053	      0.0844	      0.0727	      0.3406	      0.0000
< 
<  Demand Block Misses	       13443	        1050	       12393	       10211	        2182	           0
<   DB miss rate		      0.0506	      0.0056	      0.1614	      0.1451	      0.3396	      0.0000
<  Prefetch Block Misses	           0	           0	           0	           0	           0	           0
<   PFB miss rate		      0.0000	      0.0000	      0.0000	      0.0000	      0.0000	      0.0000
<  Total Block Misses	       13443	        1050	       12393	       10211	        2182	           0
<   Tot blk miss rate	      0.0256	      0.0028	      0.0842	      0.0726	      0.3396	      0.0000
< 
<  Multi-block refs                 0
<  Bytes From Memory	       48964
<  ( / Demand Fetches)	      0.1842
<  Bytes To Memory	       20716
<  ( / Demand Writes)	      3.2238
<  Total Bytes r/w Mem	       69680
<  ( / Demand Fetches)	      0.2622
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.u8b16a4ww for -l1-usize 8k -l1-ubsize 16 -l1-uassoc 4 -l1-urepl l -l1-ufetch d -l1-uwalloc a -l1-uwback n -stat-idcombine -informat d
1,46d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-usize 8192
< -l1-ubsize 16
< -l1-usbsize 16
< -l1-uassoc 4
< -l1-urepl l
< -l1-ufetch d
< -l1-uwalloc a
< -l1-uwback n
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat d
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-ucache
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
< 
<  Demand Misses		       20248	         620	       19628	       18525	        1103	           0
<   Demand miss rate	      0.0762	      0.0033	      0.2556	      0.2633	      0.1716	      0.0000
< 
<  Multi-block refs                 0
<  Bytes From Memory	      323968
<  ( / Demand Fetches)	      1.2190
<  Bytes To Memory	       25704
<  ( / Demand Writes)	      4.0000
<  Total Bytes r/w Mem	      349672
<  ( / Demand Fetches)	      1.3157
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.u8b16a4An for -l1-usize 8k -l1-ubsize 16 -l1-uassoc 4 -l1-urepl l -l1-ufetch d -l1-uwalloc n -l1-uwback a -stat-idcombine -informat d
1,46d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-usize 8192
< -l1-ubsize 16
< -l1-usbsize 16
< -l1-uassoc 4
< -l1-urepl l
< -l1-ufetch d
< -l1-uwalloc n
< -l1-uwback a
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat d
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-ucache
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
< 
<  Demand Misses		       22445	         620	       21825	       18593	        3232	           0
<   Demand miss rate	      0.0845	      0.0033	      0.2842	      0.2642	      0.5030	      0.0000
< 
<  Multi-block refs                 0
<  Bytes From Memory	      307408
<  ( / Demand Fetches)	      1.1566
<  Bytes To Memory	       45760
<  ( / Demand Writes)	      7.1211
<  Total Bytes r/w Mem	      353168
<  ( / Demand Fetches)	      1.3288
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.u8b16a4wwAn for -l1-usize 8k -l1-ubsize 16 -l1-uassoc 4 -l1-urepl l -l1-ufetch d -l1-uwalloc n -l1-uwback n -stat-idcombine -informat d
1,46d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-usize 8192
< -l1-ubsize 16
< -l1-usbsize 16
< -l1-uassoc 4
< -l1-urepl l
< -l1-ufetch d
< -l1-uwalloc n
< -l1-uwback n
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat d
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-ucache
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
< 
<  Demand Misses		       22445	         620	       21825	       18593	        3232	           0
<   Demand miss rate	      0.0845	      0.0033	      0.2842	      0.2642	      0.5030	      0.0000
< 
<  Multi-block refs                 0
<  Bytes From Memory	      307408
<  ( / Demand Fetches)	      1.1566
<  Bytes To Memory	       25704
<  ( / Demand Writes)	      4.0000
<  Total Bytes r/w Mem	      333112
<  ( / Demand Fetches)	      1.2534
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.u8b16a4wwAnc for -l1-usize 8k -l1-ubsize 16 -l1-uassoc 4 -l1-urepl l -l1-ufetch d -l1-uwalloc n -l1-uwback n -l1-uccc -stat-idcombine -informat d
1,53d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-usize 8192
< -l1-ubsize 16
< -l1-usbsize 16
< -l1-uassoc 4
< -l1-urepl l
< -l1-ufetch d
< -l1-uwalloc n
< -l1-uwback n
< -l1-uccc
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat d
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-ucache
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
< 
<  Demand Misses		       22445	         620	       21825	       18593	        3232	           0
<   Demand miss rate	      0.0845	      0.0033	      0.2842	      0.2642	      0.5030	      0.0000
<    Compulsory misses	        1795	         562	        1233	         133	        1100	           0
<    Capacity misses	       19800	           0	       19800	       17669	        2131	           0
<    Conflict misses	         850	          58	         792	         791	           1	           0
<    Compulsory fraction	      0.0800	      0.9065	      0.0565	      0.0072	      0.3403	      0.0000
<    Capacity fraction	      0.8822	      0.0000	      0.9072	      0.9503	      0.6593	      0.0000
<    Conflict fraction	      0.0379	      0.0935	      0.0363	      0.0425	      0.0003	      0.0000
< 
<  Multi-block refs                 0
<  Bytes From Memory	      307408
<  ( / Demand Fetches)	      1.1566
<  Bytes To Memory	       25704
<  ( / Demand Writes)	      4.0000
<  Total Bytes r/w Mem	      333112
<  ( / Demand Fetches)	      1.2534
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.u8b16a4rr for -l1-usize 8k -l1-ubsize 16 -l1-uassoc 4 -l1-urepl r -l1-ufetch d -l1-uwalloc a -l1-uwback a -stat-idcombine -informat d
1,46d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-usize 8192
< -l1-ubsize 16
< -l1-usbsize 16
< -l1-uassoc 4
< -l1-urepl r
< -l1-ufetch d
< -l1-uwalloc a
< -l1-uwback a
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat d
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-ucache
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
< 
<  Demand Misses		       25237	         728	       24509	       23229	        1280	           0
<   Demand miss rate	      0.0950	      0.0039	      0.3191	      0.3301	      0.1992	      0.0000
< 
<  Multi-block refs                 0
<  Bytes From Memory	      403792
<  ( / Demand Fetches)	      1.5193
<  Bytes To Memory	       53984
<  ( / Demand Writes)	      8.4009
<  Total Bytes r/w Mem	      457776
<  ( / Demand Fetches)	      1.7224
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.u8b16a512rr for -l1-usize 8k -l1-ubsize 16 -l1-uassoc 512 -l1-urepl r -l1-ufetch d -l1-uwalloc a -l1-uwback a -stat-idcombine -informat d
1,46d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-usize 8192
< -l1-ubsize 16
< -l1-usbsize 16
< -l1-uassoc 512
< -l1-urepl r
< -l1-ufetch d
< -l1-uwalloc a
< -l1-uwback a
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat d
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-ucache
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
< 
<  Demand Misses		        8890	         998	        7892	        6767	        1122	           3
<   Demand miss rate	      0.0334	      0.0053	      0.1028	      0.0962	      0.1746	      0.3750
< 
<  Multi-block refs                 0
<  Bytes From Memory	      142240
<  ( / Demand Fetches)	      0.5352
<  Bytes To Memory	       40912
<  ( / Demand Writes)	      6.3666
<  Total Bytes r/w Mem	      183152
<  ( / Demand Fetches)	      0.6891
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.u0b16a8rr for -l1-usize 8m -l1-ubsize 16 -l1-uassoc 8 -l1-urepl r -l1-ufetch d -l1-uwalloc a -l1-uwback a -stat-idcombine -informat d
1,46d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-usize 8388608
< -l1-ubsize 16
< -l1-usbsize 16
< -l1-uassoc 8
< -l1-urepl r
< -l1-ufetch d
< -l1-uwalloc a
< -l1-uwback a
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat d
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-ucache
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
< 
<  Demand Misses		        1795	         562	        1233	         133	        1100	           0
<   Demand miss rate	      0.0068	      0.0030	      0.0161	      0.0019	      0.1712	      0.0000
< 
<  Multi-block refs                 0
<  Bytes From Memory	       28720
<  ( / Demand Fetches)	      0.1081
<  Bytes To Memory	       17664
<  ( / Demand Writes)	      2.7488
<  Total Bytes r/w Mem	       46384
<  ( / Demand Fetches)	      0.1745
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.u8b16a4rrc for -l1-usize 8k -l1-ubsize 16 -l1-uassoc 4 -l1-urepl r -l1-ufetch d -l1-uwalloc a -l1-uwback a -l1-uccc -stat-idcombine -informat d
1,53d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-usize 8192
< -l1-ubsize 16
< -l1-usbsize 16
< -l1-uassoc 4
< -l1-urepl r
< -l1-ufetch d
< -l1-uwalloc a
< -l1-uwback a
< -l1-uccc
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat d
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-ucache
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
< 
<  Demand Misses		       25210	         734	       24476	       23197	        1279	           0
<   Demand miss rate	      0.0949	      0.0039	      0.3187	      0.3296	      0.1990	      0.0000
<    Compulsory misses	        1795	         562	        1233	         133	        1100	           0
<    Capacity misses	        6242	           3	        6239	        6238	           1	           0
<    Conflict misses	       17173	         169	       17004	       16826	         178	           0
<    Compulsory fraction	      0.0712	      0.7657	      0.0504	      0.0057	      0.8600	      0.0000
<    Capacity fraction	      0.2476	      0.0041	      0.2549	      0.2689	      0.0008	      0.0000
<    Conflict fraction	      0.6812	      0.2302	      0.6947	      0.7254	      0.1392	      0.0000
< 
<  Multi-block refs                 0
<  Bytes From Memory	      403360
<  ( / Demand Fetches)	      1.5177
<  Bytes To Memory	       54272
<  ( / Demand Writes)	      8.4457
<  Total Bytes r/w Mem	      457632
<  ( / Demand Fetches)	      1.7219
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.u8b16a4rf for -l1-usize 8k -l1-ubsize 16 -l1-uassoc 4 -l1-urepl f -l1-ufetch d -l1-uwalloc a -l1-uwback a -stat-idcombine -informat d
1,46d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-usize 8192
< -l1-ubsize 16
< -l1-usbsize 16
< -l1-uassoc 4
< -l1-urepl f
< -l1-ufetch d
< -l1-uwalloc a
< -l1-uwback a
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat d
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-ucache
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
< 
<  Demand Misses		       24235	         729	       23506	       22400	        1106	           0
<   Demand miss rate	      0.0912	      0.0039	      0.3061	      0.3183	      0.1721	      0.0000
< 
<  Multi-block refs                 0
<  Bytes From Memory	      387760
<  ( / Demand Fetches)	      1.4590
<  Bytes To Memory	       53936
<  ( / Demand Writes)	      8.3934
<  Total Bytes r/w Mem	      441696
<  ( / Demand Fetches)	      1.6619
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.u8b16a512rf for -l1-usize 8k -l1-ubsize 16 -l1-uassoc 512 -l1-urepl f -l1-ufetch d -l1-uwalloc a -l1-uwback a -stat-idcombine -informat d
1,46d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-usize 8192
< -l1-ubsize 16
< -l1-usbsize 16
< -l1-uassoc 512
< -l1-urepl f
< -l1-ufetch d
< -l1-uwalloc a
< -l1-uwback a
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat d
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-ucache
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
< 
<  Demand Misses		       11562	        1052	       10510	        9402	        1105	           3
<   Demand miss rate	      0.0435	      0.0056	      0.1368	      0.1336	      0.1720	      0.3750
< 
<  Multi-block refs                 0
<  Bytes From Memory	      184992
<  ( / Demand Fetches)	      0.6960
<  Bytes To Memory	       41088
<  ( / Demand Writes)	      6.3940
<  Total Bytes r/w Mem	      226080
<  ( / Demand Fetches)	      0.8506
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.u0b16a8rf for -l1-usize 8m -l1-ubsize 16 -l1-uassoc 8 -l1-urepl f -l1-ufetch d -l1-uwalloc a -l1-uwback a -stat-idcombine -informat d
1,46d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-usize 8388608
< -l1-ubsize 16
< -l1-usbsize 16
< -l1-uassoc 8
< -l1-urepl f
< -l1-ufetch d
< -l1-uwalloc a
< -l1-uwback a
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat d
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-ucache
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
< 
<  Demand Misses		        1795	         562	        1233	         133	        1100	           0
<   Demand miss rate	      0.0068	      0.0030	      0.0161	      0.0019	      0.1712	      0.0000
< 
<  Multi-block refs                 0
<  Bytes From Memory	       28720
<  ( / Demand Fetches)	      0.1081
<  Bytes To Memory	       17664
<  ( / Demand Writes)	      2.7488
<  Total Bytes r/w Mem	       46384
<  ( / Demand Fetches)	      0.1745
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.u8b16a4rfc for -l1-usize 8k -l1-ubsize 16 -l1-uassoc 4 -l1-urepl f -l1-ufetch d -l1-uwalloc a -l1-uwback a -l1-uccc -stat-idcombine -informat d
1,53d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-usize 8192
< -l1-ubsize 16
< -l1-usbsize 16
< -l1-uassoc 4
< -l1-urepl f
< -l1-ufetch d
< -l1-uwalloc a
< -l1-uwback a
< -l1-uccc
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat d
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-ucache
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
< 
<  Demand Misses		       24235	         729	       23506	       22400	        1106	           0
<   Demand miss rate	      0.0912	      0.0039	      0.3061	      0.3183	      0.1721	      0.0000
<    Compulsory misses	        1795	         562	        1233	         133	        1100	           0
<    Capacity misses	        9222	           4	        9218	        9215	           3	           0
<    Conflict misses	       13218	         163	       13055	       13052	           3	           0
<    Compulsory fraction	      0.0741	      0.7709	      0.0525	      0.0059	      0.9946	      0.0000
<    Capacity fraction	      0.3805	      0.0055	      0.3922	      0.4114	      0.0027	      0.0000
<    Conflict fraction	      0.5454	      0.2236	      0.5554	      0.5827	      0.0027	      0.0000
< 
<  Multi-block refs                 0
<  Bytes From Memory	      387760
<  ( / Demand Fetches)	      1.4590
<  Bytes To Memory	       53936
<  ( / Demand Writes)	      8.3934
<  Total Bytes r/w Mem	      441696
<  ( / Demand Fetches)	      1.6619
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.i8d8b64S16ft for -l1-isize 8k -l1-dsize 8k -l1-ibsize 64 -l1-dbsize 64 -l1-isbsize 16 -l1-dsbsize 16 -l1-iassoc 1 -l1-dassoc 1 -l1-irepl l -l1-drepl l -l1-ifetch t -l1-dfetch t -l1-dwalloc a -l1-dwback a -stat-idcombine -informat d
1,69d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-isize 8192
< -l1-dsize 8192
< -l1-ibsize 64
< -l1-dbsize 64
< -l1-isbsize 16
< -l1-dsbsize 16
< -l1-iassoc 1
< -l1-dassoc 1
< -l1-irepl l
< -l1-drepl l
< -l1-ifetch t
< -l1-dfetch t
< -l1-ipfdist 1
< -l1-dpfdist 1
< -l1-dwalloc a
< -l1-dwback a
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat d
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-I/Dcaches
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
<  Prefetch Fetches	       58411	         581	       57830	       57830	           0	           0
<   Fraction		      1.0000	      0.0099	      0.9901	      0.9901	      0.0000	      0.0000
<  Total Fetches		      324186	      189552	      134634	      128200	        6426	           8
<   Fraction		      1.0000	      0.5847	      0.4153	      0.3955	      0.0198	      0.0000
< 
<  Demand Misses		       52336	         119	       52217	       49185	        3029	           3
<   Demand miss rate	      0.1969	      0.0006	      0.6799	      0.6989	      0.4714	      0.3750
<  Prefetch Misses	       50913	         564	       50349	       50349	           0	           0
<   PF miss rate		      0.8716	      0.9707	      0.8706	      0.8706	      0.0000	      0.0000
<  Total Misses		      103249	         683	      102566	       99534	        3029	           3
<   Total miss rate	      0.3185	      0.0036	      0.7618	      0.7764	      0.4714	      0.3750
< 
<  Demand Block Misses	       43058	          93	       42965	       40529	        2433	           3
<   DB miss rate		      0.1620	      0.0005	      0.5594	      0.5759	      0.3786	      0.3750
<  Prefetch Block Misses	        9747	         132	        9615	        9615	           0	           0
<   PFB miss rate		      0.1669	      0.2272	      0.1663	      0.1663	      0.0000	      0.0000
<  Total Block Misses	       52805	         225	       52580	       50144	        2433	           3
<   Tot blk miss rate	      0.1629	      0.0012	      0.3905	      0.3911	      0.3786	      0.3750
< 
<  Multi-block refs                 0
<  Bytes From Memory	     1651984
<  ( / Demand Fetches)	      6.2157
<  Bytes To Memory	       68816
<  ( / Demand Writes)	     10.7090
<  Total Bytes r/w Mem	     1720800
<  ( / Demand Fetches)	      6.4746
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.i8d8b64S16ftc for -l1-isize 8k -l1-dsize 8k -l1-ibsize 64 -l1-dbsize 64 -l1-isbsize 16 -l1-dsbsize 16 -l1-iassoc 1 -l1-dassoc 1 -l1-irepl l -l1-drepl l -l1-ifetch t -l1-dfetch t -l1-dwalloc a -l1-dwback a -l1-iccc -l1-dccc -stat-idcombine -informat d
1,95d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-isize 8192
< -l1-dsize 8192
< -l1-ibsize 64
< -l1-dbsize 64
< -l1-isbsize 16
< -l1-dsbsize 16
< -l1-iassoc 1
< -l1-dassoc 1
< -l1-irepl l
< -l1-drepl l
< -l1-ifetch t
< -l1-dfetch t
< -l1-ipfdist 1
< -l1-dpfdist 1
< -l1-dwalloc a
< -l1-dwback a
< -l1-iccc
< -l1-dccc
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat d
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-I/Dcaches
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
<  Prefetch Fetches	       58411	         581	       57830	       57830	           0	           0
<   Fraction		      1.0000	      0.0099	      0.9901	      0.9901	      0.0000	      0.0000
<  Total Fetches		      324186	      189552	      134634	      128200	        6426	           8
<   Fraction		      1.0000	      0.5847	      0.4153	      0.3955	      0.0198	      0.0000
< 
<  Demand Misses		       52336	         119	       52217	       49185	        3029	           3
<   Demand miss rate	      0.1969	      0.0006	      0.6799	      0.6989	      0.4714	      0.3750
<    Compulsory misses	        1240	         110	        1130	          28	        1099	           3
<    Capacity misses	        9540	           1	        9539	        9538	           1	           0
<    Conflict misses	       41556	           8	       41548	       39619	        1929	           0
<    Compulsory fraction	      0.0237	      0.9244	      0.0216	      0.0006	      0.3628	      1.0000
<    Capacity fraction	      0.1823	      0.0084	      0.1827	      0.1939	      0.0003	      0.0000
<    Conflict fraction	      0.7940	      0.0672	      0.7957	      0.8055	      0.6368	      0.0000
<  Prefetch Misses	       50913	         564	       50349	       50349	           0	           0
<   PF miss rate		      0.8716	      0.9707	      0.8706	      0.8706	      0.0000	      0.0000
<    PF compulsory misses	         738	         549	         189	         189	           0	           0
<    PF capacity misses	        9271	           1	        9270	        9270	           0	           0
<    PF conflict misses	       40904	          14	       40890	       40890	           0	           0
<    PF compulsory fract	      0.0145	      0.9734	      0.0038	      0.0038	      0.0000	      0.0000
<    PF capacity fract	      0.1821	      0.0018	      0.1841	      0.1841	      0.0000	      0.0000
<    PF conflict fract	      0.8034	      0.0248	      0.8121	      0.8121	      0.0000	      0.0000
<  Total Misses		      103249	         683	      102566	       99534	        3029	           3
<   Total miss rate	      0.3185	      0.0036	      0.7618	      0.7764	      0.4714	      0.3750
< 
<  Demand Block Misses	       43058	          93	       42965	       40529	        2433	           3
<   DB miss rate		      0.1620	      0.0005	      0.5594	      0.5759	      0.3786	      0.3750
<    DB compulsory misses	         452	          84	         368	          20	         345	           3
<    DB capacity misses	        5317	           1	        5316	        5315	           1	           0
<    DB conflict misses	       37289	           8	       37281	       35194	        2087	           0
<    DB compulsory fract	      0.0105	      0.9032	      0.0086	      0.0005	      0.1418	      3.0000
<    DB capacity fract	      0.1235	      0.0108	      0.1237	      0.1311	      0.0004	      0.0000
<    DB conflict fract	      0.8660	      0.0860	      0.8677	      0.8684	      0.8578	      0.0000
<  Prefetch Block Misses	        9747	         132	        9615	        9615	           0	           0
<   PFB miss rate		      0.1669	      0.2272	      0.1663	      0.1663	      0.0000	      0.0000
<    PFB comp misses	         159	         129	          30	          30	           0	           0
<    PFB cap misses	         236	           0	         236	         236	           0	           0
<    PFB conf misses	        9352	           3	        9349	        9349	           0	           0
<    PFB comp fract	      0.0163	      0.9773	      0.0031	      0.0031	      0.0000	      0.0000
<    PFB cap fract	      0.0242	      0.0000	      0.0245	      0.0245	      0.0000	      0.0000
<    PFB conf fract	      0.9595	      0.0227	      0.9723	      0.9723	      0.0000	      0.0000
<  Total Block Misses	       52805	         225	       52580	       50144	        2433	           3
<   Tot blk miss rate	      0.1629	      0.0012	      0.3905	      0.3911	      0.3786	      0.3750
< 
<  Multi-block refs                 0
<  Bytes From Memory	     1651984
<  ( / Demand Fetches)	      6.2157
<  Bytes To Memory	       68816
<  ( / Demand Writes)	     10.7090
<  Total Bytes r/w Mem	     1720800
<  ( / Demand Fetches)	      6.4746
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.i8d8b64S16ftp for -l1-isize 8k -l1-dsize 8k -l1-ibsize 64 -l1-dbsize 64 -l1-isbsize 16 -l1-dsbsize 16 -l1-iassoc 1 -l1-dassoc 1 -l1-irepl l -l1-drepl l -l1-ifetch t -l1-dfetch t -l1-dwalloc a -l1-dwback a -informat p -stat-idcombine
1,69d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-isize 8192
< -l1-dsize 8192
< -l1-ibsize 64
< -l1-dbsize 64
< -l1-isbsize 16
< -l1-dsbsize 16
< -l1-iassoc 1
< -l1-dassoc 1
< -l1-irepl l
< -l1-drepl l
< -l1-ifetch t
< -l1-dfetch t
< -l1-ipfdist 1
< -l1-dpfdist 1
< -l1-dwalloc a
< -l1-dwback a
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat p
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-I/Dcaches
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
<  Prefetch Fetches	       58411	         581	       57830	       57830	           0	           0
<   Fraction		      1.0000	      0.0099	      0.9901	      0.9901	      0.0000	      0.0000
<  Total Fetches		      324186	      189552	      134634	      128200	        6426	           8
<   Fraction		      1.0000	      0.5847	      0.4153	      0.3955	      0.0198	      0.0000
< 
<  Demand Misses		       52336	         119	       52217	       49185	        3029	           3
<   Demand miss rate	      0.1969	      0.0006	      0.6799	      0.6989	      0.4714	      0.3750
<  Prefetch Misses	       50913	         564	       50349	       50349	           0	           0
<   PF miss rate		      0.8716	      0.9707	      0.8706	      0.8706	      0.0000	      0.0000
<  Total Misses		      103249	         683	      102566	       99534	        3029	           3
<   Total miss rate	      0.3185	      0.0036	      0.7618	      0.7764	      0.4714	      0.3750
< 
<  Demand Block Misses	       43058	          93	       42965	       40529	        2433	           3
<   DB miss rate		      0.1620	      0.0005	      0.5594	      0.5759	      0.3786	      0.3750
<  Prefetch Block Misses	        9747	         132	        9615	        9615	           0	           0
<   PFB miss rate		      0.1669	      0.2272	      0.1663	      0.1663	      0.0000	      0.0000
<  Total Block Misses	       52805	         225	       52580	       50144	        2433	           3
<   Tot blk miss rate	      0.1629	      0.0012	      0.3905	      0.3911	      0.3786	      0.3750
< 
<  Multi-block refs                 0
<  Bytes From Memory	     1651984
<  ( / Demand Fetches)	      6.2157
<  Bytes To Memory	       68816
<  ( / Demand Writes)	     10.7090
<  Total Bytes r/w Mem	     1720800
<  ( / Demand Fetches)	      6.4746
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.i8d8b64S16ftD for -l1-isize 8k -l1-dsize 8k -l1-ibsize 64 -l1-dbsize 64 -l1-isbsize 16 -l1-dsbsize 16 -l1-iassoc 1 -l1-dassoc 1 -l1-irepl l -l1-drepl l -l1-ifetch t -l1-dfetch t -l1-dwalloc a -l1-dwback a -informat D -stat-idcombine
1,69d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-isize 8192
< -l1-dsize 8192
< -l1-ibsize 64
< -l1-dbsize 64
< -l1-isbsize 16
< -l1-dsbsize 16
< -l1-iassoc 1
< -l1-dassoc 1
< -l1-irepl l
< -l1-drepl l
< -l1-ifetch t
< -l1-dfetch t
< -l1-ipfdist 1
< -l1-dpfdist 1
< -l1-dwalloc a
< -l1-dwback a
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat D
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-I/Dcaches
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
<  Prefetch Fetches	       58411	         581	       57830	       57830	           0	           0
<   Fraction		      1.0000	      0.0099	      0.9901	      0.9901	      0.0000	      0.0000
<  Total Fetches		      324186	      189552	      134634	      128200	        6426	           8
<   Fraction		      1.0000	      0.5847	      0.4153	      0.3955	      0.0198	      0.0000
< 
<  Demand Misses		       52336	         119	       52217	       49185	        3029	           3
<   Demand miss rate	      0.1969	      0.0006	      0.6799	      0.6989	      0.4714	      0.3750
<  Prefetch Misses	       50913	         564	       50349	       50349	           0	           0
<   PF miss rate		      0.8716	      0.9707	      0.8706	      0.8706	      0.0000	      0.0000
<  Total Misses		      103249	         683	      102566	       99534	        3029	           3
<   Total miss rate	      0.3185	      0.0036	      0.7618	      0.7764	      0.4714	      0.3750
< 
<  Demand Block Misses	       43058	          93	       42965	       40529	        2433	           3
<   DB miss rate		      0.1620	      0.0005	      0.5594	      0.5759	      0.3786	      0.3750
<  Prefetch Block Misses	        9747	         132	        9615	        9615	           0	           0
<   PFB miss rate		      0.1669	      0.2272	      0.1663	      0.1663	      0.0000	      0.0000
<  Total Block Misses	       52805	         225	       52580	       50144	        2433	           3
<   Tot blk miss rate	      0.1629	      0.0012	      0.3905	      0.3911	      0.3786	      0.3750
< 
<  Multi-block refs                 0
<  Bytes From Memory	     1651984
<  ( / Demand Fetches)	      6.2157
<  Bytes To Memory	       68816
<  ( / Demand Writes)	     10.7090
<  Total Bytes r/w Mem	     1720800
<  ( / Demand Fetches)	      6.4746
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.i8d8b64S16ftb for -l1-isize 8k -l1-dsize 8k -l1-ibsize 64 -l1-dbsize 64 -l1-isbsize 16 -l1-dsbsize 16 -l1-iassoc 1 -l1-dassoc 1 -l1-irepl l -l1-drepl l -l1-ifetch t -l1-dfetch t -l1-dwalloc a -l1-dwback a -informat b -stat-idcombine
1,69d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-isize 8192
< -l1-dsize 8192
< -l1-ibsize 64
< -l1-dbsize 64
< -l1-isbsize 16
< -l1-dsbsize 16
< -l1-iassoc 1
< -l1-dassoc 1
< -l1-irepl l
< -l1-drepl l
< -l1-ifetch t
< -l1-dfetch t
< -l1-ipfdist 1
< -l1-dpfdist 1
< -l1-dwalloc a
< -l1-dwback a
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat b
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-I/Dcaches
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
<  Prefetch Fetches	       58411	         581	       57830	       57830	           0	           0
<   Fraction		      1.0000	      0.0099	      0.9901	      0.9901	      0.0000	      0.0000
<  Total Fetches		      324186	      189552	      134634	      128200	        6426	           8
<   Fraction		      1.0000	      0.5847	      0.4153	      0.3955	      0.0198	      0.0000
< 
<  Demand Misses		       52336	         119	       52217	       49185	        3029	           3
<   Demand miss rate	      0.1969	      0.0006	      0.6799	      0.6989	      0.4714	      0.3750
<  Prefetch Misses	       50913	         564	       50349	       50349	           0	           0
<   PF miss rate		      0.8716	      0.9707	      0.8706	      0.8706	      0.0000	      0.0000
<  Total Misses		      103249	         683	      102566	       99534	        3029	           3
<   Total miss rate	      0.3185	      0.0036	      0.7618	      0.7764	      0.4714	      0.3750
< 
<  Demand Block Misses	       43058	          93	       42965	       40529	        2433	           3
<   DB miss rate		      0.1620	      0.0005	      0.5594	      0.5759	      0.3786	      0.3750
<  Prefetch Block Misses	        9747	         132	        9615	        9615	           0	           0
<   PFB miss rate		      0.1669	      0.2272	      0.1663	      0.1663	      0.0000	      0.0000
<  Total Block Misses	       52805	         225	       52580	       50144	        2433	           3
<   Tot blk miss rate	      0.1629	      0.0012	      0.3905	      0.3911	      0.3786	      0.3750
< 
<  Multi-block refs                 0
<  Bytes From Memory	     1651984
<  ( / Demand Fetches)	      6.2157
<  Bytes To Memory	       68816
<  ( / Demand Writes)	     10.7090
<  Total Bytes r/w Mem	     1720800
<  ( / Demand Fetches)	      6.4746
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.i8d8b64S16ftcp for -l1-isize 8k -l1-dsize 8k -l1-ibsize 64 -l1-dbsize 64 -l1-isbsize 16 -l1-dsbsize 16 -l1-iassoc 1 -l1-dassoc 1 -l1-irepl l -l1-drepl l -l1-ifetch t -l1-dfetch t -l1-dwalloc a -l1-dwback a -l1-iccc -l1-dccc -informat p -stat-idcombine
1,95d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-isize 8192
< -l1-dsize 8192
< -l1-ibsize 64
< -l1-dbsize 64
< -l1-isbsize 16
< -l1-dsbsize 16
< -l1-iassoc 1
< -l1-dassoc 1
< -l1-irepl l
< -l1-drepl l
< -l1-ifetch t
< -l1-dfetch t
< -l1-ipfdist 1
< -l1-dpfdist 1
< -l1-dwalloc a
< -l1-dwback a
< -l1-iccc
< -l1-dccc
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat p
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-I/Dcaches
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
<  Prefetch Fetches	       58411	         581	       57830	       57830	           0	           0
<   Fraction		      1.0000	      0.0099	      0.9901	      0.9901	      0.0000	      0.0000
<  Total Fetches		      324186	      189552	      134634	      128200	        6426	           8
<   Fraction		      1.0000	      0.5847	      0.4153	      0.3955	      0.0198	      0.0000
< 
<  Demand Misses		       52336	         119	       52217	       49185	        3029	           3
<   Demand miss rate	      0.1969	      0.0006	      0.6799	      0.6989	      0.4714	      0.3750
<    Compulsory misses	        1240	         110	        1130	          28	        1099	           3
<    Capacity misses	        9540	           1	        9539	        9538	           1	           0
<    Conflict misses	       41556	           8	       41548	       39619	        1929	           0
<    Compulsory fraction	      0.0237	      0.9244	      0.0216	      0.0006	      0.3628	      1.0000
<    Capacity fraction	      0.1823	      0.0084	      0.1827	      0.1939	      0.0003	      0.0000
<    Conflict fraction	      0.7940	      0.0672	      0.7957	      0.8055	      0.6368	      0.0000
<  Prefetch Misses	       50913	         564	       50349	       50349	           0	           0
<   PF miss rate		      0.8716	      0.9707	      0.8706	      0.8706	      0.0000	      0.0000
<    PF compulsory misses	         738	         549	         189	         189	           0	           0
<    PF capacity misses	        9271	           1	        9270	        9270	           0	           0
<    PF conflict misses	       40904	          14	       40890	       40890	           0	           0
<    PF compulsory fract	      0.0145	      0.9734	      0.0038	      0.0038	      0.0000	      0.0000
<    PF capacity fract	      0.1821	      0.0018	      0.1841	      0.1841	      0.0000	      0.0000
<    PF conflict fract	      0.8034	      0.0248	      0.8121	      0.8121	      0.0000	      0.0000
<  Total Misses		      103249	         683	      102566	       99534	        3029	           3
<   Total miss rate	      0.3185	      0.0036	      0.7618	      0.7764	      0.4714	      0.3750
< 
<  Demand Block Misses	       43058	          93	       42965	       40529	        2433	           3
<   DB miss rate		      0.1620	      0.0005	      0.5594	      0.5759	      0.3786	      0.3750
<    DB compulsory misses	         452	          84	         368	          20	         345	           3
<    DB capacity misses	        5317	           1	        5316	        5315	           1	           0
<    DB conflict misses	       37289	           8	       37281	       35194	        2087	           0
<    DB compulsory fract	      0.0105	      0.9032	      0.0086	      0.0005	      0.1418	      3.0000
<    DB capacity fract	      0.1235	      0.0108	      0.1237	      0.1311	      0.0004	      0.0000
<    DB conflict fract	      0.8660	      0.0860	      0.8677	      0.8684	      0.8578	      0.0000
<  Prefetch Block Misses	        9747	         132	        9615	        9615	           0	           0
<   PFB miss rate		      0.1669	      0.2272	      0.1663	      0.1663	      0.0000	      0.0000
<    PFB comp misses	         159	         129	          30	          30	           0	           0
<    PFB cap misses	         236	           0	         236	         236	           0	           0
<    PFB conf misses	        9352	           3	        9349	        9349	           0	           0
<    PFB comp fract	      0.0163	      0.9773	      0.0031	      0.0031	      0.0000	      0.0000
<    PFB cap fract	      0.0242	      0.0000	      0.0245	      0.0245	      0.0000	      0.0000
<    PFB conf fract	      0.9595	      0.0227	      0.9723	      0.9723	      0.0000	      0.0000
<  Total Block Misses	       52805	         225	       52580	       50144	        2433	           3
<   Tot blk miss rate	      0.1629	      0.0012	      0.3905	      0.3911	      0.3786	      0.3750
< 
<  Multi-block refs                 0
<  Bytes From Memory	     1651984
<  ( / Demand Fetches)	      6.2157
<  Bytes To Memory	       68816
<  ( / Demand Writes)	     10.7090
<  Total Bytes r/w Mem	     1720800
<  ( / Demand Fetches)	      6.4746
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.i8d8b64S16ftcD for -l1-isize 8k -l1-dsize 8k -l1-ibsize 64 -l1-dbsize 64 -l1-isbsize 16 -l1-dsbsize 16 -l1-iassoc 1 -l1-dassoc 1 -l1-irepl l -l1-drepl l -l1-ifetch t -l1-dfetch t -l1-dwalloc a -l1-dwback a -l1-iccc -l1-dccc -informat D -stat-idcombine
1,95d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-isize 8192
< -l1-dsize 8192
< -l1-ibsize 64
< -l1-dbsize 64
< -l1-isbsize 16
< -l1-dsbsize 16
< -l1-iassoc 1
< -l1-dassoc 1
< -l1-irepl l
< -l1-drepl l
< -l1-ifetch t
< -l1-dfetch t
< -l1-ipfdist 1
< -l1-dpfdist 1
< -l1-dwalloc a
< -l1-dwback a
< -l1-iccc
< -l1-dccc
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat D
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-I/Dcaches
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
<  Prefetch Fetches	       58411	         581	       57830	       57830	           0	           0
<   Fraction		      1.0000	      0.0099	      0.9901	      0.9901	      0.0000	      0.0000
<  Total Fetches		      324186	      189552	      134634	      128200	        6426	           8
<   Fraction		      1.0000	      0.5847	      0.4153	      0.3955	      0.0198	      0.0000
< 
<  Demand Misses		       52336	         119	       52217	       49185	        3029	           3
<   Demand miss rate	      0.1969	      0.0006	      0.6799	      0.6989	      0.4714	      0.3750
<    Compulsory misses	        1240	         110	        1130	          28	        1099	           3
<    Capacity misses	        9540	           1	        9539	        9538	           1	           0
<    Conflict misses	       41556	           8	       41548	       39619	        1929	           0
<    Compulsory fraction	      0.0237	      0.9244	      0.0216	      0.0006	      0.3628	      1.0000
<    Capacity fraction	      0.1823	      0.0084	      0.1827	      0.1939	      0.0003	      0.0000
<    Conflict fraction	      0.7940	      0.0672	      0.7957	      0.8055	      0.6368	      0.0000
<  Prefetch Misses	       50913	         564	       50349	       50349	           0	           0
<   PF miss rate		      0.8716	      0.9707	      0.8706	      0.8706	      0.0000	      0.0000
<    PF compulsory misses	         738	         549	         189	         189	           0	           0
<    PF capacity misses	        9271	           1	        9270	        9270	           0	           0
<    PF conflict misses	       40904	          14	       40890	       40890	           0	           0
<    PF compulsory fract	      0.0145	      0.9734	      0.0038	      0.0038	      0.0000	      0.0000
<    PF capacity fract	      0.1821	      0.0018	      0.1841	      0.1841	      0.0000	      0.0000
<    PF conflict fract	      0.8034	      0.0248	      0.8121	      0.8121	      0.0000	      0.0000
<  Total Misses		      103249	         683	      102566	       99534	        3029	           3
<   Total miss rate	      0.3185	      0.0036	      0.7618	      0.7764	      0.4714	      0.3750
< 
<  Demand Block Misses	       43058	          93	       42965	       40529	        2433	           3
<   DB miss rate		      0.1620	      0.0005	      0.5594	      0.5759	      0.3786	      0.3750
<    DB compulsory misses	         452	          84	         368	          20	         345	           3
<    DB capacity misses	        5317	           1	        5316	        5315	           1	           0
<    DB conflict misses	       37289	           8	       37281	       35194	        2087	           0
<    DB compulsory fract	      0.0105	      0.9032	      0.0086	      0.0005	      0.1418	      3.0000
<    DB capacity fract	      0.1235	      0.0108	      0.1237	      0.1311	      0.0004	      0.0000
<    DB conflict fract	      0.8660	      0.0860	      0.8677	      0.8684	      0.8578	      0.0000
<  Prefetch Block Misses	        9747	         132	        9615	        9615	           0	           0
<   PFB miss rate		      0.1669	      0.2272	      0.1663	      0.1663	      0.0000	      0.0000
<    PFB comp misses	         159	         129	          30	          30	           0	           0
<    PFB cap misses	         236	           0	         236	         236	           0	           0
<    PFB conf misses	        9352	           3	        9349	        9349	           0	           0
<    PFB comp fract	      0.0163	      0.9773	      0.0031	      0.0031	      0.0000	      0.0000
<    PFB cap fract	      0.0242	      0.0000	      0.0245	      0.0245	      0.0000	      0.0000
<    PFB conf fract	      0.9595	      0.0227	      0.9723	      0.9723	      0.0000	      0.0000
<  Total Block Misses	       52805	         225	       52580	       50144	        2433	           3
<   Tot blk miss rate	      0.1629	      0.0012	      0.3905	      0.3911	      0.3786	      0.3750
< 
<  Multi-block refs                 0
<  Bytes From Memory	     1651984
<  ( / Demand Fetches)	      6.2157
<  Bytes To Memory	       68816
<  ( / Demand Writes)	     10.7090
<  Total Bytes r/w Mem	     1720800
<  ( / Demand Fetches)	      6.4746
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.i8d8b64S16ftcb for -l1-isize 8k -l1-dsize 8k -l1-ibsize 64 -l1-dbsize 64 -l1-isbsize 16 -l1-dsbsize 16 -l1-iassoc 1 -l1-dassoc 1 -l1-irepl l -l1-drepl l -l1-ifetch t -l1-dfetch t -l1-dwalloc a -l1-dwback a -l1-iccc -l1-dccc -informat b -stat-idcombine
1,95d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-isize 8192
< -l1-dsize 8192
< -l1-ibsize 64
< -l1-dbsize 64
< -l1-isbsize 16
< -l1-dsbsize 16
< -l1-iassoc 1
< -l1-dassoc 1
< -l1-irepl l
< -l1-drepl l
< -l1-ifetch t
< -l1-dfetch t
< -l1-ipfdist 1
< -l1-dpfdist 1
< -l1-dwalloc a
< -l1-dwback a
< -l1-iccc
< -l1-dccc
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat b
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-I/Dcaches
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
<  Prefetch Fetches	       58411	         581	       57830	       57830	           0	           0
<   Fraction		      1.0000	      0.0099	      0.9901	      0.9901	      0.0000	      0.0000
<  Total Fetches		      324186	      189552	      134634	      128200	        6426	           8
<   Fraction		      1.0000	      0.5847	      0.4153	      0.3955	      0.0198	      0.0000
< 
<  Demand Misses		       52336	         119	       52217	       49185	        3029	           3
<   Demand miss rate	      0.1969	      0.0006	      0.6799	      0.6989	      0.4714	      0.3750
<    Compulsory misses	        1240	         110	        1130	          28	        1099	           3
<    Capacity misses	        9540	           1	        9539	        9538	           1	           0
<    Conflict misses	       41556	           8	       41548	       39619	        1929	           0
<    Compulsory fraction	      0.0237	      0.9244	      0.0216	      0.0006	      0.3628	      1.0000
<    Capacity fraction	      0.1823	      0.0084	      0.1827	      0.1939	      0.0003	      0.0000
<    Conflict fraction	      0.7940	      0.0672	      0.7957	      0.8055	      0.6368	      0.0000
<  Prefetch Misses	       50913	         564	       50349	       50349	           0	           0
<   PF miss rate		      0.8716	      0.9707	      0.8706	      0.8706	      0.0000	      0.0000
<    PF compulsory misses	         738	         549	         189	         189	           0	           0
<    PF capacity misses	        9271	           1	        9270	        9270	           0	           0
<    PF conflict misses	       40904	          14	       40890	       40890	           0	           0
<    PF compulsory fract	      0.0145	      0.9734	      0.0038	      0.0038	      0.0000	      0.0000
<    PF capacity fract	      0.1821	      0.0018	      0.1841	      0.1841	      0.0000	      0.0000
<    PF conflict fract	      0.8034	      0.0248	      0.8121	      0.8121	      0.0000	      0.0000
<  Total Misses		      103249	         683	      102566	       99534	        3029	           3
<   Total miss rate	      0.3185	      0.0036	      0.7618	      0.7764	      0.4714	      0.3750
< 
<  Demand Block Misses	       43058	          93	       42965	       40529	        2433	           3
<   DB miss rate		      0.1620	      0.0005	      0.5594	      0.5759	      0.3786	      0.3750
<    DB compulsory misses	         452	          84	         368	          20	         345	           3
<    DB capacity misses	        5317	           1	        5316	        5315	           1	           0
<    DB conflict misses	       37289	           8	       37281	       35194	        2087	           0
<    DB compulsory fract	      0.0105	      0.9032	      0.0086	      0.0005	      0.1418	      3.0000
<    DB capacity fract	      0.1235	      0.0108	      0.1237	      0.1311	      0.0004	      0.0000
<    DB conflict fract	      0.8660	      0.0860	      0.8677	      0.8684	      0.8578	      0.0000
<  Prefetch Block Misses	        9747	         132	        9615	        9615	           0	           0
<   PFB miss rate		      0.1669	      0.2272	      0.1663	      0.1663	      0.0000	      0.0000
<    PFB comp misses	         159	         129	          30	          30	           0	           0
<    PFB cap misses	         236	           0	         236	         236	           0	           0
<    PFB conf misses	        9352	           3	        9349	        9349	           0	           0
<    PFB comp fract	      0.0163	      0.9773	      0.0031	      0.0031	      0.0000	      0.0000
<    PFB cap fract	      0.0242	      0.0000	      0.0245	      0.0245	      0.0000	      0.0000
<    PFB conf fract	      0.9595	      0.0227	      0.9723	      0.9723	      0.0000	      0.0000
<  Total Block Misses	       52805	         225	       52580	       50144	        2433	           3
<   Tot blk miss rate	      0.1629	      0.0012	      0.3905	      0.3911	      0.3786	      0.3750
< 
<  Multi-block refs                 0
<  Bytes From Memory	     1651984
<  ( / Demand Fetches)	      6.2157
<  Bytes To Memory	       68816
<  ( / Demand Writes)	     10.7090
<  Total Bytes r/w Mem	     1720800
<  ( / Demand Fetches)	      6.4746
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.64.good.i8d8b64S16ftP for -l1-isize 8k -l1-dsize 8k -l1-ibsize 64 -l1-dbsize 64 -l1-isbsize 16 -l1-dsbsize 16 -l1-iassoc 1 -l1-dassoc 1 -l1-irepl l -l1-drepl l -l1-ifetch t -l1-dfetch t -l1-dwalloc a -l1-dwback a -informat P -stat-idcombine
1,69d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-isize 8192
< -l1-dsize 8192
< -l1-ibsize 64
< -l1-dbsize 64
< -l1-isbsize 16
< -l1-dsbsize 16
< -l1-iassoc 1
< -l1-dassoc 1
< -l1-irepl l
< -l1-drepl l
< -l1-ifetch t
< -l1-dfetch t
< -l1-ipfdist 1
< -l1-dpfdist 1
< -l1-dwalloc a
< -l1-dwback a
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat P
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-I/Dcaches
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      266310	      189397	       76913	       70449	        6456	           8
<   Fraction of total	      1.0000	      0.7112	      0.2888	      0.2645	      0.0242	      0.0000
<  Prefetch Fetches	       58732	         608	       58124	       58124	           0	           0
<   Fraction		      1.0000	      0.0104	      0.9896	      0.9896	      0.0000	      0.0000
<  Total Fetches		      325042	      190005	      135037	      128573	        6456	           8
<   Fraction		      1.0000	      0.5846	      0.4154	      0.3956	      0.0199	      0.0000
< 
<  Demand Misses		       52756	         118	       52638	       49478	        3157	           3
<   Demand miss rate	      0.1981	      0.0006	      0.6844	      0.7023	      0.4890	      0.3750
<  Prefetch Misses	       51488	         590	       50898	       50898	           0	           0
<   PF miss rate		      0.8767	      0.9704	      0.8757	      0.8757	      0.0000	      0.0000
<  Total Misses		      104244	         708	      103536	      100376	        3157	           3
<   Total miss rate	      0.3207	      0.0037	      0.7667	      0.7807	      0.4890	      0.3750
< 
<  Demand Block Misses	       44726	          92	       44634	       41526	        3105	           3
<   DB miss rate		      0.1679	      0.0005	      0.5803	      0.5894	      0.4809	      0.3750
<  Prefetch Block Misses	        9754	         140	        9614	        9614	           0	           0
<   PFB miss rate		      0.1661	      0.2303	      0.1654	      0.1654	      0.0000	      0.0000
<  Total Block Misses	       54480	         232	       54248	       51140	        3105	           3
<   Tot blk miss rate	      0.1676	      0.0012	      0.4017	      0.3978	      0.4809	      0.3750
< 
<  Multi-block refs                 0
<  Bytes From Memory	     1667904
<  ( / Demand Fetches)	      6.2630
<  Bytes To Memory	       68784
<  ( / Demand Writes)	     10.6543
<  Total Bytes r/w Mem	     1736688
<  ( / Demand Fetches)	      6.5213
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.64.good.i8d8b64S16ftcP for -l1-isize 8k -l1-dsize 8k -l1-ibsize 64 -l1-dbsize 64 -l1-isbsize 16 -l1-dsbsize 16 -l1-iassoc 1 -l1-dassoc 1 -l1-irepl l -l1-drepl l -l1-ifetch t -l1-dfetch t -l1-dwalloc a -l1-dwback a -l1-iccc -l1-dccc -informat P -stat-idcombine
1,95d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-isize 8192
< -l1-dsize 8192
< -l1-ibsize 64
< -l1-dbsize 64
< -l1-isbsize 16
< -l1-dsbsize 16
< -l1-iassoc 1
< -l1-dassoc 1
< -l1-irepl l
< -l1-drepl l
< -l1-ifetch t
< -l1-dfetch t
< -l1-ipfdist 1
< -l1-dpfdist 1
< -l1-dwalloc a
< -l1-dwback a
< -l1-iccc
< -l1-dccc
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat P
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-I/Dcaches
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      266310	      189397	       76913	       70449	        6456	           8
<   Fraction of total	      1.0000	      0.7112	      0.2888	      0.2645	      0.0242	      0.0000
<  Prefetch Fetches	       58732	         608	       58124	       58124	           0	           0
<   Fraction		      1.0000	      0.0104	      0.9896	      0.9896	      0.0000	      0.0000
<  Total Fetches		      325042	      190005	      135037	      128573	        6456	           8
<   Fraction		      1.0000	      0.5846	      0.4154	      0.3956	      0.0199	      0.0000
< 
<  Demand Misses		       52756	         118	       52638	       49478	        3157	           3
<   Demand miss rate	      0.1981	      0.0006	      0.6844	      0.7023	      0.4890	      0.3750
<    Compulsory misses	        1757	         110	        1647	          32	        1612	           3
<    Capacity misses	       10056	           2	       10054	        9542	         512	           0
<    Conflict misses	       40943	           6	       40937	       39904	        1033	           0
<    Compulsory fraction	      0.0333	      0.9322	      0.0313	      0.0006	      0.5106	      1.0000
<    Capacity fraction	      0.1906	      0.0169	      0.1910	      0.1929	      0.1622	      0.0000
<    Conflict fraction	      0.7761	      0.0508	      0.7777	      0.8065	      0.3272	      0.0000
<  Prefetch Misses	       51488	         590	       50898	       50898	           0	           0
<   PF miss rate		      0.8767	      0.9704	      0.8757	      0.8757	      0.0000	      0.0000
<    PF compulsory misses	         768	         575	         193	         193	           0	           0
<    PF capacity misses	        9292	           2	        9290	        9290	           0	           0
<    PF conflict misses	       41428	          13	       41415	       41415	           0	           0
<    PF compulsory fract	      0.0149	      0.9746	      0.0038	      0.0038	      0.0000	      0.0000
<    PF capacity fract	      0.1805	      0.0034	      0.1825	      0.1825	      0.0000	      0.0000
<    PF conflict fract	      0.8046	      0.0220	      0.8137	      0.8137	      0.0000	      0.0000
<  Total Misses		      104244	         708	      103536	      100376	        3157	           3
<   Total miss rate	      0.3207	      0.0037	      0.7667	      0.7807	      0.4890	      0.3750
< 
<  Demand Block Misses	       44726	          92	       44634	       41526	        3105	           3
<   DB miss rate		      0.1679	      0.0005	      0.5803	      0.5894	      0.4809	      0.3750
<    DB compulsory misses	         616	          83	         533	          24	         506	           3
<    DB capacity misses	        5482	           3	        5479	        5319	         160	           0
<    DB conflict misses	       38628	           6	       38622	       36183	        2439	           0
<    DB compulsory fract	      0.0138	      0.9022	      0.0119	      0.0006	      0.1630	      3.0000
<    DB capacity fract	      0.1226	      0.0326	      0.1228	      0.1281	      0.0515	      0.0000
<    DB conflict fract	      0.8637	      0.0652	      0.8653	      0.8713	      0.7855	      0.0000
<  Prefetch Block Misses	        9754	         140	        9614	        9614	           0	           0
<   PFB miss rate		      0.1661	      0.2303	      0.1654	      0.1654	      0.0000	      0.0000
<    PFB comp misses	         166	         137	          29	          29	           0	           0
<    PFB cap misses	         241	           2	         239	         239	           0	           0
<    PFB conf misses	        9347	           1	        9346	        9346	           0	           0
<    PFB comp fract	      0.0170	      0.9786	      0.0030	      0.0030	      0.0000	      0.0000
<    PFB cap fract	      0.0247	      0.0143	      0.0249	      0.0249	      0.0000	      0.0000
<    PFB conf fract	      0.9583	      0.0071	      0.9721	      0.9721	      0.0000	      0.0000
<  Total Block Misses	       54480	         232	       54248	       51140	        3105	           3
<   Tot blk miss rate	      0.1676	      0.0012	      0.4017	      0.3978	      0.4809	      0.3750
< 
<  Multi-block refs                 0
<  Bytes From Memory	     1667904
<  ( / Demand Fetches)	      6.2630
<  Bytes To Memory	       68784
<  ( / Demand Writes)	     10.6543
<  Total Bytes r/w Mem	     1736688
<  ( / Demand Fetches)	      6.5213
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.i8d8b64S16fa for -l1-isize 8k -l1-dsize 8k -l1-ibsize 64 -l1-dbsize 64 -l1-isbsize 16 -l1-dsbsize 16 -l1-iassoc 1 -l1-dassoc 1 -l1-irepl l -l1-drepl l -l1-ifetch a -l1-dfetch a -l1-dwalloc a -l1-dwback a -stat-idcombine -informat d
1,69d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-isize 8192
< -l1-dsize 8192
< -l1-ibsize 64
< -l1-dbsize 64
< -l1-isbsize 16
< -l1-dsbsize 16
< -l1-iassoc 1
< -l1-dassoc 1
< -l1-irepl l
< -l1-drepl l
< -l1-ifetch a
< -l1-dfetch a
< -l1-ipfdist 1
< -l1-dpfdist 1
< -l1-dwalloc a
< -l1-dwback a
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat d
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-I/Dcaches
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
<  Prefetch Fetches	      259341	      188971	       70370	       70370	           0	           0
<   Fraction		      1.0000	      0.7287	      0.2713	      0.2713	      0.0000	      0.0000
<  Total Fetches		      525116	      377942	      147174	      140740	        6426	           8
<   Fraction		      1.0000	      0.7197	      0.2803	      0.2680	      0.0122	      0.0000
< 
<  Demand Misses		       52331	         122	       52209	       49183	        3023	           3
<   Demand miss rate	      0.1969	      0.0006	      0.6798	      0.6989	      0.4704	      0.3750
<  Prefetch Misses	       51247	         576	       50671	       50671	           0	           0
<   PF miss rate		      0.1976	      0.0030	      0.7201	      0.7201	      0.0000	      0.0000
<  Total Misses		      103578	         698	      102880	       99854	        3023	           3
<   Total miss rate	      0.1972	      0.0018	      0.6990	      0.7095	      0.4704	      0.3750
< 
<  Demand Block Misses	       43060	          96	       42964	       40528	        2433	           3
<   DB miss rate		      0.1620	      0.0005	      0.5594	      0.5759	      0.3786	      0.3750
<  Prefetch Block Misses	        9754	         138	        9616	        9616	           0	           0
<   PFB miss rate		      0.0376	      0.0007	      0.1366	      0.1366	      0.0000	      0.0000
<  Total Block Misses	       52814	         234	       52580	       50144	        2433	           3
<   Tot blk miss rate	      0.1006	      0.0006	      0.3573	      0.3563	      0.3786	      0.3750
< 
<  Multi-block refs                 0
<  Bytes From Memory	     1657248
<  ( / Demand Fetches)	      6.2355
<  Bytes To Memory	       68816
<  ( / Demand Writes)	     10.7090
<  Total Bytes r/w Mem	     1726064
<  ( / Demand Fetches)	      6.4945
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.i8d8b64S16fap for -l1-isize 8k -l1-dsize 8k -l1-ibsize 64 -l1-dbsize 64 -l1-isbsize 16 -l1-dsbsize 16 -l1-iassoc 1 -l1-dassoc 1 -l1-irepl l -l1-drepl l -l1-ifetch a -l1-dfetch a -l1-dwalloc a -l1-dwback a -informat p -stat-idcombine
1,69d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-isize 8192
< -l1-dsize 8192
< -l1-ibsize 64
< -l1-dbsize 64
< -l1-isbsize 16
< -l1-dsbsize 16
< -l1-iassoc 1
< -l1-dassoc 1
< -l1-irepl l
< -l1-drepl l
< -l1-ifetch a
< -l1-dfetch a
< -l1-ipfdist 1
< -l1-dpfdist 1
< -l1-dwalloc a
< -l1-dwback a
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat p
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-I/Dcaches
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
<  Prefetch Fetches	      259341	      188971	       70370	       70370	           0	           0
<   Fraction		      1.0000	      0.7287	      0.2713	      0.2713	      0.0000	      0.0000
<  Total Fetches		      525116	      377942	      147174	      140740	        6426	           8
<   Fraction		      1.0000	      0.7197	      0.2803	      0.2680	      0.0122	      0.0000
< 
<  Demand Misses		       52331	         122	       52209	       49183	        3023	           3
<   Demand miss rate	      0.1969	      0.0006	      0.6798	      0.6989	      0.4704	      0.3750
<  Prefetch Misses	       51247	         576	       50671	       50671	           0	           0
<   PF miss rate		      0.1976	      0.0030	      0.7201	      0.7201	      0.0000	      0.0000
<  Total Misses		      103578	         698	      102880	       99854	        3023	           3
<   Total miss rate	      0.1972	      0.0018	      0.6990	      0.7095	      0.4704	      0.3750
< 
<  Demand Block Misses	       43060	          96	       42964	       40528	        2433	           3
<   DB miss rate		      0.1620	      0.0005	      0.5594	      0.5759	      0.3786	      0.3750
<  Prefetch Block Misses	        9754	         138	        9616	        9616	           0	           0
<   PFB miss rate		      0.0376	      0.0007	      0.1366	      0.1366	      0.0000	      0.0000
<  Total Block Misses	       52814	         234	       52580	       50144	        2433	           3
<   Tot blk miss rate	      0.1006	      0.0006	      0.3573	      0.3563	      0.3786	      0.3750
< 
<  Multi-block refs                 0
<  Bytes From Memory	     1657248
<  ( / Demand Fetches)	      6.2355
<  Bytes To Memory	       68816
<  ( / Demand Writes)	     10.7090
<  Total Bytes r/w Mem	     1726064
<  ( / Demand Fetches)	      6.4945
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.i8d8b64S16faD for -l1-isize 8k -l1-dsize 8k -l1-ibsize 64 -l1-dbsize 64 -l1-isbsize 16 -l1-dsbsize 16 -l1-iassoc 1 -l1-dassoc 1 -l1-irepl l -l1-drepl l -l1-ifetch a -l1-dfetch a -l1-dwalloc a -l1-dwback a -informat D -stat-idcombine
1,69d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-isize 8192
< -l1-dsize 8192
< -l1-ibsize 64
< -l1-dbsize 64
< -l1-isbsize 16
< -l1-dsbsize 16
< -l1-iassoc 1
< -l1-dassoc 1
< -l1-irepl l
< -l1-drepl l
< -l1-ifetch a
< -l1-dfetch a
< -l1-ipfdist 1
< -l1-dpfdist 1
< -l1-dwalloc a
< -l1-dwback a
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat D
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-I/Dcaches
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
<  Prefetch Fetches	      259341	      188971	       70370	       70370	           0	           0
<   Fraction		      1.0000	      0.7287	      0.2713	      0.2713	      0.0000	      0.0000
<  Total Fetches		      525116	      377942	      147174	      140740	        6426	           8
<   Fraction		      1.0000	      0.7197	      0.2803	      0.2680	      0.0122	      0.0000
< 
<  Demand Misses		       52331	         122	       52209	       49183	        3023	           3
<   Demand miss rate	      0.1969	      0.0006	      0.6798	      0.6989	      0.4704	      0.3750
<  Prefetch Misses	       51247	         576	       50671	       50671	           0	           0
<   PF miss rate		      0.1976	      0.0030	      0.7201	      0.7201	      0.0000	      0.0000
<  Total Misses		      103578	         698	      102880	       99854	        3023	           3
<   Total miss rate	      0.1972	      0.0018	      0.6990	      0.7095	      0.4704	      0.3750
< 
<  Demand Block Misses	       43060	          96	       42964	       40528	        2433	           3
<   DB miss rate		      0.1620	      0.0005	      0.5594	      0.5759	      0.3786	      0.3750
<  Prefetch Block Misses	        9754	         138	        9616	        9616	           0	           0
<   PFB miss rate		      0.0376	      0.0007	      0.1366	      0.1366	      0.0000	      0.0000
<  Total Block Misses	       52814	         234	       52580	       50144	        2433	           3
<   Tot blk miss rate	      0.1006	      0.0006	      0.3573	      0.3563	      0.3786	      0.3750
< 
<  Multi-block refs                 0
<  Bytes From Memory	     1657248
<  ( / Demand Fetches)	      6.2355
<  Bytes To Memory	       68816
<  ( / Demand Writes)	     10.7090
<  Total Bytes r/w Mem	     1726064
<  ( / Demand Fetches)	      6.4945
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.i8d8b64S16fab for -l1-isize 8k -l1-dsize 8k -l1-ibsize 64 -l1-dbsize 64 -l1-isbsize 16 -l1-dsbsize 16 -l1-iassoc 1 -l1-dassoc 1 -l1-irepl l -l1-drepl l -l1-ifetch a -l1-dfetch a -l1-dwalloc a -l1-dwback a -informat b -stat-idcombine
1,69d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-isize 8192
< -l1-dsize 8192
< -l1-ibsize 64
< -l1-dbsize 64
< -l1-isbsize 16
< -l1-dsbsize 16
< -l1-iassoc 1
< -l1-dassoc 1
< -l1-irepl l
< -l1-drepl l
< -l1-ifetch a
< -l1-dfetch a
< -l1-ipfdist 1
< -l1-dpfdist 1
< -l1-dwalloc a
< -l1-dwback a
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat b
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-I/Dcaches
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
<  Prefetch Fetches	      259341	      188971	       70370	       70370	           0	           0
<   Fraction		      1.0000	      0.7287	      0.2713	      0.2713	      0.0000	      0.0000
<  Total Fetches		      525116	      377942	      147174	      140740	        6426	           8
<   Fraction		      1.0000	      0.7197	      0.2803	      0.2680	      0.0122	      0.0000
< 
<  Demand Misses		       52331	         122	       52209	       49183	        3023	           3
<   Demand miss rate	      0.1969	      0.0006	      0.6798	      0.6989	      0.4704	      0.3750
<  Prefetch Misses	       51247	         576	       50671	       50671	           0	           0
<   PF miss rate		      0.1976	      0.0030	      0.7201	      0.7201	      0.0000	      0.0000
<  Total Misses		      103578	         698	      102880	       99854	        3023	           3
<   Total miss rate	      0.1972	      0.0018	      0.6990	      0.7095	      0.4704	      0.3750
< 
<  Demand Block Misses	       43060	          96	       42964	       40528	        2433	           3
<   DB miss rate		      0.1620	      0.0005	      0.5594	      0.5759	      0.3786	      0.3750
<  Prefetch Block Misses	        9754	         138	        9616	        9616	           0	           0
<   PFB miss rate		      0.0376	      0.0007	      0.1366	      0.1366	      0.0000	      0.0000
<  Total Block Misses	       52814	         234	       52580	       50144	        2433	           3
<   Tot blk miss rate	      0.1006	      0.0006	      0.3573	      0.3563	      0.3786	      0.3750
< 
<  Multi-block refs                 0
<  Bytes From Memory	     1657248
<  ( / Demand Fetches)	      6.2355
<  Bytes To Memory	       68816
<  ( / Demand Writes)	     10.7090
<  Total Bytes r/w Mem	     1726064
<  ( / Demand Fetches)	      6.4945
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.64.good.i8d8b64S16faP for -l1-isize 8k -l1-dsize 8k -l1-ibsize 64 -l1-dbsize 64 -l1-isbsize 16 -l1-dsbsize 16 -l1-iassoc 1 -l1-dassoc 1 -l1-irepl l -l1-drepl l -l1-ifetch a -l1-dfetch a -l1-dwalloc a -l1-dwback a -informat P -stat-idcombine
1,69d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-isize 8192
< -l1-dsize 8192
< -l1-ibsize 64
< -l1-dbsize 64
< -l1-isbsize 16
< -l1-dsbsize 16
< -l1-iassoc 1
< -l1-dassoc 1
< -l1-irepl l
< -l1-drepl l
< -l1-ifetch a
< -l1-dfetch a
< -l1-ipfdist 1
< -l1-dpfdist 1
< -l1-dwalloc a
< -l1-dwback a
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat P
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-I/Dcaches
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      266310	      189397	       76913	       70449	        6456	           8
<   Fraction of total	      1.0000	      0.7112	      0.2888	      0.2645	      0.0242	      0.0000
<  Prefetch Fetches	      259846	      189397	       70449	       70449	           0	           0
<   Fraction		      1.0000	      0.7289	      0.2711	      0.2711	      0.0000	      0.0000
<  Total Fetches		      526156	      378794	      147362	      140898	        6456	           8
<   Fraction		      1.0000	      0.7199	      0.2801	      0.2678	      0.0123	      0.0000
< 
<  Demand Misses		       52751	         121	       52630	       49476	        3151	           3
<   Demand miss rate	      0.1981	      0.0006	      0.6843	      0.7023	      0.4881	      0.3750
<  Prefetch Misses	       51568	         602	       50966	       50966	           0	           0
<   PF miss rate		      0.1985	      0.0032	      0.7234	      0.7234	      0.0000	      0.0000
<  Total Misses		      104319	         723	      103596	      100442	        3151	           3
<   Total miss rate	      0.1983	      0.0019	      0.7030	      0.7129	      0.4881	      0.3750
< 
<  Demand Block Misses	       44728	          95	       44633	       41525	        3105	           3
<   DB miss rate		      0.1680	      0.0005	      0.5803	      0.5894	      0.4809	      0.3750
<  Prefetch Block Misses	        9762	         146	        9616	        9616	           0	           0
<   PFB miss rate		      0.0376	      0.0008	      0.1365	      0.1365	      0.0000	      0.0000
<  Total Block Misses	       54490	         241	       54249	       51141	        3105	           3
<   Tot blk miss rate	      0.1036	      0.0006	      0.3681	      0.3630	      0.4809	      0.3750
< 
<  Multi-block refs                 0
<  Bytes From Memory	     1669104
<  ( / Demand Fetches)	      6.2675
<  Bytes To Memory	       68784
<  ( / Demand Writes)	     10.6543
<  Total Bytes r/w Mem	     1737888
<  ( / Demand Fetches)	      6.5258
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.64.good.i8d8b64S16facP for -l1-isize 8k -l1-dsize 8k -l1-ibsize 64 -l1-dbsize 64 -l1-isbsize 16 -l1-dsbsize 16 -l1-iassoc 1 -l1-dassoc 1 -l1-irepl l -l1-drepl l -l1-ifetch a -l1-dfetch a -l1-dwalloc a -l1-dwback a -l1-iccc -l1-dccc -informat P -stat-idcombine
1,95d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-isize 8192
< -l1-dsize 8192
< -l1-ibsize 64
< -l1-dbsize 64
< -l1-isbsize 16
< -l1-dsbsize 16
< -l1-iassoc 1
< -l1-dassoc 1
< -l1-irepl l
< -l1-drepl l
< -l1-ifetch a
< -l1-dfetch a
< -l1-ipfdist 1
< -l1-dpfdist 1
< -l1-dwalloc a
< -l1-dwback a
< -l1-iccc
< -l1-dccc
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat P
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-I/Dcaches
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      266310	      189397	       76913	       70449	        6456	           8
<   Fraction of total	      1.0000	      0.7112	      0.2888	      0.2645	      0.0242	      0.0000
<  Prefetch Fetches	      259846	      189397	       70449	       70449	           0	           0
<   Fraction		      1.0000	      0.7289	      0.2711	      0.2711	      0.0000	      0.0000
<  Total Fetches		      526156	      378794	      147362	      140898	        6456	           8
<   Fraction		      1.0000	      0.7199	      0.2801	      0.2678	      0.0123	      0.0000
< 
<  Demand Misses		       52751	         121	       52630	       49476	        3151	           3
<   Demand miss rate	      0.1981	      0.0006	      0.6843	      0.7023	      0.4881	      0.3750
<    Compulsory misses	        1748	         110	        1638	          31	        1604	           3
<    Capacity misses	       10056	           2	       10054	        9542	         512	           0
<    Conflict misses	       40947	           9	       40938	       39903	        1035	           0
<    Compulsory fraction	      0.0331	      0.9091	      0.0311	      0.0006	      0.5090	      1.0000
<    Capacity fraction	      0.1906	      0.0165	      0.1910	      0.1929	      0.1625	      0.0000
<    Conflict fraction	      0.7762	      0.0744	      0.7778	      0.8065	      0.3285	      0.0000
<  Prefetch Misses	       51568	         602	       50966	       50966	           0	           0
<   PF miss rate		      0.1985	      0.0032	      0.7234	      0.7234	      0.0000	      0.0000
<    PF compulsory misses	         787	         575	         212	         212	           0	           0
<    PF capacity misses	        9296	           2	        9294	        9294	           0	           0
<    PF conflict misses	       41485	          25	       41460	       41460	           0	           0
<    PF compulsory fract	      0.0153	      0.9551	      0.0042	      0.0042	      0.0000	      0.0000
<    PF capacity fract	      0.1803	      0.0033	      0.1824	      0.1824	      0.0000	      0.0000
<    PF conflict fract	      0.8045	      0.0415	      0.8135	      0.8135	      0.0000	      0.0000
<  Total Misses		      104319	         723	      103596	      100442	        3151	           3
<   Total miss rate	      0.1983	      0.0019	      0.7030	      0.7129	      0.4881	      0.3750
< 
<  Demand Block Misses	       44728	          95	       44633	       41525	        3105	           3
<   DB miss rate		      0.1680	      0.0005	      0.5803	      0.5894	      0.4809	      0.3750
<    DB compulsory misses	         615	          83	         532	          23	         506	           3
<    DB capacity misses	        5482	           3	        5479	        5319	         160	           0
<    DB conflict misses	       38631	           9	       38622	       36183	        2439	           0
<    DB compulsory fract	      0.0137	      0.8737	      0.0119	      0.0006	      0.1630	      3.0000
<    DB capacity fract	      0.1226	      0.0316	      0.1228	      0.1281	      0.0515	      0.0000
<    DB conflict fract	      0.8637	      0.0947	      0.8653	      0.8714	      0.7855	      0.0000
<  Prefetch Block Misses	        9762	         146	        9616	        9616	           0	           0
<   PFB miss rate		      0.0376	      0.0008	      0.1365	      0.1365	      0.0000	      0.0000
<    PFB comp misses	         167	         137	          30	          30	           0	           0
<    PFB cap misses	         242	           2	         240	         240	           0	           0
<    PFB conf misses	        9353	           7	        9346	        9346	           0	           0
<    PFB comp fract	      0.0171	      0.9384	      0.0031	      0.0031	      0.0000	      0.0000
<    PFB cap fract	      0.0248	      0.0137	      0.0250	      0.0250	      0.0000	      0.0000
<    PFB conf fract	      0.9581	      0.0479	      0.9719	      0.9719	      0.0000	      0.0000
<  Total Block Misses	       54490	         241	       54249	       51141	        3105	           3
<   Tot blk miss rate	      0.1036	      0.0006	      0.3681	      0.3630	      0.4809	      0.3750
< 
<  Multi-block refs                 0
<  Bytes From Memory	     1669104
<  ( / Demand Fetches)	      6.2675
<  Bytes To Memory	       68784
<  ( / Demand Writes)	     10.6543
<  Total Bytes r/w Mem	     1737888
<  ( / Demand Fetches)	      6.5258
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.i8d8b64S16fm for -l1-isize 8k -l1-dsize 8k -l1-ibsize 64 -l1-dbsize 64 -l1-isbsize 16 -l1-dsbsize 16 -l1-iassoc 1 -l1-dassoc 1 -l1-irepl l -l1-drepl l -l1-ifetch m -l1-dfetch m -l1-dwalloc a -l1-dwback a -stat-idcombine -informat d
1,69d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-isize 8192
< -l1-dsize 8192
< -l1-ibsize 64
< -l1-dbsize 64
< -l1-isbsize 16
< -l1-dsbsize 16
< -l1-iassoc 1
< -l1-dassoc 1
< -l1-irepl l
< -l1-drepl l
< -l1-ifetch m
< -l1-dfetch m
< -l1-ipfdist 1
< -l1-dpfdist 1
< -l1-dwalloc a
< -l1-dwback a
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat d
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-I/Dcaches
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
<  Prefetch Fetches	       49693	         313	       49380	       49380	           0	           0
<   Fraction		      1.0000	      0.0063	      0.9937	      0.9937	      0.0000	      0.0000
<  Total Fetches		      315468	      189284	      126184	      119750	        6426	           8
<   Fraction		      1.0000	      0.6000	      0.4000	      0.3796	      0.0204	      0.0000
< 
<  Demand Misses		       52726	         313	       52413	       49380	        3030	           3
<   Demand miss rate	      0.1984	      0.0017	      0.6824	      0.7017	      0.4715	      0.3750
<  Prefetch Misses	       41184	         306	       40878	       40878	           0	           0
<   PF miss rate		      0.8288	      0.9776	      0.8278	      0.8278	      0.0000	      0.0000
<  Total Misses		       93910	         619	       93291	       90258	        3030	           3
<   Total miss rate	      0.2977	      0.0033	      0.7393	      0.7537	      0.4715	      0.3750
< 
<  Demand Block Misses	       43126	         135	       42991	       40555	        2433	           3
<   DB miss rate		      0.1623	      0.0007	      0.5597	      0.5763	      0.3786	      0.3750
<  Prefetch Block Misses	        7617	          76	        7541	        7541	           0	           0
<   PFB miss rate		      0.1533	      0.2428	      0.1527	      0.1527	      0.0000	      0.0000
<  Total Block Misses	       50743	         211	       50532	       48096	        2433	           3
<   Tot blk miss rate	      0.1608	      0.0011	      0.4005	      0.4016	      0.3786	      0.3750
< 
<  Multi-block refs                 0
<  Bytes From Memory	     1502560
<  ( / Demand Fetches)	      5.6535
<  Bytes To Memory	       68816
<  ( / Demand Writes)	     10.7090
<  Total Bytes r/w Mem	     1571376
<  ( / Demand Fetches)	      5.9124
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.i8d8b64S16fmp for -l1-isize 8k -l1-dsize 8k -l1-ibsize 64 -l1-dbsize 64 -l1-isbsize 16 -l1-dsbsize 16 -l1-iassoc 1 -l1-dassoc 1 -l1-irepl l -l1-drepl l -l1-ifetch m -l1-dfetch m -l1-dwalloc a -l1-dwback a -informat p -stat-idcombine
1,69d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-isize 8192
< -l1-dsize 8192
< -l1-ibsize 64
< -l1-dbsize 64
< -l1-isbsize 16
< -l1-dsbsize 16
< -l1-iassoc 1
< -l1-dassoc 1
< -l1-irepl l
< -l1-drepl l
< -l1-ifetch m
< -l1-dfetch m
< -l1-ipfdist 1
< -l1-dpfdist 1
< -l1-dwalloc a
< -l1-dwback a
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat p
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-I/Dcaches
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
<  Prefetch Fetches	       49693	         313	       49380	       49380	           0	           0
<   Fraction		      1.0000	      0.0063	      0.9937	      0.9937	      0.0000	      0.0000
<  Total Fetches		      315468	      189284	      126184	      119750	        6426	           8
<   Fraction		      1.0000	      0.6000	      0.4000	      0.3796	      0.0204	      0.0000
< 
<  Demand Misses		       52726	         313	       52413	       49380	        3030	           3
<   Demand miss rate	      0.1984	      0.0017	      0.6824	      0.7017	      0.4715	      0.3750
<  Prefetch Misses	       41184	         306	       40878	       40878	           0	           0
<   PF miss rate		      0.8288	      0.9776	      0.8278	      0.8278	      0.0000	      0.0000
<  Total Misses		       93910	         619	       93291	       90258	        3030	           3
<   Total miss rate	      0.2977	      0.0033	      0.7393	      0.7537	      0.4715	      0.3750
< 
<  Demand Block Misses	       43126	         135	       42991	       40555	        2433	           3
<   DB miss rate		      0.1623	      0.0007	      0.5597	      0.5763	      0.3786	      0.3750
<  Prefetch Block Misses	        7617	          76	        7541	        7541	           0	           0
<   PFB miss rate		      0.1533	      0.2428	      0.1527	      0.1527	      0.0000	      0.0000
<  Total Block Misses	       50743	         211	       50532	       48096	        2433	           3
<   Tot blk miss rate	      0.1608	      0.0011	      0.4005	      0.4016	      0.3786	      0.3750
< 
<  Multi-block refs                 0
<  Bytes From Memory	     1502560
<  ( / Demand Fetches)	      5.6535
<  Bytes To Memory	       68816
<  ( / Demand Writes)	     10.7090
<  Total Bytes r/w Mem	     1571376
<  ( / Demand Fetches)	      5.9124
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.i8d8b64S16fmD for -l1-isize 8k -l1-dsize 8k -l1-ibsize 64 -l1-dbsize 64 -l1-isbsize 16 -l1-dsbsize 16 -l1-iassoc 1 -l1-dassoc 1 -l1-irepl l -l1-drepl l -l1-ifetch m -l1-dfetch m -l1-dwalloc a -l1-dwback a -informat D -stat-idcombine
1,69d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-isize 8192
< -l1-dsize 8192
< -l1-ibsize 64
< -l1-dbsize 64
< -l1-isbsize 16
< -l1-dsbsize 16
< -l1-iassoc 1
< -l1-dassoc 1
< -l1-irepl l
< -l1-drepl l
< -l1-ifetch m
< -l1-dfetch m
< -l1-ipfdist 1
< -l1-dpfdist 1
< -l1-dwalloc a
< -l1-dwback a
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat D
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-I/Dcaches
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
<  Prefetch Fetches	       49693	         313	       49380	       49380	           0	           0
<   Fraction		      1.0000	      0.0063	      0.9937	      0.9937	      0.0000	      0.0000
<  Total Fetches		      315468	      189284	      126184	      119750	        6426	           8
<   Fraction		      1.0000	      0.6000	      0.4000	      0.3796	      0.0204	      0.0000
< 
<  Demand Misses		       52726	         313	       52413	       49380	        3030	           3
<   Demand miss rate	      0.1984	      0.0017	      0.6824	      0.7017	      0.4715	      0.3750
<  Prefetch Misses	       41184	         306	       40878	       40878	           0	           0
<   PF miss rate		      0.8288	      0.9776	      0.8278	      0.8278	      0.0000	      0.0000
<  Total Misses		       93910	         619	       93291	       90258	        3030	           3
<   Total miss rate	      0.2977	      0.0033	      0.7393	      0.7537	      0.4715	      0.3750
< 
<  Demand Block Misses	       43126	         135	       42991	       40555	        2433	           3
<   DB miss rate		      0.1623	      0.0007	      0.5597	      0.5763	      0.3786	      0.3750
<  Prefetch Block Misses	        7617	          76	        7541	        7541	           0	           0
<   PFB miss rate		      0.1533	      0.2428	      0.1527	      0.1527	      0.0000	      0.0000
<  Total Block Misses	       50743	         211	       50532	       48096	        2433	           3
<   Tot blk miss rate	      0.1608	      0.0011	      0.4005	      0.4016	      0.3786	      0.3750
< 
<  Multi-block refs                 0
<  Bytes From Memory	     1502560
<  ( / Demand Fetches)	      5.6535
<  Bytes To Memory	       68816
<  ( / Demand Writes)	     10.7090
<  Total Bytes r/w Mem	     1571376
<  ( / Demand Fetches)	      5.9124
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.i8d8b64S16fmb for -l1-isize 8k -l1-dsize 8k -l1-ibsize 64 -l1-dbsize 64 -l1-isbsize 16 -l1-dsbsize 16 -l1-iassoc 1 -l1-dassoc 1 -l1-irepl l -l1-drepl l -l1-ifetch m -l1-dfetch m -l1-dwalloc a -l1-dwback a -informat b -stat-idcombine
1,69d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-isize 8192
< -l1-dsize 8192
< -l1-ibsize 64
< -l1-dbsize 64
< -l1-isbsize 16
< -l1-dsbsize 16
< -l1-iassoc 1
< -l1-dassoc 1
< -l1-irepl l
< -l1-drepl l
< -l1-ifetch m
< -l1-dfetch m
< -l1-ipfdist 1
< -l1-dpfdist 1
< -l1-dwalloc a
< -l1-dwback a
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat b
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-I/Dcaches
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
<  Prefetch Fetches	       49693	         313	       49380	       49380	           0	           0
<   Fraction		      1.0000	      0.0063	      0.9937	      0.9937	      0.0000	      0.0000
<  Total Fetches		      315468	      189284	      126184	      119750	        6426	           8
<   Fraction		      1.0000	      0.6000	      0.4000	      0.3796	      0.0204	      0.0000
< 
<  Demand Misses		       52726	         313	       52413	       49380	        3030	           3
<   Demand miss rate	      0.1984	      0.0017	      0.6824	      0.7017	      0.4715	      0.3750
<  Prefetch Misses	       41184	         306	       40878	       40878	           0	           0
<   PF miss rate		      0.8288	      0.9776	      0.8278	      0.8278	      0.0000	      0.0000
<  Total Misses		       93910	         619	       93291	       90258	        3030	           3
<   Total miss rate	      0.2977	      0.0033	      0.7393	      0.7537	      0.4715	      0.3750
< 
<  Demand Block Misses	       43126	         135	       42991	       40555	        2433	           3
<   DB miss rate		      0.1623	      0.0007	      0.5597	      0.5763	      0.3786	      0.3750
<  Prefetch Block Misses	        7617	          76	        7541	        7541	           0	           0
<   PFB miss rate		      0.1533	      0.2428	      0.1527	      0.1527	      0.0000	      0.0000
<  Total Block Misses	       50743	         211	       50532	       48096	        2433	           3
<   Tot blk miss rate	      0.1608	      0.0011	      0.4005	      0.4016	      0.3786	      0.3750
< 
<  Multi-block refs                 0
<  Bytes From Memory	     1502560
<  ( / Demand Fetches)	      5.6535
<  Bytes To Memory	       68816
<  ( / Demand Writes)	     10.7090
<  Total Bytes r/w Mem	     1571376
<  ( / Demand Fetches)	      5.9124
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.64.good.i8d8b64S16fmP for -l1-isize 8k -l1-dsize 8k -l1-ibsize 64 -l1-dbsize 64 -l1-isbsize 16 -l1-dsbsize 16 -l1-iassoc 1 -l1-dassoc 1 -l1-irepl l -l1-drepl l -l1-ifetch m -l1-dfetch m -l1-dwalloc a -l1-dwback a -informat P -stat-idcombine
1,69d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-isize 8192
< -l1-dsize 8192
< -l1-ibsize 64
< -l1-dbsize 64
< -l1-isbsize 16
< -l1-dsbsize 16
< -l1-iassoc 1
< -l1-dassoc 1
< -l1-irepl l
< -l1-drepl l
< -l1-ifetch m
< -l1-dfetch m
< -l1-ipfdist 1
< -l1-dpfdist 1
< -l1-dwalloc a
< -l1-dwback a
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat P
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-I/Dcaches
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      266310	      189397	       76913	       70449	        6456	           8
<   Fraction of total	      1.0000	      0.7112	      0.2888	      0.2645	      0.0242	      0.0000
<  Prefetch Fetches	       50002	         329	       49673	       49673	           0	           0
<   Fraction		      1.0000	      0.0066	      0.9934	      0.9934	      0.0000	      0.0000
<  Total Fetches		      316312	      189726	      126586	      120122	        6456	           8
<   Fraction		      1.0000	      0.5998	      0.4002	      0.3798	      0.0204	      0.0000
< 
<  Demand Misses		       53162	         329	       52833	       49673	        3157	           3
<   Demand miss rate	      0.1996	      0.0017	      0.6869	      0.7051	      0.4890	      0.3750
<  Prefetch Misses	       41747	         320	       41427	       41427	           0	           0
<   PF miss rate		      0.8349	      0.9726	      0.8340	      0.8340	      0.0000	      0.0000
<  Total Misses		       94909	         649	       94260	       91100	        3157	           3
<   Total miss rate	      0.3000	      0.0034	      0.7446	      0.7584	      0.4890	      0.3750
< 
<  Demand Block Misses	       44797	         137	       44660	       41552	        3105	           3
<   DB miss rate		      0.1682	      0.0007	      0.5807	      0.5898	      0.4809	      0.3750
<  Prefetch Block Misses	        7620	          80	        7540	        7540	           0	           0
<   PFB miss rate		      0.1524	      0.2432	      0.1518	      0.1518	      0.0000	      0.0000
<  Total Block Misses	       52417	         217	       52200	       49092	        3105	           3
<   Tot blk miss rate	      0.1657	      0.0011	      0.4124	      0.4087	      0.4809	      0.3750
< 
<  Multi-block refs                 0
<  Bytes From Memory	     1518544
<  ( / Demand Fetches)	      5.7022
<  Bytes To Memory	       68784
<  ( / Demand Writes)	     10.6543
<  Total Bytes r/w Mem	     1587328
<  ( / Demand Fetches)	      5.9605
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.64.good.i8d8b64S16fmcP for -l1-isize 8k -l1-dsize 8k -l1-ibsize 64 -l1-dbsize 64 -l1-isbsize 16 -l1-dsbsize 16 -l1-iassoc 1 -l1-dassoc 1 -l1-irepl l -l1-drepl l -l1-ifetch m -l1-dfetch m -l1-dwalloc a -l1-dwback a -l1-iccc -l1-dccc -informat P -stat-idcombine
1,95d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-isize 8192
< -l1-dsize 8192
< -l1-ibsize 64
< -l1-dbsize 64
< -l1-isbsize 16
< -l1-dsbsize 16
< -l1-iassoc 1
< -l1-dassoc 1
< -l1-irepl l
< -l1-drepl l
< -l1-ifetch m
< -l1-dfetch m
< -l1-ipfdist 1
< -l1-dpfdist 1
< -l1-dwalloc a
< -l1-dwback a
< -l1-iccc
< -l1-dccc
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat P
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-I/Dcaches
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      266310	      189397	       76913	       70449	        6456	           8
<   Fraction of total	      1.0000	      0.7112	      0.2888	      0.2645	      0.0242	      0.0000
<  Prefetch Fetches	       50002	         329	       49673	       49673	           0	           0
<   Fraction		      1.0000	      0.0066	      0.9934	      0.9934	      0.0000	      0.0000
<  Total Fetches		      316312	      189726	      126586	      120122	        6456	           8
<   Fraction		      1.0000	      0.5998	      0.4002	      0.3798	      0.0204	      0.0000
< 
<  Demand Misses		       53162	         329	       52833	       49673	        3157	           3
<   Demand miss rate	      0.1996	      0.0017	      0.6869	      0.7051	      0.4890	      0.3750
<    Compulsory misses	        2019	         323	        1696	          81	        1612	           3
<    Capacity misses	       10200	           2	       10198	        9686	         512	           0
<    Conflict misses	       40943	           4	       40939	       39906	        1033	           0
<    Compulsory fraction	      0.0380	      0.9818	      0.0321	      0.0016	      0.5106	      1.0000
<    Capacity fraction	      0.1919	      0.0061	      0.1930	      0.1950	      0.1622	      0.0000
<    Conflict fraction	      0.7702	      0.0122	      0.7749	      0.8034	      0.3272	      0.0000
<  Prefetch Misses	       41747	         320	       41427	       41427	           0	           0
<   PF miss rate		      0.8349	      0.9726	      0.8340	      0.8340	      0.0000	      0.0000
<    PF compulsory misses	         455	         315	         140	         140	           0	           0
<    PF capacity misses	        9091	           1	        9090	        9090	           0	           0
<    PF conflict misses	       32201	           4	       32197	       32197	           0	           0
<    PF compulsory fract	      0.0109	      0.9844	      0.0034	      0.0034	      0.0000	      0.0000
<    PF capacity fract	      0.2178	      0.0031	      0.2194	      0.2194	      0.0000	      0.0000
<    PF conflict fract	      0.7713	      0.0125	      0.7772	      0.7772	      0.0000	      0.0000
<  Total Misses		       94909	         649	       94260	       91100	        3157	           3
<   Total miss rate	      0.3000	      0.0034	      0.7446	      0.7584	      0.4890	      0.3750
< 
<  Demand Block Misses	       44797	         137	       44660	       41552	        3105	           3
<   DB miss rate		      0.1682	      0.0007	      0.5807	      0.5898	      0.4809	      0.3750
<    DB compulsory misses	         689	         131	         558	          49	         506	           3
<    DB capacity misses	        5482	           3	        5479	        5319	         160	           0
<    DB conflict misses	       38626	           3	       38623	       36184	        2439	           0
<    DB compulsory fract	      0.0154	      0.9562	      0.0125	      0.0012	      0.1630	      3.0000
<    DB capacity fract	      0.1224	      0.0219	      0.1227	      0.1280	      0.0515	      0.0000
<    DB conflict fract	      0.8622	      0.0219	      0.8648	      0.8708	      0.7855	      0.0000
<  Prefetch Block Misses	        7620	          80	        7540	        7540	           0	           0
<   PFB miss rate		      0.1524	      0.2432	      0.1518	      0.1518	      0.0000	      0.0000
<    PFB comp misses	          84	          80	           4	           4	           0	           0
<    PFB cap misses	         239	           0	         239	         239	           0	           0
<    PFB conf misses	        7297	           0	        7297	        7297	           0	           0
<    PFB comp fract	      0.0110	      1.0000	      0.0005	      0.0005	      0.0000	      0.0000
<    PFB cap fract	      0.0314	      0.0000	      0.0317	      0.0317	      0.0000	      0.0000
<    PFB conf fract	      0.9576	      0.0000	      0.9678	      0.9678	      0.0000	      0.0000
<  Total Block Misses	       52417	         217	       52200	       49092	        3105	           3
<   Tot blk miss rate	      0.1657	      0.0011	      0.4124	      0.4087	      0.4809	      0.3750
< 
<  Multi-block refs                 0
<  Bytes From Memory	     1518544
<  ( / Demand Fetches)	      5.7022
<  Bytes To Memory	       68784
<  ( / Demand Writes)	     10.6543
<  Total Bytes r/w Mem	     1587328
<  ( / Demand Fetches)	      5.9605
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.i8d8b64S16fl for -l1-isize 8k -l1-dsize 8k -l1-ibsize 64 -l1-dbsize 64 -l1-isbsize 16 -l1-dsbsize 16 -l1-iassoc 1 -l1-dassoc 1 -l1-irepl l -l1-drepl l -l1-ifetch l -l1-dfetch l -l1-dwalloc a -l1-dwback a -stat-idcombine -informat d
1,69d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-isize 8192
< -l1-dsize 8192
< -l1-ibsize 64
< -l1-dbsize 64
< -l1-isbsize 16
< -l1-dsbsize 16
< -l1-iassoc 1
< -l1-dassoc 1
< -l1-irepl l
< -l1-drepl l
< -l1-ifetch l
< -l1-dfetch l
< -l1-ipfdist 1
< -l1-dpfdist 1
< -l1-dwalloc a
< -l1-dwback a
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat d
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-I/Dcaches
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
<  Prefetch Fetches	      193439	      141203	       52236	       52236	           0	           0
<   Fraction		      1.0000	      0.7300	      0.2700	      0.2700	      0.0000	      0.0000
<  Total Fetches		      459214	      330174	      129040	      122606	        6426	           8
<   Fraction		      1.0000	      0.7190	      0.2810	      0.2670	      0.0140	      0.0000
< 
<  Demand Misses		       51425	         223	       51202	       48278	        2921	           3
<   Demand miss rate	      0.1935	      0.0012	      0.6667	      0.6861	      0.4546	      0.3750
<  Prefetch Misses	       37337	         420	       36917	       36917	           0	           0
<   PF miss rate		      0.1930	      0.0030	      0.7067	      0.7067	      0.0000	      0.0000
<  Total Misses		       88762	         643	       88119	       85195	        2921	           3
<   Total miss rate	      0.1933	      0.0019	      0.6829	      0.6949	      0.4546	      0.3750
< 
<  Demand Block Misses	       42195	         203	       41992	       39660	        2329	           3
<   DB miss rate		      0.1588	      0.0011	      0.5467	      0.5636	      0.3624	      0.3750
<  Prefetch Block Misses	           0	           0	           0	           0	           0	           0
<   PFB miss rate		      0.0000	      0.0000	      0.0000	      0.0000	      0.0000	      0.0000
<  Total Block Misses	       42195	         203	       41992	       39660	        2329	           3
<   Tot blk miss rate	      0.0919	      0.0006	      0.3254	      0.3235	      0.3624	      0.3750
< 
<  Multi-block refs                 0
<  Bytes From Memory	     1420192
<  ( / Demand Fetches)	      5.3436
<  Bytes To Memory	       67984
<  ( / Demand Writes)	     10.5795
<  Total Bytes r/w Mem	     1488176
<  ( / Demand Fetches)	      5.5994
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.i8d8b64S16flp for -l1-isize 8k -l1-dsize 8k -l1-ibsize 64 -l1-dbsize 64 -l1-isbsize 16 -l1-dsbsize 16 -l1-iassoc 1 -l1-dassoc 1 -l1-irepl l -l1-drepl l -l1-ifetch l -l1-dfetch l -l1-dwalloc a -l1-dwback a -informat p -stat-idcombine
1,69d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-isize 8192
< -l1-dsize 8192
< -l1-ibsize 64
< -l1-dbsize 64
< -l1-isbsize 16
< -l1-dsbsize 16
< -l1-iassoc 1
< -l1-dassoc 1
< -l1-irepl l
< -l1-drepl l
< -l1-ifetch l
< -l1-dfetch l
< -l1-ipfdist 1
< -l1-dpfdist 1
< -l1-dwalloc a
< -l1-dwback a
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat p
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-I/Dcaches
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
<  Prefetch Fetches	      193439	      141203	       52236	       52236	           0	           0
<   Fraction		      1.0000	      0.7300	      0.2700	      0.2700	      0.0000	      0.0000
<  Total Fetches		      459214	      330174	      129040	      122606	        6426	           8
<   Fraction		      1.0000	      0.7190	      0.2810	      0.2670	      0.0140	      0.0000
< 
<  Demand Misses		       51425	         223	       51202	       48278	        2921	           3
<   Demand miss rate	      0.1935	      0.0012	      0.6667	      0.6861	      0.4546	      0.3750
<  Prefetch Misses	       37337	         420	       36917	       36917	           0	           0
<   PF miss rate		      0.1930	      0.0030	      0.7067	      0.7067	      0.0000	      0.0000
<  Total Misses		       88762	         643	       88119	       85195	        2921	           3
<   Total miss rate	      0.1933	      0.0019	      0.6829	      0.6949	      0.4546	      0.3750
< 
<  Demand Block Misses	       42195	         203	       41992	       39660	        2329	           3
<   DB miss rate		      0.1588	      0.0011	      0.5467	      0.5636	      0.3624	      0.3750
<  Prefetch Block Misses	           0	           0	           0	           0	           0	           0
<   PFB miss rate		      0.0000	      0.0000	      0.0000	      0.0000	      0.0000	      0.0000
<  Total Block Misses	       42195	         203	       41992	       39660	        2329	           3
<   Tot blk miss rate	      0.0919	      0.0006	      0.3254	      0.3235	      0.3624	      0.3750
< 
<  Multi-block refs                 0
<  Bytes From Memory	     1420192
<  ( / Demand Fetches)	      5.3436
<  Bytes To Memory	       67984
<  ( / Demand Writes)	     10.5795
<  Total Bytes r/w Mem	     1488176
<  ( / Demand Fetches)	      5.5994
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.i8d8b64S16flD for -l1-isize 8k -l1-dsize 8k -l1-ibsize 64 -l1-dbsize 64 -l1-isbsize 16 -l1-dsbsize 16 -l1-iassoc 1 -l1-dassoc 1 -l1-irepl l -l1-drepl l -l1-ifetch l -l1-dfetch l -l1-dwalloc a -l1-dwback a -informat D -stat-idcombine
1,69d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-isize 8192
< -l1-dsize 8192
< -l1-ibsize 64
< -l1-dbsize 64
< -l1-isbsize 16
< -l1-dsbsize 16
< -l1-iassoc 1
< -l1-dassoc 1
< -l1-irepl l
< -l1-drepl l
< -l1-ifetch l
< -l1-dfetch l
< -l1-ipfdist 1
< -l1-dpfdist 1
< -l1-dwalloc a
< -l1-dwback a
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat D
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-I/Dcaches
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
<  Prefetch Fetches	      193439	      141203	       52236	       52236	           0	           0
<   Fraction		      1.0000	      0.7300	      0.2700	      0.2700	      0.0000	      0.0000
<  Total Fetches		      459214	      330174	      129040	      122606	        6426	           8
<   Fraction		      1.0000	      0.7190	      0.2810	      0.2670	      0.0140	      0.0000
< 
<  Demand Misses		       51425	         223	       51202	       48278	        2921	           3
<   Demand miss rate	      0.1935	      0.0012	      0.6667	      0.6861	      0.4546	      0.3750
<  Prefetch Misses	       37337	         420	       36917	       36917	           0	           0
<   PF miss rate		      0.1930	      0.0030	      0.7067	      0.7067	      0.0000	      0.0000
<  Total Misses		       88762	         643	       88119	       85195	        2921	           3
<   Total miss rate	      0.1933	      0.0019	      0.6829	      0.6949	      0.4546	      0.3750
< 
<  Demand Block Misses	       42195	         203	       41992	       39660	        2329	           3
<   DB miss rate		      0.1588	      0.0011	      0.5467	      0.5636	      0.3624	      0.3750
<  Prefetch Block Misses	           0	           0	           0	           0	           0	           0
<   PFB miss rate		      0.0000	      0.0000	      0.0000	      0.0000	      0.0000	      0.0000
<  Total Block Misses	       42195	         203	       41992	       39660	        2329	           3
<   Tot blk miss rate	      0.0919	      0.0006	      0.3254	      0.3235	      0.3624	      0.3750
< 
<  Multi-block refs                 0
<  Bytes From Memory	     1420192
<  ( / Demand Fetches)	      5.3436
<  Bytes To Memory	       67984
<  ( / Demand Writes)	     10.5795
<  Total Bytes r/w Mem	     1488176
<  ( / Demand Fetches)	      5.5994
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.i8d8b64S16flb for -l1-isize 8k -l1-dsize 8k -l1-ibsize 64 -l1-dbsize 64 -l1-isbsize 16 -l1-dsbsize 16 -l1-iassoc 1 -l1-dassoc 1 -l1-irepl l -l1-drepl l -l1-ifetch l -l1-dfetch l -l1-dwalloc a -l1-dwback a -informat b -stat-idcombine
1,69d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-isize 8192
< -l1-dsize 8192
< -l1-ibsize 64
< -l1-dbsize 64
< -l1-isbsize 16
< -l1-dsbsize 16
< -l1-iassoc 1
< -l1-dassoc 1
< -l1-irepl l
< -l1-drepl l
< -l1-ifetch l
< -l1-dfetch l
< -l1-ipfdist 1
< -l1-dpfdist 1
< -l1-dwalloc a
< -l1-dwback a
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat b
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-I/Dcaches
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
<  Prefetch Fetches	      193439	      141203	       52236	       52236	           0	           0
<   Fraction		      1.0000	      0.7300	      0.2700	      0.2700	      0.0000	      0.0000
<  Total Fetches		      459214	      330174	      129040	      122606	        6426	           8
<   Fraction		      1.0000	      0.7190	      0.2810	      0.2670	      0.0140	      0.0000
< 
<  Demand Misses		       51425	         223	       51202	       48278	        2921	           3
<   Demand miss rate	      0.1935	      0.0012	      0.6667	      0.6861	      0.4546	      0.3750
<  Prefetch Misses	       37337	         420	       36917	       36917	           0	           0
<   PF miss rate		      0.1930	      0.0030	      0.7067	      0.7067	      0.0000	      0.0000
<  Total Misses		       88762	         643	       88119	       85195	        2921	           3
<   Total miss rate	      0.1933	      0.0019	      0.6829	      0.6949	      0.4546	      0.3750
< 
<  Demand Block Misses	       42195	         203	       41992	       39660	        2329	           3
<   DB miss rate		      0.1588	      0.0011	      0.5467	      0.5636	      0.3624	      0.3750
<  Prefetch Block Misses	           0	           0	           0	           0	           0	           0
<   PFB miss rate		      0.0000	      0.0000	      0.0000	      0.0000	      0.0000	      0.0000
<  Total Block Misses	       42195	         203	       41992	       39660	        2329	           3
<   Tot blk miss rate	      0.0919	      0.0006	      0.3254	      0.3235	      0.3624	      0.3750
< 
<  Multi-block refs                 0
<  Bytes From Memory	     1420192
<  ( / Demand Fetches)	      5.3436
<  Bytes To Memory	       67984
<  ( / Demand Writes)	     10.5795
<  Total Bytes r/w Mem	     1488176
<  ( / Demand Fetches)	      5.5994
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.64.good.i8d8b64S16flP for -l1-isize 8k -l1-dsize 8k -l1-ibsize 64 -l1-dbsize 64 -l1-isbsize 16 -l1-dsbsize 16 -l1-iassoc 1 -l1-dassoc 1 -l1-irepl l -l1-drepl l -l1-ifetch l -l1-dfetch l -l1-dwalloc a -l1-dwback a -informat P -stat-idcombine
1,69d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-isize 8192
< -l1-dsize 8192
< -l1-ibsize 64
< -l1-dbsize 64
< -l1-isbsize 16
< -l1-dsbsize 16
< -l1-iassoc 1
< -l1-dassoc 1
< -l1-irepl l
< -l1-drepl l
< -l1-ifetch l
< -l1-dfetch l
< -l1-ipfdist 1
< -l1-dpfdist 1
< -l1-dwalloc a
< -l1-dwback a
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat P
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-I/Dcaches
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      266310	      189397	       76913	       70449	        6456	           8
<   Fraction of total	      1.0000	      0.7112	      0.2888	      0.2645	      0.0242	      0.0000
<  Prefetch Fetches	      193776	      141489	       52287	       52287	           0	           0
<   Fraction		      1.0000	      0.7302	      0.2698	      0.2698	      0.0000	      0.0000
<  Total Fetches		      460086	      330886	      129200	      122736	        6456	           8
<   Fraction		      1.0000	      0.7192	      0.2808	      0.2668	      0.0140	      0.0000
< 
<  Demand Misses		       51851	         229	       51622	       48571	        3048	           3
<   Demand miss rate	      0.1947	      0.0012	      0.6712	      0.6894	      0.4721	      0.3750
<  Prefetch Misses	       37650	         439	       37211	       37211	           0	           0
<   PF miss rate		      0.1943	      0.0031	      0.7117	      0.7117	      0.0000	      0.0000
<  Total Misses		       89501	         668	       88833	       85782	        3048	           3
<   Total miss rate	      0.1945	      0.0020	      0.6876	      0.6989	      0.4721	      0.3750
< 
<  Demand Block Misses	       43870	         209	       43661	       40657	        3001	           3
<   DB miss rate		      0.1647	      0.0011	      0.5677	      0.5771	      0.4648	      0.3750
<  Prefetch Block Misses	           0	           0	           0	           0	           0	           0
<   PFB miss rate		      0.0000	      0.0000	      0.0000	      0.0000	      0.0000	      0.0000
<  Total Block Misses	       43870	         209	       43661	       40657	        3001	           3
<   Tot blk miss rate	      0.0954	      0.0006	      0.3379	      0.3313	      0.4648	      0.3750
< 
<  Multi-block refs                 0
<  Bytes From Memory	     1432016
<  ( / Demand Fetches)	      5.3773
<  Bytes To Memory	       67952
<  ( / Demand Writes)	     10.5254
<  Total Bytes r/w Mem	     1499968
<  ( / Demand Fetches)	      5.6324
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.64.good.i8d8b64S16flcP for -l1-isize 8k -l1-dsize 8k -l1-ibsize 64 -l1-dbsize 64 -l1-isbsize 16 -l1-dsbsize 16 -l1-iassoc 1 -l1-dassoc 1 -l1-irepl l -l1-drepl l -l1-ifetch l -l1-dfetch l -l1-dwalloc a -l1-dwback a -l1-iccc -l1-dccc -informat P -stat-idcombine
1,95d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-isize 8192
< -l1-dsize 8192
< -l1-ibsize 64
< -l1-dbsize 64
< -l1-isbsize 16
< -l1-dsbsize 16
< -l1-iassoc 1
< -l1-dassoc 1
< -l1-irepl l
< -l1-drepl l
< -l1-ifetch l
< -l1-dfetch l
< -l1-ipfdist 1
< -l1-dpfdist 1
< -l1-dwalloc a
< -l1-dwback a
< -l1-iccc
< -l1-dccc
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat P
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-I/Dcaches
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      266310	      189397	       76913	       70449	        6456	           8
<   Fraction of total	      1.0000	      0.7112	      0.2888	      0.2645	      0.0242	      0.0000
<  Prefetch Fetches	      193776	      141489	       52287	       52287	           0	           0
<   Fraction		      1.0000	      0.7302	      0.2698	      0.2698	      0.0000	      0.0000
<  Total Fetches		      460086	      330886	      129200	      122736	        6456	           8
<   Fraction		      1.0000	      0.7192	      0.2808	      0.2668	      0.0140	      0.0000
< 
<  Demand Misses		       51851	         229	       51622	       48571	        3048	           3
<   Demand miss rate	      0.1947	      0.0012	      0.6712	      0.6894	      0.4721	      0.3750
<    Compulsory misses	        1890	         225	        1665	          57	        1605	           3
<    Capacity misses	       10297	           1	       10296	        9784	         512	           0
<    Conflict misses	       39664	           3	       39661	       38730	         931	           0
<    Compulsory fraction	      0.0365	      0.9825	      0.0323	      0.0012	      0.5266	      1.0000
<    Capacity fraction	      0.1986	      0.0044	      0.1994	      0.2014	      0.1680	      0.0000
<    Conflict fraction	      0.7650	      0.0131	      0.7683	      0.7974	      0.3054	      0.0000
<  Prefetch Misses	       37650	         439	       37211	       37211	           0	           0
<   PF miss rate		      0.1943	      0.0031	      0.7117	      0.7117	      0.0000	      0.0000
<    PF compulsory misses	         613	         434	         179	         179	           0	           0
<    PF capacity misses	        9061	           1	        9060	        9060	           0	           0
<    PF conflict misses	       27976	           4	       27972	       27972	           0	           0
<    PF compulsory fract	      0.0163	      0.9886	      0.0048	      0.0048	      0.0000	      0.0000
<    PF capacity fract	      0.2407	      0.0023	      0.2435	      0.2435	      0.0000	      0.0000
<    PF conflict fract	      0.7431	      0.0091	      0.7517	      0.7517	      0.0000	      0.0000
<  Total Misses		       89501	         668	       88833	       85782	        3048	           3
<   Total miss rate	      0.1945	      0.0020	      0.6876	      0.6989	      0.4721	      0.3750
< 
<  Demand Block Misses	       43870	         209	       43661	       40657	        3001	           3
<   DB miss rate		      0.1647	      0.0011	      0.5677	      0.5771	      0.4648	      0.3750
<    DB compulsory misses	         763	         204	         559	          50	         506	           3
<    DB capacity misses	        5722	           1	        5721	        5561	         160	           0
<    DB conflict misses	       37385	           4	       37381	       35046	        2335	           0
<    DB compulsory fract	      0.0174	      0.9761	      0.0128	      0.0012	      0.1686	      3.0000
<    DB capacity fract	      0.1304	      0.0048	      0.1310	      0.1368	      0.0533	      0.0000
<    DB conflict fract	      0.8522	      0.0191	      0.8562	      0.8620	      0.7781	      0.0000
<  Prefetch Block Misses	           0	           0	           0	           0	           0	           0
<   PFB miss rate		      0.0000	      0.0000	      0.0000	      0.0000	      0.0000	      0.0000
<    PFB comp misses	           0	           0	           0	           0	           0	           0
<    PFB cap misses	           0	           0	           0	           0	           0	           0
<    PFB conf misses	           0	           0	           0	           0	           0	           0
<    PFB comp fract	      0.0000	      0.0000	      0.0000	      0.0000	      0.0000	      0.0000
<    PFB cap fract	      0.0000	      0.0000	      0.0000	      0.0000	      0.0000	      0.0000
<    PFB conf fract	      0.0000	      0.0000	      0.0000	      0.0000	      0.0000	      0.0000
<  Total Block Misses	       43870	         209	       43661	       40657	        3001	           3
<   Tot blk miss rate	      0.0954	      0.0006	      0.3379	      0.3313	      0.4648	      0.3750
< 
<  Multi-block refs                 0
<  Bytes From Memory	     1432016
<  ( / Demand Fetches)	      5.3773
<  Bytes To Memory	       67952
<  ( / Demand Writes)	     10.5254
<  Total Bytes r/w Mem	     1499968
<  ( / Demand Fetches)	      5.6324
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.i8d8b64S16fs for -l1-isize 8k -l1-dsize 8k -l1-ibsize 64 -l1-dbsize 64 -l1-isbsize 16 -l1-dsbsize 16 -l1-iassoc 1 -l1-dassoc 1 -l1-irepl l -l1-drepl l -l1-ifetch s -l1-dfetch s -l1-dwalloc a -l1-dwback a -stat-idcombine -informat d
1,69d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-isize 8192
< -l1-dsize 8192
< -l1-ibsize 64
< -l1-dbsize 64
< -l1-isbsize 16
< -l1-dsbsize 16
< -l1-iassoc 1
< -l1-dassoc 1
< -l1-irepl l
< -l1-drepl l
< -l1-ifetch s
< -l1-dfetch s
< -l1-ipfdist 1
< -l1-dpfdist 1
< -l1-dwalloc a
< -l1-dwback a
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat d
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-I/Dcaches
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
<  Prefetch Fetches	      259341	      188971	       70370	       70370	           0	           0
<   Fraction		      1.0000	      0.7287	      0.2713	      0.2713	      0.0000	      0.0000
<  Total Fetches		      525116	      377942	      147174	      140740	        6426	           8
<   Fraction		      1.0000	      0.7197	      0.2803	      0.2680	      0.0122	      0.0000
< 
<  Demand Misses		       50423	         218	       50205	       47349	        2853	           3
<   Demand miss rate	      0.1897	      0.0012	      0.6537	      0.6729	      0.4440	      0.3750
<  Prefetch Misses	       50023	         474	       49549	       49549	           0	           0
<   PF miss rate		      0.1929	      0.0025	      0.7041	      0.7041	      0.0000	      0.0000
<  Total Misses		      100446	         692	       99754	       96898	        2853	           3
<   Total miss rate	      0.1913	      0.0018	      0.6778	      0.6885	      0.4440	      0.3750
< 
<  Demand Block Misses	       42195	         203	       41992	       39660	        2329	           3
<   DB miss rate		      0.1588	      0.0011	      0.5467	      0.5636	      0.3624	      0.3750
<  Prefetch Block Misses	           0	           0	           0	           0	           0	           0
<   PFB miss rate		      0.0000	      0.0000	      0.0000	      0.0000	      0.0000	      0.0000
<  Total Block Misses	       42195	         203	       41992	       39660	        2329	           3
<   Tot blk miss rate	      0.0804	      0.0005	      0.2853	      0.2818	      0.3624	      0.3750
< 
<  Multi-block refs                 0
<  Bytes From Memory	     1607136
<  ( / Demand Fetches)	      6.0470
<  Bytes To Memory	       67984
<  ( / Demand Writes)	     10.5795
<  Total Bytes r/w Mem	     1675120
<  ( / Demand Fetches)	      6.3028
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.i8d8b64S16fsp for -l1-isize 8k -l1-dsize 8k -l1-ibsize 64 -l1-dbsize 64 -l1-isbsize 16 -l1-dsbsize 16 -l1-iassoc 1 -l1-dassoc 1 -l1-irepl l -l1-drepl l -l1-ifetch s -l1-dfetch s -l1-dwalloc a -l1-dwback a -informat p -stat-idcombine
1,69d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-isize 8192
< -l1-dsize 8192
< -l1-ibsize 64
< -l1-dbsize 64
< -l1-isbsize 16
< -l1-dsbsize 16
< -l1-iassoc 1
< -l1-dassoc 1
< -l1-irepl l
< -l1-drepl l
< -l1-ifetch s
< -l1-dfetch s
< -l1-ipfdist 1
< -l1-dpfdist 1
< -l1-dwalloc a
< -l1-dwback a
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat p
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-I/Dcaches
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
<  Prefetch Fetches	      259341	      188971	       70370	       70370	           0	           0
<   Fraction		      1.0000	      0.7287	      0.2713	      0.2713	      0.0000	      0.0000
<  Total Fetches		      525116	      377942	      147174	      140740	        6426	           8
<   Fraction		      1.0000	      0.7197	      0.2803	      0.2680	      0.0122	      0.0000
< 
<  Demand Misses		       50423	         218	       50205	       47349	        2853	           3
<   Demand miss rate	      0.1897	      0.0012	      0.6537	      0.6729	      0.4440	      0.3750
<  Prefetch Misses	       50023	         474	       49549	       49549	           0	           0
<   PF miss rate		      0.1929	      0.0025	      0.7041	      0.7041	      0.0000	      0.0000
<  Total Misses		      100446	         692	       99754	       96898	        2853	           3
<   Total miss rate	      0.1913	      0.0018	      0.6778	      0.6885	      0.4440	      0.3750
< 
<  Demand Block Misses	       42195	         203	       41992	       39660	        2329	           3
<   DB miss rate		      0.1588	      0.0011	      0.5467	      0.5636	      0.3624	      0.3750
<  Prefetch Block Misses	           0	           0	           0	           0	           0	           0
<   PFB miss rate		      0.0000	      0.0000	      0.0000	      0.0000	      0.0000	      0.0000
<  Total Block Misses	       42195	         203	       41992	       39660	        2329	           3
<   Tot blk miss rate	      0.0804	      0.0005	      0.2853	      0.2818	      0.3624	      0.3750
< 
<  Multi-block refs                 0
<  Bytes From Memory	     1607136
<  ( / Demand Fetches)	      6.0470
<  Bytes To Memory	       67984
<  ( / Demand Writes)	     10.5795
<  Total Bytes r/w Mem	     1675120
<  ( / Demand Fetches)	      6.3028
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.i8d8b64S16fsD for -l1-isize 8k -l1-dsize 8k -l1-ibsize 64 -l1-dbsize 64 -l1-isbsize 16 -l1-dsbsize 16 -l1-iassoc 1 -l1-dassoc 1 -l1-irepl l -l1-drepl l -l1-ifetch s -l1-dfetch s -l1-dwalloc a -l1-dwback a -informat D -stat-idcombine
1,69d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-isize 8192
< -l1-dsize 8192
< -l1-ibsize 64
< -l1-dbsize 64
< -l1-isbsize 16
< -l1-dsbsize 16
< -l1-iassoc 1
< -l1-dassoc 1
< -l1-irepl l
< -l1-drepl l
< -l1-ifetch s
< -l1-dfetch s
< -l1-ipfdist 1
< -l1-dpfdist 1
< -l1-dwalloc a
< -l1-dwback a
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat D
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-I/Dcaches
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
<  Prefetch Fetches	      259341	      188971	       70370	       70370	           0	           0
<   Fraction		      1.0000	      0.7287	      0.2713	      0.2713	      0.0000	      0.0000
<  Total Fetches		      525116	      377942	      147174	      140740	        6426	           8
<   Fraction		      1.0000	      0.7197	      0.2803	      0.2680	      0.0122	      0.0000
< 
<  Demand Misses		       50423	         218	       50205	       47349	        2853	           3
<   Demand miss rate	      0.1897	      0.0012	      0.6537	      0.6729	      0.4440	      0.3750
<  Prefetch Misses	       50023	         474	       49549	       49549	           0	           0
<   PF miss rate		      0.1929	      0.0025	      0.7041	      0.7041	      0.0000	      0.0000
<  Total Misses		      100446	         692	       99754	       96898	        2853	           3
<   Total miss rate	      0.1913	      0.0018	      0.6778	      0.6885	      0.4440	      0.3750
< 
<  Demand Block Misses	       42195	         203	       41992	       39660	        2329	           3
<   DB miss rate		      0.1588	      0.0011	      0.5467	      0.5636	      0.3624	      0.3750
<  Prefetch Block Misses	           0	           0	           0	           0	           0	           0
<   PFB miss rate		      0.0000	      0.0000	      0.0000	      0.0000	      0.0000	      0.0000
<  Total Block Misses	       42195	         203	       41992	       39660	        2329	           3
<   Tot blk miss rate	      0.0804	      0.0005	      0.2853	      0.2818	      0.3624	      0.3750
< 
<  Multi-block refs                 0
<  Bytes From Memory	     1607136
<  ( / Demand Fetches)	      6.0470
<  Bytes To Memory	       67984
<  ( / Demand Writes)	     10.5795
<  Total Bytes r/w Mem	     1675120
<  ( / Demand Fetches)	      6.3028
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.i8d8b64S16fsb for -l1-isize 8k -l1-dsize 8k -l1-ibsize 64 -l1-dbsize 64 -l1-isbsize 16 -l1-dsbsize 16 -l1-iassoc 1 -l1-dassoc 1 -l1-irepl l -l1-drepl l -l1-ifetch s -l1-dfetch s -l1-dwalloc a -l1-dwback a -informat b -stat-idcombine
1,69d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-isize 8192
< -l1-dsize 8192
< -l1-ibsize 64
< -l1-dbsize 64
< -l1-isbsize 16
< -l1-dsbsize 16
< -l1-iassoc 1
< -l1-dassoc 1
< -l1-irepl l
< -l1-drepl l
< -l1-ifetch s
< -l1-dfetch s
< -l1-ipfdist 1
< -l1-dpfdist 1
< -l1-dwalloc a
< -l1-dwback a
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat b
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-I/Dcaches
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
<  Prefetch Fetches	      259341	      188971	       70370	       70370	           0	           0
<   Fraction		      1.0000	      0.7287	      0.2713	      0.2713	      0.0000	      0.0000
<  Total Fetches		      525116	      377942	      147174	      140740	        6426	           8
<   Fraction		      1.0000	      0.7197	      0.2803	      0.2680	      0.0122	      0.0000
< 
<  Demand Misses		       50423	         218	       50205	       47349	        2853	           3
<   Demand miss rate	      0.1897	      0.0012	      0.6537	      0.6729	      0.4440	      0.3750
<  Prefetch Misses	       50023	         474	       49549	       49549	           0	           0
<   PF miss rate		      0.1929	      0.0025	      0.7041	      0.7041	      0.0000	      0.0000
<  Total Misses		      100446	         692	       99754	       96898	        2853	           3
<   Total miss rate	      0.1913	      0.0018	      0.6778	      0.6885	      0.4440	      0.3750
< 
<  Demand Block Misses	       42195	         203	       41992	       39660	        2329	           3
<   DB miss rate		      0.1588	      0.0011	      0.5467	      0.5636	      0.3624	      0.3750
<  Prefetch Block Misses	           0	           0	           0	           0	           0	           0
<   PFB miss rate		      0.0000	      0.0000	      0.0000	      0.0000	      0.0000	      0.0000
<  Total Block Misses	       42195	         203	       41992	       39660	        2329	           3
<   Tot blk miss rate	      0.0804	      0.0005	      0.2853	      0.2818	      0.3624	      0.3750
< 
<  Multi-block refs                 0
<  Bytes From Memory	     1607136
<  ( / Demand Fetches)	      6.0470
<  Bytes To Memory	       67984
<  ( / Demand Writes)	     10.5795
<  Total Bytes r/w Mem	     1675120
<  ( / Demand Fetches)	      6.3028
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.64.good.i8d8b64S16fsP for -l1-isize 8k -l1-dsize 8k -l1-ibsize 64 -l1-dbsize 64 -l1-isbsize 16 -l1-dsbsize 16 -l1-iassoc 1 -l1-dassoc 1 -l1-irepl l -l1-drepl l -l1-ifetch s -l1-dfetch s -l1-dwalloc a -l1-dwback a -informat P -stat-idcombine
1,69d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-isize 8192
< -l1-dsize 8192
< -l1-ibsize 64
< -l1-dbsize 64
< -l1-isbsize 16
< -l1-dsbsize 16
< -l1-iassoc 1
< -l1-dassoc 1
< -l1-irepl l
< -l1-drepl l
< -l1-ifetch s
< -l1-dfetch s
< -l1-ipfdist 1
< -l1-dpfdist 1
< -l1-dwalloc a
< -l1-dwback a
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat P
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-I/Dcaches
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      266310	      189397	       76913	       70449	        6456	           8
<   Fraction of total	      1.0000	      0.7112	      0.2888	      0.2645	      0.0242	      0.0000
<  Prefetch Fetches	      259846	      189397	       70449	       70449	           0	           0
<   Fraction		      1.0000	      0.7289	      0.2711	      0.2711	      0.0000	      0.0000
<  Total Fetches		      526156	      378794	      147362	      140898	        6456	           8
<   Fraction		      1.0000	      0.7199	      0.2801	      0.2678	      0.0123	      0.0000
< 
<  Demand Misses		       51109	         226	       50883	       47834	        3046	           3
<   Demand miss rate	      0.1919	      0.0012	      0.6616	      0.6790	      0.4718	      0.3750
<  Prefetch Misses	       50334	         491	       49843	       49843	           0	           0
<   PF miss rate		      0.1937	      0.0026	      0.7075	      0.7075	      0.0000	      0.0000
<  Total Misses		      101443	         717	      100726	       97677	        3046	           3
<   Total miss rate	      0.1928	      0.0019	      0.6835	      0.6932	      0.4718	      0.3750
< 
<  Demand Block Misses	       43870	         209	       43661	       40657	        3001	           3
<   DB miss rate		      0.1647	      0.0011	      0.5677	      0.5771	      0.4648	      0.3750
<  Prefetch Block Misses	           0	           0	           0	           0	           0	           0
<   PFB miss rate		      0.0000	      0.0000	      0.0000	      0.0000	      0.0000	      0.0000
<  Total Block Misses	       43870	         209	       43661	       40657	        3001	           3
<   Tot blk miss rate	      0.0834	      0.0006	      0.2963	      0.2886	      0.4648	      0.3750
< 
<  Multi-block refs                 0
<  Bytes From Memory	     1623088
<  ( / Demand Fetches)	      6.0947
<  Bytes To Memory	       67952
<  ( / Demand Writes)	     10.5254
<  Total Bytes r/w Mem	     1691040
<  ( / Demand Fetches)	      6.3499
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.64.good.i8d8b64S16fscP for -l1-isize 8k -l1-dsize 8k -l1-ibsize 64 -l1-dbsize 64 -l1-isbsize 16 -l1-dsbsize 16 -l1-iassoc 1 -l1-dassoc 1 -l1-irepl l -l1-drepl l -l1-ifetch s -l1-dfetch s -l1-dwalloc a -l1-dwback a -l1-iccc -l1-dccc -informat P -stat-idcombine
1,95d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-isize 8192
< -l1-dsize 8192
< -l1-ibsize 64
< -l1-dbsize 64
< -l1-isbsize 16
< -l1-dsbsize 16
< -l1-iassoc 1
< -l1-dassoc 1
< -l1-irepl l
< -l1-drepl l
< -l1-ifetch s
< -l1-dfetch s
< -l1-ipfdist 1
< -l1-dpfdist 1
< -l1-dwalloc a
< -l1-dwback a
< -l1-iccc
< -l1-dccc
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat P
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-I/Dcaches
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      266310	      189397	       76913	       70449	        6456	           8
<   Fraction of total	      1.0000	      0.7112	      0.2888	      0.2645	      0.0242	      0.0000
<  Prefetch Fetches	      259846	      189397	       70449	       70449	           0	           0
<   Fraction		      1.0000	      0.7289	      0.2711	      0.2711	      0.0000	      0.0000
<  Total Fetches		      526156	      378794	      147362	      140898	        6456	           8
<   Fraction		      1.0000	      0.7199	      0.2801	      0.2678	      0.0123	      0.0000
< 
<  Demand Misses		       51109	         226	       50883	       47834	        3046	           3
<   Demand miss rate	      0.1919	      0.0012	      0.6616	      0.6790	      0.4718	      0.3750
<    Compulsory misses	        1884	         222	        1662	          56	        1603	           3
<    Capacity misses	       10298	           1	       10297	        9785	         512	           0
<    Conflict misses	       38927	           3	       38924	       37993	         931	           0
<    Compulsory fraction	      0.0369	      0.9823	      0.0327	      0.0012	      0.5263	      1.0000
<    Capacity fraction	      0.2015	      0.0044	      0.2024	      0.2046	      0.1681	      0.0000
<    Conflict fraction	      0.7616	      0.0133	      0.7650	      0.7943	      0.3056	      0.0000
<  Prefetch Misses	       50334	         491	       49843	       49843	           0	           0
<   PF miss rate		      0.1937	      0.0026	      0.7075	      0.7075	      0.0000	      0.0000
<    PF compulsory misses	         741	         483	         258	         258	           0	           0
<    PF capacity misses	       10097	           1	       10096	       10096	           0	           0
<    PF conflict misses	       39496	           7	       39489	       39489	           0	           0
<    PF compulsory fract	      0.0147	      0.9837	      0.0052	      0.0052	      0.0000	      0.0000
<    PF capacity fract	      0.2006	      0.0020	      0.2026	      0.2026	      0.0000	      0.0000
<    PF conflict fract	      0.7847	      0.0143	      0.7923	      0.7923	      0.0000	      0.0000
<  Total Misses		      101443	         717	      100726	       97677	        3046	           3
<   Total miss rate	      0.1928	      0.0019	      0.6835	      0.6932	      0.4718	      0.3750
< 
<  Demand Block Misses	       43870	         209	       43661	       40657	        3001	           3
<   DB miss rate		      0.1647	      0.0011	      0.5677	      0.5771	      0.4648	      0.3750
<    DB compulsory misses	         763	         204	         559	          50	         506	           3
<    DB capacity misses	        5722	           1	        5721	        5561	         160	           0
<    DB conflict misses	       37385	           4	       37381	       35046	        2335	           0
<    DB compulsory fract	      0.0174	      0.9761	      0.0128	      0.0012	      0.1686	      3.0000
<    DB capacity fract	      0.1304	      0.0048	      0.1310	      0.1368	      0.0533	      0.0000
<    DB conflict fract	      0.8522	      0.0191	      0.8562	      0.8620	      0.7781	      0.0000
<  Prefetch Block Misses	           0	           0	           0	           0	           0	           0
<   PFB miss rate		      0.0000	      0.0000	      0.0000	      0.0000	      0.0000	      0.0000
<    PFB comp misses	           0	           0	           0	           0	           0	           0
<    PFB cap misses	           0	           0	           0	           0	           0	           0
<    PFB conf misses	           0	           0	           0	           0	           0	           0
<    PFB comp fract	      0.0000	      0.0000	      0.0000	      0.0000	      0.0000	      0.0000
<    PFB cap fract	      0.0000	      0.0000	      0.0000	      0.0000	      0.0000	      0.0000
<    PFB conf fract	      0.0000	      0.0000	      0.0000	      0.0000	      0.0000	      0.0000
<  Total Block Misses	       43870	         209	       43661	       40657	        3001	           3
<   Tot blk miss rate	      0.0834	      0.0006	      0.2963	      0.2886	      0.4648	      0.3750
< 
<  Multi-block refs                 0
<  Bytes From Memory	     1623088
<  ( / Demand Fetches)	      6.0947
<  Bytes To Memory	       67952
<  ( / Demand Writes)	     10.5254
<  Total Bytes r/w Mem	     1691040
<  ( / Demand Fetches)	      6.3499
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.i8d8b64S16fsP50 for -l1-isize 8k -l1-dsize 8k -l1-ibsize 64 -l1-dbsize 64 -l1-isbsize 16 -l1-dsbsize 16 -l1-iassoc 1 -l1-dassoc 1 -l1-irepl l -l1-drepl l -l1-ifetch s -l1-dfetch s -l1-dwalloc a -l1-dwback a -l1-ipfabort 50 -l1-dpfabort 50 -stat-idcombine -informat d
1,71d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-isize 8192
< -l1-dsize 8192
< -l1-ibsize 64
< -l1-dbsize 64
< -l1-isbsize 16
< -l1-dsbsize 16
< -l1-iassoc 1
< -l1-dassoc 1
< -l1-irepl l
< -l1-drepl l
< -l1-ifetch s
< -l1-dfetch s
< -l1-ipfdist 1
< -l1-dpfdist 1
< -l1-ipfabort 50
< -l1-dpfabort 50
< -l1-dwalloc a
< -l1-dwback a
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat d
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-I/Dcaches
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
<  Prefetch Fetches	      129968	       94777	       35191	       35191	           0	           0
<   Fraction		      1.0000	      0.7292	      0.2708	      0.2708	      0.0000	      0.0000
<  Total Fetches		      395743	      283748	      111995	      105561	        6426	           8
<   Fraction		      1.0000	      0.7170	      0.2830	      0.2667	      0.0162	      0.0000
< 
<  Demand Misses		       53654	         239	       53415	       50522	        2890	           3
<   Demand miss rate	      0.2019	      0.0013	      0.6955	      0.7179	      0.4497	      0.3750
<  Prefetch Misses	       28637	         438	       28199	       28199	           0	           0
<   PF miss rate		      0.2203	      0.0046	      0.8013	      0.8013	      0.0000	      0.0000
<  Total Misses		       82291	         677	       81614	       78721	        2890	           3
<   Total miss rate	      0.2079	      0.0024	      0.7287	      0.7457	      0.4497	      0.3750
< 
<  Demand Block Misses	       42195	         203	       41992	       39660	        2329	           3
<   DB miss rate		      0.1588	      0.0011	      0.5467	      0.5636	      0.3624	      0.3750
<  Prefetch Block Misses	           0	           0	           0	           0	           0	           0
<   PFB miss rate		      0.0000	      0.0000	      0.0000	      0.0000	      0.0000	      0.0000
<  Total Block Misses	       42195	         203	       41992	       39660	        2329	           3
<   Tot blk miss rate	      0.1066	      0.0007	      0.3749	      0.3757	      0.3624	      0.3750
< 
<  Multi-block refs                 0
<  Bytes From Memory	     1316656
<  ( / Demand Fetches)	      4.9540
<  Bytes To Memory	       67984
<  ( / Demand Writes)	     10.5795
<  Total Bytes r/w Mem	     1384640
<  ( / Demand Fetches)	      5.2098
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.i8d8b64S16fsP50p for -l1-isize 8k -l1-dsize 8k -l1-ibsize 64 -l1-dbsize 64 -l1-isbsize 16 -l1-dsbsize 16 -l1-iassoc 1 -l1-dassoc 1 -l1-irepl l -l1-drepl l -l1-ifetch s -l1-dfetch s -l1-dwalloc a -l1-dwback a -l1-ipfabort 50 -l1-dpfabort 50 -informat p -stat-idcombine
1,71d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-isize 8192
< -l1-dsize 8192
< -l1-ibsize 64
< -l1-dbsize 64
< -l1-isbsize 16
< -l1-dsbsize 16
< -l1-iassoc 1
< -l1-dassoc 1
< -l1-irepl l
< -l1-drepl l
< -l1-ifetch s
< -l1-dfetch s
< -l1-ipfdist 1
< -l1-dpfdist 1
< -l1-ipfabort 50
< -l1-dpfabort 50
< -l1-dwalloc a
< -l1-dwback a
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat p
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-I/Dcaches
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
<  Prefetch Fetches	      129968	       94777	       35191	       35191	           0	           0
<   Fraction		      1.0000	      0.7292	      0.2708	      0.2708	      0.0000	      0.0000
<  Total Fetches		      395743	      283748	      111995	      105561	        6426	           8
<   Fraction		      1.0000	      0.7170	      0.2830	      0.2667	      0.0162	      0.0000
< 
<  Demand Misses		       53654	         239	       53415	       50522	        2890	           3
<   Demand miss rate	      0.2019	      0.0013	      0.6955	      0.7179	      0.4497	      0.3750
<  Prefetch Misses	       28637	         438	       28199	       28199	           0	           0
<   PF miss rate		      0.2203	      0.0046	      0.8013	      0.8013	      0.0000	      0.0000
<  Total Misses		       82291	         677	       81614	       78721	        2890	           3
<   Total miss rate	      0.2079	      0.0024	      0.7287	      0.7457	      0.4497	      0.3750
< 
<  Demand Block Misses	       42195	         203	       41992	       39660	        2329	           3
<   DB miss rate		      0.1588	      0.0011	      0.5467	      0.5636	      0.3624	      0.3750
<  Prefetch Block Misses	           0	           0	           0	           0	           0	           0
<   PFB miss rate		      0.0000	      0.0000	      0.0000	      0.0000	      0.0000	      0.0000
<  Total Block Misses	       42195	         203	       41992	       39660	        2329	           3
<   Tot blk miss rate	      0.1066	      0.0007	      0.3749	      0.3757	      0.3624	      0.3750
< 
<  Multi-block refs                 0
<  Bytes From Memory	     1316656
<  ( / Demand Fetches)	      4.9540
<  Bytes To Memory	       67984
<  ( / Demand Writes)	     10.5795
<  Total Bytes r/w Mem	     1384640
<  ( / Demand Fetches)	      5.2098
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.i8d8b64S16fsP50D for -l1-isize 8k -l1-dsize 8k -l1-ibsize 64 -l1-dbsize 64 -l1-isbsize 16 -l1-dsbsize 16 -l1-iassoc 1 -l1-dassoc 1 -l1-irepl l -l1-drepl l -l1-ifetch s -l1-dfetch s -l1-dwalloc a -l1-dwback a -l1-ipfabort 50 -l1-dpfabort 50 -informat D -stat-idcombine
1,71d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-isize 8192
< -l1-dsize 8192
< -l1-ibsize 64
< -l1-dbsize 64
< -l1-isbsize 16
< -l1-dsbsize 16
< -l1-iassoc 1
< -l1-dassoc 1
< -l1-irepl l
< -l1-drepl l
< -l1-ifetch s
< -l1-dfetch s
< -l1-ipfdist 1
< -l1-dpfdist 1
< -l1-ipfabort 50
< -l1-dpfabort 50
< -l1-dwalloc a
< -l1-dwback a
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat D
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-I/Dcaches
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
<  Prefetch Fetches	      129968	       94777	       35191	       35191	           0	           0
<   Fraction		      1.0000	      0.7292	      0.2708	      0.2708	      0.0000	      0.0000
<  Total Fetches		      395743	      283748	      111995	      105561	        6426	           8
<   Fraction		      1.0000	      0.7170	      0.2830	      0.2667	      0.0162	      0.0000
< 
<  Demand Misses		       53654	         239	       53415	       50522	        2890	           3
<   Demand miss rate	      0.2019	      0.0013	      0.6955	      0.7179	      0.4497	      0.3750
<  Prefetch Misses	       28637	         438	       28199	       28199	           0	           0
<   PF miss rate		      0.2203	      0.0046	      0.8013	      0.8013	      0.0000	      0.0000
<  Total Misses		       82291	         677	       81614	       78721	        2890	           3
<   Total miss rate	      0.2079	      0.0024	      0.7287	      0.7457	      0.4497	      0.3750
< 
<  Demand Block Misses	       42195	         203	       41992	       39660	        2329	           3
<   DB miss rate		      0.1588	      0.0011	      0.5467	      0.5636	      0.3624	      0.3750
<  Prefetch Block Misses	           0	           0	           0	           0	           0	           0
<   PFB miss rate		      0.0000	      0.0000	      0.0000	      0.0000	      0.0000	      0.0000
<  Total Block Misses	       42195	         203	       41992	       39660	        2329	           3
<   Tot blk miss rate	      0.1066	      0.0007	      0.3749	      0.3757	      0.3624	      0.3750
< 
<  Multi-block refs                 0
<  Bytes From Memory	     1316656
<  ( / Demand Fetches)	      4.9540
<  Bytes To Memory	       67984
<  ( / Demand Writes)	     10.5795
<  Total Bytes r/w Mem	     1384640
<  ( / Demand Fetches)	      5.2098
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.i8d8b64S16fsP50b for -l1-isize 8k -l1-dsize 8k -l1-ibsize 64 -l1-dbsize 64 -l1-isbsize 16 -l1-dsbsize 16 -l1-iassoc 1 -l1-dassoc 1 -l1-irepl l -l1-drepl l -l1-ifetch s -l1-dfetch s -l1-dwalloc a -l1-dwback a -l1-ipfabort 50 -l1-dpfabort 50 -informat b -stat-idcombine
1,71d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-isize 8192
< -l1-dsize 8192
< -l1-ibsize 64
< -l1-dbsize 64
< -l1-isbsize 16
< -l1-dsbsize 16
< -l1-iassoc 1
< -l1-dassoc 1
< -l1-irepl l
< -l1-drepl l
< -l1-ifetch s
< -l1-dfetch s
< -l1-ipfdist 1
< -l1-dpfdist 1
< -l1-ipfabort 50
< -l1-dpfabort 50
< -l1-dwalloc a
< -l1-dwback a
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat b
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-I/Dcaches
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
<  Prefetch Fetches	      129968	       94777	       35191	       35191	           0	           0
<   Fraction		      1.0000	      0.7292	      0.2708	      0.2708	      0.0000	      0.0000
<  Total Fetches		      395743	      283748	      111995	      105561	        6426	           8
<   Fraction		      1.0000	      0.7170	      0.2830	      0.2667	      0.0162	      0.0000
< 
<  Demand Misses		       53654	         239	       53415	       50522	        2890	           3
<   Demand miss rate	      0.2019	      0.0013	      0.6955	      0.7179	      0.4497	      0.3750
<  Prefetch Misses	       28637	         438	       28199	       28199	           0	           0
<   PF miss rate		      0.2203	      0.0046	      0.8013	      0.8013	      0.0000	      0.0000
<  Total Misses		       82291	         677	       81614	       78721	        2890	           3
<   Total miss rate	      0.2079	      0.0024	      0.7287	      0.7457	      0.4497	      0.3750
< 
<  Demand Block Misses	       42195	         203	       41992	       39660	        2329	           3
<   DB miss rate		      0.1588	      0.0011	      0.5467	      0.5636	      0.3624	      0.3750
<  Prefetch Block Misses	           0	           0	           0	           0	           0	           0
<   PFB miss rate		      0.0000	      0.0000	      0.0000	      0.0000	      0.0000	      0.0000
<  Total Block Misses	       42195	         203	       41992	       39660	        2329	           3
<   Tot blk miss rate	      0.1066	      0.0007	      0.3749	      0.3757	      0.3624	      0.3750
< 
<  Multi-block refs                 0
<  Bytes From Memory	     1316656
<  ( / Demand Fetches)	      4.9540
<  Bytes To Memory	       67984
<  ( / Demand Writes)	     10.5795
<  Total Bytes r/w Mem	     1384640
<  ( / Demand Fetches)	      5.2098
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.64.good.i8d8b64S16fsP50P for -l1-isize 8k -l1-dsize 8k -l1-ibsize 64 -l1-dbsize 64 -l1-isbsize 16 -l1-dsbsize 16 -l1-iassoc 1 -l1-dassoc 1 -l1-irepl l -l1-drepl l -l1-ifetch s -l1-dfetch s -l1-dwalloc a -l1-dwback a -l1-ipfabort 50 -l1-dpfabort 50 -informat P -stat-idcombine
1,71d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-isize 8192
< -l1-dsize 8192
< -l1-ibsize 64
< -l1-dbsize 64
< -l1-isbsize 16
< -l1-dsbsize 16
< -l1-iassoc 1
< -l1-dassoc 1
< -l1-irepl l
< -l1-drepl l
< -l1-ifetch s
< -l1-dfetch s
< -l1-ipfdist 1
< -l1-dpfdist 1
< -l1-ipfabort 50
< -l1-dpfabort 50
< -l1-dwalloc a
< -l1-dwback a
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat P
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-I/Dcaches
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      266310	      189397	       76913	       70449	        6456	           8
<   Fraction of total	      1.0000	      0.7112	      0.2888	      0.2645	      0.0242	      0.0000
<  Prefetch Fetches	      130209	       94950	       35259	       35259	           0	           0
<   Fraction		      1.0000	      0.7292	      0.2708	      0.2708	      0.0000	      0.0000
<  Total Fetches		      396519	      284347	      112172	      105708	        6456	           8
<   Fraction		      1.0000	      0.7171	      0.2829	      0.2666	      0.0163	      0.0000
< 
<  Demand Misses		       54200	         247	       53953	       50902	        3048	           3
<   Demand miss rate	      0.2035	      0.0013	      0.7015	      0.7225	      0.4721	      0.3750
<  Prefetch Misses	       28802	         457	       28345	       28345	           0	           0
<   PF miss rate		      0.2212	      0.0048	      0.8039	      0.8039	      0.0000	      0.0000
<  Total Misses		       83002	         704	       82298	       79247	        3048	           3
<   Total miss rate	      0.2093	      0.0025	      0.7337	      0.7497	      0.4721	      0.3750
< 
<  Demand Block Misses	       43870	         209	       43661	       40657	        3001	           3
<   DB miss rate		      0.1647	      0.0011	      0.5677	      0.5771	      0.4648	      0.3750
<  Prefetch Block Misses	           0	           0	           0	           0	           0	           0
<   PFB miss rate		      0.0000	      0.0000	      0.0000	      0.0000	      0.0000	      0.0000
<  Total Block Misses	       43870	         209	       43661	       40657	        3001	           3
<   Tot blk miss rate	      0.1106	      0.0007	      0.3892	      0.3846	      0.4648	      0.3750
< 
<  Multi-block refs                 0
<  Bytes From Memory	     1328032
<  ( / Demand Fetches)	      4.9868
<  Bytes To Memory	       67952
<  ( / Demand Writes)	     10.5254
<  Total Bytes r/w Mem	     1395984
<  ( / Demand Fetches)	      5.2420
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.64.good.i8d8b64S16fsP50cP for -l1-isize 8k -l1-dsize 8k -l1-ibsize 64 -l1-dbsize 64 -l1-isbsize 16 -l1-dsbsize 16 -l1-iassoc 1 -l1-dassoc 1 -l1-irepl l -l1-drepl l -l1-ifetch s -l1-dfetch s -l1-dwalloc a -l1-dwback a -l1-ipfabort 50 -l1-dpfabort 50 -l1-iccc -l1-dccc -informat P -stat-idcombine
1,97d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-isize 8192
< -l1-dsize 8192
< -l1-ibsize 64
< -l1-dbsize 64
< -l1-isbsize 16
< -l1-dsbsize 16
< -l1-iassoc 1
< -l1-dassoc 1
< -l1-irepl l
< -l1-drepl l
< -l1-ifetch s
< -l1-dfetch s
< -l1-ipfdist 1
< -l1-dpfdist 1
< -l1-ipfabort 50
< -l1-dpfabort 50
< -l1-dwalloc a
< -l1-dwback a
< -l1-iccc
< -l1-dccc
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat P
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-I/Dcaches
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      266310	      189397	       76913	       70449	        6456	           8
<   Fraction of total	      1.0000	      0.7112	      0.2888	      0.2645	      0.0242	      0.0000
<  Prefetch Fetches	      130209	       94950	       35259	       35259	           0	           0
<   Fraction		      1.0000	      0.7292	      0.2708	      0.2708	      0.0000	      0.0000
<  Total Fetches		      396519	      284347	      112172	      105708	        6456	           8
<   Fraction		      1.0000	      0.7171	      0.2829	      0.2666	      0.0163	      0.0000
< 
<  Demand Misses		       54200	         247	       53953	       50902	        3048	           3
<   Demand miss rate	      0.2035	      0.0013	      0.7015	      0.7225	      0.4721	      0.3750
<    Compulsory misses	        1943	         243	        1700	          92	        1605	           3
<    Capacity misses	       12339	           1	       12338	       11826	         512	           0
<    Conflict misses	       39918	           3	       39915	       38984	         931	           0
<    Compulsory fraction	      0.0358	      0.9838	      0.0315	      0.0018	      0.5266	      1.0000
<    Capacity fraction	      0.2277	      0.0040	      0.2287	      0.2323	      0.1680	      0.0000
<    Conflict fraction	      0.7365	      0.0121	      0.7398	      0.7659	      0.3054	      0.0000
<  Prefetch Misses	       28802	         457	       28345	       28345	           0	           0
<   PF miss rate		      0.2212	      0.0048	      0.8039	      0.8039	      0.0000	      0.0000
<    PF compulsory misses	         661	         449	         212	         212	           0	           0
<    PF capacity misses	        7500	           1	        7499	        7499	           0	           0
<    PF conflict misses	       20641	           7	       20634	       20634	           0	           0
<    PF compulsory fract	      0.0229	      0.9825	      0.0075	      0.0075	      0.0000	      0.0000
<    PF capacity fract	      0.2604	      0.0022	      0.2646	      0.2646	      0.0000	      0.0000
<    PF conflict fract	      0.7167	      0.0153	      0.7280	      0.7280	      0.0000	      0.0000
<  Total Misses		       83002	         704	       82298	       79247	        3048	           3
<   Total miss rate	      0.2093	      0.0025	      0.7337	      0.7497	      0.4721	      0.3750
< 
<  Demand Block Misses	       43870	         209	       43661	       40657	        3001	           3
<   DB miss rate		      0.1647	      0.0011	      0.5677	      0.5771	      0.4648	      0.3750
<    DB compulsory misses	         763	         204	         559	          50	         506	           3
<    DB capacity misses	        5722	           1	        5721	        5561	         160	           0
<    DB conflict misses	       37385	           4	       37381	       35046	        2335	           0
<    DB compulsory fract	      0.0174	      0.9761	      0.0128	      0.0012	      0.1686	      3.0000
<    DB capacity fract	      0.1304	      0.0048	      0.1310	      0.1368	      0.0533	      0.0000
<    DB conflict fract	      0.8522	      0.0191	      0.8562	      0.8620	      0.7781	      0.0000
<  Prefetch Block Misses	           0	           0	           0	           0	           0	           0
<   PFB miss rate		      0.0000	      0.0000	      0.0000	      0.0000	      0.0000	      0.0000
<    PFB comp misses	           0	           0	           0	           0	           0	           0
<    PFB cap misses	           0	           0	           0	           0	           0	           0
<    PFB conf misses	           0	           0	           0	           0	           0	           0
<    PFB comp fract	      0.0000	      0.0000	      0.0000	      0.0000	      0.0000	      0.0000
<    PFB cap fract	      0.0000	      0.0000	      0.0000	      0.0000	      0.0000	      0.0000
<    PFB conf fract	      0.0000	      0.0000	      0.0000	      0.0000	      0.0000	      0.0000
<  Total Block Misses	       43870	         209	       43661	       40657	        3001	           3
<   Tot blk miss rate	      0.1106	      0.0007	      0.3892	      0.3846	      0.4648	      0.3750
< 
<  Multi-block refs                 0
<  Bytes From Memory	     1328032
<  ( / Demand Fetches)	      4.9868
<  Bytes To Memory	       67952
<  ( / Demand Writes)	     10.5254
<  Total Bytes r/w Mem	     1395984
<  ( / Demand Fetches)	      5.2420
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.i8d8b16a2Q10 for -l1-isize 8k -l1-dsize 8k -l1-ibsize 16 -l1-dbsize 16 -l1-iassoc 2 -l1-dassoc 2 -l1-irepl l -l1-drepl l -l1-ifetch d -l1-dfetch d -l1-dwalloc a -l1-dwback a -flushcount 10k -stat-idcombine -informat d
1,52d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-isize 8192
< -l1-dsize 8192
< -l1-ibsize 16
< -l1-dbsize 16
< -l1-isbsize 16
< -l1-dsbsize 16
< -l1-iassoc 2
< -l1-dassoc 2
< -l1-irepl l
< -l1-drepl l
< -l1-ifetch d
< -l1-dfetch d
< -l1-dwalloc a
< -l1-dwback a
< -skipcount 0
< -flushcount 10240
< -maxcount 0
< -stat-interval 0
< -informat d
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-I/Dcaches
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      265775	      188971	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.7110	      0.2890	      0.2648	      0.0242	      0.0000
< 
<  Demand Misses		       27657	        1230	       26427	       25310	        1113	           4
<   Demand miss rate	      0.1041	      0.0065	      0.3441	      0.3597	      0.1732	      0.5000
< 
<  Multi-block refs                 0
<  Bytes From Memory	      442512
<  ( / Demand Fetches)	      1.6650
<  Bytes To Memory	       50336
<  ( / Demand Writes)	      7.8332
<  Total Bytes r/w Mem	      492848
<  ( / Demand Fetches)	      1.8544
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.64.good.i8d8b16a2Q10cP for -l1-isize 8k -l1-dsize 8k -l1-ibsize 16 -l1-dbsize 16 -l1-iassoc 2 -l1-dassoc 2 -l1-irepl l -l1-drepl l -l1-ifetch d -l1-dfetch d -l1-dwalloc a -l1-dwback a -l1-iccc -l1-dccc -flushcount 10k -informat P -stat-idcombine
1,60d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-isize 8192
< -l1-dsize 8192
< -l1-ibsize 16
< -l1-dbsize 16
< -l1-isbsize 16
< -l1-dsbsize 16
< -l1-iassoc 2
< -l1-dassoc 2
< -l1-irepl l
< -l1-drepl l
< -l1-ifetch d
< -l1-dfetch d
< -l1-dwalloc a
< -l1-dwback a
< -l1-iccc
< -l1-dccc
< -skipcount 0
< -flushcount 10240
< -maxcount 0
< -stat-interval 0
< -informat P
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-I/Dcaches
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      266310	      189397	       76913	       70449	        6456	           8
<   Fraction of total	      1.0000	      0.7112	      0.2888	      0.2645	      0.0242	      0.0000
< 
<  Demand Misses		       29675	        1261	       28414	       25769	        2640	           5
<   Demand miss rate	      0.1114	      0.0067	      0.3694	      0.3658	      0.4089	      0.6250
<    Compulsory misses	       17037	        1259	       15778	       13634	        2139	           5
<    Capacity misses	        4752	           0	        4752	        4752	           0	           0
<    Conflict misses	        7886	           2	        7884	        7383	         501	           0
<    Compulsory fraction	      0.5741	      0.9984	      0.5553	      0.5291	      0.8102	      1.0000
<    Capacity fraction	      0.1601	      0.0000	      0.1672	      0.1844	      0.0000	      0.0000
<    Conflict fraction	      0.2657	      0.0016	      0.2775	      0.2865	      0.1898	      0.0000
< 
<  Multi-block refs                 0
<  Bytes From Memory	      474800
<  ( / Demand Fetches)	      1.7829
<  Bytes To Memory	       66480
<  ( / Demand Writes)	     10.2974
<  Total Bytes r/w Mem	      541280
<  ( / Demand Fetches)	      2.0325
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.64.good.i8d8b16a2cP for -l1-isize 8k -l1-dsize 8k -l1-ibsize 16 -l1-dbsize 16 -l1-iassoc 2 -l1-dassoc 2 -l1-irepl l -l1-drepl l -l1-ifetch d -l1-dfetch d -l1-dwalloc a -l1-dwback a -l1-iccc -l1-dccc -informat P -stat-idcombine
1,60d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l1-isize 8192
< -l1-dsize 8192
< -l1-ibsize 16
< -l1-dbsize 16
< -l1-isbsize 16
< -l1-dsbsize 16
< -l1-iassoc 2
< -l1-dassoc 2
< -l1-irepl l
< -l1-drepl l
< -l1-ifetch d
< -l1-dfetch d
< -l1-dwalloc a
< -l1-dwback a
< -l1-iccc
< -l1-dccc
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat P
< -on-trigger 0x0
< -off-trigger 0x0
< -stat-idcombine
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-I/Dcaches
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      266310	      189397	       76913	       70449	        6456	           8
<   Fraction of total	      1.0000	      0.7112	      0.2888	      0.2645	      0.0242	      0.0000
< 
<  Demand Misses		       28707	         591	       28116	       25477	        2636	           3
<   Demand miss rate	      0.1078	      0.0031	      0.3656	      0.3616	      0.4083	      0.3750
<    Compulsory misses	        2341	         589	        1752	         137	        1612	           3
<    Capacity misses	       17820	           0	       17820	       17308	         512	           0
<    Conflict misses	        8546	           2	        8544	        8032	         512	           0
<    Compulsory fraction	      0.0815	      0.9966	      0.0623	      0.0054	      0.6115	      1.0000
<    Capacity fraction	      0.6208	      0.0000	      0.6338	      0.6794	      0.1942	      0.0000
<    Conflict fraction	      0.2977	      0.0034	      0.3039	      0.3153	      0.1942	      0.0000
< 
<  Multi-block refs                 0
<  Bytes From Memory	      459312
<  ( / Demand Fetches)	      1.7247
<  Bytes To Memory	       66224
<  ( / Demand Writes)	     10.2577
<  Total Bytes r/w Mem	      525536
<  ( / Demand Fetches)	      1.9734
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.id8b16a1_u1b64a4 for -l1-isize 8k -l1-dsize 16k -l1-ibsize 16 -l1-dbsize 16 -l1-iassoc 1 -l1-dassoc 1 -l1-irepl r -l1-drepl r -l1-ifetch a -l1-dfetch a -l1-dwalloc f -l1-dwback f -l2-usize 1m -l2-ubsize 64 -l2-usbsize 16 -l2-uassoc 4 -l2-urepl l -l2-ufetch s -l2-uwalloc a -l2-uwback a -informat d
1,127d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l2-usize 1048576
< -l1-isize 8192
< -l1-dsize 16384
< -l2-ubsize 64
< -l1-ibsize 16
< -l1-dbsize 16
< -l2-usbsize 16
< -l1-isbsize 16
< -l1-dsbsize 16
< -l2-uassoc 4
< -l1-iassoc 1
< -l1-dassoc 1
< -l2-urepl l
< -l1-irepl r
< -l1-drepl r
< -l2-ufetch s
< -l1-ifetch a
< -l1-dfetch a
< -l2-upfdist 1
< -l1-ipfdist 1
< -l1-dpfdist 1
< -l2-uwalloc a
< -l1-dwalloc f
< -l2-uwback a
< -l1-dwback f
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat d
< -on-trigger 0x0
< -off-trigger 0x0
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-icache
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      188971	      188971	           0	           0	           0	           0
<   Fraction of total	      1.0000	      1.0000	      0.0000	      0.0000	      0.0000	      0.0000
<  Prefetch Fetches	      188971	      188971	           0	           0	           0	           0
<   Fraction		      1.0000	      1.0000	      0.0000	      0.0000	      0.0000	      0.0000
<  Total Fetches		      377942	      377942	           0	           0	           0	           0
<   Fraction		      1.0000	      1.0000	      0.0000	      0.0000	      0.0000	      0.0000
< 
<  Demand Misses		         115	         115	           0	           0	           0	           0
<   Demand miss rate	      0.0006	      0.0006	      0.0000	      0.0000	      0.0000	      0.0000
<  Prefetch Misses	         556	         556	           0	           0	           0	           0
<   PF miss rate		      0.0029	      0.0029	      0.0000	      0.0000	      0.0000	      0.0000
<  Total Misses		         671	         671	           0	           0	           0	           0
<   Total miss rate	      0.0018	      0.0018	      0.0000	      0.0000	      0.0000	      0.0000
< 
<  Multi-block refs                 0
<  Bytes From Memory	       10736
<  ( / Demand Fetches)	      0.0568
<  Bytes To Memory	           0
<  ( / Demand Writes)	      0.0000
<  Total Bytes r/w Mem	       10736
<  ( / Demand Fetches)	      0.0568
< 
< l1-dcache
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		       76804	           0	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.0000	      1.0000	      0.9162	      0.0837	      0.0001
<  Prefetch Fetches	       70370	           0	       70370	       70370	           0	           0
<   Fraction		      1.0000	      0.0000	      1.0000	      1.0000	      0.0000	      0.0000
<  Total Fetches		      147174	           0	      147174	      140740	        6426	           8
<   Fraction		      1.0000	      0.0000	      1.0000	      0.9563	      0.0437	      0.0001
< 
<  Demand Misses		       30501	           0	       30501	       27001	        3497	           3
<   Demand miss rate	      0.3971	      0.0000	      0.3971	      0.3837	      0.5442	      0.3750
<  Prefetch Misses	       25899	           0	       25899	       25899	           0	           0
<   PF miss rate		      0.3680	      0.0000	      0.3680	      0.3680	      0.0000	      0.0000
<  Total Misses		       56400	           0	       56400	       52900	        3497	           3
<   Total miss rate	      0.3832	      0.0000	      0.3832	      0.3759	      0.5442	      0.3750
< 
<  Multi-block refs                 0
<  Bytes From Memory	      846448
<  ( / Demand Fetches)	     11.0209
<  Bytes To Memory	       49316
<  ( / Demand Writes)	      7.6744
<  Total Bytes r/w Mem	      895764
<  ( / Demand Fetches)	     11.6630
< 
< l2-ucache
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		       59279	         671	       58608	       52900	        5705	           3
<   Fraction of total	      1.0000	      0.0113	      0.9887	      0.8924	      0.0962	      0.0001
<  Prefetch Fetches	       53571	         671	       52900	       52900	           0	           0
<   Fraction		      1.0000	      0.0125	      0.9875	      0.9875	      0.0000	      0.0000
<  Total Fetches		      112850	        1342	      111508	      105800	        5705	           3
<   Fraction		      1.0000	      0.0119	      0.9881	      0.9375	      0.0506	      0.0000
< 
<  Demand Misses		        1362	         221	        1141	          56	        1085	           0
<   Demand miss rate	      0.0230	      0.3294	      0.0195	      0.0011	      0.1902	      0.0000
<  Prefetch Misses	         875	         536	         339	         339	           0	           0
<   PF miss rate		      0.0163	      0.7988	      0.0064	      0.0064	      0.0000	      0.0000
<  Total Misses		        2237	         757	        1480	         395	        1085	           0
<   Total miss rate	      0.0198	      0.5641	      0.0133	      0.0037	      0.1902	      0.0000
< 
<  Demand Block Misses	         608	         213	         395	          50	         345	           0
<   DB miss rate		      0.0103	      0.3174	      0.0067	      0.0009	      0.0605	      0.0000
<  Prefetch Block Misses	           0	           0	           0	           0	           0	           0
<   PFB miss rate		      0.0000	      0.0000	      0.0000	      0.0000	      0.0000	      0.0000
<  Total Block Misses	         608	         213	         395	          50	         345	           0
<   Tot blk miss rate	      0.0054	      0.1587	      0.0035	      0.0005	      0.0605	      0.0000
< 
<  Multi-block refs                 0
<  Bytes From Memory	       35792
<  ( / Demand Fetches)	      0.6038
<  Bytes To Memory	       17664
<  ( / Demand Writes)	      3.0962
<  Total Bytes r/w Mem	       53456
<  ( / Demand Fetches)	      0.9018
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.id8b16a1_u1b64a4p for -l1-isize 8k -l1-dsize 16k -l1-ibsize 16 -l1-dbsize 16 -l1-iassoc 1 -l1-dassoc 1 -l1-irepl r -l1-drepl r -l1-ifetch a -l1-dfetch a -l1-dwalloc f -l1-dwback f -l2-usize 1m -l2-ubsize 64 -l2-usbsize 16 -l2-uassoc 4 -l2-urepl l -l2-ufetch s -l2-uwalloc a -l2-uwback a -informat p
1,127d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l2-usize 1048576
< -l1-isize 8192
< -l1-dsize 16384
< -l2-ubsize 64
< -l1-ibsize 16
< -l1-dbsize 16
< -l2-usbsize 16
< -l1-isbsize 16
< -l1-dsbsize 16
< -l2-uassoc 4
< -l1-iassoc 1
< -l1-dassoc 1
< -l2-urepl l
< -l1-irepl r
< -l1-drepl r
< -l2-ufetch s
< -l1-ifetch a
< -l1-dfetch a
< -l2-upfdist 1
< -l1-ipfdist 1
< -l1-dpfdist 1
< -l2-uwalloc a
< -l1-dwalloc f
< -l2-uwback a
< -l1-dwback f
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat p
< -on-trigger 0x0
< -off-trigger 0x0
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-icache
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      188971	      188971	           0	           0	           0	           0
<   Fraction of total	      1.0000	      1.0000	      0.0000	      0.0000	      0.0000	      0.0000
<  Prefetch Fetches	      188971	      188971	           0	           0	           0	           0
<   Fraction		      1.0000	      1.0000	      0.0000	      0.0000	      0.0000	      0.0000
<  Total Fetches		      377942	      377942	           0	           0	           0	           0
<   Fraction		      1.0000	      1.0000	      0.0000	      0.0000	      0.0000	      0.0000
< 
<  Demand Misses		         115	         115	           0	           0	           0	           0
<   Demand miss rate	      0.0006	      0.0006	      0.0000	      0.0000	      0.0000	      0.0000
<  Prefetch Misses	         556	         556	           0	           0	           0	           0
<   PF miss rate		      0.0029	      0.0029	      0.0000	      0.0000	      0.0000	      0.0000
<  Total Misses		         671	         671	           0	           0	           0	           0
<   Total miss rate	      0.0018	      0.0018	      0.0000	      0.0000	      0.0000	      0.0000
< 
<  Multi-block refs                 0
<  Bytes From Memory	       10736
<  ( / Demand Fetches)	      0.0568
<  Bytes To Memory	           0
<  ( / Demand Writes)	      0.0000
<  Total Bytes r/w Mem	       10736
<  ( / Demand Fetches)	      0.0568
< 
< l1-dcache
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		       76804	           0	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.0000	      1.0000	      0.9162	      0.0837	      0.0001
<  Prefetch Fetches	       70370	           0	       70370	       70370	           0	           0
<   Fraction		      1.0000	      0.0000	      1.0000	      1.0000	      0.0000	      0.0000
<  Total Fetches		      147174	           0	      147174	      140740	        6426	           8
<   Fraction		      1.0000	      0.0000	      1.0000	      0.9563	      0.0437	      0.0001
< 
<  Demand Misses		       30501	           0	       30501	       27001	        3497	           3
<   Demand miss rate	      0.3971	      0.0000	      0.3971	      0.3837	      0.5442	      0.3750
<  Prefetch Misses	       25899	           0	       25899	       25899	           0	           0
<   PF miss rate		      0.3680	      0.0000	      0.3680	      0.3680	      0.0000	      0.0000
<  Total Misses		       56400	           0	       56400	       52900	        3497	           3
<   Total miss rate	      0.3832	      0.0000	      0.3832	      0.3759	      0.5442	      0.3750
< 
<  Multi-block refs                 0
<  Bytes From Memory	      846448
<  ( / Demand Fetches)	     11.0209
<  Bytes To Memory	       62957
<  ( / Demand Writes)	      9.7972
<  Total Bytes r/w Mem	      909405
<  ( / Demand Fetches)	     11.8406
< 
< l2-ucache
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		       59279	         671	       58608	       52900	        5705	           3
<   Fraction of total	      1.0000	      0.0113	      0.9887	      0.8924	      0.0962	      0.0001
<  Prefetch Fetches	       53571	         671	       52900	       52900	           0	           0
<   Fraction		      1.0000	      0.0125	      0.9875	      0.9875	      0.0000	      0.0000
<  Total Fetches		      112850	        1342	      111508	      105800	        5705	           3
<   Fraction		      1.0000	      0.0119	      0.9881	      0.9375	      0.0506	      0.0000
< 
<  Demand Misses		        1362	         221	        1141	          56	        1085	           0
<   Demand miss rate	      0.0230	      0.3294	      0.0195	      0.0011	      0.1902	      0.0000
<  Prefetch Misses	         875	         536	         339	         339	           0	           0
<   PF miss rate		      0.0163	      0.7988	      0.0064	      0.0064	      0.0000	      0.0000
<  Total Misses		        2237	         757	        1480	         395	        1085	           0
<   Total miss rate	      0.0198	      0.5641	      0.0133	      0.0037	      0.1902	      0.0000
< 
<  Demand Block Misses	         608	         213	         395	          50	         345	           0
<   DB miss rate		      0.0103	      0.3174	      0.0067	      0.0009	      0.0605	      0.0000
<  Prefetch Block Misses	           0	           0	           0	           0	           0	           0
<   PFB miss rate		      0.0000	      0.0000	      0.0000	      0.0000	      0.0000	      0.0000
<  Total Block Misses	         608	         213	         395	          50	         345	           0
<   Tot blk miss rate	      0.0054	      0.1587	      0.0035	      0.0005	      0.0605	      0.0000
< 
<  Multi-block refs                 0
<  Bytes From Memory	       35792
<  ( / Demand Fetches)	      0.6038
<  Bytes To Memory	       17664
<  ( / Demand Writes)	      3.0962
<  Total Bytes r/w Mem	       53456
<  ( / Demand Fetches)	      0.9018
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.id8b16a1_u1b64a4D for -l1-isize 8k -l1-dsize 16k -l1-ibsize 16 -l1-dbsize 16 -l1-iassoc 1 -l1-dassoc 1 -l1-irepl r -l1-drepl r -l1-ifetch a -l1-dfetch a -l1-dwalloc f -l1-dwback f -l2-usize 1m -l2-ubsize 64 -l2-usbsize 16 -l2-uassoc 4 -l2-urepl l -l2-ufetch s -l2-uwalloc a -l2-uwback a -informat D
1,127d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l2-usize 1048576
< -l1-isize 8192
< -l1-dsize 16384
< -l2-ubsize 64
< -l1-ibsize 16
< -l1-dbsize 16
< -l2-usbsize 16
< -l1-isbsize 16
< -l1-dsbsize 16
< -l2-uassoc 4
< -l1-iassoc 1
< -l1-dassoc 1
< -l2-urepl l
< -l1-irepl r
< -l1-drepl r
< -l2-ufetch s
< -l1-ifetch a
< -l1-dfetch a
< -l2-upfdist 1
< -l1-ipfdist 1
< -l1-dpfdist 1
< -l2-uwalloc a
< -l1-dwalloc f
< -l2-uwback a
< -l1-dwback f
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat D
< -on-trigger 0x0
< -off-trigger 0x0
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-icache
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      188971	      188971	           0	           0	           0	           0
<   Fraction of total	      1.0000	      1.0000	      0.0000	      0.0000	      0.0000	      0.0000
<  Prefetch Fetches	      188971	      188971	           0	           0	           0	           0
<   Fraction		      1.0000	      1.0000	      0.0000	      0.0000	      0.0000	      0.0000
<  Total Fetches		      377942	      377942	           0	           0	           0	           0
<   Fraction		      1.0000	      1.0000	      0.0000	      0.0000	      0.0000	      0.0000
< 
<  Demand Misses		         115	         115	           0	           0	           0	           0
<   Demand miss rate	      0.0006	      0.0006	      0.0000	      0.0000	      0.0000	      0.0000
<  Prefetch Misses	         556	         556	           0	           0	           0	           0
<   PF miss rate		      0.0029	      0.0029	      0.0000	      0.0000	      0.0000	      0.0000
<  Total Misses		         671	         671	           0	           0	           0	           0
<   Total miss rate	      0.0018	      0.0018	      0.0000	      0.0000	      0.0000	      0.0000
< 
<  Multi-block refs                 0
<  Bytes From Memory	       10736
<  ( / Demand Fetches)	      0.0568
<  Bytes To Memory	           0
<  ( / Demand Writes)	      0.0000
<  Total Bytes r/w Mem	       10736
<  ( / Demand Fetches)	      0.0568
< 
< l1-dcache
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		       76804	           0	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.0000	      1.0000	      0.9162	      0.0837	      0.0001
<  Prefetch Fetches	       70370	           0	       70370	       70370	           0	           0
<   Fraction		      1.0000	      0.0000	      1.0000	      1.0000	      0.0000	      0.0000
<  Total Fetches		      147174	           0	      147174	      140740	        6426	           8
<   Fraction		      1.0000	      0.0000	      1.0000	      0.9563	      0.0437	      0.0001
< 
<  Demand Misses		       30501	           0	       30501	       27001	        3497	           3
<   Demand miss rate	      0.3971	      0.0000	      0.3971	      0.3837	      0.5442	      0.3750
<  Prefetch Misses	       25899	           0	       25899	       25899	           0	           0
<   PF miss rate		      0.3680	      0.0000	      0.3680	      0.3680	      0.0000	      0.0000
<  Total Misses		       56400	           0	       56400	       52900	        3497	           3
<   Total miss rate	      0.3832	      0.0000	      0.3832	      0.3759	      0.5442	      0.3750
< 
<  Multi-block refs                 0
<  Bytes From Memory	      846448
<  ( / Demand Fetches)	     11.0209
<  Bytes To Memory	       62957
<  ( / Demand Writes)	      9.7972
<  Total Bytes r/w Mem	      909405
<  ( / Demand Fetches)	     11.8406
< 
< l2-ucache
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		       59279	         671	       58608	       52900	        5705	           3
<   Fraction of total	      1.0000	      0.0113	      0.9887	      0.8924	      0.0962	      0.0001
<  Prefetch Fetches	       53571	         671	       52900	       52900	           0	           0
<   Fraction		      1.0000	      0.0125	      0.9875	      0.9875	      0.0000	      0.0000
<  Total Fetches		      112850	        1342	      111508	      105800	        5705	           3
<   Fraction		      1.0000	      0.0119	      0.9881	      0.9375	      0.0506	      0.0000
< 
<  Demand Misses		        1362	         221	        1141	          56	        1085	           0
<   Demand miss rate	      0.0230	      0.3294	      0.0195	      0.0011	      0.1902	      0.0000
<  Prefetch Misses	         875	         536	         339	         339	           0	           0
<   PF miss rate		      0.0163	      0.7988	      0.0064	      0.0064	      0.0000	      0.0000
<  Total Misses		        2237	         757	        1480	         395	        1085	           0
<   Total miss rate	      0.0198	      0.5641	      0.0133	      0.0037	      0.1902	      0.0000
< 
<  Demand Block Misses	         608	         213	         395	          50	         345	           0
<   DB miss rate		      0.0103	      0.3174	      0.0067	      0.0009	      0.0605	      0.0000
<  Prefetch Block Misses	           0	           0	           0	           0	           0	           0
<   PFB miss rate		      0.0000	      0.0000	      0.0000	      0.0000	      0.0000	      0.0000
<  Total Block Misses	         608	         213	         395	          50	         345	           0
<   Tot blk miss rate	      0.0054	      0.1587	      0.0035	      0.0005	      0.0605	      0.0000
< 
<  Multi-block refs                 0
<  Bytes From Memory	       35792
<  ( / Demand Fetches)	      0.6038
<  Bytes To Memory	       17664
<  ( / Demand Writes)	      3.0962
<  Total Bytes r/w Mem	       53456
<  ( / Demand Fetches)	      0.9018
< 
< ---Execution complete.
================== Thu Dec 10 20:06:06 CST 2015 ==== diff with mm.32.good.id8b16a1_u1b64a4b for -l1-isize 8k -l1-dsize 16k -l1-ibsize 16 -l1-dbsize 16 -l1-iassoc 1 -l1-dassoc 1 -l1-irepl r -l1-drepl r -l1-ifetch a -l1-dfetch a -l1-dwalloc f -l1-dwback f -l2-usize 1m -l2-ubsize 64 -l2-usbsize 16 -l2-uassoc 4 -l2-urepl l -l2-ufetch s -l2-uwalloc a -l2-uwback a -informat b
1,127d0
< ---Dinero IV cache simulator, version XXX
< ---Written by Jan Edler and Mark D. Hill
< ---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
< ---All rights reserved.
< ---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
< ---See -copyright option for details
< 
< ---Summary of options (-help option gives usage information).
< 
< -l2-usize 1048576
< -l1-isize 8192
< -l1-dsize 16384
< -l2-ubsize 64
< -l1-ibsize 16
< -l1-dbsize 16
< -l2-usbsize 16
< -l1-isbsize 16
< -l1-dsbsize 16
< -l2-uassoc 4
< -l1-iassoc 1
< -l1-dassoc 1
< -l2-urepl l
< -l1-irepl r
< -l1-drepl r
< -l2-ufetch s
< -l1-ifetch a
< -l1-dfetch a
< -l2-upfdist 1
< -l1-ipfdist 1
< -l1-dpfdist 1
< -l2-uwalloc a
< -l1-dwalloc f
< -l2-uwback a
< -l1-dwback f
< -skipcount 0
< -flushcount 0
< -maxcount 0
< -stat-interval 0
< -informat b
< -on-trigger 0x0
< -off-trigger 0x0
< 
< ---Simulation begins.
< ---Simulation complete.
< l1-icache
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		      188971	      188971	           0	           0	           0	           0
<   Fraction of total	      1.0000	      1.0000	      0.0000	      0.0000	      0.0000	      0.0000
<  Prefetch Fetches	      188971	      188971	           0	           0	           0	           0
<   Fraction		      1.0000	      1.0000	      0.0000	      0.0000	      0.0000	      0.0000
<  Total Fetches		      377942	      377942	           0	           0	           0	           0
<   Fraction		      1.0000	      1.0000	      0.0000	      0.0000	      0.0000	      0.0000
< 
<  Demand Misses		         115	         115	           0	           0	           0	           0
<   Demand miss rate	      0.0006	      0.0006	      0.0000	      0.0000	      0.0000	      0.0000
<  Prefetch Misses	         556	         556	           0	           0	           0	           0
<   PF miss rate		      0.0029	      0.0029	      0.0000	      0.0000	      0.0000	      0.0000
<  Total Misses		         671	         671	           0	           0	           0	           0
<   Total miss rate	      0.0018	      0.0018	      0.0000	      0.0000	      0.0000	      0.0000
< 
<  Multi-block refs                 0
<  Bytes From Memory	       10736
<  ( / Demand Fetches)	      0.0568
<  Bytes To Memory	           0
<  ( / Demand Writes)	      0.0000
<  Total Bytes r/w Mem	       10736
<  ( / Demand Fetches)	      0.0568
< 
< l1-dcache
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		       76804	           0	       76804	       70370	        6426	           8
<   Fraction of total	      1.0000	      0.0000	      1.0000	      0.9162	      0.0837	      0.0001
<  Prefetch Fetches	       70370	           0	       70370	       70370	           0	           0
<   Fraction		      1.0000	      0.0000	      1.0000	      1.0000	      0.0000	      0.0000
<  Total Fetches		      147174	           0	      147174	      140740	        6426	           8
<   Fraction		      1.0000	      0.0000	      1.0000	      0.9563	      0.0437	      0.0001
< 
<  Demand Misses		       30501	           0	       30501	       27001	        3497	           3
<   Demand miss rate	      0.3971	      0.0000	      0.3971	      0.3837	      0.5442	      0.3750
<  Prefetch Misses	       25899	           0	       25899	       25899	           0	           0
<   PF miss rate		      0.3680	      0.0000	      0.3680	      0.3680	      0.0000	      0.0000
<  Total Misses		       56400	           0	       56400	       52900	        3497	           3
<   Total miss rate	      0.3832	      0.0000	      0.3832	      0.3759	      0.5442	      0.3750
< 
<  Multi-block refs                 0
<  Bytes From Memory	      846448
<  ( / Demand Fetches)	     11.0209
<  Bytes To Memory	       62957
<  ( / Demand Writes)	      9.7972
<  Total Bytes r/w Mem	      909405
<  ( / Demand Fetches)	     11.8406
< 
< l2-ucache
<  Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
<  -----------------	      ------	      ------	      ------	      ------	      ------	      ------
<  Demand Fetches		       59279	         671	       58608	       52900	        5705	           3
<   Fraction of total	      1.0000	      0.0113	      0.9887	      0.8924	      0.0962	      0.0001
<  Prefetch Fetches	       53571	         671	       52900	       52900	           0	           0
<   Fraction		      1.0000	      0.0125	      0.9875	      0.9875	      0.0000	      0.0000
<  Total Fetches		      112850	        1342	      111508	      105800	        5705	           3
<   Fraction		      1.0000	      0.0119	      0.9881	      0.9375	      0.0506	      0.0000
< 
<  Demand Misses		        1362	         221	        1141	          56	        1085	           0
<   Demand miss rate	      0.0230	      0.3294	      0.0195	      0.0011	      0.1902	      0.0000
<  Prefetch Misses	         875	         536	         339	         339	           0	           0
<   PF miss rate		      0.0163	      0.7988	      0.0064	      0.0064	      0.0000	      0.0000
<  Total Misses		        2237	         757	        1480	         395	        1085	           0
<   Total miss rate	      0.0198	      0.5641	      0.0133	      0.0037	      0.1902	      0.0000
< 
<  Demand Block Misses	         608	         213	         395	          50	         345	           0
<   DB miss rate		      0.0103	      0.3174	      0.0067	      0.0009	      0.0605	      0.0000
<  Prefetch Block Misses	           0	           0	           0	           0	           0	           0
<   PFB miss rate		      0.0000	      0.0000	      0.0000	      0.0000	      0.0000	      0.0000
<  Total Block Misses	         608	         213	         395	          50	         345	           0
<   Tot blk miss rate	      0.0054	      0.1587	      0.0035	      0.0005	      0.0605	      0.0000
< 
<  Multi-block refs                 0
<  Bytes From Memory	       35792
<  ( / Demand Fetches)	      0.6038
<  Bytes To Memory	       17664
<  ( / Demand Writes)	      3.0962
<  Total Bytes r/w Mem	       53456
<  ( / Demand Fetches)	      0.9018
< 
< ---Execution complete.
====================== done Thu Dec 10 20:06:06 CST 2015
