Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (win64) Build 2960000 Wed Aug  5 22:57:20 MDT 2020
| Date         : Wed Oct 16 15:36:38 2024
| Host         : HWLAB79 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file toplevel_timing_summary_routed.rpt -pb toplevel_timing_summary_routed.pb -rpx toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : toplevel
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (80)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (256)
5. checking no_input_delay (16)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (80)
-------------------------
 There are 80 register/latch pins with no clock driven by root clock pin: clk_div/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (256)
--------------------------------------------------
 There are 256 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.728      -10.156                     24                   29        0.111        0.000                      0                   29        0.045        0.000                       0                    30  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.100}        2.200           454.545         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.728      -10.156                     24                   29        0.111        0.000                      0                   29        0.045        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           24  Failing Endpoints,  Worst Slack       -0.728ns,  Total Violation      -10.156ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.728ns  (required time - arrival time)
  Source:                 clk_div/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            clk_div/cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        2.743ns  (logic 1.857ns (67.704%)  route 0.886ns (32.296%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 7.118 - 2.200 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.617     5.219    clk_div/clk
    SLICE_X50Y100        FDRE                                         r  clk_div/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.518     5.737 f  clk_div/cnt_reg[27]/Q
                         net (fo=29, routed)          0.885     6.622    clk_div/p_0_in
    SLICE_X50Y94         LUT2 (Prop_lut2_I1_O)        0.124     6.746 r  clk_div/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     6.746    clk_div/cnt[0]_i_6_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.259 r  clk_div/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.259    clk_div/cnt_reg[0]_i_1_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.376 r  clk_div/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.376    clk_div/cnt_reg[4]_i_1_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.493 r  clk_div/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.493    clk_div/cnt_reg[8]_i_1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.610 r  clk_div/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.610    clk_div/cnt_reg[12]_i_1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.727 r  clk_div/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.727    clk_div/cnt_reg[16]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.844 r  clk_div/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.845    clk_div/cnt_reg[20]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.962 r  clk_div/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.962    clk_div/cnt_reg[24]_i_1_n_0
    SLICE_X50Y100        FDRE                                         r  clk_div/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    E3                                                0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.611 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.531    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.622 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.496     7.118    clk_div/clk
    SLICE_X50Y100        FDRE                                         r  clk_div/cnt_reg[27]/C
                         clock pessimism              0.301     7.419    
                         clock uncertainty           -0.035     7.384    
    SLICE_X50Y100        FDRE (Setup_fdre_C_D)       -0.150     7.234    clk_div/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          7.234    
                         arrival time                          -7.962    
  -------------------------------------------------------------------
                         slack                                 -0.728    

Slack (VIOLATED) :        -0.675ns  (required time - arrival time)
  Source:                 clk_div/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            clk_div/cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        2.949ns  (logic 2.063ns (69.960%)  route 0.886ns (30.040%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 7.118 - 2.200 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.617     5.219    clk_div/clk
    SLICE_X50Y100        FDRE                                         r  clk_div/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.518     5.737 f  clk_div/cnt_reg[27]/Q
                         net (fo=29, routed)          0.885     6.622    clk_div/p_0_in
    SLICE_X50Y94         LUT2 (Prop_lut2_I1_O)        0.124     6.746 r  clk_div/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     6.746    clk_div/cnt[0]_i_6_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.259 r  clk_div/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.259    clk_div/cnt_reg[0]_i_1_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.376 r  clk_div/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.376    clk_div/cnt_reg[4]_i_1_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.493 r  clk_div/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.493    clk_div/cnt_reg[8]_i_1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.610 r  clk_div/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.610    clk_div/cnt_reg[12]_i_1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.727 r  clk_div/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.727    clk_div/cnt_reg[16]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.844 r  clk_div/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.845    clk_div/cnt_reg[20]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.168 r  clk_div/cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.168    clk_div/cnt_reg[24]_i_1_n_6
    SLICE_X50Y100        FDRE                                         r  clk_div/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    E3                                                0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.611 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.531    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.622 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.496     7.118    clk_div/clk
    SLICE_X50Y100        FDRE                                         r  clk_div/cnt_reg[25]/C
                         clock pessimism              0.301     7.419    
                         clock uncertainty           -0.035     7.384    
    SLICE_X50Y100        FDRE (Setup_fdre_C_D)        0.109     7.493    clk_div/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          7.493    
                         arrival time                          -8.168    
  -------------------------------------------------------------------
                         slack                                 -0.675    

Slack (VIOLATED) :        -0.662ns  (required time - arrival time)
  Source:                 clk_div/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            clk_div/cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 1.946ns (68.736%)  route 0.885ns (31.265%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 7.135 - 2.200 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.617     5.219    clk_div/clk
    SLICE_X50Y100        FDRE                                         r  clk_div/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.518     5.737 f  clk_div/cnt_reg[27]/Q
                         net (fo=29, routed)          0.885     6.622    clk_div/p_0_in
    SLICE_X50Y94         LUT2 (Prop_lut2_I1_O)        0.124     6.746 r  clk_div/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     6.746    clk_div/cnt[0]_i_6_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.259 r  clk_div/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.259    clk_div/cnt_reg[0]_i_1_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.376 r  clk_div/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.376    clk_div/cnt_reg[4]_i_1_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.493 r  clk_div/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.493    clk_div/cnt_reg[8]_i_1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.610 r  clk_div/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.610    clk_div/cnt_reg[12]_i_1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.727 r  clk_div/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.727    clk_div/cnt_reg[16]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.050 r  clk_div/cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.050    clk_div/cnt_reg[20]_i_1_n_6
    SLICE_X50Y99         FDRE                                         r  clk_div/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    E3                                                0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.611 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.531    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.622 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.512     7.135    clk_div/clk
    SLICE_X50Y99         FDRE                                         r  clk_div/cnt_reg[21]/C
                         clock pessimism              0.180     7.315    
                         clock uncertainty           -0.035     7.279    
    SLICE_X50Y99         FDRE (Setup_fdre_C_D)        0.109     7.388    clk_div/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          7.388    
                         arrival time                          -8.050    
  -------------------------------------------------------------------
                         slack                                 -0.662    

Slack (VIOLATED) :        -0.654ns  (required time - arrival time)
  Source:                 clk_div/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            clk_div/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 1.938ns (68.647%)  route 0.885ns (31.353%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 7.135 - 2.200 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.617     5.219    clk_div/clk
    SLICE_X50Y100        FDRE                                         r  clk_div/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.518     5.737 f  clk_div/cnt_reg[27]/Q
                         net (fo=29, routed)          0.885     6.622    clk_div/p_0_in
    SLICE_X50Y94         LUT2 (Prop_lut2_I1_O)        0.124     6.746 r  clk_div/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     6.746    clk_div/cnt[0]_i_6_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.259 r  clk_div/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.259    clk_div/cnt_reg[0]_i_1_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.376 r  clk_div/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.376    clk_div/cnt_reg[4]_i_1_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.493 r  clk_div/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.493    clk_div/cnt_reg[8]_i_1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.610 r  clk_div/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.610    clk_div/cnt_reg[12]_i_1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.727 r  clk_div/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.727    clk_div/cnt_reg[16]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.042 r  clk_div/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.042    clk_div/cnt_reg[20]_i_1_n_4
    SLICE_X50Y99         FDRE                                         r  clk_div/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    E3                                                0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.611 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.531    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.622 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.512     7.135    clk_div/clk
    SLICE_X50Y99         FDRE                                         r  clk_div/cnt_reg[23]/C
                         clock pessimism              0.180     7.315    
                         clock uncertainty           -0.035     7.279    
    SLICE_X50Y99         FDRE (Setup_fdre_C_D)        0.109     7.388    clk_div/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          7.388    
                         arrival time                          -8.042    
  -------------------------------------------------------------------
                         slack                                 -0.654    

Slack (VIOLATED) :        -0.591ns  (required time - arrival time)
  Source:                 clk_div/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            clk_div/cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        2.865ns  (logic 1.979ns (69.079%)  route 0.886ns (30.921%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 7.118 - 2.200 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.617     5.219    clk_div/clk
    SLICE_X50Y100        FDRE                                         r  clk_div/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.518     5.737 f  clk_div/cnt_reg[27]/Q
                         net (fo=29, routed)          0.885     6.622    clk_div/p_0_in
    SLICE_X50Y94         LUT2 (Prop_lut2_I1_O)        0.124     6.746 r  clk_div/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     6.746    clk_div/cnt[0]_i_6_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.259 r  clk_div/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.259    clk_div/cnt_reg[0]_i_1_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.376 r  clk_div/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.376    clk_div/cnt_reg[4]_i_1_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.493 r  clk_div/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.493    clk_div/cnt_reg[8]_i_1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.610 r  clk_div/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.610    clk_div/cnt_reg[12]_i_1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.727 r  clk_div/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.727    clk_div/cnt_reg[16]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.844 r  clk_div/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.845    clk_div/cnt_reg[20]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.084 r  clk_div/cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.084    clk_div/cnt_reg[24]_i_1_n_5
    SLICE_X50Y100        FDRE                                         r  clk_div/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    E3                                                0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.611 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.531    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.622 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.496     7.118    clk_div/clk
    SLICE_X50Y100        FDRE                                         r  clk_div/cnt_reg[26]/C
                         clock pessimism              0.301     7.419    
                         clock uncertainty           -0.035     7.384    
    SLICE_X50Y100        FDRE (Setup_fdre_C_D)        0.109     7.493    clk_div/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                          7.493    
                         arrival time                          -8.084    
  -------------------------------------------------------------------
                         slack                                 -0.591    

Slack (VIOLATED) :        -0.578ns  (required time - arrival time)
  Source:                 clk_div/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            clk_div/cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 1.862ns (67.780%)  route 0.885ns (32.220%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 7.135 - 2.200 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.617     5.219    clk_div/clk
    SLICE_X50Y100        FDRE                                         r  clk_div/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.518     5.737 f  clk_div/cnt_reg[27]/Q
                         net (fo=29, routed)          0.885     6.622    clk_div/p_0_in
    SLICE_X50Y94         LUT2 (Prop_lut2_I1_O)        0.124     6.746 r  clk_div/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     6.746    clk_div/cnt[0]_i_6_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.259 r  clk_div/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.259    clk_div/cnt_reg[0]_i_1_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.376 r  clk_div/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.376    clk_div/cnt_reg[4]_i_1_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.493 r  clk_div/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.493    clk_div/cnt_reg[8]_i_1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.610 r  clk_div/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.610    clk_div/cnt_reg[12]_i_1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.727 r  clk_div/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.727    clk_div/cnt_reg[16]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.966 r  clk_div/cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.966    clk_div/cnt_reg[20]_i_1_n_5
    SLICE_X50Y99         FDRE                                         r  clk_div/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    E3                                                0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.611 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.531    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.622 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.512     7.135    clk_div/clk
    SLICE_X50Y99         FDRE                                         r  clk_div/cnt_reg[22]/C
                         clock pessimism              0.180     7.315    
                         clock uncertainty           -0.035     7.279    
    SLICE_X50Y99         FDRE (Setup_fdre_C_D)        0.109     7.388    clk_div/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          7.388    
                         arrival time                          -7.966    
  -------------------------------------------------------------------
                         slack                                 -0.578    

Slack (VIOLATED) :        -0.571ns  (required time - arrival time)
  Source:                 clk_div/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            clk_div/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        2.845ns  (logic 1.959ns (68.862%)  route 0.886ns (31.138%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 7.118 - 2.200 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.617     5.219    clk_div/clk
    SLICE_X50Y100        FDRE                                         r  clk_div/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.518     5.737 f  clk_div/cnt_reg[27]/Q
                         net (fo=29, routed)          0.885     6.622    clk_div/p_0_in
    SLICE_X50Y94         LUT2 (Prop_lut2_I1_O)        0.124     6.746 r  clk_div/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     6.746    clk_div/cnt[0]_i_6_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.259 r  clk_div/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.259    clk_div/cnt_reg[0]_i_1_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.376 r  clk_div/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.376    clk_div/cnt_reg[4]_i_1_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.493 r  clk_div/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.493    clk_div/cnt_reg[8]_i_1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.610 r  clk_div/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.610    clk_div/cnt_reg[12]_i_1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.727 r  clk_div/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.727    clk_div/cnt_reg[16]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.844 r  clk_div/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.845    clk_div/cnt_reg[20]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.064 r  clk_div/cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.064    clk_div/cnt_reg[24]_i_1_n_7
    SLICE_X50Y100        FDRE                                         r  clk_div/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    E3                                                0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.611 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.531    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.622 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.496     7.118    clk_div/clk
    SLICE_X50Y100        FDRE                                         r  clk_div/cnt_reg[24]/C
                         clock pessimism              0.301     7.419    
                         clock uncertainty           -0.035     7.384    
    SLICE_X50Y100        FDRE (Setup_fdre_C_D)        0.109     7.493    clk_div/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          7.493    
                         arrival time                          -8.064    
  -------------------------------------------------------------------
                         slack                                 -0.571    

Slack (VIOLATED) :        -0.558ns  (required time - arrival time)
  Source:                 clk_div/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            clk_div/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        2.727ns  (logic 1.842ns (67.543%)  route 0.885ns (32.457%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 7.135 - 2.200 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.617     5.219    clk_div/clk
    SLICE_X50Y100        FDRE                                         r  clk_div/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.518     5.737 f  clk_div/cnt_reg[27]/Q
                         net (fo=29, routed)          0.885     6.622    clk_div/p_0_in
    SLICE_X50Y94         LUT2 (Prop_lut2_I1_O)        0.124     6.746 r  clk_div/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     6.746    clk_div/cnt[0]_i_6_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.259 r  clk_div/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.259    clk_div/cnt_reg[0]_i_1_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.376 r  clk_div/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.376    clk_div/cnt_reg[4]_i_1_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.493 r  clk_div/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.493    clk_div/cnt_reg[8]_i_1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.610 r  clk_div/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.610    clk_div/cnt_reg[12]_i_1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.727 r  clk_div/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.727    clk_div/cnt_reg[16]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.946 r  clk_div/cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.946    clk_div/cnt_reg[20]_i_1_n_7
    SLICE_X50Y99         FDRE                                         r  clk_div/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    E3                                                0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.611 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.531    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.622 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.512     7.135    clk_div/clk
    SLICE_X50Y99         FDRE                                         r  clk_div/cnt_reg[20]/C
                         clock pessimism              0.180     7.315    
                         clock uncertainty           -0.035     7.279    
    SLICE_X50Y99         FDRE (Setup_fdre_C_D)        0.109     7.388    clk_div/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          7.388    
                         arrival time                          -7.946    
  -------------------------------------------------------------------
                         slack                                 -0.558    

Slack (VIOLATED) :        -0.545ns  (required time - arrival time)
  Source:                 clk_div/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            clk_div/cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 1.829ns (67.388%)  route 0.885ns (32.612%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 7.135 - 2.200 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.617     5.219    clk_div/clk
    SLICE_X50Y100        FDRE                                         r  clk_div/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.518     5.737 f  clk_div/cnt_reg[27]/Q
                         net (fo=29, routed)          0.885     6.622    clk_div/p_0_in
    SLICE_X50Y94         LUT2 (Prop_lut2_I1_O)        0.124     6.746 r  clk_div/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     6.746    clk_div/cnt[0]_i_6_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.259 r  clk_div/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.259    clk_div/cnt_reg[0]_i_1_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.376 r  clk_div/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.376    clk_div/cnt_reg[4]_i_1_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.493 r  clk_div/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.493    clk_div/cnt_reg[8]_i_1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.610 r  clk_div/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.610    clk_div/cnt_reg[12]_i_1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.933 r  clk_div/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.933    clk_div/cnt_reg[16]_i_1_n_6
    SLICE_X50Y98         FDRE                                         r  clk_div/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    E3                                                0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.611 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.531    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.622 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.512     7.135    clk_div/clk
    SLICE_X50Y98         FDRE                                         r  clk_div/cnt_reg[17]/C
                         clock pessimism              0.180     7.315    
                         clock uncertainty           -0.035     7.279    
    SLICE_X50Y98         FDRE (Setup_fdre_C_D)        0.109     7.388    clk_div/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          7.388    
                         arrival time                          -7.933    
  -------------------------------------------------------------------
                         slack                                 -0.545    

Slack (VIOLATED) :        -0.537ns  (required time - arrival time)
  Source:                 clk_div/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            clk_div/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        2.706ns  (logic 1.821ns (67.291%)  route 0.885ns (32.709%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 7.135 - 2.200 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.617     5.219    clk_div/clk
    SLICE_X50Y100        FDRE                                         r  clk_div/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.518     5.737 f  clk_div/cnt_reg[27]/Q
                         net (fo=29, routed)          0.885     6.622    clk_div/p_0_in
    SLICE_X50Y94         LUT2 (Prop_lut2_I1_O)        0.124     6.746 r  clk_div/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     6.746    clk_div/cnt[0]_i_6_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.259 r  clk_div/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.259    clk_div/cnt_reg[0]_i_1_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.376 r  clk_div/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.376    clk_div/cnt_reg[4]_i_1_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.493 r  clk_div/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.493    clk_div/cnt_reg[8]_i_1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.610 r  clk_div/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.610    clk_div/cnt_reg[12]_i_1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.925 r  clk_div/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.925    clk_div/cnt_reg[16]_i_1_n_4
    SLICE_X50Y98         FDRE                                         r  clk_div/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    E3                                                0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.611 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.531    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.622 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.512     7.135    clk_div/clk
    SLICE_X50Y98         FDRE                                         r  clk_div/cnt_reg[19]/C
                         clock pessimism              0.180     7.315    
                         clock uncertainty           -0.035     7.279    
    SLICE_X50Y98         FDRE (Setup_fdre_C_D)        0.109     7.388    clk_div/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          7.388    
                         arrival time                          -7.925    
  -------------------------------------------------------------------
                         slack                                 -0.537    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 clk_div/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            clk_div/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.371ns (72.917%)  route 0.138ns (27.083%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.566     1.485    clk_div/clk
    SLICE_X50Y99         FDRE                                         r  clk_div/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  clk_div/cnt_reg[23]/Q
                         net (fo=1, routed)           0.137     1.786    clk_div/cnt_reg_n_0_[23]
    SLICE_X50Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.831 r  clk_div/cnt[20]_i_2/O
                         net (fo=1, routed)           0.000     1.831    clk_div/cnt[20]_i_2_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.940 r  clk_div/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.941    clk_div/cnt_reg[20]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.994 r  clk_div/cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.994    clk_div/cnt_reg[24]_i_1_n_7
    SLICE_X50Y100        FDRE                                         r  clk_div/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.830     1.995    clk_div/clk
    SLICE_X50Y100        FDRE                                         r  clk_div/cnt_reg[24]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.134     1.883    clk_div/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 clk_div/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            clk_div/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.273ns (52.136%)  route 0.251ns (47.864%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.560     1.479    clk_div/clk
    SLICE_X50Y100        FDRE                                         r  clk_div/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.164     1.643 f  clk_div/cnt_reg[27]/Q
                         net (fo=29, routed)          0.251     1.894    clk_div/p_0_in
    SLICE_X50Y98         LUT2 (Prop_lut2_I1_O)        0.045     1.939 r  clk_div/cnt[16]_i_2/O
                         net (fo=1, routed)           0.000     1.939    clk_div/cnt[16]_i_2_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.003 r  clk_div/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.003    clk_div/cnt_reg[16]_i_1_n_4
    SLICE_X50Y98         FDRE                                         r  clk_div/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.836     2.001    clk_div/clk
    SLICE_X50Y98         FDRE                                         r  clk_div/cnt_reg[19]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X50Y98         FDRE (Hold_fdre_C_D)         0.134     1.889    clk_div/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 clk_div/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            clk_div/cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.274ns (51.347%)  route 0.260ns (48.653%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.560     1.479    clk_div/clk
    SLICE_X50Y100        FDRE                                         r  clk_div/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.164     1.643 f  clk_div/cnt_reg[27]/Q
                         net (fo=29, routed)          0.260     1.903    clk_div/p_0_in
    SLICE_X50Y98         LUT2 (Prop_lut2_I1_O)        0.045     1.948 r  clk_div/cnt[16]_i_3/O
                         net (fo=1, routed)           0.000     1.948    clk_div/cnt[16]_i_3_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.013 r  clk_div/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.013    clk_div/cnt_reg[16]_i_1_n_5
    SLICE_X50Y98         FDRE                                         r  clk_div/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.836     2.001    clk_div/clk
    SLICE_X50Y98         FDRE                                         r  clk_div/cnt_reg[18]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X50Y98         FDRE (Hold_fdre_C_D)         0.134     1.889    clk_div/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 clk_div/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            clk_div/cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.384ns (73.592%)  route 0.138ns (26.408%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.566     1.485    clk_div/clk
    SLICE_X50Y99         FDRE                                         r  clk_div/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  clk_div/cnt_reg[23]/Q
                         net (fo=1, routed)           0.137     1.786    clk_div/cnt_reg_n_0_[23]
    SLICE_X50Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.831 r  clk_div/cnt[20]_i_2/O
                         net (fo=1, routed)           0.000     1.831    clk_div/cnt[20]_i_2_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.940 r  clk_div/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.941    clk_div/cnt_reg[20]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.007 r  clk_div/cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.007    clk_div/cnt_reg[24]_i_1_n_5
    SLICE_X50Y100        FDRE                                         r  clk_div/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.830     1.995    clk_div/clk
    SLICE_X50Y100        FDRE                                         r  clk_div/cnt_reg[26]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.134     1.883    clk_div/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 clk_div/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            clk_div/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.279ns (51.991%)  route 0.258ns (48.009%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.560     1.479    clk_div/clk
    SLICE_X50Y100        FDRE                                         r  clk_div/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.164     1.643 f  clk_div/cnt_reg[27]/Q
                         net (fo=29, routed)          0.258     1.901    clk_div/p_0_in
    SLICE_X50Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.946 r  clk_div/cnt[20]_i_5/O
                         net (fo=1, routed)           0.000     1.946    clk_div/cnt[20]_i_5_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.016 r  clk_div/cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.016    clk_div/cnt_reg[20]_i_1_n_7
    SLICE_X50Y99         FDRE                                         r  clk_div/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.836     2.001    clk_div/clk
    SLICE_X50Y99         FDRE                                         r  clk_div/cnt_reg[20]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X50Y99         FDRE (Hold_fdre_C_D)         0.134     1.889    clk_div/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 clk_div/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            clk_div/cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.407ns (74.707%)  route 0.138ns (25.293%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.566     1.485    clk_div/clk
    SLICE_X50Y99         FDRE                                         r  clk_div/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  clk_div/cnt_reg[23]/Q
                         net (fo=1, routed)           0.137     1.786    clk_div/cnt_reg_n_0_[23]
    SLICE_X50Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.831 r  clk_div/cnt[20]_i_2/O
                         net (fo=1, routed)           0.000     1.831    clk_div/cnt[20]_i_2_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.940 r  clk_div/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.941    clk_div/cnt_reg[20]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.030 r  clk_div/cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.030    clk_div/cnt_reg[24]_i_1_n_6
    SLICE_X50Y100        FDRE                                         r  clk_div/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.830     1.995    clk_div/clk
    SLICE_X50Y100        FDRE                                         r  clk_div/cnt_reg[25]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.134     1.883    clk_div/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 clk_div/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            clk_div/cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.314ns (54.931%)  route 0.258ns (45.069%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.560     1.479    clk_div/clk
    SLICE_X50Y100        FDRE                                         r  clk_div/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.164     1.643 f  clk_div/cnt_reg[27]/Q
                         net (fo=29, routed)          0.258     1.901    clk_div/p_0_in
    SLICE_X50Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.946 r  clk_div/cnt[20]_i_5/O
                         net (fo=1, routed)           0.000     1.946    clk_div/cnt[20]_i_5_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     2.051 r  clk_div/cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.051    clk_div/cnt_reg[20]_i_1_n_6
    SLICE_X50Y99         FDRE                                         r  clk_div/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.836     2.001    clk_div/clk
    SLICE_X50Y99         FDRE                                         r  clk_div/cnt_reg[21]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X50Y99         FDRE (Hold_fdre_C_D)         0.134     1.889    clk_div/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 clk_div/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            clk_div/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.273ns (47.085%)  route 0.307ns (52.915%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.560     1.479    clk_div/clk
    SLICE_X50Y100        FDRE                                         r  clk_div/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.164     1.643 f  clk_div/cnt_reg[27]/Q
                         net (fo=29, routed)          0.307     1.950    clk_div/p_0_in
    SLICE_X50Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.995 r  clk_div/cnt[20]_i_2/O
                         net (fo=1, routed)           0.000     1.995    clk_div/cnt[20]_i_2_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.059 r  clk_div/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.059    clk_div/cnt_reg[20]_i_1_n_4
    SLICE_X50Y99         FDRE                                         r  clk_div/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.836     2.001    clk_div/clk
    SLICE_X50Y99         FDRE                                         r  clk_div/cnt_reg[23]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X50Y99         FDRE (Hold_fdre_C_D)         0.134     1.889    clk_div/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 clk_div/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            clk_div/cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.274ns (47.014%)  route 0.309ns (52.986%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.560     1.479    clk_div/clk
    SLICE_X50Y100        FDRE                                         r  clk_div/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.164     1.643 f  clk_div/cnt_reg[27]/Q
                         net (fo=29, routed)          0.309     1.952    clk_div/p_0_in
    SLICE_X50Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.997 r  clk_div/cnt[20]_i_3/O
                         net (fo=1, routed)           0.000     1.997    clk_div/cnt[20]_i_3_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.062 r  clk_div/cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.062    clk_div/cnt_reg[20]_i_1_n_5
    SLICE_X50Y99         FDRE                                         r  clk_div/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.836     2.001    clk_div/clk
    SLICE_X50Y99         FDRE                                         r  clk_div/cnt_reg[22]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X50Y99         FDRE (Hold_fdre_C_D)         0.134     1.889    clk_div/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 clk_div/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            clk_div/cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.275ns (47.101%)  route 0.309ns (52.899%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.560     1.479    clk_div/clk
    SLICE_X50Y100        FDRE                                         r  clk_div/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.164     1.643 f  clk_div/cnt_reg[27]/Q
                         net (fo=29, routed)          0.309     1.952    clk_div/p_0_in
    SLICE_X50Y98         LUT2 (Prop_lut2_I1_O)        0.045     1.997 r  clk_div/cnt[16]_i_4/O
                         net (fo=1, routed)           0.000     1.997    clk_div/cnt[16]_i_4_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.063 r  clk_div/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.063    clk_div/cnt_reg[16]_i_1_n_6
    SLICE_X50Y98         FDRE                                         r  clk_div/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.836     2.001    clk_div/clk
    SLICE_X50Y98         FDRE                                         r  clk_div/cnt_reg[17]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X50Y98         FDRE (Hold_fdre_C_D)         0.134     1.889    clk_div/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.100 }
Period(ns):         2.200
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         2.200       0.045      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         2.200       1.200      SLICE_X51Y99    clk_div/clk_div_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         2.200       1.200      SLICE_X50Y94    clk_div/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.200       1.200      SLICE_X50Y97    clk_div/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.200       1.200      SLICE_X50Y98    clk_div/cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.200       1.200      SLICE_X50Y98    clk_div/cnt_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.200       1.200      SLICE_X50Y98    clk_div/cnt_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.200       1.200      SLICE_X50Y98    clk_div/cnt_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.200       1.200      SLICE_X50Y94    clk_div/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.200       1.200      SLICE_X50Y99    clk_div/cnt_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X51Y99    clk_div/clk_div_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X50Y97    clk_div/cnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X50Y98    clk_div/cnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X50Y98    clk_div/cnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X50Y98    clk_div/cnt_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X50Y98    clk_div/cnt_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X50Y99    clk_div/cnt_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X50Y99    clk_div/cnt_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X50Y99    clk_div/cnt_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X50Y99    clk_div/cnt_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X51Y99    clk_div/clk_div_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X50Y94    clk_div/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X50Y97    clk_div/cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X50Y98    clk_div/cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X50Y98    clk_div/cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X50Y98    clk_div/cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X50Y98    clk_div/cnt_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X50Y94    clk_div/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X50Y99    clk_div/cnt_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X50Y99    clk_div/cnt_reg[21]/C



