{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1604155657832 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1604155657834 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 31 15:47:37 2020 " "Processing started: Sat Oct 31 15:47:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1604155657834 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1604155657834 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hdmi_3 -c hdmi_3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off hdmi_3 -c hdmi_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1604155657835 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1604155658049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/uart/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file library/uart/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_tx " "Found entity 1: UART_tx" {  } { { "library/uart/uart_tx.v" "" { Text "/home/palo/hdmi_3/library/uart/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604155658139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604155658139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/uart/uart_rcv.sv 1 1 " "Found 1 design units, including 1 entities, in source file library/uart/uart_rcv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_rcv " "Found entity 1: UART_rcv" {  } { { "library/uart/uart_rcv.sv" "" { Text "/home/palo/hdmi_3/library/uart/uart_rcv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604155658141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604155658141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/uart/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file library/uart/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "library/uart/uart.v" "" { Text "/home/palo/hdmi_3/library/uart/uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604155658142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604155658142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/uart/uart_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file library/uart/uart_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_wrapper " "Found entity 1: UART_wrapper" {  } { { "library/uart/uart_wrapper.sv" "" { Text "/home/palo/hdmi_3/library/uart/uart_wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604155658143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604155658143 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "top top.v(53) " "Verilog Module Declaration warning at top.v(53): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"top\"" {  } { { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 53 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604155658144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604155658144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604155658144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/test.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Test " "Found entity 1: Test" {  } { { "src/test.sv" "" { Text "/home/palo/hdmi_3/src/test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604155658145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604155658145 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clr_cmd_rdy top.v(103) " "Verilog HDL Implicit Net warning at top.v(103): created implicit net for \"clr_cmd_rdy\"" {  } { { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604155658146 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cmd_rdy top.v(103) " "Verilog HDL Implicit Net warning at top.v(103): created implicit net for \"cmd_rdy\"" {  } { { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604155658146 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "send_resp top.v(103) " "Verilog HDL Implicit Net warning at top.v(103): created implicit net for \"send_resp\"" {  } { { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604155658146 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resp_sent top.v(103) " "Verilog HDL Implicit Net warning at top.v(103): created implicit net for \"resp_sent\"" {  } { { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604155658146 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cmd top.v(104) " "Verilog HDL Implicit Net warning at top.v(104): created implicit net for \"cmd\"" {  } { { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604155658146 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data top.v(104) " "Verilog HDL Implicit Net warning at top.v(104): created implicit net for \"data\"" {  } { { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604155658146 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resp top.v(104) " "Verilog HDL Implicit Net warning at top.v(104): created implicit net for \"resp\"" {  } { { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604155658146 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk top.v(104) " "Verilog HDL Implicit Net warning at top.v(104): created implicit net for \"clk\"" {  } { { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604155658146 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_n top.v(104) " "Verilog HDL Implicit Net warning at top.v(104): created implicit net for \"rst_n\"" {  } { { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604155658146 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RX top.v(104) " "Verilog HDL Implicit Net warning at top.v(104): created implicit net for \"RX\"" {  } { { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604155658146 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "TX top.v(104) " "Verilog HDL Implicit Net warning at top.v(104): created implicit net for \"TX\"" {  } { { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604155658146 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1604155658215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Test Test:test " "Elaborating entity \"Test\" for hierarchy \"Test:test\"" {  } { { "top.v" "test" { Text "/home/palo/hdmi_3/top.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658230 ""}
{ "Warning" "WSGN_SEARCH_FILE" "library/pll/pll.tdf 1 1 " "Using design file library/pll/pll.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.tdf" "" { Text "/home/palo/hdmi_3/library/pll/pll.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604155658240 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1604155658240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll Test:test\|pll:b2v_inst " "Elaborating entity \"pll\" for hierarchy \"Test:test\|pll:b2v_inst\"" {  } { { "src/test.sv" "b2v_inst" { Text "/home/palo/hdmi_3/src/test.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Test:test\|pll:b2v_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Test:test\|pll:b2v_inst\|altpll:altpll_component\"" {  } { { "pll.tdf" "altpll_component" { Text "/home/palo/hdmi_3/library/pll/pll.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658345 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Test:test\|pll:b2v_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"Test:test\|pll:b2v_inst\|altpll:altpll_component\"" {  } { { "pll.tdf" "" { Text "/home/palo/hdmi_3/library/pll/pll.tdf" 51 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604155658349 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Test:test\|pll:b2v_inst\|altpll:altpll_component " "Instantiated megafunction \"Test:test\|pll:b2v_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 13 " "Parameter \"clk1_multiply_by\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5 " "Parameter \"clk2_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 26 " "Parameter \"clk2_multiply_by\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 20 " "Parameter \"clk3_divide_by\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 13 " "Parameter \"clk3_multiply_by\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_phasecounterselect 4 " "Parameter \"width_phasecounterselect\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658350 ""}  } { { "pll.tdf" "" { Text "/home/palo/hdmi_3/library/pll/pll.tdf" 51 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1604155658350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll1 " "Found entity 1: pll_altpll1" {  } { { "db/pll_altpll1.v" "" { Text "/home/palo/hdmi_3/db/pll_altpll1.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604155658406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604155658406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll1 Test:test\|pll:b2v_inst\|altpll:altpll_component\|pll_altpll1:auto_generated " "Elaborating entity \"pll_altpll1\" for hierarchy \"Test:test\|pll:b2v_inst\|altpll:altpll_component\|pll_altpll1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/palo/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658407 ""}
{ "Warning" "WSGN_SEARCH_FILE" "library/divider/divider.v 1 1 " "Using design file library/divider/divider.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Divider " "Found entity 1: Divider" {  } { { "divider.v" "" { Text "/home/palo/hdmi_3/library/divider/divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604155658413 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1604155658413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divider Test:test\|Divider:b2v_div1 " "Elaborating entity \"Divider\" for hierarchy \"Test:test\|Divider:b2v_div1\"" {  } { { "src/test.sv" "b2v_div1" { Text "/home/palo/hdmi_3/src/test.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_wrapper UART_wrapper:iUART_WRAP " "Elaborating entity \"UART_wrapper\" for hierarchy \"UART_wrapper:iUART_WRAP\"" {  } { { "top.v" "iUART_WRAP" { Text "/home/palo/hdmi_3/top.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART_wrapper:iUART_WRAP\|UART:iUART " "Elaborating entity \"UART\" for hierarchy \"UART_wrapper:iUART_WRAP\|UART:iUART\"" {  } { { "library/uart/uart_wrapper.sv" "iUART" { Text "/home/palo/hdmi_3/library/uart/uart_wrapper.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_tx UART_wrapper:iUART_WRAP\|UART:iUART\|UART_tx:iTX " "Elaborating entity \"UART_tx\" for hierarchy \"UART_wrapper:iUART_WRAP\|UART:iUART\|UART_tx:iTX\"" {  } { { "library/uart/uart.v" "iTX" { Text "/home/palo/hdmi_3/library/uart/uart.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658431 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.v(40) " "Verilog HDL assignment warning at uart_tx.v(40): truncated value with size 32 to match size of target (4)" {  } { { "library/uart/uart_tx.v" "" { Text "/home/palo/hdmi_3/library/uart/uart_tx.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604155658432 "|top|UART_wrapper:iUART_WRAP|UART:iUART|UART_tx:iTX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 uart_tx.v(51) " "Verilog HDL assignment warning at uart_tx.v(51): truncated value with size 32 to match size of target (12)" {  } { { "library/uart/uart_tx.v" "" { Text "/home/palo/hdmi_3/library/uart/uart_tx.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604155658432 "|top|UART_wrapper:iUART_WRAP|UART:iUART|UART_tx:iTX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_rcv UART_wrapper:iUART_WRAP\|UART:iUART\|UART_rcv:iRX " "Elaborating entity \"UART_rcv\" for hierarchy \"UART_wrapper:iUART_WRAP\|UART:iUART\|UART_rcv:iRX\"" {  } { { "library/uart/uart.v" "iRX" { Text "/home/palo/hdmi_3/library/uart/uart.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604155658440 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rcv.sv(41) " "Verilog HDL assignment warning at uart_rcv.sv(41): truncated value with size 32 to match size of target (4)" {  } { { "library/uart/uart_rcv.sv" "" { Text "/home/palo/hdmi_3/library/uart/uart_rcv.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604155658441 "|top|UART_wrapper:iUART_WRAP|UART:iUART|UART_rcv:iRX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 uart_rcv.sv(55) " "Verilog HDL assignment warning at uart_rcv.sv(55): truncated value with size 32 to match size of target (12)" {  } { { "library/uart/uart_rcv.sv" "" { Text "/home/palo/hdmi_3/library/uart/uart_rcv.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604155658441 "|top|UART_wrapper:iUART_WRAP|UART:iUART|UART_rcv:iRX"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1604155658998 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1604155659209 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1604155659446 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1604155659604 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604155659604 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "Test:test\|pll:b2v_inst\|altpll:altpll_component\|pll_altpll1:auto_generated\|pll1 CLK\[3\] clk3_multiply_by clk3_divide_by " "PLL \"Test:test\|pll:b2v_inst\|altpll:altpll_component\|pll_altpll1:auto_generated\|pll1\" has parameters clk3_multiply_by and clk3_divide_by specified but port CLK\[3\] is not connected" {  } { { "db/pll_altpll1.v" "" { Text "/home/palo/hdmi_3/db/pll_altpll1.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/palo/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll.tdf" "" { Text "/home/palo/hdmi_3/library/pll/pll.tdf" 51 0 0 } } { "src/test.sv" "" { Text "/home/palo/hdmi_3/src/test.sv" 26 0 0 } } { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 98 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1604155659665 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "27 " "Design contains 27 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P3_2 " "No output dependent on input pin \"P3_2\"" {  } { { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604155659688 "|top|P3_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P3_3 " "No output dependent on input pin \"P3_3\"" {  } { { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604155659688 "|top|P3_3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P3_4 " "No output dependent on input pin \"P3_4\"" {  } { { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604155659688 "|top|P3_4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P4_2 " "No output dependent on input pin \"P4_2\"" {  } { { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604155659688 "|top|P4_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P5_2 " "No output dependent on input pin \"P5_2\"" {  } { { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604155659688 "|top|P5_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P5_3 " "No output dependent on input pin \"P5_3\"" {  } { { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604155659688 "|top|P5_3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P6_2 " "No output dependent on input pin \"P6_2\"" {  } { { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604155659688 "|top|P6_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P6_3 " "No output dependent on input pin \"P6_3\"" {  } { { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604155659688 "|top|P6_3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P8_3 " "No output dependent on input pin \"P8_3\"" {  } { { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604155659688 "|top|P8_3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P8_4 " "No output dependent on input pin \"P8_4\"" {  } { { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604155659688 "|top|P8_4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P8_5 " "No output dependent on input pin \"P8_5\"" {  } { { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604155659688 "|top|P8_5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P8_6 " "No output dependent on input pin \"P8_6\"" {  } { { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604155659688 "|top|P8_6"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P8_7 " "No output dependent on input pin \"P8_7\"" {  } { { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604155659688 "|top|P8_7"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P8_8 " "No output dependent on input pin \"P8_8\"" {  } { { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 72 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604155659688 "|top|P8_8"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P8_9 " "No output dependent on input pin \"P8_9\"" {  } { { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 73 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604155659688 "|top|P8_9"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P8_10 " "No output dependent on input pin \"P8_10\"" {  } { { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604155659688 "|top|P8_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P8_11 " "No output dependent on input pin \"P8_11\"" {  } { { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 75 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604155659688 "|top|P8_11"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P8_12 " "No output dependent on input pin \"P8_12\"" {  } { { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 76 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604155659688 "|top|P8_12"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P8_13 " "No output dependent on input pin \"P8_13\"" {  } { { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604155659688 "|top|P8_13"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P8_14 " "No output dependent on input pin \"P8_14\"" {  } { { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604155659688 "|top|P8_14"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P8_15 " "No output dependent on input pin \"P8_15\"" {  } { { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604155659688 "|top|P8_15"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P8_16 " "No output dependent on input pin \"P8_16\"" {  } { { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604155659688 "|top|P8_16"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S1 " "No output dependent on input pin \"S1\"" {  } { { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604155659688 "|top|S1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S2 " "No output dependent on input pin \"S2\"" {  } { { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604155659688 "|top|S2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S3 " "No output dependent on input pin \"S3\"" {  } { { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 83 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604155659688 "|top|S3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SDA " "No output dependent on input pin \"SDA\"" {  } { { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 84 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604155659688 "|top|SDA"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SDC " "No output dependent on input pin \"SDC\"" {  } { { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 85 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604155659688 "|top|SDC"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1604155659688 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "159 " "Implemented 159 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1604155659690 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1604155659690 ""} { "Info" "ICUT_CUT_TM_LCELLS" "127 " "Implemented 127 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1604155659690 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1604155659690 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1604155659690 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "634 " "Peak virtual memory: 634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1604155659702 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 31 15:47:39 2020 " "Processing ended: Sat Oct 31 15:47:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1604155659702 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1604155659702 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1604155659702 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1604155659702 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1604155661626 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1604155661627 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 31 15:47:41 2020 " "Processing started: Sat Oct 31 15:47:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1604155661627 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1604155661627 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off hdmi_3 -c hdmi_3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off hdmi_3 -c hdmi_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1604155661628 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1604155661660 ""}
{ "Info" "0" "" "Project  = hdmi_3" {  } {  } 0 0 "Project  = hdmi_3" 0 0 "Fitter" 0 0 1604155661662 ""}
{ "Info" "0" "" "Revision = hdmi_3" {  } {  } 0 0 "Revision = hdmi_3" 0 0 "Fitter" 0 0 1604155661662 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1604155661747 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "hdmi_3 EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"hdmi_3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1604155661754 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1604155661818 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1604155661819 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1604155661819 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Test:test\|pll:b2v_inst\|altpll:altpll_component\|pll_altpll1:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"Test:test\|pll:b2v_inst\|altpll:altpll_component\|pll_altpll1:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Test:test\|pll:b2v_inst\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for Test:test\|pll:b2v_inst\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll1.v" "" { Text "/home/palo/hdmi_3/db/pll_altpll1.v" 46 -1 0 } } { "" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1604155661909 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Test:test\|pll:b2v_inst\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[1\] 13 25 0 0 " "Implementing clock multiplication of 13, clock division of 25, and phase shift of 0 degrees (0 ps) for Test:test\|pll:b2v_inst\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll1.v" "" { Text "/home/palo/hdmi_3/db/pll_altpll1.v" 46 -1 0 } } { "" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1604155661909 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Test:test\|pll:b2v_inst\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[2\] 26 5 0 0 " "Implementing clock multiplication of 26, clock division of 5, and phase shift of 0 degrees (0 ps) for Test:test\|pll:b2v_inst\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll1.v" "" { Text "/home/palo/hdmi_3/db/pll_altpll1.v" 46 -1 0 } } { "" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1604155661909 ""}  } { { "db/pll_altpll1.v" "" { Text "/home/palo/hdmi_3/db/pll_altpll1.v" 46 -1 0 } } { "" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1604155661909 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1604155662091 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1604155662107 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1604155662305 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1604155662305 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1604155662305 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1604155662305 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 417 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1604155662314 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 419 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1604155662314 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 421 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1604155662314 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 423 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1604155662314 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 425 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1604155662314 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1604155662314 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1604155662318 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Test:test\|pll:b2v_inst\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node Test:test\|pll:b2v_inst\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1604155662945 ""}  } { { "db/pll_altpll1.v" "" { Text "/home/palo/hdmi_3/db/pll_altpll1.v" 80 -1 0 } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Test:test|pll:b2v_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604155662945 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Test:test\|pll:b2v_inst\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2) " "Automatically promoted node Test:test\|pll:b2v_inst\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1604155662945 ""}  } { { "db/pll_altpll1.v" "" { Text "/home/palo/hdmi_3/db/pll_altpll1.v" 80 -1 0 } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Test:test|pll:b2v_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604155662945 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Test:test\|pll:b2v_inst\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_2) " "Automatically promoted node Test:test\|pll:b2v_inst\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1604155662945 ""}  } { { "db/pll_altpll1.v" "" { Text "/home/palo/hdmi_3/db/pll_altpll1.v" 80 -1 0 } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Test:test|pll:b2v_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604155662945 ""}
{ "Info" "ISTA_SDC_FOUND" "board/clock.sdc " "Reading SDC File: 'board/clock.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1604155663173 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1604155663176 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 13 -duty_cycle 50.00 -name \{test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 13 -duty_cycle 50.00 -name \{test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1604155663176 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 26 -duty_cycle 50.00 -name \{test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 26 -duty_cycle 50.00 -name \{test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1604155663176 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1604155663176 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1604155663176 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1604155663180 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1604155663180 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1604155663180 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1604155663180 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      sys_clk " "  20.000      sys_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1604155663180 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  20.000 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1604155663180 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  38.461 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  38.461 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1604155663180 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.846 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "   3.846 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1604155663180 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1604155663180 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1604155663186 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1604155663187 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1604155663187 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1604155663188 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1604155663189 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1604155663190 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1604155663190 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1604155663190 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1604155663190 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1604155663191 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1604155663191 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "tdm_tx1_p " "Node \"tdm_tx1_p\" is assigned to location or region, but does not exist in design" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "tdm_tx1_p" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1604155663218 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1604155663218 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604155663218 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1604155663976 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604155664058 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1604155664070 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1604155664369 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604155664370 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1604155664684 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "/home/palo/hdmi_3/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1604155665253 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1604155665253 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604155665643 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1604155665645 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1604155665645 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.21 " "Total time spent on timing analysis during the Fitter is 0.21 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1604155665657 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1604155665717 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1604155665905 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1604155665959 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1604155666148 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604155666514 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1604155667086 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "26 Cyclone IV E " "26 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P3_2 2.5 V R8 " "Pin P3_2 uses I/O standard 2.5 V at R8" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { P3_2 } } } { "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "P3_2" } } } } { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 59 0 0 } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { P3_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604155667094 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P3_3 2.5 V T8 " "Pin P3_3 uses I/O standard 2.5 V at T8" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { P3_3 } } } { "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "P3_3" } } } } { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 60 0 0 } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { P3_3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604155667094 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P3_4 2.5 V R9 " "Pin P3_4 uses I/O standard 2.5 V at R9" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { P3_4 } } } { "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "P3_4" } } } } { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 61 0 0 } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { P3_4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604155667094 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P4_2 2.5 V E16 " "Pin P4_2 uses I/O standard 2.5 V at E16" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { P4_2 } } } { "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "P4_2" } } } } { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 62 0 0 } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { P4_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604155667094 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P6_2 2.5 V M16 " "Pin P6_2 uses I/O standard 2.5 V at M16" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { P6_2 } } } { "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "P6_2" } } } } { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 65 0 0 } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { P6_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604155667094 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P6_3 2.5 V M15 " "Pin P6_3 uses I/O standard 2.5 V at M15" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { P6_3 } } } { "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "P6_3" } } } } { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 66 0 0 } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { P6_3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604155667094 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P8_3 3.3-V LVTTL R1 " "Pin P8_3 uses I/O standard 3.3-V LVTTL at R1" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { P8_3 } } } { "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "P8_3" } } } } { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 67 0 0 } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { P8_3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604155667094 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P8_4 3.3-V LVTTL T2 " "Pin P8_4 uses I/O standard 3.3-V LVTTL at T2" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { P8_4 } } } { "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "P8_4" } } } } { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 68 0 0 } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { P8_4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604155667094 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P8_5 3.3-V LVTTL R3 " "Pin P8_5 uses I/O standard 3.3-V LVTTL at R3" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { P8_5 } } } { "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "P8_5" } } } } { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 69 0 0 } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { P8_5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604155667094 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P8_6 3.3-V LVTTL T3 " "Pin P8_6 uses I/O standard 3.3-V LVTTL at T3" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { P8_6 } } } { "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "P8_6" } } } } { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 70 0 0 } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { P8_6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604155667094 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P8_7 3.3-V LVTTL T9 " "Pin P8_7 uses I/O standard 3.3-V LVTTL at T9" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { P8_7 } } } { "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "P8_7" } } } } { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 71 0 0 } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { P8_7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604155667094 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P8_8 3.3-V LVTTL R4 " "Pin P8_8 uses I/O standard 3.3-V LVTTL at R4" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { P8_8 } } } { "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "P8_8" } } } } { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 72 0 0 } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { P8_8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604155667094 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P8_9 3.3-V LVTTL T4 " "Pin P8_9 uses I/O standard 3.3-V LVTTL at T4" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { P8_9 } } } { "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "P8_9" } } } } { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 73 0 0 } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { P8_9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604155667094 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P8_10 3.3-V LVTTL R5 " "Pin P8_10 uses I/O standard 3.3-V LVTTL at R5" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { P8_10 } } } { "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "P8_10" } } } } { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 74 0 0 } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { P8_10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604155667094 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P8_11 3.3-V LVTTL T5 " "Pin P8_11 uses I/O standard 3.3-V LVTTL at T5" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { P8_11 } } } { "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "P8_11" } } } } { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 75 0 0 } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { P8_11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604155667094 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P8_12 3.3-V LVTTL R6 " "Pin P8_12 uses I/O standard 3.3-V LVTTL at R6" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { P8_12 } } } { "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "P8_12" } } } } { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 76 0 0 } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { P8_12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604155667094 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P8_13 3.3-V LVTTL T6 " "Pin P8_13 uses I/O standard 3.3-V LVTTL at T6" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { P8_13 } } } { "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "P8_13" } } } } { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 77 0 0 } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { P8_13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604155667094 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P8_14 3.3-V LVTTL R7 " "Pin P8_14 uses I/O standard 3.3-V LVTTL at R7" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { P8_14 } } } { "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "P8_14" } } } } { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 78 0 0 } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { P8_14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604155667094 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P8_15 3.3-V LVTTL T7 " "Pin P8_15 uses I/O standard 3.3-V LVTTL at T7" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { P8_15 } } } { "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "P8_15" } } } } { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 79 0 0 } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { P8_15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604155667094 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P8_16 3.3-V LVTTL R10 " "Pin P8_16 uses I/O standard 3.3-V LVTTL at R10" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { P8_16 } } } { "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "P8_16" } } } } { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 80 0 0 } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { P8_16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604155667094 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S1 3.3-V LVTTL E1 " "Pin S1 uses I/O standard 3.3-V LVTTL at E1" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { S1 } } } { "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S1" } } } } { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 81 0 0 } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { S1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604155667094 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S2 3.3-V LVTTL B8 " "Pin S2 uses I/O standard 3.3-V LVTTL at B8" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { S2 } } } { "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S2" } } } } { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 82 0 0 } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { S2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604155667094 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S3 3.3-V LVTTL A8 " "Pin S3 uses I/O standard 3.3-V LVTTL at A8" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { S3 } } } { "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S3" } } } } { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 83 0 0 } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { S3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604155667094 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDA 3.3-V LVTTL C9 " "Pin SDA uses I/O standard 3.3-V LVTTL at C9" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SDA } } } { "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDA" } } } } { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 84 0 0 } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SDA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604155667094 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDC 3.3-V LVTTL D9 " "Pin SDC uses I/O standard 3.3-V LVTTL at D9" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SDC } } } { "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDC" } } } } { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 85 0 0 } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SDC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604155667094 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_clk 3.3-V LVTTL E15 " "Pin sys_clk uses I/O standard 3.3-V LVTTL at E15" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { sys_clk } } } { "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sys_clk" } } } } { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 86 0 0 } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604155667094 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1604155667094 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/palo/hdmi_3/output_files/hdmi_3.fit.smsg " "Generated suppressed messages file /home/palo/hdmi_3/output_files/hdmi_3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1604155667179 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "725 " "Peak virtual memory: 725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1604155667506 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 31 15:47:47 2020 " "Processing ended: Sat Oct 31 15:47:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1604155667506 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1604155667506 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1604155667506 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1604155667506 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1604155669376 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1604155669378 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 31 15:47:49 2020 " "Processing started: Sat Oct 31 15:47:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1604155669378 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1604155669378 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off hdmi_3 -c hdmi_3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off hdmi_3 -c hdmi_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1604155669378 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1604155670089 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1604155670110 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "514 " "Peak virtual memory: 514 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1604155670332 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 31 15:47:50 2020 " "Processing ended: Sat Oct 31 15:47:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1604155670332 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1604155670332 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1604155670332 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1604155670332 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1604155670434 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1604155671912 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1604155671913 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 31 15:47:51 2020 " "Processing started: Sat Oct 31 15:47:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1604155671913 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1604155671913 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta hdmi_3 -c hdmi_3 " "Command: quartus_sta hdmi_3 -c hdmi_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1604155671913 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1604155671948 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1604155672104 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1604155672106 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1604155672173 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1604155672173 ""}
{ "Info" "ISTA_SDC_FOUND" "board/clock.sdc " "Reading SDC File: 'board/clock.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1604155672433 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1604155672437 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 13 -duty_cycle 50.00 -name \{test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 13 -duty_cycle 50.00 -name \{test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1604155672437 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 26 -duty_cycle 50.00 -name \{test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 26 -duty_cycle 50.00 -name \{test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1604155672437 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1604155672437 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1604155672438 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1604155672546 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1604155672547 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1604155672554 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1604155672569 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1604155672569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.808 " "Worst-case setup slack is -0.808" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604155672570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604155672570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.808       -15.915 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.808       -15.915 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604155672570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.508         0.000 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   13.508         0.000 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604155672570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.017         0.000 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   32.017         0.000 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604155672570 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1604155672570 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.632 " "Worst-case hold slack is 0.632" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604155672573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604155672573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.632         0.000 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.632         0.000 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604155672573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.743         0.000 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.743         0.000 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604155672573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.744         0.000 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.744         0.000 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604155672573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1604155672573 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1604155672574 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1604155672575 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.359 " "Worst-case minimum pulse width slack is 1.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604155672576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604155672576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.359         0.000 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.359         0.000 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604155672576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.721         0.000 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.721         0.000 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604155672576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.858         0.000 sys_clk  " "    9.858         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604155672576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.948         0.000 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   18.948         0.000 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604155672576 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1604155672576 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1604155672633 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1604155672664 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1604155672958 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1604155673020 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1604155673026 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1604155673026 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.518 " "Worst-case setup slack is -0.518" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604155673029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604155673029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.518        -8.826 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.518        -8.826 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604155673029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.994         0.000 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   13.994         0.000 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604155673029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.496         0.000 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   32.496         0.000 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604155673029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1604155673029 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.562 " "Worst-case hold slack is 0.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604155673033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604155673033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.562         0.000 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.562         0.000 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604155673033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.692         0.000 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.692         0.000 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604155673033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.692         0.000 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.692         0.000 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604155673033 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1604155673033 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1604155673036 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1604155673040 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.359 " "Worst-case minimum pulse width slack is 1.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604155673043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604155673043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.359         0.000 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.359         0.000 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604155673043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.719         0.000 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.719         0.000 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604155673043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.855         0.000 sys_clk  " "    9.855         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604155673043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.947         0.000 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   18.947         0.000 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604155673043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1604155673043 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1604155673125 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1604155673304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.916 " "Worst-case setup slack is 1.916" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604155673311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604155673311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.916         0.000 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.916         0.000 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604155673311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.255         0.000 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   17.255         0.000 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604155673311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.791         0.000 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   35.791         0.000 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604155673311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1604155673311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.265 " "Worst-case hold slack is 0.265" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604155673317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604155673317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265         0.000 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.265         0.000 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604155673317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297         0.000 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.297         0.000 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604155673317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298         0.000 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.298         0.000 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604155673317 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1604155673317 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1604155673322 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1604155673328 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.696 " "Worst-case minimum pulse width slack is 1.696" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604155673333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604155673333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.696         0.000 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.696         0.000 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604155673333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.423         0.000 sys_clk  " "    9.423         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604155673333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.797         0.000 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.797         0.000 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604155673333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.029         0.000 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.029         0.000 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604155673333 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1604155673333 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1604155673787 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1604155673788 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "547 " "Peak virtual memory: 547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1604155673876 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 31 15:47:53 2020 " "Processing ended: Sat Oct 31 15:47:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1604155673876 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1604155673876 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1604155673876 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1604155673876 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1604155676272 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1604155676274 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 31 15:47:56 2020 " "Processing started: Sat Oct 31 15:47:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1604155676274 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1604155676274 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off hdmi_3 -c hdmi_3 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off hdmi_3 -c hdmi_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1604155676275 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hdmi_3_8_1200mv_85c_slow.vo /home/palo/hdmi_3/simulation/modelsim/ simulation " "Generated file hdmi_3_8_1200mv_85c_slow.vo in folder \"/home/palo/hdmi_3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1604155676698 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hdmi_3_8_1200mv_0c_slow.vo /home/palo/hdmi_3/simulation/modelsim/ simulation " "Generated file hdmi_3_8_1200mv_0c_slow.vo in folder \"/home/palo/hdmi_3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1604155676741 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hdmi_3_min_1200mv_0c_fast.vo /home/palo/hdmi_3/simulation/modelsim/ simulation " "Generated file hdmi_3_min_1200mv_0c_fast.vo in folder \"/home/palo/hdmi_3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1604155676786 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hdmi_3.vo /home/palo/hdmi_3/simulation/modelsim/ simulation " "Generated file hdmi_3.vo in folder \"/home/palo/hdmi_3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1604155676830 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hdmi_3_8_1200mv_85c_v_slow.sdo /home/palo/hdmi_3/simulation/modelsim/ simulation " "Generated file hdmi_3_8_1200mv_85c_v_slow.sdo in folder \"/home/palo/hdmi_3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1604155676873 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hdmi_3_8_1200mv_0c_v_slow.sdo /home/palo/hdmi_3/simulation/modelsim/ simulation " "Generated file hdmi_3_8_1200mv_0c_v_slow.sdo in folder \"/home/palo/hdmi_3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1604155676910 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hdmi_3_min_1200mv_0c_v_fast.sdo /home/palo/hdmi_3/simulation/modelsim/ simulation " "Generated file hdmi_3_min_1200mv_0c_v_fast.sdo in folder \"/home/palo/hdmi_3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1604155676946 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hdmi_3_v.sdo /home/palo/hdmi_3/simulation/modelsim/ simulation " "Generated file hdmi_3_v.sdo in folder \"/home/palo/hdmi_3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1604155676984 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "782 " "Peak virtual memory: 782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1604155677040 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 31 15:47:57 2020 " "Processing ended: Sat Oct 31 15:47:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1604155677040 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1604155677040 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1604155677040 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1604155677040 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 59 s " "Quartus II Full Compilation was successful. 0 errors, 59 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1604155677173 ""}
