<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="C:/Users/Justin/Downloads/FinalProjectMod14 - Copy/FinalProjectMod14/CPU_Test_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="CPU_Test" />
            <top_module name="glbl" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="14" />
   <wvobject fp_name="/CPU_Test/intr" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">intr</obj_property>
      <obj_property name="ObjectShortName">intr</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_Test/cpu/mcu/state" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">state[8:0]</obj_property>
      <obj_property name="ObjectShortName">state[8:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_Test/int_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">int_ack</obj_property>
      <obj_property name="ObjectShortName">int_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_Test/dm_cs" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">dm_cs</obj_property>
      <obj_property name="ObjectShortName">dm_cs</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_Test/dm_wr" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">dm_wr</obj_property>
      <obj_property name="ObjectShortName">dm_wr</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_Test/dm_rd" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">dm_rd</obj_property>
      <obj_property name="ObjectShortName">dm_rd</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_Test/io_cs" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">io_cs</obj_property>
      <obj_property name="ObjectShortName">io_cs</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_Test/io_wr" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">io_wr</obj_property>
      <obj_property name="ObjectShortName">io_wr</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_Test/io_rd" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">io_rd</obj_property>
      <obj_property name="ObjectShortName">io_rd</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_Test/ALU_OUT" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">ALU_OUT[31:0]</obj_property>
      <obj_property name="ObjectShortName">ALU_OUT[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_Test/D_OUT" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">D_OUT[31:0]</obj_property>
      <obj_property name="ObjectShortName">D_OUT[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_Test/DY" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">DY[31:0]</obj_property>
      <obj_property name="ObjectShortName">DY[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_Test/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_Test/reset" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
</wave_config>
