
*** Running vivado
    with args -log up_counter.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source up_counter.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source up_counter.tcl -notrace
Command: synth_design -top up_counter -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9944 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 307.551 ; gain = 76.875
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'up_counter' [C:/Users/l/Desktop/6463ADVHDes/code/project_3/project_3.srcs/sources_1/new/up_counter.vhd:47]
WARNING: [Synth 8-614] signal 'fin' is read in the process but is not in the sensitivity list [C:/Users/l/Desktop/6463ADVHDes/code/project_3/project_3.srcs/sources_1/new/up_counter.vhd:107]
WARNING: [Synth 8-614] signal 'a' is read in the process but is not in the sensitivity list [C:/Users/l/Desktop/6463ADVHDes/code/project_3/project_3.srcs/sources_1/new/up_counter.vhd:107]
WARNING: [Synth 8-614] signal 'b' is read in the process but is not in the sensitivity list [C:/Users/l/Desktop/6463ADVHDes/code/project_3/project_3.srcs/sources_1/new/up_counter.vhd:107]
WARNING: [Synth 8-614] signal 'b' is read in the process but is not in the sensitivity list [C:/Users/l/Desktop/6463ADVHDes/code/project_3/project_3.srcs/sources_1/new/up_counter.vhd:125]
WARNING: [Synth 8-614] signal 'i_cnt' is read in the process but is not in the sensitivity list [C:/Users/l/Desktop/6463ADVHDes/code/project_3/project_3.srcs/sources_1/new/up_counter.vhd:166]
WARNING: [Synth 8-614] signal 'fin' is read in the process but is not in the sensitivity list [C:/Users/l/Desktop/6463ADVHDes/code/project_3/project_3.srcs/sources_1/new/up_counter.vhd:177]
WARNING: [Synth 8-614] signal 'i_cnt' is read in the process but is not in the sensitivity list [C:/Users/l/Desktop/6463ADVHDes/code/project_3/project_3.srcs/sources_1/new/up_counter.vhd:177]
WARNING: [Synth 8-614] signal 'b' is read in the process but is not in the sensitivity list [C:/Users/l/Desktop/6463ADVHDes/code/project_3/project_3.srcs/sources_1/new/up_counter.vhd:177]
WARNING: [Synth 8-614] signal 'a' is read in the process but is not in the sensitivity list [C:/Users/l/Desktop/6463ADVHDes/code/project_3/project_3.srcs/sources_1/new/up_counter.vhd:194]
WARNING: [Synth 8-614] signal 'i_cnt' is read in the process but is not in the sensitivity list [C:/Users/l/Desktop/6463ADVHDes/code/project_3/project_3.srcs/sources_1/new/up_counter.vhd:235]
WARNING: [Synth 8-6014] Unused sequential element plus1_reg was removed.  [C:/Users/l/Desktop/6463ADVHDes/code/project_3/project_3.srcs/sources_1/new/up_counter.vhd:170]
WARNING: [Synth 8-6014] Unused sequential element plus2_reg was removed.  [C:/Users/l/Desktop/6463ADVHDes/code/project_3/project_3.srcs/sources_1/new/up_counter.vhd:171]
WARNING: [Synth 8-6014] Unused sequential element result_reg was removed.  [C:/Users/l/Desktop/6463ADVHDes/code/project_3/project_3.srcs/sources_1/new/up_counter.vhd:172]
WARNING: [Synth 8-6014] Unused sequential element plus1_reg was removed.  [C:/Users/l/Desktop/6463ADVHDes/code/project_3/project_3.srcs/sources_1/new/up_counter.vhd:239]
WARNING: [Synth 8-6014] Unused sequential element plus2_reg was removed.  [C:/Users/l/Desktop/6463ADVHDes/code/project_3/project_3.srcs/sources_1/new/up_counter.vhd:240]
WARNING: [Synth 8-6014] Unused sequential element result_reg was removed.  [C:/Users/l/Desktop/6463ADVHDes/code/project_3/project_3.srcs/sources_1/new/up_counter.vhd:241]
WARNING: [Synth 8-3936] Found unconnected internal register 'b_reg' and it is trimmed from '33' to '32' bits. [C:/Users/l/Desktop/6463ADVHDes/code/project_3/project_3.srcs/sources_1/new/up_counter.vhd:242]
WARNING: [Synth 8-3936] Found unconnected internal register 'ba_rot_reg' and it is trimmed from '32' to '31' bits. [C:/Users/l/Desktop/6463ADVHDes/code/project_3/project_3.srcs/sources_1/new/up_counter.vhd:199]
WARNING: [Synth 8-3936] Found unconnected internal register 'a_reg' and it is trimmed from '33' to '32' bits. [C:/Users/l/Desktop/6463ADVHDes/code/project_3/project_3.srcs/sources_1/new/up_counter.vhd:173]
WARNING: [Synth 8-3936] Found unconnected internal register 'ab_rot_reg' and it is trimmed from '32' to '31' bits. [C:/Users/l/Desktop/6463ADVHDes/code/project_3/project_3.srcs/sources_1/new/up_counter.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'up_counter' (1#1) [C:/Users/l/Desktop/6463ADVHDes/code/project_3/project_3.srcs/sources_1/new/up_counter.vhd:47]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[63]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[62]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[61]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[60]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[59]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[58]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[57]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[56]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[55]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[54]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[53]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[52]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[51]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[50]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[49]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[48]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[47]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[46]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[45]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[44]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[43]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[42]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[41]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[40]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[39]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[38]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[37]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[36]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[35]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[34]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[33]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[32]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[31]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[30]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[29]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[28]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[27]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[26]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[25]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[24]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[23]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[22]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[21]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[20]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[19]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[18]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[17]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[16]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[15]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[14]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[13]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[12]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[11]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[10]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[9]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[8]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[7]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[6]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[5]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[4]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[3]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[2]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[1]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 346.629 ; gain = 115.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 346.629 ; gain = 115.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 346.629 ; gain = 115.953
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
WARNING: [Synth 8-6014] Unused sequential element ba_xor_reg was removed.  [C:/Users/l/Desktop/6463ADVHDes/code/project_3/project_3.srcs/sources_1/new/up_counter.vhd:183]
WARNING: [Synth 8-6014] Unused sequential element i_cnt_reg was removed.  [C:/Users/l/Desktop/6463ADVHDes/code/project_3/project_3.srcs/sources_1/new/up_counter.vhd:70]
WARNING: [Synth 8-327] inferring latch for variable 'ab_xor_reg' [C:/Users/l/Desktop/6463ADVHDes/code/project_3/project_3.srcs/sources_1/new/up_counter.vhd:114]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 346.629 ; gain = 115.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module up_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element i_cnt_reg was removed.  [C:/Users/l/Desktop/6463ADVHDes/code/project_3/project_3.srcs/sources_1/new/up_counter.vhd:70]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[63]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[62]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[61]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[60]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[59]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[58]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[57]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[56]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[55]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[54]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[53]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[52]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[51]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[50]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[49]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[48]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[47]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[46]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[45]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[44]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[43]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[42]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[41]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[40]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[39]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[38]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[37]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[36]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[35]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[34]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[33]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[32]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[31]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[30]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[29]
WARNING: [Synth 8-3331] design up_counter has unconnected port din[28]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 490.977 ; gain = 260.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|up_counter  | sval[0]    | 32x32         | LUT            | 
|up_counter  | sval[0]    | 32x32         | LUT            | 
|up_counter  | sval[0]    | 32x32         | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 490.977 ; gain = 260.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 490.977 ; gain = 260.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 490.977 ; gain = 260.301
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 490.977 ; gain = 260.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 490.977 ; gain = 260.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 490.977 ; gain = 260.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 490.977 ; gain = 260.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 490.977 ; gain = 260.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    16|
|3     |LUT2   |    32|
|4     |LUT3   |     7|
|5     |LUT4   |   122|
|6     |LUT5   |     1|
|7     |LUT6   |   130|
|8     |FDCE   |     1|
|9     |FDPE   |     4|
|10    |LD     |    32|
|11    |IBUF   |     2|
|12    |OBUF   |    69|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   418|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 490.977 ; gain = 260.301
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 152 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 490.977 ; gain = 260.301
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 490.977 ; gain = 260.301
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  LD => LDCE: 32 instances

11 Infos, 124 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 560.645 ; gain = 337.738
INFO: [Common 17-1381] The checkpoint 'C:/Users/l/Desktop/6463ADVHDes/code/project_3/project_3.runs/synth_1/up_counter.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 560.645 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Oct 10 01:20:45 2017...
