<!DOCTYPE html>
<title>JKim Digital Design of Signal Processing System</title>
<meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1">
<link rel="stylesheet" href="../../jiwook.css">
<link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/4.7.0/css/font-awesome.min.css">
<link rel="apple-touch-icon" sizes="180x180" href="../../favicon_io/apple-touch-icon.png">
<link rel="icon" type="image/png" sizes="32x32" href="../../favicon_io/favicon-32x32.png">
<link rel="icon" type="image/png" sizes="16x16" href="../../favicon_io/favicon-16x16.png">
<link rel="manifest" href="/site.webmanifest">
<link rel="stylesheet" href="../reference.css">
<html lang="en">
<body>
    <!-- Sidebar/menu -->
    <nav class="w3-sidebar w3-light-grey w3-collapse w3-top w3-medium w3-padding" style="z-index:3;width:330px;font-weight:bold;" id="mySidebar">
        <br>
        <a href="javascript:void(0)" onclick="w3_close()" class="w3-button w3-hide-large w3-display-topleft" style="width:100%;font-size:22px">Close Menu</a>
        <div class="w3-container">
            <h2 class=" w3-padding-32">Digital Design of Signal Processing System</h2> <!--Change-->
        </div>
        <div class="w3-bar-block">
            <a href="../../index.html" onclick="w3_close()" class="w3-bar-item w3-button w3-hover-white w3-large">Home</a>
            <a href="../Hardware Electronics.html" onclick="w3_closemenu()" class="w3-bar-item w3-button w3-hover-white w3-large">Hardware Electronics</a>
            <a href="Digital Design of Signal Processing System.html" onclick="w3_close()" class="w3-bar-item w3-button w3-hover-white w3-large">Digital Design of Signal Processing System</a>
            <br>
            <br>
            <a href="Circuit Theory.html" onclick="w3_closemenu()" class="w3-bar-item w3-button w3-hover-white w3-medium">Circuit Theory</a>
            <a href="Analog Electronics.html" onclick="w3_closemenu()" class="w3-bar-item w3-button w3-hover-white w3-medium">Analog Electronics</a>
            <a href="Power Electronics.html" onclick="w3_closemenu()" class="w3-bar-item w3-button w3-hover-white w3-medium">Power Electronics</a>
            <a href="Digital Circuit Design/Digital Circuit Design.html" onclick="w3_closemenu()" class="w3-bar-item w3-button w3-hover-white w3-medium">Digital Electronics</a>
            <a href="FPGA.html" onclick="w3_closemenu()" class="w3-bar-item w3-button w3-hover-white w3-medium">FPGA (SystemVerilog)</a>
            <a href="Applied Electromagnetics.html" onclick="w3_closemenu()" class="w3-bar-item w3-button w3-hover-white w3-medium">Applied Electromagnetics</a>
            <a href="Computer Architecture.html" onclick="w3_closemenu()" class="w3-bar-item w3-button w3-hover-white w3-medium">Computer Architecture</a>
<<<<<<< HEAD
<<<<<<< HEAD
<<<<<<< HEAD
            <!--   <a href="Wireless_Communication.html" onclick="w3_closemenu()" class="w3-bar-item w3-button w3-hover-white w3-medium">Wireless Communication</a>
    -->
            <a href="Embedded Architecture/Embedded Architecture.html" onclick="w3_closemenu()" class="w3-bar-item w3-button w3-hover-white w3-medium">Embedded Architecture</a>
            <!-- <a href="Digital Design of Signal Processing System.html" onclick="w3_closemenu()" class="w3-bar-item w3-button w3-hover-white w3-medium">Digital Design of Signal Processing System</a>
    -->
            <a href="Sensor Physics.html" onclick="w3_closemenu()" class="w3-bar-item w3-button w3-hover-white w3-medium">Sensor Physics</a>
=======
=======
>>>>>>> parent of 8f83b97 (fe)
=======
>>>>>>> parent of 8f83b97 (fe)
            <a href="Wireless_Communication.html" onclick="w3_closemenu()" class="w3-bar-item w3-button w3-hover-white w3-medium">Wireless Communication</a>
            <a href="Embedded Architecture/Embedded Architecture.html" onclick="w3_closemenu()" class="w3-bar-item w3-button w3-hover-white w3-medium">Embedded Architecture</a>
           <!-- <a href="Digital Design of Signal Processing System.html" onclick="w3_closemenu()" class="w3-bar-item w3-button w3-hover-white w3-medium">Digital Design of Signal Processing System</a>
           --> <a href="Sensor Physics.html" onclick="w3_closemenu()" class="w3-bar-item w3-button w3-hover-white w3-medium">Sensor Physics</a>
>>>>>>> parent of 8f83b97 (fe)
            <a href="Hardware_Resources.html" onclick="w3_closemenu()" class="w3-bar-item w3-button w3-hover-white w3-medium">Hardware Resources</a>
            <br>
            <br>
        </div>
    </nav>



    <header class="w3-container w3-top w3-hide-large w3-burgundy w3-xlarge w3-padding">
        <a href="javascript:void(0)" class="w3-button w3-burgundy w3-margin-right" onclick="w3_openmenu()">☰</a>
        <span>DSP for FPGA</span>
    </header>

    <div class="w3-overlay w3-hide-large" onclick="w3_close()" style="cursor:pointer" title="close side menu" id="myOverlay"></div>


    <!-- !PAGE CONTENT! -->
    <div class="w3-main" style="margin-left:360px;margin-right:40px">



        <!-- Header -->
        <div class="w3-container" style="margin-top:80px" id="showcase">
          
            <div>

                <h4 class="content"><b>Contents</b></h4> <!--Change-->
                <br><br>
                <div class="web">
                    <p>
                        <h3><b>Reference Books</b></h3> <!--Change-->
                        <h1>
                            <i>
                                Digital Design of Signal Processing Systems: A Practical Approach
                                Book by Shoab Ahmed Khan
                            </i>
                        </h1>
                        <a target="_blank" href="Hardware Electronics Pics/Digital Design of DSP.webp">
                            <img src="Hardware Electronics Pics/Digital Design of DSP.webp" alt="Equations" style="width:60%" onclick="onClick(this)">
                        </a>
                        <br><br><br>
                        <h2>
                            DSP with FPGA
                        </h2>
                        
                 
                        <h1>Arithmetic Basics</h1> <!--Change-->
                        <h1>Current FPGA Technologies</h1> <!--Change-->
                        <!--Toward FPGAs
    <br>Early FPGA Architectures
    <br>Altera Stratix V and 10 FPGA Family
    <br>ALMs
    <br>Memory Organization
    <br>DSP Processing Blocks
    <br>Clocks and Interconnect
    <br>Stratix 10 innovations
    <br>Xilinx Ultrascale/Virtex-7 FPGA Families
    <br>Configurable Logic Block
    <br>Memory
    <br>Digital Signal Processing
    <br>Xilinx Zynq FPGA Family
    <br>Lattice iCE40isp FPGA Family
    <br>Programmable Logic Blocks
    <br>Memory
    <br>Digital Signal Processing
    <br>MicroSemi RTG4 FPGA Family
    <br>Programmable Logic Blocks
    <br>Memory
    <br>Mathblocks for DSP
    <br>Design Stratregies for FPGA-based DSP Systems
    <br>DSP Processing Elements
    <br>Memory Organization
    <br>Other FPGA-Based Design Guidelines
    <br><br>
    -->
                        <h1>FPGA Implementation Techniques</h1>
                        <!--FPGA Functionality
    <br>LUT Functionality
    <br>DSP Processing Elements
    <br>Memory Availability
    <br>Mapping to LUT-Based FPGA Technology
    <br>Reductions in Inputs/Outputs
    <br>Controller Design
    <br>Fixed-Coefficient DSP
    <br>Fixed-Coefficient FIR Filtering
    <br>DSP Transforms
    <br>Fixed-Coefficient FPGA Techniques
    <br>Distributed Arithmetic
    <br>DA Expansion
    <br>DA Applied to FPGA
    <br>Reduced-Coefficient Multiplier
    <br>DCT Example
    <br>RCM Design Procedure
    <br>FPGA Multiplier Summary
    <br><br>
    -->
                        <h1>Synthesis Tools for FPGAs</h1> <!--Change-->
                        <!--High-Level Synthesis
    <br>HLS from C-Based Languages
    <br>Xilinx Vivado
    <br>Control Logic Extraction Phase Example
    <br>Altera SDK for OpenCL
    <br>Other HLS Tools
    <br>Catapult
    <br>Impulse-C
    <br>GAUT
    <br>CAL
    <br>LegUp
    <br><br>
    -->
                        <h1>Architecture Derivation for FPGA-based DSP Systems</h1> <!--Change-->
                        <!--DSP Algorithm Characteristics
    <br>Further Characterization
    <br>DSP Algorithm Representations
    <br>SFG Descriptions
    <br>DFG Descriptions
    <br>Pipelining DSP Systems
    <br>Retiming
    <br>Cut-Set Theorem
    <br>Application of Delay Scaling
    <br>Calculation of Pipelining Period
    <br>Longest Path Matrix Algorithm
    <br>Parallel Operation
    <br>Unfolding
    <br>Folding
    <br><br>
    <h1>Complex DSP Core Design for FPGA</h1>
    <br>Motivation for Design for Reuse
    <br>Intellectual Property Cores
    <br>Evolution of IP Cores
    <br>Arithmetic Libraries
    <br>Complex DSP Functions
    <br>Future of IP Cores
    <br>Parameterizable (Soft) IP Cores
    <br>Identifying Design Components Suitable for Development as IP
    <br>Identifying Parameters for IP Cores
    <br>Development of Parameterizable Features
    <br>Parameterizable Control Circuitry
    <br>Application to Simple FIR Filter
    <br>IP Core Integration
    <br>Design Issues
    <br>Current FPGA-based IP Cores
    <br>Watermarking IP
    <br><br>
    -->
                        <h1>Advanced Model-Based FPGA Accelerator Design</h1>
                        <!--<br>Dataflow Modeling of DSP Systems
    <br>Process Networks
    <br>Synchronous Dataflow
    <br>Cyclo-static Dataflow
    <br>Multidimensional Synchronous Dataflow
    <br>Architectural Synthesis of Custom Circuit Accelerators from DFGs
    <br>Model-Based Development of Multi-Channel Dataflow Accelerators
    <br>Multidimensional Arrayed Dataflow
    <br>Block and Interleaved Processing in MADF
    <br>MADF Accelerators
    <br>Pipelined FE Derivation for MADF Accelerators
    <br>WBC Configuration
    <br>Design Example: Normalized Lattice Filter
    <br>Design Example: Fixed Beamformer System
    <br>Model-Based Development for Memory-Intensive Accelerators
    <br>Synchronous Dataflow Representation of FSME
    <br>Cyclo-static Representation of FSME
    <br><br>
    -->
                        <h1>Adaptive Beamformer Example</h1>
                        <!--<br>Introduction to Adaptive Beamforming
    <br>Generic Design Process
    <br>Adaptive Beamforming Specification
    <br>Algorithm Development
    <br>Algorithm to Architecture
    <br>Dependence Graph
    <br>Signal Flow Graph
    <br>Efficient Architecture Design
    <br>Scheduling the QR Operations
    <br>Generic QR Architecture
    <br>Processor Array
    <br>Retiming the Generic Architecture
    <br>Retiming QR Architectures
    <br>Parameterizable QR Architecture
    <br>Choice of Architecture
    <br>Parameterizable Control
    <br>Linear Architecture
    <br>Sparse Linear Architecture
    <br>Rectangular Architecture
    <br>Sparse Rectangular Architecture
    <br>Generic QR Cells
    <br>Generic Control
    <br>Generic Input Control for Linear and Sparse Linear Arrays
    <br>Generic Input Control for Rectangular and Sparse Rectangular Arrays
    <br>Effect of Latency on the Control Seeds
    <br>Beamformer Design Example
    <br><br>
    -->
                        <h1>FPGA Solutions for Big Data Applications</h1>
                        <!--<br>Big Data Analytics
    <br>Inductive Learning
    <br>Data Mining Algorithms
    <br>Classification
    <br>Regression
    <br>Clustering
    <br>The Right Approach
    <br>Acceleration
    <br>Scaling Up or Scaling Out
    <br>FPGA-based System Developments
    <br>FPGA Implementations
    <br>Heston Model Acceleration Using FPGA
    <br>k-Means Clustering FPGA Implementation
    <br>Computational Complexity Analysis of k-Means Algorithm
    <br>FPGA-Based Soft Processors
    <br>IPPro FPGA-Based Processor
    <br>System Hardware
    <br>Distance Calculation Block
    <br>Comparison Block
    <br>Averaging
    <br>Optimizations
    <br><br>
    -->
                        <h1>Low-Power FPGA Implementation</h1>
                        <!--<br>Sources of Power Consumption
    <br>Dynamic Power Consumption
    <br>Static power consumption
    <br>FPGA Power Consumption
    <br>Clock Tree Isolation
    <br>Power Consumption Reduction Techniques
    <br>Dynamic Voltage Scaling in FPGAs
    <br>Reduction in Switched Capacitance
    <br>Data Reordering
    <br>Pipelining
    <br>Locality
    <br>Data Mapping
    <br><br>
    <h1>Conclusions</h1>
    <br>Evolution in FPGA Design Approaches
    <br>Big Data and the Shift toward Computing
    <br>Programming Flow for FPGAs
    <br>Support for Floating-Point Arithmetic
    <br>Memory Architectures
    <br><br>-->
                        <br>
                        <h3><b>Reference Books</b></h3> <!--Change-->
                        <h1>
                            <i>
                                FPGA-based Implementation of Signal Processing Systems
                                Book by Roger Woods
                            </i>
                        </h1>
                        <a target="_blank" href="Hardware Electronics Pics/FPGA DSP.webp">
                            <img src="Hardware Electronics Pics/FPGA DSP.webp" alt="Equations" style="width:60%" onclick="onClick(this)">
                        </a>

</div>
                <div class="web">
                    <p>
                        
                    <h3>My Github</h3>
                    <a href="https://github.com/jiwook021/Verilog-Projects">
                        https://github.com/jiwook021/Verilog-Projects
                    </a>
                    <br><br>
                    <h3><b>Lecture Series</b></h3>
                    <h1>4G and 5G Wireless Radio Examples Using the Zynq UltraScale+ RFSoC by Xilinx Inc</h1>
                    <iframe width="350" height="250" src="https://www.youtube.com/embed/SQBrJTsxbsQ" title="YouTube video player" frameborder="0" allow="accelerometer; autoplay; clipboard-write; encrypted-media; gyroscope; picture-in-picture" allowfullscreen></iframe>
                    <br>
                    <h1>Highspeed Interface Design of SoC by IDEC</h1>
                    <a href="https://www.idec.or.kr/vod/apply/view/?pay=nopay&search_val=%ED%86%B5%EC%8B%A0&no=65">
                        https://www.idec.or.kr/vod/apply/view/?pay=nopay&search_val=%ED%86%B5%EC%8B%A0&no=65
                    </a>
                    
                    <br><br>
                </div>


            </div>


            <footer class="w3-container w3-padding-32 w3-center w3-xlarge">
                <a class="w3-button w3-large w3-light-grey" href="../../Jiwook Kim Resume.pdf" title="Resume" target="_blank"><i class="fa fa-address-book"></i></a>
                <a class="w3-button w3-large w3-pale-red" href="mailto:jiwook021@gmail.com" title="Mail" target="_blank"><i class="fa fa-google-plus"></i></a>
                <a class="w3-button w3-large w3-grey" href="https://www.jkimengineer.com" title="JkimEngineer Website" target="_blank"><i class="fa fa-home"></i></a>
                <a class="w3-button w3-large w3-blue-grey" href="https://www.linkedin.com/in/jiwook-kim-72b914158/" title="Jiwook Kim Linkedin" target="_blank"><i class="fa fa-linkedin"></i></a>
                <a class="w3-button w3-large w3-dark-grey" href="https://github.com/jiwook021" title="Jiwook Kim GitHub" target="_blank"><i class="fa fa-github"></i></a>
            </footer>


        </div>

        <script src="../filejs.js">
        </script>

</body>
</html>
