# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do pass4_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/COMPSYS/1972013/PASS4/switch.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:54 on Jan 21,2020
# vcom -reportprogress 300 -93 -work work D:/COMPSYS/1972013/PASS4/switch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SWITCH
# -- Compiling architecture RTL of SWITCH
# End time: 10:35:54 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/COMPSYS/1972013/PASS4/pass4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:54 on Jan 21,2020
# vcom -reportprogress 300 -93 -work work D:/COMPSYS/1972013/PASS4/pass4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PASS4
# -- Compiling architecture RTL of PASS4
# End time: 10:35:54 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/COMPSYS/1972013/PASS4/leddec.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:54 on Jan 21,2020
# vcom -reportprogress 300 -93 -work work D:/COMPSYS/1972013/PASS4/leddec.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity LEDDEC
# -- Compiling architecture RTL of LEDDEC
# End time: 10:35:54 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/COMPSYS/1972013/PASS4/clockDown.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:54 on Jan 21,2020
# vcom -reportprogress 300 -93 -work work D:/COMPSYS/1972013/PASS4/clockDown.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CLKDOWN
# -- Compiling architecture RTL of CLKDOWN
# End time: 10:35:54 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/COMPSYS/1972013/PASS4/control.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:54 on Jan 21,2020
# vcom -reportprogress 300 -93 -work work D:/COMPSYS/1972013/PASS4/control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CONTROL
# -- Compiling architecture RTL of CONTROL
# End time: 10:35:54 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/COMPSYS/1972013/PASS4/disp_ctl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:54 on Jan 21,2020
# vcom -reportprogress 300 -93 -work work D:/COMPSYS/1972013/PASS4/disp_ctl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DISP_CTL
# -- Compiling architecture RTL of DISP_CTL
# End time: 10:35:54 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/COMPSYS/1972013/PASS4/changer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:54 on Jan 21,2020
# vcom -reportprogress 300 -93 -work work D:/COMPSYS/1972013/PASS4/changer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CHANGER
# -- Compiling architecture RTL of CHANGER
# End time: 10:35:54 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/COMPSYS/1972013/PASS4/datapath.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:54 on Jan 21,2020
# vcom -reportprogress 300 -93 -work work D:/COMPSYS/1972013/PASS4/datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DATAPATH
# -- Compiling architecture RTL of DATAPATH
# End time: 10:35:54 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/COMPSYS/1972013/PASS4/validation.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:54 on Jan 21,2020
# vcom -reportprogress 300 -93 -work work D:/COMPSYS/1972013/PASS4/validation.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity VALIDATION
# -- Compiling architecture RTL of VALIDATION
# End time: 10:35:54 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/changer.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:09 on Jan 21,2020
# vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/changer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CHANGER
# -- Compiling architecture RTL of CHANGER
# End time: 10:36:09 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/clockDown.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:09 on Jan 21,2020
# vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/clockDown.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CLKDOWN
# -- Compiling architecture RTL of CLKDOWN
# End time: 10:36:09 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/control.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:09 on Jan 21,2020
# vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CONTROL
# -- Compiling architecture RTL of CONTROL
# End time: 10:36:09 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/datapath.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:09 on Jan 21,2020
# vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DATAPATH
# -- Compiling architecture RTL of DATAPATH
# End time: 10:36:09 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/disp_ctl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:09 on Jan 21,2020
# vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/disp_ctl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DISP_CTL
# -- Compiling architecture RTL of DISP_CTL
# End time: 10:36:09 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/leddec.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:09 on Jan 21,2020
# vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/leddec.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity LEDDEC
# -- Compiling architecture RTL of LEDDEC
# End time: 10:36:09 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/pass4.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:09 on Jan 21,2020
# vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/pass4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PASS4
# -- Compiling architecture RTL of PASS4
# End time: 10:36:09 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/switch.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:09 on Jan 21,2020
# vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/switch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SWITCH
# -- Compiling architecture RTL of SWITCH
# End time: 10:36:09 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/tbpass4.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:09 on Jan 21,2020
# vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/tbpass4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TBPASS4
# -- Compiling architecture TBPASS4 of TBPASS4
# -- Compiling configuration CFG_TBPASS4
# -- Loading entity TBPASS4
# -- Loading architecture TBPASS4 of TBPASS4
# -- Loading entity PASS4
# End time: 10:36:10 on Jan 21,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/validation.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:10 on Jan 21,2020
# vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/validation.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity VALIDATION
# -- Compiling architecture RTL of VALIDATION
# End time: 10:36:10 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.tbpass4 -t ns
# vsim -gui -l msim_transcript work.tbpass4 -t ns 
# Start time: 10:36:25 on Jan 21,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tbpass4(tbpass4)
# Loading work.pass4(rtl)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.clkdown(rtl)
# Loading work.switch(rtl)
# Loading work.control(rtl)
# Loading work.datapath(rtl)
# Loading work.changer(rtl)
# Loading work.validation(rtl)
# Loading work.disp_ctl(rtl)
# Loading work.leddec(rtl)
add wave -position insertpoint  \
sim:/tbpass4/TBCLK \
sim:/tbpass4/TBRESET \
sim:/tbpass4/TBMODE \
sim:/tbpass4/TBA \
sim:/tbpass4/TBB \
sim:/tbpass4/TBENTER \
sim:/tbpass4/TBLED0 \
sim:/tbpass4/TBLED1 \
sim:/tbpass4/TBLED2 \
sim:/tbpass4/TBLED3 \
sim:/tbpass4/TBSLED
add wave -position insertpoint  \
sim:/tbpass4/U1/U4/U1/RSTN \
sim:/tbpass4/U1/U4/U1/TNUM
add wave -position insertpoint  \
sim:/tbpass4/U1/U4/U2/CLK \
sim:/tbpass4/U1/U4/U2/RSTN \
sim:/tbpass4/U1/U4/U2/ENTER_N \
sim:/tbpass4/U1/U4/U2/NUM_N \
sim:/tbpass4/U1/U4/U2/UNLOCK_N \
sim:/tbpass4/U1/U4/U2/RESET_N \
sim:/tbpass4/U1/U4/U2/STATE_N \
sim:/tbpass4/U1/U4/U2/PASS \
sim:/tbpass4/U1/U4/U2/CURRENT_STATE \
sim:/tbpass4/U1/U4/U2/NEXT_STATE \
sim:/tbpass4/U1/U4/U2/PREVIOUS_STATE \
sim:/tbpass4/U1/U4/U2/INITPASS
run -all
# Break key hit
# Simulation stop requested.
vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/changer.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:02 on Jan 21,2020
# vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/changer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CHANGER
# -- Compiling architecture RTL of CHANGER
# End time: 10:45:02 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/clockDown.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:02 on Jan 21,2020
# vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/clockDown.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CLKDOWN
# -- Compiling architecture RTL of CLKDOWN
# End time: 10:45:02 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/control.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:02 on Jan 21,2020
# vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CONTROL
# -- Compiling architecture RTL of CONTROL
# End time: 10:45:02 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/datapath.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:02 on Jan 21,2020
# vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DATAPATH
# -- Compiling architecture RTL of DATAPATH
# End time: 10:45:02 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/disp_ctl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:02 on Jan 21,2020
# vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/disp_ctl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DISP_CTL
# -- Compiling architecture RTL of DISP_CTL
# End time: 10:45:03 on Jan 21,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/leddec.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:03 on Jan 21,2020
# vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/leddec.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity LEDDEC
# -- Compiling architecture RTL of LEDDEC
# End time: 10:45:03 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/pass4.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:03 on Jan 21,2020
# vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/pass4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PASS4
# -- Compiling architecture RTL of PASS4
# End time: 10:45:03 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/switch.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:03 on Jan 21,2020
# vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/switch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SWITCH
# -- Compiling architecture RTL of SWITCH
# End time: 10:45:03 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/tbpass4.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:03 on Jan 21,2020
# vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/tbpass4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TBPASS4
# -- Compiling architecture TBPASS4 of TBPASS4
# -- Compiling configuration CFG_TBPASS4
# -- Loading entity TBPASS4
# -- Loading architecture TBPASS4 of TBPASS4
# -- Loading entity PASS4
# End time: 10:45:03 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/validation.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:03 on Jan 21,2020
# vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/validation.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity VALIDATION
# -- Compiling architecture RTL of VALIDATION
# End time: 10:45:03 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript -t ns work.tbpass4
# End time: 10:45:11 on Jan 21,2020, Elapsed time: 0:08:46
# Errors: 0, Warnings: 0
# vsim -gui -l msim_transcript -t ns work.tbpass4 
# Start time: 10:45:11 on Jan 21,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tbpass4(tbpass4)
# Loading work.pass4(rtl)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.clkdown(rtl)
# Loading work.switch(rtl)
# Loading work.control(rtl)
# Loading work.datapath(rtl)
# Loading work.changer(rtl)
# Loading work.validation(rtl)
# Loading work.disp_ctl(rtl)
# Loading work.leddec(rtl)
add wave -position insertpoint  \
sim:/tbpass4/TBCLK \
sim:/tbpass4/TBRESET \
sim:/tbpass4/TBMODE \
sim:/tbpass4/TBA \
sim:/tbpass4/TBB \
sim:/tbpass4/TBENTER \
sim:/tbpass4/TBLED0 \
sim:/tbpass4/TBLED1 \
sim:/tbpass4/TBLED2 \
sim:/tbpass4/TBLED3 \
sim:/tbpass4/TBSLED
add wave -position insertpoint  \
sim:/tbpass4/U1/U4/U2/CLK \
sim:/tbpass4/U1/U4/U2/RSTN \
sim:/tbpass4/U1/U4/U2/ENTER_N \
sim:/tbpass4/U1/U4/U2/NUM_N \
sim:/tbpass4/U1/U4/U2/UNLOCK_N \
sim:/tbpass4/U1/U4/U2/RESET_N \
sim:/tbpass4/U1/U4/U2/STATE_N \
sim:/tbpass4/U1/U4/U2/PASS \
sim:/tbpass4/U1/U4/U2/CURRENT_STATE \
sim:/tbpass4/U1/U4/U2/NEXT_STATE \
sim:/tbpass4/U1/U4/U2/PREVIOUS_STATE \
sim:/tbpass4/U1/U4/U2/INITPASS
run -all
# Break key hit
# Simulation stop requested.
vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/changer.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:50:43 on Jan 21,2020
# vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/changer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CHANGER
# -- Compiling architecture RTL of CHANGER
# End time: 10:50:44 on Jan 21,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/clockDown.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:50:44 on Jan 21,2020
# vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/clockDown.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CLKDOWN
# -- Compiling architecture RTL of CLKDOWN
# End time: 10:50:44 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/control.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:50:44 on Jan 21,2020
# vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CONTROL
# -- Compiling architecture RTL of CONTROL
# End time: 10:50:44 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/datapath.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:50:44 on Jan 21,2020
# vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DATAPATH
# -- Compiling architecture RTL of DATAPATH
# End time: 10:50:44 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/disp_ctl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:50:44 on Jan 21,2020
# vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/disp_ctl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DISP_CTL
# -- Compiling architecture RTL of DISP_CTL
# End time: 10:50:44 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/leddec.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:50:44 on Jan 21,2020
# vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/leddec.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity LEDDEC
# -- Compiling architecture RTL of LEDDEC
# End time: 10:50:44 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/pass4.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:50:44 on Jan 21,2020
# vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/pass4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PASS4
# -- Compiling architecture RTL of PASS4
# End time: 10:50:44 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/switch.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:50:44 on Jan 21,2020
# vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/switch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SWITCH
# -- Compiling architecture RTL of SWITCH
# End time: 10:50:44 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/tbpass4.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:50:44 on Jan 21,2020
# vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/tbpass4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TBPASS4
# -- Compiling architecture TBPASS4 of TBPASS4
# -- Compiling configuration CFG_TBPASS4
# -- Loading entity TBPASS4
# -- Loading architecture TBPASS4 of TBPASS4
# -- Loading entity PASS4
# End time: 10:50:44 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/validation.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:50:44 on Jan 21,2020
# vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/validation.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity VALIDATION
# -- Compiling architecture RTL of VALIDATION
# End time: 10:50:44 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript -t ns work.tbpass4
# End time: 10:50:54 on Jan 21,2020, Elapsed time: 0:05:43
# Errors: 0, Warnings: 0
# vsim -gui -l msim_transcript -t ns work.tbpass4 
# Start time: 10:50:54 on Jan 21,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tbpass4(tbpass4)
# Loading work.pass4(rtl)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.clkdown(rtl)
# Loading work.switch(rtl)
# Loading work.control(rtl)
# Loading work.datapath(rtl)
# Loading work.changer(rtl)
# Loading work.validation(rtl)
# Loading work.disp_ctl(rtl)
# Loading work.leddec(rtl)
add wave -position insertpoint  \
sim:/tbpass4/TBCLK \
sim:/tbpass4/TBRESET \
sim:/tbpass4/TBMODE \
sim:/tbpass4/TBA \
sim:/tbpass4/TBB \
sim:/tbpass4/TBENTER \
sim:/tbpass4/TBLED0 \
sim:/tbpass4/TBLED1 \
sim:/tbpass4/TBLED2 \
sim:/tbpass4/TBLED3 \
sim:/tbpass4/TBSLED
add wave -position insertpoint  \
sim:/tbpass4/U1/U4/U2/CLK \
sim:/tbpass4/U1/U4/U2/RSTN \
sim:/tbpass4/U1/U4/U2/ENTER_N \
sim:/tbpass4/U1/U4/U2/NUM_N \
sim:/tbpass4/U1/U4/U2/UNLOCK_N \
sim:/tbpass4/U1/U4/U2/RESET_N \
sim:/tbpass4/U1/U4/U2/STATE_N \
sim:/tbpass4/U1/U4/U2/PASS \
sim:/tbpass4/U1/U4/U2/CURRENT_STATE \
sim:/tbpass4/U1/U4/U2/NEXT_STATE \
sim:/tbpass4/U1/U4/U2/PREVIOUS_STATE \
sim:/tbpass4/U1/U4/U2/INITPASS
run -all
# Break key hit
# Simulation stop requested.
vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/changer.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:05 on Jan 21,2020
# vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/changer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CHANGER
# -- Compiling architecture RTL of CHANGER
# End time: 11:05:05 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/clockDown.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:05 on Jan 21,2020
# vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/clockDown.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CLKDOWN
# -- Compiling architecture RTL of CLKDOWN
# End time: 11:05:05 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/control.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:05 on Jan 21,2020
# vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CONTROL
# -- Compiling architecture RTL of CONTROL
# End time: 11:05:05 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/datapath.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:05 on Jan 21,2020
# vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DATAPATH
# -- Compiling architecture RTL of DATAPATH
# End time: 11:05:05 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/disp_ctl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:05 on Jan 21,2020
# vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/disp_ctl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DISP_CTL
# -- Compiling architecture RTL of DISP_CTL
# End time: 11:05:05 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/leddec.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:05 on Jan 21,2020
# vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/leddec.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity LEDDEC
# -- Compiling architecture RTL of LEDDEC
# End time: 11:05:05 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/pass4.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:05 on Jan 21,2020
# vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/pass4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PASS4
# -- Compiling architecture RTL of PASS4
# End time: 11:05:06 on Jan 21,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/switch.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:06 on Jan 21,2020
# vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/switch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SWITCH
# -- Compiling architecture RTL of SWITCH
# End time: 11:05:06 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/tbpass4.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:06 on Jan 21,2020
# vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/tbpass4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TBPASS4
# -- Compiling architecture TBPASS4 of TBPASS4
# -- Compiling configuration CFG_TBPASS4
# -- Loading entity TBPASS4
# -- Loading architecture TBPASS4 of TBPASS4
# -- Loading entity PASS4
# End time: 11:05:06 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/validation.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:06 on Jan 21,2020
# vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/validation.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity VALIDATION
# -- Compiling architecture RTL of VALIDATION
# End time: 11:05:06 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript -t ns work.tbpass4
# End time: 11:05:13 on Jan 21,2020, Elapsed time: 0:14:19
# Errors: 0, Warnings: 0
# vsim -gui -l msim_transcript -t ns work.tbpass4 
# Start time: 11:05:13 on Jan 21,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tbpass4(tbpass4)
# Loading work.pass4(rtl)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.clkdown(rtl)
# Loading work.switch(rtl)
# Loading work.control(rtl)
# Loading work.datapath(rtl)
# Loading work.changer(rtl)
# Loading work.validation(rtl)
# Loading work.disp_ctl(rtl)
# Loading work.leddec(rtl)
add wave -position insertpoint  \
sim:/tbpass4/TBCLK \
sim:/tbpass4/TBRESET \
sim:/tbpass4/TBMODE \
sim:/tbpass4/TBA \
sim:/tbpass4/TBB \
sim:/tbpass4/TBENTER \
sim:/tbpass4/TBLED0 \
sim:/tbpass4/TBLED1 \
sim:/tbpass4/TBLED2 \
sim:/tbpass4/TBLED3 \
sim:/tbpass4/TBSLED
add wave -position insertpoint  \
sim:/tbpass4/U1/U2/CLK \
sim:/tbpass4/U1/U2/RSTN \
sim:/tbpass4/U1/U2/A_N \
sim:/tbpass4/U1/U2/B_N \
sim:/tbpass4/U1/U2/ENTER_N \
sim:/tbpass4/U1/U2/A_ONE \
sim:/tbpass4/U1/U2/B_ONE \
sim:/tbpass4/U1/U2/ENTER_ONE \
sim:/tbpass4/U1/U2/DIVCOUNT \
sim:/tbpass4/U1/U2/ENABLE \
sim:/tbpass4/U1/U2/ABEFORE_N \
sim:/tbpass4/U1/U2/BBEFORE_N \
sim:/tbpass4/U1/U2/ENTERBEFORE_N
run -all
# Break key hit
# Simulation stop requested.
add wave -position insertpoint  \
sim:/tbpass4/U1/U4/U2/CLK \
sim:/tbpass4/U1/U4/U2/RSTN \
sim:/tbpass4/U1/U4/U2/ENTER_N \
sim:/tbpass4/U1/U4/U2/NUM_N \
sim:/tbpass4/U1/U4/U2/UNLOCK_N \
sim:/tbpass4/U1/U4/U2/RESET_N \
sim:/tbpass4/U1/U4/U2/STATE_N \
sim:/tbpass4/U1/U4/U2/PASS \
sim:/tbpass4/U1/U4/U2/CURRENT_STATE \
sim:/tbpass4/U1/U4/U2/NEXT_STATE \
sim:/tbpass4/U1/U4/U2/INITPASS
restart -f
run -all
# Break key hit
# Break in Process SAMPLING_COUNTER at D:/COMPSYS/1972013/PASS4/switch.vhd line 27
vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/changer.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:33 on Jan 21,2020
# vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/changer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CHANGER
# -- Compiling architecture RTL of CHANGER
# End time: 11:08:33 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/clockDown.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:33 on Jan 21,2020
# vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/clockDown.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CLKDOWN
# -- Compiling architecture RTL of CLKDOWN
# End time: 11:08:33 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/control.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:33 on Jan 21,2020
# vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CONTROL
# -- Compiling architecture RTL of CONTROL
# End time: 11:08:33 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/datapath.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:33 on Jan 21,2020
# vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DATAPATH
# -- Compiling architecture RTL of DATAPATH
# End time: 11:08:34 on Jan 21,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/disp_ctl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:34 on Jan 21,2020
# vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/disp_ctl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DISP_CTL
# -- Compiling architecture RTL of DISP_CTL
# End time: 11:08:34 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/leddec.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:34 on Jan 21,2020
# vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/leddec.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity LEDDEC
# -- Compiling architecture RTL of LEDDEC
# End time: 11:08:34 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/pass4.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:34 on Jan 21,2020
# vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/pass4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PASS4
# -- Compiling architecture RTL of PASS4
# End time: 11:08:34 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/switch.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:34 on Jan 21,2020
# vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/switch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SWITCH
# -- Compiling architecture RTL of SWITCH
# End time: 11:08:34 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/tbpass4.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:34 on Jan 21,2020
# vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/tbpass4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TBPASS4
# -- Compiling architecture TBPASS4 of TBPASS4
# -- Compiling configuration CFG_TBPASS4
# -- Loading entity TBPASS4
# -- Loading architecture TBPASS4 of TBPASS4
# -- Loading entity PASS4
# End time: 11:08:34 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/validation.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:34 on Jan 21,2020
# vcom -reportprogress 300 -work work D:/COMPSYS/1972013/PASS4/validation.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity VALIDATION
# -- Compiling architecture RTL of VALIDATION
# End time: 11:08:34 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript -t ns work.tbpass4
# End time: 11:08:46 on Jan 21,2020, Elapsed time: 0:03:33
# Errors: 0, Warnings: 0
# vsim -gui -l msim_transcript -t ns work.tbpass4 
# Start time: 11:08:46 on Jan 21,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tbpass4(tbpass4)
# Loading work.pass4(rtl)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.clkdown(rtl)
# Loading work.switch(rtl)
# Loading work.control(rtl)
# Loading work.datapath(rtl)
# Loading work.changer(rtl)
# Loading work.validation(rtl)
# Loading work.disp_ctl(rtl)
# Loading work.leddec(rtl)
add wave -position insertpoint  \
sim:/tbpass4/TBCLK \
sim:/tbpass4/TBRESET \
sim:/tbpass4/TBMODE \
sim:/tbpass4/TBA \
sim:/tbpass4/TBB \
sim:/tbpass4/TBENTER \
sim:/tbpass4/TBLED0 \
sim:/tbpass4/TBLED1 \
sim:/tbpass4/TBLED2 \
sim:/tbpass4/TBLED3 \
sim:/tbpass4/TBSLED
add wave -position insertpoint  \
sim:/tbpass4/U1/U4/U2/CLK \
sim:/tbpass4/U1/U4/U2/RSTN \
sim:/tbpass4/U1/U4/U2/ENTER_N \
sim:/tbpass4/U1/U4/U2/NUM_N \
sim:/tbpass4/U1/U4/U2/UNLOCK_N \
sim:/tbpass4/U1/U4/U2/RESET_N \
sim:/tbpass4/U1/U4/U2/STATE_N \
sim:/tbpass4/U1/U4/U2/PASS \
sim:/tbpass4/U1/U4/U2/CURRENT_STATE \
sim:/tbpass4/U1/U4/U2/NEXT_STATE \
sim:/tbpass4/U1/U4/U2/INITPASS
run -all
# Break key hit
# Break in Process line__37 at D:/COMPSYS/1972013/PASS4/changer.vhd line 37
# End time: 11:57:42 on Jan 21,2020, Elapsed time: 0:48:56
# Errors: 0, Warnings: 0
