INFO-FLOW: Workspace /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution opened at Thu Dec 12 01:07:22 UTC 2019
Execute     set_part xcvu9p-flgb2104-2-i 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.34 sec.
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-flgb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcvu9p 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -data single -name xcvu9p-flgb2104-2-i 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data resources 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.17 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgb2104-2-i'
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 0.58 sec.
Execute     create_clock -period 250MHz -name default 
Execute       config_clock -quiet -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute     config_sdx -target xocc 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=0 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
Execute       config_export -vivado_optimization_level=0 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute         send_msg_by_id INFO @200-435@%s%s 'config_export -vivado_optimization_level' config_export -vivado_phys_opt=none 
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
Execute         config_export -vivado_phys_opt=none 
Execute       get_config_compile -pipeline_loops 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_compile -pipeline_loops=64 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_compile -pipeline_loops=64
Execute       config_compile -pipeline_loops=64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
Execute       get_config_compile -name_max_length 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_compile -name_max_length=256 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_compile -name_max_length=256
Execute       config_compile -name_max_length=256 
INFO: [XFORM 203-1161] The maximum of name length is set into 256.
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_schedule -enable_dsp_full_reg=1 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_schedule -enable_dsp_full_reg=1
Execute       config_schedule -enable_dsp_full_reg=1 
Execute       get_config_rtl -register_reset_num 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute       get_config_rtl -module_auto_prefix 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_rtl -module_auto_prefix=1 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_rtl -module_auto_prefix=1
Execute       config_rtl -module_auto_prefix=1 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_interface -m_axi_addr64=1 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=1
Execute       config_interface -m_axi_addr64=1 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty 27% 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
Execute       set_clock_uncertainty 27% 
Execute         get_clock_period -default -name=default 
Execute         config_clock -quiet -name default -uncertainty 1.08 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.08ns.
Execute     config_rtl -kernel_profile 
Execute     config_export -vivado_optimization_level 0 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_dataflow -strict_mode warning 
Execute     config_debug -enable 
Execute     set_clock_uncertainty 27.000000% 
Execute       get_clock_period -default -name=default 
Execute       config_clock -quiet -name default -uncertainty 1.08 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.08ns.
Execute     config_interface -m_axi_addr64 
Execute     config_export -format ip_catalog -ipname gcnconv_kernel 
Execute     source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/my_hls_pre.tcl 
Execute       config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file '/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp as C++
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute         is_encrypted /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.1.op2552052/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp"   -DXILINX -I/home/centos/CS_259/Project/GCN_FPGA/src/merlin -I/home/centos/CS_259/Project/GCN_FPGA/src/merlin -I/opt/merlin/mars-gen/lib/merlin -I/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.1.op2552052/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.1.op2552052/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/__merlinkernel_gcnconv_kernel.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.1.op2552052/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.1.op2552052/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp -DXILINX -I/home/centos/CS_259/Project/GCN_FPGA/src/merlin -I/home/centos/CS_259/Project/GCN_FPGA/src/merlin -I/opt/merlin/mars-gen/lib/merlin -I/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/__merlinkernel_gcnconv_kernel.pp.0.cpp
Command         clang done; 1.59 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/__merlinkernel_gcnconv_kernel.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.1.op2552052/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/__merlinkernel_gcnconv_kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 0.29 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/__merlinkernel_gcnconv_kernel.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.1.op2552052/lnx64/tools/gcc" -hls  -DXILINX -I/home/centos/CS_259/Project/GCN_FPGA/src/merlin -I/home/centos/CS_259/Project/GCN_FPGA/src/merlin -I/opt/merlin/mars-gen/lib/merlin -I/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.1.op2552052/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.1.op2552052/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/__merlinkernel_gcnconv_kernel.pp.0.cpp"  -o "/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.1.op2552052/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.1.op2552052/lnx64/tools/gcc -hls -DXILINX -I/home/centos/CS_259/Project/GCN_FPGA/src/merlin -I/home/centos/CS_259/Project/GCN_FPGA/src/merlin -I/opt/merlin/mars-gen/lib/merlin -I/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/__merlinkernel_gcnconv_kernel.pp.0.cpp -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/useless.bc
Command         clang done; 1.58 sec.
INFO-FLOW: Done: GCC PP time: 3.5 seconds per iteration
Execute         source /opt/Xilinx/Vivado/2019.1.op2552052/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/Xilinx/Vivado/2019.1.op2552052/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/Xilinx/Vivado/2019.1.op2552052/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/__merlinkernel_gcnconv_kernel.pp.0.cpp std=gnu++98 -directive=/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.1.op2552052/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/.systemc_flag -quiet -fix-errors /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/__merlinkernel_gcnconv_kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/__merlinkernel_gcnconv_kernel.pp.0.cpp std=gnu++98 -directive=/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.1.op2552052/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/all.directive.json -quiet -fix-errors /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/__merlinkernel_gcnconv_kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.1.op2552052/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/xilinx-dataflow-lawyer.__merlinkernel_gcnconv_kernel.pp.0.cpp.diag.yml /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/__merlinkernel_gcnconv_kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/xilinx-dataflow-lawyer.__merlinkernel_gcnconv_kernel.pp.0.cpp.out.log 2> /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/xilinx-dataflow-lawyer.__merlinkernel_gcnconv_kernel.pp.0.cpp.err.log 
Command         ap_eval done; 0.19 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/__merlinkernel_gcnconv_kernel.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.1.op2552052/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/tidy-3.1.__merlinkernel_gcnconv_kernel.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/__merlinkernel_gcnconv_kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/tidy-3.1.__merlinkernel_gcnconv_kernel.pp.0.cpp.out.log 2> /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/tidy-3.1.__merlinkernel_gcnconv_kernel.pp.0.cpp.err.log 
Command           ap_eval done; 0.18 sec.
Execute           source /opt/Xilinx/Vivado/2019.1.op2552052/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /opt/Xilinx/Vivado/2019.1.op2552052/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.1.op2552052/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/__merlinkernel_gcnconv_kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/xilinx-legacy-rewriter.__merlinkernel_gcnconv_kernel.pp.0.cpp.out.log 2> /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/xilinx-legacy-rewriter.__merlinkernel_gcnconv_kernel.pp.0.cpp.err.log 
Command           ap_eval done; 0.2 sec.
Command         tidy_31 done; 0.41 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/__merlinkernel_gcnconv_kernel.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.1.op2552052/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/__merlinkernel_gcnconv_kernel.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 0.28 sec.
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/__merlinkernel_gcnconv_kernel.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.1.op2552052/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/__merlinkernel_gcnconv_kernel.pragma.2.cpp"  -DXILINX -I/home/centos/CS_259/Project/GCN_FPGA/src/merlin -I/home/centos/CS_259/Project/GCN_FPGA/src/merlin -I/opt/merlin/mars-gen/lib/merlin -I/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.1.op2552052/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.1.op2552052/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/__merlinkernel_gcnconv_kernel.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.1.op2552052/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.1.op2552052/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/__merlinkernel_gcnconv_kernel.pragma.2.cpp -DXILINX -I/home/centos/CS_259/Project/GCN_FPGA/src/merlin -I/home/centos/CS_259/Project/GCN_FPGA/src/merlin -I/opt/merlin/mars-gen/lib/merlin -I/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/__merlinkernel_gcnconv_kernel.bc
Command         clang done; 1.53 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/__merlinkernel_gcnconv_kernel.g.bc -hls-opt -except-internalize gcnconv_kernel -L/opt/Xilinx/Vivado/2019.1.op2552052/lnx64/lib -lhlsm -lhlsmc++ -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/a.g 
Command         llvm-ld done; 0.77 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 815.230 ; gain = 128.000 ; free physical = 28531 ; free virtual = 51023
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 815.230 ; gain = 128.000 ; free physical = 28531 ; free virtual = 51023
Execute         get_config_sdx -target 
Execute         get_config_rtl -kernel_profile 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/a.pp.bc -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2019.1.op2552052/lnx64/lib -lfloatconversion -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/a.g.0 
Command           llvm-ld done; 0.74 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top gcnconv_kernel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/a.g.0.bc -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/memcpy_512.h:55) in function 'merlin_set_range_512(merlin_uint_512*, int, int, unsigned long)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/memcpy_512.h:15) in function 'merlin_get_range_512(merlin_uint_512*, int, int)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'merlin_get_range_512' into 'memcpy_wide_bus_read_float_2d_16_512' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1110).
INFO: [XFORM 203-603] Inlining function 'merlin_get_range_512' into 'memcpy_wide_bus_read_float_512' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3356).
INFO: [XFORM 203-603] Inlining function 'merlin_get_range_512' into 'memcpy_wide_bus_read_float_512' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3375).
INFO: [XFORM 203-603] Inlining function 'merlin_get_range_512' into 'memcpy_wide_bus_read_float_512' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3387).
INFO: [XFORM 203-603] Inlining function 'merlin_get_range_512' into 'memcpy_wide_bus_read_float_512' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3399).
INFO: [XFORM 203-603] Inlining function 'merlin_get_range_512' into 'memcpy_wide_bus_read_float_512' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3411).
INFO: [XFORM 203-603] Inlining function 'merlin_get_range_512' into 'memcpy_wide_bus_read_float_512' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3423).
INFO: [XFORM 203-603] Inlining function 'merlin_get_range_512' into 'memcpy_wide_bus_read_float_512' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3435).
INFO: [XFORM 203-603] Inlining function 'merlin_get_range_512' into 'memcpy_wide_bus_read_float_512' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3447).
INFO: [XFORM 203-603] Inlining function 'merlin_get_range_512' into 'memcpy_wide_bus_read_float_512' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3459).
INFO: [XFORM 203-603] Inlining function 'merlin_get_range_512' into 'memcpy_wide_bus_read_float_512' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3471).
INFO: [XFORM 203-603] Inlining function 'merlin_get_range_512' into 'memcpy_wide_bus_read_float_512' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3483).
INFO: [XFORM 203-603] Inlining function 'merlin_get_range_512' into 'memcpy_wide_bus_read_float_512' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3495).
INFO: [XFORM 203-603] Inlining function 'merlin_get_range_512' into 'memcpy_wide_bus_read_float_512' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3507).
INFO: [XFORM 203-603] Inlining function 'merlin_get_range_512' into 'memcpy_wide_bus_read_float_512' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3519).
INFO: [XFORM 203-603] Inlining function 'merlin_get_range_512' into 'memcpy_wide_bus_read_float_512' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3531).
INFO: [XFORM 203-603] Inlining function 'merlin_get_range_512' into 'memcpy_wide_bus_read_float_512' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3543).
INFO: [XFORM 203-603] Inlining function 'merlin_get_range_512' into 'memcpy_wide_bus_read_float_512' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3555).
INFO: [XFORM 203-603] Inlining function 'merlin_get_range_512' into 'memcpy_wide_bus_single_read_float_512' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:162).
INFO: [XFORM 203-603] Inlining function 'memcpy_wide_bus_read_float_2d_16_512' into 'gcnconv_kernel' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:166).
INFO: [XFORM 203-603] Inlining function 'memcpy_wide_bus_read_float_512' into 'gcnconv_kernel' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:174).
INFO: [XFORM 203-603] Inlining function 'memcpy_wide_bus_single_read_float_512' into 'gcnconv_kernel' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:265).
INFO: [XFORM 203-603] Inlining function 'merlin_set_range_512' into 'memcpy_wide_bus_single_write_float_512' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:179).
INFO: [XFORM 203-603] Inlining function 'memcpy_wide_bus_single_write_float_512' into 'gcnconv_kernel' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:267).
Command           transform done; 0.19 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 815.230 ; gain = 128.000 ; free physical = 28522 ; free virtual = 51021
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/a.g.1.bc -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.2 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/a.g.2.prechk.bc -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 815.230 ; gain = 128.000 ; free physical = 28522 ; free virtual = 51022
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/a.g.1.bc to /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/a.o.1.bc -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-1101] Packing variable 'result.data' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:117) into a 512-bit variable.
INFO: [XFORM 203-1101] Packing variable 'weight.data' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:117) into a 512-bit variable.
INFO: [XFORM 203-1101] Packing variable 'x.data' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:117) into a 512-bit variable.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L2' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1097) in function 'gcnconv_kernel' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3352) in function 'gcnconv_kernel' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1.1' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/memcpy_512.h:29) in function 'gcnconv_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L2' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3363) in function 'gcnconv_kernel' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'assignuindexui0' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:197) in function 'gcnconv_kernel' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'calcuresultui0' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:254) in function 'gcnconv_kernel' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 216730 for loop 'merlinL4' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:111:1) in function 'merlin_memcpy_4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 216730 for loop 'merlinL3' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:92:1) in function 'merlin_memcpy_3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 108365 for loop 'merlinL2' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:73:1) in function 'merlin_memcpy_2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 128082 for loop 'merlinL1' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:54:1) in function 'merlin_memcpy_1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 128082 for loop 'merlinL0' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:35:1) in function 'merlin_memcpy_0'.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1106) in function 'gcnconv_kernel' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/memcpy_512.h:29) in function 'gcnconv_kernel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3352) in function 'gcnconv_kernel' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3371) in function 'gcnconv_kernel' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1.1' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/memcpy_512.h:29) in function 'gcnconv_kernel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.2' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3417) in function 'gcnconv_kernel' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.2.1' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/memcpy_512.h:29) in function 'gcnconv_kernel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.3' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3465) in function 'gcnconv_kernel' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.3.1' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/memcpy_512.h:29) in function 'gcnconv_kernel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.4' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3513) in function 'gcnconv_kernel' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.4.1' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/memcpy_512.h:29) in function 'gcnconv_kernel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.5' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3549) in function 'gcnconv_kernel' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.5.1' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/memcpy_512.h:29) in function 'gcnconv_kernel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'assignuindexuj0' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:204) in function 'gcnconv_kernel' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'calcuresultuj0' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:261) in function 'gcnconv_kernel' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.1.1' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/memcpy_512.h:29) in function 'gcnconv_kernel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.1.2' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/memcpy_512.h:69) in function 'gcnconv_kernel' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'weight_buf_0'  in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'x_mul' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:159) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'x_buf_0'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-622] Instantiating function 'merlin_memcpy_4'(/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:97) to 'merlin_memcpy_4.0' at call site (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:249) by setting 'dst_idx_0' to '0'.
INFO: [XFORM 203-622] Instantiating function 'merlin_memcpy_3'(/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:78) to 'merlin_memcpy_3.0' at call site (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:239) by setting 'dst_idx_0' to '0'.
INFO: [XFORM 203-622] Instantiating function 'merlin_memcpy_2'(/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:59) to 'merlin_memcpy_2.0' at call site (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:220) by setting 'dst_idx_0' to '0'.
INFO: [XFORM 203-622] Instantiating function 'merlin_memcpy_1'(/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:40) to 'merlin_memcpy_1.0' at call site (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:210) by setting 'dst_idx_0' to '88648'.
INFO: [XFORM 203-622] Instantiating function 'merlin_memcpy_1.0'(/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:43:28) to 'merlin_memcpy_1.0.0' at call site (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:210) by setting 'src_idx_0' to '0'.
INFO: [XFORM 203-622] Instantiating function 'merlin_memcpy_0'(/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:21) to 'merlin_memcpy_0.0' at call site (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:192) by setting 'dst_idx_0' to '0'.
Command           transform done; 1.89 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/a.o.1.tmp.bc -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 0.48 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 815.230 ; gain = 128.000 ; free physical = 28508 ; free virtual = 51008
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/a.o.2.bc -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute             get_top
Execute               get_top 
Execute             get_files -fullpath
Execute               get_files -fullpath 
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrixumuluj0' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:178:35) in function 'gcnconv_kernel' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrixumului0' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:169:36) in function 'gcnconv_kernel' : 

more than one sub loop.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'src' as a bitwidth mismatch was detected between port 'src' and its bundle 'gmem' (32 vs. 512)(/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:74:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'src' as a bitwidth mismatch was detected between port 'src' and its bundle 'gmem' (32 vs. 512)(/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:93:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'src' as a bitwidth mismatch was detected between port 'src' and its bundle 'gmem' (32 vs. 512)(/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:112:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'dst' as a bitwidth mismatch was detected between port 'dst' and its bundle 'gmem' (32 vs. 512)(/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'src' as a bitwidth mismatch was detected between port 'src' and its bundle 'gmem' (32 vs. 512)(/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:36:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-466] Port 'weight.data'() has different latency/depth on the same m_axi bundle:'gmem'
WARNING: [HLS 200-466] Port 'edge_index'() has different latency/depth on the same m_axi bundle:'gmem'
WARNING: [HLS 200-466] Port 'result.data'() has different latency/depth on the same m_axi bundle:'gmem'
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 500 on port 'gmem' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/memcpy_512.h:32:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
Command           transform done; 1.47 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 887.234 ; gain = 200.004 ; free physical = 28467 ; free virtual = 50968
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 5.06 sec.
Command       elaborate done; 12.01 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'gcnconv_kernel' ...
Execute         ap_set_top_model gcnconv_kernel 
WARNING: [SYN 201-103] Legalizing function name 'merlin_memcpy_0.0' to 'merlin_memcpy_0_0'.
WARNING: [SYN 201-103] Legalizing function name 'merlin_memcpy_1.0.0' to 'merlin_memcpy_1_0_0'.
WARNING: [SYN 201-103] Legalizing function name 'merlin_memcpy_2.0' to 'merlin_memcpy_2_0'.
WARNING: [SYN 201-103] Legalizing function name 'merlin_memcpy_3.0' to 'merlin_memcpy_3_0'.
WARNING: [SYN 201-103] Legalizing function name 'merlin_memcpy_4.0' to 'merlin_memcpy_4_0'.
Execute         get_model_list gcnconv_kernel -filter all-wo-channel -topdown 
Execute         preproc_iomode -model gcnconv_kernel 
Execute         preproc_iomode -model merlin_memcpy_4.0 
Execute         preproc_iomode -model merlin_memcpy_3.0 
Execute         preproc_iomode -model merlin_memcpy_2.0 
Execute         preproc_iomode -model merlin_memcpy_1.0.0 
Execute         preproc_iomode -model merlin_memcpy_0.0 
Execute         get_model_list gcnconv_kernel -filter all-wo-channel 
INFO-FLOW: Model list for configure: merlin_memcpy_0.0 merlin_memcpy_1.0.0 merlin_memcpy_2.0 merlin_memcpy_3.0 merlin_memcpy_4.0 gcnconv_kernel
INFO-FLOW: Configuring Module : merlin_memcpy_0.0 ...
Execute         set_default_model merlin_memcpy_0.0 
Execute         apply_spec_resource_limit merlin_memcpy_0.0 
INFO-FLOW: Configuring Module : merlin_memcpy_1.0.0 ...
Execute         set_default_model merlin_memcpy_1.0.0 
Execute         apply_spec_resource_limit merlin_memcpy_1.0.0 
INFO-FLOW: Configuring Module : merlin_memcpy_2.0 ...
Execute         set_default_model merlin_memcpy_2.0 
Execute         apply_spec_resource_limit merlin_memcpy_2.0 
INFO-FLOW: Configuring Module : merlin_memcpy_3.0 ...
Execute         set_default_model merlin_memcpy_3.0 
Execute         apply_spec_resource_limit merlin_memcpy_3.0 
INFO-FLOW: Configuring Module : merlin_memcpy_4.0 ...
Execute         set_default_model merlin_memcpy_4.0 
Execute         apply_spec_resource_limit merlin_memcpy_4.0 
INFO-FLOW: Configuring Module : gcnconv_kernel ...
Execute         set_default_model gcnconv_kernel 
Execute         apply_spec_resource_limit gcnconv_kernel 
INFO-FLOW: Model list for preprocess: merlin_memcpy_0.0 merlin_memcpy_1.0.0 merlin_memcpy_2.0 merlin_memcpy_3.0 merlin_memcpy_4.0 gcnconv_kernel
INFO-FLOW: Preprocessing Module: merlin_memcpy_0.0 ...
Execute         set_default_model merlin_memcpy_0.0 
Execute         cdfg_preprocess -model merlin_memcpy_0.0 
Execute         rtl_gen_preprocess merlin_memcpy_0.0 
INFO-FLOW: Preprocessing Module: merlin_memcpy_1.0.0 ...
Execute         set_default_model merlin_memcpy_1.0.0 
Execute         cdfg_preprocess -model merlin_memcpy_1.0.0 
Execute         rtl_gen_preprocess merlin_memcpy_1.0.0 
INFO-FLOW: Preprocessing Module: merlin_memcpy_2.0 ...
Execute         set_default_model merlin_memcpy_2.0 
Execute         cdfg_preprocess -model merlin_memcpy_2.0 
Execute         rtl_gen_preprocess merlin_memcpy_2.0 
INFO-FLOW: Preprocessing Module: merlin_memcpy_3.0 ...
Execute         set_default_model merlin_memcpy_3.0 
Execute         cdfg_preprocess -model merlin_memcpy_3.0 
Execute         rtl_gen_preprocess merlin_memcpy_3.0 
INFO-FLOW: Preprocessing Module: merlin_memcpy_4.0 ...
Execute         set_default_model merlin_memcpy_4.0 
Execute         cdfg_preprocess -model merlin_memcpy_4.0 
Execute         rtl_gen_preprocess merlin_memcpy_4.0 
INFO-FLOW: Preprocessing Module: gcnconv_kernel ...
Execute         set_default_model gcnconv_kernel 
Execute         cdfg_preprocess -model gcnconv_kernel 
Execute         rtl_gen_preprocess gcnconv_kernel 
INFO-FLOW: Model list for synthesis: merlin_memcpy_0.0 merlin_memcpy_1.0.0 merlin_memcpy_2.0 merlin_memcpy_3.0 merlin_memcpy_4.0 gcnconv_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merlin_memcpy_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model merlin_memcpy_0.0 
Execute         schedule -model merlin_memcpy_0.0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merlinL0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.18 seconds; current allocated memory: 149.055 MB.
Execute         syn_report -verbosereport -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_0_0.verbose.sched.rpt 
Execute         db_write -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_0_0.sched.adb -f 
INFO-FLOW: Finish scheduling merlin_memcpy_0.0.
Execute         set_default_model merlin_memcpy_0.0 
Execute         bind -model merlin_memcpy_0.0 
BIND OPTION: model=merlin_memcpy_0.0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 149.260 MB.
Execute         syn_report -verbosereport -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_0_0.verbose.bind.rpt 
Execute         db_write -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_0_0.bind.adb -f 
INFO-FLOW: Finish binding merlin_memcpy_0.0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merlin_memcpy_1_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model merlin_memcpy_1.0.0 
Execute         schedule -model merlin_memcpy_1.0.0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merlinL1'.
WARNING: [SCHED 204-68] The II Violation in module 'merlin_memcpy_1_0_0' (Loop: merlinL1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between bus access on port 'dst' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55) and bus request on port 'dst' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55).
WARNING: [SCHED 204-68] The II Violation in module 'merlin_memcpy_1_0_0' (Loop: merlinL1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between bus access on port 'dst' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55) and bus request on port 'dst' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55).
WARNING: [SCHED 204-68] The II Violation in module 'merlin_memcpy_1_0_0' (Loop: merlinL1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between bus access on port 'dst' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55) and bus request on port 'dst' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55).
WARNING: [SCHED 204-68] The II Violation in module 'merlin_memcpy_1_0_0' (Loop: merlinL1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between bus access on port 'dst' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55) and bus request on port 'dst' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55).
WARNING: [SCHED 204-68] The II Violation in module 'merlin_memcpy_1_0_0' (Loop: merlinL1): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between bus access on port 'dst' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55) and bus request on port 'dst' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55).
WARNING: [SCHED 204-68] The II Violation in module 'merlin_memcpy_1_0_0' (Loop: merlinL1): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1)
   between bus access on port 'dst' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55) and bus request on port 'dst' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55).
WARNING: [SCHED 204-68] The II Violation in module 'merlin_memcpy_1_0_0' (Loop: merlinL1): Unable to enforce a carried dependence constraint (II = 14, distance = 1, offset = 1)
   between bus access on port 'dst' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55) and bus request on port 'dst' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 15, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 149.490 MB.
Execute         syn_report -verbosereport -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_1_0_0.verbose.sched.rpt 
Execute         db_write -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_1_0_0.sched.adb -f 
INFO-FLOW: Finish scheduling merlin_memcpy_1.0.0.
Execute         set_default_model merlin_memcpy_1.0.0 
Execute         bind -model merlin_memcpy_1.0.0 
BIND OPTION: model=merlin_memcpy_1.0.0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 149.763 MB.
Execute         syn_report -verbosereport -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_1_0_0.verbose.bind.rpt 
Execute         db_write -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_1_0_0.bind.adb -f 
INFO-FLOW: Finish binding merlin_memcpy_1.0.0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merlin_memcpy_2_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model merlin_memcpy_2.0 
Execute         schedule -model merlin_memcpy_2.0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merlinL2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 149.900 MB.
Execute         syn_report -verbosereport -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_2_0.verbose.sched.rpt 
Execute         db_write -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_2_0.sched.adb -f 
INFO-FLOW: Finish scheduling merlin_memcpy_2.0.
Execute         set_default_model merlin_memcpy_2.0 
Execute         bind -model merlin_memcpy_2.0 
BIND OPTION: model=merlin_memcpy_2.0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 150.100 MB.
Execute         syn_report -verbosereport -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_2_0.verbose.bind.rpt 
Execute         db_write -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_2_0.bind.adb -f 
INFO-FLOW: Finish binding merlin_memcpy_2.0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merlin_memcpy_3_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model merlin_memcpy_3.0 
Execute         schedule -model merlin_memcpy_3.0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merlinL3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 150.220 MB.
Execute         syn_report -verbosereport -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_3_0.verbose.sched.rpt 
Execute         db_write -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_3_0.sched.adb -f 
INFO-FLOW: Finish scheduling merlin_memcpy_3.0.
Execute         set_default_model merlin_memcpy_3.0 
Execute         bind -model merlin_memcpy_3.0 
BIND OPTION: model=merlin_memcpy_3.0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 150.384 MB.
Execute         syn_report -verbosereport -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_3_0.verbose.bind.rpt 
Execute         db_write -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_3_0.bind.adb -f 
INFO-FLOW: Finish binding merlin_memcpy_3.0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merlin_memcpy_4_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model merlin_memcpy_4.0 
Execute         schedule -model merlin_memcpy_4.0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merlinL4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 150.505 MB.
Execute         syn_report -verbosereport -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_4_0.verbose.sched.rpt 
Execute         db_write -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_4_0.sched.adb -f 
INFO-FLOW: Finish scheduling merlin_memcpy_4.0.
Execute         set_default_model merlin_memcpy_4.0 
Execute         bind -model merlin_memcpy_4.0 
BIND OPTION: model=merlin_memcpy_4.0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 150.705 MB.
Execute         syn_report -verbosereport -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_4_0.verbose.bind.rpt 
Execute         db_write -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_4_0.bind.adb -f 
INFO-FLOW: Finish binding merlin_memcpy_4.0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gcnconv_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model gcnconv_kernel 
Execute         schedule -model gcnconv_kernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'L2'.
WARNING: [SCHED 204-68] The II Violation in module 'gcnconv_kernel' (Loop: L2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('x_buf_0_1_addr_9_write_ln3556', /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3556->/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:174) of variable 'bitcast_ln3556_8', /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3556->/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:174 on array 'x_buf_0_1' and 'store' operation ('x_buf_0_1_addr_4_write_ln3556', /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3556->/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:174) of variable 'bitcast_ln3556', /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3556->/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:174 on array 'x_buf_0_1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/memcpy_512.h:32->/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3519->/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:174) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 18.
INFO: [SCHED 204-61] Pipelining loop 'matrixumuluk0'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('mul', /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:187) and 'fadd' operation ('mul', /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:187).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('mul', /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:187) and 'fadd' operation ('mul', /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:187).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('mul', /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:187) and 'fadd' operation ('mul', /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:187).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('mul', /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:187) and 'fadd' operation ('mul', /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:187).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 5)
   between 'fadd' operation ('mul', /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:187) and 'fadd' operation ('mul', /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:187).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 6)
   between 'fadd' operation ('mul', /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:187) and 'fadd' operation ('mul', /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:187).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'assignuindexui0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'assignuweight0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'incudegree0'.
WARNING: [SCHED 204-68] The II Violation in module 'gcnconv_kernel' (Loop: incudegree0): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('deg_addr_write_ln228', /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:228) of variable 'tmp', /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:228 on array 'deg', /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:162 and 'load' operation ('deg_load', /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:228) on array 'deg', /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:162.
WARNING: [SCHED 204-68] The II Violation in module 'gcnconv_kernel' (Loop: incudegree0): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('deg_addr_write_ln228', /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:228) of variable 'tmp', /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:228 on array 'deg', /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:162 and 'load' operation ('deg_load', /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:228) on array 'deg', /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:162.
WARNING: [SCHED 204-68] The II Violation in module 'gcnconv_kernel' (Loop: incudegree0): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('deg_addr_write_ln228', /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:228) of variable 'tmp', /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:228 on array 'deg', /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:162 and 'load' operation ('deg_load', /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:228) on array 'deg', /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:162.
WARNING: [SCHED 204-68] The II Violation in module 'gcnconv_kernel' (Loop: incudegree0): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('deg_addr_write_ln228', /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:228) of variable 'tmp', /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:228 on array 'deg', /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:162 and 'load' operation ('deg_load', /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:228) on array 'deg', /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:162.
WARNING: [SCHED 204-68] The II Violation in module 'gcnconv_kernel' (Loop: incudegree0): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('deg_addr_write_ln228', /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:228) of variable 'tmp', /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:228 on array 'deg', /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:162 and 'load' operation ('deg_load', /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:228) on array 'deg', /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:162.
WARNING: [SCHED 204-68] The II Violation in module 'gcnconv_kernel' (Loop: incudegree0): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1)
   between 'store' operation ('deg_addr_write_ln228', /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:228) of variable 'tmp', /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:228 on array 'deg', /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:162 and 'load' operation ('deg_load', /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:228) on array 'deg', /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:162.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 10, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'invert'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'assignunorm0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-61] Pipelining loop 'calcuresultui0'.
WARNING: [SCHED 204-68] The II Violation in module 'gcnconv_kernel' (Loop: calcuresultui0): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between bus access on port 'gmem' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/memcpy_512.h:71->/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:179->/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:267) and bus request on port 'gmem' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/memcpy_512.h:32->/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:162->/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:265).
WARNING: [SCHED 204-68] The II Violation in module 'gcnconv_kernel' (Loop: calcuresultui0): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between bus access on port 'gmem' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/memcpy_512.h:71->/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:179->/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:267) and bus request on port 'gmem' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/memcpy_512.h:32->/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:162->/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:265).
WARNING: [SCHED 204-68] The II Violation in module 'gcnconv_kernel' (Loop: calcuresultui0): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between bus access on port 'gmem' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/memcpy_512.h:71->/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:179->/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:267) and bus request on port 'gmem' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/memcpy_512.h:32->/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:162->/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:265).
WARNING: [SCHED 204-68] The II Violation in module 'gcnconv_kernel' (Loop: calcuresultui0): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between bus access on port 'gmem' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/memcpy_512.h:71->/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:179->/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:267) and bus request on port 'gmem' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/memcpy_512.h:32->/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:162->/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:265).
WARNING: [SCHED 204-68] The II Violation in module 'gcnconv_kernel' (Loop: calcuresultui0): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between bus access on port 'gmem' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/memcpy_512.h:71->/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:179->/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:267) and bus request on port 'gmem' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/memcpy_512.h:32->/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:162->/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:265).
WARNING: [SCHED 204-68] The II Violation in module 'gcnconv_kernel' (Loop: calcuresultui0): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1)
   between bus access on port 'gmem' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/memcpy_512.h:71->/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:179->/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:267) and bus request on port 'gmem' (/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/memcpy_512.h:32->/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:162->/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:265).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 21, Depth = 23.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.9 sec.
INFO: [HLS 200-111]  Elapsed time: 1.93 seconds; current allocated memory: 155.969 MB.
Execute         syn_report -verbosereport -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.verbose.sched.rpt 
INFO: [HLS 200-434] Only 9 loops out of a total 11 loops have been pipelined in this design.
Command         syn_report done; 0.99 sec.
Execute         db_write -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.sched.adb -f 
Command         db_write done; 0.24 sec.
INFO-FLOW: Finish scheduling gcnconv_kernel.
Execute         set_default_model gcnconv_kernel 
Execute         bind -model gcnconv_kernel 
BIND OPTION: model=gcnconv_kernel
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.67 sec.
INFO: [HLS 200-111]  Elapsed time: 1.9 seconds; current allocated memory: 162.274 MB.
Execute         syn_report -verbosereport -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.verbose.bind.rpt 
Command         syn_report done; 1.22 sec.
Execute         db_write -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.bind.adb -f 
Command         db_write done; 0.24 sec.
INFO-FLOW: Finish binding gcnconv_kernel.
Execute         get_model_list gcnconv_kernel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess merlin_memcpy_0.0 
Execute         rtl_gen_preprocess merlin_memcpy_1.0.0 
Execute         rtl_gen_preprocess merlin_memcpy_2.0 
Execute         rtl_gen_preprocess merlin_memcpy_3.0 
Execute         rtl_gen_preprocess merlin_memcpy_4.0 
Execute         rtl_gen_preprocess gcnconv_kernel 
INFO-FLOW: Model list for RTL generation: merlin_memcpy_0.0 merlin_memcpy_1.0.0 merlin_memcpy_2.0 merlin_memcpy_3.0 merlin_memcpy_4.0 gcnconv_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merlin_memcpy_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model merlin_memcpy_0.0 -module_prefix gcnconv_kernel_ -vendor xilinx -mg_file /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_0_0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'merlin_memcpy_0_0'.
INFO: [HLS 200-111]  Elapsed time: 1.49 seconds; current allocated memory: 163.016 MB.
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl merlin_memcpy_0.0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/syn/systemc/gcnconv_kernel_merlin_memcpy_0_0 -synmodules merlin_memcpy_0.0 merlin_memcpy_1.0.0 merlin_memcpy_2.0 merlin_memcpy_3.0 merlin_memcpy_4.0 gcnconv_kernel 
Execute         gen_rtl merlin_memcpy_0.0 -style xilinx -f -lang vhdl -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/syn/vhdl/gcnconv_kernel_merlin_memcpy_0_0 
Execute         gen_rtl merlin_memcpy_0.0 -style xilinx -f -lang vlog -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/syn/verilog/gcnconv_kernel_merlin_memcpy_0_0 
Execute         syn_report -csynth -model merlin_memcpy_0.0 -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/syn/report/merlin_memcpy_0_0_csynth.rpt 
Execute         syn_report -rtlxml -model merlin_memcpy_0.0 -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/syn/report/merlin_memcpy_0_0_csynth.xml 
Execute         syn_report -verbosereport -model merlin_memcpy_0.0 -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_0_0.verbose.rpt 
Execute         db_write -model merlin_memcpy_0.0 -f -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_0_0.adb 
Execute         gen_tb_info merlin_memcpy_0.0 -p /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_0_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merlin_memcpy_1_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model merlin_memcpy_1.0.0 -module_prefix gcnconv_kernel_ -vendor xilinx -mg_file /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_1_0_0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'merlin_memcpy_1_0_0'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 164.526 MB.
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl merlin_memcpy_1.0.0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/syn/systemc/gcnconv_kernel_merlin_memcpy_1_0_0 -synmodules merlin_memcpy_0.0 merlin_memcpy_1.0.0 merlin_memcpy_2.0 merlin_memcpy_3.0 merlin_memcpy_4.0 gcnconv_kernel 
Execute         gen_rtl merlin_memcpy_1.0.0 -style xilinx -f -lang vhdl -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/syn/vhdl/gcnconv_kernel_merlin_memcpy_1_0_0 
Execute         gen_rtl merlin_memcpy_1.0.0 -style xilinx -f -lang vlog -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/syn/verilog/gcnconv_kernel_merlin_memcpy_1_0_0 
Execute         syn_report -csynth -model merlin_memcpy_1.0.0 -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/syn/report/merlin_memcpy_1_0_0_csynth.rpt 
Execute         syn_report -rtlxml -model merlin_memcpy_1.0.0 -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/syn/report/merlin_memcpy_1_0_0_csynth.xml 
Execute         syn_report -verbosereport -model merlin_memcpy_1.0.0 -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_1_0_0.verbose.rpt 
Execute         db_write -model merlin_memcpy_1.0.0 -f -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_1_0_0.adb 
Execute         gen_tb_info merlin_memcpy_1.0.0 -p /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_1_0_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merlin_memcpy_2_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model merlin_memcpy_2.0 -module_prefix gcnconv_kernel_ -vendor xilinx -mg_file /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_2_0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'merlin_memcpy_2_0'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 165.836 MB.
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl merlin_memcpy_2.0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/syn/systemc/gcnconv_kernel_merlin_memcpy_2_0 -synmodules merlin_memcpy_0.0 merlin_memcpy_1.0.0 merlin_memcpy_2.0 merlin_memcpy_3.0 merlin_memcpy_4.0 gcnconv_kernel 
Execute         gen_rtl merlin_memcpy_2.0 -style xilinx -f -lang vhdl -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/syn/vhdl/gcnconv_kernel_merlin_memcpy_2_0 
Execute         gen_rtl merlin_memcpy_2.0 -style xilinx -f -lang vlog -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/syn/verilog/gcnconv_kernel_merlin_memcpy_2_0 
Execute         syn_report -csynth -model merlin_memcpy_2.0 -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/syn/report/merlin_memcpy_2_0_csynth.rpt 
Execute         syn_report -rtlxml -model merlin_memcpy_2.0 -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/syn/report/merlin_memcpy_2_0_csynth.xml 
Execute         syn_report -verbosereport -model merlin_memcpy_2.0 -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_2_0.verbose.rpt 
Execute         db_write -model merlin_memcpy_2.0 -f -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_2_0.adb 
Execute         gen_tb_info merlin_memcpy_2.0 -p /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_2_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merlin_memcpy_3_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model merlin_memcpy_3.0 -module_prefix gcnconv_kernel_ -vendor xilinx -mg_file /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_3_0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'merlin_memcpy_3_0'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 166.825 MB.
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl merlin_memcpy_3.0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/syn/systemc/gcnconv_kernel_merlin_memcpy_3_0 -synmodules merlin_memcpy_0.0 merlin_memcpy_1.0.0 merlin_memcpy_2.0 merlin_memcpy_3.0 merlin_memcpy_4.0 gcnconv_kernel 
Execute         gen_rtl merlin_memcpy_3.0 -style xilinx -f -lang vhdl -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/syn/vhdl/gcnconv_kernel_merlin_memcpy_3_0 
Execute         gen_rtl merlin_memcpy_3.0 -style xilinx -f -lang vlog -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/syn/verilog/gcnconv_kernel_merlin_memcpy_3_0 
Execute         syn_report -csynth -model merlin_memcpy_3.0 -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/syn/report/merlin_memcpy_3_0_csynth.rpt 
Execute         syn_report -rtlxml -model merlin_memcpy_3.0 -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/syn/report/merlin_memcpy_3_0_csynth.xml 
Execute         syn_report -verbosereport -model merlin_memcpy_3.0 -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_3_0.verbose.rpt 
Execute         db_write -model merlin_memcpy_3.0 -f -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_3_0.adb 
Execute         gen_tb_info merlin_memcpy_3.0 -p /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_3_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merlin_memcpy_4_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model merlin_memcpy_4.0 -module_prefix gcnconv_kernel_ -vendor xilinx -mg_file /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_4_0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'merlin_memcpy_4_0'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 167.866 MB.
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl merlin_memcpy_4.0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/syn/systemc/gcnconv_kernel_merlin_memcpy_4_0 -synmodules merlin_memcpy_0.0 merlin_memcpy_1.0.0 merlin_memcpy_2.0 merlin_memcpy_3.0 merlin_memcpy_4.0 gcnconv_kernel 
Execute         gen_rtl merlin_memcpy_4.0 -style xilinx -f -lang vhdl -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/syn/vhdl/gcnconv_kernel_merlin_memcpy_4_0 
Execute         gen_rtl merlin_memcpy_4.0 -style xilinx -f -lang vlog -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/syn/verilog/gcnconv_kernel_merlin_memcpy_4_0 
Execute         syn_report -csynth -model merlin_memcpy_4.0 -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/syn/report/merlin_memcpy_4_0_csynth.rpt 
Execute         syn_report -rtlxml -model merlin_memcpy_4.0 -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/syn/report/merlin_memcpy_4_0_csynth.xml 
Execute         syn_report -verbosereport -model merlin_memcpy_4.0 -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_4_0.verbose.rpt 
Execute         db_write -model merlin_memcpy_4.0 -f -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_4_0.adb 
Execute         gen_tb_info merlin_memcpy_4.0 -p /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_4_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gcnconv_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model gcnconv_kernel -module_prefix gcnconv_kernel_ -vendor xilinx -mg_file /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'gcnconv_kernel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gcnconv_kernel/x_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gcnconv_kernel/weight_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gcnconv_kernel/edge_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gcnconv_kernel/result_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'gcnconv_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'x_data', 'weight_data', 'edge_index' and 'result_data' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'gcnconv_kernel_fadd_32ns_32ns_32_7_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gcnconv_kernel_fmul_32ns_32ns_32_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gcnconv_kernel_frsqrt_32ns_32ns_32_13_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gcnconv_kernel_mux_832_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gcnconv_kernel'.
Command         create_rtl_model done; 0.86 sec.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 179.609 MB.
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl gcnconv_kernel -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/syn/systemc/gcnconv_kernel_gcnconv_kernel -synmodules merlin_memcpy_0.0 merlin_memcpy_1.0.0 merlin_memcpy_2.0 merlin_memcpy_3.0 merlin_memcpy_4.0 gcnconv_kernel 
Execute         gen_rtl gcnconv_kernel -istop -style xilinx -f -lang vhdl -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/syn/vhdl/gcnconv_kernel_gcnconv_kernel 
Command         gen_rtl done; 0.51 sec.
Execute         gen_rtl gcnconv_kernel -istop -style xilinx -f -lang vlog -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/syn/verilog/gcnconv_kernel_gcnconv_kernel 
Command         gen_rtl done; 0.26 sec.
Execute         syn_report -csynth -model gcnconv_kernel -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/syn/report/gcnconv_kernel_csynth.rpt 
Command         syn_report done; 0.26 sec.
Execute         syn_report -rtlxml -model gcnconv_kernel -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/syn/report/gcnconv_kernel_csynth.xml 
Command         syn_report done; 0.24 sec.
Execute         syn_report -verbosereport -model gcnconv_kernel -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.verbose.rpt 
Command         syn_report done; 1.46 sec.
Execute         db_write -model gcnconv_kernel -f -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.adb 
Command         db_write done; 0.72 sec.
Execute         gen_tb_info gcnconv_kernel -p /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel 
Execute         export_constraint_db -f -tool general -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.constraint.tcl 
Execute         syn_report -designview -model gcnconv_kernel -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.design.xml 
Command         syn_report done; 0.61 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model gcnconv_kernel -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model gcnconv_kernel -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks gcnconv_kernel 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain gcnconv_kernel 
INFO-FLOW: Model list for RTL component generation: merlin_memcpy_0.0 merlin_memcpy_1.0.0 merlin_memcpy_2.0 merlin_memcpy_3.0 merlin_memcpy_4.0 gcnconv_kernel
INFO-FLOW: Handling components in module [merlin_memcpy_0_0] ... 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_0_0.compgen.tcl 
INFO-FLOW: Handling components in module [merlin_memcpy_1_0_0] ... 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_1_0_0.compgen.tcl 
INFO-FLOW: Handling components in module [merlin_memcpy_2_0] ... 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_2_0.compgen.tcl 
INFO-FLOW: Handling components in module [merlin_memcpy_3_0] ... 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_3_0.compgen.tcl 
INFO-FLOW: Handling components in module [merlin_memcpy_4_0] ... 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_4_0.compgen.tcl 
INFO-FLOW: Handling components in module [gcnconv_kernel] ... 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.compgen.tcl 
INFO-FLOW: Found component gcnconv_kernel_gcnconv_kernel_fadd_32ns_32ns_32_7_full_dsp_1.
INFO-FLOW: Append model gcnconv_kernel_gcnconv_kernel_fadd_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: Found component gcnconv_kernel_gcnconv_kernel_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model gcnconv_kernel_gcnconv_kernel_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component gcnconv_kernel_gcnconv_kernel_frsqrt_32ns_32ns_32_13_full_dsp_1.
INFO-FLOW: Append model gcnconv_kernel_gcnconv_kernel_frsqrt_32ns_32ns_32_13_full_dsp_1
INFO-FLOW: Found component gcnconv_kernel_gcnconv_kernel_mux_832_32_1_1.
INFO-FLOW: Append model gcnconv_kernel_gcnconv_kernel_mux_832_32_1_1
INFO-FLOW: Found component gcnconv_kernel_gcnconv_kernel_weight_buf_0_0.
INFO-FLOW: Append model gcnconv_kernel_gcnconv_kernel_weight_buf_0_0
INFO-FLOW: Found component gcnconv_kernel_gcnconv_kernel_edge_index_buf_3.
INFO-FLOW: Append model gcnconv_kernel_gcnconv_kernel_edge_index_buf_3
INFO-FLOW: Found component gcnconv_kernel_gcnconv_kernel_edge_index_buf_2.
INFO-FLOW: Append model gcnconv_kernel_gcnconv_kernel_edge_index_buf_2
INFO-FLOW: Found component gcnconv_kernel_gcnconv_kernel_edge_index_buf_0.
INFO-FLOW: Append model gcnconv_kernel_gcnconv_kernel_edge_index_buf_0
INFO-FLOW: Found component gcnconv_kernel_gcnconv_kernel_x_mul_0.
INFO-FLOW: Append model gcnconv_kernel_gcnconv_kernel_x_mul_0
INFO-FLOW: Found component gcnconv_kernel_gcnconv_kernel_deg_inv_sqrt.
INFO-FLOW: Append model gcnconv_kernel_gcnconv_kernel_deg_inv_sqrt
INFO-FLOW: Found component gcnconv_kernel_gcnconv_kernel_x_buf_0_0.
INFO-FLOW: Append model gcnconv_kernel_gcnconv_kernel_x_buf_0_0
INFO-FLOW: Found component gcnconv_kernel_gcnconv_kernel_x_buf_0_4.
INFO-FLOW: Append model gcnconv_kernel_gcnconv_kernel_x_buf_0_4
INFO-FLOW: Found component gcnconv_kernel_gcnconv_kernel_control_s_axi.
INFO-FLOW: Append model gcnconv_kernel_gcnconv_kernel_control_s_axi
INFO-FLOW: Found component gcnconv_kernel_gcnconv_kernel_gmem_m_axi.
INFO-FLOW: Append model gcnconv_kernel_gcnconv_kernel_gmem_m_axi
INFO-FLOW: Append model merlin_memcpy_0_0
INFO-FLOW: Append model merlin_memcpy_1_0_0
INFO-FLOW: Append model merlin_memcpy_2_0
INFO-FLOW: Append model merlin_memcpy_3_0
INFO-FLOW: Append model merlin_memcpy_4_0
INFO-FLOW: Append model gcnconv_kernel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: gcnconv_kernel_gcnconv_kernel_fadd_32ns_32ns_32_7_full_dsp_1 gcnconv_kernel_gcnconv_kernel_fmul_32ns_32ns_32_4_max_dsp_1 gcnconv_kernel_gcnconv_kernel_frsqrt_32ns_32ns_32_13_full_dsp_1 gcnconv_kernel_gcnconv_kernel_mux_832_32_1_1 gcnconv_kernel_gcnconv_kernel_weight_buf_0_0 gcnconv_kernel_gcnconv_kernel_edge_index_buf_3 gcnconv_kernel_gcnconv_kernel_edge_index_buf_2 gcnconv_kernel_gcnconv_kernel_edge_index_buf_0 gcnconv_kernel_gcnconv_kernel_x_mul_0 gcnconv_kernel_gcnconv_kernel_deg_inv_sqrt gcnconv_kernel_gcnconv_kernel_x_buf_0_0 gcnconv_kernel_gcnconv_kernel_x_buf_0_4 gcnconv_kernel_gcnconv_kernel_control_s_axi gcnconv_kernel_gcnconv_kernel_gmem_m_axi merlin_memcpy_0_0 merlin_memcpy_1_0_0 merlin_memcpy_2_0 merlin_memcpy_3_0 merlin_memcpy_4_0 gcnconv_kernel
INFO-FLOW: To file: write model gcnconv_kernel_gcnconv_kernel_fadd_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: To file: write model gcnconv_kernel_gcnconv_kernel_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model gcnconv_kernel_gcnconv_kernel_frsqrt_32ns_32ns_32_13_full_dsp_1
INFO-FLOW: To file: write model gcnconv_kernel_gcnconv_kernel_mux_832_32_1_1
INFO-FLOW: To file: write model gcnconv_kernel_gcnconv_kernel_weight_buf_0_0
INFO-FLOW: To file: write model gcnconv_kernel_gcnconv_kernel_edge_index_buf_3
INFO-FLOW: To file: write model gcnconv_kernel_gcnconv_kernel_edge_index_buf_2
INFO-FLOW: To file: write model gcnconv_kernel_gcnconv_kernel_edge_index_buf_0
INFO-FLOW: To file: write model gcnconv_kernel_gcnconv_kernel_x_mul_0
INFO-FLOW: To file: write model gcnconv_kernel_gcnconv_kernel_deg_inv_sqrt
INFO-FLOW: To file: write model gcnconv_kernel_gcnconv_kernel_x_buf_0_0
INFO-FLOW: To file: write model gcnconv_kernel_gcnconv_kernel_x_buf_0_4
INFO-FLOW: To file: write model gcnconv_kernel_gcnconv_kernel_control_s_axi
INFO-FLOW: To file: write model gcnconv_kernel_gcnconv_kernel_gmem_m_axi
INFO-FLOW: To file: write model merlin_memcpy_0_0
INFO-FLOW: To file: write model merlin_memcpy_1_0_0
INFO-FLOW: To file: write model merlin_memcpy_2_0
INFO-FLOW: To file: write model merlin_memcpy_3_0
INFO-FLOW: To file: write model merlin_memcpy_4_0
INFO-FLOW: To file: write model gcnconv_kernel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/generic/autopilot/interface.gen 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/common/dsp48.gen 
Execute         source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=4.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_0_0.compgen.tcl 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_1_0_0.compgen.tcl 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_2_0.compgen.tcl 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_3_0.compgen.tcl 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_4_0.compgen.tcl 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.compgen.tcl 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'gcnconv_kernel_gcnconv_kernel_weight_buf_0_0_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'gcnconv_kernel_gcnconv_kernel_edge_index_buf_3_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'gcnconv_kernel_gcnconv_kernel_edge_index_buf_2_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'gcnconv_kernel_gcnconv_kernel_edge_index_buf_0_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'gcnconv_kernel_gcnconv_kernel_x_mul_0_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'gcnconv_kernel_gcnconv_kernel_deg_inv_sqrt_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'gcnconv_kernel_gcnconv_kernel_x_buf_0_0_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'gcnconv_kernel_gcnconv_kernel_x_buf_0_4_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           source ./control.slave.tcl 
Execute           is_m_axi_addr64 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Command         ap_source done; 0.2 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/generic/autopilot/interface.gen 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/common/dsp48.gen 
Execute         source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=gcnconv_kernel xml_exists=0
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.rtl_wrap.cfg.tcl 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.rtl_wrap.cfg.tcl 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.rtl_wrap.cfg.tcl 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.tbgen.tcl 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_0_0.compgen.tcl 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_1_0_0.compgen.tcl 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_2_0.compgen.tcl 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_3_0.compgen.tcl 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_4_0.compgen.tcl 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.compgen.tcl 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_0_0.compgen.tcl 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_1_0_0.compgen.tcl 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_2_0.compgen.tcl 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_3_0.compgen.tcl 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_4_0.compgen.tcl 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.compgen.tcl 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_0_0.compgen.tcl 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_1_0_0.compgen.tcl 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_2_0.compgen.tcl 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_3_0.compgen.tcl 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_4_0.compgen.tcl 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.compgen.tcl 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.constraint.tcl 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=20 #gSsdmPorts=0
Execute         source /opt/Xilinx/Vivado/2019.1.op2552052/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.tbgen.tcl 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.compgen.dataonly.tcl 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.compgen.dataonly.tcl 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.tbgen.tcl 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.rtl_wrap.cfg.tcl 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.compgen.dataonly.tcl 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.constraint.tcl 
Execute         sc_get_clocks gcnconv_kernel 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/impl/misc/gcnconv_kernel_gcnconv_kernel_ap_fadd_5_full_dsp_32_ip.tcl 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/impl/misc/gcnconv_kernel_gcnconv_kernel_ap_fmul_2_max_dsp_32_ip.tcl 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/impl/misc/gcnconv_kernel_gcnconv_kernel_ap_frsqrt_11_full_dsp_32_ip.tcl 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_0_0.tbgen.tcl 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_1_0_0.tbgen.tcl 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_2_0.tbgen.tcl 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_3_0.tbgen.tcl 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_4_0.tbgen.tcl 
Execute         source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 963.250 ; gain = 276.020 ; free physical = 28352 ; free virtual = 50890
INFO: [VHDL 208-304] Generating VHDL RTL for gcnconv_kernel with prefix gcnconv_kernel_.
INFO: [VLOG 209-307] Generating Verilog RTL for gcnconv_kernel with prefix gcnconv_kernel_.
Command       autosyn done; 13.38 sec.
Command     csynth_design done; 25.4 sec.
Execute     export_design 
Execute       get_config_export -acc 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -format 
Execute       get_config_export -ipname 
Execute       get_config_export -kernel_drc 
Execute       get_config_export -library 
Execute       get_config_export -qor_test 
Execute       get_config_export -rtl 
Execute       get_config_export -sdaccel 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -xo 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -ipname gcnconv_kernel
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_sdx -target 
Execute       get_config_sdx -target 
Execute       get_config_export -sdx_tcl 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -sdx-target xocc
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/generic/autopilot/interface.gen 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/common/dsp48.gen 
Execute       source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl both -sdx-target xocc -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl both -sdx-target xocc -tool Vivado -impltomg_flag
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/generic/autopilot/interface.gen 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/common/dsp48.gen 
Execute       source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_0_0.compgen.tcl 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_1_0_0.compgen.tcl 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_2_0.compgen.tcl 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_3_0.compgen.tcl 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_4_0.compgen.tcl 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.compgen.tcl 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_0_0.compgen.tcl 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_1_0_0.compgen.tcl 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_2_0.compgen.tcl 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_3_0.compgen.tcl 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_4_0.compgen.tcl 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.compgen.tcl 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_0_0.compgen.tcl 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_1_0_0.compgen.tcl 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_2_0.compgen.tcl 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_3_0.compgen.tcl 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_4_0.compgen.tcl 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.compgen.tcl 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.constraint.tcl 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       kernel.xml check internal_kernel_xml(0)=/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/kernel.internal.xml srclang=c top=gcnconv_kernel
INFO-FLOW: DBG:CMD:       kernel.xml check proj_kernel_xml    (0)=/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/../../../kernel.xml use_proj_kernel_xml=false
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       ap_gen_kernel_xml /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/kernel.internal.xml a gcnconv_kernel stall
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.tbgen.tcl 
INFO-FLOW: Generating Kernel XML ...
Execute       transform -hls -top=gcnconv_kernel -xcl-target=hls -xcl-xmlinfo=/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/../../../kernel.xml -xcl-profiletype=stall -mem2reg -hlskernelxml /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/a.g.bc -o /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/a.cl.xml.bc -f 
INFO-FLOW: DBG:CMD: Copying raw kernel.xml: /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/../../../kernel.xml -> /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       update_final_kernel_xml /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/../../../kernel.xml
Execute       get_config_debug -enable 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO-FLOW: DBG:CMD: Updating /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/../../../kernel.xml with values: interrupt true debug true compileOptions {-DXILINX -I /home/centos/CS_259/Project/GCN_FPGA/src/merlin -I /home/centos/CS_259/Project/GCN_FPGA/src/merlin -I /opt/merlin/mars-gen/lib/merlin -I /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls} name gcnconv_kernel vlnv xilinx.com:hls:gcnconv_kernel:1.0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=0 g_has_adaptors=false generate_bd_files=0 #modelList=20 #gSsdmPorts=0
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.tbgen.tcl 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.compgen.dataonly.tcl 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.compgen.dataonly.tcl 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.tbgen.tcl 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.rtl_wrap.cfg.tcl 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.compgen.dataonly.tcl 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.constraint.tcl 
Execute       sc_get_clocks gcnconv_kernel 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/impl/misc/gcnconv_kernel_gcnconv_kernel_ap_fadd_5_full_dsp_32_ip.tcl 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/impl/misc/gcnconv_kernel_gcnconv_kernel_ap_fmul_2_max_dsp_32_ip.tcl 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/impl/misc/gcnconv_kernel_gcnconv_kernel_ap_frsqrt_11_full_dsp_32_ip.tcl 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_0_0.tbgen.tcl 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_1_0_0.tbgen.tcl 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_2_0.tbgen.tcl 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_3_0.tbgen.tcl 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/merlin_memcpy_4_0.tbgen.tcl 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_debug -enable 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO-FLOW: DBG:CMD:       copying IP vlog from /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=0
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.compgen.dataonly.tcl 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.compgen.dataonly.tcl 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.tbgen.tcl 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=gcnconv_kernel
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.rtl_wrap.cfg.tcl 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.rtl_wrap.cfg.tcl 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.rtl_wrap.cfg.tcl 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.tbgen.tcl 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.tbgen.tcl 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=gcnconv_kernel
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.rtl_wrap.cfg.tcl 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.rtl_wrap.cfg.tcl 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.rtl_wrap.cfg.tcl 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.tbgen.tcl 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.tbgen.tcl 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.tbgen.tcl 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.constraint.tcl 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/gcnconv_kernel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/generic/autopilot/interface.gen 
Execute       source /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/common/dsp48.gen 
Execute       source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/Xilinx/Vivado/2019.1.op2552052/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel/solution/impl/ip/pack.sh
Command     export_design done; 28.52 sec.
Execute     close_project 
Execute     cleanup_all 
