0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_only_taylor/exponential_only_taylor.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_only_taylor/exponential_only_taylor.srcs/sim_1/imports/sim_1/imports/new/exponential_tb2.sv,1588953770,systemVerilog,,,,exponential_tb2,,,,,,,,
C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_only_taylor/exponential_only_taylor.srcs/sources_1/imports/new/exponential_pkg_scrap.sv,1588949527,systemVerilog,C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_only_taylor/exponential_only_taylor.srcs/sim_1/imports/sim_1/imports/new/exponential_tb2.sv;C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_only_taylor/exponential_only_taylor.srcs/sources_1/imports/new/exponential_top.sv;C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_only_taylor/exponential_only_taylor.srcs/sources_1/imports/new/lampFPU_EXP_mul.sv;C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_only_taylor/exponential_only_taylor.srcs/sources_1/imports/new/lampFPU_EXP_top.sv;C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_only_taylor/exponential_only_taylor.srcs/sources_1/imports/new/lampFPU_TAY_addsub.sv;C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_only_taylor/exponential_only_taylor.srcs/sources_1/imports/new/lampFPU_TAY_mul.sv;C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_only_taylor/exponential_only_taylor.srcs/sources_1/imports/new/lampFPU_TAY_top.sv;C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_only_taylor/exponential_only_taylor.srcs/sources_1/imports/new/taylor_top.sv,C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_only_taylor/exponential_only_taylor.srcs/sources_1/imports/new/exponential_top.sv,,exponential_pkg_scrap,,,,,,,,
C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_only_taylor/exponential_only_taylor.srcs/sources_1/imports/new/exponential_top.sv,1588950180,systemVerilog,,C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_only_taylor/exponential_only_taylor.srcs/sources_1/imports/new/lampFPU_EXP_mul.sv,,exponential_top,,,,,,,,
C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_only_taylor/exponential_only_taylor.srcs/sources_1/imports/new/lampFPU_EXP_mul.sv,1588947918,systemVerilog,,C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_only_taylor/exponential_only_taylor.srcs/sources_1/imports/new/lampFPU_EXP_top.sv,,lampFPU_EXP_mul,,,,,,,,
C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_only_taylor/exponential_only_taylor.srcs/sources_1/imports/new/lampFPU_EXP_top.sv,1588947948,systemVerilog,,C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_only_taylor/exponential_only_taylor.srcs/sources_1/imports/new/lampFPU_TAY_addsub.sv,,lampFPU_EXP_top,,,,,,,,
C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_only_taylor/exponential_only_taylor.srcs/sources_1/imports/new/lampFPU_TAY_addsub.sv,1588792198,systemVerilog,,C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_only_taylor/exponential_only_taylor.srcs/sources_1/imports/new/lampFPU_TAY_mul.sv,,lampFPU_TAY_addsub,,,,,,,,
C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_only_taylor/exponential_only_taylor.srcs/sources_1/imports/new/lampFPU_TAY_mul.sv,1588792363,systemVerilog,,C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_only_taylor/exponential_only_taylor.srcs/sources_1/imports/new/lampFPU_TAY_top.sv,,lampFPU_TAY_mul,,,,,,,,
C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_only_taylor/exponential_only_taylor.srcs/sources_1/imports/new/lampFPU_TAY_top.sv,1588792569,systemVerilog,,C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_only_taylor/exponential_only_taylor.srcs/sources_1/imports/new/taylor_top.sv,,lampFPU_TAY_top,,,,,,,,
C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_only_taylor/exponential_only_taylor.srcs/sources_1/imports/new/taylor_top.sv,1588948160,systemVerilog,,C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_only_taylor/exponential_only_taylor.srcs/sim_1/imports/sim_1/imports/new/exponential_tb2.sv,,taylor_top,,,,,,,,
