`timescale 1 ns/1 ns

module divider_tb();

reg clk, reset_a, start;
reg [15:0] dividen, divisor;
wire [15:0] quotient, remainder;
wire  done, overflow;

divider	u1(.dividen(dividen), .divisor(divisor), .start(start), 
				.reset_a(reset_a), .clk(clk), .quotient(quotient), 
				.remainder(remainder), .done(done), .overflow(overflow));
				
// Process to create clock signal
	initial begin
		clk = 0;
		forever clk = #25 ~clk;
	end

	// Set the reset control
	initial begin
		reset_a = 1'b1;
		#50 reset_a = 1'b0;
	end

	// Set input values to control start signal
	initial begin
		start = 1'b1;
		#50 ;
	end
	
	// Process to control data inputs
	initial begin
		dividen = 16'd8;
		divisor = 16'd2;
		#50 ;
	end
	
	
endmodule 