#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Feb 24 22:07:57 2018
# Process ID: 6696
# Current directory: C:/Users/uditc/lab3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10100 C:\Users\uditc\lab3\Lab_3.xpr
# Log file: C:/Users/uditc/lab3/vivado.log
# Journal file: C:/Users/uditc/lab3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/uditc/lab3/Lab_3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 761.672 ; gain = 84.234
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uditc/lab3/Lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'encoder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uditc/lab3/Lab_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj encoder_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab3/Lab_3.srcs/sources_1/new/CAASEX_ENC8_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CAASEX_ENC8_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab3/Lab_3.srcs/sources_1/new/FOR_ENC8_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FOR_ENC8_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab3/Lab_3.srcs/sources_1/new/IF_ENC8_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ENC8_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab3/Lab_3.srcs/sim_1/new/encoder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab3/Lab_3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uditc/lab3/Lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 7efa3a595e574e1fb9aa6c9731b94fac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot encoder_tb_behav xil_defaultlib.encoder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF_ENC8_3
Compiling module xil_defaultlib.CAASEX_ENC8_3
Compiling module xil_defaultlib.FOR_ENC8_3
Compiling module xil_defaultlib.encoder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot encoder_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/uditc/lab3/Lab_3.sim/sim_1/behav/xsim/xsim.dir/encoder_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/uditc/lab3/Lab_3.sim/sim_1/behav/xsim/xsim.dir/encoder_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Feb 24 22:18:54 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 24 22:18:54 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uditc/lab3/Lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "encoder_tb_behav -key {Behavioral:sim_1:Functional:encoder_tb} -tclbatch {encoder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Time resolution is 1 ps
source encoder_tb.tcl
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 781.828 ; gain = 9.313
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property top shifter [current_fileset]
update_compile_order -fileset sources_1
set_property top tb_shifter [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uditc/lab3/Lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_shifter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uditc/lab3/Lab_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_shifter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab3/Lab_3.srcs/sim_1/new/tb_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_shifter
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uditc/lab3/Lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 7efa3a595e574e1fb9aa6c9731b94fac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_shifter_behav xil_defaultlib.tb_shifter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <right_shifter_rotator> not found while processing module instance <DUT> [C:/Users/uditc/lab3/Lab_3.srcs/sim_1/new/tb_shifter.v:16]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/uditc/lab3/Lab_3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/uditc/lab3/Lab_3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files C:/Users/uditc/lab3/Lab_3.srcs/sources_1/new/right_shifter_rotator.v] -no_script -reset -force -quiet
remove_files  C:/Users/uditc/lab3/Lab_3.srcs/sources_1/new/right_shifter_rotator.v
file delete -force C:/Users/uditc/lab3/Lab_3.srcs/sources_1/new/right_shifter_rotator.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/uditc/lab3/Lab_3.srcs/sources_1/new/right_shifter_rotator.v w ]
add_files C:/Users/uditc/lab3/Lab_3.srcs/sources_1/new/right_shifter_rotator.v
update_compile_order -fileset sources_1
set_property top right_shifter_rotator [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uditc/lab3/Lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_shifter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uditc/lab3/Lab_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_shifter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab3/Lab_3.srcs/sources_1/new/right_shifter_rotator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module right_shifter_rotator
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uditc/lab3/Lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 7efa3a595e574e1fb9aa6c9731b94fac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_shifter_behav xil_defaultlib.tb_shifter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port ctrl on this module [C:/Users/uditc/lab3/Lab_3.srcs/sim_1/new/tb_shifter.v:17]
ERROR: [VRFC 10-426] cannot find port in on this module [C:/Users/uditc/lab3/Lab_3.srcs/sim_1/new/tb_shifter.v:18]
ERROR: [VRFC 10-426] cannot find port out on this module [C:/Users/uditc/lab3/Lab_3.srcs/sim_1/new/tb_shifter.v:19]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/uditc/lab3/Lab_3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/uditc/lab3/Lab_3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property top shifter [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property top tb_shifter [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uditc/lab3/Lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_shifter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uditc/lab3/Lab_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_shifter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab3/Lab_3.srcs/sim_1/new/tb_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_shifter
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uditc/lab3/Lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 7efa3a595e574e1fb9aa6c9731b94fac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_shifter_behav xil_defaultlib.tb_shifter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tb_shifter
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_shifter_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/uditc/lab3/Lab_3.sim/sim_1/behav/xsim/xsim.dir/tb_shifter_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/uditc/lab3/Lab_3.sim/sim_1/behav/xsim/xsim.dir/tb_shifter_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Feb 24 22:28:17 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 24 22:28:17 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uditc/lab3/Lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_shifter_behav -key {Behavioral:sim_1:Functional:tb_shifter} -tclbatch {tb_shifter.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_shifter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_shifter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 852.703 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uditc/lab3/Lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_shifter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uditc/lab3/Lab_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_shifter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab3/Lab_3.srcs/sources_1/new/right_shifter_rotator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module right_shifter_rotator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab3/Lab_3.srcs/sim_1/new/tb_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_shifter
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uditc/lab3/Lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 7efa3a595e574e1fb9aa6c9731b94fac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_shifter_behav xil_defaultlib.tb_shifter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port ctrl on this module [C:/Users/uditc/lab3/Lab_3.srcs/sim_1/new/tb_shifter.v:17]
ERROR: [VRFC 10-426] cannot find port in on this module [C:/Users/uditc/lab3/Lab_3.srcs/sim_1/new/tb_shifter.v:18]
ERROR: [VRFC 10-426] cannot find port out on this module [C:/Users/uditc/lab3/Lab_3.srcs/sim_1/new/tb_shifter.v:19]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/uditc/lab3/Lab_3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/uditc/lab3/Lab_3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uditc/lab3/Lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_shifter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uditc/lab3/Lab_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_shifter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab3/Lab_3.srcs/sources_1/new/right_shifter_rotator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module right_shifter_rotator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab3/Lab_3.srcs/sim_1/new/tb_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_shifter
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uditc/lab3/Lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 7efa3a595e574e1fb9aa6c9731b94fac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_shifter_behav xil_defaultlib.tb_shifter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port Ctrl on this module [C:/Users/uditc/lab3/Lab_3.srcs/sim_1/new/tb_shifter.v:17]
ERROR: [VRFC 10-426] cannot find port in on this module [C:/Users/uditc/lab3/Lab_3.srcs/sim_1/new/tb_shifter.v:18]
ERROR: [VRFC 10-426] cannot find port out on this module [C:/Users/uditc/lab3/Lab_3.srcs/sim_1/new/tb_shifter.v:19]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/uditc/lab3/Lab_3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/uditc/lab3/Lab_3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uditc/lab3/Lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_shifter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uditc/lab3/Lab_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_shifter_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uditc/lab3/Lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 7efa3a595e574e1fb9aa6c9731b94fac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_shifter_behav xil_defaultlib.tb_shifter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port Ctrl on this module [C:/Users/uditc/lab3/Lab_3.srcs/sim_1/new/tb_shifter.v:17]
ERROR: [VRFC 10-426] cannot find port in on this module [C:/Users/uditc/lab3/Lab_3.srcs/sim_1/new/tb_shifter.v:18]
ERROR: [VRFC 10-426] cannot find port out on this module [C:/Users/uditc/lab3/Lab_3.srcs/sim_1/new/tb_shifter.v:19]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/uditc/lab3/Lab_3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/uditc/lab3/Lab_3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/uditc/lab3/Lab_3.srcs/sim_1/new/tb_shifter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/uditc/lab3/Lab_3.srcs/sources_1/new/ENC8_3_top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/uditc/lab3/Lab_3.srcs/sources_1/new/IF_ENC8_3_1c.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/uditc/lab3/Lab_3.srcs/sources_1/new/right_shifter_rotator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/uditc/lab3/Lab_3.srcs/sim_1/new/tb_shifter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/uditc/lab3/Lab_3.srcs/sources_1/new/ENC8_3_top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/uditc/lab3/Lab_3.srcs/sources_1/new/IF_ENC8_3_1c.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/uditc/lab3/Lab_3.srcs/sources_1/new/right_shifter_rotator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/uditc/lab3/Lab_3.srcs/sim_1/new/tb_shifter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/uditc/lab3/Lab_3.srcs/sources_1/new/ENC8_3_top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/uditc/lab3/Lab_3.srcs/sources_1/new/IF_ENC8_3_1c.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/uditc/lab3/Lab_3.srcs/sources_1/new/right_shifter_rotator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/uditc/lab3/Lab_3.srcs/sim_1/new/tb_shifter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/uditc/lab3/Lab_3.srcs/sources_1/new/ENC8_3_top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/uditc/lab3/Lab_3.srcs/sources_1/new/IF_ENC8_3_1c.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/uditc/lab3/Lab_3.srcs/sources_1/new/right_shifter_rotator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/uditc/lab3/Lab_3.srcs/sim_1/new/tb_shifter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/uditc/lab3/Lab_3.srcs/sources_1/new/ENC8_3_top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/uditc/lab3/Lab_3.srcs/sources_1/new/IF_ENC8_3_1c.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/uditc/lab3/Lab_3.srcs/sources_1/new/right_shifter_rotator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/uditc/lab3/Lab_3.srcs/sim_1/new/tb_shifter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/uditc/lab3/Lab_3.srcs/sources_1/new/ENC8_3_top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/uditc/lab3/Lab_3.srcs/sources_1/new/IF_ENC8_3_1c.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/uditc/lab3/Lab_3.srcs/sources_1/new/right_shifter_rotator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/uditc/lab3/Lab_3.srcs/sim_1/new/tb_shifter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/uditc/lab3/Lab_3.srcs/sources_1/new/ENC8_3_top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/uditc/lab3/Lab_3.srcs/sources_1/new/IF_ENC8_3_1c.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/uditc/lab3/Lab_3.srcs/sources_1/new/right_shifter_rotator.v:]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/uditc/lab3/Lab_3.srcs/sim_1/new/tb_shifter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/uditc/lab3/Lab_3.srcs/sources_1/new/ENC8_3_top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/uditc/lab3/Lab_3.srcs/sources_1/new/IF_ENC8_3_1c.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/uditc/lab3/Lab_3.srcs/sources_1/new/right_shifter_rotator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/uditc/lab3/Lab_3.srcs/sim_1/new/tb_shifter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/uditc/lab3/Lab_3.srcs/sources_1/new/ENC8_3_top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/uditc/lab3/Lab_3.srcs/sources_1/new/IF_ENC8_3_1c.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/uditc/lab3/Lab_3.srcs/sources_1/new/right_shifter_rotator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/uditc/lab3/Lab_3.srcs/sim_1/new/tb_shifter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/uditc/lab3/Lab_3.srcs/sources_1/new/ENC8_3_top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/uditc/lab3/Lab_3.srcs/sources_1/new/IF_ENC8_3_1c.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/uditc/lab3/Lab_3.srcs/sources_1/new/right_shifter_rotator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/uditc/lab3/Lab_3.srcs/sim_1/new/tb_shifter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/uditc/lab3/Lab_3.srcs/sources_1/new/ENC8_3_top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/uditc/lab3/Lab_3.srcs/sources_1/new/IF_ENC8_3_1c.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/uditc/lab3/Lab_3.srcs/sources_1/new/right_shifter_rotator.v:]
set_property top right_shifter_rotator [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uditc/lab3/Lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_shifter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uditc/lab3/Lab_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_shifter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab3/Lab_3.srcs/sources_1/new/right_shifter_rotator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module right_shifter_rotator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab3/Lab_3.srcs/sim_1/new/tb_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_shifter
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uditc/lab3/Lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 7efa3a595e574e1fb9aa6c9731b94fac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_shifter_behav xil_defaultlib.tb_shifter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port out on this module [C:/Users/uditc/lab3/Lab_3.srcs/sim_1/new/tb_shifter.v:19]
ERROR: [VRFC 10-426] cannot find port in on this module [C:/Users/uditc/lab3/Lab_3.srcs/sim_1/new/tb_shifter.v:18]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/uditc/lab3/Lab_3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/uditc/lab3/Lab_3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uditc/lab3/Lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_shifter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uditc/lab3/Lab_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_shifter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab3/Lab_3.srcs/sources_1/new/right_shifter_rotator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module right_shifter_rotator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab3/Lab_3.srcs/sim_1/new/tb_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_shifter
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uditc/lab3/Lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 7efa3a595e574e1fb9aa6c9731b94fac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_shifter_behav xil_defaultlib.tb_shifter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
ERROR: [XSIM 43-4287] "C:/Users/uditc/lab3/Lab_3.srcs/sim_1/new/tb_shifter.v" Line 44. Undefined system task '$diplay'
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/uditc/lab3/Lab_3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/uditc/lab3/Lab_3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uditc/lab3/Lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_shifter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uditc/lab3/Lab_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_shifter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab3/Lab_3.srcs/sources_1/new/right_shifter_rotator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module right_shifter_rotator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab3/Lab_3.srcs/sim_1/new/tb_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_shifter
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uditc/lab3/Lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 7efa3a595e574e1fb9aa6c9731b94fac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_shifter_behav xil_defaultlib.tb_shifter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.right_shifter_rotator
Compiling module xil_defaultlib.tb_shifter
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_shifter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uditc/lab3/Lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_shifter_behav -key {Behavioral:sim_1:Functional:tb_shifter} -tclbatch {tb_shifter.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_shifter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error! Wrong Result Ctrl: 6, In:  1
Error! Wrong Result Ctrl: 6, In:  2
Error! Wrong Result Ctrl: 6, In:  5
Error! Wrong Result Ctrl: 6, In:  6
Error! Wrong Result Ctrl: 6, In:  9
Error! Wrong Result Ctrl: 6, In: 10
Error! Wrong Result Ctrl: 6, In: 13
Error! Wrong Result Ctrl: 6, In: 14
          8 Error(s)
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_shifter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 852.703 ; gain = 0.000
