{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 27 11:36:49 2017 " "Info: Processing started: Sat May 27 11:36:49 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off HamsterBall -c HamsterBall --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HamsterBall -c HamsterBall --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_0 " "Info: Assuming node \"clk_0\" is an undefined clock" {  } { { "HamsterBall.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/HamsterBall.vhd" 9 -1 0 } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clkf " "Info: Detected ripple clock \"clkf\" as buffer" {  } { { "HamsterBall.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/HamsterBall.vhd" 81 -1 0 } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkf" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:u6\|Keyboard:u0\|fok " "Info: Detected ripple clock \"controller:u6\|Keyboard:u0\|fok\" as buffer" {  } { { "Keyboard.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/Keyboard.vhd" 17 -1 0 } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:u6\|Keyboard:u0\|fok" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vga640480:u1\|clkv " "Info: Detected ripple clock \"vga640480:u1\|clkv\" as buffer" {  } { { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 57 -1 0 } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga640480:u1\|clkv" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vga640480:u1\|clk1 " "Info: Detected ripple clock \"vga640480:u1\|clk1\" as buffer" {  } { { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 32 -1 0 } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga640480:u1\|clk1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vga640480:u1\|clk " "Info: Detected ripple clock \"vga640480:u1\|clk\" as buffer" {  } { { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 48 -1 0 } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga640480:u1\|clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_0 register vga640480:u1\|vector_x\[4\] register vga640480:u1\|clkv 127.88 MHz 7.82 ns Internal " "Info: Clock \"clk_0\" has Internal fmax of 127.88 MHz between source register \"vga640480:u1\|vector_x\[4\]\" and destination register \"vga640480:u1\|clkv\" (period= 7.82 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.240 ns + Longest register register " "Info: + Longest register to register delay is 4.240 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga640480:u1\|vector_x\[4\] 1 REG LCFF_X70_Y30_N15 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X70_Y30_N15; Fanout = 8; REG Node = 'vga640480:u1\|vector_x\[4\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga640480:u1|vector_x[4] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.370 ns) 0.841 ns vga640480:u1\|LessThan15~0 2 COMB LCCOMB_X70_Y30_N0 1 " "Info: 2: + IC(0.471 ns) + CELL(0.370 ns) = 0.841 ns; Loc. = LCCOMB_X70_Y30_N0; Fanout = 1; COMB Node = 'vga640480:u1\|LessThan15~0'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.841 ns" { vga640480:u1|vector_x[4] vga640480:u1|LessThan15~0 } "NODE_NAME" } } { "d:/develop/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/develop/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.370 ns) 1.911 ns vga640480:u1\|LessThan15~1 3 COMB LCCOMB_X71_Y30_N0 5 " "Info: 3: + IC(0.700 ns) + CELL(0.370 ns) = 1.911 ns; Loc. = LCCOMB_X71_Y30_N0; Fanout = 5; COMB Node = 'vga640480:u1\|LessThan15~1'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.070 ns" { vga640480:u1|LessThan15~0 vga640480:u1|LessThan15~1 } "NODE_NAME" } } { "d:/develop/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/develop/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.577 ns) 2.870 ns vga640480:u1\|clkv~4 4 COMB LCCOMB_X71_Y30_N6 1 " "Info: 4: + IC(0.382 ns) + CELL(0.577 ns) = 2.870 ns; Loc. = LCCOMB_X71_Y30_N6; Fanout = 1; COMB Node = 'vga640480:u1\|clkv~4'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.959 ns" { vga640480:u1|LessThan15~1 vga640480:u1|clkv~4 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(0.206 ns) 4.132 ns vga640480:u1\|clkv~7 5 COMB LCCOMB_X69_Y30_N8 1 " "Info: 5: + IC(1.056 ns) + CELL(0.206 ns) = 4.132 ns; Loc. = LCCOMB_X69_Y30_N8; Fanout = 1; COMB Node = 'vga640480:u1\|clkv~7'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { vga640480:u1|clkv~4 vga640480:u1|clkv~7 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.240 ns vga640480:u1\|clkv 6 REG LCFF_X69_Y30_N9 2 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 4.240 ns; Loc. = LCFF_X69_Y30_N9; Fanout = 2; REG Node = 'vga640480:u1\|clkv'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { vga640480:u1|clkv~7 vga640480:u1|clkv } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.631 ns ( 38.47 % ) " "Info: Total cell delay = 1.631 ns ( 38.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.609 ns ( 61.53 % ) " "Info: Total interconnect delay = 2.609 ns ( 61.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.240 ns" { vga640480:u1|vector_x[4] vga640480:u1|LessThan15~0 vga640480:u1|LessThan15~1 vga640480:u1|clkv~4 vga640480:u1|clkv~7 vga640480:u1|clkv } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "4.240 ns" { vga640480:u1|vector_x[4] {} vga640480:u1|LessThan15~0 {} vga640480:u1|LessThan15~1 {} vga640480:u1|clkv~4 {} vga640480:u1|clkv~7 {} vga640480:u1|clkv {} } { 0.000ns 0.471ns 0.700ns 0.382ns 1.056ns 0.000ns } { 0.000ns 0.370ns 0.370ns 0.577ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.316 ns - Smallest " "Info: - Smallest clock skew is -3.316 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 destination 8.407 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_0\" to destination register is 8.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_0 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_0'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/HamsterBall.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.765 ns) + CELL(0.970 ns) 4.835 ns vga640480:u1\|clk1 2 REG LCFF_X70_Y25_N9 2 " "Info: 2: + IC(2.765 ns) + CELL(0.970 ns) = 4.835 ns; Loc. = LCFF_X70_Y25_N9; Fanout = 2; REG Node = 'vga640480:u1\|clk1'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.735 ns" { clk_0 vga640480:u1|clk1 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 6.191 ns vga640480:u1\|clk 3 REG LCFF_X70_Y25_N1 3 " "Info: 3: + IC(0.386 ns) + CELL(0.970 ns) = 6.191 ns; Loc. = LCFF_X70_Y25_N1; Fanout = 3; REG Node = 'vga640480:u1\|clk'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { vga640480:u1|clk1 vga640480:u1|clk } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.550 ns) + CELL(0.666 ns) 8.407 ns vga640480:u1\|clkv 4 REG LCFF_X69_Y30_N9 2 " "Info: 4: + IC(1.550 ns) + CELL(0.666 ns) = 8.407 ns; Loc. = LCFF_X69_Y30_N9; Fanout = 2; REG Node = 'vga640480:u1\|clkv'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.216 ns" { vga640480:u1|clk vga640480:u1|clkv } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.706 ns ( 44.08 % ) " "Info: Total cell delay = 3.706 ns ( 44.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.701 ns ( 55.92 % ) " "Info: Total interconnect delay = 4.701 ns ( 55.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.407 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clkv } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "8.407 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clkv {} } { 0.000ns 0.000ns 2.765ns 0.386ns 1.550ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 source 11.723 ns - Longest register " "Info: - Longest clock path from clock \"clk_0\" to source register is 11.723 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_0 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_0'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/HamsterBall.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.765 ns) + CELL(0.970 ns) 4.835 ns vga640480:u1\|clk1 2 REG LCFF_X70_Y25_N9 2 " "Info: 2: + IC(2.765 ns) + CELL(0.970 ns) = 4.835 ns; Loc. = LCFF_X70_Y25_N9; Fanout = 2; REG Node = 'vga640480:u1\|clk1'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.735 ns" { clk_0 vga640480:u1|clk1 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 6.191 ns vga640480:u1\|clk 3 REG LCFF_X70_Y25_N1 3 " "Info: 3: + IC(0.386 ns) + CELL(0.970 ns) = 6.191 ns; Loc. = LCFF_X70_Y25_N1; Fanout = 3; REG Node = 'vga640480:u1\|clk'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { vga640480:u1|clk1 vga640480:u1|clk } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.423 ns) + CELL(0.000 ns) 9.614 ns vga640480:u1\|clk~clkctrl 4 COMB CLKCTRL_G5 2036 " "Info: 4: + IC(3.423 ns) + CELL(0.000 ns) = 9.614 ns; Loc. = CLKCTRL_G5; Fanout = 2036; COMB Node = 'vga640480:u1\|clk~clkctrl'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.423 ns" { vga640480:u1|clk vga640480:u1|clk~clkctrl } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.443 ns) + CELL(0.666 ns) 11.723 ns vga640480:u1\|vector_x\[4\] 5 REG LCFF_X70_Y30_N15 8 " "Info: 5: + IC(1.443 ns) + CELL(0.666 ns) = 11.723 ns; Loc. = LCFF_X70_Y30_N15; Fanout = 8; REG Node = 'vga640480:u1\|vector_x\[4\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.109 ns" { vga640480:u1|clk~clkctrl vga640480:u1|vector_x[4] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.706 ns ( 31.61 % ) " "Info: Total cell delay = 3.706 ns ( 31.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.017 ns ( 68.39 % ) " "Info: Total interconnect delay = 8.017 ns ( 68.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.723 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|vector_x[4] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "11.723 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|vector_x[4] {} } { 0.000ns 0.000ns 2.765ns 0.386ns 3.423ns 1.443ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.407 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clkv } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "8.407 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clkv {} } { 0.000ns 0.000ns 2.765ns 0.386ns 1.550ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.666ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.723 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|vector_x[4] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "11.723 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|vector_x[4] {} } { 0.000ns 0.000ns 2.765ns 0.386ns 3.423ns 1.443ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 57 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.240 ns" { vga640480:u1|vector_x[4] vga640480:u1|LessThan15~0 vga640480:u1|LessThan15~1 vga640480:u1|clkv~4 vga640480:u1|clkv~7 vga640480:u1|clkv } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "4.240 ns" { vga640480:u1|vector_x[4] {} vga640480:u1|LessThan15~0 {} vga640480:u1|LessThan15~1 {} vga640480:u1|clkv~4 {} vga640480:u1|clkv~7 {} vga640480:u1|clkv {} } { 0.000ns 0.471ns 0.700ns 0.382ns 1.056ns 0.000ns } { 0.000ns 0.370ns 0.370ns 0.577ns 0.206ns 0.108ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.407 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clkv } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "8.407 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clkv {} } { 0.000ns 0.000ns 2.765ns 0.386ns 1.550ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.666ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.723 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|vector_x[4] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "11.723 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|vector_x[4] {} } { 0.000ns 0.000ns 2.765ns 0.386ns 3.423ns 1.443ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk_0 9 " "Warning: Circuit may not operate. Detected 9 non-operational path(s) clocked by clock \"clk_0\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "controller:u6\|Keyboard:u0\|code\[4\] controller:u6\|Keyboard:u0\|break clk_0 1.126 ns " "Info: Found hold time violation between source  pin or register \"controller:u6\|Keyboard:u0\|code\[4\]\" and destination pin or register \"controller:u6\|Keyboard:u0\|break\" for clock \"clk_0\" (Hold time is 1.126 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.550 ns + Largest " "Info: + Largest clock skew is 2.550 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 destination 11.661 ns + Longest register " "Info: + Longest clock path from clock \"clk_0\" to destination register is 11.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_0 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_0'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/HamsterBall.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.765 ns) + CELL(0.970 ns) 4.835 ns clkf 2 REG LCFF_X70_Y25_N5 3 " "Info: 2: + IC(2.765 ns) + CELL(0.970 ns) = 4.835 ns; Loc. = LCFF_X70_Y25_N5; Fanout = 3; REG Node = 'clkf'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.735 ns" { clk_0 clkf } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/HamsterBall.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.561 ns) + CELL(0.970 ns) 7.366 ns controller:u6\|Keyboard:u0\|fok 3 REG LCFF_X74_Y29_N31 1 " "Info: 3: + IC(1.561 ns) + CELL(0.970 ns) = 7.366 ns; Loc. = LCFF_X74_Y29_N31; Fanout = 1; REG Node = 'controller:u6\|Keyboard:u0\|fok'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.531 ns" { clkf controller:u6|Keyboard:u0|fok } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/Keyboard.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.220 ns) + CELL(0.000 ns) 9.586 ns controller:u6\|Keyboard:u0\|fok~clkctrl 4 COMB CLKCTRL_G6 5 " "Info: 4: + IC(2.220 ns) + CELL(0.000 ns) = 9.586 ns; Loc. = CLKCTRL_G6; Fanout = 5; COMB Node = 'controller:u6\|Keyboard:u0\|fok~clkctrl'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.220 ns" { controller:u6|Keyboard:u0|fok controller:u6|Keyboard:u0|fok~clkctrl } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/Keyboard.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.666 ns) 11.661 ns controller:u6\|Keyboard:u0\|break 5 REG LCFF_X71_Y29_N1 4 " "Info: 5: + IC(1.409 ns) + CELL(0.666 ns) = 11.661 ns; Loc. = LCFF_X71_Y29_N1; Fanout = 4; REG Node = 'controller:u6\|Keyboard:u0\|break'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.075 ns" { controller:u6|Keyboard:u0|fok~clkctrl controller:u6|Keyboard:u0|break } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/Keyboard.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.706 ns ( 31.78 % ) " "Info: Total cell delay = 3.706 ns ( 31.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.955 ns ( 68.22 % ) " "Info: Total interconnect delay = 7.955 ns ( 68.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.661 ns" { clk_0 clkf controller:u6|Keyboard:u0|fok controller:u6|Keyboard:u0|fok~clkctrl controller:u6|Keyboard:u0|break } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "11.661 ns" { clk_0 {} clk_0~combout {} clkf {} controller:u6|Keyboard:u0|fok {} controller:u6|Keyboard:u0|fok~clkctrl {} controller:u6|Keyboard:u0|break {} } { 0.000ns 0.000ns 2.765ns 1.561ns 2.220ns 1.409ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 source 9.111 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_0\" to source register is 9.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_0 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_0'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/HamsterBall.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.765 ns) + CELL(0.970 ns) 4.835 ns clkf 2 REG LCFF_X70_Y25_N5 3 " "Info: 2: + IC(2.765 ns) + CELL(0.970 ns) = 4.835 ns; Loc. = LCFF_X70_Y25_N5; Fanout = 3; REG Node = 'clkf'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.735 ns" { clk_0 clkf } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/HamsterBall.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.185 ns) + CELL(0.000 ns) 7.020 ns clkf~clkctrl 3 COMB CLKCTRL_G7 24 " "Info: 3: + IC(2.185 ns) + CELL(0.000 ns) = 7.020 ns; Loc. = CLKCTRL_G7; Fanout = 24; COMB Node = 'clkf~clkctrl'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clkf clkf~clkctrl } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/HamsterBall.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.425 ns) + CELL(0.666 ns) 9.111 ns controller:u6\|Keyboard:u0\|code\[4\] 4 REG LCFF_X75_Y29_N5 5 " "Info: 4: + IC(1.425 ns) + CELL(0.666 ns) = 9.111 ns; Loc. = LCFF_X75_Y29_N5; Fanout = 5; REG Node = 'controller:u6\|Keyboard:u0\|code\[4\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.091 ns" { clkf~clkctrl controller:u6|Keyboard:u0|code[4] } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/Keyboard.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 30.03 % ) " "Info: Total cell delay = 2.736 ns ( 30.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.375 ns ( 69.97 % ) " "Info: Total interconnect delay = 6.375 ns ( 69.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.111 ns" { clk_0 clkf clkf~clkctrl controller:u6|Keyboard:u0|code[4] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "9.111 ns" { clk_0 {} clk_0~combout {} clkf {} clkf~clkctrl {} controller:u6|Keyboard:u0|code[4] {} } { 0.000ns 0.000ns 2.765ns 2.185ns 1.425ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.661 ns" { clk_0 clkf controller:u6|Keyboard:u0|fok controller:u6|Keyboard:u0|fok~clkctrl controller:u6|Keyboard:u0|break } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "11.661 ns" { clk_0 {} clk_0~combout {} clkf {} controller:u6|Keyboard:u0|fok {} controller:u6|Keyboard:u0|fok~clkctrl {} controller:u6|Keyboard:u0|break {} } { 0.000ns 0.000ns 2.765ns 1.561ns 2.220ns 1.409ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.111 ns" { clk_0 clkf clkf~clkctrl controller:u6|Keyboard:u0|code[4] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "9.111 ns" { clk_0 {} clk_0~combout {} clkf {} clkf~clkctrl {} controller:u6|Keyboard:u0|code[4] {} } { 0.000ns 0.000ns 2.765ns 2.185ns 1.425ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Keyboard.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/Keyboard.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.426 ns - Shortest register register " "Info: - Shortest register to register delay is 1.426 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controller:u6\|Keyboard:u0\|code\[4\] 1 REG LCFF_X75_Y29_N5 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X75_Y29_N5; Fanout = 5; REG Node = 'controller:u6\|Keyboard:u0\|code\[4\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:u6|Keyboard:u0|code[4] } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/Keyboard.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.206 ns) 1.318 ns controller:u6\|Keyboard:u0\|Mux0~1 2 COMB LCCOMB_X71_Y29_N0 1 " "Info: 2: + IC(1.112 ns) + CELL(0.206 ns) = 1.318 ns; Loc. = LCCOMB_X71_Y29_N0; Fanout = 1; COMB Node = 'controller:u6\|Keyboard:u0\|Mux0~1'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { controller:u6|Keyboard:u0|code[4] controller:u6|Keyboard:u0|Mux0~1 } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/Keyboard.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.426 ns controller:u6\|Keyboard:u0\|break 3 REG LCFF_X71_Y29_N1 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.426 ns; Loc. = LCFF_X71_Y29_N1; Fanout = 4; REG Node = 'controller:u6\|Keyboard:u0\|break'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { controller:u6|Keyboard:u0|Mux0~1 controller:u6|Keyboard:u0|break } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/Keyboard.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 22.02 % ) " "Info: Total cell delay = 0.314 ns ( 22.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.112 ns ( 77.98 % ) " "Info: Total interconnect delay = 1.112 ns ( 77.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.426 ns" { controller:u6|Keyboard:u0|code[4] controller:u6|Keyboard:u0|Mux0~1 controller:u6|Keyboard:u0|break } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "1.426 ns" { controller:u6|Keyboard:u0|code[4] {} controller:u6|Keyboard:u0|Mux0~1 {} controller:u6|Keyboard:u0|break {} } { 0.000ns 1.112ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Keyboard.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/Keyboard.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.661 ns" { clk_0 clkf controller:u6|Keyboard:u0|fok controller:u6|Keyboard:u0|fok~clkctrl controller:u6|Keyboard:u0|break } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "11.661 ns" { clk_0 {} clk_0~combout {} clkf {} controller:u6|Keyboard:u0|fok {} controller:u6|Keyboard:u0|fok~clkctrl {} controller:u6|Keyboard:u0|break {} } { 0.000ns 0.000ns 2.765ns 1.561ns 2.220ns 1.409ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.111 ns" { clk_0 clkf clkf~clkctrl controller:u6|Keyboard:u0|code[4] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "9.111 ns" { clk_0 {} clk_0~combout {} clkf {} clkf~clkctrl {} controller:u6|Keyboard:u0|code[4] {} } { 0.000ns 0.000ns 2.765ns 2.185ns 1.425ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.426 ns" { controller:u6|Keyboard:u0|code[4] controller:u6|Keyboard:u0|Mux0~1 controller:u6|Keyboard:u0|break } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "1.426 ns" { controller:u6|Keyboard:u0|code[4] {} controller:u6|Keyboard:u0|Mux0~1 {} controller:u6|Keyboard:u0|break {} } { 0.000ns 1.112ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "vga640480:u1\|clkv reset clk_0 3.344 ns register " "Info: tsu for register \"vga640480:u1\|clkv\" (data pin = \"reset\", clock pin = \"clk_0\") is 3.344 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.791 ns + Longest pin register " "Info: + Longest pin to register delay is 11.791 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns reset 1 PIN PIN_AF4 100 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_AF4; Fanout = 100; PIN Node = 'reset'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/HamsterBall.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.113 ns) + CELL(0.580 ns) 10.637 ns vga640480:u1\|clkv~6 2 COMB LCCOMB_X69_Y30_N12 1 " "Info: 2: + IC(9.113 ns) + CELL(0.580 ns) = 10.637 ns; Loc. = LCCOMB_X69_Y30_N12; Fanout = 1; COMB Node = 'vga640480:u1\|clkv~6'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.693 ns" { reset vga640480:u1|clkv~6 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.651 ns) 11.683 ns vga640480:u1\|clkv~7 3 COMB LCCOMB_X69_Y30_N8 1 " "Info: 3: + IC(0.395 ns) + CELL(0.651 ns) = 11.683 ns; Loc. = LCCOMB_X69_Y30_N8; Fanout = 1; COMB Node = 'vga640480:u1\|clkv~7'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.046 ns" { vga640480:u1|clkv~6 vga640480:u1|clkv~7 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 11.791 ns vga640480:u1\|clkv 4 REG LCFF_X69_Y30_N9 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 11.791 ns; Loc. = LCFF_X69_Y30_N9; Fanout = 2; REG Node = 'vga640480:u1\|clkv'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { vga640480:u1|clkv~7 vga640480:u1|clkv } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.283 ns ( 19.36 % ) " "Info: Total cell delay = 2.283 ns ( 19.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.508 ns ( 80.64 % ) " "Info: Total interconnect delay = 9.508 ns ( 80.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.791 ns" { reset vga640480:u1|clkv~6 vga640480:u1|clkv~7 vga640480:u1|clkv } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "11.791 ns" { reset {} reset~combout {} vga640480:u1|clkv~6 {} vga640480:u1|clkv~7 {} vga640480:u1|clkv {} } { 0.000ns 0.000ns 9.113ns 0.395ns 0.000ns } { 0.000ns 0.944ns 0.580ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 57 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 destination 8.407 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_0\" to destination register is 8.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_0 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_0'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/HamsterBall.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.765 ns) + CELL(0.970 ns) 4.835 ns vga640480:u1\|clk1 2 REG LCFF_X70_Y25_N9 2 " "Info: 2: + IC(2.765 ns) + CELL(0.970 ns) = 4.835 ns; Loc. = LCFF_X70_Y25_N9; Fanout = 2; REG Node = 'vga640480:u1\|clk1'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.735 ns" { clk_0 vga640480:u1|clk1 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 6.191 ns vga640480:u1\|clk 3 REG LCFF_X70_Y25_N1 3 " "Info: 3: + IC(0.386 ns) + CELL(0.970 ns) = 6.191 ns; Loc. = LCFF_X70_Y25_N1; Fanout = 3; REG Node = 'vga640480:u1\|clk'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { vga640480:u1|clk1 vga640480:u1|clk } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.550 ns) + CELL(0.666 ns) 8.407 ns vga640480:u1\|clkv 4 REG LCFF_X69_Y30_N9 2 " "Info: 4: + IC(1.550 ns) + CELL(0.666 ns) = 8.407 ns; Loc. = LCFF_X69_Y30_N9; Fanout = 2; REG Node = 'vga640480:u1\|clkv'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.216 ns" { vga640480:u1|clk vga640480:u1|clkv } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.706 ns ( 44.08 % ) " "Info: Total cell delay = 3.706 ns ( 44.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.701 ns ( 55.92 % ) " "Info: Total interconnect delay = 4.701 ns ( 55.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.407 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clkv } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "8.407 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clkv {} } { 0.000ns 0.000ns 2.765ns 0.386ns 1.550ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.791 ns" { reset vga640480:u1|clkv~6 vga640480:u1|clkv~7 vga640480:u1|clkv } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "11.791 ns" { reset {} reset~combout {} vga640480:u1|clkv~6 {} vga640480:u1|clkv~7 {} vga640480:u1|clkv {} } { 0.000ns 0.000ns 9.113ns 0.395ns 0.000ns } { 0.000ns 0.944ns 0.580ns 0.651ns 0.108ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.407 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clkv } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "8.407 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clkv {} } { 0.000ns 0.000ns 2.765ns 0.386ns 1.550ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_0 b\[1\] vga640480:u1\|vector_x\[4\] 30.481 ns register " "Info: tco from clock \"clk_0\" to destination pin \"b\[1\]\" through register \"vga640480:u1\|vector_x\[4\]\" is 30.481 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 source 11.723 ns + Longest register " "Info: + Longest clock path from clock \"clk_0\" to source register is 11.723 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_0 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_0'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/HamsterBall.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.765 ns) + CELL(0.970 ns) 4.835 ns vga640480:u1\|clk1 2 REG LCFF_X70_Y25_N9 2 " "Info: 2: + IC(2.765 ns) + CELL(0.970 ns) = 4.835 ns; Loc. = LCFF_X70_Y25_N9; Fanout = 2; REG Node = 'vga640480:u1\|clk1'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.735 ns" { clk_0 vga640480:u1|clk1 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 6.191 ns vga640480:u1\|clk 3 REG LCFF_X70_Y25_N1 3 " "Info: 3: + IC(0.386 ns) + CELL(0.970 ns) = 6.191 ns; Loc. = LCFF_X70_Y25_N1; Fanout = 3; REG Node = 'vga640480:u1\|clk'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { vga640480:u1|clk1 vga640480:u1|clk } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.423 ns) + CELL(0.000 ns) 9.614 ns vga640480:u1\|clk~clkctrl 4 COMB CLKCTRL_G5 2036 " "Info: 4: + IC(3.423 ns) + CELL(0.000 ns) = 9.614 ns; Loc. = CLKCTRL_G5; Fanout = 2036; COMB Node = 'vga640480:u1\|clk~clkctrl'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.423 ns" { vga640480:u1|clk vga640480:u1|clk~clkctrl } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.443 ns) + CELL(0.666 ns) 11.723 ns vga640480:u1\|vector_x\[4\] 5 REG LCFF_X70_Y30_N15 8 " "Info: 5: + IC(1.443 ns) + CELL(0.666 ns) = 11.723 ns; Loc. = LCFF_X70_Y30_N15; Fanout = 8; REG Node = 'vga640480:u1\|vector_x\[4\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.109 ns" { vga640480:u1|clk~clkctrl vga640480:u1|vector_x[4] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.706 ns ( 31.61 % ) " "Info: Total cell delay = 3.706 ns ( 31.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.017 ns ( 68.39 % ) " "Info: Total interconnect delay = 8.017 ns ( 68.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.723 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|vector_x[4] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "11.723 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|vector_x[4] {} } { 0.000ns 0.000ns 2.765ns 0.386ns 3.423ns 1.443ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.454 ns + Longest register pin " "Info: + Longest register to pin delay is 18.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga640480:u1\|vector_x\[4\] 1 REG LCFF_X70_Y30_N15 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X70_Y30_N15; Fanout = 8; REG Node = 'vga640480:u1\|vector_x\[4\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga640480:u1|vector_x[4] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.370 ns) 0.841 ns vga640480:u1\|LessThan15~0 2 COMB LCCOMB_X70_Y30_N0 1 " "Info: 2: + IC(0.471 ns) + CELL(0.370 ns) = 0.841 ns; Loc. = LCCOMB_X70_Y30_N0; Fanout = 1; COMB Node = 'vga640480:u1\|LessThan15~0'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.841 ns" { vga640480:u1|vector_x[4] vga640480:u1|LessThan15~0 } "NODE_NAME" } } { "d:/develop/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/develop/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.370 ns) 1.911 ns vga640480:u1\|LessThan15~1 3 COMB LCCOMB_X71_Y30_N0 5 " "Info: 3: + IC(0.700 ns) + CELL(0.370 ns) = 1.911 ns; Loc. = LCCOMB_X71_Y30_N0; Fanout = 5; COMB Node = 'vga640480:u1\|LessThan15~1'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.070 ns" { vga640480:u1|LessThan15~0 vga640480:u1|LessThan15~1 } "NODE_NAME" } } { "d:/develop/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/develop/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.875 ns) + CELL(0.370 ns) 4.156 ns vga640480:u1\|clkv~8 4 COMB LCCOMB_X69_Y29_N6 9 " "Info: 4: + IC(1.875 ns) + CELL(0.370 ns) = 4.156 ns; Loc. = LCCOMB_X69_Y29_N6; Fanout = 9; COMB Node = 'vga640480:u1\|clkv~8'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.245 ns" { vga640480:u1|LessThan15~1 vga640480:u1|clkv~8 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.643 ns) + CELL(0.370 ns) 7.169 ns vga640480:u1\|b\[1\]~4 5 COMB LCCOMB_X53_Y27_N22 1 " "Info: 5: + IC(2.643 ns) + CELL(0.370 ns) = 7.169 ns; Loc. = LCCOMB_X53_Y27_N22; Fanout = 1; COMB Node = 'vga640480:u1\|b\[1\]~4'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.013 ns" { vga640480:u1|clkv~8 vga640480:u1|b[1]~4 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.239 ns) + CELL(3.046 ns) 18.454 ns b\[1\] 6 PIN PIN_U2 0 " "Info: 6: + IC(8.239 ns) + CELL(3.046 ns) = 18.454 ns; Loc. = PIN_U2; Fanout = 0; PIN Node = 'b\[1\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.285 ns" { vga640480:u1|b[1]~4 b[1] } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/HamsterBall.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.526 ns ( 24.53 % ) " "Info: Total cell delay = 4.526 ns ( 24.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.928 ns ( 75.47 % ) " "Info: Total interconnect delay = 13.928 ns ( 75.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "18.454 ns" { vga640480:u1|vector_x[4] vga640480:u1|LessThan15~0 vga640480:u1|LessThan15~1 vga640480:u1|clkv~8 vga640480:u1|b[1]~4 b[1] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "18.454 ns" { vga640480:u1|vector_x[4] {} vga640480:u1|LessThan15~0 {} vga640480:u1|LessThan15~1 {} vga640480:u1|clkv~8 {} vga640480:u1|b[1]~4 {} b[1] {} } { 0.000ns 0.471ns 0.700ns 1.875ns 2.643ns 8.239ns } { 0.000ns 0.370ns 0.370ns 0.370ns 0.370ns 3.046ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.723 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|vector_x[4] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "11.723 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|vector_x[4] {} } { 0.000ns 0.000ns 2.765ns 0.386ns 3.423ns 1.443ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "18.454 ns" { vga640480:u1|vector_x[4] vga640480:u1|LessThan15~0 vga640480:u1|LessThan15~1 vga640480:u1|clkv~8 vga640480:u1|b[1]~4 b[1] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "18.454 ns" { vga640480:u1|vector_x[4] {} vga640480:u1|LessThan15~0 {} vga640480:u1|LessThan15~1 {} vga640480:u1|clkv~8 {} vga640480:u1|b[1]~4 {} b[1] {} } { 0.000ns 0.471ns 0.700ns 1.875ns 2.643ns 8.239ns } { 0.000ns 0.370ns 0.370ns 0.370ns 0.370ns 3.046ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "controller:u6\|vXout\[1\] reset clk_0 2.511 ns register " "Info: th for register \"controller:u6\|vXout\[1\]\" (data pin = \"reset\", clock pin = \"clk_0\") is 2.511 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 destination 13.034 ns + Longest register " "Info: + Longest clock path from clock \"clk_0\" to destination register is 13.034 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_0 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_0'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/HamsterBall.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.765 ns) + CELL(0.970 ns) 4.835 ns vga640480:u1\|clk1 2 REG LCFF_X70_Y25_N9 2 " "Info: 2: + IC(2.765 ns) + CELL(0.970 ns) = 4.835 ns; Loc. = LCFF_X70_Y25_N9; Fanout = 2; REG Node = 'vga640480:u1\|clk1'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.735 ns" { clk_0 vga640480:u1|clk1 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 6.191 ns vga640480:u1\|clk 3 REG LCFF_X70_Y25_N1 3 " "Info: 3: + IC(0.386 ns) + CELL(0.970 ns) = 6.191 ns; Loc. = LCFF_X70_Y25_N1; Fanout = 3; REG Node = 'vga640480:u1\|clk'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { vga640480:u1|clk1 vga640480:u1|clk } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.550 ns) + CELL(0.970 ns) 8.711 ns vga640480:u1\|clkv 4 REG LCFF_X69_Y30_N9 2 " "Info: 4: + IC(1.550 ns) + CELL(0.970 ns) = 8.711 ns; Loc. = LCFF_X69_Y30_N9; Fanout = 2; REG Node = 'vga640480:u1\|clkv'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.520 ns" { vga640480:u1|clk vga640480:u1|clkv } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.218 ns) + CELL(0.000 ns) 10.929 ns vga640480:u1\|clkv~clkctrl 5 COMB CLKCTRL_G4 18 " "Info: 5: + IC(2.218 ns) + CELL(0.000 ns) = 10.929 ns; Loc. = CLKCTRL_G4; Fanout = 18; COMB Node = 'vga640480:u1\|clkv~clkctrl'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.218 ns" { vga640480:u1|clkv vga640480:u1|clkv~clkctrl } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.439 ns) + CELL(0.666 ns) 13.034 ns controller:u6\|vXout\[1\] 6 REG LCFF_X70_Y31_N27 1 " "Info: 6: + IC(1.439 ns) + CELL(0.666 ns) = 13.034 ns; Loc. = LCFF_X70_Y31_N27; Fanout = 1; REG Node = 'controller:u6\|vXout\[1\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.105 ns" { vga640480:u1|clkv~clkctrl controller:u6|vXout[1] } "NODE_NAME" } } { "controller.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/controller.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.676 ns ( 35.88 % ) " "Info: Total cell delay = 4.676 ns ( 35.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.358 ns ( 64.12 % ) " "Info: Total interconnect delay = 8.358 ns ( 64.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.034 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clkv vga640480:u1|clkv~clkctrl controller:u6|vXout[1] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "13.034 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clkv {} vga640480:u1|clkv~clkctrl {} controller:u6|vXout[1] {} } { 0.000ns 0.000ns 2.765ns 0.386ns 1.550ns 2.218ns 1.439ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "controller.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/controller.vhd" 43 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.829 ns - Shortest pin register " "Info: - Shortest pin to register delay is 10.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns reset 1 PIN PIN_AF4 100 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_AF4; Fanout = 100; PIN Node = 'reset'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/HamsterBall.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.030 ns) + CELL(0.855 ns) 10.829 ns controller:u6\|vXout\[1\] 2 REG LCFF_X70_Y31_N27 1 " "Info: 2: + IC(9.030 ns) + CELL(0.855 ns) = 10.829 ns; Loc. = LCFF_X70_Y31_N27; Fanout = 1; REG Node = 'controller:u6\|vXout\[1\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.885 ns" { reset controller:u6|vXout[1] } "NODE_NAME" } } { "controller.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/controller.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.799 ns ( 16.61 % ) " "Info: Total cell delay = 1.799 ns ( 16.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.030 ns ( 83.39 % ) " "Info: Total interconnect delay = 9.030 ns ( 83.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.829 ns" { reset controller:u6|vXout[1] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "10.829 ns" { reset {} reset~combout {} controller:u6|vXout[1] {} } { 0.000ns 0.000ns 9.030ns } { 0.000ns 0.944ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.034 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clkv vga640480:u1|clkv~clkctrl controller:u6|vXout[1] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "13.034 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clkv {} vga640480:u1|clkv~clkctrl {} controller:u6|vXout[1] {} } { 0.000ns 0.000ns 2.765ns 0.386ns 1.550ns 2.218ns 1.439ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.829 ns" { reset controller:u6|vXout[1] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "10.829 ns" { reset {} reset~combout {} controller:u6|vXout[1] {} } { 0.000ns 0.000ns 9.030ns } { 0.000ns 0.944ns 0.855ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "219 " "Info: Peak virtual memory: 219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 27 11:36:50 2017 " "Info: Processing ended: Sat May 27 11:36:50 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
