;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD #270, <0
	CMP 0, <200
	JMZ 0, #-404
	JMZ 110, 4
	JMZ 110, 4
	SPL 3, 22
	DJN @300, 91
	ADD @3, 0
	SPL <412, #600
	JMZ 110, 4
	SUB -207, <-120
	SPL 0, <402
	MOV 270, 10
	SPL 0, <402
	SLT 7, <470
	SPL -207, @-920
	SPL -207, @-920
	ADD 1, 20
	SUB <0, @2
	SPL 0, <402
	JMZ 0, #-404
	JMZ 0, #-404
	ADD 30, 9
	CMP @1, 2
	JMN <1, 2
	ADD 30, 9
	CMP @412, @600
	ADD 30, 9
	SUB @1, 2
	SUB 12, @20
	SUB @121, 103
	DJN -1, @-20
	SUB @121, 103
	DAT #12, <10
	SPL 0, <402
	CMP #12, @200
	ADD 30, 9
	ADD <300, 91
	SPL 0, <402
	SPL 0, <402
	SPL 0, <402
	CMP #12, @200
	CMP #12, @200
	SPL 0, <402
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
