// Seed: 3137779879
module module_0 (
    input  wire  id_0,
    input  wand  id_1,
    input  tri   id_2,
    output tri0  id_3,
    output wire  id_4,
    input  tri   id_5,
    input  tri0  id_6,
    input  tri   id_7,
    output tri   id_8,
    input  wire  id_9,
    input  uwire id_10,
    input  wor   id_11,
    input  wor   id_12
);
  wire id_14;
  tri1 id_15 = 1;
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1,
    output wire id_2,
    input tri1 id_3,
    input uwire id_4,
    output tri1 id_5,
    output wire id_6,
    output tri0 id_7,
    output wand id_8,
    input supply0 id_9
);
  initial begin
    cover (1'b0 || 1);
  end
  uwire id_11;
  assign id_6 = 1 - id_9;
  wire id_12;
  logic [7:0] id_13;
  wire id_14;
  wire id_15 = id_13[1==1 : 1];
  xnor (id_7, id_11, id_3, id_15, id_13, id_14, id_12, id_0, id_4, id_9);
  assign id_1 = id_11 < id_15;
  module_0(
      id_0, id_3, id_4, id_6, id_2, id_4, id_0, id_4, id_1, id_9, id_9, id_4, id_3
  );
endmodule
