--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -filter
/home/mrich/Desktop/HMB-FW/EIC-Beamtest-FW/SCROD_A5_RJ45/SCROD_Rev1/iseconfig/filter.filter
-intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml SCRODQB_Top.twx SCRODQB_Top.ncd -o
SCRODQB_Top.twr SCRODQB_Top.pcf -ucf HMB_SciFi_SCROD.ucf

Design file:              SCRODQB_Top.ncd
Physical constraint file: SCRODQB_Top.pcf
Device,package,speed:     xc6slx150t,fgg676,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X114Y145.B6), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.902ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.195ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y144.AQ    Tcklo                 0.442   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X116Y143.B6    net (fanout=1)        0.329   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X116Y143.B     Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X116Y143.D1    net (fanout=2)        0.488   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X116Y143.CMUX  Topdc                 0.368   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X114Y145.A3    net (fanout=1)        0.701   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X114Y145.A     Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X114Y145.B6    net (fanout=1)        0.118   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X114Y145.CLK   Tas                   0.341   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.195ns (1.559ns logic, 1.636ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X115Y143.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.149ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.442ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y144.AQ    Tcklo                 0.442   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X116Y143.B6    net (fanout=1)        0.329   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X116Y143.B     Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X115Y143.AX    net (fanout=2)        0.405   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X115Y143.CLK   Tdick                 0.063   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.442ns (0.708ns logic, 0.734ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X116Y143.B6), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.767ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.060ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y144.AQ    Tcklo                 0.442   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X116Y143.B6    net (fanout=1)        0.329   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X116Y143.CLK   Tas                   0.289   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.060ns (0.731ns logic, 0.329ns route)
                                                       (69.0% logic, 31.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X116Y143.B6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.124ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.583ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y144.AQ    Tcklo                 0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X116Y143.B6    net (fanout=1)        0.151   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X116Y143.CLK   Tah         (-Th)    -0.197   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.583ns (0.432ns logic, 0.151ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X115Y143.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.093ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.800ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y144.AQ    Tcklo                 0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X116Y143.B6    net (fanout=1)        0.151   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X116Y143.B     Tilo                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X115Y143.AX    net (fanout=2)        0.199   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X115Y143.CLK   Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.800ns (0.450ns logic, 0.350ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X114Y145.B6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.064ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      1.771ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y144.AQ    Tcklo                 0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X116Y143.B6    net (fanout=1)        0.151   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X116Y143.B     Tilo                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X116Y143.D1    net (fanout=2)        0.273   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X116Y143.CMUX  Topdc                 0.245   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X114Y145.A3    net (fanout=1)        0.369   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X114Y145.A     Tilo                  0.142   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X114Y145.B6    net (fanout=1)        0.010   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X114Y145.CLK   Tah         (-Th)    -0.190   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      1.771ns (0.968ns logic, 0.803ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;

 12 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X115Y144.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.474ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.474ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y149.CQ    Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X119Y149.A2    net (fanout=4)        1.308   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X119Y149.A     Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X115Y146.C3    net (fanout=10)       0.749   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X115Y146.C     Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X115Y144.CLK   net (fanout=4)        0.508   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.474ns (0.909ns logic, 2.565ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.351ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.351ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y148.DQ    Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X115Y146.D2    net (fanout=8)        1.584   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X115Y146.DMUX  Tilo                  0.313   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X115Y146.C4    net (fanout=1)        0.296   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X115Y146.C     Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X115Y144.CLK   net (fanout=4)        0.508   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.351ns (0.963ns logic, 2.388ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.279ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.279ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y148.AQ    Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X115Y146.D3    net (fanout=8)        1.512   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X115Y146.DMUX  Tilo                  0.313   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X115Y146.C4    net (fanout=1)        0.296   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X115Y146.C     Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X115Y144.CLK   net (fanout=4)        0.508   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.279ns (0.963ns logic, 2.316ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X115Y144.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     0.736ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      0.819ns (Levels of Logic = 0)
  Clock Path Skew:      1.440ns (1.267 - -0.173)
  Source Clock:         internal_data_clk rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    1.357ns

  Clock Uncertainty:          1.357ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y146.AQ    Tcko                  0.212   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X115Y144.SR    net (fanout=10)       0.430   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
    SLICE_X115Y144.CLK   Trck                  0.177   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.819ns (0.389ns logic, 0.430ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X115Y144.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -4.102ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.344ns (Levels of Logic = 0)
  Clock Path Skew:      4.089ns (3.474 - -0.615)
  Source Clock:         internal_data_clk rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    1.357ns

  Clock Uncertainty:          1.357ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y146.AQ    Tcko                  0.384   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X115Y144.SR    net (fanout=10)       0.714   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
    SLICE_X115Y144.CLK   Tremck      (-Th)    -0.246   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.344ns (0.630ns logic, 0.714ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1731 paths analyzed, 303 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.734ns.
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X108Y111.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.027ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y149.CQ    Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X119Y149.A2    net (fanout=4)        1.308   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X119Y149.A     Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X116Y143.A5    net (fanout=10)       0.918   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X116Y143.A     Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X108Y111.CE    net (fanout=14)       3.757   icon_control0<19>
    SLICE_X108Y111.CLK   Tceck                 0.191   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<11>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      7.027ns (1.044ns logic, 5.983ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.816ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y148.AQ    Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X117Y146.A5    net (fanout=8)        1.191   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X117Y146.A     Tilo                  0.259   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<15>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[15].U_LUT
    SLICE_X116Y143.A1    net (fanout=1)        0.824   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<15>
    SLICE_X116Y143.A     Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X108Y111.CE    net (fanout=14)       3.757   icon_control0<19>
    SLICE_X108Y111.CLK   Tceck                 0.191   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<11>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      6.816ns (1.044ns logic, 5.772ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.705ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y149.DQ    Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X119Y149.A4    net (fanout=4)        0.986   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X119Y149.A     Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X116Y143.A5    net (fanout=10)       0.918   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X116Y143.A     Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X108Y111.CE    net (fanout=14)       3.757   icon_control0<19>
    SLICE_X108Y111.CLK   Tceck                 0.191   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<11>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      6.705ns (1.044ns logic, 5.661ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X116Y109.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.851ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y149.CQ    Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X119Y149.A2    net (fanout=4)        1.308   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X119Y149.A     Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X116Y143.A5    net (fanout=10)       0.918   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X116Y143.A     Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X116Y109.CE    net (fanout=14)       3.581   icon_control0<19>
    SLICE_X116Y109.CLK   Tceck                 0.191   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      6.851ns (1.044ns logic, 5.807ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.640ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y148.AQ    Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X117Y146.A5    net (fanout=8)        1.191   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X117Y146.A     Tilo                  0.259   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<15>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[15].U_LUT
    SLICE_X116Y143.A1    net (fanout=1)        0.824   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<15>
    SLICE_X116Y143.A     Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X116Y109.CE    net (fanout=14)       3.581   icon_control0<19>
    SLICE_X116Y109.CLK   Tceck                 0.191   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      6.640ns (1.044ns logic, 5.596ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.529ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y149.DQ    Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X119Y149.A4    net (fanout=4)        0.986   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X119Y149.A     Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X116Y143.A5    net (fanout=10)       0.918   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X116Y143.A     Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X116Y109.CE    net (fanout=14)       3.581   icon_control0<19>
    SLICE_X116Y109.CLK   Tceck                 0.191   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      6.529ns (1.044ns logic, 5.485ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X116Y111.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.530ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y149.CQ    Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X119Y149.A2    net (fanout=4)        1.308   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X119Y149.A     Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X116Y143.A5    net (fanout=10)       0.918   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X116Y143.A     Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X116Y111.CE    net (fanout=14)       3.260   icon_control0<19>
    SLICE_X116Y111.CLK   Tceck                 0.191   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<10>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      6.530ns (1.044ns logic, 5.486ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.319ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y148.AQ    Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X117Y146.A5    net (fanout=8)        1.191   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X117Y146.A     Tilo                  0.259   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<15>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[15].U_LUT
    SLICE_X116Y143.A1    net (fanout=1)        0.824   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<15>
    SLICE_X116Y143.A     Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X116Y111.CE    net (fanout=14)       3.260   icon_control0<19>
    SLICE_X116Y111.CLK   Tceck                 0.191   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<10>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      6.319ns (1.044ns logic, 5.275ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.208ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y149.DQ    Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X119Y149.A4    net (fanout=4)        0.986   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X119Y149.A     Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X116Y143.A5    net (fanout=10)       0.918   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X116Y143.A     Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X116Y111.CE    net (fanout=14)       3.260   icon_control0<19>
    SLICE_X116Y111.CLK   Tceck                 0.191   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<10>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      6.208ns (1.044ns logic, 5.164ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_FDRE (SLICE_X116Y148.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.247ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_FDRE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.247ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y148.AQ    Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].U_FDRE
    SLICE_X116Y148.CE    net (fanout=6)        0.149   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr
    SLICE_X116Y148.CLK   Tckce       (-Th)     0.102   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      0.247ns (0.098ns logic, 0.149ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].U_FDRE (SLICE_X116Y148.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.257ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].U_FDRE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.257ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y148.AQ    Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].U_FDRE
    SLICE_X116Y148.CE    net (fanout=6)        0.149   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr
    SLICE_X116Y148.CLK   Tckce       (-Th)     0.092   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      0.257ns (0.108ns logic, 0.149ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_FDRE (SLICE_X116Y147.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.338ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_FDRE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.338ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y148.AQ    Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].U_FDRE
    SLICE_X116Y147.CE    net (fanout=6)        0.246   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr
    SLICE_X116Y147.CLK   Tckce       (-Th)     0.108   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      0.338ns (0.092ns logic, 0.246ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 26.876ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9/CLKAWRCLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9/CLKAWRCLK
  Location pin: RAMB8_X5Y75.CLKAWRCLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 28.270ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG/U_BUFG/I0
  Logical resource: U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG/U_BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA/CLK
  Location pin: SLICE_X120Y129.CLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.824ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X118Y145.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.117ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y172.AQ    Tcko                  0.408   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X118Y149.A2    net (fanout=3)        1.992   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X118Y149.A     Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X118Y145.SR    net (fanout=3)        1.057   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X118Y145.CLK   Tsrck                 0.455   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      4.117ns (1.068ns logic, 3.049ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (SLICE_X119Y145.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y172.AQ    Tcko                  0.408   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X118Y149.A2    net (fanout=3)        1.992   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X118Y149.A     Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X119Y145.SR    net (fanout=3)        1.057   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X119Y145.CLK   Tsrck                 0.446   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      4.108ns (1.059ns logic, 3.049ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X118Y145.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.106ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y172.AQ    Tcko                  0.408   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X118Y149.A2    net (fanout=3)        1.992   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X118Y149.A     Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X118Y145.SR    net (fanout=3)        1.057   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X118Y145.CLK   Tsrck                 0.444   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      4.106ns (1.057ns logic, 3.049ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X119Y147.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.210ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.917ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y172.AQ    Tcko                  0.200   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X118Y149.A2    net (fanout=3)        1.214   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X118Y149.A     Tilo                  0.142   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X119Y147.SR    net (fanout=3)        0.492   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X119Y147.CLK   Tcksr       (-Th)     0.131   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    -------------------------------------------------  ---------------------------
    Total                                      1.917ns (0.211ns logic, 1.706ns route)
                                                       (11.0% logic, 89.0% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X119Y148.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.278ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.985ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y172.AQ    Tcko                  0.200   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X119Y148.C1    net (fanout=3)        1.304   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X119Y148.C     Tilo                  0.156   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X119Y148.CE    net (fanout=2)        0.144   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X119Y148.CLK   Tckce       (-Th)    -0.181   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.985ns (0.537ns logic, 1.448ns route)
                                                       (27.1% logic, 72.9% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (SLICE_X119Y148.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.279ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.986ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y172.AQ    Tcko                  0.200   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X119Y148.C1    net (fanout=3)        1.304   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X119Y148.C     Tilo                  0.156   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X119Y148.CE    net (fanout=2)        0.144   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X119Y148.CLK   Tckce       (-Th)    -0.182   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.986ns (0.538ns logic, 1.448ns route)
                                                       (27.1% logic, 72.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.583ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X122Y172.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.876ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y172.AQ    Tcko                  0.408   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X122Y172.A6    net (fanout=3)        0.127   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X122Y172.CLK   Tas                   0.341   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.876ns (0.749ns logic, 0.127ns route)
                                                       (85.5% logic, 14.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X122Y172.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y172.AQ    Tcko                  0.200   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X122Y172.A6    net (fanout=3)        0.025   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X122Y172.CLK   Tah         (-Th)    -0.190   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 229 paths analyzed, 87 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE (SLICE_X115Y142.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.553ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE (FF)
  Data Path Delay:      4.846ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    internal_data_clk rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y148.AQ    Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X114Y146.C3    net (fanout=8)        1.510   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X114Y146.C     Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[1].U_LUT
    SLICE_X113Y143.A2    net (fanout=1)        0.882   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<1>
    SLICE_X113Y143.A     Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X113Y143.B4    net (fanout=3)        0.498   icon_control0<5>
    SLICE_X113Y143.BMUX  Tilo                  0.313   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X115Y142.SR    net (fanout=3)        0.521   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X115Y142.CLK   Trck                  0.267   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.846ns (1.435ns logic, 3.411ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.510ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE (FF)
  Data Path Delay:      4.803ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    internal_data_clk rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y149.CQ    Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X119Y149.A2    net (fanout=4)        1.308   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X119Y149.A     Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X113Y143.A3    net (fanout=10)       0.987   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X113Y143.A     Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X113Y143.B4    net (fanout=3)        0.498   icon_control0<5>
    SLICE_X113Y143.BMUX  Tilo                  0.313   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X115Y142.SR    net (fanout=3)        0.521   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X115Y142.CLK   Trck                  0.267   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.803ns (1.489ns logic, 3.314ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.188ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE (FF)
  Data Path Delay:      4.481ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    internal_data_clk rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y149.DQ    Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X119Y149.A4    net (fanout=4)        0.986   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X119Y149.A     Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X113Y143.A3    net (fanout=10)       0.987   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X113Y143.A     Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X113Y143.B4    net (fanout=3)        0.498   icon_control0<5>
    SLICE_X113Y143.BMUX  Tilo                  0.313   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X115Y142.SR    net (fanout=3)        0.521   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X115Y142.CLK   Trck                  0.267   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.481ns (1.489ns logic, 2.992ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1 (SLICE_X110Y143.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.513ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1 (FF)
  Data Path Delay:      4.806ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    internal_data_clk rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y148.AQ    Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X114Y146.C3    net (fanout=8)        1.510   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X114Y146.C     Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[1].U_LUT
    SLICE_X113Y143.A2    net (fanout=1)        0.882   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<1>
    SLICE_X113Y143.A     Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X113Y143.B4    net (fanout=3)        0.498   icon_control0<5>
    SLICE_X113Y143.BMUX  Tilo                  0.313   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X110Y143.SR    net (fanout=3)        0.505   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X110Y143.CLK   Trck                  0.243   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      4.806ns (1.411ns logic, 3.395ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.470ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1 (FF)
  Data Path Delay:      4.763ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    internal_data_clk rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y149.CQ    Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X119Y149.A2    net (fanout=4)        1.308   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X119Y149.A     Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X113Y143.A3    net (fanout=10)       0.987   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X113Y143.A     Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X113Y143.B4    net (fanout=3)        0.498   icon_control0<5>
    SLICE_X113Y143.BMUX  Tilo                  0.313   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X110Y143.SR    net (fanout=3)        0.505   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X110Y143.CLK   Trck                  0.243   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      4.763ns (1.465ns logic, 3.298ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.148ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1 (FF)
  Data Path Delay:      4.441ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    internal_data_clk rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y149.DQ    Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X119Y149.A4    net (fanout=4)        0.986   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X119Y149.A     Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X113Y143.A3    net (fanout=10)       0.987   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X113Y143.A     Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X113Y143.B4    net (fanout=3)        0.498   icon_control0<5>
    SLICE_X113Y143.BMUX  Tilo                  0.313   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X110Y143.SR    net (fanout=3)        0.505   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X110Y143.CLK   Trck                  0.243   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      4.441ns (1.465ns logic, 2.976ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (SLICE_X110Y143.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.502ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (FF)
  Data Path Delay:      4.795ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    internal_data_clk rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y148.AQ    Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X114Y146.C3    net (fanout=8)        1.510   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X114Y146.C     Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[1].U_LUT
    SLICE_X113Y143.A2    net (fanout=1)        0.882   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<1>
    SLICE_X113Y143.A     Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X113Y143.B4    net (fanout=3)        0.498   icon_control0<5>
    SLICE_X113Y143.BMUX  Tilo                  0.313   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X110Y143.SR    net (fanout=3)        0.505   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X110Y143.CLK   Trck                  0.232   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      4.795ns (1.400ns logic, 3.395ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.459ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (FF)
  Data Path Delay:      4.752ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    internal_data_clk rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y149.CQ    Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X119Y149.A2    net (fanout=4)        1.308   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X119Y149.A     Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X113Y143.A3    net (fanout=10)       0.987   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X113Y143.A     Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X113Y143.B4    net (fanout=3)        0.498   icon_control0<5>
    SLICE_X113Y143.BMUX  Tilo                  0.313   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X110Y143.SR    net (fanout=3)        0.505   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X110Y143.CLK   Trck                  0.232   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      4.752ns (1.454ns logic, 3.298ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.137ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (FF)
  Data Path Delay:      4.430ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    internal_data_clk rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y149.DQ    Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X119Y149.A4    net (fanout=4)        0.986   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X119Y149.A     Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X113Y143.A3    net (fanout=10)       0.987   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X113Y143.A     Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X113Y143.B4    net (fanout=3)        0.498   icon_control0<5>
    SLICE_X113Y143.BMUX  Tilo                  0.313   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X110Y143.SR    net (fanout=3)        0.505   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X110Y143.CLK   Trck                  0.232   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      4.430ns (1.454ns logic, 2.976ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING (SLICE_X111Y142.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.104ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING (FF)
  Data Path Delay:      0.603ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    internal_data_clk rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y143.AQ    Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    SLICE_X111Y142.SR    net (fanout=1)        0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse
    SLICE_X111Y142.CLK   Tremck      (-Th)    -0.146   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING
    -------------------------------------------------  ---------------------------
    Total                                      0.603ns (0.344ns logic, 0.259ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (SLICE_X110Y143.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.148ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (FF)
  Data Path Delay:      0.559ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    internal_data_clk rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y143.AQ    Tcko                  0.234   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    SLICE_X110Y143.AX    net (fanout=1)        0.277   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
    SLICE_X110Y143.CLK   Tckdi       (-Th)    -0.048   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.559ns (0.282ns logic, 0.277ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (SLICE_X110Y147.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.124ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (FF)
  Data Path Delay:      0.583ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    internal_data_clk rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y147.DQ    Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE
    SLICE_X110Y147.AX    net (fanout=1)        0.337   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
    SLICE_X110Y147.CLK   Tckdi       (-Th)    -0.048   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.583ns (0.246ns logic, 0.337ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 195 paths analyzed, 180 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X114Y145.B4), 10 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.174ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.467ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         internal_data_clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y149.DQ    Tcko                  0.408   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ
    SLICE_X118Y148.D1    net (fanout=1)        0.975   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
    SLICE_X118Y148.CMUX  Topdc                 0.338   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f7
    SLICE_X114Y145.C3    net (fanout=1)        0.922   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT<4>
    SLICE_X114Y145.C     Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
    SLICE_X114Y145.B4    net (fanout=1)        0.278   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X114Y145.CLK   Tas                   0.341   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.467ns (1.292ns logic, 2.175ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.125ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.418ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         internal_data_clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y149.AMUX  Tshcko                0.455   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ
    SLICE_X118Y148.C3    net (fanout=1)        0.874   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<4>
    SLICE_X118Y148.CMUX  Tilo                  0.343   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f7
    SLICE_X114Y145.C3    net (fanout=1)        0.922   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT<4>
    SLICE_X114Y145.C     Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
    SLICE_X114Y145.B4    net (fanout=1)        0.278   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X114Y145.CLK   Tas                   0.341   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.418ns (1.344ns logic, 2.074ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.863ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.156ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         internal_data_clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y149.DMUX  Tshcko                0.455   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ
    SLICE_X118Y148.C5    net (fanout=1)        0.612   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
    SLICE_X118Y148.CMUX  Tilo                  0.343   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f7
    SLICE_X114Y145.C3    net (fanout=1)        0.922   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT<4>
    SLICE_X114Y145.C     Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
    SLICE_X114Y145.B4    net (fanout=1)        0.278   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X114Y145.CLK   Tas                   0.341   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.156ns (1.344ns logic, 1.812ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X108Y111.A4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.828ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      3.828ns (Levels of Logic = 0)
  Source Clock:         internal_data_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y132.AQ    Tcko                  0.408   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X108Y111.A4    net (fanout=17)       3.420   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn
    -------------------------------------------------  ---------------------------
    Total                                      3.828ns (0.408ns logic, 3.420ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X120Y110.A4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.824ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      3.824ns (Levels of Logic = 0)
  Source Clock:         internal_data_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y132.AQ    Tcko                  0.408   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X120Y110.A4    net (fanout=17)       3.416   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn
    -------------------------------------------------  ---------------------------
    Total                                      3.824ns (0.408ns logic, 3.416ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D_TO_J_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X116Y143.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.009ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.698ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         internal_data_clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y146.AQ    Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X116Y143.SR    net (fanout=10)       0.365   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
    SLICE_X116Y143.CLK   Tremck      (-Th)    -0.133   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.698ns (0.333ns logic, 0.365ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X114Y145.B6), 7 paths
--------------------------------------------------------------------------------
Delay (hold path):      0.145ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ECR (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      0.852ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         internal_data_clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ECR to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y145.CQ    Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ECR
    SLICE_X114Y145.D5    net (fanout=1)        0.062   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat
    SLICE_X114Y145.D     Tilo                  0.142   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X114Y145.A5    net (fanout=1)        0.108   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X114Y145.A     Tilo                  0.142   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X114Y145.B6    net (fanout=1)        0.010   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X114Y145.CLK   Tah         (-Th)    -0.190   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      0.852ns (0.672ns logic, 0.180ns route)
                                                       (78.9% logic, 21.1% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.397ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      1.104ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         internal_data_clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y141.AQ    Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL
    SLICE_X114Y143.D6    net (fanout=2)        0.215   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat
    SLICE_X114Y143.D     Tilo                  0.142   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X114Y145.A4    net (fanout=1)        0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X114Y145.A     Tilo                  0.142   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X114Y145.B6    net (fanout=1)        0.010   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X114Y145.CLK   Tah         (-Th)    -0.190   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      1.104ns (0.674ns logic, 0.430ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.559ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE1 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      1.266ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         internal_data_clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE1 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y143.BQ    Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE1
    SLICE_X116Y143.C6    net (fanout=1)        0.113   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
    SLICE_X116Y143.CMUX  Tilo                  0.244   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110_G
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X114Y145.A3    net (fanout=1)        0.369   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X114Y145.A     Tilo                  0.142   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X114Y145.B6    net (fanout=1)        0.010   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X114Y145.CLK   Tah         (-Th)    -0.190   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      1.266ns (0.774ns logic, 0.492ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE (SLICE_X115Y146.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.235ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE (FF)
  Data Path Delay:      0.942ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         internal_data_clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y143.AMUX  Tshcko                0.238   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD
    SLICE_X115Y146.B6    net (fanout=1)        0.230   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2>
    SLICE_X115Y146.B     Tilo                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X115Y146.SR    net (fanout=3)        0.162   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X115Y146.CLK   Tremck      (-Th)    -0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE
    -------------------------------------------------  ---------------------------
    Total                                      0.942ns (0.550ns logic, 0.392ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MASTER_CLK_P = PERIOD TIMEGRP "MASTER_CLK_P" 8 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_MASTER_CLK_P = PERIOD TIMEGRP "MASTER_CLK_P" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: CLK_FANOUT_1TO2/dcm_sp_inst/CLKIN
  Logical resource: CLK_FANOUT_1TO2/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLK_FANOUT_1TO2/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 2.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: CLK_FANOUT_1TO2/dcm_sp_inst/CLKIN
  Logical resource: CLK_FANOUT_1TO2/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLK_FANOUT_1TO2/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.430ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: CLK_FANOUT_1TO2/dcm_sp_inst/CLKIN
  Logical resource: CLK_FANOUT_1TO2/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLK_FANOUT_1TO2/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DATA_CLK = PERIOD TIMEGRP "CLK_DC_P" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ETH_USR_CLK = PERIOD TIMEGRP "ETH_USR_CLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 252905 paths analyzed, 22443 endpoints analyzed, 9 failing endpoints
 9 timing errors detected. (9 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.381ns.
--------------------------------------------------------------------------------

Paths for end point ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm_15 (SLICE_X68Y63.C4), 252 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.481ns (Levels of Logic = 5)
  Clock Path Skew:      -0.193ns (0.613 - 0.806)
  Source Clock:         udp_usr_clk rising at 0.000ns
  Destination Clock:    udp_usr_clk rising at 8.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y29.DOBDO14  Trcko_DOB             1.850   cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X81Y62.A3      net (fanout=1)        2.089   cmd_interpreter/dc_reg_dout<0>
    SLICE_X81Y62.A       Tilo                  0.259   tx_udp_data<0>
                                                       cmd_interpreter/Mmux_TX_UDP_DATA11
    SLICE_X72Y60.A6      net (fanout=8)        0.591   tx_udp_data<0>
    SLICE_X72Y60.COUT    Topcya                0.379   ETH_MODULE/udp_1/ip_udp_tx_block_inst/Madd_tx_chksm[16]_GND_106_o_add_10_OUT_cy<11>
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/Madd_tx_chksm[16]_GND_106_o_add_10_OUT_lut<8>
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/Madd_tx_chksm[16]_GND_106_o_add_10_OUT_cy<11>
    SLICE_X72Y61.CIN     net (fanout=1)        0.003   ETH_MODULE/udp_1/ip_udp_tx_block_inst/Madd_tx_chksm[16]_GND_106_o_add_10_OUT_cy<11>
    SLICE_X72Y61.BMUX    Tcinb                 0.292   ETH_MODULE/udp_1/ip_udp_tx_block_inst/Madd_tx_chksm[16]_GND_106_o_add_10_OUT_cy<15>
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/Madd_tx_chksm[16]_GND_106_o_add_10_OUT_cy<15>
    SLICE_X68Y61.B5      net (fanout=2)        0.589   ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm[16]_GND_106_o_add_10_OUT<13>
    SLICE_X68Y61.DMUX    Topbd                 0.571   ETH_MODULE/udp_1/ip_udp_tx_block_inst/Msub_GND_106_o_GND_106_o_sub_10_OUT<16:0>_cy<15>
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm[16]_GND_106_o_add_10_OUT<13>_rt
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/Msub_GND_106_o_GND_106_o_sub_10_OUT<16:0>_cy<15>
    SLICE_X68Y63.C4      net (fanout=1)        0.485   ETH_MODULE/udp_1/ip_udp_tx_block_inst/GND_106_o_GND_106_o_sub_10_OUT<15>
    SLICE_X68Y63.CLK     Tas                   0.373   ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm<15>
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/Mmux__n424872_G
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/Mmux__n424872
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm_15
    -------------------------------------------------  ---------------------------
    Total                                      7.481ns (3.724ns logic, 3.757ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.361ns (Levels of Logic = 5)
  Clock Path Skew:      -0.193ns (0.613 - 0.806)
  Source Clock:         udp_usr_clk rising at 0.000ns
  Destination Clock:    udp_usr_clk rising at 8.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y29.DOBDO14  Trcko_DOB             1.850   cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X81Y62.A3      net (fanout=1)        2.089   cmd_interpreter/dc_reg_dout<0>
    SLICE_X81Y62.A       Tilo                  0.259   tx_udp_data<0>
                                                       cmd_interpreter/Mmux_TX_UDP_DATA11
    SLICE_X72Y60.A6      net (fanout=8)        0.591   tx_udp_data<0>
    SLICE_X72Y60.BMUX    Topab                 0.439   ETH_MODULE/udp_1/ip_udp_tx_block_inst/Madd_tx_chksm[16]_GND_106_o_add_10_OUT_cy<11>
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/Madd_tx_chksm[16]_GND_106_o_add_10_OUT_lut<8>
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/Madd_tx_chksm[16]_GND_106_o_add_10_OUT_cy<11>
    SLICE_X68Y60.B5      net (fanout=2)        0.590   ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm[16]_GND_106_o_add_10_OUT<9>
    SLICE_X68Y60.COUT    Topcyb                0.380   ETH_MODULE/udp_1/ip_udp_tx_block_inst/Msub_GND_106_o_GND_106_o_sub_10_OUT<16:0>_cy<11>
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm[16]_GND_106_o_add_10_OUT<9>_rt
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/Msub_GND_106_o_GND_106_o_sub_10_OUT<16:0>_cy<11>
    SLICE_X68Y61.CIN     net (fanout=1)        0.003   ETH_MODULE/udp_1/ip_udp_tx_block_inst/Msub_GND_106_o_GND_106_o_sub_10_OUT<16:0>_cy<11>
    SLICE_X68Y61.DMUX    Tcind                 0.302   ETH_MODULE/udp_1/ip_udp_tx_block_inst/Msub_GND_106_o_GND_106_o_sub_10_OUT<16:0>_cy<15>
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/Msub_GND_106_o_GND_106_o_sub_10_OUT<16:0>_cy<15>
    SLICE_X68Y63.C4      net (fanout=1)        0.485   ETH_MODULE/udp_1/ip_udp_tx_block_inst/GND_106_o_GND_106_o_sub_10_OUT<15>
    SLICE_X68Y63.CLK     Tas                   0.373   ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm<15>
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/Mmux__n424872_G
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/Mmux__n424872
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm_15
    -------------------------------------------------  ---------------------------
    Total                                      7.361ns (3.603ns logic, 3.758ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.332ns (Levels of Logic = 5)
  Clock Path Skew:      -0.193ns (0.613 - 0.806)
  Source Clock:         udp_usr_clk rising at 0.000ns
  Destination Clock:    udp_usr_clk rising at 8.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y29.DOBDO14  Trcko_DOB             1.850   cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X81Y62.A3      net (fanout=1)        2.089   cmd_interpreter/dc_reg_dout<0>
    SLICE_X81Y62.A       Tilo                  0.259   tx_udp_data<0>
                                                       cmd_interpreter/Mmux_TX_UDP_DATA11
    SLICE_X72Y60.A6      net (fanout=8)        0.591   tx_udp_data<0>
    SLICE_X72Y60.COUT    Topcya                0.379   ETH_MODULE/udp_1/ip_udp_tx_block_inst/Madd_tx_chksm[16]_GND_106_o_add_10_OUT_cy<11>
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/Madd_tx_chksm[16]_GND_106_o_add_10_OUT_lut<8>
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/Madd_tx_chksm[16]_GND_106_o_add_10_OUT_cy<11>
    SLICE_X72Y61.CIN     net (fanout=1)        0.003   ETH_MODULE/udp_1/ip_udp_tx_block_inst/Madd_tx_chksm[16]_GND_106_o_add_10_OUT_cy<11>
    SLICE_X72Y61.AMUX    Tcina                 0.202   ETH_MODULE/udp_1/ip_udp_tx_block_inst/Madd_tx_chksm[16]_GND_106_o_add_10_OUT_cy<15>
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/Madd_tx_chksm[16]_GND_106_o_add_10_OUT_cy<15>
    SLICE_X68Y61.A4      net (fanout=2)        0.535   ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm[16]_GND_106_o_add_10_OUT<12>
    SLICE_X68Y61.DMUX    Topad                 0.566   ETH_MODULE/udp_1/ip_udp_tx_block_inst/Msub_GND_106_o_GND_106_o_sub_10_OUT<16:0>_cy<15>
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm[16]_GND_106_o_add_10_OUT<12>_rt
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/Msub_GND_106_o_GND_106_o_sub_10_OUT<16:0>_cy<15>
    SLICE_X68Y63.C4      net (fanout=1)        0.485   ETH_MODULE/udp_1/ip_udp_tx_block_inst/GND_106_o_GND_106_o_sub_10_OUT<15>
    SLICE_X68Y63.CLK     Tas                   0.373   ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm<15>
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/Mmux__n424872_G
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/Mmux__n424872
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm_15
    -------------------------------------------------  ---------------------------
    Total                                      7.332ns (3.629ns logic, 3.703ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Paths for end point ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm_14 (SLICE_X70Y65.C6), 197 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.544ns (Levels of Logic = 5)
  Clock Path Skew:      -0.114ns (0.692 - 0.806)
  Source Clock:         udp_usr_clk rising at 0.000ns
  Destination Clock:    udp_usr_clk rising at 8.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y29.DOBDO14  Trcko_DOB             1.850   cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X81Y62.A3      net (fanout=1)        2.089   cmd_interpreter/dc_reg_dout<0>
    SLICE_X81Y62.A       Tilo                  0.259   tx_udp_data<0>
                                                       cmd_interpreter/Mmux_TX_UDP_DATA11
    SLICE_X72Y60.A6      net (fanout=8)        0.591   tx_udp_data<0>
    SLICE_X72Y60.COUT    Topcya                0.379   ETH_MODULE/udp_1/ip_udp_tx_block_inst/Madd_tx_chksm[16]_GND_106_o_add_10_OUT_cy<11>
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/Madd_tx_chksm[16]_GND_106_o_add_10_OUT_lut<8>
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/Madd_tx_chksm[16]_GND_106_o_add_10_OUT_cy<11>
    SLICE_X72Y61.CIN     net (fanout=1)        0.003   ETH_MODULE/udp_1/ip_udp_tx_block_inst/Madd_tx_chksm[16]_GND_106_o_add_10_OUT_cy<11>
    SLICE_X72Y61.BMUX    Tcinb                 0.292   ETH_MODULE/udp_1/ip_udp_tx_block_inst/Madd_tx_chksm[16]_GND_106_o_add_10_OUT_cy<15>
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/Madd_tx_chksm[16]_GND_106_o_add_10_OUT_cy<15>
    SLICE_X68Y61.B5      net (fanout=2)        0.589   ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm[16]_GND_106_o_add_10_OUT<13>
    SLICE_X68Y61.CMUX    Topbc                 0.526   ETH_MODULE/udp_1/ip_udp_tx_block_inst/Msub_GND_106_o_GND_106_o_sub_10_OUT<16:0>_cy<15>
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm[16]_GND_106_o_add_10_OUT<13>_rt
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/Msub_GND_106_o_GND_106_o_sub_10_OUT<16:0>_cy<15>
    SLICE_X70Y65.C6      net (fanout=1)        0.554   ETH_MODULE/udp_1/ip_udp_tx_block_inst/GND_106_o_GND_106_o_sub_10_OUT<14>
    SLICE_X70Y65.CLK     Tas                   0.412   ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm<14>
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/Mmux__n424862_G
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/Mmux__n424862
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm_14
    -------------------------------------------------  ---------------------------
    Total                                      7.544ns (3.718ns logic, 3.826ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.428ns (Levels of Logic = 5)
  Clock Path Skew:      -0.114ns (0.692 - 0.806)
  Source Clock:         udp_usr_clk rising at 0.000ns
  Destination Clock:    udp_usr_clk rising at 8.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y29.DOBDO14  Trcko_DOB             1.850   cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X81Y62.A3      net (fanout=1)        2.089   cmd_interpreter/dc_reg_dout<0>
    SLICE_X81Y62.A       Tilo                  0.259   tx_udp_data<0>
                                                       cmd_interpreter/Mmux_TX_UDP_DATA11
    SLICE_X72Y60.A6      net (fanout=8)        0.591   tx_udp_data<0>
    SLICE_X72Y60.BMUX    Topab                 0.439   ETH_MODULE/udp_1/ip_udp_tx_block_inst/Madd_tx_chksm[16]_GND_106_o_add_10_OUT_cy<11>
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/Madd_tx_chksm[16]_GND_106_o_add_10_OUT_lut<8>
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/Madd_tx_chksm[16]_GND_106_o_add_10_OUT_cy<11>
    SLICE_X68Y60.B5      net (fanout=2)        0.590   ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm[16]_GND_106_o_add_10_OUT<9>
    SLICE_X68Y60.COUT    Topcyb                0.380   ETH_MODULE/udp_1/ip_udp_tx_block_inst/Msub_GND_106_o_GND_106_o_sub_10_OUT<16:0>_cy<11>
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm[16]_GND_106_o_add_10_OUT<9>_rt
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/Msub_GND_106_o_GND_106_o_sub_10_OUT<16:0>_cy<11>
    SLICE_X68Y61.CIN     net (fanout=1)        0.003   ETH_MODULE/udp_1/ip_udp_tx_block_inst/Msub_GND_106_o_GND_106_o_sub_10_OUT<16:0>_cy<11>
    SLICE_X68Y61.CMUX    Tcinc                 0.261   ETH_MODULE/udp_1/ip_udp_tx_block_inst/Msub_GND_106_o_GND_106_o_sub_10_OUT<16:0>_cy<15>
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/Msub_GND_106_o_GND_106_o_sub_10_OUT<16:0>_cy<15>
    SLICE_X70Y65.C6      net (fanout=1)        0.554   ETH_MODULE/udp_1/ip_udp_tx_block_inst/GND_106_o_GND_106_o_sub_10_OUT<14>
    SLICE_X70Y65.CLK     Tas                   0.412   ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm<14>
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/Mmux__n424862_G
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/Mmux__n424862
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm_14
    -------------------------------------------------  ---------------------------
    Total                                      7.428ns (3.601ns logic, 3.827ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.411ns (Levels of Logic = 5)
  Clock Path Skew:      -0.114ns (0.692 - 0.806)
  Source Clock:         udp_usr_clk rising at 0.000ns
  Destination Clock:    udp_usr_clk rising at 8.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y29.DOBDO14  Trcko_DOB             1.850   cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X81Y62.A3      net (fanout=1)        2.089   cmd_interpreter/dc_reg_dout<0>
    SLICE_X81Y62.A       Tilo                  0.259   tx_udp_data<0>
                                                       cmd_interpreter/Mmux_TX_UDP_DATA11
    SLICE_X72Y60.A6      net (fanout=8)        0.591   tx_udp_data<0>
    SLICE_X72Y60.COUT    Topcya                0.379   ETH_MODULE/udp_1/ip_udp_tx_block_inst/Madd_tx_chksm[16]_GND_106_o_add_10_OUT_cy<11>
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/Madd_tx_chksm[16]_GND_106_o_add_10_OUT_lut<8>
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/Madd_tx_chksm[16]_GND_106_o_add_10_OUT_cy<11>
    SLICE_X72Y61.CIN     net (fanout=1)        0.003   ETH_MODULE/udp_1/ip_udp_tx_block_inst/Madd_tx_chksm[16]_GND_106_o_add_10_OUT_cy<11>
    SLICE_X72Y61.AMUX    Tcina                 0.202   ETH_MODULE/udp_1/ip_udp_tx_block_inst/Madd_tx_chksm[16]_GND_106_o_add_10_OUT_cy<15>
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/Madd_tx_chksm[16]_GND_106_o_add_10_OUT_cy<15>
    SLICE_X68Y61.A4      net (fanout=2)        0.535   ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm[16]_GND_106_o_add_10_OUT<12>
    SLICE_X68Y61.CMUX    Topac                 0.537   ETH_MODULE/udp_1/ip_udp_tx_block_inst/Msub_GND_106_o_GND_106_o_sub_10_OUT<16:0>_cy<15>
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm[16]_GND_106_o_add_10_OUT<12>_rt
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/Msub_GND_106_o_GND_106_o_sub_10_OUT<16:0>_cy<15>
    SLICE_X70Y65.C6      net (fanout=1)        0.554   ETH_MODULE/udp_1/ip_udp_tx_block_inst/GND_106_o_GND_106_o_sub_10_OUT<14>
    SLICE_X70Y65.CLK     Tas                   0.412   ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm<14>
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/Mmux__n424862_G
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/Mmux__n424862
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm_14
    -------------------------------------------------  ---------------------------
    Total                                      7.411ns (3.639ns logic, 3.772ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Paths for end point ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm_12 (SLICE_X72Y62.C6), 108 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.318ns (Levels of Logic = 5)
  Clock Path Skew:      -0.195ns (0.611 - 0.806)
  Source Clock:         udp_usr_clk rising at 0.000ns
  Destination Clock:    udp_usr_clk rising at 8.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y29.DOBDO14  Trcko_DOB             1.850   cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X81Y62.A3      net (fanout=1)        2.089   cmd_interpreter/dc_reg_dout<0>
    SLICE_X81Y62.A       Tilo                  0.259   tx_udp_data<0>
                                                       cmd_interpreter/Mmux_TX_UDP_DATA11
    SLICE_X72Y60.A6      net (fanout=8)        0.591   tx_udp_data<0>
    SLICE_X72Y60.BMUX    Topab                 0.439   ETH_MODULE/udp_1/ip_udp_tx_block_inst/Madd_tx_chksm[16]_GND_106_o_add_10_OUT_cy<11>
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/Madd_tx_chksm[16]_GND_106_o_add_10_OUT_lut<8>
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/Madd_tx_chksm[16]_GND_106_o_add_10_OUT_cy<11>
    SLICE_X68Y60.B5      net (fanout=2)        0.590   ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm[16]_GND_106_o_add_10_OUT<9>
    SLICE_X68Y60.COUT    Topcyb                0.380   ETH_MODULE/udp_1/ip_udp_tx_block_inst/Msub_GND_106_o_GND_106_o_sub_10_OUT<16:0>_cy<11>
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm[16]_GND_106_o_add_10_OUT<9>_rt
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/Msub_GND_106_o_GND_106_o_sub_10_OUT<16:0>_cy<11>
    SLICE_X68Y61.CIN     net (fanout=1)        0.003   ETH_MODULE/udp_1/ip_udp_tx_block_inst/Msub_GND_106_o_GND_106_o_sub_10_OUT<16:0>_cy<11>
    SLICE_X68Y61.AMUX    Tcina                 0.202   ETH_MODULE/udp_1/ip_udp_tx_block_inst/Msub_GND_106_o_GND_106_o_sub_10_OUT<16:0>_cy<15>
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/Msub_GND_106_o_GND_106_o_sub_10_OUT<16:0>_cy<15>
    SLICE_X72Y62.C6      net (fanout=1)        0.542   ETH_MODULE/udp_1/ip_udp_tx_block_inst/GND_106_o_GND_106_o_sub_10_OUT<12>
    SLICE_X72Y62.CLK     Tas                   0.373   ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm<12>
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/Mmux__n424842_G
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/Mmux__n424842
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm_12
    -------------------------------------------------  ---------------------------
    Total                                      7.318ns (3.503ns logic, 3.815ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.289ns (Levels of Logic = 5)
  Clock Path Skew:      -0.195ns (0.611 - 0.806)
  Source Clock:         udp_usr_clk rising at 0.000ns
  Destination Clock:    udp_usr_clk rising at 8.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y29.DOBDO14  Trcko_DOB             1.850   cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X81Y62.A3      net (fanout=1)        2.089   cmd_interpreter/dc_reg_dout<0>
    SLICE_X81Y62.A       Tilo                  0.259   tx_udp_data<0>
                                                       cmd_interpreter/Mmux_TX_UDP_DATA11
    SLICE_X72Y60.A6      net (fanout=8)        0.591   tx_udp_data<0>
    SLICE_X72Y60.CMUX    Topac                 0.537   ETH_MODULE/udp_1/ip_udp_tx_block_inst/Madd_tx_chksm[16]_GND_106_o_add_10_OUT_cy<11>
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/Madd_tx_chksm[16]_GND_106_o_add_10_OUT_lut<8>
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/Madd_tx_chksm[16]_GND_106_o_add_10_OUT_cy<11>
    SLICE_X68Y60.C3      net (fanout=2)        0.566   ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm[16]_GND_106_o_add_10_OUT<10>
    SLICE_X68Y60.COUT    Topcyc                0.277   ETH_MODULE/udp_1/ip_udp_tx_block_inst/Msub_GND_106_o_GND_106_o_sub_10_OUT<16:0>_cy<11>
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm[16]_GND_106_o_add_10_OUT<10>_rt
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/Msub_GND_106_o_GND_106_o_sub_10_OUT<16:0>_cy<11>
    SLICE_X68Y61.CIN     net (fanout=1)        0.003   ETH_MODULE/udp_1/ip_udp_tx_block_inst/Msub_GND_106_o_GND_106_o_sub_10_OUT<16:0>_cy<11>
    SLICE_X68Y61.AMUX    Tcina                 0.202   ETH_MODULE/udp_1/ip_udp_tx_block_inst/Msub_GND_106_o_GND_106_o_sub_10_OUT<16:0>_cy<15>
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/Msub_GND_106_o_GND_106_o_sub_10_OUT<16:0>_cy<15>
    SLICE_X72Y62.C6      net (fanout=1)        0.542   ETH_MODULE/udp_1/ip_udp_tx_block_inst/GND_106_o_GND_106_o_sub_10_OUT<12>
    SLICE_X72Y62.CLK     Tas                   0.373   ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm<12>
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/Mmux__n424842_G
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/Mmux__n424842
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm_12
    -------------------------------------------------  ---------------------------
    Total                                      7.289ns (3.498ns logic, 3.791ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.196ns (Levels of Logic = 5)
  Clock Path Skew:      -0.195ns (0.611 - 0.806)
  Source Clock:         udp_usr_clk rising at 0.000ns
  Destination Clock:    udp_usr_clk rising at 8.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y29.DOBDO14  Trcko_DOB             1.850   cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X81Y62.A3      net (fanout=1)        2.089   cmd_interpreter/dc_reg_dout<0>
    SLICE_X81Y62.A       Tilo                  0.259   tx_udp_data<0>
                                                       cmd_interpreter/Mmux_TX_UDP_DATA11
    SLICE_X72Y60.A6      net (fanout=8)        0.591   tx_udp_data<0>
    SLICE_X72Y60.AMUX    Topaa                 0.370   ETH_MODULE/udp_1/ip_udp_tx_block_inst/Madd_tx_chksm[16]_GND_106_o_add_10_OUT_cy<11>
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/Madd_tx_chksm[16]_GND_106_o_add_10_OUT_lut<8>
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/Madd_tx_chksm[16]_GND_106_o_add_10_OUT_cy<11>
    SLICE_X68Y60.A4      net (fanout=2)        0.538   ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm[16]_GND_106_o_add_10_OUT<8>
    SLICE_X68Y60.COUT    Topcya                0.379   ETH_MODULE/udp_1/ip_udp_tx_block_inst/Msub_GND_106_o_GND_106_o_sub_10_OUT<16:0>_cy<11>
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm[16]_GND_106_o_add_10_OUT<8>_rt
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/Msub_GND_106_o_GND_106_o_sub_10_OUT<16:0>_cy<11>
    SLICE_X68Y61.CIN     net (fanout=1)        0.003   ETH_MODULE/udp_1/ip_udp_tx_block_inst/Msub_GND_106_o_GND_106_o_sub_10_OUT<16:0>_cy<11>
    SLICE_X68Y61.AMUX    Tcina                 0.202   ETH_MODULE/udp_1/ip_udp_tx_block_inst/Msub_GND_106_o_GND_106_o_sub_10_OUT<16:0>_cy<15>
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/Msub_GND_106_o_GND_106_o_sub_10_OUT<16:0>_cy<15>
    SLICE_X72Y62.C6      net (fanout=1)        0.542   ETH_MODULE/udp_1/ip_udp_tx_block_inst/GND_106_o_GND_106_o_sub_10_OUT<12>
    SLICE_X72Y62.CLK     Tas                   0.373   ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm<12>
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/Mmux__n424842_G
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/Mmux__n424842
                                                       ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm_12
    -------------------------------------------------  ---------------------------
    Total                                      7.196ns (3.433ns logic, 3.763ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ETH_USR_CLK = PERIOD TIMEGRP "ETH_USR_CLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_3 (SLICE_X87Y104.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.188ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/R4 (FF)
  Destination:          ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.192ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.067 - 0.063)
  Source Clock:         udp_usr_clk rising at 8.000ns
  Destination Clock:    udp_usr_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/R4 to ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y104.BQ     Tcko                  0.198   ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/R4
                                                       ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/R4
    SLICE_X87Y104.SR     net (fanout=2)        0.133   ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/R4
    SLICE_X87Y104.CLK    Tcksr       (-Th)     0.139   ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator<5>
                                                       ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_3
    -------------------------------------------------  ---------------------------
    Total                                      0.192ns (0.059ns logic, 0.133ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Paths for end point ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_0 (SLICE_X87Y104.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.189ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/R4 (FF)
  Destination:          ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.193ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.067 - 0.063)
  Source Clock:         udp_usr_clk rising at 8.000ns
  Destination Clock:    udp_usr_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/R4 to ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y104.BQ     Tcko                  0.198   ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/R4
                                                       ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/R4
    SLICE_X87Y104.SR     net (fanout=2)        0.133   ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/R4
    SLICE_X87Y104.CLK    Tcksr       (-Th)     0.138   ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator<5>
                                                       ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_0
    -------------------------------------------------  ---------------------------
    Total                                      0.193ns (0.060ns logic, 0.133ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_1 (SLICE_X87Y104.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.196ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/R4 (FF)
  Destination:          ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.200ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.067 - 0.063)
  Source Clock:         udp_usr_clk rising at 8.000ns
  Destination Clock:    udp_usr_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/R4 to ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y104.BQ     Tcko                  0.198   ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/R4
                                                       ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/R4
    SLICE_X87Y104.SR     net (fanout=2)        0.133   ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/R4
    SLICE_X87Y104.CLK    Tcksr       (-Th)     0.131   ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator<5>
                                                       ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_1
    -------------------------------------------------  ---------------------------
    Total                                      0.200ns (0.067ns logic, 0.133ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ETH_USR_CLK = PERIOD TIMEGRP "ETH_USR_CLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.750ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_pcs_pma_s6_gtpwizard_i/gtpa1_dual_i/RXUSRCLK20
  Logical resource: ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_pcs_pma_s6_gtpwizard_i/gtpa1_dual_i/RXUSRCLK20
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK20
  Clock network: udp_usr_clk
--------------------------------------------------------------------------------
Slack: 1.750ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_pcs_pma_s6_gtpwizard_i/gtpa1_dual_i/TXUSRCLK20
  Logical resource: ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_pcs_pma_s6_gtpwizard_i/gtpa1_dual_i/TXUSRCLK20
  Location pin: GTPA1_DUAL_X0Y1.TXUSRCLK20
  Clock network: udp_usr_clk
--------------------------------------------------------------------------------
Slack: 4.875ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_pcs_pma_s6_gtpwizard_i/gtpa1_dual_i/RXUSRCLK0
  Logical resource: ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_pcs_pma_s6_gtpwizard_i/gtpa1_dual_i/RXUSRCLK0
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK0
  Clock network: udp_usr_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_addr = MAXDELAY FROM TIMEGRP "tx_addr_rd" TO 
TIMEGRP "tx_addr_wr"         10 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 12 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.440ns.
--------------------------------------------------------------------------------

Paths for end point ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_4 (SLICE_X111Y108.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_4 (FF)
  Destination:          ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.721ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.153 - 0.165)
  Source Clock:         udp_usr_clk rising at 0.000ns
  Destination Clock:    udp_usr_clk rising at 8.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_4 to ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y110.AQ    Tcko                  0.408   ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<7>
                                                       ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_4
    SLICE_X111Y108.A1    net (fanout=1)        0.991   ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<4>
    SLICE_X111Y108.CLK   Tas                   0.322   ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<7>
                                                       ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_wr_rd_addr[11]_GND_42_o_mux_130_OUT71
                                                       ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_4
    -------------------------------------------------  ---------------------------
    Total                                      1.721ns (0.730ns logic, 0.991ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Paths for end point ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0 (SLICE_X106Y107.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_0 (FF)
  Destination:          ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.600ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.242 - 0.258)
  Source Clock:         udp_usr_clk rising at 0.000ns
  Destination Clock:    udp_usr_clk rising at 8.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_0 to ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y108.AQ    Tcko                  0.391   ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<3>
                                                       ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_0
    SLICE_X106Y107.A2    net (fanout=1)        0.868   ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<0>
    SLICE_X106Y107.CLK   Tas                   0.341   ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<3>
                                                       ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_wr_rd_addr[11]_GND_42_o_mux_130_OUT11
                                                       ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      1.600ns (0.732ns logic, 0.868ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Paths for end point ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2 (SLICE_X106Y107.C2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_2 (FF)
  Destination:          ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.577ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.242 - 0.258)
  Source Clock:         udp_usr_clk rising at 0.000ns
  Destination Clock:    udp_usr_clk rising at 8.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_2 to ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y108.CQ    Tcko                  0.391   ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<3>
                                                       ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_2
    SLICE_X106Y107.C2    net (fanout=1)        0.845   ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<2>
    SLICE_X106Y107.CLK   Tas                   0.341   ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<3>
                                                       ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_wr_rd_addr[11]_GND_42_o_mux_130_OUT51
                                                       ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      1.577ns (0.732ns logic, 0.845ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_addr = MAXDELAY FROM TIMEGRP "tx_addr_rd" TO TIMEGRP "tx_addr_wr"         10 ns;
--------------------------------------------------------------------------------

Paths for end point ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_7 (SLICE_X111Y108.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.714ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_7 (FF)
  Destination:          ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.713ns (Levels of Logic = 1)
  Positive Clock Path Skew: -0.001ns (0.042 - 0.043)
  Source Clock:         udp_usr_clk rising at 8.000ns
  Destination Clock:    udp_usr_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_7 to ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y110.DQ    Tcko                  0.200   ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<7>
                                                       ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_7
    SLICE_X111Y108.D5    net (fanout=1)        0.298   ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<7>
    SLICE_X111Y108.CLK   Tah         (-Th)    -0.215   ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<7>
                                                       ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_wr_rd_addr[11]_GND_42_o_mux_130_OUT101
                                                       ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_7
    -------------------------------------------------  ---------------------------
    Total                                      0.713ns (0.415ns logic, 0.298ns route)
                                                       (58.2% logic, 41.8% route)
--------------------------------------------------------------------------------

Paths for end point ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_9 (SLICE_X111Y109.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.743ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_9 (FF)
  Destination:          ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.002ns (0.044 - 0.042)
  Source Clock:         udp_usr_clk rising at 8.000ns
  Destination Clock:    udp_usr_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_9 to ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y109.BQ    Tcko                  0.200   ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<11>
                                                       ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_9
    SLICE_X111Y109.B4    net (fanout=1)        0.330   ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<9>
    SLICE_X111Y109.CLK   Tah         (-Th)    -0.215   ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<11>
                                                       ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_wr_rd_addr[11]_GND_42_o_mux_130_OUT121
                                                       ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_9
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.415ns logic, 0.330ns route)
                                                       (55.7% logic, 44.3% route)
--------------------------------------------------------------------------------

Paths for end point ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_5 (SLICE_X111Y108.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_5 (FF)
  Destination:          ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.762ns (Levels of Logic = 1)
  Positive Clock Path Skew: -0.001ns (0.042 - 0.043)
  Source Clock:         udp_usr_clk rising at 8.000ns
  Destination Clock:    udp_usr_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_5 to ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y110.BQ    Tcko                  0.200   ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<7>
                                                       ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_5
    SLICE_X111Y108.B4    net (fanout=1)        0.347   ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<5>
    SLICE_X111Y108.CLK   Tah         (-Th)    -0.215   ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<7>
                                                       ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_wr_rd_addr[11]_GND_42_o_mux_130_OUT81
                                                       ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_5
    -------------------------------------------------  ---------------------------
    Total                                      0.762ns (0.415ns logic, 0.347ns route)
                                                       (54.5% logic, 45.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_FANOUT_1TO2_clkfx = PERIOD TIMEGRP 
"CLK_FANOUT_1TO2_clkfx"         TS_MASTER_CLK_P / 0.2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8192 paths analyzed, 2598 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  35.990ns.
--------------------------------------------------------------------------------

Paths for end point comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 (SLICE_X70Y27.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2 (FF)
  Destination:          comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.262ns (Levels of Logic = 0)
  Clock Path Skew:      -0.254ns (0.926 - 1.180)
  Source Clock:         comm_process/sstX5Clk rising at 32.000ns
  Destination Clock:    internal_data_clk rising at 40.000ns
  Clock Uncertainty:    1.682ns

  Clock Uncertainty:          1.682ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.072ns
    Phase Error (PE):           0.438ns

  Maximum Data Path at Slow Process Corner: comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2 to comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y26.CQ      Tcko                  0.391   comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<3>
                                                       comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2
    SLICE_X70Y27.CX      net (fanout=1)        4.735   comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<2>
    SLICE_X70Y27.CLK     Tdick                 0.136   comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      5.262ns (0.527ns logic, 4.735ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------

Paths for end point comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 (SLICE_X70Y27.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1 (FF)
  Destination:          comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.569ns (Levels of Logic = 0)
  Clock Path Skew:      -0.254ns (0.926 - 1.180)
  Source Clock:         comm_process/sstX5Clk rising at 32.000ns
  Destination Clock:    internal_data_clk rising at 40.000ns
  Clock Uncertainty:    1.682ns

  Clock Uncertainty:          1.682ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.072ns
    Phase Error (PE):           0.438ns

  Maximum Data Path at Slow Process Corner: comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1 to comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y26.BMUX    Tshcko                0.461   comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<3>
                                                       comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1
    SLICE_X70Y27.BX      net (fanout=1)        3.972   comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<1>
    SLICE_X70Y27.CLK     Tdick                 0.136   comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      4.569ns (0.597ns logic, 3.972ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Paths for end point comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0 (SLICE_X70Y27.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0 (FF)
  Destination:          comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.560ns (Levels of Logic = 0)
  Clock Path Skew:      -0.254ns (0.926 - 1.180)
  Source Clock:         comm_process/sstX5Clk rising at 32.000ns
  Destination Clock:    internal_data_clk rising at 40.000ns
  Clock Uncertainty:    1.682ns

  Clock Uncertainty:          1.682ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.072ns
    Phase Error (PE):           0.438ns

  Maximum Data Path at Slow Process Corner: comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0 to comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y26.BQ      Tcko                  0.391   comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<3>
                                                       comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0
    SLICE_X70Y27.AX      net (fanout=1)        4.033   comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<0>
    SLICE_X70Y27.CLK     Tdick                 0.136   comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      4.560ns (0.527ns logic, 4.033ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_FANOUT_1TO2_clkfx = PERIOD TIMEGRP "CLK_FANOUT_1TO2_clkfx"
        TS_MASTER_CLK_P / 0.2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE (SLICE_X112Y147.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.233ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.238ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.078 - 0.073)
  Source Clock:         internal_data_clk rising at 40.000ns
  Destination Clock:    internal_data_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y147.AQ    Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT
    SLICE_X112Y147.CE    net (fanout=2)        0.132   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT
    SLICE_X112Y147.CLK   Tckce       (-Th)     0.092   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      0.238ns (0.106ns logic, 0.132ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

Paths for end point comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 (SLICE_X82Y42.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.291ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 (FF)
  Destination:          comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.116ns (Levels of Logic = 0)
  Clock Path Skew:      0.143ns (0.513 - 0.370)
  Source Clock:         comm_process/sstX5Clk rising at 40.000ns
  Destination Clock:    internal_data_clk rising at 40.000ns
  Clock Uncertainty:    1.682ns

  Clock Uncertainty:          1.682ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.072ns
    Phase Error (PE):           0.438ns

  Minimum Data Path at Fast Process Corner: comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 to comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y42.AMUX    Tshcko                0.244   comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<3>
                                                       comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1
    SLICE_X82Y42.BX      net (fanout=1)        1.824   comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<1>
    SLICE_X82Y42.CLK     Tckdi       (-Th)    -0.048   comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      2.116ns (0.292ns logic, 1.824ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT (SLICE_X111Y147.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.326ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.328ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.040 - 0.038)
  Source Clock:         internal_data_clk rising at 40.000ns
  Destination Clock:    internal_data_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y147.BQ    Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1
    SLICE_X111Y147.SR    net (fanout=1)        0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
    SLICE_X111Y147.CLK   Tcksr       (-Th)     0.131   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.328ns (0.069ns logic, 0.259ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_FANOUT_1TO2_clkfx = PERIOD TIMEGRP "CLK_FANOUT_1TO2_clkfx"
        TS_MASTER_CLK_P / 0.2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.330ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: comm_process/U_ClockGenByteLink/dcm_sp_inst/CLKFX
  Logical resource: comm_process/U_ClockGenByteLink/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y10.CLKFX
  Clock network: comm_process/U_ClockGenByteLink/clkfx
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: comm_process/U_ClockGenByteLink/dcm_sp_inst/CLKIN
  Logical resource: comm_process/U_ClockGenByteLink/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y10.CLKIN
  Clock network: internal_data_clk
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: comm_process/U_ClockGenByteLink/dcm_sp_inst/CLKIN
  Logical resource: comm_process/U_ClockGenByteLink/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y10.CLKIN
  Clock network: internal_data_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_FANOUT_1TO2_clk0 = PERIOD TIMEGRP 
"CLK_FANOUT_1TO2_clk0"         TS_MASTER_CLK_P HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_FANOUT_1TO2_clk0 = PERIOD TIMEGRP "CLK_FANOUT_1TO2_clk0"
        TS_MASTER_CLK_P HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.270ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_FANOUT_1TO2/clkout1_buf/I0
  Logical resource: CLK_FANOUT_1TO2/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: CLK_FANOUT_1TO2/clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_comm_process_U_ClockGenByteLink_clkfx = PERIOD TIMEGRP    
     "comm_process_U_ClockGenByteLink_clkfx" TS_CLK_FANOUT_1TO2_clkfx / 5       
  HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 834 paths analyzed, 487 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.517ns.
--------------------------------------------------------------------------------

Paths for end point comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 (SLICE_X68Y28.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 (FF)
  Destination:          comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.796ns (Levels of Logic = 0)
  Clock Path Skew:      -0.258ns (0.927 - 1.185)
  Source Clock:         internal_data_clk rising at 0.000ns
  Destination Clock:    comm_process/sstX5Clk rising at 8.000ns
  Clock Uncertainty:    1.463ns

  Clock Uncertainty:          1.463ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.072ns
    Phase Error (PE):           0.219ns

  Maximum Data Path at Slow Process Corner: comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 to comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y28.CQ      Tcko                  0.391   comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<3>
                                                       comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3
    SLICE_X68Y28.DX      net (fanout=1)        4.319   comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<3>
    SLICE_X68Y28.CLK     Tdick                 0.086   comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      4.796ns (0.477ns logic, 4.319ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------

Paths for end point comm_process/U_SerialInterfaceIn/risingWord_0 (SLICE_X89Y32.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_process/U_SerialInterfaceIn/IDDR2_inst (FF)
  Destination:          comm_process/U_SerialInterfaceIn/risingWord_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.234ns (Levels of Logic = 0)
  Clock Path Skew:      -0.652ns (0.617 - 1.269)
  Source Clock:         comm_process/sstX5Clk rising at 0.000ns
  Destination Clock:    comm_process/sstX5Clk rising at 8.000ns
  Clock Uncertainty:    1.243ns

  Clock Uncertainty:          1.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_process/U_SerialInterfaceIn/IDDR2_inst to comm_process/U_SerialInterfaceIn/risingWord_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X25Y1.Q4      Tickq                 1.220   comm_process/U_SerialInterfaceIn/serialDataInFalling
                                                       comm_process/U_SerialInterfaceIn/IDDR2_inst
    SLICE_X89Y32.AX      net (fanout=1)        2.951   comm_process/U_SerialInterfaceIn/serialDataInRising
    SLICE_X89Y32.CLK     Tdick                 0.063   comm_process/U_SerialInterfaceIn/risingWord<3>
                                                       comm_process/U_SerialInterfaceIn/risingWord_0
    -------------------------------------------------  ---------------------------
    Total                                      4.234ns (1.283ns logic, 2.951ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Paths for end point comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0 (SLICE_X84Y44.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0 (FF)
  Destination:          comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.231ns (Levels of Logic = 0)
  Clock Path Skew:      -0.253ns (0.845 - 1.098)
  Source Clock:         internal_data_clk rising at 0.000ns
  Destination Clock:    comm_process/sstX5Clk rising at 8.000ns
  Clock Uncertainty:    1.463ns

  Clock Uncertainty:          1.463ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.072ns
    Phase Error (PE):           0.219ns

  Maximum Data Path at Slow Process Corner: comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0 to comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y42.AQ      Tcko                  0.391   comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<3>
                                                       comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0
    SLICE_X84Y44.AX      net (fanout=1)        3.754   comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<0>
    SLICE_X84Y44.CLK     Tdick                 0.086   comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      4.231ns (0.477ns logic, 3.754ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_comm_process_U_ClockGenByteLink_clkfx = PERIOD TIMEGRP
        "comm_process_U_ClockGenByteLink_clkfx" TS_CLK_FANOUT_1TO2_clkfx / 5
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (SLICE_X82Y46.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.039ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comm_process/U_SstReset/G_RisingEdgeClock.cdc_reg2 (FF)
  Destination:          comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.563ns (Levels of Logic = 0)
  Clock Path Skew:      0.061ns (0.521 - 0.460)
  Source Clock:         internal_data_clk rising at 0.000ns
  Destination Clock:    comm_process/sstX5Clk rising at 0.000ns
  Clock Uncertainty:    1.463ns

  Clock Uncertainty:          1.463ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.072ns
    Phase Error (PE):           0.219ns

  Minimum Data Path at Fast Process Corner: comm_process/U_SstReset/G_RisingEdgeClock.cdc_reg2 to comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y31.AQ      Tcko                  0.200   comm_process/U_SstReset/data_sync1
                                                       comm_process/U_SstReset/G_RisingEdgeClock.cdc_reg2
    SLICE_X82Y46.SR      net (fanout=34)       1.232   comm_process/sstRst
    SLICE_X82Y46.CLK     Tremck      (-Th)    -0.131   comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      1.563ns (0.331ns logic, 1.232ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Paths for end point comm_process/U_SerialInterfaceOut/r_serialDataOutFalling (SLICE_X72Y23.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.260ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comm_process/U_SerialInterfaceOut/r_state (FF)
  Destination:          comm_process/U_SerialInterfaceOut/r_serialDataOutFalling (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.262ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.031 - 0.029)
  Source Clock:         comm_process/sstX5Clk rising at 8.000ns
  Destination Clock:    comm_process/sstX5Clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: comm_process/U_SerialInterfaceOut/r_state to comm_process/U_SerialInterfaceOut/r_serialDataOutFalling
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y23.AQ      Tcko                  0.198   comm_process/U_SerialInterfaceOut/r_state
                                                       comm_process/U_SerialInterfaceOut/r_state
    SLICE_X72Y23.CE      net (fanout=5)        0.166   comm_process/U_SerialInterfaceOut/r_state
    SLICE_X72Y23.CLK     Tckce       (-Th)     0.102   comm_process/U_SerialInterfaceOut/r_serialDataOutFalling
                                                       comm_process/U_SerialInterfaceOut/r_serialDataOutFalling
    -------------------------------------------------  ---------------------------
    Total                                      0.262ns (0.096ns logic, 0.166ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0 (SLICE_X68Y28.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.285ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 (FF)
  Destination:          comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.891ns (Levels of Logic = 0)
  Clock Path Skew:      0.143ns (0.600 - 0.457)
  Source Clock:         internal_data_clk rising at 0.000ns
  Destination Clock:    comm_process/sstX5Clk rising at 0.000ns
  Clock Uncertainty:    1.463ns

  Clock Uncertainty:          1.463ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.072ns
    Phase Error (PE):           0.219ns

  Minimum Data Path at Fast Process Corner: comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 to comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y28.AQ      Tcko                  0.198   comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<3>
                                                       comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0
    SLICE_X68Y28.AX      net (fanout=1)        1.652   comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<0>
    SLICE_X68Y28.CLK     Tckdi       (-Th)    -0.041   comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      1.891ns (0.239ns logic, 1.652ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_comm_process_U_ClockGenByteLink_clkfx = PERIOD TIMEGRP
        "comm_process_U_ClockGenByteLink_clkfx" TS_CLK_FANOUT_1TO2_clkfx / 5
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X3Y12.CLKBRDCLK
  Clock network: comm_process/sstX5Clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y17.CLKAWRCLK
  Clock network: comm_process/sstX5Clk
--------------------------------------------------------------------------------
Slack: 6.270ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: comm_process/U_ClockGenByteLink/clkout1_buf/I0
  Logical resource: comm_process/U_ClockGenByteLink/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: comm_process/U_ClockGenByteLink/clkfx
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_MASTER_CLK_P
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_MASTER_CLK_P                |      8.000ns|      5.340ns|      7.198ns|            0|            0|            0|         9026|
| TS_CLK_FANOUT_1TO2_clkfx      |     40.000ns|     35.990ns|     32.585ns|            0|            0|         8192|          834|
|  TS_comm_process_U_ClockGenByt|      8.000ns|      6.517ns|          N/A|            0|            0|          834|            0|
|  eLink_clkfx                  |             |             |             |             |             |             |             |
| TS_CLK_FANOUT_1TO2_clk0       |      8.000ns|      1.730ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock MASTER_CLK_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MASTER_CLK_N   |    7.198|         |         |         |
MASTER_CLK_P   |    7.198|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MASTER_CLK_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MASTER_CLK_N   |    7.198|         |         |         |
MASTER_CLK_P   |    7.198|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 9  Score: 1720  (Setup/Max: 1720, Hold: 0)

Constraints cover 264132 paths, 0 nets, and 34522 connections

Design statistics:
   Minimum period:  35.990ns{1}   (Maximum frequency:  27.785MHz)
   Maximum path delay from/to any node:   4.824ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Mar 15 21:17:32 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 714 MB



