\subsection{tb\+\_\+behave Architecture Reference}
\label{classfifo2diq__tb_1_1tb__behave}\index{tb\+\_\+behave@{tb\+\_\+behave}}


Collaboration diagram for tb\+\_\+behave\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=223pt]{d7/d12/classfifo2diq__tb_1_1tb__behave__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf clock0}{\bfseries  (  )}
\item 
{\bf clock}{\bfseries  (  )}
\item 
{\bf res}{\bfseries  (  )}
\item 
{\bf inst0en}{\bfseries  (  )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+501}{\bfseries  ( {\bfseries {\bfseries {\bf clk0}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Constants}
 \begin{DoxyCompactItemize}
\item 
{\bf clk0\+\_\+period} {\bfseries \textcolor{comment}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{.} \textcolor{vhdldigit}{25} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ns}\textcolor{vhdlchar}{ }} 
\item 
{\bf clk1\+\_\+period} {\bfseries \textcolor{comment}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{.} \textcolor{vhdldigit}{25} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ns}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf inst0\+\_\+mode} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+trxiqpulse} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+ddr\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+mimo\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+ch\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 01 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+fidm} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+txant\+\_\+cyc\+\_\+before\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{x}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0000 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+txant\+\_\+cyc\+\_\+after\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{x}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0000 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+\+D\+IQ} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+fsync} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+fifo\+\_\+rdreq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+pct\+\_\+sync\+\_\+mode} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+pct\+\_\+sync\+\_\+size} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{x}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0008 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+pct\+\_\+buff\+\_\+rdy} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+\+AI} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+\+AQ} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+\+BI} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+\+BQ} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst2\+\_\+data} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{47} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst2\+\_\+rdreq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst2\+\_\+q} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{47} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst2\+\_\+rdempty} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst2\+\_\+wrreq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst2\+\_\+rdusedw} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst3\+\_\+pulse} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst3\+\_\+wait\+\_\+cycles} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{x}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 000000\+F\+F \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf clk0} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf clk1} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
{\bf inst0\+\_\+diq2fifo}  {\bfseries entity fifo2diq}   
\item 
{\bf inst1\+\_\+dac\+\_\+data\+\_\+sim}  {\bfseries entity dac\+\_\+data\+\_\+sim}   
\item 
{\bf inst2\+\_\+fifo\+\_\+inst}  {\bfseries entity fifo\+\_\+inst}   
\item 
{\bf pulse\+\_\+gen\+\_\+inst3}  {\bfseries entity pulse\+\_\+gen}   
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 22} of file {\bf fifo2diq\+\_\+tb.\+vhd}.



\subsubsection{Member Function Documentation}
\index{fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}!clock@{clock}}
\index{clock@{clock}!fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{clock}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} clock ( ) \hspace{0.3cm}{\ttfamily [Process]}}\label{classfifo2diq__tb_1_1tb__behave_af761a67e9d7ce9e23381088b6f2ae893}


Definition at line {\bf 75} of file {\bf fifo2diq\+\_\+tb.\+vhd}.

\index{fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}!clock0@{clock0}}
\index{clock0@{clock0}!fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{clock0}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} clock0 ( ) \hspace{0.3cm}{\ttfamily [Process]}}\label{classfifo2diq__tb_1_1tb__behave_a0ffcf9b3fa89917ed2b73a96f170b7ae}


Definition at line {\bf 69} of file {\bf fifo2diq\+\_\+tb.\+vhd}.

\index{fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}!inst0en@{inst0en}}
\index{inst0en@{inst0en}!fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst0en}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} inst0en ( ) \hspace{0.3cm}{\ttfamily [Process]}}\label{classfifo2diq__tb_1_1tb__behave_aac8bab95eaa6d79a30836780d8ddb67a}


Definition at line {\bf 87} of file {\bf fifo2diq\+\_\+tb.\+vhd}.

\index{fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}!P\+R\+O\+C\+E\+S\+S\+\_\+501@{P\+R\+O\+C\+E\+S\+S\+\_\+501}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+501@{P\+R\+O\+C\+E\+S\+S\+\_\+501}!fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+501clk0,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}P\+R\+O\+C\+E\+S\+S\+\_\+501 (
\begin{DoxyParamCaption}
\item[{}]{clk0, }
\item[{}]{reset\+\_\+n}
\end{DoxyParamCaption}
)}\label{classfifo2diq__tb_1_1tb__behave_ae1f194f9cca571fbca5696daf586ffaa}


Definition at line {\bf 144} of file {\bf fifo2diq\+\_\+tb.\+vhd}.

\index{fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}!res@{res}}
\index{res@{res}!fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{res}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} res ( ) \hspace{0.3cm}{\ttfamily [Process]}}\label{classfifo2diq__tb_1_1tb__behave_ab0bd7560790c13b656fd58e17e35143e}


Definition at line {\bf 81} of file {\bf fifo2diq\+\_\+tb.\+vhd}.



\subsubsection{Member Data Documentation}
\index{fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}!clk0@{clk0}}
\index{clk0@{clk0}!fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{clk0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk0} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classfifo2diq__tb_1_1tb__behave_a693d72741b9413130fe2d67511b642be}


Definition at line {\bf 64} of file {\bf fifo2diq\+\_\+tb.\+vhd}.

\index{fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}!clk0\+\_\+period@{clk0\+\_\+period}}
\index{clk0\+\_\+period@{clk0\+\_\+period}!fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{clk0\+\_\+period}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk0\+\_\+period} {\bfseries \textcolor{comment}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{.} \textcolor{vhdldigit}{25} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ns}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classfifo2diq__tb_1_1tb__behave_aeff8690ce469b1a2355a25018cf547fb}


Definition at line {\bf 24} of file {\bf fifo2diq\+\_\+tb.\+vhd}.

\index{fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}!clk1@{clk1}}
\index{clk1@{clk1}!fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{clk1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk1} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classfifo2diq__tb_1_1tb__behave_ade95921e47b0e4d2d11e496794648550}


Definition at line {\bf 64} of file {\bf fifo2diq\+\_\+tb.\+vhd}.

\index{fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}!clk1\+\_\+period@{clk1\+\_\+period}}
\index{clk1\+\_\+period@{clk1\+\_\+period}!fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{clk1\+\_\+period}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk1\+\_\+period} {\bfseries \textcolor{comment}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{.} \textcolor{vhdldigit}{25} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ns}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classfifo2diq__tb_1_1tb__behave_ae5f6ed143beeaf8115a04d5e9b9959be}


Definition at line {\bf 25} of file {\bf fifo2diq\+\_\+tb.\+vhd}.

\index{fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}!inst0\+\_\+ch\+\_\+en@{inst0\+\_\+ch\+\_\+en}}
\index{inst0\+\_\+ch\+\_\+en@{inst0\+\_\+ch\+\_\+en}!fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst0\+\_\+ch\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+ch\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 01 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classfifo2diq__tb_1_1tb__behave_ab6ff6dac46caf898b5148d85e86cdc8b}


Definition at line {\bf 31} of file {\bf fifo2diq\+\_\+tb.\+vhd}.

\index{fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}!inst0\+\_\+ddr\+\_\+en@{inst0\+\_\+ddr\+\_\+en}}
\index{inst0\+\_\+ddr\+\_\+en@{inst0\+\_\+ddr\+\_\+en}!fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst0\+\_\+ddr\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+ddr\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classfifo2diq__tb_1_1tb__behave_ac246f6d34754bf165daf9135d1c81b2a}


Definition at line {\bf 29} of file {\bf fifo2diq\+\_\+tb.\+vhd}.

\index{fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}!inst0\+\_\+\+D\+IQ@{inst0\+\_\+\+D\+IQ}}
\index{inst0\+\_\+\+D\+IQ@{inst0\+\_\+\+D\+IQ}!fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst0\+\_\+\+D\+IQ}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+\+D\+IQ} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classfifo2diq__tb_1_1tb__behave_a39b271ef163cdb205ce30c1d23910938}


Definition at line {\bf 37} of file {\bf fifo2diq\+\_\+tb.\+vhd}.

\index{fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}!inst0\+\_\+diq2fifo@{inst0\+\_\+diq2fifo}}
\index{inst0\+\_\+diq2fifo@{inst0\+\_\+diq2fifo}!fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst0\+\_\+diq2fifo}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+diq2fifo} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{fifo2diq}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classfifo2diq__tb_1_1tb__behave_a4cd2a3824f23083d856c3edf25140604}


Definition at line {\bf 122} of file {\bf fifo2diq\+\_\+tb.\+vhd}.

\index{fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}!inst0\+\_\+fidm@{inst0\+\_\+fidm}}
\index{inst0\+\_\+fidm@{inst0\+\_\+fidm}!fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst0\+\_\+fidm}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+fidm} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classfifo2diq__tb_1_1tb__behave_a92eeb3614e988a6750bc4cc40ff3dd7a}


Definition at line {\bf 32} of file {\bf fifo2diq\+\_\+tb.\+vhd}.

\index{fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}!inst0\+\_\+fifo\+\_\+rdreq@{inst0\+\_\+fifo\+\_\+rdreq}}
\index{inst0\+\_\+fifo\+\_\+rdreq@{inst0\+\_\+fifo\+\_\+rdreq}!fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst0\+\_\+fifo\+\_\+rdreq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+fifo\+\_\+rdreq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classfifo2diq__tb_1_1tb__behave_ab0e36ec5a392a91dde8fef50d5d34822}


Definition at line {\bf 39} of file {\bf fifo2diq\+\_\+tb.\+vhd}.

\index{fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}!inst0\+\_\+fsync@{inst0\+\_\+fsync}}
\index{inst0\+\_\+fsync@{inst0\+\_\+fsync}!fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst0\+\_\+fsync}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+fsync} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classfifo2diq__tb_1_1tb__behave_a4a92f2c44f63032a7b0d3743309deafd}


Definition at line {\bf 38} of file {\bf fifo2diq\+\_\+tb.\+vhd}.

\index{fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}!inst0\+\_\+mimo\+\_\+en@{inst0\+\_\+mimo\+\_\+en}}
\index{inst0\+\_\+mimo\+\_\+en@{inst0\+\_\+mimo\+\_\+en}!fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst0\+\_\+mimo\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+mimo\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classfifo2diq__tb_1_1tb__behave_a1ef04f792a9c5ab5450c7ea6406c1386}


Definition at line {\bf 30} of file {\bf fifo2diq\+\_\+tb.\+vhd}.

\index{fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}!inst0\+\_\+mode@{inst0\+\_\+mode}}
\index{inst0\+\_\+mode@{inst0\+\_\+mode}!fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst0\+\_\+mode}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+mode} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classfifo2diq__tb_1_1tb__behave_a4a600f6c8bc7da20bc206789a1553c59}


Definition at line {\bf 27} of file {\bf fifo2diq\+\_\+tb.\+vhd}.

\index{fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}!inst0\+\_\+pct\+\_\+buff\+\_\+rdy@{inst0\+\_\+pct\+\_\+buff\+\_\+rdy}}
\index{inst0\+\_\+pct\+\_\+buff\+\_\+rdy@{inst0\+\_\+pct\+\_\+buff\+\_\+rdy}!fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst0\+\_\+pct\+\_\+buff\+\_\+rdy}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+pct\+\_\+buff\+\_\+rdy} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classfifo2diq__tb_1_1tb__behave_a995859567b19521579dcb0544bbdc991}


Definition at line {\bf 42} of file {\bf fifo2diq\+\_\+tb.\+vhd}.

\index{fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}!inst0\+\_\+pct\+\_\+sync\+\_\+mode@{inst0\+\_\+pct\+\_\+sync\+\_\+mode}}
\index{inst0\+\_\+pct\+\_\+sync\+\_\+mode@{inst0\+\_\+pct\+\_\+sync\+\_\+mode}!fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst0\+\_\+pct\+\_\+sync\+\_\+mode}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+pct\+\_\+sync\+\_\+mode} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classfifo2diq__tb_1_1tb__behave_ad5a92d7de487d5083d12bf1262423c32}


Definition at line {\bf 40} of file {\bf fifo2diq\+\_\+tb.\+vhd}.

\index{fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}!inst0\+\_\+pct\+\_\+sync\+\_\+size@{inst0\+\_\+pct\+\_\+sync\+\_\+size}}
\index{inst0\+\_\+pct\+\_\+sync\+\_\+size@{inst0\+\_\+pct\+\_\+sync\+\_\+size}!fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst0\+\_\+pct\+\_\+sync\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+pct\+\_\+sync\+\_\+size} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{x}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0008 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classfifo2diq__tb_1_1tb__behave_a3e78bd6a0ad2e8af4b596f525df4dfb1}


Definition at line {\bf 41} of file {\bf fifo2diq\+\_\+tb.\+vhd}.

\index{fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}!inst0\+\_\+trxiqpulse@{inst0\+\_\+trxiqpulse}}
\index{inst0\+\_\+trxiqpulse@{inst0\+\_\+trxiqpulse}!fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst0\+\_\+trxiqpulse}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+trxiqpulse} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classfifo2diq__tb_1_1tb__behave_a56b0b953988f5073b5347326ca02ef65}


Definition at line {\bf 28} of file {\bf fifo2diq\+\_\+tb.\+vhd}.

\index{fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}!inst0\+\_\+txant\+\_\+cyc\+\_\+after\+\_\+en@{inst0\+\_\+txant\+\_\+cyc\+\_\+after\+\_\+en}}
\index{inst0\+\_\+txant\+\_\+cyc\+\_\+after\+\_\+en@{inst0\+\_\+txant\+\_\+cyc\+\_\+after\+\_\+en}!fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst0\+\_\+txant\+\_\+cyc\+\_\+after\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+txant\+\_\+cyc\+\_\+after\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{x}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0000 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classfifo2diq__tb_1_1tb__behave_ae689b3751360351dc91dbf47b0ed94ac}


Definition at line {\bf 36} of file {\bf fifo2diq\+\_\+tb.\+vhd}.

\index{fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}!inst0\+\_\+txant\+\_\+cyc\+\_\+before\+\_\+en@{inst0\+\_\+txant\+\_\+cyc\+\_\+before\+\_\+en}}
\index{inst0\+\_\+txant\+\_\+cyc\+\_\+before\+\_\+en@{inst0\+\_\+txant\+\_\+cyc\+\_\+before\+\_\+en}!fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst0\+\_\+txant\+\_\+cyc\+\_\+before\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+txant\+\_\+cyc\+\_\+before\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{x}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0000 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classfifo2diq__tb_1_1tb__behave_a4c72a7ec08e76ab322982060f40c895a}


Definition at line {\bf 35} of file {\bf fifo2diq\+\_\+tb.\+vhd}.

\index{fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}!inst1\+\_\+\+AI@{inst1\+\_\+\+AI}}
\index{inst1\+\_\+\+AI@{inst1\+\_\+\+AI}!fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst1\+\_\+\+AI}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+\+AI} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classfifo2diq__tb_1_1tb__behave_a62ad0bf424950fcc326b2b5cb788be72}


Definition at line {\bf 46} of file {\bf fifo2diq\+\_\+tb.\+vhd}.

\index{fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}!inst1\+\_\+\+AQ@{inst1\+\_\+\+AQ}}
\index{inst1\+\_\+\+AQ@{inst1\+\_\+\+AQ}!fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst1\+\_\+\+AQ}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+\+AQ} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classfifo2diq__tb_1_1tb__behave_a958ecaa77b5a5d7e25dc1d6ffe63e9e4}


Definition at line {\bf 47} of file {\bf fifo2diq\+\_\+tb.\+vhd}.

\index{fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}!inst1\+\_\+\+BI@{inst1\+\_\+\+BI}}
\index{inst1\+\_\+\+BI@{inst1\+\_\+\+BI}!fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst1\+\_\+\+BI}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+\+BI} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classfifo2diq__tb_1_1tb__behave_a21f9aa7fab2c50fa9ce77f11edfb68c5}


Definition at line {\bf 48} of file {\bf fifo2diq\+\_\+tb.\+vhd}.

\index{fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}!inst1\+\_\+\+BQ@{inst1\+\_\+\+BQ}}
\index{inst1\+\_\+\+BQ@{inst1\+\_\+\+BQ}!fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst1\+\_\+\+BQ}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+\+BQ} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classfifo2diq__tb_1_1tb__behave_abc68ce3c81d2a1350cb253b16e39b8a4}


Definition at line {\bf 49} of file {\bf fifo2diq\+\_\+tb.\+vhd}.

\index{fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}!inst1\+\_\+dac\+\_\+data\+\_\+sim@{inst1\+\_\+dac\+\_\+data\+\_\+sim}}
\index{inst1\+\_\+dac\+\_\+data\+\_\+sim@{inst1\+\_\+dac\+\_\+data\+\_\+sim}!fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst1\+\_\+dac\+\_\+data\+\_\+sim}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+dac\+\_\+data\+\_\+sim} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{dac\+\_\+data\+\_\+sim}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classfifo2diq__tb_1_1tb__behave_a65ae703649da991298168c500d56330c}


Definition at line {\bf 139} of file {\bf fifo2diq\+\_\+tb.\+vhd}.

\index{fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}!inst1\+\_\+en@{inst1\+\_\+en}}
\index{inst1\+\_\+en@{inst1\+\_\+en}!fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst1\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classfifo2diq__tb_1_1tb__behave_a6d84f69f5f736d7e79fa072f41575556}


Definition at line {\bf 45} of file {\bf fifo2diq\+\_\+tb.\+vhd}.

\index{fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}!inst2\+\_\+data@{inst2\+\_\+data}}
\index{inst2\+\_\+data@{inst2\+\_\+data}!fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst2\+\_\+data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst2\+\_\+data} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{47} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classfifo2diq__tb_1_1tb__behave_a939585fdee9d95dbbb666b065fa1ae75}


Definition at line {\bf 52} of file {\bf fifo2diq\+\_\+tb.\+vhd}.

\index{fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}!inst2\+\_\+fifo\+\_\+inst@{inst2\+\_\+fifo\+\_\+inst}}
\index{inst2\+\_\+fifo\+\_\+inst@{inst2\+\_\+fifo\+\_\+inst}!fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst2\+\_\+fifo\+\_\+inst}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst2\+\_\+fifo\+\_\+inst} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{fifo\+\_\+inst}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classfifo2diq__tb_1_1tb__behave_a6ae71b0169f1cb58ab000f650559cf4a}


Definition at line {\bf 175} of file {\bf fifo2diq\+\_\+tb.\+vhd}.

\index{fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}!inst2\+\_\+q@{inst2\+\_\+q}}
\index{inst2\+\_\+q@{inst2\+\_\+q}!fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst2\+\_\+q}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst2\+\_\+q} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{47} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classfifo2diq__tb_1_1tb__behave_af8a4551055552bde5ea056529aa970e8}


Definition at line {\bf 54} of file {\bf fifo2diq\+\_\+tb.\+vhd}.

\index{fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}!inst2\+\_\+rdempty@{inst2\+\_\+rdempty}}
\index{inst2\+\_\+rdempty@{inst2\+\_\+rdempty}!fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst2\+\_\+rdempty}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst2\+\_\+rdempty} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classfifo2diq__tb_1_1tb__behave_a9f45bff2ce1637a1326b3a2b7003c606}


Definition at line {\bf 55} of file {\bf fifo2diq\+\_\+tb.\+vhd}.

\index{fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}!inst2\+\_\+rdreq@{inst2\+\_\+rdreq}}
\index{inst2\+\_\+rdreq@{inst2\+\_\+rdreq}!fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst2\+\_\+rdreq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst2\+\_\+rdreq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classfifo2diq__tb_1_1tb__behave_a5a54ffe55bdb89f35d139a999d28611a}


Definition at line {\bf 53} of file {\bf fifo2diq\+\_\+tb.\+vhd}.

\index{fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}!inst2\+\_\+rdusedw@{inst2\+\_\+rdusedw}}
\index{inst2\+\_\+rdusedw@{inst2\+\_\+rdusedw}!fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst2\+\_\+rdusedw}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst2\+\_\+rdusedw} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classfifo2diq__tb_1_1tb__behave_a82e9d44b7ee9e4bce6c11085a0885b54}


Definition at line {\bf 57} of file {\bf fifo2diq\+\_\+tb.\+vhd}.

\index{fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}!inst2\+\_\+wrreq@{inst2\+\_\+wrreq}}
\index{inst2\+\_\+wrreq@{inst2\+\_\+wrreq}!fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst2\+\_\+wrreq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst2\+\_\+wrreq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classfifo2diq__tb_1_1tb__behave_a3ec3d6053ff2408d92494df6e7968ffb}


Definition at line {\bf 56} of file {\bf fifo2diq\+\_\+tb.\+vhd}.

\index{fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}!inst3\+\_\+pulse@{inst3\+\_\+pulse}}
\index{inst3\+\_\+pulse@{inst3\+\_\+pulse}!fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst3\+\_\+pulse}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst3\+\_\+pulse} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classfifo2diq__tb_1_1tb__behave_acc68233763c1bf64e73dfd23af284cd8}


Definition at line {\bf 60} of file {\bf fifo2diq\+\_\+tb.\+vhd}.

\index{fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}!inst3\+\_\+wait\+\_\+cycles@{inst3\+\_\+wait\+\_\+cycles}}
\index{inst3\+\_\+wait\+\_\+cycles@{inst3\+\_\+wait\+\_\+cycles}!fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst3\+\_\+wait\+\_\+cycles}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst3\+\_\+wait\+\_\+cycles} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{x}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 000000\+F\+F \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classfifo2diq__tb_1_1tb__behave_a505e491aaad08044dc96d9f30fcc0d85}


Definition at line {\bf 61} of file {\bf fifo2diq\+\_\+tb.\+vhd}.

\index{fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}!pulse\+\_\+gen\+\_\+inst3@{pulse\+\_\+gen\+\_\+inst3}}
\index{pulse\+\_\+gen\+\_\+inst3@{pulse\+\_\+gen\+\_\+inst3}!fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{pulse\+\_\+gen\+\_\+inst3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pulse\+\_\+gen\+\_\+inst3} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{pulse\+\_\+gen}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classfifo2diq__tb_1_1tb__behave_ab1574440d077780c6fadf17186574537}


Definition at line {\bf 183} of file {\bf fifo2diq\+\_\+tb.\+vhd}.

\index{fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}!reset\+\_\+n@{reset\+\_\+n}}
\index{reset\+\_\+n@{reset\+\_\+n}!fifo2diq\+\_\+tb\+::tb\+\_\+behave@{fifo2diq\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classfifo2diq__tb_1_1tb__behave_a1f070fd63a3a7fa45c907335ea870c5b}


Definition at line {\bf 65} of file {\bf fifo2diq\+\_\+tb.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/tx\+\_\+path\+\_\+top/fifo2diq/sim/{\bf fifo2diq\+\_\+tb.\+vhd}\end{DoxyCompactItemize}
