
*** Running vivado
    with args -log GAME.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source GAME.tcl


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source GAME.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental D:/programm/verilog/game/core/core.srcs/utils_1/imports/synth_1/TOP_test.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/programm/verilog/game/core/core.srcs/utils_1/imports/synth_1/TOP_test.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top GAME -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25064
WARNING: [Synth 8-11065] parameter 'PS_W' becomes localparam in 'DCD' with formal parameter declaration list [D:/programm/verilog/game/core/core.srcs/sources_1/new/DCD.sv:38]
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'DCD' with formal parameter declaration list [D:/programm/verilog/game/core/core.srcs/sources_1/new/DCD.sv:70]
WARNING: [Synth 8-11065] parameter 'IF_END' becomes localparam in 'DCD' with formal parameter declaration list [D:/programm/verilog/game/core/core.srcs/sources_1/new/DCD.sv:71]
WARNING: [Synth 8-11065] parameter 'READ_ID' becomes localparam in 'DCD' with formal parameter declaration list [D:/programm/verilog/game/core/core.srcs/sources_1/new/DCD.sv:72]
WARNING: [Synth 8-11065] parameter 'READ_X' becomes localparam in 'DCD' with formal parameter declaration list [D:/programm/verilog/game/core/core.srcs/sources_1/new/DCD.sv:73]
WARNING: [Synth 8-11065] parameter 'READ_Y' becomes localparam in 'DCD' with formal parameter declaration list [D:/programm/verilog/game/core/core.srcs/sources_1/new/DCD.sv:74]
WARNING: [Synth 8-11065] parameter 'DRAW_START' becomes localparam in 'DCD' with formal parameter declaration list [D:/programm/verilog/game/core/core.srcs/sources_1/new/DCD.sv:78]
WARNING: [Synth 8-11065] parameter 'DRAW' becomes localparam in 'DCD' with formal parameter declaration list [D:/programm/verilog/game/core/core.srcs/sources_1/new/DCD.sv:79]
WARNING: [Synth 8-11065] parameter 'WAIT' becomes localparam in 'DCD' with formal parameter declaration list [D:/programm/verilog/game/core/core.srcs/sources_1/new/DCD.sv:80]
WARNING: [Synth 8-6901] identifier 'game_start_en' is used before its declaration [D:/programm/verilog/game/core/core.srcs/sources_1/new/core.sv:39]
WARNING: [Synth 8-6901] identifier 'score' is used before its declaration [D:/programm/verilog/game/core/core.srcs/sources_1/new/core.sv:55]
WARNING: [Synth 8-6901] identifier 'score' is used before its declaration [D:/programm/verilog/game/core/core.srcs/sources_1/new/core.sv:55]
WARNING: [Synth 8-6901] identifier 'x_reg' is used before its declaration [D:/programm/verilog/game/core/core.srcs/sources_1/new/game_run_block.sv:96]
WARNING: [Synth 8-6901] identifier 'y_reg' is used before its declaration [D:/programm/verilog/game/core/core.srcs/sources_1/new/game_run_block.sv:96]
WARNING: [Synth 8-6901] identifier 'state_type_reg' is used before its declaration [D:/programm/verilog/game/core/core.srcs/sources_1/new/score.sv:95]
WARNING: [Synth 8-6901] identifier 'change_block_finish' is used before its declaration [D:/programm/verilog/game/core/core.srcs/sources_1/new/state_str.sv:84]
WARNING: [Synth 8-6901] identifier 'add_block_finish' is used before its declaration [D:/programm/verilog/game/core/core.srcs/sources_1/new/state_str.sv:91]
WARNING: [Synth 8-6901] identifier 'reset_finish' is used before its declaration [D:/programm/verilog/game/core/core.srcs/sources_1/new/state_str.sv:98]
WARNING: [Synth 8-6901] identifier 'score_finish' is used before its declaration [D:/programm/verilog/game/core/core.srcs/sources_1/new/state_str.sv:105]
WARNING: [Synth 8-6901] identifier 'change_block_vld' is used before its declaration [D:/programm/verilog/game/core/core.srcs/sources_1/new/state_str.sv:117]
WARNING: [Synth 8-6901] identifier 'add_block_vld' is used before its declaration [D:/programm/verilog/game/core/core.srcs/sources_1/new/state_str.sv:118]
WARNING: [Synth 8-6901] identifier 'reset_vld' is used before its declaration [D:/programm/verilog/game/core/core.srcs/sources_1/new/state_str.sv:119]
WARNING: [Synth 8-6901] identifier 'score_vld' is used before its declaration [D:/programm/verilog/game/core/core.srcs/sources_1/new/state_str.sv:120]
WARNING: [Synth 8-6901] identifier 'change_block_vld' is used before its declaration [D:/programm/verilog/game/core/core.srcs/sources_1/new/state_str.sv:123]
WARNING: [Synth 8-6901] identifier 'add_block_vld' is used before its declaration [D:/programm/verilog/game/core/core.srcs/sources_1/new/state_str.sv:126]
WARNING: [Synth 8-6901] identifier 'reset_vld' is used before its declaration [D:/programm/verilog/game/core/core.srcs/sources_1/new/state_str.sv:129]
WARNING: [Synth 8-6901] identifier 'score_vld' is used before its declaration [D:/programm/verilog/game/core/core.srcs/sources_1/new/state_str.sv:132]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1281.902 ; gain = 410.738
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'GAME' [D:/programm/verilog/game/core/core.srcs/sources_1/new/GAME.sv:23]
INFO: [Synth 8-6157] synthesizing module 'bclk' [D:/programm/verilog/game/core/core.runs/synth_1/.Xil/Vivado-22124-chabess/realtime/bclk_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bclk' (0#1) [D:/programm/verilog/game/core/core.runs/synth_1/.Xil/Vivado-22124-chabess/realtime/bclk_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ps2_transmitter' [D:/programm/verilog/game/core/core.srcs/sources_1/new/ps2_transmitter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ps2_transmitter' (0#1) [D:/programm/verilog/game/core/core.srcs/sources_1/new/ps2_transmitter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'key' [D:/programm/verilog/game/core/core.srcs/sources_1/new/key.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'key' (0#1) [D:/programm/verilog/game/core/core.srcs/sources_1/new/key.sv:23]
INFO: [Synth 8-6157] synthesizing module 'SP' [D:/programm/verilog/game/core/core.srcs/sources_1/new/SP.sv:23]
INFO: [Synth 8-6157] synthesizing module 'DU' [D:/programm/verilog/game/core/core.srcs/sources_1/new/DU.sv:23]
	Parameter DW bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DST' [D:/programm/verilog/game/core/core.srcs/sources_1/new/DST.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'DST' (0#1) [D:/programm/verilog/game/core/core.srcs/sources_1/new/DST.sv:23]
INFO: [Synth 8-6157] synthesizing module 'DDP' [D:/programm/verilog/game/core/core.srcs/sources_1/new/DDP.sv:23]
	Parameter DW bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DDP' (0#1) [D:/programm/verilog/game/core/core.srcs/sources_1/new/DDP.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'DU' (0#1) [D:/programm/verilog/game/core/core.srcs/sources_1/new/DU.sv:23]
INFO: [Synth 8-6157] synthesizing module 'DCD' [D:/programm/verilog/game/core/core.srcs/sources_1/new/DCD.sv:23]
	Parameter PIC_W bound to: 18 - type: integer 
	Parameter WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'res_pic_index' [D:/programm/verilog/game/core/core.runs/synth_1/.Xil/Vivado-22124-chabess/realtime/res_pic_index_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'res_pic_index' (0#1) [D:/programm/verilog/game/core/core.runs/synth_1/.Xil/Vivado-22124-chabess/realtime/res_pic_index_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'res_picture' [D:/programm/verilog/game/core/core.runs/synth_1/.Xil/Vivado-22124-chabess/realtime/res_picture_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'res_picture' (0#1) [D:/programm/verilog/game/core/core.runs/synth_1/.Xil/Vivado-22124-chabess/realtime/res_picture_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DCD' (0#1) [D:/programm/verilog/game/core/core.srcs/sources_1/new/DCD.sv:23]
INFO: [Synth 8-6157] synthesizing module 'VRAM' [D:/programm/verilog/game/core/core.runs/synth_1/.Xil/Vivado-22124-chabess/realtime/VRAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'VRAM' (0#1) [D:/programm/verilog/game/core/core.runs/synth_1/.Xil/Vivado-22124-chabess/realtime/VRAM_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'quest_server' [D:/programm/verilog/game/core/core.runs/synth_1/.Xil/Vivado-22124-chabess/realtime/quest_server_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'quest_server' (0#1) [D:/programm/verilog/game/core/core.runs/synth_1/.Xil/Vivado-22124-chabess/realtime/quest_server_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'SP' (0#1) [D:/programm/verilog/game/core/core.srcs/sources_1/new/SP.sv:23]
INFO: [Synth 8-6157] synthesizing module 'music' [D:/programm/verilog/game/core/core.srcs/sources_1/new/music.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mROM' [D:/programm/verilog/game/core/core.runs/synth_1/.Xil/Vivado-22124-chabess/realtime/mROM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mROM' (0#1) [D:/programm/verilog/game/core/core.runs/synth_1/.Xil/Vivado-22124-chabess/realtime/mROM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'music' (0#1) [D:/programm/verilog/game/core/core.srcs/sources_1/new/music.sv:23]
INFO: [Synth 8-6157] synthesizing module 'core' [D:/programm/verilog/game/core/core.srcs/sources_1/new/core.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ctrl' [D:/programm/verilog/game/core/core.srcs/sources_1/new/ctrl.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ctrl' (0#1) [D:/programm/verilog/game/core/core.srcs/sources_1/new/ctrl.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clock' [D:/programm/verilog/game/core/core.srcs/sources_1/new/clock.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'clock' (0#1) [D:/programm/verilog/game/core/core.srcs/sources_1/new/clock.sv:23]
INFO: [Synth 8-6157] synthesizing module 'state_str' [D:/programm/verilog/game/core/core.srcs/sources_1/new/state_str.sv:23]
INFO: [Synth 8-6157] synthesizing module 'change_block' [D:/programm/verilog/game/core/core.srcs/sources_1/new/change_block.sv:23]
INFO: [Synth 8-6157] synthesizing module 'decode' [D:/programm/verilog/game/core/core.srcs/sources_1/new/decode.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'decode' (0#1) [D:/programm/verilog/game/core/core.srcs/sources_1/new/decode.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'change_block' (0#1) [D:/programm/verilog/game/core/core.srcs/sources_1/new/change_block.sv:23]
INFO: [Synth 8-6157] synthesizing module 'add_block' [D:/programm/verilog/game/core/core.srcs/sources_1/new/add_block.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'add_block' (0#1) [D:/programm/verilog/game/core/core.srcs/sources_1/new/add_block.sv:23]
INFO: [Synth 8-6157] synthesizing module 'reset_state' [D:/programm/verilog/game/core/core.srcs/sources_1/new/reset_state.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'reset_state' (0#1) [D:/programm/verilog/game/core/core.srcs/sources_1/new/reset_state.sv:23]
INFO: [Synth 8-6157] synthesizing module 'score' [D:/programm/verilog/game/core/core.srcs/sources_1/new/score.sv:23]
INFO: [Synth 8-226] default block is never used [D:/programm/verilog/game/core/core.srcs/sources_1/new/score.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'score' (0#1) [D:/programm/verilog/game/core/core.srcs/sources_1/new/score.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'state_str' (0#1) [D:/programm/verilog/game/core/core.srcs/sources_1/new/state_str.sv:23]
INFO: [Synth 8-6157] synthesizing module 'stateRAM' [D:/programm/verilog/game/core/core.runs/synth_1/.Xil/Vivado-22124-chabess/realtime/stateRAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'stateRAM' (0#1) [D:/programm/verilog/game/core/core.runs/synth_1/.Xil/Vivado-22124-chabess/realtime/stateRAM_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'leverROM' [D:/programm/verilog/game/core/core.runs/synth_1/.Xil/Vivado-22124-chabess/realtime/leverROM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'leverROM' (0#1) [D:/programm/verilog/game/core/core.runs/synth_1/.Xil/Vivado-22124-chabess/realtime/leverROM_stub.v:6]
WARNING: [Synth 8-689] width (16) of port connection 'a' does not match port width (13) of module 'leverROM' [D:/programm/verilog/game/core/core.srcs/sources_1/new/core.sv:115]
INFO: [Synth 8-6157] synthesizing module 'player' [D:/programm/verilog/game/core/core.srcs/sources_1/new/player.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/programm/verilog/game/core/core.srcs/sources_1/new/player.sv:67]
INFO: [Synth 8-155] case statement is not full and has no default [D:/programm/verilog/game/core/core.srcs/sources_1/new/player.sv:145]
INFO: [Synth 8-6155] done synthesizing module 'player' (0#1) [D:/programm/verilog/game/core/core.srcs/sources_1/new/player.sv:23]
WARNING: [Synth 8-689] width (16) of port connection 'key' does not match port width (5) of module 'player' [D:/programm/verilog/game/core/core.srcs/sources_1/new/core.sv:126]
INFO: [Synth 8-6157] synthesizing module 'request' [D:/programm/verilog/game/core/core.srcs/sources_1/new/request.sv:23]
INFO: [Synth 8-6157] synthesizing module 'send_request' [D:/programm/verilog/game/core/core.srcs/sources_1/new/send_request.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'send_request' (0#1) [D:/programm/verilog/game/core/core.srcs/sources_1/new/send_request.sv:23]
INFO: [Synth 8-6157] synthesizing module 'game_run' [D:/programm/verilog/game/core/core.srcs/sources_1/new/game_run.sv:23]
INFO: [Synth 8-6157] synthesizing module 'game_run_background' [D:/programm/verilog/game/core/core.srcs/sources_1/new/game_run_background.sv:23]
INFO: [Synth 8-226] default block is never used [D:/programm/verilog/game/core/core.srcs/sources_1/new/game_run_background.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'game_run_background' (0#1) [D:/programm/verilog/game/core/core.srcs/sources_1/new/game_run_background.sv:23]
INFO: [Synth 8-6157] synthesizing module 'game_run_block' [D:/programm/verilog/game/core/core.srcs/sources_1/new/game_run_block.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'game_run_block' (0#1) [D:/programm/verilog/game/core/core.srcs/sources_1/new/game_run_block.sv:23]
INFO: [Synth 8-6157] synthesizing module 'game_run_key_error' [D:/programm/verilog/game/core/core.srcs/sources_1/new/game_run_key_error.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'game_run_key_error' (0#1) [D:/programm/verilog/game/core/core.srcs/sources_1/new/game_run_key_error.sv:23]
INFO: [Synth 8-6157] synthesizing module 'game_run_player' [D:/programm/verilog/game/core/core.srcs/sources_1/new/game_run_player.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'game_run_player' (0#1) [D:/programm/verilog/game/core/core.srcs/sources_1/new/game_run_player.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'game_run' (0#1) [D:/programm/verilog/game/core/core.srcs/sources_1/new/game_run.sv:23]
INFO: [Synth 8-6157] synthesizing module 'game_start' [D:/programm/verilog/game/core/core.srcs/sources_1/new/game_start.sv:23]
INFO: [Synth 8-226] default block is never used [D:/programm/verilog/game/core/core.srcs/sources_1/new/game_start.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'game_start' (0#1) [D:/programm/verilog/game/core/core.srcs/sources_1/new/game_start.sv:23]
INFO: [Synth 8-6157] synthesizing module 'game_wait' [D:/programm/verilog/game/core/core.srcs/sources_1/new/game_wait.sv:23]
INFO: [Synth 8-226] default block is never used [D:/programm/verilog/game/core/core.srcs/sources_1/new/game_wait.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'game_wait' (0#1) [D:/programm/verilog/game/core/core.srcs/sources_1/new/game_wait.sv:23]
INFO: [Synth 8-6157] synthesizing module 'game_end' [D:/programm/verilog/game/core/core.srcs/sources_1/new/game_end.sv:23]
INFO: [Synth 8-226] default block is never used [D:/programm/verilog/game/core/core.srcs/sources_1/new/game_end.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'game_end' (0#1) [D:/programm/verilog/game/core/core.srcs/sources_1/new/game_end.sv:23]
INFO: [Synth 8-226] default block is never used [D:/programm/verilog/game/core/core.srcs/sources_1/new/request.sv:200]
INFO: [Synth 8-226] default block is never used [D:/programm/verilog/game/core/core.srcs/sources_1/new/request.sv:219]
INFO: [Synth 8-6155] done synthesizing module 'request' (0#1) [D:/programm/verilog/game/core/core.srcs/sources_1/new/request.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'core' (0#1) [D:/programm/verilog/game/core/core.srcs/sources_1/new/core.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'GAME' (0#1) [D:/programm/verilog/game/core/core.srcs/sources_1/new/GAME.sv:23]
WARNING: [Synth 8-3848] Net PS2_data_out in module/entity GAME does not have driver. [D:/programm/verilog/game/core/core.srcs/sources_1/new/GAME.sv:75]
WARNING: [Synth 8-3848] Net PS2_enable in module/entity GAME does not have driver. [D:/programm/verilog/game/core/core.srcs/sources_1/new/GAME.sv:74]
WARNING: [Synth 8-7129] Port next_frame in module game_run_key_error is either unconnected or has no load
WARNING: [Synth 8-7129] Port stateRAM_dpro[31] in module game_run_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port stateRAM_dpro[30] in module game_run_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port stateRAM_dpro[29] in module game_run_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port stateRAM_dpro[28] in module game_run_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port stateRAM_dpro[27] in module game_run_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port stateRAM_dpro[26] in module game_run_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port stateRAM_dpro[25] in module game_run_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port stateRAM_dpro[24] in module game_run_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port stateRAM_dpro[23] in module game_run_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port stateRAM_dpro[22] in module game_run_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port stateRAM_dpro[21] in module game_run_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port stateRAM_dpro[20] in module game_run_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port stateRAM_dpro[19] in module game_run_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port stateRAM_dpro[18] in module game_run_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port stateRAM_dpro[17] in module game_run_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port stateRAM_dpro[16] in module game_run_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[15] in module core is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[14] in module core is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[13] in module core is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[12] in module core is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[11] in module core is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[10] in module core is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[9] in module core is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[8] in module core is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[7] in module core is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[6] in module core is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[5] in module core is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[4] in module core is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[3] in module core is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[2] in module core is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[1] in module core is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn in module core is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[15] in module GAME is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[14] in module GAME is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[13] in module GAME is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[12] in module GAME is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[11] in module GAME is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[10] in module GAME is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[9] in module GAME is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[8] in module GAME is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[7] in module GAME is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[6] in module GAME is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[5] in module GAME is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[4] in module GAME is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[3] in module GAME is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[2] in module GAME is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[1] in module GAME is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[0] in module GAME is either unconnected or has no load

*** Running vivado
    with args -log GAME.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source GAME.tcl


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source GAME.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental D:/programm/verilog/game/core/core.srcs/utils_1/imports/synth_1/TOP_test.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/programm/verilog/game/core/core.srcs/utils_1/imports/synth_1/TOP_test.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top GAME -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7544
WARNING: [Synth 8-11065] parameter 'PS_W' becomes localparam in 'DCD' with formal parameter declaration list [D:/programm/verilog/game/core/core.srcs/sources_1/new/DCD.sv:38]
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'DCD' with formal parameter declaration list [D:/programm/verilog/game/core/core.srcs/sources_1/new/DCD.sv:70]
WARNING: [Synth 8-11065] parameter 'IF_END' becomes localparam in 'DCD' with formal parameter declaration list [D:/programm/verilog/game/core/core.srcs/sources_1/new/DCD.sv:71]
WARNING: [Synth 8-11065] parameter 'READ_ID' becomes localparam in 'DCD' with formal parameter declaration list [D:/programm/verilog/game/core/core.srcs/sources_1/new/DCD.sv:72]
WARNING: [Synth 8-11065] parameter 'READ_X' becomes localparam in 'DCD' with formal parameter declaration list [D:/programm/verilog/game/core/core.srcs/sources_1/new/DCD.sv:73]
WARNING: [Synth 8-11065] parameter 'READ_Y' becomes localparam in 'DCD' with formal parameter declaration list [D:/programm/verilog/game/core/core.srcs/sources_1/new/DCD.sv:74]
WARNING: [Synth 8-11065] parameter 'DRAW_START' becomes localparam in 'DCD' with formal parameter declaration list [D:/programm/verilog/game/core/core.srcs/sources_1/new/DCD.sv:78]
WARNING: [Synth 8-11065] parameter 'DRAW' becomes localparam in 'DCD' with formal parameter declaration list [D:/programm/verilog/game/core/core.srcs/sources_1/new/DCD.sv:79]
WARNING: [Synth 8-11065] parameter 'WAIT' becomes localparam in 'DCD' with formal parameter declaration list [D:/programm/verilog/game/core/core.srcs/sources_1/new/DCD.sv:80]
WARNING: [Synth 8-6901] identifier 'game_start_en' is used before its declaration [D:/programm/verilog/game/core/core.srcs/sources_1/new/core.sv:39]
WARNING: [Synth 8-6901] identifier 'score' is used before its declaration [D:/programm/verilog/game/core/core.srcs/sources_1/new/core.sv:55]
WARNING: [Synth 8-6901] identifier 'score' is used before its declaration [D:/programm/verilog/game/core/core.srcs/sources_1/new/core.sv:55]
WARNING: [Synth 8-6901] identifier 'x_reg' is used before its declaration [D:/programm/verilog/game/core/core.srcs/sources_1/new/game_run_block.sv:96]
WARNING: [Synth 8-6901] identifier 'y_reg' is used before its declaration [D:/programm/verilog/game/core/core.srcs/sources_1/new/game_run_block.sv:96]
WARNING: [Synth 8-6901] identifier 'state_type_reg' is used before its declaration [D:/programm/verilog/game/core/core.srcs/sources_1/new/score.sv:95]
WARNING: [Synth 8-6901] identifier 'change_block_finish' is used before its declaration [D:/programm/verilog/game/core/core.srcs/sources_1/new/state_str.sv:84]
WARNING: [Synth 8-6901] identifier 'add_block_finish' is used before its declaration [D:/programm/verilog/game/core/core.srcs/sources_1/new/state_str.sv:91]
WARNING: [Synth 8-6901] identifier 'reset_finish' is used before its declaration [D:/programm/verilog/game/core/core.srcs/sources_1/new/state_str.sv:98]
WARNING: [Synth 8-6901] identifier 'score_finish' is used before its declaration [D:/programm/verilog/game/core/core.srcs/sources_1/new/state_str.sv:105]
WARNING: [Synth 8-6901] identifier 'change_block_vld' is used before its declaration [D:/programm/verilog/game/core/core.srcs/sources_1/new/state_str.sv:117]
WARNING: [Synth 8-6901] identifier 'add_block_vld' is used before its declaration [D:/programm/verilog/game/core/core.srcs/sources_1/new/state_str.sv:118]
WARNING: [Synth 8-6901] identifier 'reset_vld' is used before its declaration [D:/programm/verilog/game/core/core.srcs/sources_1/new/state_str.sv:119]
WARNING: [Synth 8-6901] identifier 'score_vld' is used before its declaration [D:/programm/verilog/game/core/core.srcs/sources_1/new/state_str.sv:120]
WARNING: [Synth 8-6901] identifier 'change_block_vld' is used before its declaration [D:/programm/verilog/game/core/core.srcs/sources_1/new/state_str.sv:123]
WARNING: [Synth 8-6901] identifier 'add_block_vld' is used before its declaration [D:/programm/verilog/game/core/core.srcs/sources_1/new/state_str.sv:126]
WARNING: [Synth 8-6901] identifier 'reset_vld' is used before its declaration [D:/programm/verilog/game/core/core.srcs/sources_1/new/state_str.sv:129]
WARNING: [Synth 8-6901] identifier 'score_vld' is used before its declaration [D:/programm/verilog/game/core/core.srcs/sources_1/new/state_str.sv:132]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1280.109 ; gain = 409.281
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'GAME' [D:/programm/verilog/game/core/core.srcs/sources_1/new/GAME.sv:23]
INFO: [Synth 8-6157] synthesizing module 'bclk' [D:/programm/verilog/game/core/core.runs/synth_1/.Xil/Vivado-3988-chabess/realtime/bclk_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bclk' (0#1) [D:/programm/verilog/game/core/core.runs/synth_1/.Xil/Vivado-3988-chabess/realtime/bclk_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ps2_transmitter' [D:/programm/verilog/game/core/core.srcs/sources_1/new/ps2_transmitter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ps2_transmitter' (0#1) [D:/programm/verilog/game/core/core.srcs/sources_1/new/ps2_transmitter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'key' [D:/programm/verilog/game/core/core.srcs/sources_1/new/key.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'key' (0#1) [D:/programm/verilog/game/core/core.srcs/sources_1/new/key.sv:23]
INFO: [Synth 8-6157] synthesizing module 'SP' [D:/programm/verilog/game/core/core.srcs/sources_1/new/SP.sv:23]
INFO: [Synth 8-6157] synthesizing module 'DU' [D:/programm/verilog/game/core/core.srcs/sources_1/new/DU.sv:23]
	Parameter DW bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DST' [D:/programm/verilog/game/core/core.srcs/sources_1/new/DST.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'DST' (0#1) [D:/programm/verilog/game/core/core.srcs/sources_1/new/DST.sv:23]
INFO: [Synth 8-6157] synthesizing module 'DDP' [D:/programm/verilog/game/core/core.srcs/sources_1/new/DDP.sv:23]
	Parameter DW bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DDP' (0#1) [D:/programm/verilog/game/core/core.srcs/sources_1/new/DDP.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'DU' (0#1) [D:/programm/verilog/game/core/core.srcs/sources_1/new/DU.sv:23]
INFO: [Synth 8-6157] synthesizing module 'DCD' [D:/programm/verilog/game/core/core.srcs/sources_1/new/DCD.sv:23]
	Parameter PIC_W bound to: 18 - type: integer 
	Parameter WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'res_pic_index' [D:/programm/verilog/game/core/core.runs/synth_1/.Xil/Vivado-3988-chabess/realtime/res_pic_index_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'res_pic_index' (0#1) [D:/programm/verilog/game/core/core.runs/synth_1/.Xil/Vivado-3988-chabess/realtime/res_pic_index_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'res_picture' [D:/programm/verilog/game/core/core.runs/synth_1/.Xil/Vivado-3988-chabess/realtime/res_picture_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'res_picture' (0#1) [D:/programm/verilog/game/core/core.runs/synth_1/.Xil/Vivado-3988-chabess/realtime/res_picture_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DCD' (0#1) [D:/programm/verilog/game/core/core.srcs/sources_1/new/DCD.sv:23]
INFO: [Synth 8-6157] synthesizing module 'VRAM' [D:/programm/verilog/game/core/core.runs/synth_1/.Xil/Vivado-3988-chabess/realtime/VRAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'VRAM' (0#1) [D:/programm/verilog/game/core/core.runs/synth_1/.Xil/Vivado-3988-chabess/realtime/VRAM_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'quest_server' [D:/programm/verilog/game/core/core.runs/synth_1/.Xil/Vivado-3988-chabess/realtime/quest_server_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'quest_server' (0#1) [D:/programm/verilog/game/core/core.runs/synth_1/.Xil/Vivado-3988-chabess/realtime/quest_server_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'SP' (0#1) [D:/programm/verilog/game/core/core.srcs/sources_1/new/SP.sv:23]
INFO: [Synth 8-6157] synthesizing module 'music' [D:/programm/verilog/game/core/core.srcs/sources_1/new/music.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mROM' [D:/programm/verilog/game/core/core.runs/synth_1/.Xil/Vivado-3988-chabess/realtime/mROM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mROM' (0#1) [D:/programm/verilog/game/core/core.runs/synth_1/.Xil/Vivado-3988-chabess/realtime/mROM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'music' (0#1) [D:/programm/verilog/game/core/core.srcs/sources_1/new/music.sv:23]
INFO: [Synth 8-6157] synthesizing module 'core' [D:/programm/verilog/game/core/core.srcs/sources_1/new/core.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ctrl' [D:/programm/verilog/game/core/core.srcs/sources_1/new/ctrl.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ctrl' (0#1) [D:/programm/verilog/game/core/core.srcs/sources_1/new/ctrl.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clock' [D:/programm/verilog/game/core/core.srcs/sources_1/new/clock.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'clock' (0#1) [D:/programm/verilog/game/core/core.srcs/sources_1/new/clock.sv:23]
INFO: [Synth 8-6157] synthesizing module 'state_str' [D:/programm/verilog/game/core/core.srcs/sources_1/new/state_str.sv:23]
INFO: [Synth 8-6157] synthesizing module 'change_block' [D:/programm/verilog/game/core/core.srcs/sources_1/new/change_block.sv:23]
INFO: [Synth 8-6157] synthesizing module 'decode' [D:/programm/verilog/game/core/core.srcs/sources_1/new/decode.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'decode' (0#1) [D:/programm/verilog/game/core/core.srcs/sources_1/new/decode.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'change_block' (0#1) [D:/programm/verilog/game/core/core.srcs/sources_1/new/change_block.sv:23]
INFO: [Synth 8-6157] synthesizing module 'add_block' [D:/programm/verilog/game/core/core.srcs/sources_1/new/add_block.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'add_block' (0#1) [D:/programm/verilog/game/core/core.srcs/sources_1/new/add_block.sv:23]
INFO: [Synth 8-6157] synthesizing module 'reset_state' [D:/programm/verilog/game/core/core.srcs/sources_1/new/reset_state.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'reset_state' (0#1) [D:/programm/verilog/game/core/core.srcs/sources_1/new/reset_state.sv:23]
INFO: [Synth 8-6157] synthesizing module 'score' [D:/programm/verilog/game/core/core.srcs/sources_1/new/score.sv:23]
INFO: [Synth 8-226] default block is never used [D:/programm/verilog/game/core/core.srcs/sources_1/new/score.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'score' (0#1) [D:/programm/verilog/game/core/core.srcs/sources_1/new/score.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'state_str' (0#1) [D:/programm/verilog/game/core/core.srcs/sources_1/new/state_str.sv:23]
INFO: [Synth 8-6157] synthesizing module 'stateRAM' [D:/programm/verilog/game/core/core.runs/synth_1/.Xil/Vivado-3988-chabess/realtime/stateRAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'stateRAM' (0#1) [D:/programm/verilog/game/core/core.runs/synth_1/.Xil/Vivado-3988-chabess/realtime/stateRAM_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'leverROM' [D:/programm/verilog/game/core/core.runs/synth_1/.Xil/Vivado-3988-chabess/realtime/leverROM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'leverROM' (0#1) [D:/programm/verilog/game/core/core.runs/synth_1/.Xil/Vivado-3988-chabess/realtime/leverROM_stub.v:6]
WARNING: [Synth 8-689] width (16) of port connection 'a' does not match port width (13) of module 'leverROM' [D:/programm/verilog/game/core/core.srcs/sources_1/new/core.sv:115]
INFO: [Synth 8-6157] synthesizing module 'player' [D:/programm/verilog/game/core/core.srcs/sources_1/new/player.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/programm/verilog/game/core/core.srcs/sources_1/new/player.sv:67]
INFO: [Synth 8-155] case statement is not full and has no default [D:/programm/verilog/game/core/core.srcs/sources_1/new/player.sv:145]
INFO: [Synth 8-6155] done synthesizing module 'player' (0#1) [D:/programm/verilog/game/core/core.srcs/sources_1/new/player.sv:23]
WARNING: [Synth 8-689] width (16) of port connection 'key' does not match port width (5) of module 'player' [D:/programm/verilog/game/core/core.srcs/sources_1/new/core.sv:126]
INFO: [Synth 8-6157] synthesizing module 'request' [D:/programm/verilog/game/core/core.srcs/sources_1/new/request.sv:23]
INFO: [Synth 8-6157] synthesizing module 'send_request' [D:/programm/verilog/game/core/core.srcs/sources_1/new/send_request.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'send_request' (0#1) [D:/programm/verilog/game/core/core.srcs/sources_1/new/send_request.sv:23]
INFO: [Synth 8-6157] synthesizing module 'game_run' [D:/programm/verilog/game/core/core.srcs/sources_1/new/game_run.sv:23]
INFO: [Synth 8-6157] synthesizing module 'game_run_background' [D:/programm/verilog/game/core/core.srcs/sources_1/new/game_run_background.sv:23]
INFO: [Synth 8-226] default block is never used [D:/programm/verilog/game/core/core.srcs/sources_1/new/game_run_background.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'game_run_background' (0#1) [D:/programm/verilog/game/core/core.srcs/sources_1/new/game_run_background.sv:23]
INFO: [Synth 8-6157] synthesizing module 'game_run_block' [D:/programm/verilog/game/core/core.srcs/sources_1/new/game_run_block.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'game_run_block' (0#1) [D:/programm/verilog/game/core/core.srcs/sources_1/new/game_run_block.sv:23]
INFO: [Synth 8-6157] synthesizing module 'game_run_key_error' [D:/programm/verilog/game/core/core.srcs/sources_1/new/game_run_key_error.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'game_run_key_error' (0#1) [D:/programm/verilog/game/core/core.srcs/sources_1/new/game_run_key_error.sv:23]
INFO: [Synth 8-6157] synthesizing module 'game_run_player' [D:/programm/verilog/game/core/core.srcs/sources_1/new/game_run_player.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'game_run_player' (0#1) [D:/programm/verilog/game/core/core.srcs/sources_1/new/game_run_player.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'game_run' (0#1) [D:/programm/verilog/game/core/core.srcs/sources_1/new/game_run.sv:23]
INFO: [Synth 8-6157] synthesizing module 'game_start' [D:/programm/verilog/game/core/core.srcs/sources_1/new/game_start.sv:23]
INFO: [Synth 8-226] default block is never used [D:/programm/verilog/game/core/core.srcs/sources_1/new/game_start.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'game_start' (0#1) [D:/programm/verilog/game/core/core.srcs/sources_1/new/game_start.sv:23]
INFO: [Synth 8-6157] synthesizing module 'game_wait' [D:/programm/verilog/game/core/core.srcs/sources_1/new/game_wait.sv:23]
INFO: [Synth 8-226] default block is never used [D:/programm/verilog/game/core/core.srcs/sources_1/new/game_wait.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'game_wait' (0#1) [D:/programm/verilog/game/core/core.srcs/sources_1/new/game_wait.sv:23]
INFO: [Synth 8-6157] synthesizing module 'game_end' [D:/programm/verilog/game/core/core.srcs/sources_1/new/game_end.sv:23]
INFO: [Synth 8-226] default block is never used [D:/programm/verilog/game/core/core.srcs/sources_1/new/game_end.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'game_end' (0#1) [D:/programm/verilog/game/core/core.srcs/sources_1/new/game_end.sv:23]
INFO: [Synth 8-226] default block is never used [D:/programm/verilog/game/core/core.srcs/sources_1/new/request.sv:200]
INFO: [Synth 8-226] default block is never used [D:/programm/verilog/game/core/core.srcs/sources_1/new/request.sv:219]
INFO: [Synth 8-6155] done synthesizing module 'request' (0#1) [D:/programm/verilog/game/core/core.srcs/sources_1/new/request.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'core' (0#1) [D:/programm/verilog/game/core/core.srcs/sources_1/new/core.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'GAME' (0#1) [D:/programm/verilog/game/core/core.srcs/sources_1/new/GAME.sv:23]
WARNING: [Synth 8-3848] Net PS2_data_out in module/entity GAME does not have driver. [D:/programm/verilog/game/core/core.srcs/sources_1/new/GAME.sv:75]
WARNING: [Synth 8-3848] Net PS2_enable in module/entity GAME does not have driver. [D:/programm/verilog/game/core/core.srcs/sources_1/new/GAME.sv:74]
WARNING: [Synth 8-7129] Port next_frame in module game_run_key_error is either unconnected or has no load
WARNING: [Synth 8-7129] Port stateRAM_dpro[31] in module game_run_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port stateRAM_dpro[30] in module game_run_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port stateRAM_dpro[29] in module game_run_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port stateRAM_dpro[28] in module game_run_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port stateRAM_dpro[27] in module game_run_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port stateRAM_dpro[26] in module game_run_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port stateRAM_dpro[25] in module game_run_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port stateRAM_dpro[24] in module game_run_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port stateRAM_dpro[23] in module game_run_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port stateRAM_dpro[22] in module game_run_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port stateRAM_dpro[21] in module game_run_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port stateRAM_dpro[20] in module game_run_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port stateRAM_dpro[19] in module game_run_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port stateRAM_dpro[18] in module game_run_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port stateRAM_dpro[17] in module game_run_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port stateRAM_dpro[16] in module game_run_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[15] in module core is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[14] in module core is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[13] in module core is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[12] in module core is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[11] in module core is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[10] in module core is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[9] in module core is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[8] in module core is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[7] in module core is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[6] in module core is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[5] in module core is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[4] in module core is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[3] in module core is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[2] in module core is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[1] in module core is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn in module core is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[15] in module GAME is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[14] in module GAME is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[13] in module GAME is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[12] in module GAME is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[11] in module GAME is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[10] in module GAME is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[9] in module GAME is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[8] in module GAME is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[7] in module GAME is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[6] in module GAME is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[5] in module GAME is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[4] in module GAME is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[3] in module GAME is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[2] in module GAME is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[1] in module GAME is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[0] in module GAME is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1390.098 ; gain = 519.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1390.098 ; gain = 519.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1390.098 ; gain = 519.270
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1390.098 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/programm/verilog/game/core/core.gen/sources_1/ip/leverROM/leverROM/leverROM_in_context.xdc] for cell 'core/leverROM'
Finished Parsing XDC File [d:/programm/verilog/game/core/core.gen/sources_1/ip/leverROM/leverROM/leverROM_in_context.xdc] for cell 'core/leverROM'
Parsing XDC File [d:/programm/verilog/game/core/core.gen/sources_1/ip/quest_server/quest_server/quest_server_in_context.xdc] for cell 'SP/quest_server_inst'
Finished Parsing XDC File [d:/programm/verilog/game/core/core.gen/sources_1/ip/quest_server/quest_server/quest_server_in_context.xdc] for cell 'SP/quest_server_inst'
Parsing XDC File [d:/programm/verilog/game/core/core.gen/sources_1/ip/VRAM/VRAM/VRAM_in_context.xdc] for cell 'SP/vram_inst'
Finished Parsing XDC File [d:/programm/verilog/game/core/core.gen/sources_1/ip/VRAM/VRAM/VRAM_in_context.xdc] for cell 'SP/vram_inst'
Parsing XDC File [d:/programm/verilog/game/core/core.gen/sources_1/ip/res_picture/res_picture/res_picture_in_context.xdc] for cell 'SP/dcd_inst/res_picture_inst'
Finished Parsing XDC File [d:/programm/verilog/game/core/core.gen/sources_1/ip/res_picture/res_picture/res_picture_in_context.xdc] for cell 'SP/dcd_inst/res_picture_inst'
Parsing XDC File [d:/programm/verilog/game/core/core.gen/sources_1/ip/res_pic_index/res_pic_index/res_pic_index_in_context.xdc] for cell 'SP/dcd_inst/res_pic_index_inst'
Finished Parsing XDC File [d:/programm/verilog/game/core/core.gen/sources_1/ip/res_pic_index/res_pic_index/res_pic_index_in_context.xdc] for cell 'SP/dcd_inst/res_pic_index_inst'
Parsing XDC File [D:/programm/verilog/game/core/core.runs/synth_1/.Xil/Vivado-3988-chabess/bclk/bclk/bclk_in_context.xdc] for cell 'bclk'
Finished Parsing XDC File [D:/programm/verilog/game/core/core.runs/synth_1/.Xil/Vivado-3988-chabess/bclk/bclk/bclk_in_context.xdc] for cell 'bclk'
Parsing XDC File [d:/programm/verilog/game/core/core.gen/sources_1/ip/stateRAM/stateRAM/stateRAM_in_context.xdc] for cell 'core/stateRAM'
Finished Parsing XDC File [d:/programm/verilog/game/core/core.gen/sources_1/ip/stateRAM/stateRAM/stateRAM_in_context.xdc] for cell 'core/stateRAM'
Parsing XDC File [D:/programm/verilog/game/core/core.runs/synth_1/.Xil/Vivado-3988-chabess/mROM/mROM/mROM_in_context.xdc] for cell 'music/mROM'
Finished Parsing XDC File [D:/programm/verilog/game/core/core.runs/synth_1/.Xil/Vivado-3988-chabess/mROM/mROM/mROM_in_context.xdc] for cell 'music/mROM'
Parsing XDC File [D:/programm/verilog/game/core/core.srcs/constrs_1/new/fpga.xdc]
Finished Parsing XDC File [D:/programm/verilog/game/core/core.srcs/constrs_1/new/fpga.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/programm/verilog/game/core/core.srcs/constrs_1/new/fpga.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/GAME_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/GAME_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/programm/verilog/game/core/core.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/programm/verilog/game/core/core.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1485.344 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1485.344 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'SP/quest_server_inst' at clock pin 'clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'SP/vram_inst' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'SP/dcd_inst/res_picture_inst' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'core/stateRAM' at clock pin 'clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'music/mROM' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1488.473 ; gain = 617.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1488.473 ; gain = 617.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  D:/programm/verilog/game/core/core.runs/synth_1/.Xil/Vivado-3988-chabess/bclk/bclk/bclk_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  D:/programm/verilog/game/core/core.runs/synth_1/.Xil/Vivado-3988-chabess/bclk/bclk/bclk_in_context.xdc, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for core/leverROM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SP/quest_server_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SP/vram_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SP/dcd_inst/res_picture_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SP/dcd_inst/res_pic_index_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bclk. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for core/stateRAM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for music/mROM. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1488.473 ; gain = 617.645
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'data_in_buf_reg' and it is trimmed from '11' to '10' bits. [D:/programm/verilog/game/core/core.srcs/sources_1/new/ps2_transmitter.sv:114]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ps2_transmitter'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'change_block'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'add_block'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'reset_state'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'score'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'state_str'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'player'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'send_request'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'game_run_background'
INFO: [Synth 8-802] inferred FSM for state register 'background_pic_reg' in module 'game_run_background'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'game_run'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'game_start'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'game_wait'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'game_end'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'request'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                             0000
                 WAIT_IO |                            00010 |                             0001
                 DATA_IN |                            00100 |                             0010
              INITIALIZE |                            01000 |                             0100
                DATA_OUT |                            10000 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ps2_transmitter'
INFO: [Synth 8-6159] Found Keep on FSM register 'state_reg' in module 'change_block', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                         00000000 |                         00000000
            read_lattice |                         00000001 |                         00000001
               if_block1 |                         00000010 |                         00000010
             read_block1 |                         00000011 |                         00000011
            write_block1 |                         00000100 |                         00000100
               if_block2 |                         00000101 |                         00000101
             read_block2 |                         00000110 |                         00000110
            write_block2 |                         00000111 |                         00000111
               if_block3 |                         00001000 |                         00001000
             read_block3 |                         00001001 |                         00001001
            write_block3 |                         00001010 |                         00001010
               if_block4 |                         00001011 |                         00001011
             read_block4 |                         00001100 |                         00001100
            write_block4 |                         00001101 |                         00001101
               if_block5 |                         00001110 |                         00001110
             read_block5 |                         00001111 |                         00001111
            write_block5 |                         00010000 |                         00010000
               if_block6 |                         00010001 |                         00010001
             read_block6 |                         00010010 |                         00010010
            write_block6 |                         00010011 |                         00010011
               if_block7 |                         00010100 |                         00010100
             read_block7 |                         00010101 |                         00010101
            write_block7 |                         00010110 |                         00010110
               if_block8 |                         00010111 |                         00010111
             read_block8 |                         00011000 |                         00011000
            write_block8 |                         00011001 |                         00011001
            next_lattice |                         00011010 |                         00011010
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                read_rom |                               01 |                               01
              read_state |                               10 |                               10
             write_state |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'add_block'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
              read_state |                              010 |                               01
             write_state |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'reset_state'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    WAIT |                             0001 |                               00
              READ_STATE |                             0010 |                               01
                     HIT |                             0100 |                               10
             WRITE_STATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'score'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                           000001 |                             0000
                    WAIT |                           000010 |                             0001
            CHANGE_BLOCK |                           000100 |                             0010
               ADD_BLOCK |                           001000 |                             0011
             RESET_STATE |                           010000 |                             0101
                   SCORE |                           100000 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'state_str'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    WAIT |                           000001 |                              000
               KEY_ERROR |                           000010 |                              100
       KEY_ERROR_WAIT_UP |                           000100 |                              101
                KEY_WAIT |                           001000 |                              001
                KEY_DOWN |                           010000 |                              010
        KEY_DOWN_WAIT_UP |                           100000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'player'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                    WAIT |                              011 |                              001
             SEND_PIC_ID |                              101 |                              100
                  SEND_X |                              100 |                              010
                  SEND_Y |                              010 |                              011
                SEND_END |                              001 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'send_request'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'game_run_background'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                                0 |                         00000000
                  iSTATE |                                1 |                         00000001
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'background_pic_reg' using encoding 'sequential' in module 'game_run_background'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                           000001 |                             0000
              BACKGROUND |                           100000 |                             0001
                   BLOCK |                           010000 |                             0010
            PLAYER_ERROR |                           001000 |                             0011
                  PLAYER |                           000100 |                             0100
                    TAIL |                           000010 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'game_run'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
              BACKGROUND |                             0010 |                               01
                    TAIL |                             0100 |                               10
                    WAIT |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'game_start'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
              BACKGROUND |                               01 |                               01
                     PIC |                               10 |                               10
                    TAIL |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'game_wait'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
              BACKGROUND |                               01 |                               01
                     PIC |                               10 |                               10
                    TAIL |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'game_end'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              GAME_START |                               00 |                               00
                GAME_RUN |                               01 |                               01
                GAME_END |                               10 |                               11
               GAME_WAIT |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'request'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1488.473 ; gain = 617.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   19 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 2     
	   3 Input   15 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 6     
	   2 Input    4 Bit       Adders := 11    
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	                8 Bit    Wide XORs := 2     
+---Registers : 
	               32 Bit    Registers := 6     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 13    
	                4 Bit    Registers := 11    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   9 Input   32 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 3     
	   2 Input   12 Bit        Muxes := 2     
	   5 Input   11 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 3     
	   5 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 3     
	   6 Input    8 Bit        Muxes := 3     
	   4 Input    7 Bit        Muxes := 1     
	   7 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 22    
	   6 Input    6 Bit        Muxes := 3     
	   4 Input    6 Bit        Muxes := 2     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 11    
	  28 Input    5 Bit        Muxes := 1     
	  13 Input    5 Bit        Muxes := 1     
	  10 Input    5 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 16    
	   5 Input    4 Bit        Muxes := 2     
	  19 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 5     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 13    
	   8 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 7     
	   6 Input    3 Bit        Muxes := 5     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 35    
	   3 Input    2 Bit        Muxes := 2     
	  19 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 16    
	   5 Input    2 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 74    
	   5 Input    1 Bit        Muxes := 22    
	   3 Input    1 Bit        Muxes := 2     
	  19 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design GAME has port AUD_SD driven by constant 1
WARNING: [Synth 8-7129] Port stateRAM_dpro[31] in module request is either unconnected or has no load
WARNING: [Synth 8-7129] Port stateRAM_dpro[30] in module request is either unconnected or has no load
WARNING: [Synth 8-7129] Port stateRAM_dpro[29] in module request is either unconnected or has no load
WARNING: [Synth 8-7129] Port stateRAM_dpro[28] in module request is either unconnected or has no load
WARNING: [Synth 8-7129] Port stateRAM_dpro[27] in module request is either unconnected or has no load
WARNING: [Synth 8-7129] Port stateRAM_dpro[26] in module request is either unconnected or has no load
WARNING: [Synth 8-7129] Port stateRAM_dpro[25] in module request is either unconnected or has no load
WARNING: [Synth 8-7129] Port stateRAM_dpro[24] in module request is either unconnected or has no load
WARNING: [Synth 8-7129] Port stateRAM_dpro[23] in module request is either unconnected or has no load
WARNING: [Synth 8-7129] Port stateRAM_dpro[22] in module request is either unconnected or has no load
WARNING: [Synth 8-7129] Port stateRAM_dpro[21] in module request is either unconnected or has no load
WARNING: [Synth 8-7129] Port stateRAM_dpro[20] in module request is either unconnected or has no load
WARNING: [Synth 8-7129] Port stateRAM_dpro[19] in module request is either unconnected or has no load
WARNING: [Synth 8-7129] Port stateRAM_dpro[18] in module request is either unconnected or has no load
WARNING: [Synth 8-7129] Port stateRAM_dpro[17] in module request is either unconnected or has no load
WARNING: [Synth 8-7129] Port stateRAM_dpro[16] in module request is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[15] in module core is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[14] in module core is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[13] in module core is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[12] in module core is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[11] in module core is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[10] in module core is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[9] in module core is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[8] in module core is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[7] in module core is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[6] in module core is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[5] in module core is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[4] in module core is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[3] in module core is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[2] in module core is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[1] in module core is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn in module core is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[15] in module GAME is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[14] in module GAME is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[13] in module GAME is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[12] in module GAME is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[11] in module GAME is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[10] in module GAME is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[9] in module GAME is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[8] in module GAME is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[7] in module GAME is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[6] in module GAME is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[5] in module GAME is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[4] in module GAME is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[3] in module GAME is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[2] in module GAME is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[1] in module GAME is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[0] in module GAME is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1488.473 ; gain = 617.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1488.473 ; gain = 617.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1488.473 ; gain = 617.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1488.473 ; gain = 617.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1488.473 ; gain = 617.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1488.473 ; gain = 617.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1488.473 ; gain = 617.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1488.473 ; gain = 617.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1488.473 ; gain = 617.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1488.473 ; gain = 617.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|GAME        | ps2_transmitter/data_in_buf_reg[2] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |bclk          |         1|
|2     |VRAM          |         1|
|3     |quest_server  |         1|
|4     |res_pic_index |         1|
|5     |res_picture   |         1|
|6     |stateRAM      |         1|
|7     |leverROM      |         1|
|8     |mROM          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |VRAM          |     1|
|2     |bclk          |     1|
|3     |leverROM      |     1|
|4     |mROM          |     1|
|5     |quest_server  |     1|
|6     |res_pic_index |     1|
|7     |res_picture   |     1|
|8     |stateRAM      |     1|
|9     |CARRY4        |    83|
|10    |LUT1          |    29|
|11    |LUT2          |   192|
|12    |LUT3          |    90|
|13    |LUT4          |   170|
|14    |LUT5          |   171|
|15    |LUT6          |   301|
|16    |SRL16E        |     1|
|17    |FDRE          |   567|
|18    |FDSE          |    22|
|19    |IBUF          |     2|
|20    |IOBUF         |     1|
|21    |OBUF          |    17|
|22    |OBUFT         |    15|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1488.473 ; gain = 617.645
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 51 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1488.473 ; gain = 519.270
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1488.473 ; gain = 617.645
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1488.473 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 84 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1488.473 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

Synth Design complete | Checksum: 22e56a31
INFO: [Common 17-83] Releasing license: Synthesis
135 Infos, 136 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 1488.473 ; gain = 1021.516
INFO: [Common 17-1381] The checkpoint 'D:/programm/verilog/game/core/core.runs/synth_1/GAME.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file GAME_utilization_synth.rpt -pb GAME_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 28 22:28:10 2024...
