#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x647905d1ea60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x647905d34710 .scope module, "tb" "tb" 3 58;
 .timescale -12 -12;
L_0x647905d22c70 .functor NOT 1, L_0x647905d6b650, C4<0>, C4<0>, C4<0>;
L_0x647905d6b400 .functor XOR 9, L_0x647905d6b230, L_0x647905d6b360, C4<000000000>, C4<000000000>;
L_0x647905d6b540 .functor XOR 9, L_0x647905d6b400, L_0x647905d6b470, C4<000000000>, C4<000000000>;
v0x647905d694d0_0 .net *"_ivl_10", 8 0, L_0x647905d6b470;  1 drivers
v0x647905d695d0_0 .net *"_ivl_12", 8 0, L_0x647905d6b540;  1 drivers
v0x647905d696b0_0 .net *"_ivl_2", 8 0, L_0x647905d6b100;  1 drivers
v0x647905d69770_0 .net *"_ivl_4", 8 0, L_0x647905d6b230;  1 drivers
v0x647905d69850_0 .net *"_ivl_6", 8 0, L_0x647905d6b360;  1 drivers
v0x647905d69980_0 .net *"_ivl_8", 8 0, L_0x647905d6b400;  1 drivers
v0x647905d69a60_0 .net "a", 7 0, v0x647905d68610_0;  1 drivers
v0x647905d69b20_0 .net "b", 7 0, v0x647905d686d0_0;  1 drivers
v0x647905d69be0_0 .var "clk", 0 0;
v0x647905d69d10_0 .net "overflow_dut", 0 0, v0x647905d68f60_0;  1 drivers
v0x647905d69db0_0 .net "overflow_ref", 0 0, L_0x647905d236c0;  1 drivers
v0x647905d69e50_0 .net "s_dut", 7 0, L_0x647905d6afc0;  1 drivers
v0x647905d69f20_0 .net "s_ref", 7 0, L_0x647905d6a820;  1 drivers
v0x647905d69ff0_0 .var/2u "stats1", 223 0;
v0x647905d6a090_0 .var/2u "strobe", 0 0;
v0x647905d6a130_0 .net "tb_match", 0 0, L_0x647905d6b650;  1 drivers
v0x647905d6a1f0_0 .net "tb_mismatch", 0 0, L_0x647905d22c70;  1 drivers
v0x647905d6a2b0_0 .net "wavedrom_enable", 0 0, v0x647905d68810_0;  1 drivers
v0x647905d6a380_0 .net "wavedrom_title", 511 0, v0x647905d688b0_0;  1 drivers
L_0x647905d6b100 .concat [ 1 8 0 0], L_0x647905d236c0, L_0x647905d6a820;
L_0x647905d6b230 .concat [ 1 8 0 0], L_0x647905d236c0, L_0x647905d6a820;
L_0x647905d6b360 .concat [ 1 8 0 0], v0x647905d68f60_0, L_0x647905d6afc0;
L_0x647905d6b470 .concat [ 1 8 0 0], L_0x647905d236c0, L_0x647905d6a820;
L_0x647905d6b650 .cmp/eeq 9, L_0x647905d6b100, L_0x647905d6b540;
S_0x647905d348a0 .scope module, "good1" "reference_module" 3 103, 3 4 0, S_0x647905d34710;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "s";
    .port_info 3 /OUTPUT 1 "overflow";
L_0x647905d22fe0 .functor XOR 1, L_0x647905d6a990, L_0x647905d6aa30, C4<0>, C4<0>;
L_0x647905d23350 .functor XOR 1, L_0x647905d6aca0, L_0x647905d6ad90, C4<0>, C4<0>;
L_0x647905d236c0 .functor AND 1, L_0x647905d6abb0, L_0x647905d23350, C4<1>, C4<1>;
v0x647905d22360_0 .net *"_ivl_0", 8 0, L_0x647905d6a4b0;  1 drivers
v0x647905d226a0_0 .net *"_ivl_13", 0 0, L_0x647905d6a990;  1 drivers
v0x647905d22a10_0 .net *"_ivl_15", 0 0, L_0x647905d6aa30;  1 drivers
v0x647905d22d80_0 .net *"_ivl_16", 0 0, L_0x647905d22fe0;  1 drivers
v0x647905d230f0_0 .net *"_ivl_19", 0 0, L_0x647905d6abb0;  1 drivers
v0x647905d23460_0 .net *"_ivl_21", 0 0, L_0x647905d6aca0;  1 drivers
v0x647905d237d0_0 .net *"_ivl_23", 0 0, L_0x647905d6ad90;  1 drivers
v0x647905d67660_0 .net *"_ivl_24", 0 0, L_0x647905d23350;  1 drivers
L_0x79763167f018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x647905d67720_0 .net *"_ivl_3", 0 0, L_0x79763167f018;  1 drivers
v0x647905d67800_0 .net *"_ivl_4", 8 0, L_0x647905d6a5b0;  1 drivers
L_0x79763167f060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x647905d678e0_0 .net *"_ivl_7", 0 0, L_0x79763167f060;  1 drivers
v0x647905d679c0_0 .net "a", 7 0, v0x647905d68610_0;  alias, 1 drivers
v0x647905d67aa0_0 .net "b", 7 0, v0x647905d686d0_0;  alias, 1 drivers
v0x647905d67b80_0 .net "overflow", 0 0, L_0x647905d236c0;  alias, 1 drivers
v0x647905d67c40_0 .net "s", 7 0, L_0x647905d6a820;  alias, 1 drivers
v0x647905d67d20_0 .net "sum", 8 0, L_0x647905d6a730;  1 drivers
L_0x647905d6a4b0 .concat [ 8 1 0 0], v0x647905d68610_0, L_0x79763167f018;
L_0x647905d6a5b0 .concat [ 8 1 0 0], v0x647905d686d0_0, L_0x79763167f060;
L_0x647905d6a730 .arith/sum 9, L_0x647905d6a4b0, L_0x647905d6a5b0;
L_0x647905d6a820 .part L_0x647905d6a730, 0, 8;
L_0x647905d6a990 .part v0x647905d68610_0, 7, 1;
L_0x647905d6aa30 .part v0x647905d686d0_0, 7, 1;
L_0x647905d6abb0 .reduce/nor L_0x647905d22fe0;
L_0x647905d6aca0 .part v0x647905d68610_0, 7, 1;
L_0x647905d6ad90 .part L_0x647905d6a820, 7, 1;
S_0x647905d67e80 .scope module, "stim1" "stimulus_gen" 3 98, 3 18 0, S_0x647905d34710;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "a";
    .port_info 2 /OUTPUT 8 "b";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x647905d68610_0 .var "a", 7 0;
v0x647905d686d0_0 .var "b", 7 0;
v0x647905d68770_0 .net "clk", 0 0, v0x647905d69be0_0;  1 drivers
v0x647905d68810_0 .var "wavedrom_enable", 0 0;
v0x647905d688b0_0 .var "wavedrom_title", 511 0;
E_0x647905d33510/0 .event negedge, v0x647905d68770_0;
E_0x647905d33510/1 .event posedge, v0x647905d68770_0;
E_0x647905d33510 .event/or E_0x647905d33510/0, E_0x647905d33510/1;
E_0x647905d33250 .event negedge, v0x647905d68770_0;
E_0x647905d33a00 .event posedge, v0x647905d68770_0;
S_0x647905d68110 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x647905d67e80;
 .timescale -12 -12;
v0x647905d68310_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x647905d68410 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x647905d67e80;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x647905d68a80 .scope module, "top_module1" "top_module" 3 109, 4 1 0, S_0x647905d34710;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "s";
    .port_info 3 /OUTPUT 1 "overflow";
v0x647905d68c80_0 .net "a", 7 0, v0x647905d68610_0;  alias, 1 drivers
v0x647905d68db0_0 .net "b", 7 0, v0x647905d686d0_0;  alias, 1 drivers
v0x647905d68ec0_0 .net "overflow", 0 0, v0x647905d68f60_0;  alias, 1 drivers
v0x647905d68f60_0 .var "overflow_reg", 0 0;
v0x647905d69020_0 .net "s", 7 0, L_0x647905d6afc0;  alias, 1 drivers
v0x647905d69150_0 .var "sum_reg", 8 0;
E_0x647905d1b760 .event anyedge, v0x647905d679c0_0, v0x647905d67aa0_0, v0x647905d69150_0;
L_0x647905d6afc0 .part v0x647905d69150_0, 0, 8;
S_0x647905d692b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 117, 3 117 0, S_0x647905d34710;
 .timescale -12 -12;
E_0x647905d492b0 .event anyedge, v0x647905d6a090_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x647905d6a090_0;
    %nor/r;
    %assign/vec4 v0x647905d6a090_0, 0;
    %wait E_0x647905d492b0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x647905d67e80;
T_3 ;
    %pushi/vec4 0, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x647905d686d0_0, 0;
    %assign/vec4 v0x647905d68610_0, 0;
    %wait E_0x647905d33250;
    %wait E_0x647905d33a00;
    %pushi/vec4 0, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x647905d686d0_0, 0;
    %assign/vec4 v0x647905d68610_0, 0;
    %wait E_0x647905d33a00;
    %pushi/vec4 112, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x647905d686d0_0, 0;
    %assign/vec4 v0x647905d68610_0, 0;
    %wait E_0x647905d33a00;
    %pushi/vec4 28784, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x647905d686d0_0, 0;
    %assign/vec4 v0x647905d68610_0, 0;
    %wait E_0x647905d33a00;
    %pushi/vec4 28816, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x647905d686d0_0, 0;
    %assign/vec4 v0x647905d68610_0, 0;
    %wait E_0x647905d33a00;
    %pushi/vec4 36976, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x647905d686d0_0, 0;
    %assign/vec4 v0x647905d68610_0, 0;
    %wait E_0x647905d33a00;
    %pushi/vec4 37008, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x647905d686d0_0, 0;
    %assign/vec4 v0x647905d68610_0, 0;
    %wait E_0x647905d33a00;
    %pushi/vec4 37119, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x647905d686d0_0, 0;
    %assign/vec4 v0x647905d68610_0, 0;
    %wait E_0x647905d33250;
    %fork TD_tb.stim1.wavedrom_stop, S_0x647905d68410;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x647905d33510;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 16;
    %split/vec4 8;
    %assign/vec4 v0x647905d686d0_0, 0;
    %assign/vec4 v0x647905d68610_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 53 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x647905d68a80;
T_4 ;
    %wait E_0x647905d1b760;
    %load/vec4 v0x647905d68c80_0;
    %pad/u 9;
    %load/vec4 v0x647905d68db0_0;
    %pad/u 9;
    %add;
    %store/vec4 v0x647905d69150_0, 0, 9;
    %load/vec4 v0x647905d69150_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x647905d68f60_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x647905d68f60_0, 0, 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x647905d34710;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x647905d69be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x647905d6a090_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x647905d34710;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x647905d69be0_0;
    %inv;
    %store/vec4 v0x647905d69be0_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0x647905d34710;
T_7 ;
    %vpi_call/w 3 90 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 91 "$dumpvars", 32'sb00000000000000000000000000000001, v0x647905d68770_0, v0x647905d6a1f0_0, v0x647905d69a60_0, v0x647905d69b20_0, v0x647905d69f20_0, v0x647905d69e50_0, v0x647905d69db0_0, v0x647905d69d10_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x647905d34710;
T_8 ;
    %load/vec4 v0x647905d69ff0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x647905d69ff0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x647905d69ff0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 126 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "s", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 127 "$display", "Hint: Output '%s' has no mismatches.", "s" {0 0 0};
T_8.1 ;
    %load/vec4 v0x647905d69ff0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x647905d69ff0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x647905d69ff0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "overflow", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.3;
T_8.2 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "overflow" {0 0 0};
T_8.3 ;
    %load/vec4 v0x647905d69ff0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x647905d69ff0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 131 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 132 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x647905d69ff0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x647905d69ff0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x647905d34710;
T_9 ;
    %wait E_0x647905d33510;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x647905d69ff0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x647905d69ff0_0, 4, 32;
    %load/vec4 v0x647905d6a130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x647905d69ff0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x647905d69ff0_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x647905d69ff0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x647905d69ff0_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x647905d69f20_0;
    %load/vec4 v0x647905d69f20_0;
    %load/vec4 v0x647905d69e50_0;
    %xor;
    %load/vec4 v0x647905d69f20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x647905d69ff0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 148 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x647905d69ff0_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x647905d69ff0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x647905d69ff0_0, 4, 32;
T_9.4 ;
    %load/vec4 v0x647905d69db0_0;
    %load/vec4 v0x647905d69db0_0;
    %load/vec4 v0x647905d69d10_0;
    %xor;
    %load/vec4 v0x647905d69db0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.8, 6;
    %load/vec4 v0x647905d69ff0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x647905d69ff0_0, 4, 32;
T_9.10 ;
    %load/vec4 v0x647905d69ff0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x647905d69ff0_0, 4, 32;
T_9.8 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/validation_set/ece241_2014_q1c/ece241_2014_q1c_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/parameter_sweep/candidates5_depth3/ece241_2014_q1c/iter0/response2/top_module.sv";
