<!doctype html>
<html>
  <head>
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="chrome=1">
    <title>Synthesijer by synthesijer</title>

    <link rel="stylesheet" href="stylesheets/styles.css">
    <link rel="stylesheet" href="stylesheets/github-light.css">
    <meta name="viewport" content="width=device-width, initial-scale=1, user-scalable=no">
    <!--[if lt IE 9]>
	<script src="//html5shiv.googlecode.com/svn/trunk/html5.js"></script>
	<![endif]-->
  </head>
  <body>
    <div class="wrapper">
      <header>
        <h1>Synthesijer</h1>
        <p></p>

        <p class="view"><a href="https://github.com/synthesijer/synthesijer">Synthesijer</a></p>
	<p class="view"><a href="https://github.com/synthesijer/extra-libs">Extra-libs</a></p>
	<p class="view"><a href="https://github.com/synthesijer/synthesijer.scala">Synthesijer.Scala</a></p>

	<!--
            <ul><li><a href="https://github.com/synthesijer/web/zipball/master">Download <strong>ZIP File</strong></a></li></ul>
	    <ul><li><a href="https://github.com/synthesijer/web/tarball/master">Download <strong>TAR Ball</strong></a></li></ul>
            <ul><li><a href="https://github.com/synthesijer/web">View On <strong>GitHub</strong></a></li></ul>
	    -->
      </header>
      <section>
        <h2>
	  <a id="welcome-to-github-pages" class="anchor" href="#welcome-to-github-pages" aria-hidden="true"><span class="octicon octicon-link"></span></a>About Synthesijer</h2>

	<p>Synthesijer is a high-level synthesis tool, which generates VHDL and Verilog HDL code from Java code. Synthesijer also provides a backend to generate VHDL/Verilog HDL, which helps to develop high-level synthesis tools and DSLs.</p>


	<h2>Quick Start</h2>

	<h3>Pre-Requirements</h3>
	<p>
	<ul>
	  <li>Java SE 8</li>
	</ul>
	</p>

	<h3>Download Synthesijer</h3>
	<p>
	Download Synthesijer.
	</p>

	<p>
	<pre><code>
    Usage: java [-cp classpath] synthesijer.Main [options] sources
    Options:
    -h, --help: print this help
    --vhdl: output VHDL
    --verilog: output Verilog HDL
    (If you specify neither --vhdl nor --verilog, --vhdl is selected.)
    --config=file: thespecified file is used for compiler settings
    --no-optimize: do not apply any optimizations
    --chaining: do operation chaining in qreedy manner
    --operation-strength-reduction: do opeartion strength reduction
    --ip-exact=TOP: generates a IP package template for "TOP" module
    --vendor=name: to specify vendor id for generating a IP package
    --libname=name: to specify library name for generating a IP package
	</code></pre>
	</p>

	<h3>Writing 1st Program</h3>
	<p>
	  This is a sample program to compile with Synthesijer.
	</p>

	<p>
	  <pre><code>
public class Test{
    public boolean flag;
    private int count;

    public void run(){
        while(true){
            count++;
            if(count > 5000000){
                count = 0;
                flag = !flag;
            }
        }
    }
}
</code></pre>
</p>
	<footer>
          <p>This project is maintained by <a href="https://github.com/synthesijer">synthesijer</a></p>
          <p><small>Hosted on GitHub Pages &mdash; Theme by <a href="https://github.com/orderedlist">orderedlist</a></small></p>
	</footer>
    </div>
    <script src="javascripts/scale.fix.js"></script>
    
  </body>
</html>
