\hypertarget{group___s_p_i___peripheral}{}\doxysection{S\+PI}
\label{group___s_p_i___peripheral}\index{SPI@{SPI}}
\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___s_p_i___register___accessor___macros}{S\+P\+I -\/ Register accessor macros}}
\item 
\mbox{\hyperlink{group___s_p_i___register___masks}{S\+P\+I Register Masks}}
\end{DoxyCompactItemize}
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_s_p_i___mem_map}{S\+P\+I\+\_\+\+Mem\+Map}}
\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___s_p_i___peripheral_ga851f64a97b5919c1f99a34db5918b3b4}{S\+P\+I0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}}~((\mbox{\hyperlink{group___s_p_i___peripheral_ga7e4e9921e4d56bdbb10a04e77743ff5e}{S\+P\+I\+\_\+\+Mem\+Map\+Ptr}})0x40076000u)
\item 
\#define \mbox{\hyperlink{group___s_p_i___peripheral_gae28fd789e0602a32076c1c13ca39f5af}{S\+P\+I1\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}}~((\mbox{\hyperlink{group___s_p_i___peripheral_ga7e4e9921e4d56bdbb10a04e77743ff5e}{S\+P\+I\+\_\+\+Mem\+Map\+Ptr}})0x40077000u)
\item 
\#define \mbox{\hyperlink{group___s_p_i___peripheral_ga3a16fecfe27c2052ab60e014be3f66f6}{S\+P\+I\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}}~\{ \mbox{\hyperlink{group___s_p_i___peripheral_ga851f64a97b5919c1f99a34db5918b3b4}{S\+P\+I0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}}, \mbox{\hyperlink{group___s_p_i___peripheral_gae28fd789e0602a32076c1c13ca39f5af}{S\+P\+I1\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}} \}
\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \mbox{\hyperlink{struct_s_p_i___mem_map}{S\+P\+I\+\_\+\+Mem\+Map}} $\ast$ \mbox{\hyperlink{group___s_p_i___peripheral_ga7e4e9921e4d56bdbb10a04e77743ff5e}{S\+P\+I\+\_\+\+Mem\+Map\+Ptr}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___s_p_i___peripheral_ga851f64a97b5919c1f99a34db5918b3b4}\label{group___s_p_i___peripheral_ga851f64a97b5919c1f99a34db5918b3b4}} 
\index{SPI@{SPI}!SPI0\_BASE\_PTR@{SPI0\_BASE\_PTR}}
\index{SPI0\_BASE\_PTR@{SPI0\_BASE\_PTR}!SPI@{SPI}}
\doxysubsubsection{\texorpdfstring{SPI0\_BASE\_PTR}{SPI0\_BASE\_PTR}}
{\footnotesize\ttfamily \#define S\+P\+I0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR~((\mbox{\hyperlink{group___s_p_i___peripheral_ga7e4e9921e4d56bdbb10a04e77743ff5e}{S\+P\+I\+\_\+\+Mem\+Map\+Ptr}})0x40076000u)}

Peripheral S\+P\+I0 base pointer \mbox{\Hypertarget{group___s_p_i___peripheral_gae28fd789e0602a32076c1c13ca39f5af}\label{group___s_p_i___peripheral_gae28fd789e0602a32076c1c13ca39f5af}} 
\index{SPI@{SPI}!SPI1\_BASE\_PTR@{SPI1\_BASE\_PTR}}
\index{SPI1\_BASE\_PTR@{SPI1\_BASE\_PTR}!SPI@{SPI}}
\doxysubsubsection{\texorpdfstring{SPI1\_BASE\_PTR}{SPI1\_BASE\_PTR}}
{\footnotesize\ttfamily \#define S\+P\+I1\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR~((\mbox{\hyperlink{group___s_p_i___peripheral_ga7e4e9921e4d56bdbb10a04e77743ff5e}{S\+P\+I\+\_\+\+Mem\+Map\+Ptr}})0x40077000u)}

Peripheral S\+P\+I1 base pointer \mbox{\Hypertarget{group___s_p_i___peripheral_ga3a16fecfe27c2052ab60e014be3f66f6}\label{group___s_p_i___peripheral_ga3a16fecfe27c2052ab60e014be3f66f6}} 
\index{SPI@{SPI}!SPI\_BASE\_PTRS@{SPI\_BASE\_PTRS}}
\index{SPI\_BASE\_PTRS@{SPI\_BASE\_PTRS}!SPI@{SPI}}
\doxysubsubsection{\texorpdfstring{SPI\_BASE\_PTRS}{SPI\_BASE\_PTRS}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS~\{ \mbox{\hyperlink{group___s_p_i___peripheral_ga851f64a97b5919c1f99a34db5918b3b4}{S\+P\+I0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}}, \mbox{\hyperlink{group___s_p_i___peripheral_gae28fd789e0602a32076c1c13ca39f5af}{S\+P\+I1\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}} \}}

Array initializer of S\+PI peripheral base pointers 

\doxysubsection{Typedef Documentation}
\mbox{\Hypertarget{group___s_p_i___peripheral_ga7e4e9921e4d56bdbb10a04e77743ff5e}\label{group___s_p_i___peripheral_ga7e4e9921e4d56bdbb10a04e77743ff5e}} 
\index{SPI@{SPI}!SPI\_MemMapPtr@{SPI\_MemMapPtr}}
\index{SPI\_MemMapPtr@{SPI\_MemMapPtr}!SPI@{SPI}}
\doxysubsubsection{\texorpdfstring{SPI\_MemMapPtr}{SPI\_MemMapPtr}}
{\footnotesize\ttfamily typedef struct \mbox{\hyperlink{struct_s_p_i___mem_map}{S\+P\+I\+\_\+\+Mem\+Map}}$\ast$ \mbox{\hyperlink{group___s_p_i___peripheral_ga7e4e9921e4d56bdbb10a04e77743ff5e}{S\+P\+I\+\_\+\+Mem\+Map\+Ptr}}}

S\+PI -\/ Peripheral register structure 