Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jul  3 14:26:23 2019
| Host         : andrea-X580VD running 64-bit Ubuntu 18.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_UART_1_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_UART_1_0 (user.org:user:UART:1.0) from (Rev. 33) to (Rev. 34)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jul  3 14:26:23 2019
| Host         : andrea-X580VD running 64-bit Ubuntu 18.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_UART_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_UART_0_0 (user.org:user:UART:1.0) from (Rev. 33) to (Rev. 34)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jul  3 14:23:52 2019
| Host         : andrea-X580VD running 64-bit Ubuntu 18.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_UART_1_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_UART_1_0 (user.org:user:UART:1.0) from (Rev. 46) to (Rev. 33)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jul  3 14:23:52 2019
| Host         : andrea-X580VD running 64-bit Ubuntu 18.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_UART_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_UART_0_0 (user.org:user:UART:1.0) from (Rev. 46) to (Rev. 33)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jul  3 14:07:33 2019
| Host         : andrea-X580VD running 64-bit Ubuntu 18.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_UART_1_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_UART_1_0 (user.org:user:UART:1.0) from (Rev. 41) to (Rev. 46)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jul  3 14:07:32 2019
| Host         : andrea-X580VD running 64-bit Ubuntu 18.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_UART_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_UART_0_0 (user.org:user:UART:1.0) from (Rev. 41) to (Rev. 46)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Jul  2 19:13:02 2019
| Host         : andrea-X580VD running 64-bit Ubuntu 18.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_UART_1_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_UART_1_0 (user.org:user:UART:1.0) from (Rev. 40) to (Rev. 41)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Jul  2 19:13:02 2019
| Host         : andrea-X580VD running 64-bit Ubuntu 18.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_UART_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_UART_0_0 (user.org:user:UART:1.0) from (Rev. 40) to (Rev. 41)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Jul  2 19:04:03 2019
| Host         : andrea-X580VD running 64-bit Ubuntu 18.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_UART_1_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_UART_1_0 (user.org:user:UART:1.0) from (Rev. 39) to (Rev. 40)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Jul  2 19:04:03 2019
| Host         : andrea-X580VD running 64-bit Ubuntu 18.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_UART_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_UART_0_0 (user.org:user:UART:1.0) from (Rev. 39) to (Rev. 40)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Jul  2 15:58:15 2019
| Host         : andrea-X580VD running 64-bit Ubuntu 18.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_UART_1_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_UART_1_0 (user.org:user:UART:1.0) from (Rev. 38) to (Rev. 39)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Jul  2 15:58:15 2019
| Host         : andrea-X580VD running 64-bit Ubuntu 18.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_UART_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_UART_0_0 (user.org:user:UART:1.0) from (Rev. 38) to (Rev. 39)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Jul  2 15:41:08 2019
| Host         : andrea-X580VD running 64-bit Ubuntu 18.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_UART_1_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_UART_1_0 (user.org:user:UART:1.0) from (Rev. 37) to (Rev. 38)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Jul  2 15:41:08 2019
| Host         : andrea-X580VD running 64-bit Ubuntu 18.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_UART_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_UART_0_0 (user.org:user:UART:1.0) from (Rev. 37) to (Rev. 38)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Jul  2 15:05:16 2019
| Host         : andrea-X580VD running 64-bit Ubuntu 18.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_UART_1_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_UART_1_0 (user.org:user:UART:1.0) from (Rev. 36) to (Rev. 37)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Jul  2 15:05:16 2019
| Host         : andrea-X580VD running 64-bit Ubuntu 18.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_UART_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_UART_0_0 (user.org:user:UART:1.0) from (Rev. 36) to (Rev. 37)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Jul  2 14:42:34 2019
| Host         : andrea-X580VD running 64-bit Ubuntu 18.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_UART_1_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_UART_1_0 (user.org:user:UART:1.0) from (Rev. 35) to (Rev. 36)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Jul  2 14:42:33 2019
| Host         : andrea-X580VD running 64-bit Ubuntu 18.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_UART_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_UART_0_0 (user.org:user:UART:1.0) from (Rev. 35) to (Rev. 36)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Jul  2 13:17:06 2019
| Host         : andrea-X580VD running 64-bit Ubuntu 18.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_UART_1_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_UART_1_0 (user.org:user:UART:1.0) from (Rev. 34) to (Rev. 35)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Jul  2 13:17:06 2019
| Host         : andrea-X580VD running 64-bit Ubuntu 18.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_UART_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_UART_0_0 (user.org:user:UART:1.0) from (Rev. 34) to (Rev. 35)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Jul  2 11:27:51 2019
| Host         : andrea-X580VD running 64-bit Ubuntu 18.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_UART_1_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_UART_1_0 (user.org:user:UART:1.0) from (Rev. 33) to (Rev. 34)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Jul  2 11:27:51 2019
| Host         : andrea-X580VD running 64-bit Ubuntu 18.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_UART_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_UART_0_0 (user.org:user:UART:1.0) from (Rev. 33) to (Rev. 34)

