
rsp_chasint.c,13797
#define SNMPPART_DECL223,7990
#define N_cisco7505224,8012
#define N_cisco7506225,8032
#define N_cisco7507226,8052
#define N_cisco7513227,8072
#define N_cisco7000228,8092
#define N_cisco7010229,8112
#define N_ciscoGatewayServer230,8132
#define CHASSIS_INTERFACE_SLOT	242,8375
#define DBUS_NUM_SLOTS	243,8409
#define SLOTBITS_PER_BYTE	244,8436
#define CI_CYCLE_CLEAR_MINUTES	249,8533
#define CI_CYCLE_TRIP_POINT	255,8679
typedef volatile uchar v_uchar;v_uchar257,8711
typedef struct chasint_dbus_ chasint_dbus_262,8773
} chasint_dbus_t;chasint_dbus_t294,9600
#define DBUS_STATUS_CI_ERR(DBUS_STATUS_CI_ERR296,9619
#define DBUS_STATUS_CI_COND(DBUS_STATUS_CI_COND297,9670
#define BPLANE_ID_ARB_ID(BPLANE_ID_ARB_ID299,9716
#define BPLANE_ID_BACKPLANE_ID(BPLANE_ID_BACKPLANE_ID300,9756
#define   BACKPLANE_7506	301,9803
#define   BACKPLANE_7505	302,9831
#define   BACKPLANE_7513	303,9859
#define   BACKPLANE_7507	304,9887
#define   BACKPLANE_7000	305,9915
#define   BACKPLANE_TOKTEST	306,9974
#define   BACKPLANE_UNKNOWN	307,10005
#define BP7507_OFFSET	312,10117
#define FANS_7507	313,10142
#define PS_7507	314,10163
#define FANS_7505	320,10327
#define FAN_SHUTDOWN_7505	321,10348
#define PS_7505	322,10385
#define FANS_7513	330,10483
#define BP7513_FAN_MAIN	331,10504
#define BP7513_FAN_PS1	332,10531
#define BP7513_FAN_PS2	333,10557
#define PS_7513	334,10583
#define SLOTS_7506	339,10649
#define SLOTS_7505	340,10671
#define SLOTS_7513	341,10693
#define SLOTS_7507	342,10716
#define SLOTS_TOKTEST	343,10738
#define PS_ID_PS1_ID(PS_ID_PS1_ID345,10765
#define PS_ID_PS2_ID(PS_ID_PS2_ID346,10804
#define   BP7513PS1200WAC	347,10841
#define   BP7513PS1200WDC	348,10870
#define   BP7505PS600WAC	349,10899
#define   BP7505PS600WDC	350,10927
#define   BP7507PS850W	351,10955
#define   BP7507PS700W	352,10982
#define BP7513_1200W_P5_CAPACITY	354,11010
#define BP7513_1200W_P12_CAPACITY	355,11072
#define BP7513_1200W_N12_CAPACITY	356,11119
#define BP7513_1200W_P24_CAPACITY	357,11166
#define INT_STATUS_TEMP_BIT	359,11214
#define INT_STATUS_PS1_BIT	360,11248
#define INT_STATUS_PS2_BIT	361,11281
#define INT_STATUS_BFAIL_BIT	362,11314
#define INT_STATUS_BMASK	363,11349
#define INT_STATUS_TEMP(INT_STATUS_TEMP365,11381
#define INT_STATUS_PS1_FAIL(INT_STATUS_PS1_FAIL366,11445
#define INT_STATUS_PS2_FAIL(INT_STATUS_PS2_FAIL367,11513
#define INT_STATUS_PSX_FAIL(INT_STATUS_PSX_FAIL368,11581
#define INT_STATUS_BFAIL(INT_STATUS_BFAIL370,11698
#define INT_STATUS_BLOWERNUM(INT_STATUS_BLOWERNUM371,11763
#define INT_MASK_TEMP	373,11822
#define INT_MASK_PS1FAIL	374,11876
#define INT_MASK_PS2FAIL	375,11932
#define INT_MASK_BFAIL	376,11988
#define INT_MASK_PS_SHUTDOWN(INT_MASK_PS_SHUTDOWN377,12043
#define INT_MASK_BOARD_SHUTDOWN(INT_MASK_BOARD_SHUTDOWN378,12096
#define INT_MASK_TEMP_WARN(INT_MASK_TEMP_WARN379,12151
#define INT_MASK_RESTART_OK(INT_MASK_RESTART_OK380,12202
#define INT_TRIP_POINTS(INT_TRIP_POINTS381,12254
#define POWER_CTL_OVERRIDE	383,12296
#define POWER_CTL_PS2_SHUT	384,12329
#define POWER_CTL_PS1_SHUT	385,12362
#define POWER_CTL_TEMPR	386,12395
#define POWER_CTL_TEMPSEL	387,12426
#define POWER_CTL_SDA	388,12458
#define POWER_CTL_SCL	389,12487
#define POWER_STATUS_TRIP_POINT(POWER_STATUS_TRIP_POINT391,12517
#define POWER_STATUS_CYCLE_COUNT(POWER_STATUS_CYCLE_COUNT392,12563
#define AD_CTL_INPUT_SELECT(AD_CTL_INPUT_SELECT394,12613
#define   MUX_RSPu0_INLET_TEMP	395,12658
#define   MUX_RSPu0_HOT_SPOT	396,12692
#define   MUX_RSPu0_EXHAUST	397,12724
#define   MUX_RSPu1_INLET_TEMP	398,12755
#define   MUX_RSPu1_HOT_SPOT	399,12789
#define   MUX_RSPu1_EXHAUST	400,12821
#define   MUX_PLUS12V_MONITOR	401,12852
#define   MUX_PLUS5V_MONITOR	402,12885
#define   MUX_MINUS12V_MONITOR	403,12917
#define   MUX_PLUS24V_MONITOR	404,12951
#define   MUX_VREF_2POINT5	405,12984
#define   MUX_PS1_PLUS5V_CURRENT	406,13015
#define   MUX_PS2_PLUS5V_CURRENT	407,13051
#define   MUX_PS1_PLUS12V_CURRENT	408,13087
#define   MUX_PS2_PLUS12V_CURRENT	409,13124
#define   MUX_DO_NOT_USE	410,13161
#define   MUX_PS1_MINUS12V_CURRENT	411,13190
#define   MUX_PS2_MINUS12V_CURRENT	412,13228
#define CIMUX_TEMP(CIMUX_TEMP414,13267
#define DEGREES_C2F(DEGREES_C2F416,13332
#define CIMUX_mV_PLUS5(CIMUX_mV_PLUS5418,13374
#define CIMUX_mV_PLUS12(CIMUX_mV_PLUS12419,13428
#define CIMUX_mV_MINUS12(CIMUX_mV_MINUS12420,13483
#define CIMUX_mV_PLUS24(CIMUX_mV_PLUS24421,13533
#define CIMUX_mV_2POINT5(CIMUX_mV_2POINT5422,13588
#define TRIP_TEMP_CELSIUS(TRIP_TEMP_CELSIUS424,13646
#define MILLI_TO_UNITS(MILLI_TO_UNITS426,13722
#define HUNDREDTHS(HUNDREDTHS427,13763
#define A2D_MAXVAL	429,13813
#define WARN_LOW_DISABLE	430,13837
#define WARN_HIGH_DISABLE	431,13864
#define CIMUX_mAMP_P5_7513(CIMUX_mAMP_P5_7513436,13946
#define CIMUX_mAMP_P12_7513(CIMUX_mAMP_P12_7513437,14006
#define CIMUX_mAMP_N12_7513(CIMUX_mAMP_N12_7513438,14067
#define measure_current(measure_current444,14215
#define dual_cpu_capable(dual_cpu_capable446,14275
#define monitor_power_supply(monitor_power_supply449,14381
#define variable_blower(variable_blower451,14449
#define soft_shutdown_works(soft_shutdown_works453,14509
#define KEY_MAGIC_VALUE	461,14709
    KEY_MAGIC 464,14747
    KEY_MAGIC = DS1201_CI,464,14747
    KEY_BACKPLANE_ID,465,14774
    KEY_PS1_ID,466,14796
    KEY_PS2_ID,467,14812
    KEY_TEMP_RSP0_IN,469,14829
    KEY_TEMP_RSP0_HOT,470,14851
    KEY_TEMP_RSP0_EX,471,14874
    KEY_TEMP_RSP1_IN,472,14896
    KEY_TEMP_RSP1_HOT,473,14918
    KEY_TEMP_RSP1_EX,474,14941
    KEY_VOLT_P12,475,14963
    KEY_VOLT_P5,476,14981
    KEY_VOLT_N12,477,14998
    KEY_VOLT_P24,478,15016
    KEY_AMP_PS1_P5,479,15034
    KEY_AMP_PS2_P5,480,15054
    KEY_AMP_PS1_P12,481,15074
    KEY_AMP_PS2_P12,482,15095
    KEY_AMP_PS1_N12,483,15116
    KEY_AMP_PS2_N12,484,15137
    KEY_INVALID 485,15158
    KEY_INVALID = 0xff,485,15158
} warn_state_t;warn_state_t497,15344
typedef struct poll_t_ poll_t_502,15394
} poll_t;poll_t508,15526
#define SET_SKIP_POLL	510,15537
#define SKIP_POLL(SKIP_POLL511,15564
typedef uint ci_format_t(ci_format_t513,15622
typedef int ci_convert_t(ci_convert_t514,15672
typedef struct env_t_ env_t_516,15712
} env_t;env_t527,16285
#define MAX_ENVSTAT_FORMAT	529,16295
typedef char rspbuf[rspbuf537,16542
#define P12_WARN_LOW	548,16801
#define P12_WARN_HIGH	549,16844
#define P12_CRIT_LOW	550,16892
#define P12_CRIT_HIGH	551,16935
#define P5_WARN_LOW	560,17095
#define P5_WARN_HIGH	561,17136
#define P5_CRIT_LOW	562,17182
#define P5_CRIT_HIGH	563,17223
#define N12_WARN_LOW	572,17371
#define N12_WARN_HIGH	573,17413
#define N12_CRIT_LOW	574,17460
#define N12_CRIT_HIGH	575,17502
#define P24_WARN_LOW	584,17664
#define P24_WARN_HIGH	585,17705
#define P24_CRIT_LOW	586,17751
#define P24_CRIT_HIGH	587,17792
#define P25_WARN_LOW	596,17955
#define P25_WARN_HIGH	597,17996
#define ENVTABLE_SIZE	634,19592
#define temp_table	636,19656
#define rsp0_inlet_env	637,19692
#define rsp0_hotpoint_env	638,19732
#define rsp0_exhaust_env	639,19774
#define rsp1_inlet_env	640,19815
#define rsp1_hotpoint_env	641,19855
#define rsp1_exhaust_env	642,19897
#define TEMP_TABLE_SIZE	643,19938
#define volt_table	645,19966
#define VOLT_TABLE_SIZE	646,20016
#define PLUS12V_5PERCENT_HIGH	650,20105
#define PLUS12V_5PERCENT_LOW	651,20149
typedef int ci_mAmp_t(ci_mAmp_t653,20192
typedef struct amp_t_ amp_t_657,20311
} amp_t;amp_t668,20905
#define AMPTABLE_SIZE	688,21737
#define ps1_p5_amp	690,21801
#define ps1_p12_amp	691,21836
#define ps1_n12_amp	692,21872
#define ps2_p5_amp	693,21908
#define ps2_p12_amp	694,21943
#define ps2_n12_amp	695,21979
#define ps1_table	697,22016
#define PS1TABLE_SIZE	698,22050
#define ps2_table	700,22075
#define PS2TABLE_SIZE	701,22109
#define DUALPS_PS1_SYSLOAD	705,22165
#define DUALPS_PS2_SYSLOAD	706,22199
#define DUALPS_UNBALANCE	707,22264
#define LOAD_DIFF_PERCENT	709,22328
#define OUTPUT_WARN_PERCENT	710,22357
#define X9241_SLAVE_ADDR(X9241_SLAVE_ADDR719,22578
#define X9241_SLAVE_ADDR_BITS	720,22621
#define NO_WCR	722,22654
#define NO_REG	723,22673
#define X9241_CMD_BITS	725,22693
#define X9241_CMD_SHIFT	726,22719
#define X9241_WCR_SHIFT	727,22746
#define X9241_CMD(X9241_CMD728,22773
#define   READ_WCR	730,22873
#define   WRITE_WCR	731,22929
#define   READ_REG	732,22983
#define   WRITE_REG	733,23044
#define   XFR_REG2WCR	734,23103
#define   XFR_WCR2REG	735,23151
#define   XFR_REG2ALLWCRS	736,23199
#define   XFR_ALLWCRS2REG	737,23245
#define   INCDEC_WCR	738,23291
#define   DISABLE_POT	739,23333
#define X9241_CASCADE_WIPER	741,23400
#define X9241_DISABLE_WIPER	742,23459
#define X9241_MIN_CLOCK_PERIOD	744,23531
#define X9241_MIN_CLOCK_LOW	745,23596
#define X9241_MIN_CLOCK_HIGH	746,23649
#define X9241_TSU_STA	747,23703
#define X9241_THD_STA	748,23762
#define X9241_TSU_DAT	749,23822
#define X9241_TSU_ACKOUT	750,23882
#define X9241_THD_DATAOUT	751,23944
#define X9241_TSU_STO	752,24007
#define X9241_TBUF	753,24065
#define X9241_TWR	754,24119
#define X9241_TSTPWV	756,24205
#define X9241_TCLWV	757,24267
#define X9241_MAXVAL	760,24333
#define X9241_NUMPOTS	762,24359
#define POT_TEMP_RESTART_OK	764,24385
#define POT_TEMP_INTERRUPT	765,24437
#define POT_TEMP_BOARD_SHUT	766,24488
#define POT_TEMP_PS_SHUT	767,24540
#define POT_TEMPSEL0	768,24589
#define POT_TEMPSEL1	769,24635
#define POT_BLOWER_SPEED	770,24681
#define POT_NC	771,24730
#define TEMPSOURCE_INLET	782,24975
#define TEMPSOURCE_HOTPOINT	783,25002
#define TEMPSOURCE_EXHAUST	784,25032
#define TEMPSEL_BIT0(TEMPSEL_BIT0786,25062
#define TEMPSEL_BIT1(TEMPSEL_BIT1787,25121
#define ALTERNATE 794,25361
dbus_present_inline 826,26391
#define DBUS_PRESENT(DBUS_PRESENT834,26605
#define BP7513_PSREMOVED	857,27027
#define BP7507_PSREMOVED	858,27054
#define C7505_IN_WARN	867,27188
#define C7505_IN_CRIT	868,27233
#define C7505_HOT_WARN	869,27278
#define C7505_HOT_CRIT	870,27324
#define C7000_IN_WARN	872,27371
#define C7000_IN_CRIT	873,27416
#define C7000_HOT_WARN	874,27461
#define C7000_HOT_CRIT	875,27507
#define C7505_RSP1_RESTART	888,27826
#define C7505_RSP1_INTERRUPT	889,27875
#define C7505_RSP1_BOARD_SHUT	890,27932
#define C7505_RSP1_PS_SHUT	891,27984
#define C7000_RESTART	900,28303
#define C7000_INTERRUPT	901,28346
#define C7000_BOARD_SHUT	902,28394
#define C7000_PS_SHUT	903,28441
#define C7000_PS_BOARD_DIFF	904,28505
#define RSP7000_TO_CI7000(RSP7000_TO_CI7000909,28592
#define THRESH_DEFAULT	922,28950
#define THRESH_RSP1_7505 931,29213
#define THRESH_RSP7000	940,29486
x9241_start 967,30163
x9241_stop 985,30647
x9241_sendbits 1003,31100
x9241_readbits 1026,31542
x9241_read_ack 1051,32060
} eepot_return_t;eepot_return_t1078,32798
eepot_cmd_quiet 1084,32889
eepot_cmd 1156,34590
x9241_check_or_set 1185,35139
write_pot 1211,35655
read_pot 1225,35922
#define SAMPLE_COUNT	1237,36213
#define A2D_DELAY_MS	1238,36270
} a2d_state_t;a2d_state_t1244,36406
select_a2d 1252,36503
read_a2d 1288,37236
ci_read_a2d 1303,37550
test_ci_x9241 1318,37837
test_ci_override 1360,38659
rsp_slot 1373,38924
test_ci_tempsource 1395,39570
bp_name 1429,40412
#define NELEMENTS(NELEMENTS1442,40750
ps_name 1448,40859
rsptemp 1474,41353
ps_removed 1512,42199
believe_7513fan 1526,42518
get_int_status 1552,42918
rsp_voltage 1608,44291
ci_mAmp 1638,45091
fan_name 1647,45278
ps_capacity 1681,45931
ps_fully_loaded 1705,46461
rsp_current 1722,46847
show_env_all 1745,47399
show_env_default 1865,50872
show_x9241_temps 1933,52534
show_env_table 1966,53366
show_env_last 2015,54367
void show_env 2058,55234
chasint_interrupt 2101,56051
rsp_ci_noyoyo 2119,56448
ci_temp 2134,56782
ci_temp_celsius 2143,56953
ci_volt_p12 2149,57030
ci_volt_p12_mv 2158,57201
ci_volt_p5 2164,57282
ci_volt_p5_mv 2173,57451
ci_volt_n12 2179,57530
ci_volt_n12_mv 2188,57703
ci_volt_p24 2194,57785
ci_volt_p24_mv 2203,57956
ci_volt_2p5 2209,58037
ci_volt_2p5_mv 2218,58209
ci_mAmp_p5 2224,58290
ci_mAmp_p12 2234,58513
ci_mAmp_n12 2244,58738
lastenv_read 2257,59033
lastenv_write 2268,59214
get_lastenv 2281,59475
env_trap 2322,60366
#define ENV_WARN_INTERVAL	2331,60650
#define ENV_CRIT_INTERVAL	2332,60684
env_warn 2338,60770
amp_warn 2391,62094
dual_ps_warnings 2410,62634
check_ps 2476,64626
bfail_7505_msg 2499,65217
bfail_7505 2518,65627
check_fan 2549,66399
setup_lastenv 2579,67203
ci_validate 2591,67460
ci_daemon 2614,67882
ci_notfound 2717,70549
#define CI_VERSION 2736,70915
ci_analyze 2742,71035
rsp1_dualbus_slot 2776,71901
compute_rsp_slot 2801,72419
adjust_rsp_slot 2851,73517
self2chassismib 2867,73807
chassis_init_5slot 2933,75611
chassis_init_7slot 2946,75835
chassis_init_13slot 2959,76062
ci_chassis_init 2971,76244
temp_thresh_ix 3040,78035
chasint_subsys_init 3065,78581
snmp_platform_get_oid 3274,84811
snmp_platform_get_value 3285,85010
snmp_platform_get_card_value 3300,85337
snmp_platform_get_if_value 3352,87038
slot_present_inline 3441,89887
slot_present 3459,90224
dbus_present 3465,90300
int dbus_system_rp_slot 3473,90435
dbus_cpu_slot 3482,90557
ci_present 3499,90934
ci_volt_valid 3509,91044
ci_volt_descr 3524,91298
ci_volt_value 3531,91388
ci_volt_lowthresh 3541,91533
ci_volt_highthresh 3551,91674
ci_volt_lastvalue 3561,91817
ci_volt_state 3573,92023
ci_temp_valid 3591,92499
ci_temp_descr 3606,92753
ci_temp_value 3613,92843
ci_temp_thresh 3623,92988
ci_temp_lastvalue 3633,93127
ci_temp_state 3643,93276
ci_fan_valid 3661,93760
ci_fan_descr 3675,94002
ci_fan_state 3681,94066
ci_ps_valid 3697,94382
ci_ps_descr 3709,94550
ci_ps_state 3721,94751
ci_ps_source 3736,95129
