(pcb "/home/datrus/stuff/tinycom/tinycom-a20/tinycom-a20.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.0-rc1-stable")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer In1.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (layer In2.Cu
      (type signal)
      (property
        (index 2)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 3)
      )
    )
    (boundary
      (path pcb 0  92964 -127762  84836 -127762  84836 -154940  93726 -154940
            93726 -162052  115824 -162052  115824 -154686  125222 -154686
            125222 -127508  115570 -127508  115570 -120142  93472 -120142
            92964 -120142  92964 -122936  92964 -122936  92964 -127762  92964 -127762)
    )
    (plane GND (polygon In1.Cu 0  93027.5 -120142  115634 -120142  115634 -127508  125286 -127508
            125286 -154686  115888 -154686  115888 -162052  93789.5 -162052
            93789.5 -154940  84899.5 -154940  84899.5 -127762  93027.5 -127762))
    (plane VCC_15 (polygon In2.Cu 0  84899.5 -127762  107252 -127762  107252 -154940  84899.5 -154940))
    (plane VCC_12 (polygon In2.Cu 0  107506 -127762  125286 -127762  125286 -154686  107506 -154686))
    (via "Via[0-3]_600:300_um")
    (rule
      (width 150)
      (clearance 150.1)
      (clearance 150.1 (type default_smd))
      (clearance 37.5 (type smd_smd))
    )
  )
  (placement
    (component Resistors_SMD:R_0603
      (place R2 95567.5 -127877 front 270 (PN R_Small))
      (place R3 96837.5 -127889 front 90 (PN R_Small))
      (place R1 97091.5 -154940 front 270 (PN R_Small))
      (place R4 108522 -154686 front 270 (PN R_Small))
      (place R5 113602 -153162 back 180 (PN R_Small))
      (place R6 116776 -153162 back 180 (PN R_Small))
      (place R7 119952 -153162 back 180 (PN R_Small))
      (place R8 113474 -130302 front 0 (PN R_Small))
      (place R9 103517 -130429 front 0 (PN R_Small))
      (place R10 91249.5 -128714 front 180 (PN R_Small))
    )
    (component "441fbga-p08:441TFBGA-P0.8"
      (place U1 112601 -141044 front 0 (PN ALLWINNERA10/TFBGA441))
    )
    (component Socket_Strips:Socket_Strip_Straight_2x08
      (place P1 95821.5 -157670 front 0 (PN CONN_02X08))
      (place P2 95758 -122618 front 0 (PN CONN_02X08))
    )
    (component tsop48:TSOP48
      (place U3 118428 -140970 back 0 (PN H27UBG8T2A/TSOP48))
    )
    (component opendous:Crystal_5x3.2mm
      (place Y1 118174 -129286 front 180 (PN Crystal_Small))
    )
    (component tinycom:crystal3215
      (place Y2 106978 -132802 front 180 (PN Crystal_Small))
    )
    (component Capacitors_SMD:C_0603
      (place C3 105728 -127952 front 90 (PN C_Small))
      (place C4 108204 -127952 front 90 (PN C_Small))
      (place C5 111824 -152527 front 270 (PN C_Small))
      (place C6 110172 -152527 front 270 (PN C_Small))
      (place C7 93662.5 -127826 front 90 (PN C_Small))
      (place C8 101028 -128016 front 90 (PN C_Small))
      (place C9 85471 -129159 front 90 (PN C_Small))
      (place C10 85534.5 -153480 front 270 (PN C_Small))
      (place C11 100838 -154813 front 270 (PN C_Small))
      (place C12 94615 -155067 front 270 (PN C_Small))
      (place C13 123762 -136144 front 0 (PN C_Small))
      (place C14 123762 -145542 front 0 (PN C_Small))
      (place C15 117666 -152654 front 270 (PN C_Small))
      (place C16 119316 -152654 front 270 (PN C_Small))
      (place C17 123762 -146812 front 0 (PN C_Small))
      (place C18 123762 -137414 front 0 (PN C_Small))
      (place C1 113474 -128651 front 180 (PN C_Small))
      (place C2 122872 -128651 front 0 (PN C_Small))
      (place C19 111379 -129794 front 90 (PN C_Small))
      (place C20 110172 -129794 front 90 (PN C_Small))
    )
    (component tinycom:TC_DDR3_FBGA96
      (place U2 93789.5 -146558 front 270 (PN H5TQG63BFR/FBGA96))
      (place U4 93726 -135255 front 270 (PN H5TQG63BFR/FBGA96))
    )
  )
  (library
    (image Resistors_SMD:R_0603
      (outline (path signal 50  -1300 800  1300 800))
      (outline (path signal 50  -1300 -800  1300 -800))
      (outline (path signal 50  -1300 800  -1300 -800))
      (outline (path signal 50  1300 800  1300 -800))
      (outline (path signal 150  500 -675  -500 -675))
      (outline (path signal 150  -500 675  500 675))
      (pin Rect[T]Pad_500x900_um 1 -750 0)
      (pin Rect[T]Pad_500x900_um 2 750 0)
    )
    (image "441fbga-p08:441TFBGA-P0.8"
      (outline (path signal 381  -9499.6 -9499.6  -9499.6 9499.6))
      (outline (path signal 381  -9499.6 9499.6  9499.6 9499.6))
      (outline (path signal 381  9499.6 9499.6  9499.6 -9499.6))
      (outline (path signal 381  9499.6 -9499.6  -9499.6 -9499.6))
      (pin Oval[T]Pad_198.12x198.12_um A1 -8798.56 8798.56)
      (pin Oval[T]Pad_198.12x198.12_um A2 -7998.46 8798.56)
      (pin Oval[T]Pad_200.66x198.12_um A3 -7198.36 8798.56)
      (pin Oval[T]Pad_200.66x198.12_um A4 -6398.26 8798.56)
      (pin Oval[T]Pad_200.66x198.12_um A5 -5598.16 8798.56)
      (pin Oval[T]Pad_200.66x198.12_um A6 -4798.06 8798.56)
      (pin Oval[T]Pad_200.66x198.12_um A7 -3997.96 8798.56)
      (pin Oval[T]Pad_200.66x198.12_um A8 -3197.86 8798.56)
      (pin Oval[T]Pad_200.66x198.12_um A9 -2397.76 8798.56)
      (pin Oval[T]Pad_200.66x198.12_um A10 -1597.66 8798.56)
      (pin Oval[T]Pad_200.66x198.12_um A11 -797.56 8798.56)
      (pin Oval[T]Pad_198.12x198.12_um A12 0 8798.56)
      (pin Oval[T]Pad_200.66x198.12_um A13 797.56 8798.56)
      (pin Oval[T]Pad_200.66x198.12_um A14 1597.66 8798.56)
      (pin Oval[T]Pad_200.66x198.12_um A15 2397.76 8798.56)
      (pin Oval[T]Pad_200.66x198.12_um A16 3197.86 8798.56)
      (pin Oval[T]Pad_200.66x198.12_um A17 3997.96 8798.56)
      (pin Oval[T]Pad_200.66x198.12_um A18 4798.06 8798.56)
      (pin Oval[T]Pad_200.66x198.12_um A19 5598.16 8798.56)
      (pin Oval[T]Pad_200.66x198.12_um A20 6398.26 8798.56)
      (pin Oval[T]Pad_200.66x198.12_um A21 7198.36 8798.56)
      (pin Oval[T]Pad_198.12x198.12_um A22 7998.46 8798.56)
      (pin Oval[T]Pad_198.12x198.12_um A23 8798.56 8798.56)
      (pin Oval[T]Pad_198.12x198.12_um B1 -8798.56 7998.46)
      (pin Oval[T]Pad_198.12x198.12_um B2 -7998.46 7998.46)
      (pin Oval[T]Pad_200.66x198.12_um B3 -7198.36 7998.46)
      (pin Oval[T]Pad_200.66x198.12_um B4 -6398.26 7998.46)
      (pin Oval[T]Pad_200.66x198.12_um B5 -5598.16 7998.46)
      (pin Oval[T]Pad_200.66x198.12_um B6 -4798.06 7998.46)
      (pin Oval[T]Pad_200.66x198.12_um B7 -3997.96 7998.46)
      (pin Oval[T]Pad_200.66x198.12_um B8 -3197.86 7998.46)
      (pin Oval[T]Pad_200.66x198.12_um B9 -2397.76 7998.46)
      (pin Oval[T]Pad_200.66x198.12_um B10 -1597.66 7998.46)
      (pin Oval[T]Pad_200.66x198.12_um B11 -797.56 7998.46)
      (pin Oval[T]Pad_198.12x198.12_um B12 0 7998.46)
      (pin Oval[T]Pad_200.66x198.12_um B13 797.56 7998.46)
      (pin Oval[T]Pad_200.66x198.12_um B14 1597.66 7998.46)
      (pin Oval[T]Pad_200.66x198.12_um B15 2397.76 7998.46)
      (pin Oval[T]Pad_200.66x198.12_um B16 3197.86 7998.46)
      (pin Oval[T]Pad_200.66x198.12_um B17 3997.96 7998.46)
      (pin Oval[T]Pad_200.66x198.12_um B18 4798.06 7998.46)
      (pin Oval[T]Pad_200.66x198.12_um B19 5598.16 7998.46)
      (pin Oval[T]Pad_200.66x198.12_um B20 6398.26 7998.46)
      (pin Oval[T]Pad_200.66x198.12_um B21 7198.36 7998.46)
      (pin Oval[T]Pad_198.12x198.12_um B22 7998.46 7998.46)
      (pin Oval[T]Pad_198.12x198.12_um B23 8798.56 7998.46)
      (pin Oval[T]Pad_198.12x200.66_um C1 -8798.56 7198.36)
      (pin Oval[T]Pad_198.12x200.66_um C2 -7998.46 7198.36)
      (pin Oval[T]Pad_200.66x200.66_um C3 -7198.36 7198.36)
      (pin Oval[T]Pad_200.66x200.66_um C4 -6398.26 7198.36)
      (pin Oval[T]Pad_200.66x200.66_um C5 -5598.16 7198.36)
      (pin Oval[T]Pad_200.66x200.66_um C6 -4798.06 7198.36)
      (pin Oval[T]Pad_200.66x200.66_um C7 -3997.96 7198.36)
      (pin Oval[T]Pad_200.66x200.66_um C8 -3197.86 7198.36)
      (pin Oval[T]Pad_200.66x200.66_um C9 -2397.76 7198.36)
      (pin Oval[T]Pad_200.66x200.66_um C10 -1597.66 7198.36)
      (pin Oval[T]Pad_200.66x200.66_um C11 -797.56 7198.36)
      (pin Oval[T]Pad_198.12x200.66_um C12 0 7198.36)
      (pin Oval[T]Pad_200.66x200.66_um C13 797.56 7198.36)
      (pin Oval[T]Pad_200.66x200.66_um C14 1597.66 7198.36)
      (pin Oval[T]Pad_200.66x200.66_um C15 2397.76 7198.36)
      (pin Oval[T]Pad_200.66x200.66_um C16 3197.86 7198.36)
      (pin Oval[T]Pad_200.66x200.66_um C17 3997.96 7198.36)
      (pin Oval[T]Pad_200.66x200.66_um C18 4798.06 7198.36)
      (pin Oval[T]Pad_200.66x200.66_um C19 5598.16 7198.36)
      (pin Oval[T]Pad_200.66x200.66_um C20 6398.26 7198.36)
      (pin Oval[T]Pad_200.66x200.66_um C21 7198.36 7198.36)
      (pin Oval[T]Pad_198.12x200.66_um C22 7998.46 7198.36)
      (pin Oval[T]Pad_198.12x200.66_um C23 8798.56 7198.36)
      (pin Oval[T]Pad_198.12x200.66_um D1 -8798.56 6398.26)
      (pin Oval[T]Pad_198.12x200.66_um D2 -7998.46 6398.26)
      (pin Oval[T]Pad_200.66x200.66_um D3 -7198.36 6398.26)
      (pin Oval[T]Pad_200.66x200.66_um D4 -6398.26 6398.26)
      (pin Oval[T]Pad_200.66x200.66_um D5 -5598.16 6398.26)
      (pin Oval[T]Pad_200.66x200.66_um D6 -4798.06 6398.26)
      (pin Oval[T]Pad_200.66x200.66_um D7 -3997.96 6398.26)
      (pin Oval[T]Pad_200.66x200.66_um D8 -3197.86 6398.26)
      (pin Oval[T]Pad_200.66x200.66_um D9 -2397.76 6398.26)
      (pin Oval[T]Pad_200.66x200.66_um D10 -1597.66 6398.26)
      (pin Oval[T]Pad_200.66x200.66_um D11 -797.56 6398.26)
      (pin Oval[T]Pad_198.12x200.66_um D12 0 6398.26)
      (pin Oval[T]Pad_200.66x200.66_um D13 797.56 6398.26)
      (pin Oval[T]Pad_200.66x200.66_um D14 1597.66 6398.26)
      (pin Oval[T]Pad_200.66x200.66_um D15 2397.76 6398.26)
      (pin Oval[T]Pad_200.66x200.66_um D16 3197.86 6398.26)
      (pin Oval[T]Pad_200.66x200.66_um D17 3997.96 6398.26)
      (pin Oval[T]Pad_200.66x200.66_um D18 4798.06 6398.26)
      (pin Oval[T]Pad_200.66x200.66_um D19 5598.16 6398.26)
      (pin Oval[T]Pad_200.66x200.66_um D20 6398.26 6398.26)
      (pin Oval[T]Pad_200.66x200.66_um D21 7198.36 6398.26)
      (pin Oval[T]Pad_198.12x200.66_um D22 7998.46 6398.26)
      (pin Oval[T]Pad_198.12x200.66_um D23 8798.56 6398.26)
      (pin Oval[T]Pad_198.12x200.66_um E1 -8798.56 5598.16)
      (pin Oval[T]Pad_198.12x200.66_um E2 -7998.46 5598.16)
      (pin Oval[T]Pad_200.66x200.66_um E3 -7198.36 5598.16)
      (pin Oval[T]Pad_200.66x200.66_um E4 -6398.26 5598.16)
      (pin Oval[T]Pad_200.66x200.66_um E5 -5598.16 5598.16)
      (pin Oval[T]Pad_200.66x200.66_um E6 -4798.06 5598.16)
      (pin Oval[T]Pad_200.66x200.66_um E7 -3997.96 5598.16)
      (pin Oval[T]Pad_200.66x200.66_um E8 -3197.86 5598.16)
      (pin Oval[T]Pad_200.66x200.66_um E9 -2397.76 5598.16)
      (pin Oval[T]Pad_200.66x200.66_um E10 -1597.66 5598.16)
      (pin Oval[T]Pad_200.66x200.66_um E11 -797.56 5598.16)
      (pin Oval[T]Pad_198.12x200.66_um E12 0 5598.16)
      (pin Oval[T]Pad_200.66x200.66_um E13 797.56 5598.16)
      (pin Oval[T]Pad_200.66x200.66_um E14 1597.66 5598.16)
      (pin Oval[T]Pad_200.66x200.66_um E15 2397.76 5598.16)
      (pin Oval[T]Pad_200.66x200.66_um E16 3197.86 5598.16)
      (pin Oval[T]Pad_200.66x200.66_um E17 3997.96 5598.16)
      (pin Oval[T]Pad_200.66x200.66_um E18 4798.06 5598.16)
      (pin Oval[T]Pad_200.66x200.66_um E19 5598.16 5598.16)
      (pin Oval[T]Pad_200.66x200.66_um E20 6398.26 5598.16)
      (pin Oval[T]Pad_200.66x200.66_um E21 7198.36 5598.16)
      (pin Oval[T]Pad_198.12x200.66_um E22 7998.46 5598.16)
      (pin Oval[T]Pad_198.12x200.66_um E23 8798.56 5598.16)
      (pin Oval[T]Pad_198.12x200.66_um W1 -8798.56 -5598.16)
      (pin Oval[T]Pad_198.12x200.66_um W2 -7998.46 -5598.16)
      (pin Oval[T]Pad_200.66x200.66_um W3 -7198.36 -5598.16)
      (pin Oval[T]Pad_200.66x200.66_um W4 -6398.26 -5598.16)
      (pin Oval[T]Pad_200.66x200.66_um W5 -5598.16 -5598.16)
      (pin Oval[T]Pad_200.66x200.66_um W6 -4798.06 -5598.16)
      (pin Oval[T]Pad_200.66x200.66_um W7 -3997.96 -5598.16)
      (pin Oval[T]Pad_200.66x200.66_um W8 -3197.86 -5598.16)
      (pin Oval[T]Pad_200.66x200.66_um W9 -2397.76 -5598.16)
      (pin Oval[T]Pad_200.66x200.66_um W10 -1597.66 -5598.16)
      (pin Oval[T]Pad_200.66x200.66_um W11 -797.56 -5598.16)
      (pin Oval[T]Pad_198.12x200.66_um W12 0 -5598.16)
      (pin Oval[T]Pad_200.66x200.66_um W13 797.56 -5598.16)
      (pin Oval[T]Pad_200.66x200.66_um W14 1597.66 -5598.16)
      (pin Oval[T]Pad_200.66x200.66_um W15 2397.76 -5598.16)
      (pin Oval[T]Pad_200.66x200.66_um W16 3197.86 -5598.16)
      (pin Oval[T]Pad_200.66x200.66_um W17 3997.96 -5598.16)
      (pin Oval[T]Pad_200.66x200.66_um W18 4798.06 -5598.16)
      (pin Oval[T]Pad_200.66x200.66_um W19 5598.16 -5598.16)
      (pin Oval[T]Pad_200.66x200.66_um W20 6398.26 -5598.16)
      (pin Oval[T]Pad_200.66x200.66_um W21 7198.36 -5598.16)
      (pin Oval[T]Pad_198.12x200.66_um W22 7998.46 -5598.16)
      (pin Oval[T]Pad_198.12x200.66_um W23 8798.56 -5598.16)
      (pin Oval[T]Pad_198.12x200.66_um Y1 -8798.56 -6398.26)
      (pin Oval[T]Pad_198.12x200.66_um Y2 -7998.46 -6398.26)
      (pin Oval[T]Pad_200.66x200.66_um Y3 -7198.36 -6398.26)
      (pin Oval[T]Pad_200.66x200.66_um Y4 -6398.26 -6398.26)
      (pin Oval[T]Pad_200.66x200.66_um Y5 -5598.16 -6398.26)
      (pin Oval[T]Pad_200.66x200.66_um Y6 -4798.06 -6398.26)
      (pin Oval[T]Pad_200.66x200.66_um Y7 -3997.96 -6398.26)
      (pin Oval[T]Pad_200.66x200.66_um Y8 -3197.86 -6398.26)
      (pin Oval[T]Pad_200.66x200.66_um Y9 -2397.76 -6398.26)
      (pin Oval[T]Pad_200.66x200.66_um Y10 -1597.66 -6398.26)
      (pin Oval[T]Pad_200.66x200.66_um Y11 -797.56 -6398.26)
      (pin Oval[T]Pad_198.12x200.66_um Y12 0 -6398.26)
      (pin Oval[T]Pad_200.66x200.66_um Y13 797.56 -6398.26)
      (pin Oval[T]Pad_200.66x200.66_um Y14 1597.66 -6398.26)
      (pin Oval[T]Pad_200.66x200.66_um Y15 2397.76 -6398.26)
      (pin Oval[T]Pad_200.66x200.66_um Y16 3197.86 -6398.26)
      (pin Oval[T]Pad_200.66x200.66_um Y17 3997.96 -6398.26)
      (pin Oval[T]Pad_200.66x200.66_um Y18 4798.06 -6398.26)
      (pin Oval[T]Pad_200.66x200.66_um Y19 5598.16 -6398.26)
      (pin Oval[T]Pad_200.66x200.66_um Y20 6398.26 -6398.26)
      (pin Oval[T]Pad_200.66x200.66_um Y21 7198.36 -6398.26)
      (pin Oval[T]Pad_198.12x200.66_um Y22 7998.46 -6398.26)
      (pin Oval[T]Pad_198.12x200.66_um Y23 8798.56 -6398.26)
      (pin Oval[T]Pad_198.12x200.66_um AA1 -8798.56 -7198.36)
      (pin Oval[T]Pad_198.12x200.66_um AA2 -7998.46 -7198.36)
      (pin Oval[T]Pad_200.66x200.66_um AA3 -7198.36 -7198.36)
      (pin Oval[T]Pad_200.66x200.66_um AA4 -6398.26 -7198.36)
      (pin Oval[T]Pad_200.66x200.66_um AA5 -5598.16 -7198.36)
      (pin Oval[T]Pad_200.66x200.66_um AA6 -4798.06 -7198.36)
      (pin Oval[T]Pad_200.66x200.66_um AA7 -3997.96 -7198.36)
      (pin Oval[T]Pad_200.66x200.66_um AA8 -3197.86 -7198.36)
      (pin Oval[T]Pad_200.66x200.66_um AA9 -2397.76 -7198.36)
      (pin Oval[T]Pad_200.66x200.66_um AA10 -1597.66 -7198.36)
      (pin Oval[T]Pad_200.66x200.66_um AA11 -797.56 -7198.36)
      (pin Oval[T]Pad_198.12x200.66_um AA12 0 -7198.36)
      (pin Oval[T]Pad_200.66x200.66_um AA13 797.56 -7198.36)
      (pin Oval[T]Pad_200.66x200.66_um AA14 1597.66 -7198.36)
      (pin Oval[T]Pad_200.66x200.66_um AA15 2397.76 -7198.36)
      (pin Oval[T]Pad_200.66x200.66_um AA16 3197.86 -7198.36)
      (pin Oval[T]Pad_200.66x200.66_um AA17 3997.96 -7198.36)
      (pin Oval[T]Pad_200.66x200.66_um AA18 4798.06 -7198.36)
      (pin Oval[T]Pad_200.66x200.66_um AA19 5598.16 -7198.36)
      (pin Oval[T]Pad_200.66x200.66_um AA20 6398.26 -7198.36)
      (pin Oval[T]Pad_200.66x200.66_um AA21 7198.36 -7198.36)
      (pin Oval[T]Pad_198.12x200.66_um AA22 7998.46 -7198.36)
      (pin Oval[T]Pad_198.12x200.66_um AA23 8798.56 -7198.36)
      (pin Oval[T]Pad_198.12x198.12_um AB1 -8798.56 -7998.46)
      (pin Oval[T]Pad_198.12x198.12_um AB2 -7998.46 -7998.46)
      (pin Oval[T]Pad_200.66x198.12_um AB3 -7198.36 -7998.46)
      (pin Oval[T]Pad_200.66x198.12_um AB4 -6398.26 -7998.46)
      (pin Oval[T]Pad_200.66x198.12_um AB5 -5598.16 -7998.46)
      (pin Oval[T]Pad_200.66x198.12_um AB6 -4798.06 -7998.46)
      (pin Oval[T]Pad_200.66x198.12_um AB7 -3997.96 -7998.46)
      (pin Oval[T]Pad_200.66x198.12_um AB8 -3197.86 -7998.46)
      (pin Oval[T]Pad_200.66x198.12_um AB9 -2397.76 -7998.46)
      (pin Oval[T]Pad_200.66x198.12_um AB10 -1597.66 -7998.46)
      (pin Oval[T]Pad_200.66x198.12_um AB11 -797.56 -7998.46)
      (pin Oval[T]Pad_198.12x198.12_um AB12 0 -7998.46)
      (pin Oval[T]Pad_200.66x198.12_um AB13 797.56 -7998.46)
      (pin Oval[T]Pad_200.66x198.12_um AB14 1597.66 -7998.46)
      (pin Oval[T]Pad_200.66x198.12_um AB15 2397.76 -7998.46)
      (pin Oval[T]Pad_200.66x198.12_um AB16 3197.86 -7998.46)
      (pin Oval[T]Pad_200.66x198.12_um AB17 3997.96 -7998.46)
      (pin Oval[T]Pad_200.66x198.12_um AB18 4798.06 -7998.46)
      (pin Oval[T]Pad_200.66x198.12_um AB19 5598.16 -7998.46)
      (pin Oval[T]Pad_200.66x198.12_um AB20 6398.26 -7998.46)
      (pin Oval[T]Pad_200.66x198.12_um AB21 7198.36 -7998.46)
      (pin Oval[T]Pad_198.12x198.12_um AB22 7998.46 -7998.46)
      (pin Oval[T]Pad_198.12x198.12_um AB23 8798.56 -7998.46)
      (pin Oval[T]Pad_198.12x198.12_um AC1 -8798.56 -8798.56)
      (pin Oval[T]Pad_198.12x198.12_um AC2 -7998.46 -8798.56)
      (pin Oval[T]Pad_200.66x198.12_um AC3 -7198.36 -8798.56)
      (pin Oval[T]Pad_200.66x198.12_um AC4 -6398.26 -8798.56)
      (pin Oval[T]Pad_200.66x198.12_um AC5 -5598.16 -8798.56)
      (pin Oval[T]Pad_200.66x198.12_um AC6 -4798.06 -8798.56)
      (pin Oval[T]Pad_200.66x198.12_um AC7 -3997.96 -8798.56)
      (pin Oval[T]Pad_200.66x198.12_um AC8 -3197.86 -8798.56)
      (pin Oval[T]Pad_200.66x198.12_um AC9 -2397.76 -8798.56)
      (pin Oval[T]Pad_200.66x198.12_um AC10 -1597.66 -8798.56)
      (pin Oval[T]Pad_200.66x198.12_um AC11 -797.56 -8798.56)
      (pin Oval[T]Pad_198.12x198.12_um AC12 0 -8798.56)
      (pin Oval[T]Pad_200.66x198.12_um AC13 797.56 -8798.56)
      (pin Oval[T]Pad_200.66x198.12_um AC14 1597.66 -8798.56)
      (pin Oval[T]Pad_200.66x198.12_um AC15 2397.76 -8798.56)
      (pin Oval[T]Pad_200.66x198.12_um AC16 3197.86 -8798.56)
      (pin Oval[T]Pad_200.66x198.12_um AC17 3997.96 -8798.56)
      (pin Oval[T]Pad_200.66x198.12_um AC18 4798.06 -8798.56)
      (pin Oval[T]Pad_200.66x198.12_um AC19 5598.16 -8798.56)
      (pin Oval[T]Pad_200.66x198.12_um AC20 6398.26 -8798.56)
      (pin Oval[T]Pad_200.66x198.12_um AC21 7198.36 -8798.56)
      (pin Oval[T]Pad_198.12x198.12_um AC22 7998.46 -8798.56)
      (pin Oval[T]Pad_198.12x198.12_um AC23 8798.56 -8798.56)
      (pin Oval[T]Pad_198.12x200.66_um F1 -8798.56 4798.06)
      (pin Oval[T]Pad_198.12x200.66_um F2 -7998.46 4798.06)
      (pin Oval[T]Pad_200.66x200.66_um F3 -7198.36 4798.06)
      (pin Oval[T]Pad_200.66x200.66_um F4 -6398.26 4798.06)
      (pin Oval[T]Pad_200.66x200.66_um F5 -5598.16 4798.06)
      (pin Oval[T]Pad_200.66x200.66_um F19 5598.16 4798.06)
      (pin Oval[T]Pad_200.66x200.66_um F20 6398.26 4798.06)
      (pin Oval[T]Pad_200.66x200.66_um F21 7198.36 4798.06)
      (pin Oval[T]Pad_198.12x200.66_um F22 7998.46 4798.06)
      (pin Oval[T]Pad_198.12x200.66_um F23 8798.56 4798.06)
      (pin Oval[T]Pad_198.12x200.66_um G1 -8798.56 3997.96)
      (pin Oval[T]Pad_198.12x200.66_um G2 -7998.46 3997.96)
      (pin Oval[T]Pad_200.66x200.66_um G3 -7198.36 3997.96)
      (pin Oval[T]Pad_200.66x200.66_um G4 -6398.26 3997.96)
      (pin Oval[T]Pad_200.66x200.66_um G5 -5598.16 3997.96)
      (pin Oval[T]Pad_200.66x200.66_um G19 5598.16 3997.96)
      (pin Oval[T]Pad_200.66x200.66_um G20 6398.26 3997.96)
      (pin Oval[T]Pad_200.66x200.66_um G21 7198.36 3997.96)
      (pin Oval[T]Pad_198.12x200.66_um G22 7998.46 3997.96)
      (pin Oval[T]Pad_198.12x200.66_um G23 8798.56 3997.96)
      (pin Oval[T]Pad_198.12x200.66_um H1 -8798.56 3197.86)
      (pin Oval[T]Pad_198.12x200.66_um H2 -7998.46 3197.86)
      (pin Oval[T]Pad_200.66x200.66_um H3 -7198.36 3197.86)
      (pin Oval[T]Pad_200.66x200.66_um H4 -6398.26 3197.86)
      (pin Oval[T]Pad_200.66x200.66_um H5 -5598.16 3197.86)
      (pin Oval[T]Pad_200.66x200.66_um H19 5598.16 3197.86)
      (pin Oval[T]Pad_200.66x200.66_um H20 6398.26 3197.86)
      (pin Oval[T]Pad_200.66x200.66_um H21 7198.36 3197.86)
      (pin Oval[T]Pad_198.12x200.66_um H22 7998.46 3197.86)
      (pin Oval[T]Pad_198.12x200.66_um H23 8798.56 3197.86)
      (pin Oval[T]Pad_198.12x200.66_um J1 -8798.56 2397.76)
      (pin Oval[T]Pad_198.12x200.66_um J2 -7998.46 2397.76)
      (pin Oval[T]Pad_200.66x200.66_um J3 -7198.36 2397.76)
      (pin Oval[T]Pad_200.66x200.66_um J4 -6398.26 2397.76)
      (pin Oval[T]Pad_200.66x200.66_um J5 -5598.16 2397.76)
      (pin Oval[T]Pad_200.66x200.66_um J19 5598.16 2397.76)
      (pin Oval[T]Pad_200.66x200.66_um J20 6398.26 2397.76)
      (pin Oval[T]Pad_200.66x200.66_um J21 7198.36 2397.76)
      (pin Oval[T]Pad_198.12x200.66_um J22 7998.46 2397.76)
      (pin Oval[T]Pad_198.12x200.66_um J23 8798.56 2397.76)
      (pin Oval[T]Pad_198.12x200.66_um K1 -8798.56 1597.66)
      (pin Oval[T]Pad_198.12x200.66_um K2 -7998.46 1597.66)
      (pin Oval[T]Pad_200.66x200.66_um K3 -7198.36 1597.66)
      (pin Oval[T]Pad_200.66x200.66_um K4 -6398.26 1597.66)
      (pin Oval[T]Pad_200.66x200.66_um K5 -5598.16 1597.66)
      (pin Oval[T]Pad_200.66x200.66_um K19 5598.16 1597.66)
      (pin Oval[T]Pad_200.66x200.66_um K20 6398.26 1597.66)
      (pin Oval[T]Pad_200.66x200.66_um K21 7198.36 1597.66)
      (pin Oval[T]Pad_198.12x200.66_um K22 7998.46 1597.66)
      (pin Oval[T]Pad_198.12x200.66_um K23 8798.56 1597.66)
      (pin Oval[T]Pad_198.12x200.66_um L1 -8798.56 797.56)
      (pin Oval[T]Pad_198.12x200.66_um L2 -7998.46 797.56)
      (pin Oval[T]Pad_200.66x200.66_um L3 -7198.36 797.56)
      (pin Oval[T]Pad_200.66x200.66_um L4 -6398.26 797.56)
      (pin Oval[T]Pad_200.66x200.66_um L5 -5598.16 797.56)
      (pin Oval[T]Pad_200.66x200.66_um L19 5598.16 797.56)
      (pin Oval[T]Pad_200.66x200.66_um L20 6398.26 797.56)
      (pin Oval[T]Pad_200.66x200.66_um L21 7198.36 797.56)
      (pin Oval[T]Pad_198.12x200.66_um L22 7998.46 797.56)
      (pin Oval[T]Pad_198.12x200.66_um L23 8798.56 797.56)
      (pin Oval[T]Pad_198.12x198.12_um M1 -8798.56 0)
      (pin Oval[T]Pad_198.12x198.12_um M2 -7998.46 0)
      (pin Oval[T]Pad_200.66x198.12_um M3 -7198.36 0)
      (pin Oval[T]Pad_200.66x198.12_um M4 -6398.26 0)
      (pin Oval[T]Pad_200.66x198.12_um M5 -5598.16 0)
      (pin Oval[T]Pad_200.66x198.12_um M19 5598.16 0)
      (pin Oval[T]Pad_200.66x198.12_um M20 6398.26 0)
      (pin Oval[T]Pad_200.66x198.12_um M21 7198.36 0)
      (pin Oval[T]Pad_198.12x198.12_um M22 7998.46 0)
      (pin Oval[T]Pad_198.12x198.12_um M23 8798.56 0)
      (pin Oval[T]Pad_198.12x200.66_um N1 -8798.56 -797.56)
      (pin Oval[T]Pad_198.12x200.66_um N2 -7998.46 -797.56)
      (pin Oval[T]Pad_200.66x200.66_um N3 -7198.36 -797.56)
      (pin Oval[T]Pad_200.66x200.66_um N4 -6398.26 -797.56)
      (pin Oval[T]Pad_200.66x200.66_um N5 -5598.16 -797.56)
      (pin Oval[T]Pad_200.66x200.66_um N19 5598.16 -797.56)
      (pin Oval[T]Pad_200.66x200.66_um N20 6398.26 -797.56)
      (pin Oval[T]Pad_200.66x200.66_um N21 7198.36 -797.56)
      (pin Oval[T]Pad_198.12x200.66_um N22 7998.46 -797.56)
      (pin Oval[T]Pad_198.12x200.66_um N23 8798.56 -797.56)
      (pin Oval[T]Pad_198.12x200.66_um P1 -8798.56 -1597.66)
      (pin Oval[T]Pad_198.12x200.66_um P2 -7998.46 -1597.66)
      (pin Oval[T]Pad_200.66x200.66_um P3 -7198.36 -1597.66)
      (pin Oval[T]Pad_200.66x200.66_um P4 -6398.26 -1597.66)
      (pin Oval[T]Pad_200.66x200.66_um P5 -5598.16 -1597.66)
      (pin Oval[T]Pad_200.66x200.66_um P19 5598.16 -1597.66)
      (pin Oval[T]Pad_200.66x200.66_um P20 6398.26 -1597.66)
      (pin Oval[T]Pad_200.66x200.66_um P21 7198.36 -1597.66)
      (pin Oval[T]Pad_198.12x200.66_um P22 7998.46 -1597.66)
      (pin Oval[T]Pad_198.12x200.66_um P23 8798.56 -1597.66)
      (pin Oval[T]Pad_198.12x200.66_um R1 -8798.56 -2397.76)
      (pin Oval[T]Pad_198.12x200.66_um R2 -7998.46 -2397.76)
      (pin Oval[T]Pad_200.66x200.66_um R3 -7198.36 -2397.76)
      (pin Oval[T]Pad_200.66x200.66_um R4 -6398.26 -2397.76)
      (pin Oval[T]Pad_200.66x200.66_um R5 -5598.16 -2397.76)
      (pin Oval[T]Pad_200.66x200.66_um R19 5598.16 -2397.76)
      (pin Oval[T]Pad_200.66x200.66_um R20 6398.26 -2397.76)
      (pin Oval[T]Pad_200.66x200.66_um R21 7198.36 -2397.76)
      (pin Oval[T]Pad_198.12x200.66_um R22 7998.46 -2397.76)
      (pin Oval[T]Pad_198.12x200.66_um R23 8798.56 -2397.76)
      (pin Oval[T]Pad_198.12x200.66_um T1 -8798.56 -3197.86)
      (pin Oval[T]Pad_198.12x200.66_um T2 -7998.46 -3197.86)
      (pin Oval[T]Pad_200.66x200.66_um T3 -7198.36 -3197.86)
      (pin Oval[T]Pad_200.66x200.66_um T4 -6398.26 -3197.86)
      (pin Oval[T]Pad_200.66x200.66_um T5 -5598.16 -3197.86)
      (pin Oval[T]Pad_200.66x200.66_um T19 5598.16 -3197.86)
      (pin Oval[T]Pad_200.66x200.66_um T20 6398.26 -3197.86)
      (pin Oval[T]Pad_200.66x200.66_um T21 7198.36 -3197.86)
      (pin Oval[T]Pad_198.12x200.66_um T22 7998.46 -3197.86)
      (pin Oval[T]Pad_198.12x200.66_um T23 8798.56 -3197.86)
      (pin Oval[T]Pad_198.12x200.66_um U1 -8798.56 -3997.96)
      (pin Oval[T]Pad_198.12x200.66_um U2 -7998.46 -3997.96)
      (pin Oval[T]Pad_200.66x200.66_um U3 -7198.36 -3997.96)
      (pin Oval[T]Pad_200.66x200.66_um U4 -6398.26 -3997.96)
      (pin Oval[T]Pad_200.66x200.66_um U5 -5598.16 -3997.96)
      (pin Oval[T]Pad_200.66x200.66_um U19 5598.16 -3997.96)
      (pin Oval[T]Pad_200.66x200.66_um U20 6398.26 -3997.96)
      (pin Oval[T]Pad_200.66x200.66_um U21 7198.36 -3997.96)
      (pin Oval[T]Pad_198.12x200.66_um U22 7998.46 -3997.96)
      (pin Oval[T]Pad_198.12x200.66_um U23 8798.56 -3997.96)
      (pin Oval[T]Pad_198.12x200.66_um V1 -8798.56 -4798.06)
      (pin Oval[T]Pad_198.12x200.66_um V2 -7998.46 -4798.06)
      (pin Oval[T]Pad_200.66x200.66_um V3 -7198.36 -4798.06)
      (pin Oval[T]Pad_200.66x200.66_um V4 -6398.26 -4798.06)
      (pin Oval[T]Pad_200.66x200.66_um V5 -5598.16 -4798.06)
      (pin Oval[T]Pad_200.66x200.66_um V19 5598.16 -4798.06)
      (pin Oval[T]Pad_200.66x200.66_um V20 6398.26 -4798.06)
      (pin Oval[T]Pad_200.66x200.66_um V21 7198.36 -4798.06)
      (pin Oval[T]Pad_198.12x200.66_um V22 7998.46 -4798.06)
      (pin Oval[T]Pad_198.12x200.66_um V23 8798.56 -4798.06)
      (pin Oval[T]Pad_200.66x200.66_um H8 -3197.86 3197.86)
      (pin Oval[T]Pad_200.66x200.66_um H9 -2397.76 3197.86)
      (pin Oval[T]Pad_200.66x200.66_um H10 -1597.66 3197.86)
      (pin Oval[T]Pad_200.66x200.66_um H11 -797.56 3197.86)
      (pin Oval[T]Pad_198.12x200.66_um H12 0 3197.86)
      (pin Oval[T]Pad_200.66x200.66_um H13 797.56 3197.86)
      (pin Oval[T]Pad_200.66x200.66_um H14 1597.66 3197.86)
      (pin Oval[T]Pad_200.66x200.66_um H15 2397.76 3197.86)
      (pin Oval[T]Pad_200.66x200.66_um H16 3197.86 3197.86)
      (pin Oval[T]Pad_200.66x200.66_um J8 -3197.86 2397.76)
      (pin Oval[T]Pad_200.66x200.66_um J9 -2397.76 2397.76)
      (pin Oval[T]Pad_200.66x200.66_um J10 -1597.66 2397.76)
      (pin Oval[T]Pad_200.66x200.66_um J11 -797.56 2397.76)
      (pin Oval[T]Pad_198.12x200.66_um J12 0 2397.76)
      (pin Oval[T]Pad_200.66x200.66_um J13 797.56 2397.76)
      (pin Oval[T]Pad_200.66x200.66_um J14 1597.66 2397.76)
      (pin Oval[T]Pad_200.66x200.66_um J15 2397.76 2397.76)
      (pin Oval[T]Pad_200.66x200.66_um J16 3197.86 2397.76)
      (pin Oval[T]Pad_200.66x200.66_um K8 -3197.86 1597.66)
      (pin Oval[T]Pad_200.66x200.66_um K9 -2397.76 1597.66)
      (pin Oval[T]Pad_200.66x200.66_um K10 -1597.66 1597.66)
      (pin Oval[T]Pad_200.66x200.66_um K11 -797.56 1597.66)
      (pin Oval[T]Pad_198.12x200.66_um K12 0 1597.66)
      (pin Oval[T]Pad_200.66x200.66_um K13 797.56 1597.66)
      (pin Oval[T]Pad_200.66x200.66_um K14 1597.66 1597.66)
      (pin Oval[T]Pad_200.66x200.66_um K15 2397.76 1597.66)
      (pin Oval[T]Pad_200.66x200.66_um K16 3197.86 1597.66)
      (pin Oval[T]Pad_200.66x200.66_um L8 -3197.86 797.56)
      (pin Oval[T]Pad_200.66x200.66_um L9 -2397.76 797.56)
      (pin Oval[T]Pad_200.66x200.66_um L10 -1597.66 797.56)
      (pin Oval[T]Pad_200.66x200.66_um L11 -797.56 797.56)
      (pin Oval[T]Pad_198.12x200.66_um L12 0 797.56)
      (pin Oval[T]Pad_200.66x200.66_um L13 797.56 797.56)
      (pin Oval[T]Pad_200.66x200.66_um L14 1597.66 797.56)
      (pin Oval[T]Pad_200.66x200.66_um L15 2397.76 797.56)
      (pin Oval[T]Pad_200.66x200.66_um L16 3197.86 797.56)
      (pin Oval[T]Pad_200.66x198.12_um M8 -3197.86 0)
      (pin Oval[T]Pad_200.66x198.12_um M9 -2397.76 0)
      (pin Oval[T]Pad_200.66x198.12_um M10 -1597.66 0)
      (pin Oval[T]Pad_200.66x198.12_um M11 -797.56 0)
      (pin Oval[T]Pad_198.12x198.12_um M12 0 0)
      (pin Oval[T]Pad_200.66x198.12_um M13 797.56 0)
      (pin Oval[T]Pad_200.66x198.12_um M14 1597.66 0)
      (pin Oval[T]Pad_200.66x198.12_um M15 2397.76 0)
      (pin Oval[T]Pad_200.66x198.12_um M16 3197.86 0)
      (pin Oval[T]Pad_200.66x200.66_um N8 -3197.86 -797.56)
      (pin Oval[T]Pad_200.66x200.66_um N9 -2397.76 -797.56)
      (pin Oval[T]Pad_200.66x200.66_um N10 -1597.66 -797.56)
      (pin Oval[T]Pad_200.66x200.66_um N11 -797.56 -797.56)
      (pin Oval[T]Pad_198.12x200.66_um N12 0 -797.56)
      (pin Oval[T]Pad_200.66x200.66_um N13 797.56 -797.56)
      (pin Oval[T]Pad_200.66x200.66_um N14 1597.66 -797.56)
      (pin Oval[T]Pad_200.66x200.66_um N15 2397.76 -797.56)
      (pin Oval[T]Pad_200.66x200.66_um N16 3197.86 -797.56)
      (pin Oval[T]Pad_200.66x200.66_um P8 -3197.86 -1597.66)
      (pin Oval[T]Pad_200.66x200.66_um P9 -2397.76 -1597.66)
      (pin Oval[T]Pad_200.66x200.66_um P10 -1597.66 -1597.66)
      (pin Oval[T]Pad_200.66x200.66_um P11 -797.56 -1597.66)
      (pin Oval[T]Pad_198.12x200.66_um P12 0 -1597.66)
      (pin Oval[T]Pad_200.66x200.66_um P13 797.56 -1597.66)
      (pin Oval[T]Pad_200.66x200.66_um P14 1597.66 -1597.66)
      (pin Oval[T]Pad_200.66x200.66_um P15 2397.76 -1597.66)
      (pin Oval[T]Pad_200.66x200.66_um P16 3197.86 -1597.66)
      (pin Oval[T]Pad_200.66x200.66_um R8 -3197.86 -2397.76)
      (pin Oval[T]Pad_200.66x200.66_um R9 -2397.76 -2397.76)
      (pin Oval[T]Pad_200.66x200.66_um R10 -1597.66 -2397.76)
      (pin Oval[T]Pad_200.66x200.66_um R11 -797.56 -2397.76)
      (pin Oval[T]Pad_198.12x200.66_um R12 0 -2397.76)
      (pin Oval[T]Pad_200.66x200.66_um R13 797.56 -2397.76)
      (pin Oval[T]Pad_200.66x200.66_um R14 1597.66 -2397.76)
      (pin Oval[T]Pad_200.66x200.66_um R15 2397.76 -2397.76)
      (pin Oval[T]Pad_200.66x200.66_um R16 3197.86 -2397.76)
      (pin Oval[T]Pad_200.66x200.66_um T8 -3197.86 -3197.86)
      (pin Oval[T]Pad_200.66x200.66_um T9 -2397.76 -3197.86)
      (pin Oval[T]Pad_200.66x200.66_um T10 -1597.66 -3197.86)
      (pin Oval[T]Pad_200.66x200.66_um T11 -797.56 -3197.86)
      (pin Oval[T]Pad_198.12x200.66_um T12 0 -3197.86)
      (pin Oval[T]Pad_200.66x200.66_um T13 797.56 -3197.86)
      (pin Oval[T]Pad_200.66x200.66_um T14 1597.66 -3197.86)
      (pin Oval[T]Pad_200.66x200.66_um T15 2397.76 -3197.86)
      (pin Oval[T]Pad_200.66x200.66_um T16 3197.86 -3197.86)
    )
    (image Socket_Strips:Socket_Strip_Straight_2x08
      (outline (path signal 50  -1750 1750  -1750 -4300))
      (outline (path signal 50  19550 1750  19550 -4300))
      (outline (path signal 50  -1750 1750  19550 1750))
      (outline (path signal 50  -1750 -4300  19550 -4300))
      (outline (path signal 150  19050 -3810  -1270 -3810))
      (outline (path signal 150  1270 1270  19050 1270))
      (outline (path signal 150  19050 -3810  19050 1270))
      (outline (path signal 150  -1270 -3810  -1270 -1270))
      (outline (path signal 150  0 1550  -1550 1550))
      (outline (path signal 150  -1270 -1270  1270 -1270))
      (outline (path signal 150  1270 -1270  1270 1270))
      (outline (path signal 150  -1550 1550  -1550 0))
      (pin Rect[A]Pad_1727.2x1727.2_um 1 0 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 2 0 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 3 2540 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 4 2540 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 5 5080 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 6 5080 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 7 7620 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 8 7620 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 9 10160 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 10 10160 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 11 12700 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 12 12700 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 13 15240 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 14 15240 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 15 17780 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 16 17780 -2540)
    )
    (image tsop48:TSOP48
      (outline (path signal 66.04  -6174.74 -9824.72  -5323.84 -9824.72))
      (outline (path signal 66.04  -5323.84 -9824.72  -5323.84 -9525))
      (outline (path signal 66.04  -6174.74 -9525  -5323.84 -9525))
      (outline (path signal 66.04  -6174.74 -9824.72  -6174.74 -9525))
      (outline (path signal 66.04  -5674.36 -9824.72  -4823.46 -9824.72))
      (outline (path signal 66.04  -4823.46 -9824.72  -4823.46 -9525))
      (outline (path signal 66.04  -5674.36 -9525  -4823.46 -9525))
      (outline (path signal 66.04  -5674.36 -9824.72  -5674.36 -9525))
      (outline (path signal 66.04  -5173.98 -9824.72  -4323.08 -9824.72))
      (outline (path signal 66.04  -4323.08 -9824.72  -4323.08 -9525))
      (outline (path signal 66.04  -5173.98 -9525  -4323.08 -9525))
      (outline (path signal 66.04  -5173.98 -9824.72  -5173.98 -9525))
      (outline (path signal 66.04  -4673.6 -9824.72  -3822.7 -9824.72))
      (outline (path signal 66.04  -3822.7 -9824.72  -3822.7 -9525))
      (outline (path signal 66.04  -4673.6 -9525  -3822.7 -9525))
      (outline (path signal 66.04  -4673.6 -9824.72  -4673.6 -9525))
      (outline (path signal 66.04  -4173.22 -9824.72  -3324.86 -9824.72))
      (outline (path signal 66.04  -3324.86 -9824.72  -3324.86 -9525))
      (outline (path signal 66.04  -4173.22 -9525  -3324.86 -9525))
      (outline (path signal 66.04  -4173.22 -9824.72  -4173.22 -9525))
      (outline (path signal 66.04  -3672.84 -9824.72  -2824.48 -9824.72))
      (outline (path signal 66.04  -2824.48 -9824.72  -2824.48 -9525))
      (outline (path signal 66.04  -3672.84 -9525  -2824.48 -9525))
      (outline (path signal 66.04  -3672.84 -9824.72  -3672.84 -9525))
      (outline (path signal 66.04  -3175 -9824.72  -2324.1 -9824.72))
      (outline (path signal 66.04  -2324.1 -9824.72  -2324.1 -9525))
      (outline (path signal 66.04  -3175 -9525  -2324.1 -9525))
      (outline (path signal 66.04  -3175 -9824.72  -3175 -9525))
      (outline (path signal 66.04  -2674.62 -9824.72  -1823.72 -9824.72))
      (outline (path signal 66.04  -1823.72 -9824.72  -1823.72 -9525))
      (outline (path signal 66.04  -2674.62 -9525  -1823.72 -9525))
      (outline (path signal 66.04  -2674.62 -9824.72  -2674.62 -9525))
      (outline (path signal 66.04  -2174.24 -9824.72  -1323.34 -9824.72))
      (outline (path signal 66.04  -1323.34 -9824.72  -1323.34 -9525))
      (outline (path signal 66.04  -2174.24 -9525  -1323.34 -9525))
      (outline (path signal 66.04  -2174.24 -9824.72  -2174.24 -9525))
      (outline (path signal 66.04  -1673.86 -9824.72  -822.96 -9824.72))
      (outline (path signal 66.04  -822.96 -9824.72  -822.96 -9525))
      (outline (path signal 66.04  -1673.86 -9525  -822.96 -9525))
      (outline (path signal 66.04  -1673.86 -9824.72  -1673.86 -9525))
      (outline (path signal 66.04  -1173.48 -9824.72  -322.58 -9824.72))
      (outline (path signal 66.04  -322.58 -9824.72  -322.58 -9525))
      (outline (path signal 66.04  -1173.48 -9525  -322.58 -9525))
      (outline (path signal 66.04  -1173.48 -9824.72  -1173.48 -9525))
      (outline (path signal 66.04  -673.1 -9824.72  172.72 -9824.72))
      (outline (path signal 66.04  172.72 -9824.72  172.72 -9525))
      (outline (path signal 66.04  -673.1 -9525  172.72 -9525))
      (outline (path signal 66.04  -673.1 -9824.72  -673.1 -9525))
      (outline (path signal 66.04  -172.72 -9824.72  673.1 -9824.72))
      (outline (path signal 66.04  673.1 -9824.72  673.1 -9525))
      (outline (path signal 66.04  -172.72 -9525  673.1 -9525))
      (outline (path signal 66.04  -172.72 -9824.72  -172.72 -9525))
      (outline (path signal 66.04  322.58 -9824.72  1173.48 -9824.72))
      (outline (path signal 66.04  1173.48 -9824.72  1173.48 -9525))
      (outline (path signal 66.04  322.58 -9525  1173.48 -9525))
      (outline (path signal 66.04  322.58 -9824.72  322.58 -9525))
      (outline (path signal 66.04  822.96 -9824.72  1673.86 -9824.72))
      (outline (path signal 66.04  1673.86 -9824.72  1673.86 -9525))
      (outline (path signal 66.04  822.96 -9525  1673.86 -9525))
      (outline (path signal 66.04  822.96 -9824.72  822.96 -9525))
      (outline (path signal 66.04  1323.34 -9824.72  2174.24 -9824.72))
      (outline (path signal 66.04  2174.24 -9824.72  2174.24 -9525))
      (outline (path signal 66.04  1323.34 -9525  2174.24 -9525))
      (outline (path signal 66.04  1323.34 -9824.72  1323.34 -9525))
      (outline (path signal 66.04  1823.72 -9824.72  2674.62 -9824.72))
      (outline (path signal 66.04  2674.62 -9824.72  2674.62 -9525))
      (outline (path signal 66.04  1823.72 -9525  2674.62 -9525))
      (outline (path signal 66.04  1823.72 -9824.72  1823.72 -9525))
      (outline (path signal 66.04  2324.1 -9824.72  3175 -9824.72))
      (outline (path signal 66.04  3175 -9824.72  3175 -9525))
      (outline (path signal 66.04  2324.1 -9525  3175 -9525))
      (outline (path signal 66.04  2324.1 -9824.72  2324.1 -9525))
      (outline (path signal 66.04  2824.48 -9824.72  3672.84 -9824.72))
      (outline (path signal 66.04  3672.84 -9824.72  3672.84 -9525))
      (outline (path signal 66.04  2824.48 -9525  3672.84 -9525))
      (outline (path signal 66.04  2824.48 -9824.72  2824.48 -9525))
      (outline (path signal 66.04  3324.86 -9824.72  4173.22 -9824.72))
      (outline (path signal 66.04  4173.22 -9824.72  4173.22 -9525))
      (outline (path signal 66.04  3324.86 -9525  4173.22 -9525))
      (outline (path signal 66.04  3324.86 -9824.72  3324.86 -9525))
      (outline (path signal 66.04  3822.7 -9824.72  4673.6 -9824.72))
      (outline (path signal 66.04  4673.6 -9824.72  4673.6 -9525))
      (outline (path signal 66.04  3822.7 -9525  4673.6 -9525))
      (outline (path signal 66.04  3822.7 -9824.72  3822.7 -9525))
      (outline (path signal 66.04  4323.08 -9824.72  5173.98 -9824.72))
      (outline (path signal 66.04  5173.98 -9824.72  5173.98 -9525))
      (outline (path signal 66.04  4323.08 -9525  5173.98 -9525))
      (outline (path signal 66.04  4323.08 -9824.72  4323.08 -9525))
      (outline (path signal 66.04  4823.46 -9824.72  5674.36 -9824.72))
      (outline (path signal 66.04  5674.36 -9824.72  5674.36 -9525))
      (outline (path signal 66.04  4823.46 -9525  5674.36 -9525))
      (outline (path signal 66.04  4823.46 -9824.72  4823.46 -9525))
      (outline (path signal 66.04  5323.84 -9824.72  6174.74 -9824.72))
      (outline (path signal 66.04  6174.74 -9824.72  6174.74 -9525))
      (outline (path signal 66.04  5323.84 -9525  6174.74 -9525))
      (outline (path signal 66.04  5323.84 -9824.72  5323.84 -9525))
      (outline (path signal 66.04  5323.84 9525  6174.74 9525))
      (outline (path signal 66.04  6174.74 9525  6174.74 9824.72))
      (outline (path signal 66.04  5323.84 9824.72  6174.74 9824.72))
      (outline (path signal 66.04  5323.84 9525  5323.84 9824.72))
      (outline (path signal 66.04  4823.46 9525  5674.36 9525))
      (outline (path signal 66.04  5674.36 9525  5674.36 9824.72))
      (outline (path signal 66.04  4823.46 9824.72  5674.36 9824.72))
      (outline (path signal 66.04  4823.46 9525  4823.46 9824.72))
      (outline (path signal 66.04  4323.08 9525  5173.98 9525))
      (outline (path signal 66.04  5173.98 9525  5173.98 9824.72))
      (outline (path signal 66.04  4323.08 9824.72  5173.98 9824.72))
      (outline (path signal 66.04  4323.08 9525  4323.08 9824.72))
      (outline (path signal 66.04  3822.7 9525  4673.6 9525))
      (outline (path signal 66.04  4673.6 9525  4673.6 9824.72))
      (outline (path signal 66.04  3822.7 9824.72  4673.6 9824.72))
      (outline (path signal 66.04  3822.7 9525  3822.7 9824.72))
      (outline (path signal 66.04  3324.86 9525  4173.22 9525))
      (outline (path signal 66.04  4173.22 9525  4173.22 9824.72))
      (outline (path signal 66.04  3324.86 9824.72  4173.22 9824.72))
      (outline (path signal 66.04  3324.86 9525  3324.86 9824.72))
      (outline (path signal 66.04  2824.48 9525  3672.84 9525))
      (outline (path signal 66.04  3672.84 9525  3672.84 9824.72))
      (outline (path signal 66.04  2824.48 9824.72  3672.84 9824.72))
      (outline (path signal 66.04  2824.48 9525  2824.48 9824.72))
      (outline (path signal 66.04  2324.1 9525  3175 9525))
      (outline (path signal 66.04  3175 9525  3175 9824.72))
      (outline (path signal 66.04  2324.1 9824.72  3175 9824.72))
      (outline (path signal 66.04  2324.1 9525  2324.1 9824.72))
      (outline (path signal 66.04  1823.72 9525  2674.62 9525))
      (outline (path signal 66.04  2674.62 9525  2674.62 9824.72))
      (outline (path signal 66.04  1823.72 9824.72  2674.62 9824.72))
      (outline (path signal 66.04  1823.72 9525  1823.72 9824.72))
      (outline (path signal 66.04  1323.34 9525  2174.24 9525))
      (outline (path signal 66.04  2174.24 9525  2174.24 9824.72))
      (outline (path signal 66.04  1323.34 9824.72  2174.24 9824.72))
      (outline (path signal 66.04  1323.34 9525  1323.34 9824.72))
      (outline (path signal 66.04  822.96 9525  1673.86 9525))
      (outline (path signal 66.04  1673.86 9525  1673.86 9824.72))
      (outline (path signal 66.04  822.96 9824.72  1673.86 9824.72))
      (outline (path signal 66.04  822.96 9525  822.96 9824.72))
      (outline (path signal 66.04  322.58 9525  1173.48 9525))
      (outline (path signal 66.04  1173.48 9525  1173.48 9824.72))
      (outline (path signal 66.04  322.58 9824.72  1173.48 9824.72))
      (outline (path signal 66.04  322.58 9525  322.58 9824.72))
      (outline (path signal 66.04  -172.72 9525  673.1 9525))
      (outline (path signal 66.04  673.1 9525  673.1 9824.72))
      (outline (path signal 66.04  -172.72 9824.72  673.1 9824.72))
      (outline (path signal 66.04  -172.72 9525  -172.72 9824.72))
      (outline (path signal 66.04  -673.1 9525  172.72 9525))
      (outline (path signal 66.04  172.72 9525  172.72 9824.72))
      (outline (path signal 66.04  -673.1 9824.72  172.72 9824.72))
      (outline (path signal 66.04  -673.1 9525  -673.1 9824.72))
      (outline (path signal 66.04  -1173.48 9525  -322.58 9525))
      (outline (path signal 66.04  -322.58 9525  -322.58 9824.72))
      (outline (path signal 66.04  -1173.48 9824.72  -322.58 9824.72))
      (outline (path signal 66.04  -1173.48 9525  -1173.48 9824.72))
      (outline (path signal 66.04  -1673.86 9525  -822.96 9525))
      (outline (path signal 66.04  -822.96 9525  -822.96 9824.72))
      (outline (path signal 66.04  -1673.86 9824.72  -822.96 9824.72))
      (outline (path signal 66.04  -1673.86 9525  -1673.86 9824.72))
      (outline (path signal 66.04  -2174.24 9525  -1323.34 9525))
      (outline (path signal 66.04  -1323.34 9525  -1323.34 9824.72))
      (outline (path signal 66.04  -2174.24 9824.72  -1323.34 9824.72))
      (outline (path signal 66.04  -2174.24 9525  -2174.24 9824.72))
      (outline (path signal 66.04  -2674.62 9525  -1823.72 9525))
      (outline (path signal 66.04  -1823.72 9525  -1823.72 9824.72))
      (outline (path signal 66.04  -2674.62 9824.72  -1823.72 9824.72))
      (outline (path signal 66.04  -2674.62 9525  -2674.62 9824.72))
      (outline (path signal 66.04  -3175 9525  -2324.1 9525))
      (outline (path signal 66.04  -2324.1 9525  -2324.1 9824.72))
      (outline (path signal 66.04  -3175 9824.72  -2324.1 9824.72))
      (outline (path signal 66.04  -3175 9525  -3175 9824.72))
      (outline (path signal 66.04  -3672.84 9525  -2824.48 9525))
      (outline (path signal 66.04  -2824.48 9525  -2824.48 9824.72))
      (outline (path signal 66.04  -3672.84 9824.72  -2824.48 9824.72))
      (outline (path signal 66.04  -3672.84 9525  -3672.84 9824.72))
      (outline (path signal 66.04  -4173.22 9525  -3324.86 9525))
      (outline (path signal 66.04  -3324.86 9525  -3324.86 9824.72))
      (outline (path signal 66.04  -4173.22 9824.72  -3324.86 9824.72))
      (outline (path signal 66.04  -4173.22 9525  -4173.22 9824.72))
      (outline (path signal 66.04  -4673.6 9525  -3822.7 9525))
      (outline (path signal 66.04  -3822.7 9525  -3822.7 9824.72))
      (outline (path signal 66.04  -4673.6 9824.72  -3822.7 9824.72))
      (outline (path signal 66.04  -4673.6 9525  -4673.6 9824.72))
      (outline (path signal 66.04  -5173.98 9525  -4323.08 9525))
      (outline (path signal 66.04  -4323.08 9525  -4323.08 9824.72))
      (outline (path signal 66.04  -5173.98 9824.72  -4323.08 9824.72))
      (outline (path signal 66.04  -5173.98 9525  -5173.98 9824.72))
      (outline (path signal 66.04  -5674.36 9525  -4823.46 9525))
      (outline (path signal 66.04  -4823.46 9525  -4823.46 9824.72))
      (outline (path signal 66.04  -5674.36 9824.72  -4823.46 9824.72))
      (outline (path signal 66.04  -5674.36 9525  -5674.36 9824.72))
      (outline (path signal 66.04  -6174.74 9525  -5323.84 9525))
      (outline (path signal 66.04  -5323.84 9525  -5323.84 9824.72))
      (outline (path signal 66.04  -6174.74 9824.72  -5323.84 9824.72))
      (outline (path signal 66.04  -6174.74 9525  -6174.74 9824.72))
      (outline (path signal 203.2  6192.52 9194.8  6192.52 -9194.8))
      (outline (path signal 203.2  6192.52 -9194.8  -6192.52 -9194.8))
      (outline (path signal 203.2  -6192.52 -9194.8  -6192.52 9194.8))
      (outline (path signal 203.2  -6192.52 9194.8  6192.52 9194.8))
      (outline (path signal 2.54  -4857.29 -7937.5  -4868.19 -8006.32  -4899.82 -8068.41
            -4949.09 -8117.68  -5011.18 -8149.31  -5080 -8160.21  -5148.82 -8149.31
            -5210.91 -8117.68  -5260.18 -8068.41  -5291.81 -8006.32  -5302.71 -7937.5
            -5291.81 -7868.68  -5260.18 -7806.59  -5210.91 -7757.32  -5148.82 -7725.69
            -5080 -7714.79  -5011.18 -7725.69  -4949.09 -7757.32  -4899.82 -7806.59
            -4868.19 -7868.68))
      (pin Rect[T]Pad_1597.66x299.72_um (rotate 90) 1 -5748.02 -9598.66)
      (pin Rect[T]Pad_1597.66x299.72_um (rotate 90) 2 -5247.64 -9598.66)
      (pin Rect[T]Pad_1597.66x299.72_um (rotate 90) 3 -4749.8 -9598.66)
      (pin Rect[T]Pad_1597.66x299.72_um (rotate 90) 4 -4249.42 -9598.66)
      (pin Rect[T]Pad_1597.66x299.72_um (rotate 90) 5 -3749.04 -9598.66)
      (pin Rect[T]Pad_1597.66x299.72_um (rotate 90) 6 -3248.66 -9598.66)
      (pin Rect[T]Pad_1597.66x299.72_um (rotate 90) 7 -2748.28 -9598.66)
      (pin Rect[T]Pad_1597.66x299.72_um (rotate 90) 8 -2247.9 -9598.66)
      (pin Rect[T]Pad_1597.66x299.72_um (rotate 90) 9 -1747.52 -9598.66)
      (pin Rect[T]Pad_1597.66x299.72_um (rotate 90) 10 -1249.68 -9598.66)
      (pin Rect[T]Pad_1597.66x299.72_um (rotate 90) 11 -749.3 -9598.66)
      (pin Rect[T]Pad_1597.66x299.72_um (rotate 90) 12 -248.92 -9598.66)
      (pin Rect[T]Pad_1597.66x299.72_um (rotate 90) 13 248.92 -9598.66)
      (pin Rect[T]Pad_1597.66x299.72_um (rotate 90) 14 749.3 -9598.66)
      (pin Rect[T]Pad_1597.66x299.72_um (rotate 90) 15 1249.68 -9598.66)
      (pin Rect[T]Pad_1597.66x299.72_um (rotate 90) 16 1747.52 -9598.66)
      (pin Rect[T]Pad_1597.66x299.72_um (rotate 90) 17 2247.9 -9598.66)
      (pin Rect[T]Pad_1597.66x299.72_um (rotate 90) 18 2748.28 -9598.66)
      (pin Rect[T]Pad_1597.66x299.72_um (rotate 90) 19 3248.66 -9598.66)
      (pin Rect[T]Pad_1597.66x299.72_um (rotate 90) 20 3749.04 -9598.66)
      (pin Rect[T]Pad_1597.66x299.72_um (rotate 90) 21 4249.42 -9598.66)
      (pin Rect[T]Pad_1597.66x299.72_um (rotate 90) 22 4749.8 -9598.66)
      (pin Rect[T]Pad_1597.66x299.72_um (rotate 90) 23 5247.64 -9598.66)
      (pin Rect[T]Pad_1597.66x299.72_um (rotate 90) 24 5748.02 -9598.66)
      (pin Rect[T]Pad_1597.66x299.72_um (rotate 90) 25 5748.02 9598.66)
      (pin Rect[T]Pad_1597.66x299.72_um (rotate 90) 26 5247.64 9598.66)
      (pin Rect[T]Pad_1597.66x299.72_um (rotate 90) 27 4749.8 9598.66)
      (pin Rect[T]Pad_1597.66x299.72_um (rotate 90) 28 4249.42 9598.66)
      (pin Rect[T]Pad_1597.66x299.72_um (rotate 90) 29 3749.04 9598.66)
      (pin Rect[T]Pad_1597.66x299.72_um (rotate 90) 30 3248.66 9598.66)
      (pin Rect[T]Pad_1597.66x299.72_um (rotate 90) 31 2748.28 9598.66)
      (pin Rect[T]Pad_1597.66x299.72_um (rotate 90) 32 2247.9 9598.66)
      (pin Rect[T]Pad_1597.66x299.72_um (rotate 90) 33 1747.52 9598.66)
      (pin Rect[T]Pad_1597.66x299.72_um (rotate 90) 34 1249.68 9598.66)
      (pin Rect[T]Pad_1597.66x299.72_um (rotate 90) 35 749.3 9598.66)
      (pin Rect[T]Pad_1597.66x299.72_um (rotate 90) 36 248.92 9598.66)
      (pin Rect[T]Pad_1597.66x299.72_um (rotate 90) 37 -248.92 9598.66)
      (pin Rect[T]Pad_1597.66x299.72_um (rotate 90) 38 -749.3 9598.66)
      (pin Rect[T]Pad_1597.66x299.72_um (rotate 90) 39 -1249.68 9598.66)
      (pin Rect[T]Pad_1597.66x299.72_um (rotate 90) 40 -1747.52 9598.66)
      (pin Rect[T]Pad_1597.66x299.72_um (rotate 90) 41 -2247.9 9598.66)
      (pin Rect[T]Pad_1597.66x299.72_um (rotate 90) 42 -2748.28 9598.66)
      (pin Rect[T]Pad_1597.66x299.72_um (rotate 90) 43 -3248.66 9598.66)
      (pin Rect[T]Pad_1597.66x299.72_um (rotate 90) 44 -3749.04 9598.66)
      (pin Rect[T]Pad_1597.66x299.72_um (rotate 90) 45 -4249.42 9598.66)
      (pin Rect[T]Pad_1597.66x299.72_um (rotate 90) 46 -4749.8 9598.66)
      (pin Rect[T]Pad_1597.66x299.72_um (rotate 90) 47 -5247.64 9598.66)
      (pin Rect[T]Pad_1597.66x299.72_um (rotate 90) 48 -5748.02 9598.66)
    )
    (image opendous:Crystal_5x3.2mm
      (outline (path signal 203.2  -254 0  -1270 0))
      (outline (path signal 203.2  254 0  1270 0))
      (outline (path signal 203.2  -254 1016  -254 -1016))
      (outline (path signal 203.2  254 1016  254 -1016))
      (outline (path signal 203.2  -2540 1651  -2540 1333.5))
      (outline (path signal 203.2  2540 1651  2540 1333.5))
      (outline (path signal 203.2  2540 -1651  2540 -1333.5))
      (outline (path signal 203.2  -2540 -1651  -2540 -1333.5))
      (outline (path signal 203.2  -2540 -1651  2540 -1651))
      (outline (path signal 203.2  -2540 1651  2540 1651))
      (pin Rect[T]Pad_2100.58x2100.58_um 1 -1905 0)
      (pin Rect[T]Pad_2100.58x2100.58_um 2 1905 0)
    )
    (image tinycom:crystal3215
      (pin Rect[T]Pad_1000x1500_um 1 -1250 -2500)
      (pin Rect[T]Pad_1000x1500_um 2 1250 -2500)
    )
    (image Capacitors_SMD:C_0603
      (outline (path signal 50  -1450 750  1450 750))
      (outline (path signal 50  -1450 -750  1450 -750))
      (outline (path signal 50  -1450 750  -1450 -750))
      (outline (path signal 50  1450 750  1450 -750))
      (outline (path signal 150  -350 600  350 600))
      (outline (path signal 150  350 -600  -350 -600))
      (pin Rect[T]Pad_800x750_um 1 -750 0)
      (pin Rect[T]Pad_800x750_um 2 750 0)
    )
    (image tinycom:TC_DDR3_FBGA96
      (outline (path signal 254  -3848.1 -6499.86  4498.34 -6499.86))
      (outline (path signal 254  4498.34 -6499.86  4498.34 5849.62))
      (outline (path signal 254  3848.1 6499.86  -3497.58 6499.86))
      (outline (path signal 254  -3497.58 6499.86  -4498.34 5499.1))
      (outline (path signal 254  -4498.34 5499.1  -4498.34 -5849.62))
      (pin Round[T]Pad_200_um A1 -3197.86 5999.48)
      (pin Round[T]Pad_200_um A2 -2397.76 5999.48)
      (pin Round[T]Pad_200_um A3 -1597.66 5999.48)
      (pin Round[T]Pad_200_um A7 1597.66 5999.48)
      (pin Round[T]Pad_200_um A8 2397.76 5999.48)
      (pin Round[T]Pad_200_um A9 3197.86 5999.48)
      (pin Round[T]Pad_200_um B1 -3197.86 5199.38)
      (pin Round[T]Pad_200_um B2 -2397.76 5199.38)
      (pin Round[T]Pad_200_um B3 -1597.66 5199.38)
      (pin Round[T]Pad_200_um B7 1597.66 5199.38)
      (pin Round[T]Pad_200_um B8 2397.76 5199.38)
      (pin Round[T]Pad_200_um B9 3197.86 5199.38)
      (pin Round[T]Pad_200_um C1 -3197.86 4399.28)
      (pin Round[T]Pad_200_um C2 -2397.76 4399.28)
      (pin Round[T]Pad_200_um C3 -1597.66 4399.28)
      (pin Round[T]Pad_200_um C7 1597.66 4399.28)
      (pin Round[T]Pad_200_um C8 2397.76 4399.28)
      (pin Round[T]Pad_200_um C9 3197.86 4399.28)
      (pin Round[T]Pad_200_um D1 -3197.86 3599.18)
      (pin Round[T]Pad_200_um D2 -2397.76 3599.18)
      (pin Round[T]Pad_200_um D3 -1597.66 3599.18)
      (pin Round[T]Pad_200_um D7 1597.66 3599.18)
      (pin Round[T]Pad_200_um D8 2397.76 3599.18)
      (pin Round[T]Pad_200_um D9 3197.86 3599.18)
      (pin Round[T]Pad_200_um E1 -3197.86 2799.08)
      (pin Round[T]Pad_200_um E2 -2397.76 2799.08)
      (pin Round[T]Pad_200_um E3 -1597.66 2799.08)
      (pin Round[T]Pad_200_um E7 1597.66 2799.08)
      (pin Round[T]Pad_200_um E8 2397.76 2799.08)
      (pin Round[T]Pad_200_um E9 3197.86 2799.08)
      (pin Round[T]Pad_200_um F1 -3197.86 1998.98)
      (pin Round[T]Pad_200_um F2 -2397.76 1998.98)
      (pin Round[T]Pad_200_um F3 -1597.66 1998.98)
      (pin Round[T]Pad_200_um F7 1597.66 1998.98)
      (pin Round[T]Pad_200_um F8 2397.76 1998.98)
      (pin Round[T]Pad_200_um F9 3197.86 1998.98)
      (pin Round[T]Pad_599.44_um FID1 -4498.34 -6499.86)
      (pin Round[T]Pad_599.44_um FID2 4498.34 6499.86)
      (pin Round[T]Pad_200_um G1 -3197.86 1198.88)
      (pin Round[T]Pad_200_um G2 -2397.76 1198.88)
      (pin Round[T]Pad_200_um G3 -1597.66 1198.88)
      (pin Round[T]Pad_200_um G7 1597.66 1198.88)
      (pin Round[T]Pad_200_um G8 2397.76 1198.88)
      (pin Round[T]Pad_200_um G9 3197.86 1198.88)
      (pin Round[T]Pad_200_um H1 -3197.86 398.78)
      (pin Round[T]Pad_200_um H2 -2397.76 398.78)
      (pin Round[T]Pad_200_um H3 -1597.66 398.78)
      (pin Round[T]Pad_200_um H7 1597.66 398.78)
      (pin Round[T]Pad_200_um H8 2397.76 398.78)
      (pin Round[T]Pad_200_um H9 3197.86 398.78)
      (pin Round[T]Pad_200_um J1 -3197.86 -398.78)
      (pin Round[T]Pad_200_um J2 -2397.76 -398.78)
      (pin Round[T]Pad_200_um J3 -1597.66 -398.78)
      (pin Round[T]Pad_200_um J7 1597.66 -398.78)
      (pin Round[T]Pad_200_um J8 2397.76 -398.78)
      (pin Round[T]Pad_200_um J9 3197.86 -398.78)
      (pin Round[T]Pad_200_um K1 -3197.86 -1198.88)
      (pin Round[T]Pad_200_um K2 -2397.76 -1198.88)
      (pin Round[T]Pad_200_um K3 -1597.66 -1198.88)
      (pin Round[T]Pad_200_um K7 1597.66 -1198.88)
      (pin Round[T]Pad_200_um K8 2397.76 -1198.88)
      (pin Round[T]Pad_200_um K9 3197.86 -1198.88)
      (pin Round[T]Pad_200_um L1 -3197.86 -1998.98)
      (pin Round[T]Pad_200_um L2 -2397.76 -1998.98)
      (pin Round[T]Pad_200_um L3 -1597.66 -1998.98)
      (pin Round[T]Pad_200_um L7 1597.66 -1998.98)
      (pin Round[T]Pad_200_um L8 2397.76 -1998.98)
      (pin Round[T]Pad_200_um L9 3197.86 -1998.98)
      (pin Round[T]Pad_200_um M1 -3197.86 -2799.08)
      (pin Round[T]Pad_200_um M2 -2397.76 -2799.08)
      (pin Round[T]Pad_200_um M3 -1597.66 -2799.08)
      (pin Round[T]Pad_200_um M7 1597.66 -2799.08)
      (pin Round[T]Pad_200_um M8 2397.76 -2799.08)
      (pin Round[T]Pad_200_um M9 3197.86 -2799.08)
      (pin Round[T]Pad_200_um N1 -3197.86 -3599.18)
      (pin Round[T]Pad_200_um N2 -2397.76 -3599.18)
      (pin Round[T]Pad_200_um N3 -1597.66 -3599.18)
      (pin Round[T]Pad_200_um N7 1597.66 -3599.18)
      (pin Round[T]Pad_200_um N8 2397.76 -3599.18)
      (pin Round[T]Pad_200_um N9 3197.86 -3599.18)
      (pin Round[T]Pad_200_um P1 -3197.86 -4399.28)
      (pin Round[T]Pad_200_um P2 -2397.76 -4399.28)
      (pin Round[T]Pad_200_um P3 -1597.66 -4399.28)
      (pin Round[T]Pad_200_um P7 1597.66 -4399.28)
      (pin Round[T]Pad_200_um P8 2397.76 -4399.28)
      (pin Round[T]Pad_200_um P9 3197.86 -4399.28)
      (pin Round[T]Pad_200_um R1 -3197.86 -5199.38)
      (pin Round[T]Pad_200_um R2 -2397.76 -5199.38)
      (pin Round[T]Pad_200_um R3 -1597.66 -5199.38)
      (pin Round[T]Pad_200_um R7 1597.66 -5199.38)
      (pin Round[T]Pad_200_um R8 2397.76 -5199.38)
      (pin Round[T]Pad_200_um R9 3197.86 -5199.38)
      (pin Round[T]Pad_200_um T1 -3197.86 -5999.48)
      (pin Round[T]Pad_200_um T2 -2397.76 -5999.48)
      (pin Round[T]Pad_200_um T3 -1597.66 -5999.48)
      (pin Round[T]Pad_200_um T7 1597.66 -5999.48)
      (pin Round[T]Pad_200_um T8 2397.76 -5999.48)
      (pin Round[T]Pad_200_um T9 3197.86 -5999.48)
    )
    (padstack Round[T]Pad_200_um
      (shape (circle F.Cu 200))
      (attach off)
    )
    (padstack Round[T]Pad_599.44_um
      (shape (circle F.Cu 599.44))
      (attach off)
    )
    (padstack Oval[A]Pad_1727.2x1727.2_um
      (shape (path F.Cu 1727.2  0 0  0 0))
      (shape (path In1.Cu 1727.2  0 0  0 0))
      (shape (path In2.Cu 1727.2  0 0  0 0))
      (shape (path B.Cu 1727.2  0 0  0 0))
      (attach off)
    )
    (padstack Oval[T]Pad_200.66x198.12_um
      (shape (path F.Cu 198.12  -1.27 0  1.27 0))
      (attach off)
    )
    (padstack Oval[T]Pad_198.12x200.66_um
      (shape (path F.Cu 198.12  0 -1.27  0 1.27))
      (attach off)
    )
    (padstack Oval[T]Pad_198.12x198.12_um
      (shape (path F.Cu 198.12  0 0  0 0))
      (attach off)
    )
    (padstack Oval[T]Pad_200.66x200.66_um
      (shape (path F.Cu 200.66  0 0  0 0))
      (attach off)
    )
    (padstack Rect[T]Pad_2100.58x2100.58_um
      (shape (rect F.Cu -1050.29 -1050.29 1050.29 1050.29))
      (attach off)
    )
    (padstack Rect[T]Pad_500x900_um
      (shape (rect F.Cu -250 -450 250 450))
      (attach off)
    )
    (padstack Rect[T]Pad_800x750_um
      (shape (rect F.Cu -400 -375 400 375))
      (attach off)
    )
    (padstack Rect[T]Pad_1000x1500_um
      (shape (rect F.Cu -500 -750 500 750))
      (attach off)
    )
    (padstack Rect[T]Pad_1597.66x299.72_um
      (shape (rect F.Cu -798.83 -149.86 798.83 149.86))
      (attach off)
    )
    (padstack Rect[A]Pad_1727.2x1727.2_um
      (shape (rect F.Cu -863.6 -863.6 863.6 863.6))
      (shape (rect In1.Cu -863.6 -863.6 863.6 863.6))
      (shape (rect In2.Cu -863.6 -863.6 863.6 863.6))
      (shape (rect B.Cu -863.6 -863.6 863.6 863.6))
      (attach off)
    )
    (padstack "Via[0-3]_600:300_um"
      (shape (circle F.Cu 600))
      (shape (circle In1.Cu 600))
      (shape (circle In2.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net "Net-(U1-PadF4)"
      (pins U1-F4)
    )
    (net "Net-(U1-PadA14)"
      (pins U1-A14)
    )
    (net "Net-(U1-PadA10)"
      (pins U1-A10)
    )
    (net "Net-(U1-PadA9)"
      (pins U1-A9)
    )
    (net "Net-(U1-PadA8)"
      (pins U1-A8)
    )
    (net "Net-(U1-PadA6)"
      (pins U1-A6)
    )
    (net "Net-(U1-PadA5)"
      (pins U1-A5)
    )
    (net "Net-(U1-PadA4)"
      (pins U1-A4)
    )
    (net "Net-(U1-PadA3)"
      (pins U1-A3)
    )
    (net "Net-(U1-PadA2)"
      (pins U1-A2)
    )
    (net "Net-(U1-PadE1)"
      (pins U1-E1)
    )
    (net "Net-(U1-PadA11)"
      (pins U1-A11)
    )
    (net "Net-(U1-PadA12)"
      (pins U1-A12)
    )
    (net "Net-(U1-PadA13)"
      (pins U1-A13)
    )
    (net "Net-(U1-PadB11)"
      (pins U1-B11)
    )
    (net "Net-(U1-PadB12)"
      (pins U1-B12)
    )
    (net "Net-(U1-PadB13)"
      (pins U1-B13)
    )
    (net "Net-(U1-PadC11)"
      (pins U1-C11)
    )
    (net "Net-(U1-PadC12)"
      (pins U1-C12)
    )
    (net "Net-(U1-PadC13)"
      (pins U1-C13)
    )
    (net "Net-(U1-PadD11)"
      (pins U1-D11)
    )
    (net "Net-(U1-PadD12)"
      (pins U1-D12)
    )
    (net "Net-(U1-PadD13)"
      (pins U1-D13)
    )
    (net "Net-(U1-PadA22)"
      (pins U1-A22)
    )
    (net "Net-(U1-PadA21)"
      (pins U1-A21)
    )
    (net "Net-(U1-PadA20)"
      (pins U1-A20)
    )
    (net "Net-(U1-PadA23)"
      (pins U1-A23)
    )
    (net "Net-(U1-PadB14)"
      (pins U1-B14)
    )
    (net "Net-(U1-PadD14)"
      (pins U1-D14)
    )
    (net "Net-(U1-PadA19)"
      (pins U1-A19)
    )
    (net "Net-(U1-PadD10)"
      (pins U1-D10)
    )
    (net "Net-(U1-PadC10)"
      (pins U1-C10)
    )
    (net "Net-(U1-PadB10)"
      (pins U1-B10)
    )
    (net "Net-(U1-PadA15)"
      (pins U1-A15)
    )
    (net "Net-(U1-PadA16)"
      (pins U1-A16)
    )
    (net "Net-(U1-PadA17)"
      (pins U1-A17)
    )
    (net "Net-(U1-PadA18)"
      (pins U1-A18)
    )
    (net "Net-(U1-PadA1)"
      (pins U1-A1)
    )
    (net "Net-(U1-PadB1)"
      (pins U1-B1)
    )
    (net "Net-(U1-PadB2)"
      (pins U1-B2)
    )
    (net "Net-(U1-PadB3)"
      (pins U1-B3)
    )
    (net "Net-(U1-PadB4)"
      (pins U1-B4)
    )
    (net "Net-(U1-PadB5)"
      (pins U1-B5)
    )
    (net "Net-(U1-PadB6)"
      (pins U1-B6)
    )
    (net "Net-(U1-PadB8)"
      (pins U1-B8)
    )
    (net "Net-(U1-PadB9)"
      (pins U1-B9)
    )
    (net "Net-(U1-PadC1)"
      (pins U1-C1)
    )
    (net "Net-(U1-PadD1)"
      (pins U1-D1)
    )
    (net "Net-(U1-PadC2)"
      (pins U1-C2)
    )
    (net "Net-(U1-PadC3)"
      (pins U1-C3)
    )
    (net "Net-(U1-PadC4)"
      (pins U1-C4)
    )
    (net "Net-(U1-PadC5)"
      (pins U1-C5)
    )
    (net "Net-(U1-PadC6)"
      (pins U1-C6)
    )
    (net "Net-(U1-PadC7)"
      (pins U1-C7)
    )
    (net "Net-(U1-PadC8)"
      (pins U1-C8)
    )
    (net "Net-(U1-PadC9)"
      (pins U1-C9)
    )
    (net "Net-(U1-PadD2)"
      (pins U1-D2)
    )
    (net "Net-(U1-PadD3)"
      (pins U1-D3)
    )
    (net "Net-(U1-PadD4)"
      (pins U1-D4)
    )
    (net "Net-(U1-PadD5)"
      (pins U1-D5)
    )
    (net "Net-(U1-PadD6)"
      (pins U1-D6)
    )
    (net "Net-(U1-PadD7)"
      (pins U1-D7)
    )
    (net "Net-(U1-PadD8)"
      (pins U1-D8)
    )
    (net "Net-(U1-PadD9)"
      (pins U1-D9)
    )
    (net "Net-(U1-PadP13)"
      (pins U1-P13)
    )
    (net "Net-(U1-PadE11)"
      (pins U1-E11)
    )
    (net "Net-(U1-PadE12)"
      (pins U1-E12)
    )
    (net "Net-(U1-PadE13)"
      (pins U1-E13)
    )
    (net "Net-(U1-PadE14)"
      (pins U1-E14)
    )
    (net "Net-(U1-PadP14)"
      (pins U1-P14)
    )
    (net "Net-(U1-PadE10)"
      (pins U1-E10)
    )
    (net "Net-(U1-PadE2)"
      (pins U1-E2)
    )
    (net "Net-(U1-PadE3)"
      (pins U1-E3)
    )
    (net "Net-(U1-PadE4)"
      (pins U1-E4)
    )
    (net "Net-(U1-PadF3)"
      (pins U1-F3)
    )
    (net "Net-(U1-PadJ3)"
      (pins U1-J3)
    )
    (net "Net-(U1-PadJ4)"
      (pins U1-J4)
    )
    (net "Net-(U1-PadN8)"
      (pins U1-N8)
    )
    (net "Net-(U1-PadP8)"
      (pins U1-P8)
    )
    (net "Net-(U1-PadE5)"
      (pins U1-E5)
    )
    (net "Net-(U1-PadE8)"
      (pins U1-E8)
    )
    (net "Net-(U1-PadE9)"
      (pins U1-E9)
    )
    (net "Net-(U2-PadJ1)"
      (pins U2-J1)
    )
    (net "Net-(U2-PadJ9)"
      (pins U2-J9)
    )
    (net "Net-(U2-PadL1)"
      (pins U2-L1)
    )
    (net "Net-(U2-PadL9)"
      (pins U2-L9)
    )
    (net SDQ0
      (pins U1-AB4 U2-E3)
    )
    (net "Net-(U1-PadB15)"
      (pins U1-B15)
    )
    (net "Net-(U1-PadB16)"
      (pins U1-B16)
    )
    (net "Net-(U1-PadB17)"
      (pins U1-B17)
    )
    (net "Net-(U1-PadB18)"
      (pins U1-B18)
    )
    (net "Net-(U1-PadB19)"
      (pins U1-B19)
    )
    (net "Net-(U1-PadB20)"
      (pins U1-B20)
    )
    (net "Net-(U1-PadB21)"
      (pins U1-B21)
    )
    (net "Net-(U1-PadB22)"
      (pins U1-B22)
    )
    (net "Net-(U1-PadB23)"
      (pins U1-B23)
    )
    (net "Net-(U1-PadC15)"
      (pins U1-C15)
    )
    (net "Net-(U1-PadC16)"
      (pins U1-C16)
    )
    (net "Net-(U1-PadC17)"
      (pins U1-C17)
    )
    (net "Net-(U1-PadC18)"
      (pins U1-C18)
    )
    (net "Net-(U1-PadC19)"
      (pins U1-C19)
    )
    (net "Net-(U1-PadC20)"
      (pins U1-C20)
    )
    (net "Net-(U1-PadC21)"
      (pins U1-C21)
    )
    (net "Net-(U1-PadC22)"
      (pins U1-C22)
    )
    (net "Net-(U1-PadC23)"
      (pins U1-C23)
    )
    (net "Net-(U1-PadD15)"
      (pins U1-D15)
    )
    (net "Net-(U1-PadD16)"
      (pins U1-D16)
    )
    (net "Net-(U1-PadD17)"
      (pins U1-D17)
    )
    (net "Net-(U1-PadD18)"
      (pins U1-D18)
    )
    (net "Net-(U1-PadD19)"
      (pins U1-D19)
    )
    (net "Net-(U1-PadD20)"
      (pins U1-D20)
    )
    (net "Net-(U1-PadD21)"
      (pins U1-D21)
    )
    (net "Net-(U1-PadD22)"
      (pins U1-D22)
    )
    (net "Net-(U1-PadD23)"
      (pins U1-D23)
    )
    (net "Net-(U1-PadE6)"
      (pins U1-E6)
    )
    (net "Net-(U1-PadE7)"
      (pins U1-E7)
    )
    (net "Net-(U1-PadE15)"
      (pins U1-E15)
    )
    (net "Net-(U1-PadE16)"
      (pins U1-E16)
    )
    (net "Net-(U1-PadE17)"
      (pins U1-E17)
    )
    (net "Net-(U1-PadE18)"
      (pins U1-E18)
    )
    (net "Net-(U1-PadE19)"
      (pins U1-E19)
    )
    (net "Net-(U1-PadE20)"
      (pins U1-E20)
    )
    (net "Net-(U1-PadE21)"
      (pins U1-E21)
    )
    (net "Net-(U1-PadE22)"
      (pins U1-E22)
    )
    (net "Net-(U1-PadE23)"
      (pins U1-E23)
    )
    (net "Net-(U1-PadW8)"
      (pins U1-W8)
    )
    (net "Net-(U1-PadW17)"
      (pins U1-W17)
    )
    (net "Net-(U1-PadW19)"
      (pins U1-W19)
    )
    (net "Net-(U1-PadW20)"
      (pins U1-W20)
    )
    (net "Net-(U1-PadW21)"
      (pins U1-W21)
    )
    (net "Net-(U1-PadW22)"
      (pins U1-W22)
    )
    (net "Net-(U1-PadW23)"
      (pins U1-W23)
    )
    (net "Net-(U1-PadY9)"
      (pins U1-Y9)
    )
    (net "Net-(U1-PadY10)"
      (pins U1-Y10)
    )
    (net "Net-(U1-PadY11)"
      (pins U1-Y11)
    )
    (net "Net-(U1-PadY12)"
      (pins U1-Y12)
    )
    (net "Net-(U1-PadY13)"
      (pins U1-Y13)
    )
    (net "Net-(U1-PadY14)"
      (pins U1-Y14)
    )
    (net "Net-(U1-PadY15)"
      (pins U1-Y15)
    )
    (net "Net-(U1-PadY16)"
      (pins U1-Y16)
    )
    (net "Net-(U1-PadY17)"
      (pins U1-Y17)
    )
    (net "Net-(U1-PadY19)"
      (pins U1-Y19)
    )
    (net "Net-(U1-PadY20)"
      (pins U1-Y20)
    )
    (net "Net-(U1-PadY21)"
      (pins U1-Y21)
    )
    (net "Net-(U1-PadY22)"
      (pins U1-Y22)
    )
    (net "Net-(U1-PadY23)"
      (pins U1-Y23)
    )
    (net "Net-(U1-PadAA4)"
      (pins U1-AA4)
    )
    (net "Net-(U1-PadAA9)"
      (pins U1-AA9)
    )
    (net "Net-(U1-PadAA10)"
      (pins U1-AA10)
    )
    (net "Net-(U1-PadAA11)"
      (pins U1-AA11)
    )
    (net "Net-(U1-PadAA12)"
      (pins U1-AA12)
    )
    (net "Net-(U1-PadAA13)"
      (pins U1-AA13)
    )
    (net "Net-(U1-PadAA14)"
      (pins U1-AA14)
    )
    (net "Net-(U1-PadAA15)"
      (pins U1-AA15)
    )
    (net "Net-(U1-PadAA16)"
      (pins U1-AA16)
    )
    (net "Net-(U1-PadAA17)"
      (pins U1-AA17)
    )
    (net "Net-(U1-PadAA19)"
      (pins U1-AA19)
    )
    (net "Net-(U1-PadAA20)"
      (pins U1-AA20)
    )
    (net "Net-(U1-PadAA21)"
      (pins U1-AA21)
    )
    (net "Net-(U1-PadAA22)"
      (pins U1-AA22)
    )
    (net "Net-(U1-PadAA23)"
      (pins U1-AA23)
    )
    (net "Net-(U1-PadAB9)"
      (pins U1-AB9)
    )
    (net "Net-(U1-PadAB10)"
      (pins U1-AB10)
    )
    (net "Net-(U1-PadAB11)"
      (pins U1-AB11)
    )
    (net "Net-(U1-PadAB12)"
      (pins U1-AB12)
    )
    (net "Net-(U1-PadAB13)"
      (pins U1-AB13)
    )
    (net "Net-(U1-PadAB14)"
      (pins U1-AB14)
    )
    (net "Net-(U1-PadAB15)"
      (pins U1-AB15)
    )
    (net "Net-(U1-PadAB16)"
      (pins U1-AB16)
    )
    (net "Net-(U1-PadAB17)"
      (pins U1-AB17)
    )
    (net "Net-(U1-PadAB18)"
      (pins U1-AB18)
    )
    (net "Net-(U1-PadAB20)"
      (pins U1-AB20)
    )
    (net "Net-(U1-PadAB21)"
      (pins U1-AB21)
    )
    (net "Net-(U1-PadAB22)"
      (pins U1-AB22)
    )
    (net "Net-(U1-PadAB23)"
      (pins U1-AB23)
    )
    (net "Net-(U1-PadAC9)"
      (pins U1-AC9)
    )
    (net "Net-(U1-PadAC10)"
      (pins U1-AC10)
    )
    (net "Net-(U1-PadAC11)"
      (pins U1-AC11)
    )
    (net "Net-(U1-PadAC12)"
      (pins U1-AC12)
    )
    (net "Net-(U1-PadAC13)"
      (pins U1-AC13)
    )
    (net "Net-(U1-PadAC14)"
      (pins U1-AC14)
    )
    (net "Net-(U1-PadAC15)"
      (pins U1-AC15)
    )
    (net "Net-(U1-PadAC16)"
      (pins U1-AC16)
    )
    (net "Net-(U1-PadAC17)"
      (pins U1-AC17)
    )
    (net "Net-(U1-PadAC18)"
      (pins U1-AC18)
    )
    (net "Net-(U1-PadAC20)"
      (pins U1-AC20)
    )
    (net "Net-(U1-PadAC21)"
      (pins U1-AC21)
    )
    (net "Net-(U1-PadAC22)"
      (pins U1-AC22)
    )
    (net "Net-(U1-PadAC23)"
      (pins U1-AC23)
    )
    (net "Net-(U1-PadF19)"
      (pins U1-F19)
    )
    (net "Net-(U1-PadF20)"
      (pins U1-F20)
    )
    (net "Net-(U1-PadF21)"
      (pins U1-F21)
    )
    (net "Net-(U1-PadF22)"
      (pins U1-F22)
    )
    (net "Net-(U1-PadF23)"
      (pins U1-F23)
    )
    (net "Net-(U1-PadG19)"
      (pins U1-G19)
    )
    (net "Net-(U1-PadJ20)"
      (pins U1-J20)
    )
    (net "Net-(U1-PadJ21)"
      (pins U1-J21)
    )
    (net "Net-(U1-PadJ22)"
      (pins U1-J22)
    )
    (net "Net-(U1-PadK21)"
      (pins U1-K21)
    )
    (net "Net-(U1-PadL21)"
      (pins U1-L21)
    )
    (net "Net-(U1-PadL22)"
      (pins U1-L22)
    )
    (net "Net-(U1-PadM21)"
      (pins U1-M21)
    )
    (net "Net-(U1-PadP19)"
      (pins U1-P19)
    )
    (net "Net-(U1-PadP22)"
      (pins U1-P22)
    )
    (net "Net-(U1-PadP23)"
      (pins U1-P23)
    )
    (net "Net-(U1-PadR19)"
      (pins U1-R19)
    )
    (net "Net-(U1-PadR22)"
      (pins U1-R22)
    )
    (net "Net-(U1-PadR23)"
      (pins U1-R23)
    )
    (net "Net-(U1-PadT20)"
      (pins U1-T20)
    )
    (net "Net-(U1-PadT21)"
      (pins U1-T21)
    )
    (net "Net-(U1-PadT22)"
      (pins U1-T22)
    )
    (net "Net-(U1-PadT23)"
      (pins U1-T23)
    )
    (net "Net-(U1-PadU20)"
      (pins U1-U20)
    )
    (net "Net-(U1-PadU21)"
      (pins U1-U21)
    )
    (net "Net-(U1-PadU22)"
      (pins U1-U22)
    )
    (net "Net-(U1-PadU23)"
      (pins U1-U23)
    )
    (net "Net-(U1-PadV20)"
      (pins U1-V20)
    )
    (net "Net-(U1-PadV21)"
      (pins U1-V21)
    )
    (net "Net-(U1-PadV22)"
      (pins U1-V22)
    )
    (net "Net-(U1-PadV23)"
      (pins U1-V23)
    )
    (net "Net-(U1-PadN15)"
      (pins U1-N15)
    )
    (net "Net-(U1-PadP16)"
      (pins U1-P16)
    )
    (net "Net-(U1-PadR8)"
      (pins U1-R8)
    )
    (net "Net-(U1-PadR13)"
      (pins U1-R13)
    )
    (net "Net-(U1-PadR14)"
      (pins U1-R14)
    )
    (net "Net-(U1-PadR15)"
      (pins U1-R15)
    )
    (net "Net-(U1-PadR16)"
      (pins U1-R16)
    )
    (net "Net-(U1-PadT13)"
      (pins U1-T13)
    )
    (net "Net-(U1-PadT14)"
      (pins U1-T14)
    )
    (net "Net-(U1-PadT15)"
      (pins U1-T15)
    )
    (net SDQ5
      (pins U1-AB5 U2-H8)
    )
    (net SDQ6
      (pins U1-AB7 U2-G2)
    )
    (net SDQ3
      (pins U1-AB8 U2-F8)
    )
    (net SDQ2
      (pins U1-AC4 U2-F2)
    )
    (net SDQ7
      (pins U1-AC3 U2-H7)
    )
    (net SDQ4
      (pins U1-AC8 U2-H3)
    )
    (net SDQ1
      (pins U1-AC7 U2-F7)
    )
    (net SA11
      (pins U1-W3 U2-R7 U4-R7)
    )
    (net SA0
      (pins U1-W4 U2-N3 U4-N3)
    )
    (net SA13
      (pins U1-Y3 U2-T3 U4-T3)
    )
    (net SA4
      (pins U1-Y4 U2-P8 U4-P8)
    )
    (net SA8
      (pins U1-AA3 U2-T8 U4-T8)
    )
    (net SA10
      (pins U1-L3 U2-L7 U4-L7)
    )
    (net SA7
      (pins U1-M3 U2-R2 U4-R2)
    )
    (net SA3
      (pins U1-M4 U2-N2 U4-N2)
    )
    (net SA5
      (pins U1-N4 U2-P2 U4-P2)
    )
    (net SA12
      (pins U1-P3 U2-N7 U4-N7)
    )
    (net SA9
      (pins U1-P4 U2-R3 U4-R3)
    )
    (net SA14
      (pins U1-R3)
    )
    (net SA1
      (pins U1-R4 U2-P7 U4-P7)
    )
    (net SA2
      (pins U1-U4 U2-P3 U4-P3)
    )
    (net SA6
      (pins U1-V4 U2-R8 U4-R8)
    )
    (net GND
      (pins R3-2 R1-2 U1-W9 U1-W10 U1-W11 U1-W18 U1-Y7 U1-Y8 U1-Y18 U1-AA18 U1-G3
        U1-G4 U1-J5 U1-K5 U1-N5 U1-P5 U1-U5 U1-U19 U1-V5 U1-V19 U1-H16 U1-J11 U1-K11
        U1-K12 U1-K13 U1-K14 U1-L10 U1-L11 U1-L12 U1-L13 U1-L14 U1-M9 U1-M10 U1-M11
        U1-M12 U1-M13 U1-M14 U1-N10 U1-N11 U1-N13 U1-N14 U1-N16 U1-P10 U1-P11 U1-P12
        U1-P15 U1-R11 U1-R12 U1-T9 U1-T10 U1-T11 U1-T16 P1-2 P2-15 U3-13 U3-36 C3-2
        C4-2 R4-2 C5-2 C6-2 C7-2 C8-2 C9-2 C10-2 C11-2 C12-2 C13-2 C14-2 C15-2 C16-2
        C17-2 C18-2 C1-2 C2-2 C19-2 C20-2 R10-2 U2-A9 U2-B1 U2-B3 U2-B9 U2-D1 U2-D8
        U2-E1 U2-E2 U2-E8 U2-F9 U2-G1 U2-G8 U2-G9 U2-J2 U2-J8 U2-M1 U2-M9 U2-P1 U2-P9
        U2-T1 U2-T9 U4-A9 U4-B1 U4-B3 U4-B9 U4-D1 U4-D8 U4-E1 U4-E2 U4-E8 U4-F9 U4-G1
        U4-G8 U4-G9 U4-J2 U4-J8 U4-M1 U4-M9 U4-P1 U4-P9 U4-T1 U4-T9)
    )
    (net SODT0
      (pins U1-AA5 U2-K1 U4-K1)
    )
    (net SRST
      (pins U1-AA6 U2-T2 U4-T2)
    )
    (net SDQM0
      (pins U1-AC6 U2-E7)
    )
    (net SBA0
      (pins U1-K3 U2-M2 U4-M2)
    )
    (net SBA2
      (pins U1-K4 U2-M3 U4-M3)
    )
    (net SBA1
      (pins U1-L4 U2-N8 U4-N8)
    )
    (net SCKE0
      (pins U1-N3 U2-K9 U4-K9)
    )
    (net SWE
      (pins U1-T3 U2-L3 U4-L3)
    )
    (net SRAS
      (pins U1-T4 U2-J3 U4-J3)
    )
    (net SCAS
      (pins U1-U3 U2-K3 U4-K3)
    )
    (net SCS0
      (pins U1-V3 U2-L2 U4-L2)
    )
    (net "Net-(U2-PadM7)"
      (pins U2-M7)
    )
    (net "Net-(U2-PadT7)"
      (pins U2-T7)
    )
    (net SDQS0_P
      (pins U1-AB6 U2-F3)
    )
    (net SDQS0_N
      (pins U1-AC5 U2-G3)
    )
    (net SDQ13
      (pins U1-AB3 U2-A2)
    )
    (net SDQ15
      (pins U1-AC1 U2-A3)
    )
    (net SDQ12
      (pins U1-AA1 U2-A7)
    )
    (net SDQS1_N
      (pins U1-AA2 U2-B7)
    )
    (net SDQ14
      (pins U1-W2 U2-B8)
    )
    (net SDQ11
      (pins U1-Y2 U2-C2)
    )
    (net SDQ9
      (pins U1-Y1 U2-C3)
    )
    (net SDQS1_P
      (pins U1-AB1 U2-C7)
    )
    (net SDQ10
      (pins U1-AC2 U2-C8)
    )
    (net SDQM1
      (pins U1-W1 U2-D3)
    )
    (net SDQ8
      (pins U1-AB2 U2-D7)
    )
    (net "Net-(R1-Pad1)"
      (pins R1-1 U2-L8)
    )
    (net SCK_P
      (pins U1-V1 U2-J7 U4-J7)
    )
    (net SCK_N
      (pins U1-V2 U2-K7 U4-K7)
    )
    (net "Net-(P2-Pad1)"
      (pins P2-1)
    )
    (net "Net-(P2-Pad2)"
      (pins P2-2)
    )
    (net "Net-(P2-Pad3)"
      (pins P2-3)
    )
    (net "Net-(P2-Pad4)"
      (pins P2-4)
    )
    (net "Net-(P2-Pad5)"
      (pins P2-5)
    )
    (net "Net-(P2-Pad6)"
      (pins P2-6)
    )
    (net "Net-(P2-Pad7)"
      (pins P2-7)
    )
    (net "Net-(P2-Pad8)"
      (pins P2-8)
    )
    (net "Net-(P2-Pad9)"
      (pins P2-9)
    )
    (net "Net-(P2-Pad10)"
      (pins P2-10)
    )
    (net "Net-(P2-Pad11)"
      (pins P2-11)
    )
    (net "Net-(P2-Pad12)"
      (pins P2-12)
    )
    (net "Net-(U3-Pad1)"
      (pins U3-1)
    )
    (net "Net-(U3-Pad2)"
      (pins U3-2)
    )
    (net "Net-(U3-Pad3)"
      (pins U3-3)
    )
    (net "Net-(U3-Pad4)"
      (pins U3-4)
    )
    (net "Net-(U3-Pad5)"
      (pins U3-5)
    )
    (net "Net-(U3-Pad6)"
      (pins U3-6)
    )
    (net "Net-(U3-Pad10)"
      (pins U3-10)
    )
    (net "Net-(U3-Pad11)"
      (pins U3-11)
    )
    (net "Net-(U3-Pad14)"
      (pins U3-14)
    )
    (net "Net-(U3-Pad15)"
      (pins U3-15)
    )
    (net "Net-(U3-Pad20)"
      (pins U3-20)
    )
    (net "Net-(U3-Pad21)"
      (pins U3-21)
    )
    (net "Net-(U3-Pad22)"
      (pins U3-22)
    )
    (net "Net-(U3-Pad23)"
      (pins U3-23)
    )
    (net "Net-(U3-Pad24)"
      (pins U3-24)
    )
    (net "Net-(U3-Pad25)"
      (pins U3-25)
    )
    (net "Net-(U3-Pad26)"
      (pins U3-26)
    )
    (net "Net-(U3-Pad27)"
      (pins U3-27)
    )
    (net "Net-(U3-Pad28)"
      (pins U3-28)
    )
    (net "Net-(U3-Pad33)"
      (pins U3-33)
    )
    (net "Net-(U3-Pad34)"
      (pins U3-34)
    )
    (net "Net-(U3-Pad35)"
      (pins U3-35)
    )
    (net "Net-(U3-Pad38)"
      (pins U3-38)
    )
    (net "Net-(U3-Pad39)"
      (pins U3-39)
    )
    (net "Net-(U3-Pad40)"
      (pins U3-40)
    )
    (net "Net-(U3-Pad45)"
      (pins U3-45)
    )
    (net "Net-(U3-Pad46)"
      (pins U3-46)
    )
    (net "Net-(U3-Pad47)"
      (pins U3-47)
    )
    (net "Net-(U3-Pad48)"
      (pins U3-48)
    )
    (net ND7
      (pins U1-G20 U3-44)
    )
    (net ND6
      (pins U1-G21 U3-43)
    )
    (net ND3
      (pins U1-G22 U3-32)
    )
    (net ND2
      (pins U1-G23 U3-31)
    )
    (net ND5
      (pins U1-H20 U3-42)
    )
    (net ND4
      (pins U1-H21 U3-41)
    )
    (net ND1
      (pins U1-H22 U3-30)
    )
    (net ND0
      (pins U1-H23 U3-29)
    )
    (net NRB0
      (pins U1-J23 U3-7 R7-2)
    )
    (net NRE#
      (pins U1-K22 U3-8)
    )
    (net NCLE
      (pins U1-L23 U3-16)
    )
    (net NALE
      (pins U1-M22 U3-17)
    )
    (net NWE#
      (pins U1-M23 U3-18 R6-2)
    )
    (net "Net-(C1-Pad1)"
      (pins U1-N23 Y1-2 C1-1)
    )
    (net "Net-(C2-Pad1)"
      (pins U1-N22 Y1-1 C2-1)
    )
    (net "Net-(C3-Pad1)"
      (pins U1-F1 Y2-2 C3-1)
    )
    (net "Net-(C4-Pad1)"
      (pins U1-F2 Y2-1 C4-1)
    )
    (net SVREF
      (pins R2-2 R3-1 U1-Y5 U1-AA8 U1-H3 U1-H4 U2-H1 U2-M8 U4-H1 U4-M8)
    )
    (net "Net-(R4-Pad1)"
      (pins U1-AA7 R4-1)
    )
    (net VCC_15
      (pins R2-1 U1-W5 U1-W6 U1-W7 U1-Y6 U1-G5 U1-H5 U1-L5 U1-M5 U1-R5 U1-T5 U1-M8
        U1-N9 U1-P9 P1-4 C7-1 C8-1 C9-1 C10-1 C11-1 C12-1 U2-A1 U2-A8 U2-B2 U2-C1
        U2-C9 U2-D2 U2-D9 U2-E9 U2-F1 U2-G7 U2-H2 U2-H9 U2-K2 U2-K8 U2-N1 U2-N9 U2-R1
        U2-R9 U4-A1 U4-A8 U4-B2 U4-C1 U4-C9 U4-D2 U4-D9 U4-E9 U4-F1 U4-G7 U4-H2 U4-H9
        U4-K2 U4-K8 U4-N1 U4-N9 U4-R1 U4-R9)
    )
    (net SDC0_D1
      (pins U1-M20 P1-5)
    )
    (net VCC_12
      (pins U1-H11 U1-H12 U1-H13 U1-H14 U1-J13 U1-J15 U1-J16 U1-K9 U1-K10 U1-K15 U1-K16
        U1-L8 U1-L9 U1-M15 U1-M16 U1-R9 U1-R10 U1-T8 P1-6 C6-1 C13-1 C14-1 C15-1 C20-1)
    )
    (net SDC0_D0
      (pins U1-M19 P1-7)
    )
    (net VCC_33
      (pins U1-W12 U1-W13 U1-W14 U1-W15 U1-W16 U1-AB19 U1-H19 U1-J19 U1-N19 U1-H8
        U1-H9 U1-H10 U1-H15 U1-J8 U1-J9 U1-J10 U1-J14 U1-K8 U1-L15 U1-L16 P1-8 U3-12
        U3-37 R5-1 R6-1 R7-1 R8-1 R9-1 C5-1 C16-1 C17-1 C18-1 C19-1)
    )
    (net SDC0_CLK
      (pins U1-L20 P1-9)
    )
    (net UDP1
      (pins U1-P21 P1-10)
    )
    (net SDC0_CMD
      (pins U1-L19 P1-11)
    )
    (net UDM1
      (pins U1-P20 P1-12)
    )
    (net SDC0_D3
      (pins U1-K20 P1-13)
    )
    (net UDP0
      (pins U1-N21 P1-14)
    )
    (net SDC0_D2
      (pins U1-K19 P1-15)
    )
    (net UDM0
      (pins U1-N20 P1-16)
    )
    (net UART0_TX
      (pins U1-A7 P1-1)
    )
    (net UART0_RX
      (pins U1-B7 P1-3)
    )
    (net UDM2
      (pins U1-R20 P2-14)
    )
    (net UDP2
      (pins U1-R21 P2-16)
    )
    (net VCC_30
      (pins U1-T19 P2-13)
    )
    (net "Net-(R5-Pad2)"
      (pins U3-19 R5-2)
    )
    (net NCE0
      (pins U1-K23 U3-9)
    )
    (net "Net-(R8-Pad2)"
      (pins U1-C14 R8-2)
    )
    (net "Net-(R9-Pad2)"
      (pins U1-F5 R9-2)
    )
    (net "Net-(U4-PadJ1)"
      (pins U4-J1)
    )
    (net "Net-(U4-PadJ9)"
      (pins U4-J9)
    )
    (net "Net-(U4-PadL1)"
      (pins U4-L1)
    )
    (net "Net-(U4-PadL9)"
      (pins U4-L9)
    )
    (net "Net-(U4-PadM7)"
      (pins U4-M7)
    )
    (net "Net-(U4-PadT7)"
      (pins U4-T7)
    )
    (net "Net-(R10-Pad1)"
      (pins R10-1 U4-L8)
    )
    (net SDQ29
      (pins U1-M1 U4-A2)
    )
    (net SDQ31
      (pins U1-K2 U4-A3)
    )
    (net SDQ28
      (pins U1-J1 U4-A7)
    )
    (net SDQS3_N
      (pins U1-J2 U4-B7)
    )
    (net SDQ30
      (pins U1-G2 U4-B8)
    )
    (net SDQ27
      (pins U1-H2 U4-C2)
    )
    (net SDQ25
      (pins U1-H1 U4-C3)
    )
    (net SDQS3_P
      (pins U1-K1 U4-C7)
    )
    (net SDQ26
      (pins U1-L2 U4-C8)
    )
    (net SDQM3
      (pins U1-G1 U4-D3)
    )
    (net SDQ24
      (pins U1-L1 U4-D7)
    )
    (net SDQ16
      (pins U1-N1 U4-E3)
    )
    (net SDQM2
      (pins U1-R2 U4-E7)
    )
    (net SDQ18
      (pins U1-N2 U4-F2)
    )
    (net SDQS2_P
      (pins U1-R1 U4-F3)
    )
    (net SDQ17
      (pins U1-T2 U4-F7)
    )
    (net SDQ19
      (pins U1-U1 U4-F8)
    )
    (net SDQ22
      (pins U1-T1 U4-G2)
    )
    (net SDQS2_N
      (pins U1-P2 U4-G3)
    )
    (net SDQ20
      (pins U1-U2 U4-H3)
    )
    (net SDQ23
      (pins U1-M2 U4-H7)
    )
    (net SDQ21
      (pins U1-P1 U4-H8)
    )
    (class kicad_default "" NALE NCE0 NCLE ND0 ND1 ND2 ND3 ND4 ND5 ND6 ND7
      NRB0 NRE# NWE# "Net-(C1-Pad1)" "Net-(C2-Pad1)" "Net-(C3-Pad1)" "Net-(C4-Pad1)"
      "Net-(P2-Pad1)" "Net-(P2-Pad10)" "Net-(P2-Pad11)" "Net-(P2-Pad12)" "Net-(P2-Pad2)"
      "Net-(P2-Pad3)" "Net-(P2-Pad4)" "Net-(P2-Pad5)" "Net-(P2-Pad6)" "Net-(P2-Pad7)"
      "Net-(P2-Pad8)" "Net-(P2-Pad9)" "Net-(R1-Pad1)" "Net-(R10-Pad1)" "Net-(R4-Pad1)"
      "Net-(R5-Pad2)" "Net-(R8-Pad2)" "Net-(R9-Pad2)" "Net-(U1-PadA1)" "Net-(U1-PadA10)"
      "Net-(U1-PadA11)" "Net-(U1-PadA12)" "Net-(U1-PadA13)" "Net-(U1-PadA14)"
      "Net-(U1-PadA15)" "Net-(U1-PadA16)" "Net-(U1-PadA17)" "Net-(U1-PadA18)"
      "Net-(U1-PadA19)" "Net-(U1-PadA2)" "Net-(U1-PadA20)" "Net-(U1-PadA21)"
      "Net-(U1-PadA22)" "Net-(U1-PadA23)" "Net-(U1-PadA3)" "Net-(U1-PadA4)"
      "Net-(U1-PadA5)" "Net-(U1-PadA6)" "Net-(U1-PadA8)" "Net-(U1-PadA9)"
      "Net-(U1-PadAA10)" "Net-(U1-PadAA11)" "Net-(U1-PadAA12)" "Net-(U1-PadAA13)"
      "Net-(U1-PadAA14)" "Net-(U1-PadAA15)" "Net-(U1-PadAA16)" "Net-(U1-PadAA17)"
      "Net-(U1-PadAA19)" "Net-(U1-PadAA20)" "Net-(U1-PadAA21)" "Net-(U1-PadAA22)"
      "Net-(U1-PadAA23)" "Net-(U1-PadAA4)" "Net-(U1-PadAA9)" "Net-(U1-PadAB10)"
      "Net-(U1-PadAB11)" "Net-(U1-PadAB12)" "Net-(U1-PadAB13)" "Net-(U1-PadAB14)"
      "Net-(U1-PadAB15)" "Net-(U1-PadAB16)" "Net-(U1-PadAB17)" "Net-(U1-PadAB18)"
      "Net-(U1-PadAB20)" "Net-(U1-PadAB21)" "Net-(U1-PadAB22)" "Net-(U1-PadAB23)"
      "Net-(U1-PadAB9)" "Net-(U1-PadAC10)" "Net-(U1-PadAC11)" "Net-(U1-PadAC12)"
      "Net-(U1-PadAC13)" "Net-(U1-PadAC14)" "Net-(U1-PadAC15)" "Net-(U1-PadAC16)"
      "Net-(U1-PadAC17)" "Net-(U1-PadAC18)" "Net-(U1-PadAC20)" "Net-(U1-PadAC21)"
      "Net-(U1-PadAC22)" "Net-(U1-PadAC23)" "Net-(U1-PadAC9)" "Net-(U1-PadB1)"
      "Net-(U1-PadB10)" "Net-(U1-PadB11)" "Net-(U1-PadB12)" "Net-(U1-PadB13)"
      "Net-(U1-PadB14)" "Net-(U1-PadB15)" "Net-(U1-PadB16)" "Net-(U1-PadB17)"
      "Net-(U1-PadB18)" "Net-(U1-PadB19)" "Net-(U1-PadB2)" "Net-(U1-PadB20)"
      "Net-(U1-PadB21)" "Net-(U1-PadB22)" "Net-(U1-PadB23)" "Net-(U1-PadB3)"
      "Net-(U1-PadB4)" "Net-(U1-PadB5)" "Net-(U1-PadB6)" "Net-(U1-PadB8)"
      "Net-(U1-PadB9)" "Net-(U1-PadC1)" "Net-(U1-PadC10)" "Net-(U1-PadC11)"
      "Net-(U1-PadC12)" "Net-(U1-PadC13)" "Net-(U1-PadC15)" "Net-(U1-PadC16)"
      "Net-(U1-PadC17)" "Net-(U1-PadC18)" "Net-(U1-PadC19)" "Net-(U1-PadC2)"
      "Net-(U1-PadC20)" "Net-(U1-PadC21)" "Net-(U1-PadC22)" "Net-(U1-PadC23)"
      "Net-(U1-PadC3)" "Net-(U1-PadC4)" "Net-(U1-PadC5)" "Net-(U1-PadC6)"
      "Net-(U1-PadC7)" "Net-(U1-PadC8)" "Net-(U1-PadC9)" "Net-(U1-PadD1)"
      "Net-(U1-PadD10)" "Net-(U1-PadD11)" "Net-(U1-PadD12)" "Net-(U1-PadD13)"
      "Net-(U1-PadD14)" "Net-(U1-PadD15)" "Net-(U1-PadD16)" "Net-(U1-PadD17)"
      "Net-(U1-PadD18)" "Net-(U1-PadD19)" "Net-(U1-PadD2)" "Net-(U1-PadD20)"
      "Net-(U1-PadD21)" "Net-(U1-PadD22)" "Net-(U1-PadD23)" "Net-(U1-PadD3)"
      "Net-(U1-PadD4)" "Net-(U1-PadD5)" "Net-(U1-PadD6)" "Net-(U1-PadD7)"
      "Net-(U1-PadD8)" "Net-(U1-PadD9)" "Net-(U1-PadE1)" "Net-(U1-PadE10)"
      "Net-(U1-PadE11)" "Net-(U1-PadE12)" "Net-(U1-PadE13)" "Net-(U1-PadE14)"
      "Net-(U1-PadE15)" "Net-(U1-PadE16)" "Net-(U1-PadE17)" "Net-(U1-PadE18)"
      "Net-(U1-PadE19)" "Net-(U1-PadE2)" "Net-(U1-PadE20)" "Net-(U1-PadE21)"
      "Net-(U1-PadE22)" "Net-(U1-PadE23)" "Net-(U1-PadE3)" "Net-(U1-PadE4)"
      "Net-(U1-PadE5)" "Net-(U1-PadE6)" "Net-(U1-PadE7)" "Net-(U1-PadE8)"
      "Net-(U1-PadE9)" "Net-(U1-PadF19)" "Net-(U1-PadF20)" "Net-(U1-PadF21)"
      "Net-(U1-PadF22)" "Net-(U1-PadF23)" "Net-(U1-PadF3)" "Net-(U1-PadF4)"
      "Net-(U1-PadG1)" "Net-(U1-PadG19)" "Net-(U1-PadG2)" "Net-(U1-PadH1)"
      "Net-(U1-PadH2)" "Net-(U1-PadJ1)" "Net-(U1-PadJ2)" "Net-(U1-PadJ20)"
      "Net-(U1-PadJ21)" "Net-(U1-PadJ22)" "Net-(U1-PadJ3)" "Net-(U1-PadJ4)"
      "Net-(U1-PadK1)" "Net-(U1-PadK2)" "Net-(U1-PadK21)" "Net-(U1-PadL1)"
      "Net-(U1-PadL2)" "Net-(U1-PadL21)" "Net-(U1-PadL22)" "Net-(U1-PadM1)"
      "Net-(U1-PadM2)" "Net-(U1-PadM21)" "Net-(U1-PadN1)" "Net-(U1-PadN15)"
      "Net-(U1-PadN16)" "Net-(U1-PadN2)" "Net-(U1-PadN8)" "Net-(U1-PadP1)"
      "Net-(U1-PadP13)" "Net-(U1-PadP14)" "Net-(U1-PadP16)" "Net-(U1-PadP19)"
      "Net-(U1-PadP2)" "Net-(U1-PadP22)" "Net-(U1-PadP23)" "Net-(U1-PadP8)"
      "Net-(U1-PadR1)" "Net-(U1-PadR13)" "Net-(U1-PadR14)" "Net-(U1-PadR15)"
      "Net-(U1-PadR16)" "Net-(U1-PadR19)" "Net-(U1-PadR2)" "Net-(U1-PadR22)"
      "Net-(U1-PadR23)" "Net-(U1-PadR8)" "Net-(U1-PadT1)" "Net-(U1-PadT13)"
      "Net-(U1-PadT14)" "Net-(U1-PadT15)" "Net-(U1-PadT16)" "Net-(U1-PadT2)"
      "Net-(U1-PadT20)" "Net-(U1-PadT21)" "Net-(U1-PadT22)" "Net-(U1-PadT23)"
      "Net-(U1-PadU1)" "Net-(U1-PadU2)" "Net-(U1-PadU20)" "Net-(U1-PadU21)"
      "Net-(U1-PadU22)" "Net-(U1-PadU23)" "Net-(U1-PadV20)" "Net-(U1-PadV21)"
      "Net-(U1-PadV22)" "Net-(U1-PadV23)" "Net-(U1-PadW17)" "Net-(U1-PadW19)"
      "Net-(U1-PadW20)" "Net-(U1-PadW21)" "Net-(U1-PadW22)" "Net-(U1-PadW23)"
      "Net-(U1-PadW8)" "Net-(U1-PadY10)" "Net-(U1-PadY11)" "Net-(U1-PadY12)"
      "Net-(U1-PadY13)" "Net-(U1-PadY14)" "Net-(U1-PadY15)" "Net-(U1-PadY16)"
      "Net-(U1-PadY17)" "Net-(U1-PadY19)" "Net-(U1-PadY20)" "Net-(U1-PadY21)"
      "Net-(U1-PadY22)" "Net-(U1-PadY23)" "Net-(U1-PadY9)" "Net-(U2-PadJ1)"
      "Net-(U2-PadJ9)" "Net-(U2-PadL1)" "Net-(U2-PadL9)" "Net-(U2-PadM7)"
      "Net-(U2-PadT7)" "Net-(U3-Pad1)" "Net-(U3-Pad10)" "Net-(U3-Pad11)" "Net-(U3-Pad14)"
      "Net-(U3-Pad15)" "Net-(U3-Pad2)" "Net-(U3-Pad20)" "Net-(U3-Pad21)" "Net-(U3-Pad22)"
      "Net-(U3-Pad23)" "Net-(U3-Pad24)" "Net-(U3-Pad25)" "Net-(U3-Pad26)"
      "Net-(U3-Pad27)" "Net-(U3-Pad28)" "Net-(U3-Pad3)" "Net-(U3-Pad33)" "Net-(U3-Pad34)"
      "Net-(U3-Pad35)" "Net-(U3-Pad38)" "Net-(U3-Pad39)" "Net-(U3-Pad4)" "Net-(U3-Pad40)"
      "Net-(U3-Pad45)" "Net-(U3-Pad46)" "Net-(U3-Pad47)" "Net-(U3-Pad48)"
      "Net-(U3-Pad5)" "Net-(U3-Pad6)" "Net-(U4-PadA1)" "Net-(U4-PadA2)" "Net-(U4-PadA3)"
      "Net-(U4-PadA7)" "Net-(U4-PadA8)" "Net-(U4-PadA9)" "Net-(U4-PadB1)"
      "Net-(U4-PadB2)" "Net-(U4-PadB3)" "Net-(U4-PadB7)" "Net-(U4-PadB8)"
      "Net-(U4-PadB9)" "Net-(U4-PadC1)" "Net-(U4-PadC2)" "Net-(U4-PadC3)"
      "Net-(U4-PadC7)" "Net-(U4-PadC8)" "Net-(U4-PadC9)" "Net-(U4-PadD1)"
      "Net-(U4-PadD2)" "Net-(U4-PadD3)" "Net-(U4-PadD7)" "Net-(U4-PadD8)"
      "Net-(U4-PadD9)" "Net-(U4-PadE1)" "Net-(U4-PadE2)" "Net-(U4-PadE3)"
      "Net-(U4-PadE7)" "Net-(U4-PadE8)" "Net-(U4-PadE9)" "Net-(U4-PadF1)"
      "Net-(U4-PadF2)" "Net-(U4-PadF3)" "Net-(U4-PadF7)" "Net-(U4-PadF8)"
      "Net-(U4-PadF9)" "Net-(U4-PadG1)" "Net-(U4-PadG2)" "Net-(U4-PadG3)"
      "Net-(U4-PadG7)" "Net-(U4-PadG8)" "Net-(U4-PadG9)" "Net-(U4-PadH1)"
      "Net-(U4-PadH2)" "Net-(U4-PadH3)" "Net-(U4-PadH7)" "Net-(U4-PadH8)"
      "Net-(U4-PadH9)" "Net-(U4-PadJ1)" "Net-(U4-PadJ2)" "Net-(U4-PadJ3)"
      "Net-(U4-PadJ7)" "Net-(U4-PadJ8)" "Net-(U4-PadJ9)" "Net-(U4-PadK1)"
      "Net-(U4-PadK2)" "Net-(U4-PadK3)" "Net-(U4-PadK7)" "Net-(U4-PadK8)"
      "Net-(U4-PadK9)" "Net-(U4-PadL1)" "Net-(U4-PadL2)" "Net-(U4-PadL3)"
      "Net-(U4-PadL7)" "Net-(U4-PadL8)" "Net-(U4-PadL9)" "Net-(U4-PadM1)"
      "Net-(U4-PadM2)" "Net-(U4-PadM3)" "Net-(U4-PadM7)" "Net-(U4-PadM8)"
      "Net-(U4-PadM9)" "Net-(U4-PadN1)" "Net-(U4-PadN2)" "Net-(U4-PadN3)"
      "Net-(U4-PadN7)" "Net-(U4-PadN8)" "Net-(U4-PadN9)" "Net-(U4-PadP1)"
      "Net-(U4-PadP2)" "Net-(U4-PadP3)" "Net-(U4-PadP7)" "Net-(U4-PadP8)"
      "Net-(U4-PadP9)" "Net-(U4-PadR1)" "Net-(U4-PadR2)" "Net-(U4-PadR3)"
      "Net-(U4-PadR7)" "Net-(U4-PadR8)" "Net-(U4-PadR9)" "Net-(U4-PadT1)"
      "Net-(U4-PadT2)" "Net-(U4-PadT3)" "Net-(U4-PadT7)" "Net-(U4-PadT8)"
      "Net-(U4-PadT9)" SA0 SA1 SA10 SA11 SA12 SA13 SA14 SA2 SA3 SA4 SA5 SA6
      SA7 SA8 SA9 SBA0 SBA1 SBA2 SCAS SCKE0 SCK_N SCK_P SCS0 SDC0_CLK SDC0_CMD
      SDC0_D0 SDC0_D1 SDC0_D2 SDC0_D3 SDQ0 SDQ1 SDQ10 SDQ11 SDQ12 SDQ13 SDQ14
      SDQ15 SDQ16 SDQ17 SDQ18 SDQ19 SDQ2 SDQ20 SDQ21 SDQ22 SDQ23 SDQ24 SDQ25
      SDQ26 SDQ27 SDQ28 SDQ29 SDQ3 SDQ30 SDQ31 SDQ4 SDQ5 SDQ6 SDQ7 SDQ8 SDQ9
      SDQM0 SDQM1 SDQM2 SDQM3 SDQS0_N SDQS0_P SDQS1_N SDQS1_P SDQS2_N SDQS2_P
      SDQS3_N SDQS3_P SODT0 SRAS SRST SWE UART0_RX UART0_TX UDM0 UDM1 UDM2
      UDP0 UDP1 UDP2
      (circuit
        (use_via Via[0-3]_600:300_um)
      )
      (rule
        (width 150)
        (clearance 150.1)
      )
    )
    (class Ground GND
      (circuit
        (use_via Via[0-3]_600:300_um)
      )
      (rule
        (width 150)
        (clearance 150.1)
      )
    )
    (class Power SVREF VCC_12 VCC_15 VCC_30 VCC_33 VDD_12
      (circuit
        (use_via Via[0-3]_600:300_um)
      )
      (rule
        (width 150)
        (clearance 150.1)
      )
    )
  )
  (wiring
    (wire (path F.Cu 150  94615 -154317  93674.5 -154317  93535.5 -154178)(net VCC_15)(type protect))
    (wire (path F.Cu 150  117666 -151904  116916 -151904  116904 -151892)(net VCC_12)(type protect))
    (via "Via[0-3]_600:300_um"  93535.5 -154178 (net VCC_15)(type protect))
    (via "Via[0-3]_600:300_um"  116904 -151892 (net VCC_12)(type protect))
  )
)
