library verilog;
use verilog.vl_types.all;
entity alu is
    port(
        a_in            : in     vl_logic_vector(31 downto 0);
        b_in            : in     vl_logic_vector(31 downto 0);
        f_in            : in     vl_logic_vector(2 downto 0);
        zero            : out    vl_logic;
        c_out           : out    vl_logic;
        y_out           : out    vl_logic_vector(31 downto 0)
    );
end alu;
