{"vcs1":{"timestamp_begin":1769499737.403704360, "rt":6.63, "ut":6.38, "st":0.18}}
{"vcselab":{"timestamp_begin":1769499744.080055570, "rt":0.32, "ut":0.20, "st":0.07}}
{"link":{"timestamp_begin":1769499744.436344998, "rt":0.23, "ut":0.15, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769499737.146882113}
{"VCS_COMP_START_TIME": 1769499737.146882113}
{"VCS_COMP_END_TIME": 1769499744.725416219}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 350972}}
{"vcselab": {"peak_mem": 173704}}
