###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       859741   # Number of WRITE/WRITEP commands
num_reads_done                 =      1283420   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1059651   # Number of read row buffer hits
num_read_cmds                  =      1283412   # Number of READ/READP commands
num_writes_done                =       859804   # Number of read requests issued
num_write_row_hits             =       722305   # Number of write row buffer hits
num_act_cmds                   =       365103   # Number of ACT commands
num_pre_cmds                   =       365077   # Number of PRE commands
num_ondemand_pres              =       338941   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9644821   # Cyles of rank active rank.0
rank_active_cycles.1           =      9609985   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       355179   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       390015   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2077192   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        28506   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4986   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3474   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2606   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1924   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1602   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1319   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1173   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1032   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19464   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          367   # Write cmd latency (cycles)
write_latency[20-39]           =         4564   # Write cmd latency (cycles)
write_latency[40-59]           =         6143   # Write cmd latency (cycles)
write_latency[60-79]           =         9362   # Write cmd latency (cycles)
write_latency[80-99]           =        12251   # Write cmd latency (cycles)
write_latency[100-119]         =        15248   # Write cmd latency (cycles)
write_latency[120-139]         =        18016   # Write cmd latency (cycles)
write_latency[140-159]         =        20972   # Write cmd latency (cycles)
write_latency[160-179]         =        24570   # Write cmd latency (cycles)
write_latency[180-199]         =        27595   # Write cmd latency (cycles)
write_latency[200-]            =       720653   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           13   # Read request latency (cycles)
read_latency[20-39]            =       188374   # Read request latency (cycles)
read_latency[40-59]            =        94584   # Read request latency (cycles)
read_latency[60-79]            =        97583   # Read request latency (cycles)
read_latency[80-99]            =        68447   # Read request latency (cycles)
read_latency[100-119]          =        57134   # Read request latency (cycles)
read_latency[120-139]          =        50133   # Read request latency (cycles)
read_latency[140-159]          =        43504   # Read request latency (cycles)
read_latency[160-179]          =        38743   # Read request latency (cycles)
read_latency[180-199]          =        34747   # Read request latency (cycles)
read_latency[200-]             =       610158   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.29183e+09   # Write energy
read_energy                    =  5.17472e+09   # Read energy
act_energy                     =  9.98922e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.70486e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.87207e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01837e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.99663e+09   # Active standby energy rank.1
average_read_latency           =      350.982   # Average read request latency (cycles)
average_interarrival           =      4.66575   # Average request interarrival latency (cycles)
total_energy                   =  2.35428e+10   # Total energy (pJ)
average_power                  =      2354.28   # Average power (mW)
average_bandwidth              =      18.2888   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       850128   # Number of WRITE/WRITEP commands
num_reads_done                 =      1270154   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1065045   # Number of read row buffer hits
num_read_cmds                  =      1270152   # Number of READ/READP commands
num_writes_done                =       850168   # Number of read requests issued
num_write_row_hits             =       731744   # Number of write row buffer hits
num_act_cmds                   =       327010   # Number of ACT commands
num_pre_cmds                   =       326984   # Number of PRE commands
num_ondemand_pres              =       300089   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9640099   # Cyles of rank active rank.0
rank_active_cycles.1           =      9633358   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       359901   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       366642   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2053593   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        29622   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4896   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3297   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2573   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1940   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1594   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1265   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1142   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1072   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19372   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          458   # Write cmd latency (cycles)
write_latency[20-39]           =         5839   # Write cmd latency (cycles)
write_latency[40-59]           =         7015   # Write cmd latency (cycles)
write_latency[60-79]           =        10607   # Write cmd latency (cycles)
write_latency[80-99]           =        13159   # Write cmd latency (cycles)
write_latency[100-119]         =        15808   # Write cmd latency (cycles)
write_latency[120-139]         =        17970   # Write cmd latency (cycles)
write_latency[140-159]         =        20234   # Write cmd latency (cycles)
write_latency[160-179]         =        23418   # Write cmd latency (cycles)
write_latency[180-199]         =        26102   # Write cmd latency (cycles)
write_latency[200-]            =       709518   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            8   # Read request latency (cycles)
read_latency[20-39]            =       209461   # Read request latency (cycles)
read_latency[40-59]            =       105313   # Read request latency (cycles)
read_latency[60-79]            =       101712   # Read request latency (cycles)
read_latency[80-99]            =        70407   # Read request latency (cycles)
read_latency[100-119]          =        58580   # Read request latency (cycles)
read_latency[120-139]          =        50677   # Read request latency (cycles)
read_latency[140-159]          =        43282   # Read request latency (cycles)
read_latency[160-179]          =        37673   # Read request latency (cycles)
read_latency[180-199]          =        33408   # Read request latency (cycles)
read_latency[200-]             =       559633   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.24384e+09   # Write energy
read_energy                    =  5.12125e+09   # Read energy
act_energy                     =  8.94699e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.72752e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.75988e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01542e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01122e+09   # Active standby energy rank.1
average_read_latency           =      337.967   # Average read request latency (cycles)
average_interarrival           =      4.71616   # Average request interarrival latency (cycles)
total_energy                   =  2.33398e+10   # Total energy (pJ)
average_power                  =      2333.98   # Average power (mW)
average_bandwidth              =      18.0934   # Average bandwidth
