{
  "module_name": "mt76_connac_mcu.h",
  "hash_id": "1fd0578d3951dc106dc6b6e06443640dc5bf22131f175b65e9f0195bf5693f73",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/mediatek/mt76/mt76_connac_mcu.h",
  "human_readable_source": " \n \n\n#ifndef __MT76_CONNAC_MCU_H\n#define __MT76_CONNAC_MCU_H\n\n#include \"mt76_connac.h\"\n\n#define FW_FEATURE_SET_ENCRYPT\t\tBIT(0)\n#define FW_FEATURE_SET_KEY_IDX\t\tGENMASK(2, 1)\n#define FW_FEATURE_ENCRY_MODE\t\tBIT(4)\n#define FW_FEATURE_OVERRIDE_ADDR\tBIT(5)\n#define FW_FEATURE_NON_DL\t\tBIT(6)\n\n#define DL_MODE_ENCRYPT\t\t\tBIT(0)\n#define DL_MODE_KEY_IDX\t\t\tGENMASK(2, 1)\n#define DL_MODE_RESET_SEC_IV\t\tBIT(3)\n#define DL_MODE_WORKING_PDA_CR4\t\tBIT(4)\n#define DL_MODE_VALID_RAM_ENTRY         BIT(5)\n#define DL_CONFIG_ENCRY_MODE_SEL\tBIT(6)\n#define DL_MODE_NEED_RSP\t\tBIT(31)\n\n#define FW_START_OVERRIDE\t\tBIT(0)\n#define FW_START_WORKING_PDA_CR4\tBIT(2)\n#define FW_START_WORKING_PDA_DSP\tBIT(3)\n\n#define PATCH_SEC_NOT_SUPPORT\t\tGENMASK(31, 0)\n#define PATCH_SEC_TYPE_MASK\t\tGENMASK(15, 0)\n#define PATCH_SEC_TYPE_INFO\t\t0x2\n\n#define PATCH_SEC_ENC_TYPE_MASK\t\t\tGENMASK(31, 24)\n#define PATCH_SEC_ENC_TYPE_PLAIN\t\t0x00\n#define PATCH_SEC_ENC_TYPE_AES\t\t\t0x01\n#define PATCH_SEC_ENC_TYPE_SCRAMBLE\t\t0x02\n#define PATCH_SEC_ENC_SCRAMBLE_INFO_MASK\tGENMASK(15, 0)\n#define PATCH_SEC_ENC_AES_KEY_MASK\t\tGENMASK(7, 0)\n\nenum {\n\tFW_TYPE_DEFAULT = 0,\n\tFW_TYPE_CLC = 2,\n\tFW_TYPE_MAX_NUM = 255\n};\n\n#define MCU_PQ_ID(p, q)\t\t(((p) << 15) | ((q) << 10))\n#define MCU_PKT_ID\t\t0xa0\n\nstruct mt76_connac2_mcu_txd {\n\t__le32 txd[8];\n\n\t__le16 len;\n\t__le16 pq_id;\n\n\tu8 cid;\n\tu8 pkt_type;\n\tu8 set_query;  \n\tu8 seq;\n\n\tu8 uc_d2b0_rev;\n\tu8 ext_cid;\n\tu8 s2d_index;\n\tu8 ext_cid_ack;\n\n\tu32 rsv[5];\n} __packed __aligned(4);\n\n \nstruct mt76_connac2_mcu_uni_txd {\n\t__le32 txd[8];\n\n\t \n\t__le16 len;\n\t__le16 cid;\n\n\t \n\tu8 rsv;\n\tu8 pkt_type;\n\tu8 frag_n;\n\tu8 seq;\n\n\t \n\t__le16 checksum;\n\tu8 s2d_index;\n\tu8 option;\n\n\t \n\tu8 rsv1[4];\n} __packed __aligned(4);\n\nstruct mt76_connac2_mcu_rxd {\n\t__le32 rxd[6];\n\n\t__le16 len;\n\t__le16 pkt_type_id;\n\n\tu8 eid;\n\tu8 seq;\n\tu8 option;\n\tu8 rsv;\n\tu8 ext_eid;\n\tu8 rsv1[2];\n\tu8 s2d_index;\n\n\tu8 tlv[];\n};\n\nstruct mt76_connac2_patch_hdr {\n\tchar build_date[16];\n\tchar platform[4];\n\t__be32 hw_sw_ver;\n\t__be32 patch_ver;\n\t__be16 checksum;\n\tu16 rsv;\n\tstruct {\n\t\t__be32 patch_ver;\n\t\t__be32 subsys;\n\t\t__be32 feature;\n\t\t__be32 n_region;\n\t\t__be32 crc;\n\t\tu32 rsv[11];\n\t} desc;\n} __packed;\n\nstruct mt76_connac2_patch_sec {\n\t__be32 type;\n\t__be32 offs;\n\t__be32 size;\n\tunion {\n\t\t__be32 spec[13];\n\t\tstruct {\n\t\t\t__be32 addr;\n\t\t\t__be32 len;\n\t\t\t__be32 sec_key_idx;\n\t\t\t__be32 align_len;\n\t\t\tu32 rsv[9];\n\t\t} info;\n\t};\n} __packed;\n\nstruct mt76_connac2_fw_trailer {\n\tu8 chip_id;\n\tu8 eco_code;\n\tu8 n_region;\n\tu8 format_ver;\n\tu8 format_flag;\n\tu8 rsv[2];\n\tchar fw_ver[10];\n\tchar build_date[15];\n\t__le32 crc;\n} __packed;\n\nstruct mt76_connac2_fw_region {\n\t__le32 decomp_crc;\n\t__le32 decomp_len;\n\t__le32 decomp_blk_sz;\n\tu8 rsv[4];\n\t__le32 addr;\n\t__le32 len;\n\tu8 feature_set;\n\tu8 type;\n\tu8 rsv1[14];\n} __packed;\n\nstruct tlv {\n\t__le16 tag;\n\t__le16 len;\n} __packed;\n\nstruct bss_info_omac {\n\t__le16 tag;\n\t__le16 len;\n\tu8 hw_bss_idx;\n\tu8 omac_idx;\n\tu8 band_idx;\n\tu8 rsv0;\n\t__le32 conn_type;\n\tu32 rsv1;\n} __packed;\n\nstruct bss_info_basic {\n\t__le16 tag;\n\t__le16 len;\n\t__le32 network_type;\n\tu8 active;\n\tu8 rsv0;\n\t__le16 bcn_interval;\n\tu8 bssid[ETH_ALEN];\n\tu8 wmm_idx;\n\tu8 dtim_period;\n\tu8 bmc_wcid_lo;\n\tu8 cipher;\n\tu8 phy_mode;\n\tu8 max_bssid;\t \n\tu8 non_tx_bssid; \n\tu8 bmc_wcid_hi;\t \n\tu8 rsv[2];\n} __packed;\n\nstruct bss_info_rf_ch {\n\t__le16 tag;\n\t__le16 len;\n\tu8 pri_ch;\n\tu8 center_ch0;\n\tu8 center_ch1;\n\tu8 bw;\n\tu8 he_ru26_block;\t \n\tu8 he_all_disable;\t \n\tu8 rsv[2];\n} __packed;\n\nstruct bss_info_ext_bss {\n\t__le16 tag;\n\t__le16 len;\n\t__le32 mbss_tsf_offset;  \n\tu8 rsv[8];\n} __packed;\n\nenum {\n\tBSS_INFO_OMAC,\n\tBSS_INFO_BASIC,\n\tBSS_INFO_RF_CH,\t\t \n\tBSS_INFO_PM,\t\t \n\tBSS_INFO_UAPSD,\t\t \n\tBSS_INFO_ROAM_DETECT,\t \n\tBSS_INFO_LQ_RM,\t\t \n\tBSS_INFO_EXT_BSS,\n\tBSS_INFO_BMC_RATE,\t \n\tBSS_INFO_SYNC_MODE,\t \n\tBSS_INFO_RA,\n\tBSS_INFO_HW_AMSDU,\n\tBSS_INFO_BSS_COLOR,\n\tBSS_INFO_HE_BASIC,\n\tBSS_INFO_PROTECT_INFO,\n\tBSS_INFO_OFFLOAD,\n\tBSS_INFO_11V_MBSSID,\n\tBSS_INFO_MAX_NUM\n};\n\n \n\nstruct sta_ntlv_hdr {\n\tu8 rsv[2];\n\t__le16 tlv_num;\n} __packed;\n\nstruct sta_req_hdr {\n\tu8 bss_idx;\n\tu8 wlan_idx_lo;\n\t__le16 tlv_num;\n\tu8 is_tlv_append;\n\tu8 muar_idx;\n\tu8 wlan_idx_hi;\n\tu8 rsv;\n} __packed;\n\nstruct sta_rec_basic {\n\t__le16 tag;\n\t__le16 len;\n\t__le32 conn_type;\n\tu8 conn_state;\n\tu8 qos;\n\t__le16 aid;\n\tu8 peer_addr[ETH_ALEN];\n#define EXTRA_INFO_VER\tBIT(0)\n#define EXTRA_INFO_NEW\tBIT(1)\n\t__le16 extra_info;\n} __packed;\n\nstruct sta_rec_ht {\n\t__le16 tag;\n\t__le16 len;\n\t__le16 ht_cap;\n\tu16 rsv;\n} __packed;\n\nstruct sta_rec_vht {\n\t__le16 tag;\n\t__le16 len;\n\t__le32 vht_cap;\n\t__le16 vht_rx_mcs_map;\n\t__le16 vht_tx_mcs_map;\n\t \n\tu8 rts_bw_sig;\n\tu8 rsv[3];\n} __packed;\n\nstruct sta_rec_uapsd {\n\t__le16 tag;\n\t__le16 len;\n\tu8 dac_map;\n\tu8 tac_map;\n\tu8 max_sp;\n\tu8 rsv0;\n\t__le16 listen_interval;\n\tu8 rsv1[2];\n} __packed;\n\nstruct sta_rec_ba {\n\t__le16 tag;\n\t__le16 len;\n\tu8 tid;\n\tu8 ba_type;\n\tu8 amsdu;\n\tu8 ba_en;\n\t__le16 ssn;\n\t__le16 winsize;\n} __packed;\n\nstruct sta_rec_he {\n\t__le16 tag;\n\t__le16 len;\n\n\t__le32 he_cap;\n\n\tu8 t_frame_dur;\n\tu8 max_ampdu_exp;\n\tu8 bw_set;\n\tu8 device_class;\n\tu8 dcm_tx_mode;\n\tu8 dcm_tx_max_nss;\n\tu8 dcm_rx_mode;\n\tu8 dcm_rx_max_nss;\n\tu8 dcm_max_ru;\n\tu8 punc_pream_rx;\n\tu8 pkt_ext;\n\tu8 rsv1;\n\n\t__le16 max_nss_mcs[CMD_HE_MCS_BW_NUM];\n\n\tu8 rsv2[2];\n} __packed;\n\nstruct sta_rec_he_v2 {\n\t__le16 tag;\n\t__le16 len;\n\tu8 he_mac_cap[6];\n\tu8 he_phy_cap[11];\n\tu8 pkt_ext;\n\t \n\t__le16 max_nss_mcs[CMD_HE_MCS_BW_NUM];\n} __packed;\n\nstruct sta_rec_amsdu {\n\t__le16 tag;\n\t__le16 len;\n\tu8 max_amsdu_num;\n\tu8 max_mpdu_size;\n\tu8 amsdu_en;\n\tu8 rsv;\n} __packed;\n\nstruct sta_rec_state {\n\t__le16 tag;\n\t__le16 len;\n\t__le32 flags;\n\tu8 state;\n\tu8 vht_opmode;\n\tu8 action;\n\tu8 rsv[1];\n} __packed;\n\n#define RA_LEGACY_OFDM GENMASK(13, 6)\n#define RA_LEGACY_CCK  GENMASK(3, 0)\n#define HT_MCS_MASK_NUM 10\nstruct sta_rec_ra_info {\n\t__le16 tag;\n\t__le16 len;\n\t__le16 legacy;\n\tu8 rx_mcs_bitmask[HT_MCS_MASK_NUM];\n} __packed;\n\nstruct sta_rec_phy {\n\t__le16 tag;\n\t__le16 len;\n\t__le16 basic_rate;\n\tu8 phy_type;\n\tu8 ampdu;\n\tu8 rts_policy;\n\tu8 rcpi;\n\tu8 max_ampdu_len;  \n\tu8 rsv[1];\n} __packed;\n\nstruct sta_rec_he_6g_capa {\n\t__le16 tag;\n\t__le16 len;\n\t__le16 capa;\n\tu8 rsv[2];\n} __packed;\n\nstruct sec_key {\n\tu8 cipher_id;\n\tu8 cipher_len;\n\tu8 key_id;\n\tu8 key_len;\n\tu8 key[32];\n} __packed;\n\nstruct sta_rec_sec {\n\t__le16 tag;\n\t__le16 len;\n\tu8 add;\n\tu8 n_cipher;\n\tu8 rsv[2];\n\n\tstruct sec_key key[2];\n} __packed;\n\nstruct sta_rec_bf {\n\t__le16 tag;\n\t__le16 len;\n\n\t__le16 pfmu;\t\t \n\tbool su_mu;\t\t \n\tu8 bf_cap;\t\t \n\tu8 sounding_phy;\t \n\tu8 ndpa_rate;\n\tu8 ndp_rate;\n\tu8 rept_poll_rate;\n\tu8 tx_mode;\t\t \n\tu8 ncol;\n\tu8 nrow;\n\tu8 bw;\t\t\t \n\n\tu8 mem_total;\n\tu8 mem_20m;\n\tstruct {\n\t\tu8 row;\n\t\tu8 col: 6, row_msb: 2;\n\t} mem[4];\n\n\t__le16 smart_ant;\n\tu8 se_idx;\n\tu8 auto_sounding;\t \n\tu8 ibf_timeout;\n\tu8 ibf_dbw;\n\tu8 ibf_ncol;\n\tu8 ibf_nrow;\n\tu8 nrow_gt_bw80;\n\tu8 ncol_gt_bw80;\n\tu8 ru_start_idx;\n\tu8 ru_end_idx;\n\n\tbool trigger_su;\n\tbool trigger_mu;\n\tbool ng16_su;\n\tbool ng16_mu;\n\tbool codebook42_su;\n\tbool codebook75_mu;\n\n\tu8 he_ltf;\n\tu8 rsv[3];\n} __packed;\n\nstruct sta_rec_bfee {\n\t__le16 tag;\n\t__le16 len;\n\tbool fb_identity_matrix;\t \n\tbool ignore_feedback;\t\t \n\tu8 rsv[2];\n} __packed;\n\nstruct sta_rec_muru {\n\t__le16 tag;\n\t__le16 len;\n\n\tstruct {\n\t\tbool ofdma_dl_en;\n\t\tbool ofdma_ul_en;\n\t\tbool mimo_dl_en;\n\t\tbool mimo_ul_en;\n\t\tu8 rsv[4];\n\t} cfg;\n\n\tstruct {\n\t\tu8 punc_pream_rx;\n\t\tbool he_20m_in_40m_2g;\n\t\tbool he_20m_in_160m;\n\t\tbool he_80m_in_160m;\n\t\tbool lt16_sigb;\n\t\tbool rx_su_comp_sigb;\n\t\tbool rx_su_non_comp_sigb;\n\t\tu8 rsv;\n\t} ofdma_dl;\n\n\tstruct {\n\t\tu8 t_frame_dur;\n\t\tu8 mu_cascading;\n\t\tu8 uo_ra;\n\t\tu8 he_2x996_tone;\n\t\tu8 rx_t_frame_11ac;\n\t\tu8 rx_ctrl_frame_to_mbss;\n\t\tu8 rsv[2];\n\t} ofdma_ul;\n\n\tstruct {\n\t\tbool vht_mu_bfee;\n\t\tbool partial_bw_dl_mimo;\n\t\tu8 rsv[2];\n\t} mimo_dl;\n\n\tstruct {\n\t\tbool full_ul_mimo;\n\t\tbool partial_ul_mimo;\n\t\tu8 rsv[2];\n\t} mimo_ul;\n} __packed;\n\nstruct sta_phy {\n\tu8 type;\n\tu8 flag;\n\tu8 stbc;\n\tu8 sgi;\n\tu8 bw;\n\tu8 ldpc;\n\tu8 mcs;\n\tu8 nss;\n\tu8 he_ltf;\n};\n\nstruct sta_rec_ra {\n\t__le16 tag;\n\t__le16 len;\n\n\tu8 valid;\n\tu8 auto_rate;\n\tu8 phy_mode;\n\tu8 channel;\n\tu8 bw;\n\tu8 disable_cck;\n\tu8 ht_mcs32;\n\tu8 ht_gf;\n\tu8 ht_mcs[4];\n\tu8 mmps_mode;\n\tu8 gband_256;\n\tu8 af;\n\tu8 auth_wapi_mode;\n\tu8 rate_len;\n\n\tu8 supp_mode;\n\tu8 supp_cck_rate;\n\tu8 supp_ofdm_rate;\n\t__le32 supp_ht_mcs;\n\t__le16 supp_vht_mcs[4];\n\n\tu8 op_mode;\n\tu8 op_vht_chan_width;\n\tu8 op_vht_rx_nss;\n\tu8 op_vht_rx_nss_type;\n\n\t__le32 sta_cap;\n\n\tstruct sta_phy phy;\n} __packed;\n\nstruct sta_rec_ra_fixed {\n\t__le16 tag;\n\t__le16 len;\n\n\t__le32 field;\n\tu8 op_mode;\n\tu8 op_vht_chan_width;\n\tu8 op_vht_rx_nss;\n\tu8 op_vht_rx_nss_type;\n\n\tstruct sta_phy phy;\n\n\tu8 spe_idx;\n\tu8 short_preamble;\n\tu8 is_5g;\n\tu8 mmps_mode;\n} __packed;\n\n \n\nstruct wtbl_req_hdr {\n\tu8 wlan_idx_lo;\n\tu8 operation;\n\t__le16 tlv_num;\n\tu8 wlan_idx_hi;\n\tu8 rsv[3];\n} __packed;\n\nstruct wtbl_generic {\n\t__le16 tag;\n\t__le16 len;\n\tu8 peer_addr[ETH_ALEN];\n\tu8 muar_idx;\n\tu8 skip_tx;\n\tu8 cf_ack;\n\tu8 qos;\n\tu8 mesh;\n\tu8 adm;\n\t__le16 partial_aid;\n\tu8 baf_en;\n\tu8 aad_om;\n} __packed;\n\nstruct wtbl_rx {\n\t__le16 tag;\n\t__le16 len;\n\tu8 rcid;\n\tu8 rca1;\n\tu8 rca2;\n\tu8 rv;\n\tu8 rsv[4];\n} __packed;\n\nstruct wtbl_ht {\n\t__le16 tag;\n\t__le16 len;\n\tu8 ht;\n\tu8 ldpc;\n\tu8 af;\n\tu8 mm;\n\tu8 rsv[4];\n} __packed;\n\nstruct wtbl_vht {\n\t__le16 tag;\n\t__le16 len;\n\tu8 ldpc;\n\tu8 dyn_bw;\n\tu8 vht;\n\tu8 txop_ps;\n\tu8 rsv[4];\n} __packed;\n\nstruct wtbl_tx_ps {\n\t__le16 tag;\n\t__le16 len;\n\tu8 txps;\n\tu8 rsv[3];\n} __packed;\n\nstruct wtbl_hdr_trans {\n\t__le16 tag;\n\t__le16 len;\n\tu8 to_ds;\n\tu8 from_ds;\n\tu8 no_rx_trans;\n\tu8 rsv;\n} __packed;\n\nstruct wtbl_ba {\n\t__le16 tag;\n\t__le16 len;\n\t \n\tu8 tid;\n\tu8 ba_type;\n\tu8 rsv0[2];\n\t \n\t__le16 sn;\n\tu8 ba_en;\n\tu8 ba_winsize_idx;\n\t \n\t__le16 ba_winsize;\n\t \n\tu8 peer_addr[ETH_ALEN];\n\tu8 rst_ba_tid;\n\tu8 rst_ba_sel;\n\tu8 rst_ba_sb;\n\tu8 band_idx;\n\tu8 rsv1[4];\n} __packed;\n\nstruct wtbl_smps {\n\t__le16 tag;\n\t__le16 len;\n\tu8 smps;\n\tu8 rsv[3];\n} __packed;\n\n \n\nstruct wtbl_bf {\n\t__le16 tag;\n\t__le16 len;\n\tu8 ibf;\n\tu8 ebf;\n\tu8 ibf_vht;\n\tu8 ebf_vht;\n\tu8 gid;\n\tu8 pfmu_idx;\n\tu8 rsv[2];\n} __packed;\n\nstruct wtbl_pn {\n\t__le16 tag;\n\t__le16 len;\n\tu8 pn[6];\n\tu8 rsv[2];\n} __packed;\n\nstruct wtbl_spe {\n\t__le16 tag;\n\t__le16 len;\n\tu8 spe_idx;\n\tu8 rsv[3];\n} __packed;\n\nstruct wtbl_raw {\n\t__le16 tag;\n\t__le16 len;\n\tu8 wtbl_idx;\n\tu8 dw;\n\tu8 rsv[2];\n\t__le32 msk;\n\t__le32 val;\n} __packed;\n\n#define MT76_CONNAC_WTBL_UPDATE_MAX_SIZE (sizeof(struct wtbl_req_hdr) +\t\\\n\t\t\t\t\t  sizeof(struct wtbl_generic) +\t\\\n\t\t\t\t\t  sizeof(struct wtbl_rx) +\t\\\n\t\t\t\t\t  sizeof(struct wtbl_ht) +\t\\\n\t\t\t\t\t  sizeof(struct wtbl_vht) +\t\\\n\t\t\t\t\t  sizeof(struct wtbl_tx_ps) +\t\\\n\t\t\t\t\t  sizeof(struct wtbl_hdr_trans) +\\\n\t\t\t\t\t  sizeof(struct wtbl_ba) +\t\\\n\t\t\t\t\t  sizeof(struct wtbl_bf) +\t\\\n\t\t\t\t\t  sizeof(struct wtbl_smps) +\t\\\n\t\t\t\t\t  sizeof(struct wtbl_pn) +\t\\\n\t\t\t\t\t  sizeof(struct wtbl_spe))\n\n#define MT76_CONNAC_STA_UPDATE_MAX_SIZE\t(sizeof(struct sta_req_hdr) +\t\\\n\t\t\t\t\t sizeof(struct sta_rec_basic) +\t\\\n\t\t\t\t\t sizeof(struct sta_rec_bf) +\t\\\n\t\t\t\t\t sizeof(struct sta_rec_ht) +\t\\\n\t\t\t\t\t sizeof(struct sta_rec_he) +\t\\\n\t\t\t\t\t sizeof(struct sta_rec_ba) +\t\\\n\t\t\t\t\t sizeof(struct sta_rec_vht) +\t\\\n\t\t\t\t\t sizeof(struct sta_rec_uapsd) + \\\n\t\t\t\t\t sizeof(struct sta_rec_amsdu) +\t\\\n\t\t\t\t\t sizeof(struct sta_rec_muru) +\t\\\n\t\t\t\t\t sizeof(struct sta_rec_bfee) +\t\\\n\t\t\t\t\t sizeof(struct sta_rec_ra) +\t\\\n\t\t\t\t\t sizeof(struct sta_rec_sec) +\t\\\n\t\t\t\t\t sizeof(struct sta_rec_ra_fixed) + \\\n\t\t\t\t\t sizeof(struct sta_rec_he_6g_capa) + \\\n\t\t\t\t\t sizeof(struct tlv) +\t\t\\\n\t\t\t\t\t MT76_CONNAC_WTBL_UPDATE_MAX_SIZE)\n\nenum {\n\tSTA_REC_BASIC,\n\tSTA_REC_RA,\n\tSTA_REC_RA_CMM_INFO,\n\tSTA_REC_RA_UPDATE,\n\tSTA_REC_BF,\n\tSTA_REC_AMSDU,\n\tSTA_REC_BA,\n\tSTA_REC_STATE,\n\tSTA_REC_TX_PROC,\t \n\tSTA_REC_HT,\n\tSTA_REC_VHT,\n\tSTA_REC_APPS,\n\tSTA_REC_KEY,\n\tSTA_REC_WTBL,\n\tSTA_REC_HE,\n\tSTA_REC_HW_AMSDU,\n\tSTA_REC_WTBL_AADOM,\n\tSTA_REC_KEY_V2,\n\tSTA_REC_MURU,\n\tSTA_REC_MUEDCA,\n\tSTA_REC_BFEE,\n\tSTA_REC_PHY = 0x15,\n\tSTA_REC_HE_6G = 0x17,\n\tSTA_REC_HE_V2 = 0x19,\n\tSTA_REC_EHT = 0x22,\n\tSTA_REC_HDRT = 0x28,\n\tSTA_REC_HDR_TRANS = 0x2B,\n\tSTA_REC_MAX_NUM\n};\n\nenum {\n\tWTBL_GENERIC,\n\tWTBL_RX,\n\tWTBL_HT,\n\tWTBL_VHT,\n\tWTBL_PEER_PS,\t\t \n\tWTBL_TX_PS,\n\tWTBL_HDR_TRANS,\n\tWTBL_SEC_KEY,\n\tWTBL_BA,\n\tWTBL_RDG,\t\t \n\tWTBL_PROTECT,\t\t \n\tWTBL_CLEAR,\t\t \n\tWTBL_BF,\n\tWTBL_SMPS,\n\tWTBL_RAW_DATA,\t\t \n\tWTBL_PN,\n\tWTBL_SPE,\n\tWTBL_MAX_NUM\n};\n\n#define STA_TYPE_STA\t\t\tBIT(0)\n#define STA_TYPE_AP\t\t\tBIT(1)\n#define STA_TYPE_ADHOC\t\t\tBIT(2)\n#define STA_TYPE_WDS\t\t\tBIT(4)\n#define STA_TYPE_BC\t\t\tBIT(5)\n\n#define NETWORK_INFRA\t\t\tBIT(16)\n#define NETWORK_P2P\t\t\tBIT(17)\n#define NETWORK_IBSS\t\t\tBIT(18)\n#define NETWORK_WDS\t\t\tBIT(21)\n\n#define SCAN_FUNC_RANDOM_MAC\t\tBIT(0)\n#define SCAN_FUNC_SPLIT_SCAN\t\tBIT(5)\n\n#define CONNECTION_INFRA_STA\t\t(STA_TYPE_STA | NETWORK_INFRA)\n#define CONNECTION_INFRA_AP\t\t(STA_TYPE_AP | NETWORK_INFRA)\n#define CONNECTION_P2P_GC\t\t(STA_TYPE_STA | NETWORK_P2P)\n#define CONNECTION_P2P_GO\t\t(STA_TYPE_AP | NETWORK_P2P)\n#define CONNECTION_IBSS_ADHOC\t\t(STA_TYPE_ADHOC | NETWORK_IBSS)\n#define CONNECTION_WDS\t\t\t(STA_TYPE_WDS | NETWORK_WDS)\n#define CONNECTION_INFRA_BC\t\t(STA_TYPE_BC | NETWORK_INFRA)\n\n#define CONN_STATE_DISCONNECT\t\t0\n#define CONN_STATE_CONNECT\t\t1\n#define CONN_STATE_PORT_SECURE\t\t2\n\n \n#define STA_REC_HE_CAP_HTC\t\t\tBIT(0)\n#define STA_REC_HE_CAP_BQR\t\t\tBIT(1)\n#define STA_REC_HE_CAP_BSR\t\t\tBIT(2)\n#define STA_REC_HE_CAP_OM\t\t\tBIT(3)\n#define STA_REC_HE_CAP_AMSDU_IN_AMPDU\t\tBIT(4)\n \n#define STA_REC_HE_CAP_DUAL_BAND\t\tBIT(5)\n#define STA_REC_HE_CAP_LDPC\t\t\tBIT(6)\n#define STA_REC_HE_CAP_TRIG_CQI_FK\t\tBIT(7)\n#define STA_REC_HE_CAP_PARTIAL_BW_EXT_RANGE\tBIT(8)\n \n#define STA_REC_HE_CAP_LE_EQ_80M_TX_STBC\tBIT(9)\n#define STA_REC_HE_CAP_LE_EQ_80M_RX_STBC\tBIT(10)\n#define STA_REC_HE_CAP_GT_80M_TX_STBC\t\tBIT(11)\n#define STA_REC_HE_CAP_GT_80M_RX_STBC\t\tBIT(12)\n \n#define STA_REC_HE_CAP_SU_PPDU_1LTF_8US_GI\tBIT(13)\n#define STA_REC_HE_CAP_SU_MU_PPDU_4LTF_8US_GI\tBIT(14)\n#define STA_REC_HE_CAP_ER_SU_PPDU_1LTF_8US_GI\tBIT(15)\n#define STA_REC_HE_CAP_ER_SU_PPDU_4LTF_8US_GI\tBIT(16)\n#define STA_REC_HE_CAP_NDP_4LTF_3DOT2MS_GI\tBIT(17)\n \n#define STA_REC_HE_CAP_BW20_RU242_SUPPORT\tBIT(18)\n#define STA_REC_HE_CAP_TX_1024QAM_UNDER_RU242\tBIT(19)\n#define STA_REC_HE_CAP_RX_1024QAM_UNDER_RU242\tBIT(20)\n\n#define PHY_MODE_A\t\t\t\tBIT(0)\n#define PHY_MODE_B\t\t\t\tBIT(1)\n#define PHY_MODE_G\t\t\t\tBIT(2)\n#define PHY_MODE_GN\t\t\t\tBIT(3)\n#define PHY_MODE_AN\t\t\t\tBIT(4)\n#define PHY_MODE_AC\t\t\t\tBIT(5)\n#define PHY_MODE_AX_24G\t\t\t\tBIT(6)\n#define PHY_MODE_AX_5G\t\t\t\tBIT(7)\n\n#define PHY_MODE_AX_6G\t\t\t\tBIT(0)  \n#define PHY_MODE_BE_24G\t\t\t\tBIT(1)\n#define PHY_MODE_BE_5G\t\t\t\tBIT(2)\n#define PHY_MODE_BE_6G\t\t\t\tBIT(3)\n\n#define MODE_CCK\t\t\t\tBIT(0)\n#define MODE_OFDM\t\t\t\tBIT(1)\n#define MODE_HT\t\t\t\t\tBIT(2)\n#define MODE_VHT\t\t\t\tBIT(3)\n#define MODE_HE\t\t\t\t\tBIT(4)\n#define MODE_EHT\t\t\t\tBIT(5)\n\n#define STA_CAP_WMM\t\t\t\tBIT(0)\n#define STA_CAP_SGI_20\t\t\t\tBIT(4)\n#define STA_CAP_SGI_40\t\t\t\tBIT(5)\n#define STA_CAP_TX_STBC\t\t\t\tBIT(6)\n#define STA_CAP_RX_STBC\t\t\t\tBIT(7)\n#define STA_CAP_VHT_SGI_80\t\t\tBIT(16)\n#define STA_CAP_VHT_SGI_160\t\t\tBIT(17)\n#define STA_CAP_VHT_TX_STBC\t\t\tBIT(18)\n#define STA_CAP_VHT_RX_STBC\t\t\tBIT(19)\n#define STA_CAP_VHT_LDPC\t\t\tBIT(23)\n#define STA_CAP_LDPC\t\t\t\tBIT(24)\n#define STA_CAP_HT\t\t\t\tBIT(26)\n#define STA_CAP_VHT\t\t\t\tBIT(27)\n#define STA_CAP_HE\t\t\t\tBIT(28)\n\nenum {\n\tPHY_TYPE_HR_DSSS_INDEX = 0,\n\tPHY_TYPE_ERP_INDEX,\n\tPHY_TYPE_ERP_P2P_INDEX,\n\tPHY_TYPE_OFDM_INDEX,\n\tPHY_TYPE_HT_INDEX,\n\tPHY_TYPE_VHT_INDEX,\n\tPHY_TYPE_HE_INDEX,\n\tPHY_TYPE_INDEX_NUM\n};\n\n#define PHY_TYPE_BIT_HR_DSSS\t\t\tBIT(PHY_TYPE_HR_DSSS_INDEX)\n#define PHY_TYPE_BIT_ERP\t\t\tBIT(PHY_TYPE_ERP_INDEX)\n#define PHY_TYPE_BIT_OFDM\t\t\tBIT(PHY_TYPE_OFDM_INDEX)\n#define PHY_TYPE_BIT_HT\t\t\t\tBIT(PHY_TYPE_HT_INDEX)\n#define PHY_TYPE_BIT_VHT\t\t\tBIT(PHY_TYPE_VHT_INDEX)\n#define PHY_TYPE_BIT_HE\t\t\t\tBIT(PHY_TYPE_HE_INDEX)\n\n#define MT_WTBL_RATE_TX_MODE\t\t\tGENMASK(9, 6)\n#define MT_WTBL_RATE_MCS\t\t\tGENMASK(5, 0)\n#define MT_WTBL_RATE_NSS\t\t\tGENMASK(12, 10)\n#define MT_WTBL_RATE_HE_GI\t\t\tGENMASK(7, 4)\n#define MT_WTBL_RATE_GI\t\t\t\tGENMASK(3, 0)\n\n#define MT_WTBL_W5_CHANGE_BW_RATE\t\tGENMASK(7, 5)\n#define MT_WTBL_W5_SHORT_GI_20\t\t\tBIT(8)\n#define MT_WTBL_W5_SHORT_GI_40\t\t\tBIT(9)\n#define MT_WTBL_W5_SHORT_GI_80\t\t\tBIT(10)\n#define MT_WTBL_W5_SHORT_GI_160\t\t\tBIT(11)\n#define MT_WTBL_W5_BW_CAP\t\t\tGENMASK(13, 12)\n#define MT_WTBL_W5_MPDU_FAIL_COUNT\t\tGENMASK(25, 23)\n#define MT_WTBL_W5_MPDU_OK_COUNT\t\tGENMASK(28, 26)\n#define MT_WTBL_W5_RATE_IDX\t\t\tGENMASK(31, 29)\n\nenum {\n\tWTBL_RESET_AND_SET = 1,\n\tWTBL_SET,\n\tWTBL_QUERY,\n\tWTBL_RESET_ALL\n};\n\nenum {\n\tMT_BA_TYPE_INVALID,\n\tMT_BA_TYPE_ORIGINATOR,\n\tMT_BA_TYPE_RECIPIENT\n};\n\nenum {\n\tRST_BA_MAC_TID_MATCH,\n\tRST_BA_MAC_MATCH,\n\tRST_BA_NO_MATCH\n};\n\nenum {\n\tDEV_INFO_ACTIVE,\n\tDEV_INFO_MAX_NUM\n};\n\n \nenum {\n\tMCU_EVENT_TARGET_ADDRESS_LEN = 0x01,\n\tMCU_EVENT_FW_START = 0x01,\n\tMCU_EVENT_GENERIC = 0x01,\n\tMCU_EVENT_ACCESS_REG = 0x02,\n\tMCU_EVENT_MT_PATCH_SEM = 0x04,\n\tMCU_EVENT_REG_ACCESS = 0x05,\n\tMCU_EVENT_LP_INFO = 0x07,\n\tMCU_EVENT_SCAN_DONE = 0x0d,\n\tMCU_EVENT_TX_DONE = 0x0f,\n\tMCU_EVENT_ROC = 0x10,\n\tMCU_EVENT_BSS_ABSENCE  = 0x11,\n\tMCU_EVENT_BSS_BEACON_LOSS = 0x13,\n\tMCU_EVENT_CH_PRIVILEGE = 0x18,\n\tMCU_EVENT_SCHED_SCAN_DONE = 0x23,\n\tMCU_EVENT_DBG_MSG = 0x27,\n\tMCU_EVENT_TXPWR = 0xd0,\n\tMCU_EVENT_EXT = 0xed,\n\tMCU_EVENT_RESTART_DL = 0xef,\n\tMCU_EVENT_COREDUMP = 0xf0,\n};\n\n \nenum {\n\tMCU_EXT_EVENT_PS_SYNC = 0x5,\n\tMCU_EXT_EVENT_FW_LOG_2_HOST = 0x13,\n\tMCU_EXT_EVENT_THERMAL_PROTECT = 0x22,\n\tMCU_EXT_EVENT_ASSERT_DUMP = 0x23,\n\tMCU_EXT_EVENT_RDD_REPORT = 0x3a,\n\tMCU_EXT_EVENT_CSA_NOTIFY = 0x4f,\n\tMCU_EXT_EVENT_WA_TX_STAT = 0x74,\n\tMCU_EXT_EVENT_BCC_NOTIFY = 0x75,\n\tMCU_EXT_EVENT_MURU_CTRL = 0x9f,\n};\n\n \nenum {\n\tMCU_UNI_EVENT_RESULT = 0x01,\n\tMCU_UNI_EVENT_FW_LOG_2_HOST = 0x04,\n\tMCU_UNI_EVENT_IE_COUNTDOWN = 0x09,\n\tMCU_UNI_EVENT_RDD_REPORT = 0x11,\n};\n\n#define MCU_UNI_CMD_EVENT\t\t\tBIT(1)\n#define MCU_UNI_CMD_UNSOLICITED_EVENT\t\tBIT(2)\n\nenum {\n\tMCU_Q_QUERY,\n\tMCU_Q_SET,\n\tMCU_Q_RESERVED,\n\tMCU_Q_NA\n};\n\nenum {\n\tMCU_S2D_H2N,\n\tMCU_S2D_C2N,\n\tMCU_S2D_H2C,\n\tMCU_S2D_H2CN\n};\n\nenum {\n\tPATCH_NOT_DL_SEM_FAIL,\n\tPATCH_IS_DL,\n\tPATCH_NOT_DL_SEM_SUCCESS,\n\tPATCH_REL_SEM_SUCCESS\n};\n\nenum {\n\tFW_STATE_INITIAL,\n\tFW_STATE_FW_DOWNLOAD,\n\tFW_STATE_NORMAL_OPERATION,\n\tFW_STATE_NORMAL_TRX,\n\tFW_STATE_RDY = 7\n};\n\nenum {\n\tCH_SWITCH_NORMAL = 0,\n\tCH_SWITCH_SCAN = 3,\n\tCH_SWITCH_MCC = 4,\n\tCH_SWITCH_DFS = 5,\n\tCH_SWITCH_BACKGROUND_SCAN_START = 6,\n\tCH_SWITCH_BACKGROUND_SCAN_RUNNING = 7,\n\tCH_SWITCH_BACKGROUND_SCAN_STOP = 8,\n\tCH_SWITCH_SCAN_BYPASS_DPD = 9\n};\n\nenum {\n\tTHERMAL_SENSOR_TEMP_QUERY,\n\tTHERMAL_SENSOR_MANUAL_CTRL,\n\tTHERMAL_SENSOR_INFO_QUERY,\n\tTHERMAL_SENSOR_TASK_CTRL,\n};\n\nenum mcu_cipher_type {\n\tMCU_CIPHER_NONE = 0,\n\tMCU_CIPHER_WEP40,\n\tMCU_CIPHER_WEP104,\n\tMCU_CIPHER_WEP128,\n\tMCU_CIPHER_TKIP,\n\tMCU_CIPHER_AES_CCMP,\n\tMCU_CIPHER_CCMP_256,\n\tMCU_CIPHER_GCMP,\n\tMCU_CIPHER_GCMP_256,\n\tMCU_CIPHER_WAPI,\n\tMCU_CIPHER_BIP_CMAC_128,\n};\n\nenum {\n\tEE_MODE_EFUSE,\n\tEE_MODE_BUFFER,\n};\n\nenum {\n\tEE_FORMAT_BIN,\n\tEE_FORMAT_WHOLE,\n\tEE_FORMAT_MULTIPLE,\n};\n\nenum {\n\tMCU_PHY_STATE_TX_RATE,\n\tMCU_PHY_STATE_RX_RATE,\n\tMCU_PHY_STATE_RSSI,\n\tMCU_PHY_STATE_CONTENTION_RX_RATE,\n\tMCU_PHY_STATE_OFDMLQ_CNINFO,\n};\n\n#define MCU_CMD_ACK\t\t\t\tBIT(0)\n#define MCU_CMD_UNI\t\t\t\tBIT(1)\n#define MCU_CMD_SET\t\t\t\tBIT(2)\n\n#define MCU_CMD_UNI_EXT_ACK\t\t\t(MCU_CMD_ACK | MCU_CMD_UNI | \\\n\t\t\t\t\t\t MCU_CMD_SET)\n#define MCU_CMD_UNI_QUERY_ACK\t\t\t(MCU_CMD_ACK | MCU_CMD_UNI)\n\n#define __MCU_CMD_FIELD_ID\t\t\tGENMASK(7, 0)\n#define __MCU_CMD_FIELD_EXT_ID\t\t\tGENMASK(15, 8)\n#define __MCU_CMD_FIELD_QUERY\t\t\tBIT(16)\n#define __MCU_CMD_FIELD_UNI\t\t\tBIT(17)\n#define __MCU_CMD_FIELD_CE\t\t\tBIT(18)\n#define __MCU_CMD_FIELD_WA\t\t\tBIT(19)\n#define __MCU_CMD_FIELD_WM\t\t\tBIT(20)\n\n#define MCU_CMD(_t)\t\t\t\tFIELD_PREP(__MCU_CMD_FIELD_ID,\t\t\\\n\t\t\t\t\t\t\t   MCU_CMD_##_t)\n#define MCU_EXT_CMD(_t)\t\t\t\t(MCU_CMD(EXT_CID) | \\\n\t\t\t\t\t\t FIELD_PREP(__MCU_CMD_FIELD_EXT_ID,\t\\\n\t\t\t\t\t\t\t    MCU_EXT_CMD_##_t))\n#define MCU_EXT_QUERY(_t)\t\t\t(MCU_EXT_CMD(_t) | __MCU_CMD_FIELD_QUERY)\n#define MCU_UNI_CMD(_t)\t\t\t\t(__MCU_CMD_FIELD_UNI |\t\t\t\\\n\t\t\t\t\t\t FIELD_PREP(__MCU_CMD_FIELD_ID,\t\t\\\n\t\t\t\t\t\t\t    MCU_UNI_CMD_##_t))\n#define MCU_CE_CMD(_t)\t\t\t\t(__MCU_CMD_FIELD_CE |\t\t\t\\\n\t\t\t\t\t\t FIELD_PREP(__MCU_CMD_FIELD_ID,\t\t\\\n\t\t\t\t\t\t\t   MCU_CE_CMD_##_t))\n#define MCU_CE_QUERY(_t)\t\t\t(MCU_CE_CMD(_t) | __MCU_CMD_FIELD_QUERY)\n\n#define MCU_WA_CMD(_t)\t\t\t\t(MCU_CMD(_t) | __MCU_CMD_FIELD_WA)\n#define MCU_WA_EXT_CMD(_t)\t\t\t(MCU_EXT_CMD(_t) | __MCU_CMD_FIELD_WA)\n#define MCU_WA_PARAM_CMD(_t)\t\t\t(MCU_WA_CMD(WA_PARAM) | \\\n\t\t\t\t\t\t FIELD_PREP(__MCU_CMD_FIELD_EXT_ID, \\\n\t\t\t\t\t\t\t    MCU_WA_PARAM_CMD_##_t))\n\n#define MCU_WM_UNI_CMD(_t)\t\t\t(MCU_UNI_CMD(_t) |\t\t\\\n\t\t\t\t\t\t __MCU_CMD_FIELD_WM)\n#define MCU_WM_UNI_CMD_QUERY(_t)\t\t(MCU_UNI_CMD(_t) |\t\t\\\n\t\t\t\t\t\t __MCU_CMD_FIELD_QUERY |\t\\\n\t\t\t\t\t\t __MCU_CMD_FIELD_WM)\n#define MCU_WA_UNI_CMD(_t)\t\t\t(MCU_UNI_CMD(_t) |\t\t\\\n\t\t\t\t\t\t __MCU_CMD_FIELD_WA)\n#define MCU_WMWA_UNI_CMD(_t)\t\t\t(MCU_WM_UNI_CMD(_t) |\t\t\\\n\t\t\t\t\t\t __MCU_CMD_FIELD_WA)\n\nenum {\n\tMCU_EXT_CMD_EFUSE_ACCESS = 0x01,\n\tMCU_EXT_CMD_RF_REG_ACCESS = 0x02,\n\tMCU_EXT_CMD_RF_TEST = 0x04,\n\tMCU_EXT_CMD_PM_STATE_CTRL = 0x07,\n\tMCU_EXT_CMD_CHANNEL_SWITCH = 0x08,\n\tMCU_EXT_CMD_SET_TX_POWER_CTRL = 0x11,\n\tMCU_EXT_CMD_FW_LOG_2_HOST = 0x13,\n\tMCU_EXT_CMD_TXBF_ACTION = 0x1e,\n\tMCU_EXT_CMD_EFUSE_BUFFER_MODE = 0x21,\n\tMCU_EXT_CMD_THERMAL_PROT = 0x23,\n\tMCU_EXT_CMD_STA_REC_UPDATE = 0x25,\n\tMCU_EXT_CMD_BSS_INFO_UPDATE = 0x26,\n\tMCU_EXT_CMD_EDCA_UPDATE = 0x27,\n\tMCU_EXT_CMD_DEV_INFO_UPDATE = 0x2A,\n\tMCU_EXT_CMD_THERMAL_CTRL = 0x2c,\n\tMCU_EXT_CMD_WTBL_UPDATE = 0x32,\n\tMCU_EXT_CMD_SET_DRR_CTRL = 0x36,\n\tMCU_EXT_CMD_SET_RDD_CTRL = 0x3a,\n\tMCU_EXT_CMD_ATE_CTRL = 0x3d,\n\tMCU_EXT_CMD_PROTECT_CTRL = 0x3e,\n\tMCU_EXT_CMD_DBDC_CTRL = 0x45,\n\tMCU_EXT_CMD_MAC_INIT_CTRL = 0x46,\n\tMCU_EXT_CMD_RX_HDR_TRANS = 0x47,\n\tMCU_EXT_CMD_MUAR_UPDATE = 0x48,\n\tMCU_EXT_CMD_BCN_OFFLOAD = 0x49,\n\tMCU_EXT_CMD_RX_AIRTIME_CTRL = 0x4a,\n\tMCU_EXT_CMD_SET_RX_PATH = 0x4e,\n\tMCU_EXT_CMD_EFUSE_FREE_BLOCK = 0x4f,\n\tMCU_EXT_CMD_TX_POWER_FEATURE_CTRL = 0x58,\n\tMCU_EXT_CMD_RXDCOC_CAL = 0x59,\n\tMCU_EXT_CMD_GET_MIB_INFO = 0x5a,\n\tMCU_EXT_CMD_TXDPD_CAL = 0x60,\n\tMCU_EXT_CMD_CAL_CACHE = 0x67,\n\tMCU_EXT_CMD_RED_ENABLE = 0x68,\n\tMCU_EXT_CMD_SET_RADAR_TH = 0x7c,\n\tMCU_EXT_CMD_SET_RDD_PATTERN = 0x7d,\n\tMCU_EXT_CMD_MWDS_SUPPORT = 0x80,\n\tMCU_EXT_CMD_SET_SER_TRIGGER = 0x81,\n\tMCU_EXT_CMD_TWT_AGRT_UPDATE = 0x94,\n\tMCU_EXT_CMD_FW_DBG_CTRL = 0x95,\n\tMCU_EXT_CMD_OFFCH_SCAN_CTRL = 0x9a,\n\tMCU_EXT_CMD_SET_RDD_TH = 0x9d,\n\tMCU_EXT_CMD_MURU_CTRL = 0x9f,\n\tMCU_EXT_CMD_SET_SPR = 0xa8,\n\tMCU_EXT_CMD_GROUP_PRE_CAL_INFO = 0xab,\n\tMCU_EXT_CMD_DPD_PRE_CAL_INFO = 0xac,\n\tMCU_EXT_CMD_PHY_STAT_INFO = 0xad,\n};\n\nenum {\n\tMCU_UNI_CMD_DEV_INFO_UPDATE = 0x01,\n\tMCU_UNI_CMD_BSS_INFO_UPDATE = 0x02,\n\tMCU_UNI_CMD_STA_REC_UPDATE = 0x03,\n\tMCU_UNI_CMD_EDCA_UPDATE = 0x04,\n\tMCU_UNI_CMD_SUSPEND = 0x05,\n\tMCU_UNI_CMD_OFFLOAD = 0x06,\n\tMCU_UNI_CMD_HIF_CTRL = 0x07,\n\tMCU_UNI_CMD_BAND_CONFIG = 0x08,\n\tMCU_UNI_CMD_REPT_MUAR = 0x09,\n\tMCU_UNI_CMD_WSYS_CONFIG = 0x0b,\n\tMCU_UNI_CMD_REG_ACCESS = 0x0d,\n\tMCU_UNI_CMD_CHIP_CONFIG = 0x0e,\n\tMCU_UNI_CMD_POWER_CTRL = 0x0f,\n\tMCU_UNI_CMD_RX_HDR_TRANS = 0x12,\n\tMCU_UNI_CMD_SER = 0x13,\n\tMCU_UNI_CMD_TWT = 0x14,\n\tMCU_UNI_CMD_RDD_CTRL = 0x19,\n\tMCU_UNI_CMD_GET_MIB_INFO = 0x22,\n\tMCU_UNI_CMD_SNIFFER = 0x24,\n\tMCU_UNI_CMD_SR = 0x25,\n\tMCU_UNI_CMD_ROC = 0x27,\n\tMCU_UNI_CMD_TXPOWER = 0x2b,\n\tMCU_UNI_CMD_EFUSE_CTRL = 0x2d,\n\tMCU_UNI_CMD_RA = 0x2f,\n\tMCU_UNI_CMD_MURU = 0x31,\n\tMCU_UNI_CMD_BF = 0x33,\n\tMCU_UNI_CMD_CHANNEL_SWITCH = 0x34,\n\tMCU_UNI_CMD_THERMAL = 0x35,\n\tMCU_UNI_CMD_VOW = 0x37,\n\tMCU_UNI_CMD_RRO = 0x57,\n\tMCU_UNI_CMD_OFFCH_SCAN_CTRL = 0x58,\n\tMCU_UNI_CMD_ASSERT_DUMP = 0x6f,\n};\n\nenum {\n\tMCU_CMD_TARGET_ADDRESS_LEN_REQ = 0x01,\n\tMCU_CMD_FW_START_REQ = 0x02,\n\tMCU_CMD_INIT_ACCESS_REG = 0x3,\n\tMCU_CMD_NIC_POWER_CTRL = 0x4,\n\tMCU_CMD_PATCH_START_REQ = 0x05,\n\tMCU_CMD_PATCH_FINISH_REQ = 0x07,\n\tMCU_CMD_PATCH_SEM_CONTROL = 0x10,\n\tMCU_CMD_WA_PARAM = 0xc4,\n\tMCU_CMD_EXT_CID = 0xed,\n\tMCU_CMD_FW_SCATTER = 0xee,\n\tMCU_CMD_RESTART_DL_REQ = 0xef,\n};\n\n \nenum {\n\tMCU_CE_CMD_TEST_CTRL = 0x01,\n\tMCU_CE_CMD_START_HW_SCAN = 0x03,\n\tMCU_CE_CMD_SET_PS_PROFILE = 0x05,\n\tMCU_CE_CMD_SET_RX_FILTER = 0x0a,\n\tMCU_CE_CMD_SET_CHAN_DOMAIN = 0x0f,\n\tMCU_CE_CMD_SET_BSS_CONNECTED = 0x16,\n\tMCU_CE_CMD_SET_BSS_ABORT = 0x17,\n\tMCU_CE_CMD_CANCEL_HW_SCAN = 0x1b,\n\tMCU_CE_CMD_SET_ROC = 0x1c,\n\tMCU_CE_CMD_SET_EDCA_PARMS = 0x1d,\n\tMCU_CE_CMD_SET_P2P_OPPPS = 0x33,\n\tMCU_CE_CMD_SET_CLC = 0x5c,\n\tMCU_CE_CMD_SET_RATE_TX_POWER = 0x5d,\n\tMCU_CE_CMD_SCHED_SCAN_ENABLE = 0x61,\n\tMCU_CE_CMD_SCHED_SCAN_REQ = 0x62,\n\tMCU_CE_CMD_GET_NIC_CAPAB = 0x8a,\n\tMCU_CE_CMD_SET_MU_EDCA_PARMS = 0xb0,\n\tMCU_CE_CMD_REG_WRITE = 0xc0,\n\tMCU_CE_CMD_REG_READ = 0xc0,\n\tMCU_CE_CMD_CHIP_CONFIG = 0xca,\n\tMCU_CE_CMD_FWLOG_2_HOST = 0xc5,\n\tMCU_CE_CMD_GET_WTBL = 0xcd,\n\tMCU_CE_CMD_GET_TXPWR = 0xd0,\n};\n\nenum {\n\tPATCH_SEM_RELEASE,\n\tPATCH_SEM_GET\n};\n\nenum {\n\tUNI_BSS_INFO_BASIC = 0,\n\tUNI_BSS_INFO_RA = 1,\n\tUNI_BSS_INFO_RLM = 2,\n\tUNI_BSS_INFO_BSS_COLOR = 4,\n\tUNI_BSS_INFO_HE_BASIC = 5,\n\tUNI_BSS_INFO_BCN_CONTENT = 7,\n\tUNI_BSS_INFO_BCN_CSA = 8,\n\tUNI_BSS_INFO_BCN_BCC = 9,\n\tUNI_BSS_INFO_BCN_MBSSID = 10,\n\tUNI_BSS_INFO_RATE = 11,\n\tUNI_BSS_INFO_QBSS = 15,\n\tUNI_BSS_INFO_SEC = 16,\n\tUNI_BSS_INFO_TXCMD = 18,\n\tUNI_BSS_INFO_UAPSD = 19,\n\tUNI_BSS_INFO_PS = 21,\n\tUNI_BSS_INFO_BCNFT = 22,\n\tUNI_BSS_INFO_IFS_TIME = 23,\n\tUNI_BSS_INFO_OFFLOAD = 25,\n\tUNI_BSS_INFO_MLD = 26,\n};\n\nenum {\n\tUNI_OFFLOAD_OFFLOAD_ARP,\n\tUNI_OFFLOAD_OFFLOAD_ND,\n\tUNI_OFFLOAD_OFFLOAD_GTK_REKEY,\n\tUNI_OFFLOAD_OFFLOAD_BMC_RPY_DETECT,\n};\n\nenum {\n\tMT_NIC_CAP_TX_RESOURCE,\n\tMT_NIC_CAP_TX_EFUSE_ADDR,\n\tMT_NIC_CAP_COEX,\n\tMT_NIC_CAP_SINGLE_SKU,\n\tMT_NIC_CAP_CSUM_OFFLOAD,\n\tMT_NIC_CAP_HW_VER,\n\tMT_NIC_CAP_SW_VER,\n\tMT_NIC_CAP_MAC_ADDR,\n\tMT_NIC_CAP_PHY,\n\tMT_NIC_CAP_MAC,\n\tMT_NIC_CAP_FRAME_BUF,\n\tMT_NIC_CAP_BEAM_FORM,\n\tMT_NIC_CAP_LOCATION,\n\tMT_NIC_CAP_MUMIMO,\n\tMT_NIC_CAP_BUFFER_MODE_INFO,\n\tMT_NIC_CAP_HW_ADIE_VERSION = 0x14,\n\tMT_NIC_CAP_ANTSWP = 0x16,\n\tMT_NIC_CAP_WFDMA_REALLOC,\n\tMT_NIC_CAP_6G,\n};\n\n#define UNI_WOW_DETECT_TYPE_MAGIC\t\tBIT(0)\n#define UNI_WOW_DETECT_TYPE_ANY\t\t\tBIT(1)\n#define UNI_WOW_DETECT_TYPE_DISCONNECT\t\tBIT(2)\n#define UNI_WOW_DETECT_TYPE_GTK_REKEY_FAIL\tBIT(3)\n#define UNI_WOW_DETECT_TYPE_BCN_LOST\t\tBIT(4)\n#define UNI_WOW_DETECT_TYPE_SCH_SCAN_HIT\tBIT(5)\n#define UNI_WOW_DETECT_TYPE_BITMAP\t\tBIT(6)\n\nenum {\n\tUNI_SUSPEND_MODE_SETTING,\n\tUNI_SUSPEND_WOW_CTRL,\n\tUNI_SUSPEND_WOW_GPIO_PARAM,\n\tUNI_SUSPEND_WOW_WAKEUP_PORT,\n\tUNI_SUSPEND_WOW_PATTERN,\n};\n\nenum {\n\tWOW_USB = 1,\n\tWOW_PCIE = 2,\n\tWOW_GPIO = 3,\n};\n\nstruct mt76_connac_bss_basic_tlv {\n\t__le16 tag;\n\t__le16 len;\n\tu8 active;\n\tu8 omac_idx;\n\tu8 hw_bss_idx;\n\tu8 band_idx;\n\t__le32 conn_type;\n\tu8 conn_state;\n\tu8 wmm_idx;\n\tu8 bssid[ETH_ALEN];\n\t__le16 bmc_tx_wlan_idx;\n\t__le16 bcn_interval;\n\tu8 dtim_period;\n\tu8 phymode;  \n\t__le16 sta_idx;\n\t__le16 nonht_basic_phy;\n\tu8 phymode_ext;  \n\tu8 pad[1];\n} __packed;\n\nstruct mt76_connac_bss_qos_tlv {\n\t__le16 tag;\n\t__le16 len;\n\tu8 qos;\n\tu8 pad[3];\n} __packed;\n\nstruct mt76_connac_beacon_loss_event {\n\tu8 bss_idx;\n\tu8 reason;\n\tu8 pad[2];\n} __packed;\n\nstruct mt76_connac_mcu_bss_event {\n\tu8 bss_idx;\n\tu8 is_absent;\n\tu8 free_quota;\n\tu8 pad;\n} __packed;\n\nstruct mt76_connac_mcu_scan_ssid {\n\t__le32 ssid_len;\n\tu8 ssid[IEEE80211_MAX_SSID_LEN];\n} __packed;\n\nstruct mt76_connac_mcu_scan_channel {\n\tu8 band;  \n\tu8 channel_num;\n} __packed;\n\nstruct mt76_connac_mcu_scan_match {\n\t__le32 rssi_th;\n\tu8 ssid[IEEE80211_MAX_SSID_LEN];\n\tu8 ssid_len;\n\tu8 rsv[3];\n} __packed;\n\nstruct mt76_connac_hw_scan_req {\n\tu8 seq_num;\n\tu8 bss_idx;\n\tu8 scan_type;  \n\tu8 ssid_type;  \n\tu8 ssids_num;\n\tu8 probe_req_num;  \n\tu8 scan_func;  \n\tu8 version;  \n\tstruct mt76_connac_mcu_scan_ssid ssids[4];\n\t__le16 probe_delay_time;\n\t__le16 channel_dwell_time;  \n\t__le16 timeout_value;\n\tu8 channel_type;  \n\tu8 channels_num;  \n\t \n\tstruct mt76_connac_mcu_scan_channel channels[32];\n\t__le16 ies_len;\n\tu8 ies[MT76_CONNAC_SCAN_IE_LEN];\n\t \n\tu8 ext_channels_num;\n\tu8 ext_ssids_num;\n\t__le16 channel_min_dwell_time;\n\tstruct mt76_connac_mcu_scan_channel ext_channels[32];\n\tstruct mt76_connac_mcu_scan_ssid ext_ssids[6];\n\tu8 bssid[ETH_ALEN];\n\tu8 random_mac[ETH_ALEN];  \n\tu8 pad[63];\n\tu8 ssid_type_ext;\n} __packed;\n\n#define MT76_CONNAC_SCAN_DONE_EVENT_MAX_CHANNEL_NUM\t\t64\n\nstruct mt76_connac_hw_scan_done {\n\tu8 seq_num;\n\tu8 sparse_channel_num;\n\tstruct mt76_connac_mcu_scan_channel sparse_channel;\n\tu8 complete_channel_num;\n\tu8 current_state;\n\tu8 version;\n\tu8 pad;\n\t__le32 beacon_scan_num;\n\tu8 pno_enabled;\n\tu8 pad2[3];\n\tu8 sparse_channel_valid_num;\n\tu8 pad3[3];\n\tu8 channel_num[MT76_CONNAC_SCAN_DONE_EVENT_MAX_CHANNEL_NUM];\n\t \n\t__le16 channel_idle_time[MT76_CONNAC_SCAN_DONE_EVENT_MAX_CHANNEL_NUM];\n\t \n\tu8 beacon_probe_num[MT76_CONNAC_SCAN_DONE_EVENT_MAX_CHANNEL_NUM];\n\tu8 mdrdy_count[MT76_CONNAC_SCAN_DONE_EVENT_MAX_CHANNEL_NUM];\n\t__le32 beacon_2g_num;\n\t__le32 beacon_5g_num;\n} __packed;\n\nstruct mt76_connac_sched_scan_req {\n\tu8 version;\n\tu8 seq_num;\n\tu8 stop_on_match;\n\tu8 ssids_num;\n\tu8 match_num;\n\tu8 pad;\n\t__le16 ie_len;\n\tstruct mt76_connac_mcu_scan_ssid ssids[MT76_CONNAC_MAX_SCHED_SCAN_SSID];\n\tstruct mt76_connac_mcu_scan_match match[MT76_CONNAC_MAX_SCAN_MATCH];\n\tu8 channel_type;\n\tu8 channels_num;\n\tu8 intervals_num;\n\tu8 scan_func;  \n\tstruct mt76_connac_mcu_scan_channel channels[64];\n\t__le16 intervals[MT76_CONNAC_MAX_NUM_SCHED_SCAN_INTERVAL];\n\tunion {\n\t\tstruct {\n\t\t\tu8 random_mac[ETH_ALEN];\n\t\t\tu8 pad2[58];\n\t\t} mt7663;\n\t\tstruct {\n\t\t\tu8 bss_idx;\n\t\t\tu8 pad1[3];\n\t\t\t__le32 delay;\n\t\t\tu8 pad2[12];\n\t\t\tu8 random_mac[ETH_ALEN];\n\t\t\tu8 pad3[38];\n\t\t} mt7921;\n\t};\n} __packed;\n\nstruct mt76_connac_sched_scan_done {\n\tu8 seq_num;\n\tu8 status;  \n\t__le16 pad;\n} __packed;\n\nstruct bss_info_uni_bss_color {\n\t__le16 tag;\n\t__le16 len;\n\tu8 enable;\n\tu8 bss_color;\n\tu8 rsv[2];\n} __packed;\n\nstruct bss_info_uni_he {\n\t__le16 tag;\n\t__le16 len;\n\t__le16 he_rts_thres;\n\tu8 he_pe_duration;\n\tu8 su_disable;\n\t__le16 max_nss_mcs[CMD_HE_MCS_BW_NUM];\n\tu8 rsv[2];\n} __packed;\n\nstruct mt76_connac_gtk_rekey_tlv {\n\t__le16 tag;\n\t__le16 len;\n\tu8 kek[NL80211_KEK_LEN];\n\tu8 kck[NL80211_KCK_LEN];\n\tu8 replay_ctr[NL80211_REPLAY_CTR_LEN];\n\tu8 rekey_mode;  \n\tu8 keyid;\n\tu8 option;  \n\tu8 pad[1];\n\t__le32 proto;  \n\t__le32 pairwise_cipher;\n\t__le32 group_cipher;\n\t__le32 key_mgmt;  \n\t__le32 mgmt_group_cipher;\n\tu8 reserverd[4];\n} __packed;\n\n#define MT76_CONNAC_WOW_MASK_MAX_LEN\t\t\t16\n#define MT76_CONNAC_WOW_PATTEN_MAX_LEN\t\t\t128\n\nstruct mt76_connac_wow_pattern_tlv {\n\t__le16 tag;\n\t__le16 len;\n\tu8 index;  \n\tu8 enable;  \n\tu8 data_len;  \n\tu8 pad;\n\tu8 mask[MT76_CONNAC_WOW_MASK_MAX_LEN];\n\tu8 pattern[MT76_CONNAC_WOW_PATTEN_MAX_LEN];\n\tu8 rsv[4];\n} __packed;\n\nstruct mt76_connac_wow_ctrl_tlv {\n\t__le16 tag;\n\t__le16 len;\n\tu8 cmd;  \n\tu8 trigger;  \n\tu8 wakeup_hif;  \n\tu8 pad;\n\tu8 rsv[4];\n} __packed;\n\nstruct mt76_connac_wow_gpio_param_tlv {\n\t__le16 tag;\n\t__le16 len;\n\tu8 gpio_pin;\n\tu8 trigger_lvl;\n\tu8 pad[2];\n\t__le32 gpio_interval;\n\tu8 rsv[4];\n} __packed;\n\nstruct mt76_connac_arpns_tlv {\n\t__le16 tag;\n\t__le16 len;\n\tu8 mode;\n\tu8 ips_num;\n\tu8 option;\n\tu8 pad[1];\n} __packed;\n\nstruct mt76_connac_suspend_tlv {\n\t__le16 tag;\n\t__le16 len;\n\tu8 enable;  \n\tu8 mdtim;  \n\tu8 wow_suspend;  \n\tu8 pad[5];\n} __packed;\n\nenum mt76_sta_info_state {\n\tMT76_STA_INFO_STATE_NONE,\n\tMT76_STA_INFO_STATE_AUTH,\n\tMT76_STA_INFO_STATE_ASSOC\n};\n\nstruct mt76_sta_cmd_info {\n\tstruct ieee80211_sta *sta;\n\tstruct mt76_wcid *wcid;\n\n\tstruct ieee80211_vif *vif;\n\n\tbool offload_fw;\n\tbool enable;\n\tbool newly;\n\tint cmd;\n\tu8 rcpi;\n\tu8 state;\n};\n\n#define MT_SKU_POWER_LIMIT\t161\n\nstruct mt76_connac_sku_tlv {\n\tu8 channel;\n\ts8 pwr_limit[MT_SKU_POWER_LIMIT];\n} __packed;\n\nstruct mt76_connac_tx_power_limit_tlv {\n\t \n\tu8 ver;\n\tu8 pad0;\n\t__le16 len;\n\t \n\tu8 n_chan;  \n\tu8 band;  \n\tu8 last_msg;\n\tu8 pad1;\n\t \n\tu8 alpha2[4];  \n\tu8 pad2[32];\n} __packed;\n\nstruct mt76_connac_config {\n\t__le16 id;\n\tu8 type;\n\tu8 resp_type;\n\t__le16 data_size;\n\t__le16 resv;\n\tu8 data[320];\n} __packed;\n\nstruct mt76_connac_mcu_uni_event {\n\tu8 cid;\n\tu8 pad[3];\n\t__le32 status;  \n} __packed;\n\nstruct mt76_connac_mcu_reg_event {\n\t__le32 reg;\n\t__le32 val;\n} __packed;\n\nstatic inline enum mcu_cipher_type\nmt76_connac_mcu_get_cipher(int cipher)\n{\n\tswitch (cipher) {\n\tcase WLAN_CIPHER_SUITE_WEP40:\n\t\treturn MCU_CIPHER_WEP40;\n\tcase WLAN_CIPHER_SUITE_WEP104:\n\t\treturn MCU_CIPHER_WEP104;\n\tcase WLAN_CIPHER_SUITE_TKIP:\n\t\treturn MCU_CIPHER_TKIP;\n\tcase WLAN_CIPHER_SUITE_AES_CMAC:\n\t\treturn MCU_CIPHER_BIP_CMAC_128;\n\tcase WLAN_CIPHER_SUITE_CCMP:\n\t\treturn MCU_CIPHER_AES_CCMP;\n\tcase WLAN_CIPHER_SUITE_CCMP_256:\n\t\treturn MCU_CIPHER_CCMP_256;\n\tcase WLAN_CIPHER_SUITE_GCMP:\n\t\treturn MCU_CIPHER_GCMP;\n\tcase WLAN_CIPHER_SUITE_GCMP_256:\n\t\treturn MCU_CIPHER_GCMP_256;\n\tcase WLAN_CIPHER_SUITE_SMS4:\n\t\treturn MCU_CIPHER_WAPI;\n\tdefault:\n\t\treturn MCU_CIPHER_NONE;\n\t}\n}\n\nstatic inline u32\nmt76_connac_mcu_gen_dl_mode(struct mt76_dev *dev, u8 feature_set, bool is_wa)\n{\n\tu32 ret = 0;\n\n\tret |= feature_set & FW_FEATURE_SET_ENCRYPT ?\n\t       DL_MODE_ENCRYPT | DL_MODE_RESET_SEC_IV : 0;\n\tif (is_mt7921(dev))\n\t\tret |= feature_set & FW_FEATURE_ENCRY_MODE ?\n\t\t       DL_CONFIG_ENCRY_MODE_SEL : 0;\n\tret |= FIELD_PREP(DL_MODE_KEY_IDX,\n\t\t\t  FIELD_GET(FW_FEATURE_SET_KEY_IDX, feature_set));\n\tret |= DL_MODE_NEED_RSP;\n\tret |= is_wa ? DL_MODE_WORKING_PDA_CR4 : 0;\n\n\treturn ret;\n}\n\n#define to_wcid_lo(id)\t\tFIELD_GET(GENMASK(7, 0), (u16)id)\n#define to_wcid_hi(id)\t\tFIELD_GET(GENMASK(10, 8), (u16)id)\n\nstatic inline void\nmt76_connac_mcu_get_wlan_idx(struct mt76_dev *dev, struct mt76_wcid *wcid,\n\t\t\t     u8 *wlan_idx_lo, u8 *wlan_idx_hi)\n{\n\t*wlan_idx_hi = 0;\n\n\tif (!is_connac_v1(dev)) {\n\t\t*wlan_idx_lo = wcid ? to_wcid_lo(wcid->idx) : 0;\n\t\t*wlan_idx_hi = wcid ? to_wcid_hi(wcid->idx) : 0;\n\t} else {\n\t\t*wlan_idx_lo = wcid ? wcid->idx : 0;\n\t}\n}\n\nstruct sk_buff *\n__mt76_connac_mcu_alloc_sta_req(struct mt76_dev *dev, struct mt76_vif *mvif,\n\t\t\t\tstruct mt76_wcid *wcid, int len);\nstatic inline struct sk_buff *\nmt76_connac_mcu_alloc_sta_req(struct mt76_dev *dev, struct mt76_vif *mvif,\n\t\t\t      struct mt76_wcid *wcid)\n{\n\treturn __mt76_connac_mcu_alloc_sta_req(dev, mvif, wcid,\n\t\t\t\t\t       MT76_CONNAC_STA_UPDATE_MAX_SIZE);\n}\n\nstruct wtbl_req_hdr *\nmt76_connac_mcu_alloc_wtbl_req(struct mt76_dev *dev, struct mt76_wcid *wcid,\n\t\t\t       int cmd, void *sta_wtbl, struct sk_buff **skb);\nstruct tlv *mt76_connac_mcu_add_nested_tlv(struct sk_buff *skb, int tag,\n\t\t\t\t\t   int len, void *sta_ntlv,\n\t\t\t\t\t   void *sta_wtbl);\nstatic inline struct tlv *\nmt76_connac_mcu_add_tlv(struct sk_buff *skb, int tag, int len)\n{\n\treturn mt76_connac_mcu_add_nested_tlv(skb, tag, len, skb->data, NULL);\n}\n\nint mt76_connac_mcu_set_channel_domain(struct mt76_phy *phy);\nint mt76_connac_mcu_set_vif_ps(struct mt76_dev *dev, struct ieee80211_vif *vif);\nvoid mt76_connac_mcu_sta_basic_tlv(struct mt76_dev *dev, struct sk_buff *skb,\n\t\t\t\t   struct ieee80211_vif *vif,\n\t\t\t\t   struct ieee80211_sta *sta, bool enable,\n\t\t\t\t   bool newly);\nvoid mt76_connac_mcu_wtbl_generic_tlv(struct mt76_dev *dev, struct sk_buff *skb,\n\t\t\t\t      struct ieee80211_vif *vif,\n\t\t\t\t      struct ieee80211_sta *sta, void *sta_wtbl,\n\t\t\t\t      void *wtbl_tlv);\nvoid mt76_connac_mcu_wtbl_hdr_trans_tlv(struct sk_buff *skb,\n\t\t\t\t\tstruct ieee80211_vif *vif,\n\t\t\t\t\tstruct mt76_wcid *wcid,\n\t\t\t\t\tvoid *sta_wtbl, void *wtbl_tlv);\nint mt76_connac_mcu_sta_update_hdr_trans(struct mt76_dev *dev,\n\t\t\t\t\t struct ieee80211_vif *vif,\n\t\t\t\t\t struct mt76_wcid *wcid, int cmd);\nint mt76_connac_mcu_wtbl_update_hdr_trans(struct mt76_dev *dev,\n\t\t\t\t\t  struct ieee80211_vif *vif,\n\t\t\t\t\t  struct ieee80211_sta *sta);\nvoid mt76_connac_mcu_sta_tlv(struct mt76_phy *mphy, struct sk_buff *skb,\n\t\t\t     struct ieee80211_sta *sta,\n\t\t\t     struct ieee80211_vif *vif,\n\t\t\t     u8 rcpi, u8 state);\nvoid mt76_connac_mcu_wtbl_ht_tlv(struct mt76_dev *dev, struct sk_buff *skb,\n\t\t\t\t struct ieee80211_sta *sta, void *sta_wtbl,\n\t\t\t\t void *wtbl_tlv, bool ht_ldpc, bool vht_ldpc);\nvoid mt76_connac_mcu_wtbl_ba_tlv(struct mt76_dev *dev, struct sk_buff *skb,\n\t\t\t\t struct ieee80211_ampdu_params *params,\n\t\t\t\t bool enable, bool tx, void *sta_wtbl,\n\t\t\t\t void *wtbl_tlv);\nvoid mt76_connac_mcu_sta_ba_tlv(struct sk_buff *skb,\n\t\t\t\tstruct ieee80211_ampdu_params *params,\n\t\t\t\tbool enable, bool tx);\nint mt76_connac_mcu_uni_add_dev(struct mt76_phy *phy,\n\t\t\t\tstruct ieee80211_vif *vif,\n\t\t\t\tstruct mt76_wcid *wcid,\n\t\t\t\tbool enable);\nint mt76_connac_mcu_sta_ba(struct mt76_dev *dev, struct mt76_vif *mvif,\n\t\t\t   struct ieee80211_ampdu_params *params,\n\t\t\t   int cmd, bool enable, bool tx);\nint mt76_connac_mcu_uni_set_chctx(struct mt76_phy *phy,\n\t\t\t\t  struct mt76_vif *vif,\n\t\t\t\t  struct ieee80211_chanctx_conf *ctx);\nint mt76_connac_mcu_uni_add_bss(struct mt76_phy *phy,\n\t\t\t\tstruct ieee80211_vif *vif,\n\t\t\t\tstruct mt76_wcid *wcid,\n\t\t\t\tbool enable,\n\t\t\t\tstruct ieee80211_chanctx_conf *ctx);\nint mt76_connac_mcu_sta_cmd(struct mt76_phy *phy,\n\t\t\t    struct mt76_sta_cmd_info *info);\nvoid mt76_connac_mcu_beacon_loss_iter(void *priv, u8 *mac,\n\t\t\t\t      struct ieee80211_vif *vif);\nint mt76_connac_mcu_set_rts_thresh(struct mt76_dev *dev, u32 val, u8 band);\nint mt76_connac_mcu_set_mac_enable(struct mt76_dev *dev, int band, bool enable,\n\t\t\t\t   bool hdr_trans);\nint mt76_connac_mcu_init_download(struct mt76_dev *dev, u32 addr, u32 len,\n\t\t\t\t  u32 mode);\nint mt76_connac_mcu_start_patch(struct mt76_dev *dev);\nint mt76_connac_mcu_patch_sem_ctrl(struct mt76_dev *dev, bool get);\nint mt76_connac_mcu_start_firmware(struct mt76_dev *dev, u32 addr, u32 option);\nint mt76_connac_mcu_get_nic_capability(struct mt76_phy *phy);\n\nint mt76_connac_mcu_hw_scan(struct mt76_phy *phy, struct ieee80211_vif *vif,\n\t\t\t    struct ieee80211_scan_request *scan_req);\nint mt76_connac_mcu_cancel_hw_scan(struct mt76_phy *phy,\n\t\t\t\t   struct ieee80211_vif *vif);\nint mt76_connac_mcu_sched_scan_req(struct mt76_phy *phy,\n\t\t\t\t   struct ieee80211_vif *vif,\n\t\t\t\t   struct cfg80211_sched_scan_request *sreq);\nint mt76_connac_mcu_sched_scan_enable(struct mt76_phy *phy,\n\t\t\t\t      struct ieee80211_vif *vif,\n\t\t\t\t      bool enable);\nint mt76_connac_mcu_update_arp_filter(struct mt76_dev *dev,\n\t\t\t\t      struct mt76_vif *vif,\n\t\t\t\t      struct ieee80211_bss_conf *info);\nint mt76_connac_mcu_update_gtk_rekey(struct ieee80211_hw *hw,\n\t\t\t\t     struct ieee80211_vif *vif,\n\t\t\t\t     struct cfg80211_gtk_rekey_data *key);\nint mt76_connac_mcu_set_hif_suspend(struct mt76_dev *dev, bool suspend);\nvoid mt76_connac_mcu_set_suspend_iter(void *priv, u8 *mac,\n\t\t\t\t      struct ieee80211_vif *vif);\nint mt76_connac_sta_state_dp(struct mt76_dev *dev,\n\t\t\t     enum ieee80211_sta_state old_state,\n\t\t\t     enum ieee80211_sta_state new_state);\nint mt76_connac_mcu_chip_config(struct mt76_dev *dev);\nint mt76_connac_mcu_set_deep_sleep(struct mt76_dev *dev, bool enable);\nvoid mt76_connac_mcu_coredump_event(struct mt76_dev *dev, struct sk_buff *skb,\n\t\t\t\t    struct mt76_connac_coredump *coredump);\nint mt76_connac_mcu_set_rate_txpower(struct mt76_phy *phy);\nint mt76_connac_mcu_set_p2p_oppps(struct ieee80211_hw *hw,\n\t\t\t\t  struct ieee80211_vif *vif);\nu32 mt76_connac_mcu_reg_rr(struct mt76_dev *dev, u32 offset);\nvoid mt76_connac_mcu_reg_wr(struct mt76_dev *dev, u32 offset, u32 val);\n\nconst struct ieee80211_sta_he_cap *\nmt76_connac_get_he_phy_cap(struct mt76_phy *phy, struct ieee80211_vif *vif);\nconst struct ieee80211_sta_eht_cap *\nmt76_connac_get_eht_phy_cap(struct mt76_phy *phy, struct ieee80211_vif *vif);\nu8 mt76_connac_get_phy_mode(struct mt76_phy *phy, struct ieee80211_vif *vif,\n\t\t\t    enum nl80211_band band, struct ieee80211_sta *sta);\nu8 mt76_connac_get_phy_mode_ext(struct mt76_phy *phy, struct ieee80211_vif *vif,\n\t\t\t\tenum nl80211_band band);\n\nint mt76_connac_mcu_add_key(struct mt76_dev *dev, struct ieee80211_vif *vif,\n\t\t\t    struct mt76_connac_sta_key_conf *sta_key_conf,\n\t\t\t    struct ieee80211_key_conf *key, int mcu_cmd,\n\t\t\t    struct mt76_wcid *wcid, enum set_key_cmd cmd);\n\nvoid mt76_connac_mcu_bss_ext_tlv(struct sk_buff *skb, struct mt76_vif *mvif);\nvoid mt76_connac_mcu_bss_omac_tlv(struct sk_buff *skb,\n\t\t\t\t  struct ieee80211_vif *vif);\nint mt76_connac_mcu_bss_basic_tlv(struct sk_buff *skb,\n\t\t\t\t  struct ieee80211_vif *vif,\n\t\t\t\t  struct ieee80211_sta *sta,\n\t\t\t\t  struct mt76_phy *phy, u16 wlan_idx,\n\t\t\t\t  bool enable);\nvoid mt76_connac_mcu_sta_uapsd(struct sk_buff *skb, struct ieee80211_vif *vif,\n\t\t\t       struct ieee80211_sta *sta);\nvoid mt76_connac_mcu_wtbl_smps_tlv(struct sk_buff *skb,\n\t\t\t\t   struct ieee80211_sta *sta,\n\t\t\t\t   void *sta_wtbl, void *wtbl_tlv);\nint mt76_connac_mcu_set_pm(struct mt76_dev *dev, int band, int enter);\nint mt76_connac_mcu_restart(struct mt76_dev *dev);\nint mt76_connac_mcu_rdd_cmd(struct mt76_dev *dev, int cmd, u8 index,\n\t\t\t    u8 rx_sel, u8 val);\nint mt76_connac_mcu_sta_wed_update(struct mt76_dev *dev, struct sk_buff *skb);\nint mt76_connac2_load_ram(struct mt76_dev *dev, const char *fw_wm,\n\t\t\t  const char *fw_wa);\nint mt76_connac2_load_patch(struct mt76_dev *dev, const char *fw_name);\nint mt76_connac2_mcu_fill_message(struct mt76_dev *mdev, struct sk_buff *skb,\n\t\t\t\t  int cmd, int *wait_seq);\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}