ARM GAS  /tmp/ccZnNfpu.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"spi.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MX_SPI1_Init,"ax",%progbits
  16              		.align	1
  17              		.global	MX_SPI1_Init
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	MX_SPI1_Init:
  25              	.LFB65:
  26              		.file 1 "Core/Src/spi.c"
   1:Core/Src/spi.c **** /* USER CODE BEGIN Header */
   2:Core/Src/spi.c **** /**
   3:Core/Src/spi.c ****   ******************************************************************************
   4:Core/Src/spi.c ****   * @file    spi.c
   5:Core/Src/spi.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/spi.c ****   *          of the SPI instances.
   7:Core/Src/spi.c ****   ******************************************************************************
   8:Core/Src/spi.c ****   * @attention
   9:Core/Src/spi.c ****   *
  10:Core/Src/spi.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/spi.c ****   * All rights reserved.
  12:Core/Src/spi.c ****   *
  13:Core/Src/spi.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/spi.c ****   * in the root directory of this software component.
  15:Core/Src/spi.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/spi.c ****   *
  17:Core/Src/spi.c ****   ******************************************************************************
  18:Core/Src/spi.c ****   */
  19:Core/Src/spi.c **** /* USER CODE END Header */
  20:Core/Src/spi.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/spi.c **** #include "spi.h"
  22:Core/Src/spi.c **** 
  23:Core/Src/spi.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/spi.c **** 
  25:Core/Src/spi.c **** /* USER CODE END 0 */
  26:Core/Src/spi.c **** 
  27:Core/Src/spi.c **** SPI_HandleTypeDef hspi1;
  28:Core/Src/spi.c **** SPI_HandleTypeDef hspi2;
  29:Core/Src/spi.c **** 
  30:Core/Src/spi.c **** /* SPI1 init function */
  31:Core/Src/spi.c **** void MX_SPI1_Init(void)
  32:Core/Src/spi.c **** {
ARM GAS  /tmp/ccZnNfpu.s 			page 2


  27              		.loc 1 32 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 08B5     		push	{r3, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 3, -8
  35              		.cfi_offset 14, -4
  33:Core/Src/spi.c **** 
  34:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 0 */
  35:Core/Src/spi.c **** 
  36:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 0 */
  37:Core/Src/spi.c **** 
  38:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 1 */
  39:Core/Src/spi.c **** 
  40:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 1 */
  41:Core/Src/spi.c ****   hspi1.Instance = SPI1;
  36              		.loc 1 41 3 view .LVU1
  37              		.loc 1 41 18 is_stmt 0 view .LVU2
  38 0002 0E48     		ldr	r0, .L5
  39 0004 0E4B     		ldr	r3, .L5+4
  40 0006 0360     		str	r3, [r0]
  42:Core/Src/spi.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
  41              		.loc 1 42 3 is_stmt 1 view .LVU3
  42              		.loc 1 42 19 is_stmt 0 view .LVU4
  43 0008 4FF48273 		mov	r3, #260
  44 000c 4360     		str	r3, [r0, #4]
  43:Core/Src/spi.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  45              		.loc 1 43 3 is_stmt 1 view .LVU5
  46              		.loc 1 43 24 is_stmt 0 view .LVU6
  47 000e 0023     		movs	r3, #0
  48 0010 8360     		str	r3, [r0, #8]
  44:Core/Src/spi.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
  49              		.loc 1 44 3 is_stmt 1 view .LVU7
  50              		.loc 1 44 23 is_stmt 0 view .LVU8
  51 0012 C360     		str	r3, [r0, #12]
  45:Core/Src/spi.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  52              		.loc 1 45 3 is_stmt 1 view .LVU9
  53              		.loc 1 45 26 is_stmt 0 view .LVU10
  54 0014 0361     		str	r3, [r0, #16]
  46:Core/Src/spi.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  55              		.loc 1 46 3 is_stmt 1 view .LVU11
  56              		.loc 1 46 23 is_stmt 0 view .LVU12
  57 0016 4361     		str	r3, [r0, #20]
  47:Core/Src/spi.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
  58              		.loc 1 47 3 is_stmt 1 view .LVU13
  59              		.loc 1 47 18 is_stmt 0 view .LVU14
  60 0018 4FF40072 		mov	r2, #512
  61 001c 8261     		str	r2, [r0, #24]
  48:Core/Src/spi.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
  62              		.loc 1 48 3 is_stmt 1 view .LVU15
  63              		.loc 1 48 32 is_stmt 0 view .LVU16
  64 001e 0822     		movs	r2, #8
  65 0020 C261     		str	r2, [r0, #28]
  49:Core/Src/spi.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  66              		.loc 1 49 3 is_stmt 1 view .LVU17
ARM GAS  /tmp/ccZnNfpu.s 			page 3


  67              		.loc 1 49 23 is_stmt 0 view .LVU18
  68 0022 0362     		str	r3, [r0, #32]
  50:Core/Src/spi.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  69              		.loc 1 50 3 is_stmt 1 view .LVU19
  70              		.loc 1 50 21 is_stmt 0 view .LVU20
  71 0024 4362     		str	r3, [r0, #36]
  51:Core/Src/spi.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  72              		.loc 1 51 3 is_stmt 1 view .LVU21
  73              		.loc 1 51 29 is_stmt 0 view .LVU22
  74 0026 8362     		str	r3, [r0, #40]
  52:Core/Src/spi.c ****   hspi1.Init.CRCPolynomial = 10;
  75              		.loc 1 52 3 is_stmt 1 view .LVU23
  76              		.loc 1 52 28 is_stmt 0 view .LVU24
  77 0028 0A23     		movs	r3, #10
  78 002a C362     		str	r3, [r0, #44]
  53:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
  79              		.loc 1 53 3 is_stmt 1 view .LVU25
  80              		.loc 1 53 7 is_stmt 0 view .LVU26
  81 002c FFF7FEFF 		bl	HAL_SPI_Init
  82              	.LVL0:
  83              		.loc 1 53 6 view .LVU27
  84 0030 00B9     		cbnz	r0, .L4
  85              	.L1:
  54:Core/Src/spi.c ****   {
  55:Core/Src/spi.c ****     Error_Handler();
  56:Core/Src/spi.c ****   }
  57:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 2 */
  58:Core/Src/spi.c **** 
  59:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 2 */
  60:Core/Src/spi.c **** 
  61:Core/Src/spi.c **** }
  86              		.loc 1 61 1 view .LVU28
  87 0032 08BD     		pop	{r3, pc}
  88              	.L4:
  55:Core/Src/spi.c ****   }
  89              		.loc 1 55 5 is_stmt 1 view .LVU29
  90 0034 FFF7FEFF 		bl	Error_Handler
  91              	.LVL1:
  92              		.loc 1 61 1 is_stmt 0 view .LVU30
  93 0038 FBE7     		b	.L1
  94              	.L6:
  95 003a 00BF     		.align	2
  96              	.L5:
  97 003c 00000000 		.word	.LANCHOR0
  98 0040 00300140 		.word	1073819648
  99              		.cfi_endproc
 100              	.LFE65:
 102              		.section	.text.MX_SPI2_Init,"ax",%progbits
 103              		.align	1
 104              		.global	MX_SPI2_Init
 105              		.syntax unified
 106              		.thumb
 107              		.thumb_func
 108              		.fpu softvfp
 110              	MX_SPI2_Init:
 111              	.LFB66:
  62:Core/Src/spi.c **** /* SPI2 init function */
ARM GAS  /tmp/ccZnNfpu.s 			page 4


  63:Core/Src/spi.c **** void MX_SPI2_Init(void)
  64:Core/Src/spi.c **** {
 112              		.loc 1 64 1 is_stmt 1 view -0
 113              		.cfi_startproc
 114              		@ args = 0, pretend = 0, frame = 0
 115              		@ frame_needed = 0, uses_anonymous_args = 0
 116 0000 08B5     		push	{r3, lr}
 117              	.LCFI1:
 118              		.cfi_def_cfa_offset 8
 119              		.cfi_offset 3, -8
 120              		.cfi_offset 14, -4
  65:Core/Src/spi.c **** 
  66:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_Init 0 */
  67:Core/Src/spi.c **** 
  68:Core/Src/spi.c ****   /* USER CODE END SPI2_Init 0 */
  69:Core/Src/spi.c **** 
  70:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_Init 1 */
  71:Core/Src/spi.c **** 
  72:Core/Src/spi.c ****   /* USER CODE END SPI2_Init 1 */
  73:Core/Src/spi.c ****   hspi2.Instance = SPI2;
 121              		.loc 1 73 3 view .LVU32
 122              		.loc 1 73 18 is_stmt 0 view .LVU33
 123 0002 0D48     		ldr	r0, .L11
 124 0004 0D4B     		ldr	r3, .L11+4
 125 0006 0360     		str	r3, [r0]
  74:Core/Src/spi.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 126              		.loc 1 74 3 is_stmt 1 view .LVU34
 127              		.loc 1 74 19 is_stmt 0 view .LVU35
 128 0008 4FF48273 		mov	r3, #260
 129 000c 4360     		str	r3, [r0, #4]
  75:Core/Src/spi.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 130              		.loc 1 75 3 is_stmt 1 view .LVU36
 131              		.loc 1 75 24 is_stmt 0 view .LVU37
 132 000e 0023     		movs	r3, #0
 133 0010 8360     		str	r3, [r0, #8]
  76:Core/Src/spi.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 134              		.loc 1 76 3 is_stmt 1 view .LVU38
 135              		.loc 1 76 23 is_stmt 0 view .LVU39
 136 0012 C360     		str	r3, [r0, #12]
  77:Core/Src/spi.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 137              		.loc 1 77 3 is_stmt 1 view .LVU40
 138              		.loc 1 77 26 is_stmt 0 view .LVU41
 139 0014 0361     		str	r3, [r0, #16]
  78:Core/Src/spi.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 140              		.loc 1 78 3 is_stmt 1 view .LVU42
 141              		.loc 1 78 23 is_stmt 0 view .LVU43
 142 0016 4361     		str	r3, [r0, #20]
  79:Core/Src/spi.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 143              		.loc 1 79 3 is_stmt 1 view .LVU44
 144              		.loc 1 79 18 is_stmt 0 view .LVU45
 145 0018 4FF40072 		mov	r2, #512
 146 001c 8261     		str	r2, [r0, #24]
  80:Core/Src/spi.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 147              		.loc 1 80 3 is_stmt 1 view .LVU46
 148              		.loc 1 80 32 is_stmt 0 view .LVU47
 149 001e C361     		str	r3, [r0, #28]
  81:Core/Src/spi.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
ARM GAS  /tmp/ccZnNfpu.s 			page 5


 150              		.loc 1 81 3 is_stmt 1 view .LVU48
 151              		.loc 1 81 23 is_stmt 0 view .LVU49
 152 0020 0362     		str	r3, [r0, #32]
  82:Core/Src/spi.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 153              		.loc 1 82 3 is_stmt 1 view .LVU50
 154              		.loc 1 82 21 is_stmt 0 view .LVU51
 155 0022 4362     		str	r3, [r0, #36]
  83:Core/Src/spi.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 156              		.loc 1 83 3 is_stmt 1 view .LVU52
 157              		.loc 1 83 29 is_stmt 0 view .LVU53
 158 0024 8362     		str	r3, [r0, #40]
  84:Core/Src/spi.c ****   hspi2.Init.CRCPolynomial = 10;
 159              		.loc 1 84 3 is_stmt 1 view .LVU54
 160              		.loc 1 84 28 is_stmt 0 view .LVU55
 161 0026 0A23     		movs	r3, #10
 162 0028 C362     		str	r3, [r0, #44]
  85:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 163              		.loc 1 85 3 is_stmt 1 view .LVU56
 164              		.loc 1 85 7 is_stmt 0 view .LVU57
 165 002a FFF7FEFF 		bl	HAL_SPI_Init
 166              	.LVL2:
 167              		.loc 1 85 6 view .LVU58
 168 002e 00B9     		cbnz	r0, .L10
 169              	.L7:
  86:Core/Src/spi.c ****   {
  87:Core/Src/spi.c ****     Error_Handler();
  88:Core/Src/spi.c ****   }
  89:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_Init 2 */
  90:Core/Src/spi.c **** 
  91:Core/Src/spi.c ****   /* USER CODE END SPI2_Init 2 */
  92:Core/Src/spi.c **** 
  93:Core/Src/spi.c **** }
 170              		.loc 1 93 1 view .LVU59
 171 0030 08BD     		pop	{r3, pc}
 172              	.L10:
  87:Core/Src/spi.c ****   }
 173              		.loc 1 87 5 is_stmt 1 view .LVU60
 174 0032 FFF7FEFF 		bl	Error_Handler
 175              	.LVL3:
 176              		.loc 1 93 1 is_stmt 0 view .LVU61
 177 0036 FBE7     		b	.L7
 178              	.L12:
 179              		.align	2
 180              	.L11:
 181 0038 00000000 		.word	.LANCHOR1
 182 003c 00380040 		.word	1073756160
 183              		.cfi_endproc
 184              	.LFE66:
 186              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 187              		.align	1
 188              		.global	HAL_SPI_MspInit
 189              		.syntax unified
 190              		.thumb
 191              		.thumb_func
 192              		.fpu softvfp
 194              	HAL_SPI_MspInit:
 195              	.LVL4:
ARM GAS  /tmp/ccZnNfpu.s 			page 6


 196              	.LFB67:
  94:Core/Src/spi.c **** 
  95:Core/Src/spi.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
  96:Core/Src/spi.c **** {
 197              		.loc 1 96 1 is_stmt 1 view -0
 198              		.cfi_startproc
 199              		@ args = 0, pretend = 0, frame = 32
 200              		@ frame_needed = 0, uses_anonymous_args = 0
 201              		.loc 1 96 1 is_stmt 0 view .LVU63
 202 0000 10B5     		push	{r4, lr}
 203              	.LCFI2:
 204              		.cfi_def_cfa_offset 8
 205              		.cfi_offset 4, -8
 206              		.cfi_offset 14, -4
 207 0002 88B0     		sub	sp, sp, #32
 208              	.LCFI3:
 209              		.cfi_def_cfa_offset 40
  97:Core/Src/spi.c **** 
  98:Core/Src/spi.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 210              		.loc 1 98 3 is_stmt 1 view .LVU64
 211              		.loc 1 98 20 is_stmt 0 view .LVU65
 212 0004 0023     		movs	r3, #0
 213 0006 0493     		str	r3, [sp, #16]
 214 0008 0593     		str	r3, [sp, #20]
 215 000a 0693     		str	r3, [sp, #24]
 216 000c 0793     		str	r3, [sp, #28]
  99:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 217              		.loc 1 99 3 is_stmt 1 view .LVU66
 218              		.loc 1 99 15 is_stmt 0 view .LVU67
 219 000e 0368     		ldr	r3, [r0]
 220              		.loc 1 99 5 view .LVU68
 221 0010 274A     		ldr	r2, .L19
 222 0012 9342     		cmp	r3, r2
 223 0014 04D0     		beq	.L17
 100:Core/Src/spi.c ****   {
 101:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 102:Core/Src/spi.c **** 
 103:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 0 */
 104:Core/Src/spi.c ****     /* SPI1 clock enable */
 105:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 106:Core/Src/spi.c **** 
 107:Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 108:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 109:Core/Src/spi.c ****     PA5     ------> SPI1_SCK
 110:Core/Src/spi.c ****     PA7     ------> SPI1_MOSI
 111:Core/Src/spi.c ****     */
 112:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 113:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 114:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 115:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 116:Core/Src/spi.c **** 
 117:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 118:Core/Src/spi.c **** 
 119:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 1 */
 120:Core/Src/spi.c ****   }
 121:Core/Src/spi.c ****   else if(spiHandle->Instance==SPI2)
 224              		.loc 1 121 8 is_stmt 1 view .LVU69
ARM GAS  /tmp/ccZnNfpu.s 			page 7


 225              		.loc 1 121 10 is_stmt 0 view .LVU70
 226 0016 274A     		ldr	r2, .L19+4
 227 0018 9342     		cmp	r3, r2
 228 001a 1FD0     		beq	.L18
 229              	.LVL5:
 230              	.L13:
 122:Core/Src/spi.c ****   {
 123:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
 124:Core/Src/spi.c **** 
 125:Core/Src/spi.c ****   /* USER CODE END SPI2_MspInit 0 */
 126:Core/Src/spi.c ****     /* SPI2 clock enable */
 127:Core/Src/spi.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
 128:Core/Src/spi.c **** 
 129:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 130:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 131:Core/Src/spi.c ****     PB13     ------> SPI2_SCK
 132:Core/Src/spi.c ****     PB14     ------> SPI2_MISO
 133:Core/Src/spi.c ****     PB15     ------> SPI2_MOSI
 134:Core/Src/spi.c ****     */
 135:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 136:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 137:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 138:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 139:Core/Src/spi.c **** 
 140:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_14;
 141:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 142:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 143:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 144:Core/Src/spi.c **** 
 145:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
 146:Core/Src/spi.c **** 
 147:Core/Src/spi.c ****   /* USER CODE END SPI2_MspInit 1 */
 148:Core/Src/spi.c ****   }
 149:Core/Src/spi.c **** }
 231              		.loc 1 149 1 view .LVU71
 232 001c 08B0     		add	sp, sp, #32
 233              	.LCFI4:
 234              		.cfi_remember_state
 235              		.cfi_def_cfa_offset 8
 236              		@ sp needed
 237 001e 10BD     		pop	{r4, pc}
 238              	.LVL6:
 239              	.L17:
 240              	.LCFI5:
 241              		.cfi_restore_state
 105:Core/Src/spi.c **** 
 242              		.loc 1 105 5 is_stmt 1 view .LVU72
 243              	.LBB2:
 105:Core/Src/spi.c **** 
 244              		.loc 1 105 5 view .LVU73
 105:Core/Src/spi.c **** 
 245              		.loc 1 105 5 view .LVU74
 246 0020 254B     		ldr	r3, .L19+8
 247 0022 9A69     		ldr	r2, [r3, #24]
 248 0024 42F48052 		orr	r2, r2, #4096
 249 0028 9A61     		str	r2, [r3, #24]
 105:Core/Src/spi.c **** 
ARM GAS  /tmp/ccZnNfpu.s 			page 8


 250              		.loc 1 105 5 view .LVU75
 251 002a 9A69     		ldr	r2, [r3, #24]
 252 002c 02F48052 		and	r2, r2, #4096
 253 0030 0092     		str	r2, [sp]
 105:Core/Src/spi.c **** 
 254              		.loc 1 105 5 view .LVU76
 255 0032 009A     		ldr	r2, [sp]
 256              	.LBE2:
 105:Core/Src/spi.c **** 
 257              		.loc 1 105 5 view .LVU77
 107:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 258              		.loc 1 107 5 view .LVU78
 259              	.LBB3:
 107:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 260              		.loc 1 107 5 view .LVU79
 107:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 261              		.loc 1 107 5 view .LVU80
 262 0034 9A69     		ldr	r2, [r3, #24]
 263 0036 42F00402 		orr	r2, r2, #4
 264 003a 9A61     		str	r2, [r3, #24]
 107:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 265              		.loc 1 107 5 view .LVU81
 266 003c 9B69     		ldr	r3, [r3, #24]
 267 003e 03F00403 		and	r3, r3, #4
 268 0042 0193     		str	r3, [sp, #4]
 107:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 269              		.loc 1 107 5 view .LVU82
 270 0044 019B     		ldr	r3, [sp, #4]
 271              	.LBE3:
 107:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 272              		.loc 1 107 5 view .LVU83
 112:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 273              		.loc 1 112 5 view .LVU84
 112:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 274              		.loc 1 112 25 is_stmt 0 view .LVU85
 275 0046 A023     		movs	r3, #160
 276 0048 0493     		str	r3, [sp, #16]
 113:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 277              		.loc 1 113 5 is_stmt 1 view .LVU86
 113:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 278              		.loc 1 113 26 is_stmt 0 view .LVU87
 279 004a 0223     		movs	r3, #2
 280 004c 0593     		str	r3, [sp, #20]
 114:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 281              		.loc 1 114 5 is_stmt 1 view .LVU88
 114:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 282              		.loc 1 114 27 is_stmt 0 view .LVU89
 283 004e 0323     		movs	r3, #3
 284 0050 0793     		str	r3, [sp, #28]
 115:Core/Src/spi.c **** 
 285              		.loc 1 115 5 is_stmt 1 view .LVU90
 286 0052 04A9     		add	r1, sp, #16
 287 0054 1948     		ldr	r0, .L19+12
 288              	.LVL7:
 115:Core/Src/spi.c **** 
 289              		.loc 1 115 5 is_stmt 0 view .LVU91
 290 0056 FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  /tmp/ccZnNfpu.s 			page 9


 291              	.LVL8:
 292 005a DFE7     		b	.L13
 293              	.LVL9:
 294              	.L18:
 127:Core/Src/spi.c **** 
 295              		.loc 1 127 5 is_stmt 1 view .LVU92
 296              	.LBB4:
 127:Core/Src/spi.c **** 
 297              		.loc 1 127 5 view .LVU93
 127:Core/Src/spi.c **** 
 298              		.loc 1 127 5 view .LVU94
 299 005c 164B     		ldr	r3, .L19+8
 300 005e DA69     		ldr	r2, [r3, #28]
 301 0060 42F48042 		orr	r2, r2, #16384
 302 0064 DA61     		str	r2, [r3, #28]
 127:Core/Src/spi.c **** 
 303              		.loc 1 127 5 view .LVU95
 304 0066 DA69     		ldr	r2, [r3, #28]
 305 0068 02F48042 		and	r2, r2, #16384
 306 006c 0292     		str	r2, [sp, #8]
 127:Core/Src/spi.c **** 
 307              		.loc 1 127 5 view .LVU96
 308 006e 029A     		ldr	r2, [sp, #8]
 309              	.LBE4:
 127:Core/Src/spi.c **** 
 310              		.loc 1 127 5 view .LVU97
 129:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 311              		.loc 1 129 5 view .LVU98
 312              	.LBB5:
 129:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 313              		.loc 1 129 5 view .LVU99
 129:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 314              		.loc 1 129 5 view .LVU100
 315 0070 9A69     		ldr	r2, [r3, #24]
 316 0072 42F00802 		orr	r2, r2, #8
 317 0076 9A61     		str	r2, [r3, #24]
 129:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 318              		.loc 1 129 5 view .LVU101
 319 0078 9B69     		ldr	r3, [r3, #24]
 320 007a 03F00803 		and	r3, r3, #8
 321 007e 0393     		str	r3, [sp, #12]
 129:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 322              		.loc 1 129 5 view .LVU102
 323 0080 039B     		ldr	r3, [sp, #12]
 324              	.LBE5:
 129:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 325              		.loc 1 129 5 view .LVU103
 135:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 326              		.loc 1 135 5 view .LVU104
 135:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 327              		.loc 1 135 25 is_stmt 0 view .LVU105
 328 0082 4FF42043 		mov	r3, #40960
 329 0086 0493     		str	r3, [sp, #16]
 136:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 330              		.loc 1 136 5 is_stmt 1 view .LVU106
 136:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 331              		.loc 1 136 26 is_stmt 0 view .LVU107
ARM GAS  /tmp/ccZnNfpu.s 			page 10


 332 0088 0223     		movs	r3, #2
 333 008a 0593     		str	r3, [sp, #20]
 137:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 334              		.loc 1 137 5 is_stmt 1 view .LVU108
 137:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 335              		.loc 1 137 27 is_stmt 0 view .LVU109
 336 008c 0323     		movs	r3, #3
 337 008e 0793     		str	r3, [sp, #28]
 138:Core/Src/spi.c **** 
 338              		.loc 1 138 5 is_stmt 1 view .LVU110
 339 0090 0B4C     		ldr	r4, .L19+16
 340 0092 04A9     		add	r1, sp, #16
 341 0094 2046     		mov	r0, r4
 342              	.LVL10:
 138:Core/Src/spi.c **** 
 343              		.loc 1 138 5 is_stmt 0 view .LVU111
 344 0096 FFF7FEFF 		bl	HAL_GPIO_Init
 345              	.LVL11:
 140:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 346              		.loc 1 140 5 is_stmt 1 view .LVU112
 140:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 347              		.loc 1 140 25 is_stmt 0 view .LVU113
 348 009a 4FF48043 		mov	r3, #16384
 349 009e 0493     		str	r3, [sp, #16]
 141:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 350              		.loc 1 141 5 is_stmt 1 view .LVU114
 141:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 351              		.loc 1 141 26 is_stmt 0 view .LVU115
 352 00a0 0023     		movs	r3, #0
 353 00a2 0593     		str	r3, [sp, #20]
 142:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 354              		.loc 1 142 5 is_stmt 1 view .LVU116
 142:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 355              		.loc 1 142 26 is_stmt 0 view .LVU117
 356 00a4 0693     		str	r3, [sp, #24]
 143:Core/Src/spi.c **** 
 357              		.loc 1 143 5 is_stmt 1 view .LVU118
 358 00a6 04A9     		add	r1, sp, #16
 359 00a8 2046     		mov	r0, r4
 360 00aa FFF7FEFF 		bl	HAL_GPIO_Init
 361              	.LVL12:
 362              		.loc 1 149 1 is_stmt 0 view .LVU119
 363 00ae B5E7     		b	.L13
 364              	.L20:
 365              		.align	2
 366              	.L19:
 367 00b0 00300140 		.word	1073819648
 368 00b4 00380040 		.word	1073756160
 369 00b8 00100240 		.word	1073876992
 370 00bc 00080140 		.word	1073809408
 371 00c0 000C0140 		.word	1073810432
 372              		.cfi_endproc
 373              	.LFE67:
 375              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 376              		.align	1
 377              		.global	HAL_SPI_MspDeInit
 378              		.syntax unified
ARM GAS  /tmp/ccZnNfpu.s 			page 11


 379              		.thumb
 380              		.thumb_func
 381              		.fpu softvfp
 383              	HAL_SPI_MspDeInit:
 384              	.LVL13:
 385              	.LFB68:
 150:Core/Src/spi.c **** 
 151:Core/Src/spi.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
 152:Core/Src/spi.c **** {
 386              		.loc 1 152 1 is_stmt 1 view -0
 387              		.cfi_startproc
 388              		@ args = 0, pretend = 0, frame = 0
 389              		@ frame_needed = 0, uses_anonymous_args = 0
 390              		.loc 1 152 1 is_stmt 0 view .LVU121
 391 0000 08B5     		push	{r3, lr}
 392              	.LCFI6:
 393              		.cfi_def_cfa_offset 8
 394              		.cfi_offset 3, -8
 395              		.cfi_offset 14, -4
 153:Core/Src/spi.c **** 
 154:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 396              		.loc 1 154 3 is_stmt 1 view .LVU122
 397              		.loc 1 154 15 is_stmt 0 view .LVU123
 398 0002 0368     		ldr	r3, [r0]
 399              		.loc 1 154 5 view .LVU124
 400 0004 0E4A     		ldr	r2, .L27
 401 0006 9342     		cmp	r3, r2
 402 0008 03D0     		beq	.L25
 155:Core/Src/spi.c ****   {
 156:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 157:Core/Src/spi.c **** 
 158:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 159:Core/Src/spi.c ****     /* Peripheral clock disable */
 160:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 161:Core/Src/spi.c **** 
 162:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 163:Core/Src/spi.c ****     PA5     ------> SPI1_SCK
 164:Core/Src/spi.c ****     PA7     ------> SPI1_MOSI
 165:Core/Src/spi.c ****     */
 166:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_7);
 167:Core/Src/spi.c **** 
 168:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 169:Core/Src/spi.c **** 
 170:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 171:Core/Src/spi.c ****   }
 172:Core/Src/spi.c ****   else if(spiHandle->Instance==SPI2)
 403              		.loc 1 172 8 is_stmt 1 view .LVU125
 404              		.loc 1 172 10 is_stmt 0 view .LVU126
 405 000a 0E4A     		ldr	r2, .L27+4
 406 000c 9342     		cmp	r3, r2
 407 000e 0BD0     		beq	.L26
 408              	.LVL14:
 409              	.L21:
 173:Core/Src/spi.c ****   {
 174:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
 175:Core/Src/spi.c **** 
 176:Core/Src/spi.c ****   /* USER CODE END SPI2_MspDeInit 0 */
ARM GAS  /tmp/ccZnNfpu.s 			page 12


 177:Core/Src/spi.c ****     /* Peripheral clock disable */
 178:Core/Src/spi.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 179:Core/Src/spi.c **** 
 180:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 181:Core/Src/spi.c ****     PB13     ------> SPI2_SCK
 182:Core/Src/spi.c ****     PB14     ------> SPI2_MISO
 183:Core/Src/spi.c ****     PB15     ------> SPI2_MOSI
 184:Core/Src/spi.c ****     */
 185:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15);
 186:Core/Src/spi.c **** 
 187:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 188:Core/Src/spi.c **** 
 189:Core/Src/spi.c ****   /* USER CODE END SPI2_MspDeInit 1 */
 190:Core/Src/spi.c ****   }
 191:Core/Src/spi.c **** }
 410              		.loc 1 191 1 view .LVU127
 411 0010 08BD     		pop	{r3, pc}
 412              	.LVL15:
 413              	.L25:
 160:Core/Src/spi.c **** 
 414              		.loc 1 160 5 is_stmt 1 view .LVU128
 415 0012 02F56042 		add	r2, r2, #57344
 416 0016 9369     		ldr	r3, [r2, #24]
 417 0018 23F48053 		bic	r3, r3, #4096
 418 001c 9361     		str	r3, [r2, #24]
 166:Core/Src/spi.c **** 
 419              		.loc 1 166 5 view .LVU129
 420 001e A021     		movs	r1, #160
 421 0020 0948     		ldr	r0, .L27+8
 422              	.LVL16:
 166:Core/Src/spi.c **** 
 423              		.loc 1 166 5 is_stmt 0 view .LVU130
 424 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 425              	.LVL17:
 426 0026 F3E7     		b	.L21
 427              	.LVL18:
 428              	.L26:
 178:Core/Src/spi.c **** 
 429              		.loc 1 178 5 is_stmt 1 view .LVU131
 430 0028 02F5EC32 		add	r2, r2, #120832
 431 002c D369     		ldr	r3, [r2, #28]
 432 002e 23F48043 		bic	r3, r3, #16384
 433 0032 D361     		str	r3, [r2, #28]
 185:Core/Src/spi.c **** 
 434              		.loc 1 185 5 view .LVU132
 435 0034 4FF46041 		mov	r1, #57344
 436 0038 0448     		ldr	r0, .L27+12
 437              	.LVL19:
 185:Core/Src/spi.c **** 
 438              		.loc 1 185 5 is_stmt 0 view .LVU133
 439 003a FFF7FEFF 		bl	HAL_GPIO_DeInit
 440              	.LVL20:
 441              		.loc 1 191 1 view .LVU134
 442 003e E7E7     		b	.L21
 443              	.L28:
 444              		.align	2
 445              	.L27:
ARM GAS  /tmp/ccZnNfpu.s 			page 13


 446 0040 00300140 		.word	1073819648
 447 0044 00380040 		.word	1073756160
 448 0048 00080140 		.word	1073809408
 449 004c 000C0140 		.word	1073810432
 450              		.cfi_endproc
 451              	.LFE68:
 453              		.global	hspi2
 454              		.global	hspi1
 455              		.section	.bss.hspi1,"aw",%nobits
 456              		.align	2
 457              		.set	.LANCHOR0,. + 0
 460              	hspi1:
 461 0000 00000000 		.space	88
 461      00000000 
 461      00000000 
 461      00000000 
 461      00000000 
 462              		.section	.bss.hspi2,"aw",%nobits
 463              		.align	2
 464              		.set	.LANCHOR1,. + 0
 467              	hspi2:
 468 0000 00000000 		.space	88
 468      00000000 
 468      00000000 
 468      00000000 
 468      00000000 
 469              		.text
 470              	.Letext0:
 471              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 472              		.file 3 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 473              		.file 4 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 474              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 475              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 476              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_spi.h"
 477              		.file 8 "Core/Inc/spi.h"
 478              		.file 9 "Core/Inc/main.h"
ARM GAS  /tmp/ccZnNfpu.s 			page 14


DEFINED SYMBOLS
                            *ABS*:0000000000000000 spi.c
     /tmp/ccZnNfpu.s:16     .text.MX_SPI1_Init:0000000000000000 $t
     /tmp/ccZnNfpu.s:24     .text.MX_SPI1_Init:0000000000000000 MX_SPI1_Init
     /tmp/ccZnNfpu.s:97     .text.MX_SPI1_Init:000000000000003c $d
     /tmp/ccZnNfpu.s:103    .text.MX_SPI2_Init:0000000000000000 $t
     /tmp/ccZnNfpu.s:110    .text.MX_SPI2_Init:0000000000000000 MX_SPI2_Init
     /tmp/ccZnNfpu.s:181    .text.MX_SPI2_Init:0000000000000038 $d
     /tmp/ccZnNfpu.s:187    .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/ccZnNfpu.s:194    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/ccZnNfpu.s:367    .text.HAL_SPI_MspInit:00000000000000b0 $d
     /tmp/ccZnNfpu.s:376    .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/ccZnNfpu.s:383    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/ccZnNfpu.s:446    .text.HAL_SPI_MspDeInit:0000000000000040 $d
     /tmp/ccZnNfpu.s:467    .bss.hspi2:0000000000000000 hspi2
     /tmp/ccZnNfpu.s:460    .bss.hspi1:0000000000000000 hspi1
     /tmp/ccZnNfpu.s:456    .bss.hspi1:0000000000000000 $d
     /tmp/ccZnNfpu.s:463    .bss.hspi2:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_SPI_Init
Error_Handler
HAL_GPIO_Init
HAL_GPIO_DeInit
