#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon May 15 10:41:52 2017
# Process ID: 4628
# Current directory: C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 263.250 ; gain = 53.313
Command: synth_design -top design_1_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9744 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 345.023 ; gain = 135.086
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:85]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 16 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:998' bound to instance 'U0' of component 'axi_gpio' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:164]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:1091]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 16 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:1028]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:1029]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (1#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (1#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (1#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (1#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (2#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (3#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (4#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:173]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 16 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-226] default block is never used [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:579]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 16 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (5#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (6#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (7#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:1091]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_0' (8#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_1_0' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v:70]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_1_0_clk_wiz' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v:68]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (9#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (10#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (11#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_1_0_clk_wiz' (12#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v:68]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_1_0' (13#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v:70]
INFO: [Synth 8-638] synthesizing module 'design_1_mdm_1_0' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/synth/design_1_mdm_1_0.vhd:94]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM' declared at 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:11671' bound to instance 'U0' of component 'MDM' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/synth/design_1_mdm_1_0.vhd:1681]
INFO: [Synth 8-638] synthesizing module 'MDM' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:13311]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* buffer_type = "none" *) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:14777]
	Parameter C_TARGET bound to: 1'b0 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'MB_BSCANE2' declared at 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:253' bound to instance 'BSCAN_I' of component 'MB_BSCANE2' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:14844]
INFO: [Synth 8-638] synthesizing module 'MB_BSCANE2' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:277]
	Parameter C_TARGET bound to: 1'b0 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-113] binding component instance 'BSCANE2_I' to cell 'BSCANE2' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:287]
INFO: [Synth 8-256] done synthesizing module 'MB_BSCANE2' (14#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:277]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_BUFG' declared at 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:315' bound to instance 'BUFG_DRCK' of component 'MB_BUFG' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:14963]
INFO: [Synth 8-638] synthesizing module 'MB_BUFG' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:328]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'BUFG' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:338]
INFO: [Synth 8-256] done synthesizing module 'MB_BUFG' (15#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:328]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM_Core' declared at 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:5293' bound to instance 'MDM_Core_I1' of component 'MDM_Core' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:15031]
INFO: [Synth 8-638] synthesizing module 'MDM_Core' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:6525]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:433' bound to instance 'TX_Buffer_Empty_FDRE' of component 'MB_FDRE' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:7346]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_8_MB_FDRE' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:450]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDRE' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:479]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_8_MB_FDRE' (16#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:450]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'JTAG_CONTROL' declared at 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:2835' bound to instance 'JTAG_CONTROL_I' of component 'JTAG_CONTROL' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:9299]
INFO: [Synth 8-638] synthesizing module 'JTAG_CONTROL' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:3101]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDC_1' declared at 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:614' bound to instance 'FDC_I' of component 'MB_FDC_1' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:3401]
INFO: [Synth 8-638] synthesizing module 'MB_FDC_1' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:630]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDC_1' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:651]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'MB_FDC_1' (17#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:630]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE_1' declared at 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:673' bound to instance 'SYNC_FDRE' of component 'MB_FDRE_1' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:3493]
INFO: [Synth 8-638] synthesizing module 'MB_FDRE_1' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:690]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MB_FDRE_1' (18#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:690]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0000000101100111 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_1' of component 'MB_SRL16E' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:3527]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_8_MB_SRL16E' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0000000101100111 
	Parameter INIT bound to: 16'b0000000101100111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_8_MB_SRL16E' (19#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0100001010100111 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_2' of component 'MB_SRL16E' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:3543]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized0' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0100001010100111 
	Parameter INIT bound to: 16'b0100001010100111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized0' (19#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0100010001000011 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_ID_1' of component 'MB_SRL16E' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:3610]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized1' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized1' (19#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0101100001001101 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_ID_2' of component 'MB_SRL16E' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:3626]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized2' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized2' (19#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:3764]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:4000]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:4001]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:4014]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:4015]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRSE' declared at 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:815' bound to instance 'Ext_BRK_FDRSE' of component 'MB_FDRSE' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:4026]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_8_MB_FDRSE' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:841]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_8_MB_FDRSE' (20#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:841]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'SRL_FIFO' declared at 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:1749' bound to instance 'RX_FIFO_I' of component 'SRL_FIFO' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_8_SRL_FIFO' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:1768]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:926' bound to instance 'MUXCY_L_I' of component 'MB_MUXCY_XORCY' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:1894]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_8_MB_MUXCY_XORCY' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:942]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_8_MB_MUXCY_XORCY' (21#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:942]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:433' bound to instance 'FDRE_I' of component 'MB_FDRE' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:1918]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:926' bound to instance 'MUXCY_L_I' of component 'MB_MUXCY_XORCY' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:1894]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:433' bound to instance 'FDRE_I' of component 'MB_FDRE' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:1918]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:926' bound to instance 'MUXCY_L_I' of component 'MB_MUXCY_XORCY' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:1894]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:433' bound to instance 'FDRE_I' of component 'MB_FDRE' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:1918]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_XORCY' declared at 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:1022' bound to instance 'XORCY_I' of component 'MB_XORCY' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:1908]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_8_MB_XORCY' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:1036]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_8_MB_XORCY' (22#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:1036]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:433' bound to instance 'FDRE_I' of component 'MB_FDRE' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:1918]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:1935]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized3' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized3' (22#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:1935]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized4' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized4' (22#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:1935]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized5' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized5' (22#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:1935]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized6' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized6' (22#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:1935]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized7' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized7' (22#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:1935]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized8' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized8' (22#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:1935]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized9' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized9' (22#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:1935]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized10' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized10' (22#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_8_SRL_FIFO' (23#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:1768]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'SRL_FIFO' declared at 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:1749' bound to instance 'TX_FIFO_I' of component 'SRL_FIFO' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:4171]
INFO: [Synth 8-256] done synthesizing module 'JTAG_CONTROL' (24#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:3101]
INFO: [Synth 8-256] done synthesizing module 'MDM_Core' (25#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:6525]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000001111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 4 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (25#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (25#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (25#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (25#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (25#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (25#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'MDM' (26#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:13311]
INFO: [Synth 8-256] done synthesizing module 'design_1_mdm_1_0' (27#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/synth/design_1_mdm_1_0.vhd:94]
WARNING: [Synth 8-350] instance 'mdm_1' of module 'design_1_mdm_1_0' requires 30 connections, but only 29 given [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/hdl/design_1.v:144]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_0' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd:116]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: design_1_microblaze_0_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze' declared at 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/18bd/hdl/microblaze_v10_0_vh_rfs.vhd:155722' bound to instance 'U0' of component 'MicroBlaze' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd:792]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_0' (79#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd:116]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'design_1_microblaze_0_0' requires 52 connections, but only 51 given [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/hdl/design_1.v:176]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_periph_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/hdl/design_1.v:324]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_8RVYHO' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/hdl/design_1.v:786]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_8RVYHO' (80#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/hdl/design_1.v:786]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1UTB3Y5' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/hdl/design_1.v:918]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (81#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/hdl/design_1.v:918]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1RZP34U' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/hdl/design_1.v:1284]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1RZP34U' (82#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/hdl/design_1.v:1284]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_axi_crossbar' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 128'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000001010000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64'b0000000000000000000000000001000000000000000000000000000000001100 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_crossbar_sasd' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 128'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000001010000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 128'b00000000000000000000000000000000010000000000000011111111111111110000000000000000000000000000000001000001010000000000111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 2 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 2'b00 
	Parameter P_M_AXILITE_MASK bound to: 2'b00 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_decoder' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_TARGETS bound to: 2 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000001010000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000010000000000000011111111111111110000000000000000000000000000000001000001010000000000111111111111 
	Parameter C_TARGET_QUAL bound to: 3'b011 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (83#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (84#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (84#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_decoder' (85#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_decerr_slave' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_decerr_slave' (86#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_arbiter_sasd' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_arbiter_sasd' (87#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_splitter' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_splitter' (88#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_splitter__parameterized0' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_splitter__parameterized0' (88#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (89#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (89#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (89#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (89#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice' (90#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (90#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_crossbar_sasd' (91#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_axi_crossbar' (92#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (93#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:59]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_0' requires 40 connections, but only 38 given [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/hdl/design_1.v:745]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_periph_0' (94#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/hdl/design_1.v:324]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/hdl/design_1.v:1050]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/synth/design_1_dlmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2982' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/synth/design_1_dlmb_bram_if_cntlr_0.vhd:220]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2519' bound to instance 'lmb_mux_I' of component 'lmb_mux' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3322]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2106' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2653]
INFO: [Synth 8-638] synthesizing module 'pselect_mask' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'pselect_mask' (95#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (96#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (97#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
INFO: [Synth 8-256] done synthesizing module 'design_1_dlmb_bram_if_cntlr_0' (98#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/synth/design_1_dlmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_v10_0' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/synth/design_1_dlmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/162e/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/synth/design_1_dlmb_v10_0.vhd:160]
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/162e/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'FDS' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:4087' bound to instance 'POR_FF_I' of component 'FDS' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/162e/hdl/lmb_v10_v3_0_vh_rfs.vhd:169]
INFO: [Synth 8-638] synthesizing module 'FDS' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:4087]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'FDS' (99#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:4087]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (100#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/162e/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'design_1_dlmb_v10_0' (101#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/synth/design_1_dlmb_v10_0.vhd:89]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'design_1_dlmb_v10_0' requires 25 connections, but only 24 given [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/hdl/design_1.v:1196]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/synth/design_1_ilmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2982' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/synth/design_1_ilmb_bram_if_cntlr_0.vhd:220]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized1' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2519' bound to instance 'lmb_mux_I' of component 'lmb_mux' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3322]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized1' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2106' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2653]
INFO: [Synth 8-638] synthesizing module 'pselect_mask__parameterized1' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'pselect_mask__parameterized1' (101#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized1' (101#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized1' (101#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
INFO: [Synth 8-256] done synthesizing module 'design_1_ilmb_bram_if_cntlr_0' (102#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/synth/design_1_ilmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_0' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/synth/design_1_ilmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/162e/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/synth/design_1_ilmb_v10_0.vhd:160]
INFO: [Synth 8-256] done synthesizing module 'design_1_ilmb_v10_0' (103#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/synth/design_1_ilmb_v10_0.vhd:89]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'design_1_ilmb_v10_0' requires 25 connections, but only 24 given [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/hdl/design_1.v:1242]
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_0' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/synth/design_1_lmb_bram_0.vhd:78]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: design_1_lmb_bram_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 16 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     20.388 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_5' declared at 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/6273/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195251' bound to instance 'U0' of component 'blk_mem_gen_v8_3_5' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/synth/design_1_lmb_bram_0.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'design_1_lmb_bram_0' (114#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/synth/design_1_lmb_bram_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (115#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/hdl/design_1.v:1050]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_1_100M_0' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/synth/design_1_rst_clk_wiz_1_100M_0.vhd:71]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/synth/design_1_rst_clk_wiz_1_100M_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43312' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43312]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (116#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (116#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (116#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (117#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (118#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (119#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (120#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_clk_wiz_1_100M_0' (121#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/synth/design_1_rst_clk_wiz_1_100M_0.vhd:71]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_100M' of module 'design_1_rst_clk_wiz_1_100M_0' requires 10 connections, but only 9 given [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/hdl/design_1.v:312]
INFO: [Synth 8-256] done synthesizing module 'design_1' (122#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (123#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REG_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REGCE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[31]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[30]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[29]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[28]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[27]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[26]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[25]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[24]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[23]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[22]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[21]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[20]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[19]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[18]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[17]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[16]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[15]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[31]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[30]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[29]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[28]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[27]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[26]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[25]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[24]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[23]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[22]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[21]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[20]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[19]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[18]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[17]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[16]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[15]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port MEM_REG_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port MEM_REGCE
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:30 ; elapsed = 00:01:42 . Memory (MB): peak = 678.578 ; gain = 468.641
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:31 ; elapsed = 00:01:44 . Memory (MB): peak = 678.578 ; gain = 468.641
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 746 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
Finished Parsing XDC File [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:149]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:149]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:150]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:150]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:152]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:152]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:155]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:155]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:156]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:156]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:163]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:163]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:164]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:164]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:166]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:166]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:167]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:167]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:169]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:169]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:170]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:170]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:172]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:172]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:173]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:173]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[4]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:175]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:175]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[4]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:176]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:176]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[5]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:178]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:178]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[5]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:179]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:179]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[6]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[6]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:182]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:182]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[7]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:184]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:184]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[7]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:185]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:185]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:194]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:194]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:195]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:195]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:197]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:197]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:198]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:198]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:200]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:200]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:201]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:201]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:203]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:203]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:204]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:204]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:206]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:206]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:207]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:207]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 626 instances were transformed.
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 330 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 1 instances
  FDS => FDSE: 3 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 96 instances
  MULT_AND => LUT2: 1 instances
  MUXCY_L => MUXCY: 144 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 16 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 808.367 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:48 ; elapsed = 00:02:06 . Memory (MB): peak = 808.367 ; gain = 598.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:48 ; elapsed = 00:02:06 . Memory (MB): peak = 808.367 ; gain = 598.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0/U0. (constraint file  C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.runs/synth_1/dont_touch.xdc, line 46).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10/U0. (constraint file  C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.runs/synth_1/dont_touch.xdc, line 53).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10/U0. (constraint file  C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.runs/synth_1/dont_touch.xdc, line 58).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_1/U0. (constraint file  C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.runs/synth_1/dont_touch.xdc, line 69).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_1/inst. (constraint file  C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.runs/synth_1/dont_touch.xdc, line 76).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_1_100M/U0. (constraint file  C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.runs/synth_1/dont_touch.xdc, line 84).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_0/U0. (constraint file  C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.runs/synth_1/dont_touch.xdc, line 92).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:48 ; elapsed = 00:02:07 . Memory (MB): peak = 808.367 ; gain = 598.430
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mb_data_overrun" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_Write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_Read" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "EX_Pattern_Cmp_Sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ex_gpr_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ex_move_to_MSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex_move_to_FSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "which_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "which_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dbg_hit" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3572]
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:57 ; elapsed = 00:02:16 . Memory (MB): peak = 808.367 ; gain = 598.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 11    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	             4096 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               36 Bit    Registers := 2     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 32    
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 9     
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 33    
	                1 Bit    Registers := 347   
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 18    
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 12    
	   2 Input     15 Bit        Muxes := 10    
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 12    
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   7 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 21    
	   4 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 239   
	   4 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module GPIO_Core 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_gpio 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mdm_v3_2_8_SRL_FIFO 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module JTAG_CONTROL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	  12 Input      1 Bit        Muxes := 1     
Module MDM_Core 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module mb_sync_bit 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module PC_Module_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module PreFetch_Buffer_gti 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module jump_logic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module Decode_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 134   
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 53    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
Module Operand_Select_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 3     
Module ALU_Bit__parameterized31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Shift_Logic_Module_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module Byte_Doublet_Handle_gti 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
Module Data_Flow_Logic 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module msr_reg_gti 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module exception_registers_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	               13 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Data_Flow_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module DAXI_interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module mb_sync_bit__parameterized59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mb_sync_bit__parameterized61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mb_sync_bit__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Debug 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 68    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 52    
	   5 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module MicroBlaze_GTi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module MicroBlaze_Core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MicroBlaze 
Detailed RTL Component Info : 
+---Registers : 
	             4096 Bit    Registers := 1     
Module axi_crossbar_v2_1_12_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_crossbar_v2_1_12_decerr_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_12_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_crossbar_v2_1_12_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_12_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_register_slice_v2_1_11_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_12_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lmb_bram_if_cntlr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module lmb_bram_if_cntlr__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module proc_sys_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "mb_data_overrun" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_Write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_Read" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:1417]
INFO: [Synth 8-5546] ROM "MDM_Core_I1/JTAG_CONTROL_I/fifo_Write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MDM_Core_I1/JTAG_CONTROL_I/fifo_Read" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_gpio_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_gpio_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[7]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[1]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[0]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mdm_1/U0/\MDM_Core_I1/Use_BSCAN.Config_Reg_reg[31] )
WARNING: [Synth 8-3332] Sequential element (MDM_Core_I1/Use_BSCAN.Config_Reg_reg[31]) is unused and will be removed from module MDM.
WARNING: [Synth 8-3332] Sequential element (Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[1]) is unused and will be removed from module MDM.
WARNING: [Synth 8-3332] Sequential element (Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[0]) is unused and will be removed from module MDM.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_watchpoint_brk_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/of_set_MSR_IE_hold_reg )
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[9]' (FDRE) to 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_set_MSR_IE_instr_reg' (FDRE) to 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Instr_Excep_combo_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_bs_instr_reg' (FDRE) to 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_bt_hit_hold_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_bt_hit_hold_reg )
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[8]' (FDRE) to 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_Byte_Access_reg' (FDRE) to 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_byte_access_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_Doublet_Access_reg' (FDRE) to 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_doublet_access_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stack_violation_occurence/Single_Synchronize.use_async_reset.sync_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_MSR_set_decode_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_failed_reg )
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[10]' (FDRE) to 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.watchpoint_brk_hold_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_pause_reg' (FDR) to 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/of_pause_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_lsb_1_sel_reg[1]' (FDRE) to 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_msb_doublet_sel_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[21]' (FDCE) to 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Sel_SPR_EA_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Instr_Excep_combo_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Interrupt_Brk_combo_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4095] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4094] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4093] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4092] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4091] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4090] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4089] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4088] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4087] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4086] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4085] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4084] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4083] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4082] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4081] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4080] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4079] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4078] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4077] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4076] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4075] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4074] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4073] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4072] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4071] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4070] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4069] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4068] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4067] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4066] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4065] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4064] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4063] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4062] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4061] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4060] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4059] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4058] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4057] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4056] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4055] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4054] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4053] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4052] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4051] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4050] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4049] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4048] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4047] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4046] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4045] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4044] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4043] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4042] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4041] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4040] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4039] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4038] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4037] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4036] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4035] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4034] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4033] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4032] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4031] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4030] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4029] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4028] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4027] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4026] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4013] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[3228]' (FDR) to 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[663]' (FDR) to 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[497]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[662]' (FDR) to 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[496]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[661]' (FDR) to 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[495]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[660]' (FDR) to 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[494]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[659]' (FDR) to 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[493]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[658]' (FDR) to 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[492]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[657]' (FDR) to 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[491]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[656]' (FDR) to 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[490]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[655]' (FDR) to 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[489]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[654]' (FDR) to 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[488]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[653]' (FDR) to 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[487]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[652]' (FDR) to 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[486]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[651]' (FDR) to 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[485]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[650]' (FDR) to 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[484]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[649]' (FDR) to 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[483]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[648]' (FDR) to 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[482]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[647]' (FDR) to 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[481]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[646]' (FDR) to 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[480]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[645]' (FDR) to 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[479]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[644]' (FDR) to 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[478]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[643]' (FDR) to 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[477]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[642]' (FDR) to 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[476]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[641]' (FDR) to 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[475]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[640]' (FDR) to 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[474]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[639]' (FDR) to 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[473]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[638]' (FDR) to 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[472]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[637]' (FDR) to 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[471]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[636]' (FDR) to 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[470]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[635]' (FDR) to 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[469]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[634]' (FDR) to 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[468]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[633]' (FDR) to 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[467]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[632]' (FDR) to 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[466]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sample_synced_1_reg[9]' (FDR) to 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_disable_interrupt_i_reg'
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Interrupt_Brk_combo_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[27]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[29]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Sel_SPR_EA_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Logic_Op_reg[0]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Logic_Op_reg[1]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Sign_Extend_Sel_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Pattern_Cmp_Sel_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Logic_Sel_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/of_set_MSR_IE_hold_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/of_set_MSR_EE_hold_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_set_MSR_EE_instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_move_to_FSR_instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_MSR_set_decode_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'design_1_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec_reg[1]' (FD) to 'design_1_i/rst_clk_wiz_1_100M/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/rst_clk_wiz_1_100M/U0/SEQ/bsr_dec_reg[1]' (FD) to 'design_1_i/rst_clk_wiz_1_100M/U0/SEQ/core_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[722]' (FDR) to 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[717]' (FDR) to 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[713]' (FDR) to 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[712]' (FDR) to 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[708]' (FDR) to 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[705]' (FDR) to 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[630]' (FDR) to 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[628]' (FDR) to 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[551]' (FDR) to 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[547]' (FDR) to 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[546]' (FDR) to 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[542]' (FDR) to 'design_1_i/microblaze_0/U0/LOCKSTEP_Out_reg[539]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:11 ; elapsed = 00:02:31 . Memory (MB): peak = 808.367 ; gain = 598.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0/U0/Reset' to pin 'design_1_i/rst_clk_wiz_1_100M/U0/mb_reset_reg/Q'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:23 ; elapsed = 00:02:43 . Memory (MB): peak = 808.367 ; gain = 598.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:43 ; elapsed = 00:03:04 . Memory (MB): peak = 843.465 ; gain = 633.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_reg[15]' (FDRE) to 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_reg[14]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_reg[14]' (FDRE) to 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_reg[7]' (FDRE) to 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_reg[6]' (FDRE) to 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_reg[9]' (FDRE) to 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_reg[8]' (FDRE) to 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_reg[11]' (FDRE) to 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_reg[10]' (FDRE) to 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_reg[13]' (FDRE) to 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_reg[12]' (FDRE) to 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_reg[3]' (FDRE) to 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_reg[2]' (FDRE) to 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_reg[5]' (FDRE) to 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_reg[4]' (FDRE) to 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[15].sync_bit/Single_Synchronize.use_async_reset.sync_reg' (FDC) to 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[1].sync_bit/Single_Synchronize.use_async_reset.sync_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[14].sync_bit/Single_Synchronize.use_async_reset.sync_reg' (FDC) to 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[1].sync_bit/Single_Synchronize.use_async_reset.sync_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[7].sync_bit/Single_Synchronize.use_async_reset.sync_reg' (FDC) to 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[1].sync_bit/Single_Synchronize.use_async_reset.sync_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[6].sync_bit/Single_Synchronize.use_async_reset.sync_reg' (FDC) to 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[1].sync_bit/Single_Synchronize.use_async_reset.sync_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[9].sync_bit/Single_Synchronize.use_async_reset.sync_reg' (FDC) to 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[1].sync_bit/Single_Synchronize.use_async_reset.sync_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[8].sync_bit/Single_Synchronize.use_async_reset.sync_reg' (FDC) to 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[1].sync_bit/Single_Synchronize.use_async_reset.sync_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[11].sync_bit/Single_Synchronize.use_async_reset.sync_reg' (FDC) to 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[1].sync_bit/Single_Synchronize.use_async_reset.sync_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[10].sync_bit/Single_Synchronize.use_async_reset.sync_reg' (FDC) to 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[1].sync_bit/Single_Synchronize.use_async_reset.sync_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[13].sync_bit/Single_Synchronize.use_async_reset.sync_reg' (FDC) to 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[1].sync_bit/Single_Synchronize.use_async_reset.sync_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[12].sync_bit/Single_Synchronize.use_async_reset.sync_reg' (FDC) to 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[1].sync_bit/Single_Synchronize.use_async_reset.sync_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[3].sync_bit/Single_Synchronize.use_async_reset.sync_reg' (FDC) to 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[1].sync_bit/Single_Synchronize.use_async_reset.sync_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[2].sync_bit/Single_Synchronize.use_async_reset.sync_reg' (FDC) to 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[1].sync_bit/Single_Synchronize.use_async_reset.sync_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[5].sync_bit/Single_Synchronize.use_async_reset.sync_reg' (FDC) to 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[1].sync_bit/Single_Synchronize.use_async_reset.sync_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[4].sync_bit/Single_Synchronize.use_async_reset.sync_reg' (FDC) to 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[1].sync_bit/Single_Synchronize.use_async_reset.sync_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[15]' (FDCE) to 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[14]' (FDCE) to 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[7]' (FDCE) to 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[6]' (FDCE) to 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[9]' (FDCE) to 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[8]' (FDCE) to 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[11]' (FDCE) to 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[10]' (FDCE) to 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[13]' (FDCE) to 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[12]' (FDCE) to 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[3]' (FDCE) to 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[2]' (FDCE) to 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[5]' (FDCE) to 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[4]' (FDCE) to 'design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:47 ; elapsed = 00:03:07 . Memory (MB): peak = 843.465 ; gain = 633.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:47 ; elapsed = 00:03:08 . Memory (MB): peak = 843.465 ; gain = 633.527
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:48 ; elapsed = 00:03:08 . Memory (MB): peak = 843.465 ; gain = 633.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:48 ; elapsed = 00:03:09 . Memory (MB): peak = 843.465 ; gain = 633.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:48 ; elapsed = 00:03:09 . Memory (MB): peak = 843.465 ; gain = 633.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:49 ; elapsed = 00:03:09 . Memory (MB): peak = 843.465 ; gain = 633.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:49 ; elapsed = 00:03:09 . Memory (MB): peak = 843.465 ; gain = 633.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|MDM         | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM         | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10] | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM         | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]  | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name         | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | PC_Buffer_reg[3] | 4      | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__1     | ibuffer_reg[3]   | 4      | 43         | 43     | 0       | 0      | 0      | 0      | 
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |AND2B1L    |     1|
|2     |BSCANE2    |     1|
|3     |BUFG       |     4|
|4     |LUT1       |    32|
|5     |LUT2       |   125|
|6     |LUT3       |   326|
|7     |LUT4       |   210|
|8     |LUT5       |   217|
|9     |LUT6       |   540|
|10    |LUT6_2     |    80|
|11    |MMCME2_ADV |     1|
|12    |MULT_AND   |     1|
|13    |MUXCY_L    |   142|
|14    |MUXF7      |   116|
|15    |RAM32M     |    16|
|16    |RAMB36E1   |    16|
|17    |SRL16      |     1|
|18    |SRL16E     |   112|
|19    |SRLC16E    |     8|
|20    |XORCY      |   102|
|21    |FDCE       |   262|
|22    |FDC_1      |     1|
|23    |FDE        |    32|
|24    |FDPE       |     7|
|25    |FDR        |   223|
|26    |FDRE       |  1568|
|27    |FDRE_1     |     1|
|28    |FDS        |     3|
|29    |FDSE       |    74|
|30    |IBUF       |    18|
|31    |OBUF       |    16|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------------------------------+-----------------------------------------------+------+
|      |Instance                                                                             |Module                                         |Cells |
+------+-------------------------------------------------------------------------------------+-----------------------------------------------+------+
|1     |top                                                                                  |                                               |  4256|
|2     |  design_1_i                                                                         |design_1                                       |  4223|
|3     |    axi_gpio_0                                                                       |design_1_axi_gpio_0_0                          |   389|
|4     |      U0                                                                             |axi_gpio                                       |   389|
|5     |        AXI_LITE_IPIF_I                                                              |axi_lite_ipif                                  |   110|
|6     |          I_SLAVE_ATTACHMENT                                                         |slave_attachment                               |   110|
|7     |            I_DECODER                                                                |address_decoder                                |    57|
|8     |        gpio_core_1                                                                  |GPIO_Core                                      |   261|
|9     |          \Dual.INPUT_DOUBLE_REGS4                                                   |cdc_sync                                       |    64|
|10    |          \Dual.INPUT_DOUBLE_REGS5                                                   |cdc_sync_536                                   |    64|
|11    |    clk_wiz_1                                                                        |design_1_clk_wiz_1_0                           |     4|
|12    |      inst                                                                           |design_1_clk_wiz_1_0_clk_wiz                   |     4|
|13    |    mdm_1                                                                            |design_1_mdm_1_0                               |   396|
|14    |      U0                                                                             |MDM                                            |   396|
|15    |        MDM_Core_I1                                                                  |MDM_Core                                       |   323|
|16    |          JTAG_CONTROL_I                                                             |JTAG_CONTROL                                   |   267|
|17    |            FDC_I                                                                    |MB_FDC_1                                       |    45|
|18    |            SYNC_FDRE                                                                |MB_FDRE_1                                      |     1|
|19    |            \Use_Config_SRL16E.SRL16E_1                                              |mdm_v3_2_8_MB_SRL16E                           |     1|
|20    |            \Use_Config_SRL16E.SRL16E_2                                              |mdm_v3_2_8_MB_SRL16E__parameterized0           |     1|
|21    |            \Use_ID_SRL16E.SRL16E_ID_1                                               |mdm_v3_2_8_MB_SRL16E__parameterized1           |     1|
|22    |            \Use_ID_SRL16E.SRL16E_ID_2                                               |mdm_v3_2_8_MB_SRL16E__parameterized2           |     4|
|23    |            \Use_UART.Ext_BRK_FDRSE                                                  |mdm_v3_2_8_MB_FDRSE                            |     2|
|24    |            \Use_UART.RX_FIFO_I                                                      |mdm_v3_2_8_SRL_FIFO                            |    30|
|25    |              \Addr_Counters[0].FDRE_I                                               |mdm_v3_2_8_MB_FDRE_520                         |     2|
|26    |              \Addr_Counters[0].Used_MuxCY.MUXCY_L_I                                 |mdm_v3_2_8_MB_MUXCY_XORCY_521                  |     2|
|27    |              \Addr_Counters[1].FDRE_I                                               |mdm_v3_2_8_MB_FDRE_522                         |     2|
|28    |              \Addr_Counters[1].Used_MuxCY.MUXCY_L_I                                 |mdm_v3_2_8_MB_MUXCY_XORCY_523                  |     2|
|29    |              \Addr_Counters[2].FDRE_I                                               |mdm_v3_2_8_MB_FDRE_524                         |     7|
|30    |              \Addr_Counters[2].Used_MuxCY.MUXCY_L_I                                 |mdm_v3_2_8_MB_MUXCY_XORCY_525                  |     2|
|31    |              \Addr_Counters[3].FDRE_I                                               |mdm_v3_2_8_MB_FDRE_526                         |     2|
|32    |              \Addr_Counters[3].No_MuxCY.XORCY_I                                     |mdm_v3_2_8_MB_XORCY_527                        |     1|
|33    |              \FIFO_RAM[0].D16.SRL16E_I                                              |mdm_v3_2_8_MB_SRL16E__parameterized3_528       |     1|
|34    |              \FIFO_RAM[1].D16.SRL16E_I                                              |mdm_v3_2_8_MB_SRL16E__parameterized4_529       |     1|
|35    |              \FIFO_RAM[2].D16.SRL16E_I                                              |mdm_v3_2_8_MB_SRL16E__parameterized5_530       |     1|
|36    |              \FIFO_RAM[3].D16.SRL16E_I                                              |mdm_v3_2_8_MB_SRL16E__parameterized6_531       |     1|
|37    |              \FIFO_RAM[4].D16.SRL16E_I                                              |mdm_v3_2_8_MB_SRL16E__parameterized7_532       |     1|
|38    |              \FIFO_RAM[5].D16.SRL16E_I                                              |mdm_v3_2_8_MB_SRL16E__parameterized8_533       |     1|
|39    |              \FIFO_RAM[6].D16.SRL16E_I                                              |mdm_v3_2_8_MB_SRL16E__parameterized9_534       |     1|
|40    |              \FIFO_RAM[7].D16.SRL16E_I                                              |mdm_v3_2_8_MB_SRL16E__parameterized10_535      |     1|
|41    |            \Use_UART.TX_FIFO_I                                                      |mdm_v3_2_8_SRL_FIFO_513                        |    36|
|42    |              \Addr_Counters[0].FDRE_I                                               |mdm_v3_2_8_MB_FDRE_514                         |     2|
|43    |              \Addr_Counters[0].Used_MuxCY.MUXCY_L_I                                 |mdm_v3_2_8_MB_MUXCY_XORCY                      |     2|
|44    |              \Addr_Counters[1].FDRE_I                                               |mdm_v3_2_8_MB_FDRE_515                         |     2|
|45    |              \Addr_Counters[1].Used_MuxCY.MUXCY_L_I                                 |mdm_v3_2_8_MB_MUXCY_XORCY_516                  |     2|
|46    |              \Addr_Counters[2].FDRE_I                                               |mdm_v3_2_8_MB_FDRE_517                         |     7|
|47    |              \Addr_Counters[2].Used_MuxCY.MUXCY_L_I                                 |mdm_v3_2_8_MB_MUXCY_XORCY_518                  |     2|
|48    |              \Addr_Counters[3].FDRE_I                                               |mdm_v3_2_8_MB_FDRE_519                         |     2|
|49    |              \Addr_Counters[3].No_MuxCY.XORCY_I                                     |mdm_v3_2_8_MB_XORCY                            |     1|
|50    |              \FIFO_RAM[0].D16.SRL16E_I                                              |mdm_v3_2_8_MB_SRL16E__parameterized3           |     2|
|51    |              \FIFO_RAM[1].D16.SRL16E_I                                              |mdm_v3_2_8_MB_SRL16E__parameterized4           |     2|
|52    |              \FIFO_RAM[2].D16.SRL16E_I                                              |mdm_v3_2_8_MB_SRL16E__parameterized5           |     2|
|53    |              \FIFO_RAM[3].D16.SRL16E_I                                              |mdm_v3_2_8_MB_SRL16E__parameterized6           |     2|
|54    |              \FIFO_RAM[4].D16.SRL16E_I                                              |mdm_v3_2_8_MB_SRL16E__parameterized7           |     1|
|55    |              \FIFO_RAM[5].D16.SRL16E_I                                              |mdm_v3_2_8_MB_SRL16E__parameterized8           |     1|
|56    |              \FIFO_RAM[6].D16.SRL16E_I                                              |mdm_v3_2_8_MB_SRL16E__parameterized9           |     1|
|57    |              \FIFO_RAM[7].D16.SRL16E_I                                              |mdm_v3_2_8_MB_SRL16E__parameterized10          |     2|
|58    |          \Use_Uart.TX_Buffer_Empty_FDRE                                             |mdm_v3_2_8_MB_FDRE                             |     1|
|59    |        \No_Dbg_Reg_Access.BUFG_DRCK                                                 |MB_BUFG                                        |     1|
|60    |        \Use_AXI_IPIF.AXI_LITE_IPIF_I                                                |axi_lite_ipif__parameterized0                  |    62|
|61    |          I_SLAVE_ATTACHMENT                                                         |slave_attachment__parameterized0               |    62|
|62    |            I_DECODER                                                                |address_decoder__parameterized0                |    34|
|63    |              \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I         |pselect_f                                      |     1|
|64    |              \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I         |pselect_f__parameterized4                      |     1|
|65    |        \Use_E2.BSCAN_I                                                              |MB_BSCANE2                                     |     9|
|66    |    microblaze_0                                                                     |design_1_microblaze_0_0                        |  3030|
|67    |      U0                                                                             |MicroBlaze                                     |  3030|
|68    |        MicroBlaze_Core_I                                                            |MicroBlaze_Core                                |  2665|
|69    |          \Performance.Core                                                          |MicroBlaze_GTi                                 |  2656|
|70    |            Data_Flow_I                                                              |Data_Flow_gti                                  |   786|
|71    |              ALU_I                                                                  |ALU                                            |   102|
|72    |                \Use_Carry_Decoding.CarryIn_MUXCY                                    |microblaze_v10_0_1_MB_MUXCY_419                |     1|
|73    |                \Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                   |ALU_Bit__parameterized31                       |     7|
|74    |                  \Last_Bit.I_ALU_LUT_2                                              |MB_LUT4                                        |     1|
|75    |                  \Last_Bit.I_ALU_LUT_V5                                             |microblaze_v10_0_1_MB_LUT6__parameterized15    |     1|
|76    |                  \Last_Bit.MULT_AND_I                                               |MB_MULT_AND                                    |     1|
|77    |                  \Last_Bit.MUXCY_XOR_I                                              |microblaze_v10_0_1_MB_MUXCY_XORCY_511          |     3|
|78    |                  \Last_Bit.Pre_MUXCY_I                                              |microblaze_v10_0_1_MB_MUXCY_512                |     1|
|79    |                \Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                  |ALU_Bit                                        |     3|
|80    |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_509                                  |     1|
|81    |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_510          |     2|
|82    |                \Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                  |ALU_Bit_420                                    |     3|
|83    |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_507                                  |     1|
|84    |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_508          |     2|
|85    |                \Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                  |ALU_Bit_421                                    |     3|
|86    |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_505                                  |     1|
|87    |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_506          |     2|
|88    |                \Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                  |ALU_Bit_422                                    |     3|
|89    |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_503                                  |     1|
|90    |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_504          |     2|
|91    |                \Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                  |ALU_Bit_423                                    |     3|
|92    |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_501                                  |     1|
|93    |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_502          |     2|
|94    |                \Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                  |ALU_Bit_424                                    |     3|
|95    |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_499                                  |     1|
|96    |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_500          |     2|
|97    |                \Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                  |ALU_Bit_425                                    |     3|
|98    |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_497                                  |     1|
|99    |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_498          |     2|
|100   |                \Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                  |ALU_Bit_426                                    |     3|
|101   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_495                                  |     1|
|102   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_496          |     2|
|103   |                \Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                  |ALU_Bit_427                                    |     3|
|104   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_493                                  |     1|
|105   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_494          |     2|
|106   |                \Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                  |ALU_Bit_428                                    |     3|
|107   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_491                                  |     1|
|108   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_492          |     2|
|109   |                \Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                   |ALU_Bit_429                                    |     3|
|110   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_489                                  |     1|
|111   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_490          |     2|
|112   |                \Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                  |ALU_Bit_430                                    |     3|
|113   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_487                                  |     1|
|114   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_488          |     2|
|115   |                \Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                  |ALU_Bit_431                                    |     3|
|116   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_485                                  |     1|
|117   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_486          |     2|
|118   |                \Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                  |ALU_Bit_432                                    |     3|
|119   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_483                                  |     1|
|120   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_484          |     2|
|121   |                \Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                  |ALU_Bit_433                                    |     3|
|122   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_481                                  |     1|
|123   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_482          |     2|
|124   |                \Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                  |ALU_Bit_434                                    |     3|
|125   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_479                                  |     1|
|126   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_480          |     2|
|127   |                \Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                  |ALU_Bit_435                                    |     3|
|128   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_477                                  |     1|
|129   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_478          |     2|
|130   |                \Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                  |ALU_Bit_436                                    |     3|
|131   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_475                                  |     1|
|132   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_476          |     2|
|133   |                \Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                  |ALU_Bit_437                                    |     3|
|134   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_473                                  |     1|
|135   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_474          |     2|
|136   |                \Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                  |ALU_Bit_438                                    |     3|
|137   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_471                                  |     1|
|138   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_472          |     2|
|139   |                \Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                  |ALU_Bit_439                                    |     3|
|140   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_469                                  |     1|
|141   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_470          |     2|
|142   |                \Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                   |ALU_Bit_440                                    |     3|
|143   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_467                                  |     1|
|144   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_468          |     2|
|145   |                \Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                  |ALU_Bit_441                                    |     3|
|146   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_465                                  |     1|
|147   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_466          |     2|
|148   |                \Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                  |ALU_Bit_442                                    |     3|
|149   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_463                                  |     1|
|150   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_464          |     2|
|151   |                \Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                   |ALU_Bit_443                                    |     3|
|152   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_461                                  |     1|
|153   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_462          |     2|
|154   |                \Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                   |ALU_Bit_444                                    |     3|
|155   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_459                                  |     1|
|156   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_460          |     2|
|157   |                \Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                   |ALU_Bit_445                                    |     3|
|158   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_457                                  |     1|
|159   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_458          |     2|
|160   |                \Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                   |ALU_Bit_446                                    |     3|
|161   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_455                                  |     1|
|162   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_456          |     2|
|163   |                \Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                   |ALU_Bit_447                                    |     3|
|164   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_453                                  |     1|
|165   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_454          |     2|
|166   |                \Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                   |ALU_Bit_448                                    |     3|
|167   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_451                                  |     1|
|168   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_452          |     2|
|169   |                \Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                   |ALU_Bit_449                                    |     3|
|170   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2                                      |     1|
|171   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_1_MB_MUXCY_XORCY_450          |     2|
|172   |              Byte_Doublet_Handle_gti_I                                              |Byte_Doublet_Handle_gti                        |    46|
|173   |              Data_Flow_Logic_I                                                      |Data_Flow_Logic                                |   120|
|174   |                \Gen_Bits[0].MEM_EX_Result_Inst                                      |microblaze_v10_0_1_MB_FDRE_387                 |     1|
|175   |                \Gen_Bits[10].MEM_EX_Result_Inst                                     |microblaze_v10_0_1_MB_FDRE_388                 |     3|
|176   |                \Gen_Bits[11].MEM_EX_Result_Inst                                     |microblaze_v10_0_1_MB_FDRE_389                 |     3|
|177   |                \Gen_Bits[12].MEM_EX_Result_Inst                                     |microblaze_v10_0_1_MB_FDRE_390                 |     3|
|178   |                \Gen_Bits[13].MEM_EX_Result_Inst                                     |microblaze_v10_0_1_MB_FDRE_391                 |     3|
|179   |                \Gen_Bits[14].MEM_EX_Result_Inst                                     |microblaze_v10_0_1_MB_FDRE_392                 |     3|
|180   |                \Gen_Bits[15].MEM_EX_Result_Inst                                     |microblaze_v10_0_1_MB_FDRE_393                 |     3|
|181   |                \Gen_Bits[16].MEM_EX_Result_Inst                                     |microblaze_v10_0_1_MB_FDRE_394                 |     3|
|182   |                \Gen_Bits[17].MEM_EX_Result_Inst                                     |microblaze_v10_0_1_MB_FDRE_395                 |     3|
|183   |                \Gen_Bits[18].MEM_EX_Result_Inst                                     |microblaze_v10_0_1_MB_FDRE_396                 |     3|
|184   |                \Gen_Bits[19].MEM_EX_Result_Inst                                     |microblaze_v10_0_1_MB_FDRE_397                 |     3|
|185   |                \Gen_Bits[1].MEM_EX_Result_Inst                                      |microblaze_v10_0_1_MB_FDRE_398                 |     3|
|186   |                \Gen_Bits[20].MEM_EX_Result_Inst                                     |microblaze_v10_0_1_MB_FDRE_399                 |     3|
|187   |                \Gen_Bits[21].MEM_EX_Result_Inst                                     |microblaze_v10_0_1_MB_FDRE_400                 |     3|
|188   |                \Gen_Bits[22].MEM_EX_Result_Inst                                     |microblaze_v10_0_1_MB_FDRE_401                 |     3|
|189   |                \Gen_Bits[23].MEM_EX_Result_Inst                                     |microblaze_v10_0_1_MB_FDRE_402                 |     3|
|190   |                \Gen_Bits[24].MEM_EX_Result_Inst                                     |microblaze_v10_0_1_MB_FDRE_403                 |     3|
|191   |                \Gen_Bits[25].MEM_EX_Result_Inst                                     |microblaze_v10_0_1_MB_FDRE_404                 |     3|
|192   |                \Gen_Bits[26].MEM_EX_Result_Inst                                     |microblaze_v10_0_1_MB_FDRE_405                 |     3|
|193   |                \Gen_Bits[27].MEM_EX_Result_Inst                                     |microblaze_v10_0_1_MB_FDRE_406                 |     3|
|194   |                \Gen_Bits[28].MEM_EX_Result_Inst                                     |microblaze_v10_0_1_MB_FDRE_407                 |     1|
|195   |                \Gen_Bits[29].MEM_EX_Result_Inst                                     |microblaze_v10_0_1_MB_FDRE_408                 |     1|
|196   |                \Gen_Bits[2].MEM_EX_Result_Inst                                      |microblaze_v10_0_1_MB_FDRE_409                 |     3|
|197   |                \Gen_Bits[30].MEM_EX_Result_Inst                                     |microblaze_v10_0_1_MB_FDRE_410                 |     1|
|198   |                \Gen_Bits[31].MEM_EX_Result_Inst                                     |microblaze_v10_0_1_MB_FDRE_411                 |     3|
|199   |                \Gen_Bits[3].MEM_EX_Result_Inst                                      |microblaze_v10_0_1_MB_FDRE_412                 |     3|
|200   |                \Gen_Bits[4].MEM_EX_Result_Inst                                      |microblaze_v10_0_1_MB_FDRE_413                 |     3|
|201   |                \Gen_Bits[5].MEM_EX_Result_Inst                                      |microblaze_v10_0_1_MB_FDRE_414                 |     3|
|202   |                \Gen_Bits[6].MEM_EX_Result_Inst                                      |microblaze_v10_0_1_MB_FDRE_415                 |     3|
|203   |                \Gen_Bits[7].MEM_EX_Result_Inst                                      |microblaze_v10_0_1_MB_FDRE_416                 |     3|
|204   |                \Gen_Bits[8].MEM_EX_Result_Inst                                      |microblaze_v10_0_1_MB_FDRE_417                 |     3|
|205   |                \Gen_Bits[9].MEM_EX_Result_Inst                                      |microblaze_v10_0_1_MB_FDRE_418                 |     3|
|206   |              Operand_Select_I                                                       |Operand_Select_gti                             |   302|
|207   |                \Gen_Bit[0].MUXF7_I1                                                 |microblaze_v10_0_1_MB_MUXF7_355                |     1|
|208   |                \Gen_Bit[10].MUXF7_I1                                                |microblaze_v10_0_1_MB_MUXF7_356                |     4|
|209   |                \Gen_Bit[11].MUXF7_I1                                                |microblaze_v10_0_1_MB_MUXF7_357                |     4|
|210   |                \Gen_Bit[12].MUXF7_I1                                                |microblaze_v10_0_1_MB_MUXF7_358                |     4|
|211   |                \Gen_Bit[13].MUXF7_I1                                                |microblaze_v10_0_1_MB_MUXF7_359                |     4|
|212   |                \Gen_Bit[14].MUXF7_I1                                                |microblaze_v10_0_1_MB_MUXF7_360                |     4|
|213   |                \Gen_Bit[15].MUXF7_I1                                                |microblaze_v10_0_1_MB_MUXF7_361                |     4|
|214   |                \Gen_Bit[16].MUXF7_I1                                                |microblaze_v10_0_1_MB_MUXF7_362                |     4|
|215   |                \Gen_Bit[17].MUXF7_I1                                                |microblaze_v10_0_1_MB_MUXF7_363                |     4|
|216   |                \Gen_Bit[18].MUXF7_I1                                                |microblaze_v10_0_1_MB_MUXF7_364                |     4|
|217   |                \Gen_Bit[19].MUXF7_I1                                                |microblaze_v10_0_1_MB_MUXF7_365                |     4|
|218   |                \Gen_Bit[1].MUXF7_I1                                                 |microblaze_v10_0_1_MB_MUXF7_366                |     4|
|219   |                \Gen_Bit[20].MUXF7_I1                                                |microblaze_v10_0_1_MB_MUXF7_367                |     4|
|220   |                \Gen_Bit[21].MUXF7_I1                                                |microblaze_v10_0_1_MB_MUXF7_368                |     4|
|221   |                \Gen_Bit[22].MUXF7_I1                                                |microblaze_v10_0_1_MB_MUXF7_369                |     4|
|222   |                \Gen_Bit[23].MUXF7_I1                                                |microblaze_v10_0_1_MB_MUXF7_370                |     4|
|223   |                \Gen_Bit[24].MUXF7_I1                                                |microblaze_v10_0_1_MB_MUXF7_371                |     2|
|224   |                \Gen_Bit[25].MUXF7_I1                                                |microblaze_v10_0_1_MB_MUXF7_372                |     2|
|225   |                \Gen_Bit[26].MUXF7_I1                                                |microblaze_v10_0_1_MB_MUXF7_373                |     2|
|226   |                \Gen_Bit[27].MUXF7_I1                                                |microblaze_v10_0_1_MB_MUXF7_374                |     2|
|227   |                \Gen_Bit[28].MUXF7_I1                                                |microblaze_v10_0_1_MB_MUXF7_375                |     2|
|228   |                \Gen_Bit[29].MUXF7_I1                                                |microblaze_v10_0_1_MB_MUXF7_376                |     2|
|229   |                \Gen_Bit[2].MUXF7_I1                                                 |microblaze_v10_0_1_MB_MUXF7_377                |     4|
|230   |                \Gen_Bit[30].MUXF7_I1                                                |microblaze_v10_0_1_MB_MUXF7_378                |     2|
|231   |                \Gen_Bit[31].MUXF7_I1                                                |microblaze_v10_0_1_MB_MUXF7_379                |     2|
|232   |                \Gen_Bit[3].MUXF7_I1                                                 |microblaze_v10_0_1_MB_MUXF7_380                |     4|
|233   |                \Gen_Bit[4].MUXF7_I1                                                 |microblaze_v10_0_1_MB_MUXF7_381                |     4|
|234   |                \Gen_Bit[5].MUXF7_I1                                                 |microblaze_v10_0_1_MB_MUXF7_382                |     4|
|235   |                \Gen_Bit[6].MUXF7_I1                                                 |microblaze_v10_0_1_MB_MUXF7_383                |     4|
|236   |                \Gen_Bit[7].MUXF7_I1                                                 |microblaze_v10_0_1_MB_MUXF7_384                |     4|
|237   |                \Gen_Bit[8].MUXF7_I1                                                 |microblaze_v10_0_1_MB_MUXF7_385                |     4|
|238   |                \Gen_Bit[9].MUXF7_I1                                                 |microblaze_v10_0_1_MB_MUXF7_386                |     4|
|239   |              Register_File_I                                                        |Register_File_gti                              |    22|
|240   |                \Using_LUT6.All_RAM32M[0].ram32m_i                                   |MB_RAM32M                                      |     1|
|241   |                \Using_LUT6.All_RAM32M[10].ram32m_i                                  |MB_RAM32M_340                                  |     1|
|242   |                \Using_LUT6.All_RAM32M[11].ram32m_i                                  |MB_RAM32M_341                                  |     1|
|243   |                \Using_LUT6.All_RAM32M[12].ram32m_i                                  |MB_RAM32M_342                                  |     1|
|244   |                \Using_LUT6.All_RAM32M[13].ram32m_i                                  |MB_RAM32M_343                                  |     1|
|245   |                \Using_LUT6.All_RAM32M[14].ram32m_i                                  |MB_RAM32M_344                                  |     5|
|246   |                \Using_LUT6.All_RAM32M[15].ram32m_i                                  |MB_RAM32M_345                                  |     3|
|247   |                \Using_LUT6.All_RAM32M[1].ram32m_i                                   |MB_RAM32M_346                                  |     1|
|248   |                \Using_LUT6.All_RAM32M[2].ram32m_i                                   |MB_RAM32M_347                                  |     1|
|249   |                \Using_LUT6.All_RAM32M[3].ram32m_i                                   |MB_RAM32M_348                                  |     1|
|250   |                \Using_LUT6.All_RAM32M[4].ram32m_i                                   |MB_RAM32M_349                                  |     1|
|251   |                \Using_LUT6.All_RAM32M[5].ram32m_i                                   |MB_RAM32M_350                                  |     1|
|252   |                \Using_LUT6.All_RAM32M[6].ram32m_i                                   |MB_RAM32M_351                                  |     1|
|253   |                \Using_LUT6.All_RAM32M[7].ram32m_i                                   |MB_RAM32M_352                                  |     1|
|254   |                \Using_LUT6.All_RAM32M[8].ram32m_i                                   |MB_RAM32M_353                                  |     1|
|255   |                \Using_LUT6.All_RAM32M[9].ram32m_i                                   |MB_RAM32M_354                                  |     1|
|256   |              Shift_Logic_Module_I                                                   |Shift_Logic_Module_gti                         |     0|
|257   |              \Using_DAXI_ALU_Carry.Direct_MUXCY_I                                   |microblaze_v10_0_1_MB_MUXCY_261                |     1|
|258   |              \Using_DAXI_ALU_Carry.Post_MUXCY_I                                     |microblaze_v10_0_1_MB_MUXCY_262                |     1|
|259   |              \Using_DAXI_ALU_Carry.direct_lut_INST                                  |MB_LUT6_2__parameterized1                      |     1|
|260   |              Zero_Detect_I                                                          |Zero_Detect_gti                                |    12|
|261   |                Part_Of_Zero_Carry_Start                                             |microblaze_v10_0_1_MB_MUXCY_333                |     1|
|262   |                \Zero_Detecting[0].I_Part_Of_Zero_Detect                             |microblaze_v10_0_1_MB_MUXCY_334                |     1|
|263   |                \Zero_Detecting[1].I_Part_Of_Zero_Detect                             |microblaze_v10_0_1_MB_MUXCY_335                |     1|
|264   |                \Zero_Detecting[2].I_Part_Of_Zero_Detect                             |microblaze_v10_0_1_MB_MUXCY_336                |     1|
|265   |                \Zero_Detecting[3].I_Part_Of_Zero_Detect                             |microblaze_v10_0_1_MB_MUXCY_337                |     1|
|266   |                \Zero_Detecting[4].I_Part_Of_Zero_Detect                             |microblaze_v10_0_1_MB_MUXCY_338                |     1|
|267   |                \Zero_Detecting[5].I_Part_Of_Zero_Detect                             |microblaze_v10_0_1_MB_MUXCY_339                |     1|
|268   |              exception_registers_I1                                                 |exception_registers_gti                        |   160|
|269   |                CarryIn_MUXCY                                                        |microblaze_v10_0_1_MB_MUXCY_269                |     1|
|270   |                \Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized97                     |     1|
|271   |                \Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                         |microblaze_v10_0_1_MB_MUXCY_XORCY_270          |     1|
|272   |                \Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                           |MB_FDE                                         |     1|
|273   |                \Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized77                     |     1|
|274   |                \Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                        |microblaze_v10_0_1_MB_MUXCY_XORCY_271          |     2|
|275   |                \Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                          |MB_FDE_272                                     |     1|
|276   |                \Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized75                     |     1|
|277   |                \Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                        |microblaze_v10_0_1_MB_MUXCY_XORCY_273          |     2|
|278   |                \Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                          |MB_FDE_274                                     |     1|
|279   |                \Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized73                     |     1|
|280   |                \Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                        |microblaze_v10_0_1_MB_MUXCY_XORCY_275          |     2|
|281   |                \Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                          |MB_FDE_276                                     |     1|
|282   |                \Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized71                     |     1|
|283   |                \Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                        |microblaze_v10_0_1_MB_MUXCY_XORCY_277          |     2|
|284   |                \Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                          |MB_FDE_278                                     |     1|
|285   |                \Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized69                     |     1|
|286   |                \Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                        |microblaze_v10_0_1_MB_MUXCY_XORCY_279          |     2|
|287   |                \Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                          |MB_FDE_280                                     |     1|
|288   |                \Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized67                     |     1|
|289   |                \Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                        |microblaze_v10_0_1_MB_MUXCY_XORCY_281          |     2|
|290   |                \Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                          |MB_FDE_282                                     |     1|
|291   |                \Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized65                     |     1|
|292   |                \Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                        |microblaze_v10_0_1_MB_MUXCY_XORCY_283          |     4|
|293   |                \Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                          |MB_FDE_284                                     |     1|
|294   |                \Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized63                     |     1|
|295   |                \Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                        |microblaze_v10_0_1_MB_MUXCY_XORCY_285          |     4|
|296   |                \Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                          |MB_FDE_286                                     |     1|
|297   |                \Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized61                     |     1|
|298   |                \Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                        |microblaze_v10_0_1_MB_MUXCY_XORCY_287          |     4|
|299   |                \Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                          |MB_FDE_288                                     |     1|
|300   |                \Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized59                     |     1|
|301   |                \Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                        |microblaze_v10_0_1_MB_MUXCY_XORCY_289          |     4|
|302   |                \Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                          |MB_FDE_290                                     |     1|
|303   |                \Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized95                     |     1|
|304   |                \Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                         |microblaze_v10_0_1_MB_MUXCY_XORCY_291          |     2|
|305   |                \Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                           |MB_FDE_292                                     |     1|
|306   |                \Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized57                     |     1|
|307   |                \Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                        |microblaze_v10_0_1_MB_MUXCY_XORCY_293          |     4|
|308   |                \Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                          |MB_FDE_294                                     |     1|
|309   |                \Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized55                     |     1|
|310   |                \Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                        |microblaze_v10_0_1_MB_MUXCY_XORCY_295          |     4|
|311   |                \Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                          |MB_FDE_296                                     |     1|
|312   |                \Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized53                     |     1|
|313   |                \Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                        |microblaze_v10_0_1_MB_MUXCY_XORCY_297          |     4|
|314   |                \Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                          |MB_FDE_298                                     |     1|
|315   |                \Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized51                     |     1|
|316   |                \Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                        |microblaze_v10_0_1_MB_MUXCY_XORCY_299          |     4|
|317   |                \Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                          |MB_FDE_300                                     |     1|
|318   |                \Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized49                     |     1|
|319   |                \Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                        |microblaze_v10_0_1_MB_MUXCY_XORCY_301          |     4|
|320   |                \Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                          |MB_FDE_302                                     |     1|
|321   |                \Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized47                     |     1|
|322   |                \Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                        |microblaze_v10_0_1_MB_MUXCY_XORCY_303          |     4|
|323   |                \Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                          |MB_FDE_304                                     |     1|
|324   |                \Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized45                     |     1|
|325   |                \Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                        |microblaze_v10_0_1_MB_MUXCY_XORCY_305          |     4|
|326   |                \Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                          |MB_FDE_306                                     |     1|
|327   |                \Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized43                     |     1|
|328   |                \Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                        |microblaze_v10_0_1_MB_MUXCY_XORCY_307          |     4|
|329   |                \Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                          |MB_FDE_308                                     |     1|
|330   |                \Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized41                     |     1|
|331   |                \Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                        |microblaze_v10_0_1_MB_MUXCY_XORCY_309          |     4|
|332   |                \Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                          |MB_FDE_310                                     |     1|
|333   |                \Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized39                     |     1|
|334   |                \Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                        |microblaze_v10_0_1_MB_MUXCY_XORCY_311          |     4|
|335   |                \Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                          |MB_FDE_312                                     |     1|
|336   |                \Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized93                     |     1|
|337   |                \Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                         |microblaze_v10_0_1_MB_MUXCY_XORCY_313          |     2|
|338   |                \Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                           |MB_FDE_314                                     |     1|
|339   |                \Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized37                     |     1|
|340   |                \Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                        |microblaze_v10_0_1_MB_MUXCY_XORCY_315          |     4|
|341   |                \Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                          |MB_FDE_316                                     |     1|
|342   |                \Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized35                     |     1|
|343   |                \Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                        |microblaze_v10_0_1_MB_MUXCY_XORCY_317          |     4|
|344   |                \Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                          |MB_FDE_318                                     |     1|
|345   |                \Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized91                     |     1|
|346   |                \Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                         |microblaze_v10_0_1_MB_MUXCY_XORCY_319          |     2|
|347   |                \Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                           |MB_FDE_320                                     |     1|
|348   |                \Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized89                     |     1|
|349   |                \Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                         |microblaze_v10_0_1_MB_MUXCY_XORCY_321          |     2|
|350   |                \Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                           |MB_FDE_322                                     |     1|
|351   |                \Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized87                     |     1|
|352   |                \Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                         |microblaze_v10_0_1_MB_MUXCY_XORCY_323          |     2|
|353   |                \Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                           |MB_FDE_324                                     |     1|
|354   |                \Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized85                     |     1|
|355   |                \Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                         |microblaze_v10_0_1_MB_MUXCY_XORCY_325          |     2|
|356   |                \Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                           |MB_FDE_326                                     |     1|
|357   |                \Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized83                     |     1|
|358   |                \Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                         |microblaze_v10_0_1_MB_MUXCY_XORCY_327          |     2|
|359   |                \Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                           |MB_FDE_328                                     |     1|
|360   |                \Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized81                     |     1|
|361   |                \Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                         |microblaze_v10_0_1_MB_MUXCY_XORCY_329          |     2|
|362   |                \Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                           |MB_FDE_330                                     |     1|
|363   |                \Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized79                     |     1|
|364   |                \Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                         |microblaze_v10_0_1_MB_MUXCY_XORCY_331          |     2|
|365   |                \Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                           |MB_FDE_332                                     |     1|
|366   |              msr_reg_i                                                              |msr_reg_gti                                    |    19|
|367   |                \MEM_MSR_Bits[28].Using_FDR.MSR_I                                    |MB_FDR_263                                     |     2|
|368   |                \MEM_MSR_Bits[29].Using_FDR.MSR_I                                    |MB_FDR_264                                     |     3|
|369   |                \MEM_MSR_Bits[30].Using_FDR.MSR_I                                    |MB_FDR_265                                     |     2|
|370   |                \OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                               |MB_FDR_266                                     |     2|
|371   |                \OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                               |MB_FDR_267                                     |     2|
|372   |                \OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                               |MB_FDR_268                                     |     2|
|373   |            Decode_I                                                                 |Decode_gti                                     |  1240|
|374   |              PC_Module_I                                                            |PC_Module_gti                                  |   348|
|375   |                \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                           |MB_FDR_168                                     |     3|
|376   |                \Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                            |microblaze_v10_0_1_MB_MUXF7_169                |     2|
|377   |                \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                          |MB_FDR_170                                     |     3|
|378   |                \Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                           |microblaze_v10_0_1_MB_MUXF7_171                |     2|
|379   |                \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                          |MB_FDR_172                                     |     3|
|380   |                \Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                           |microblaze_v10_0_1_MB_MUXF7_173                |     2|
|381   |                \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                          |MB_FDR_174                                     |     3|
|382   |                \Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                           |microblaze_v10_0_1_MB_MUXF7_175                |     2|
|383   |                \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                          |MB_FDR_176                                     |     3|
|384   |                \Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                           |microblaze_v10_0_1_MB_MUXF7_177                |     2|
|385   |                \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                          |MB_FDR_178                                     |     3|
|386   |                \Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                           |microblaze_v10_0_1_MB_MUXF7_179                |     2|
|387   |                \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                          |MB_FDR_180                                     |     3|
|388   |                \Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                           |microblaze_v10_0_1_MB_MUXF7_181                |     2|
|389   |                \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                          |MB_FDR_182                                     |     3|
|390   |                \Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                           |microblaze_v10_0_1_MB_MUXF7_183                |     2|
|391   |                \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                          |MB_FDR_184                                     |     3|
|392   |                \Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                           |microblaze_v10_0_1_MB_MUXF7_185                |     2|
|393   |                \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                          |MB_FDR_186                                     |     3|
|394   |                \Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                           |microblaze_v10_0_1_MB_MUXF7_187                |     2|
|395   |                \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                          |MB_FDR_188                                     |     3|
|396   |                \Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                           |microblaze_v10_0_1_MB_MUXF7_189                |     2|
|397   |                \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                           |MB_FDR_190                                     |     3|
|398   |                \Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                            |microblaze_v10_0_1_MB_MUXF7_191                |     2|
|399   |                \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                          |MB_FDR_192                                     |     3|
|400   |                \Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                           |microblaze_v10_0_1_MB_MUXF7_193                |     2|
|401   |                \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                          |MB_FDR_194                                     |     3|
|402   |                \Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                           |microblaze_v10_0_1_MB_MUXF7_195                |     2|
|403   |                \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                          |MB_FDR_196                                     |     3|
|404   |                \Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                           |microblaze_v10_0_1_MB_MUXF7_197                |     2|
|405   |                \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                          |MB_FDR_198                                     |     3|
|406   |                \Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                           |microblaze_v10_0_1_MB_MUXF7_199                |     2|
|407   |                \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                          |MB_FDR_200                                     |     3|
|408   |                \Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                           |microblaze_v10_0_1_MB_MUXF7_201                |     2|
|409   |                \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                          |MB_FDR_202                                     |     3|
|410   |                \Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                           |microblaze_v10_0_1_MB_MUXF7_203                |     2|
|411   |                \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                          |MB_FDR_204                                     |     3|
|412   |                \Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                           |microblaze_v10_0_1_MB_MUXF7_205                |     2|
|413   |                \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                          |MB_FDR_206                                     |     3|
|414   |                \Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                           |microblaze_v10_0_1_MB_MUXF7_207                |     2|
|415   |                \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                          |MB_FDR_208                                     |     3|
|416   |                \Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                           |microblaze_v10_0_1_MB_MUXF7_209                |     2|
|417   |                \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                          |MB_FDR_210                                     |     3|
|418   |                \Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                           |microblaze_v10_0_1_MB_MUXF7_211                |     2|
|419   |                \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                           |MB_FDR_212                                     |     3|
|420   |                \Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                            |microblaze_v10_0_1_MB_MUXF7_213                |     2|
|421   |                \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                          |MB_FDR_214                                     |     3|
|422   |                \Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                           |microblaze_v10_0_1_MB_MUXF7_215                |     2|
|423   |                \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                          |MB_FDR_216                                     |     3|
|424   |                \Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                           |microblaze_v10_0_1_MB_MUXF7_217                |     2|
|425   |                \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                           |MB_FDR_218                                     |     3|
|426   |                \Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                            |microblaze_v10_0_1_MB_MUXF7_219                |     2|
|427   |                \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                           |MB_FDR_220                                     |     3|
|428   |                \Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                            |microblaze_v10_0_1_MB_MUXF7_221                |     2|
|429   |                \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                           |MB_FDR_222                                     |     3|
|430   |                \Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                            |microblaze_v10_0_1_MB_MUXF7_223                |     2|
|431   |                \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                           |MB_FDR_224                                     |     3|
|432   |                \Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                            |microblaze_v10_0_1_MB_MUXF7_225                |     2|
|433   |                \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                           |MB_FDR_226                                     |     3|
|434   |                \Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                            |microblaze_v10_0_1_MB_MUXF7_227                |     2|
|435   |                \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                           |MB_FDR_228                                     |     3|
|436   |                \Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                            |microblaze_v10_0_1_MB_MUXF7_229                |     2|
|437   |                \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                           |MB_FDR_230                                     |     3|
|438   |                \Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                            |microblaze_v10_0_1_MB_MUXF7_231                |     2|
|439   |                \Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                   |microblaze_v10_0_1_MB_MUXCY_XORCY              |     1|
|440   |                \Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_232          |     2|
|441   |                \Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_233          |     2|
|442   |                \Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_234          |     2|
|443   |                \Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_235          |     2|
|444   |                \Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_236          |     2|
|445   |                \Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_237          |     2|
|446   |                \Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_238          |     2|
|447   |                \Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_239          |     2|
|448   |                \Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_240          |     2|
|449   |                \Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_241          |     2|
|450   |                \Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                   |microblaze_v10_0_1_MB_MUXCY_XORCY_242          |     2|
|451   |                \Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_243          |     2|
|452   |                \Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_244          |     2|
|453   |                \Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_245          |     2|
|454   |                \Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_246          |     2|
|455   |                \Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_247          |     2|
|456   |                \Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_248          |     2|
|457   |                \Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_249          |     2|
|458   |                \Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_250          |     2|
|459   |                \Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_251          |     2|
|460   |                \Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_252          |     2|
|461   |                \Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                   |microblaze_v10_0_1_MB_MUXCY_XORCY_253          |     2|
|462   |                \Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                   |microblaze_v10_0_1_MB_MUXCY_XORCY_254          |     2|
|463   |                \Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                   |microblaze_v10_0_1_MB_MUXCY_XORCY_255          |     2|
|464   |                \Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                   |microblaze_v10_0_1_MB_MUXCY_XORCY_256          |     2|
|465   |                \Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                   |microblaze_v10_0_1_MB_MUXCY_XORCY_257          |     2|
|466   |                \Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                   |microblaze_v10_0_1_MB_MUXCY_XORCY_258          |     2|
|467   |                \Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                   |microblaze_v10_0_1_MB_MUXCY_XORCY_259          |     2|
|468   |                \Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                   |microblaze_v10_0_1_MB_MUXCY_XORCY_260          |     2|
|469   |              PreFetch_Buffer_I1                                                     |PreFetch_Buffer_gti                            |   391|
|470   |                \Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                  |MB_FDR_74                                      |     4|
|471   |                \Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                              |microblaze_v10_0_1_MB_LUT6                     |     1|
|472   |                \Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                  |MB_FDR_75                                      |     4|
|473   |                \Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                              |microblaze_v10_0_1_MB_LUT6_76                  |     1|
|474   |                \Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                  |MB_FDR_77                                      |     1|
|475   |                \Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                              |microblaze_v10_0_1_MB_LUT6_78                  |     1|
|476   |                \Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                  |MB_FDR_79                                      |    43|
|477   |                \Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                              |microblaze_v10_0_1_MB_LUT6_80                  |     1|
|478   |                \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6     |microblaze_v10_0_1_MB_LUT6__parameterized0     |     1|
|479   |                \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                 |microblaze_v10_0_1_MB_MUXF7                    |     2|
|480   |                \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                           |MB_FDR_81                                      |     8|
|481   |                \Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                         |microblaze_v10_0_1_MB_MUXF7_82                 |     1|
|482   |                \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                          |MB_FDR_83                                      |     2|
|483   |                \Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_84                 |     1|
|484   |                \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                          |MB_FDR_85                                      |     3|
|485   |                \Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_86                 |     1|
|486   |                \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                          |MB_FDR_87                                      |     1|
|487   |                \Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_88                 |     1|
|488   |                \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                          |MB_FDR_89                                      |     2|
|489   |                \Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_90                 |     1|
|490   |                \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                          |MB_FDR_91                                      |     2|
|491   |                \Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_92                 |     1|
|492   |                \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                          |MB_FDR_93                                      |     1|
|493   |                \Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_94                 |     1|
|494   |                \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                          |MB_FDR_95                                      |    19|
|495   |                \Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_96                 |     1|
|496   |                \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                          |MB_FDR_97                                      |     5|
|497   |                \Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_98                 |     1|
|498   |                \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                          |MB_FDR_99                                      |     2|
|499   |                \Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_100                |     1|
|500   |                \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                          |MB_FDR_101                                     |     2|
|501   |                \Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_102                |     1|
|502   |                \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                           |MB_FDR_103                                     |    12|
|503   |                \Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                         |microblaze_v10_0_1_MB_MUXF7_104                |     1|
|504   |                \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                          |MB_FDR_105                                     |     2|
|505   |                \Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_106                |     1|
|506   |                \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                          |MB_FDR_107                                     |     5|
|507   |                \Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_108                |     1|
|508   |                \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                          |MB_FDR_109                                     |     3|
|509   |                \Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_110                |     1|
|510   |                \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                          |MB_FDR_111                                     |     3|
|511   |                \Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_112                |     1|
|512   |                \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                          |MB_FDR_113                                     |     2|
|513   |                \Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_114                |     1|
|514   |                \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                          |MB_FDR_115                                     |     2|
|515   |                \Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_116                |     1|
|516   |                \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                          |MB_FDR_117                                     |     2|
|517   |                \Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_118                |     1|
|518   |                \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                          |MB_FDR_119                                     |     3|
|519   |                \Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_120                |     1|
|520   |                \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                          |MB_FDR_121                                     |     3|
|521   |                \Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_122                |     1|
|522   |                \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                          |MB_FDR_123                                     |     2|
|523   |                \Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_124                |     1|
|524   |                \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                           |MB_FDR_125                                     |     4|
|525   |                \Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                         |microblaze_v10_0_1_MB_MUXF7_126                |     1|
|526   |                \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                          |MB_FDR_127                                     |     4|
|527   |                \Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_128                |     1|
|528   |                \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                          |MB_FDR_129                                     |     3|
|529   |                \Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_130                |     1|
|530   |                \Instruction_Prefetch_Mux[32].Gen_Instr_DFF                          |MB_FDR_131                                     |     2|
|531   |                \Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_132                |     1|
|532   |                \Instruction_Prefetch_Mux[33].Gen_Instr_DFF                          |MB_FDR_133                                     |     3|
|533   |                \Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_134                |     1|
|534   |                \Instruction_Prefetch_Mux[34].Gen_Instr_DFF                          |MB_FDR_135                                     |     2|
|535   |                \Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_136                |     1|
|536   |                \Instruction_Prefetch_Mux[35].Gen_Instr_DFF                          |MB_FDR_137                                     |     1|
|537   |                \Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_138                |     1|
|538   |                \Instruction_Prefetch_Mux[36].Gen_Instr_DFF                          |MB_FDR_139                                     |     2|
|539   |                \Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_140                |     1|
|540   |                \Instruction_Prefetch_Mux[37].Gen_Instr_DFF                          |MB_FDR_141                                     |     8|
|541   |                \Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_142                |     1|
|542   |                \Instruction_Prefetch_Mux[38].Gen_Instr_DFF                          |MB_FDR_143                                     |    29|
|543   |                \Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_144                |     1|
|544   |                \Instruction_Prefetch_Mux[39].Gen_Instr_DFF                          |MB_FDR_145                                     |     1|
|545   |                \Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_146                |     1|
|546   |                \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                           |MB_FDR_147                                     |     6|
|547   |                \Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                         |microblaze_v10_0_1_MB_MUXF7_148                |     1|
|548   |                \Instruction_Prefetch_Mux[40].Gen_Instr_DFF                          |MB_FDR_149                                     |     1|
|549   |                \Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_150                |     1|
|550   |                \Instruction_Prefetch_Mux[41].Gen_Instr_DFF                          |MB_FDR_151                                     |     1|
|551   |                \Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_152                |     1|
|552   |                \Instruction_Prefetch_Mux[42].Gen_Instr_DFF                          |MB_FDR_153                                     |     5|
|553   |                \Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                        |microblaze_v10_0_1_MB_MUXF7_154                |     1|
|554   |                \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                           |MB_FDR_155                                     |    15|
|555   |                \Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                         |microblaze_v10_0_1_MB_MUXF7_156                |     1|
|556   |                \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                           |MB_FDR_157                                     |     5|
|557   |                \Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                         |microblaze_v10_0_1_MB_MUXF7_158                |     1|
|558   |                \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                           |MB_FDR_159                                     |     5|
|559   |                \Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                         |microblaze_v10_0_1_MB_MUXF7_160                |     1|
|560   |                \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                           |MB_FDR_161                                     |     2|
|561   |                \Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                         |microblaze_v10_0_1_MB_MUXF7_162                |     1|
|562   |                \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                           |MB_FDR_163                                     |     7|
|563   |                \Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                         |microblaze_v10_0_1_MB_MUXF7_164                |     1|
|564   |                \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                           |MB_FDR_165                                     |     3|
|565   |                \Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                         |microblaze_v10_0_1_MB_MUXF7_166                |     1|
|566   |                Last_Sel_DFF                                                         |MB_FDS                                         |    44|
|567   |                Mux_Select_Empty_LUT6                                                |microblaze_v10_0_1_MB_LUT6__parameterized1     |     1|
|568   |                Mux_Select_OF_Valid_LUT6                                             |microblaze_v10_0_1_MB_LUT6__parameterized2     |     1|
|569   |                OF_Valid_DFF                                                         |MB_FDR_167                                     |     4|
|570   |              \Use_MuxCy[10].OF_Piperun_Stage                                        |microblaze_v10_0_1_carry_and                   |     1|
|571   |                MUXCY_I                                                              |microblaze_v10_0_1_MB_MUXCY_73                 |     1|
|572   |              \Use_MuxCy[11].OF_Piperun_Stage                                        |microblaze_v10_0_1_carry_and_28                |     7|
|573   |                MUXCY_I                                                              |microblaze_v10_0_1_MB_MUXCY_72                 |     7|
|574   |              \Use_MuxCy[1].OF_Piperun_Stage                                         |microblaze_v10_0_1_carry_and_29                |     1|
|575   |                MUXCY_I                                                              |microblaze_v10_0_1_MB_MUXCY_71                 |     1|
|576   |              \Use_MuxCy[2].OF_Piperun_Stage                                         |microblaze_v10_0_1_carry_and_30                |     2|
|577   |                MUXCY_I                                                              |microblaze_v10_0_1_MB_MUXCY_70                 |     2|
|578   |              \Use_MuxCy[3].OF_Piperun_Stage                                         |microblaze_v10_0_1_carry_and_31                |     4|
|579   |                MUXCY_I                                                              |microblaze_v10_0_1_MB_MUXCY_69                 |     4|
|580   |              \Use_MuxCy[4].OF_Piperun_Stage                                         |microblaze_v10_0_1_carry_and_32                |     1|
|581   |                MUXCY_I                                                              |microblaze_v10_0_1_MB_MUXCY_68                 |     1|
|582   |              \Use_MuxCy[5].OF_Piperun_Stage                                         |microblaze_v10_0_1_carry_and_33                |     1|
|583   |                MUXCY_I                                                              |microblaze_v10_0_1_MB_MUXCY_67                 |     1|
|584   |              \Use_MuxCy[6].OF_Piperun_Stage                                         |microblaze_v10_0_1_carry_and_34                |     1|
|585   |                MUXCY_I                                                              |microblaze_v10_0_1_MB_MUXCY_66                 |     1|
|586   |              \Use_MuxCy[7].OF_Piperun_Stage                                         |microblaze_v10_0_1_carry_and_35                |     1|
|587   |                MUXCY_I                                                              |microblaze_v10_0_1_MB_MUXCY_65                 |     1|
|588   |              \Use_MuxCy[8].OF_Piperun_Stage                                         |microblaze_v10_0_1_carry_and_36                |     1|
|589   |                MUXCY_I                                                              |microblaze_v10_0_1_MB_MUXCY_64                 |     1|
|590   |              \Use_MuxCy[9].OF_Piperun_Stage                                         |microblaze_v10_0_1_carry_and_37                |     1|
|591   |                MUXCY_I                                                              |microblaze_v10_0_1_MB_MUXCY_63                 |     1|
|592   |              \Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                            |microblaze_v10_0_1_MB_FDRE                     |     2|
|593   |              \Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                            |microblaze_v10_0_1_MB_FDRE_38                  |     2|
|594   |              \Using_FPGA_2.ex_byte_access_i_Inst                                    |microblaze_v10_0_1_MB_FDRE_39                  |     1|
|595   |              \Using_FPGA_2.ex_doublet_access_i_Inst                                 |microblaze_v10_0_1_MB_FDRE_40                  |     1|
|596   |              \Using_FPGA_2.ex_is_load_instr_Inst                                    |microblaze_v10_0_1_MB_FDRE_41                  |     5|
|597   |              \Using_FPGA_2.ex_is_lwx_instr_Inst                                     |microblaze_v10_0_1_MB_FDRE_42                  |     2|
|598   |              \Using_FPGA_2.ex_is_swx_instr_Inst                                     |microblaze_v10_0_1_MB_FDRE_43                  |     5|
|599   |              \Using_FPGA_2.ex_load_store_instr_Inst                                 |microblaze_v10_0_1_MB_FDRE_44                  |     6|
|600   |              \Using_FPGA_2.ex_reverse_mem_access_inst                               |microblaze_v10_0_1_MB_FDRE_45                  |     5|
|601   |              \Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                              |microblaze_v10_0_1_MB_FDRE_46                  |     3|
|602   |              \Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                               |MB_FDR                                         |     4|
|603   |              \Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                      |microblaze_v10_0_1_MB_LUT6__parameterized3     |     2|
|604   |              \Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                      |microblaze_v10_0_1_MB_LUT6__parameterized4     |     1|
|605   |              \Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                      |microblaze_v10_0_1_MB_LUT6__parameterized7     |     1|
|606   |              \Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                      |microblaze_v10_0_1_MB_LUT6__parameterized8     |     1|
|607   |              \Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                      |microblaze_v10_0_1_MB_LUT6__parameterized11    |     1|
|608   |              \Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                      |microblaze_v10_0_1_MB_LUT6__parameterized12    |     2|
|609   |              \Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                     |microblaze_v10_0_1_MB_LUT6__parameterized5     |     2|
|610   |              \Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                     |microblaze_v10_0_1_MB_LUT6__parameterized6     |     1|
|611   |              \Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                     |microblaze_v10_0_1_MB_LUT6__parameterized9     |     1|
|612   |              \Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                     |microblaze_v10_0_1_MB_LUT6__parameterized10    |     1|
|613   |              \Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                     |microblaze_v10_0_1_MB_LUT6__parameterized13    |     2|
|614   |              \Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                     |microblaze_v10_0_1_MB_LUT6__parameterized14    |     1|
|615   |              \Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                      |microblaze_v10_0_1_carry_and_47                |     1|
|616   |                MUXCY_I                                                              |microblaze_v10_0_1_MB_MUXCY_62                 |     1|
|617   |              if_pc_incr_carry_and_0                                                 |microblaze_v10_0_1_carry_and_48                |     2|
|618   |                MUXCY_I                                                              |microblaze_v10_0_1_MB_MUXCY_61                 |     2|
|619   |              if_pc_incr_carry_and_3                                                 |microblaze_v10_0_1_carry_and_49                |     1|
|620   |                MUXCY_I                                                              |microblaze_v10_0_1_MB_MUXCY_60                 |     1|
|621   |              jump_logic_I1                                                          |jump_logic                                     |    65|
|622   |                MUXCY_JUMP_CARRY                                                     |microblaze_v10_0_1_MB_MUXCY_54                 |     3|
|623   |                MUXCY_JUMP_CARRY2                                                    |microblaze_v10_0_1_MB_MUXCY_55                 |     3|
|624   |                MUXCY_JUMP_CARRY3                                                    |microblaze_v10_0_1_MB_MUXCY_56                 |     2|
|625   |                MUXCY_JUMP_CARRY4                                                    |microblaze_v10_0_1_MB_MUXCY_57                 |     2|
|626   |                MUXCY_JUMP_CARRY5                                                    |microblaze_v10_0_1_MB_MUXCY_58                 |     1|
|627   |                MUXCY_JUMP_CARRY6                                                    |microblaze_v10_0_1_MB_MUXCY_59                 |    45|
|628   |              mem_PipeRun_carry_and                                                  |microblaze_v10_0_1_carry_and_50                |     5|
|629   |                MUXCY_I                                                              |microblaze_v10_0_1_MB_MUXCY_53                 |     5|
|630   |              mem_wait_on_ready_N_carry_or                                           |microblaze_v10_0_1_carry_or_51                 |     2|
|631   |                MUXCY_I                                                              |microblaze_v10_0_1_MB_MUXCY_52                 |     2|
|632   |            \Use_DBUS.DAXI_Interface_I1                                              |DAXI_interface                                 |    98|
|633   |            \Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                |MB_AND2B1L                                     |     1|
|634   |            \Use_Debug_Logic.Master_Core.Debug_Perf                                  |Debug                                          |   407|
|635   |              \Serial_Dbg_Intf.SRL16E_1                                              |microblaze_v10_0_1_MB_SRL16E                   |     1|
|636   |              \Serial_Dbg_Intf.SRL16E_2                                              |microblaze_v10_0_1_MB_SRL16E__parameterized0   |     1|
|637   |              \Serial_Dbg_Intf.SRL16E_3                                              |microblaze_v10_0_1_MB_SRL16E__parameterized9   |     1|
|638   |              \Serial_Dbg_Intf.SRL16E_4                                              |microblaze_v10_0_1_MB_SRL16E__parameterized10  |     2|
|639   |              \Serial_Dbg_Intf.SRL16E_7                                              |microblaze_v10_0_1_MB_SRL16E__parameterized11  |     5|
|640   |              \Serial_Dbg_Intf.SRL16E_8                                              |microblaze_v10_0_1_MB_SRL16E__parameterized12  |     1|
|641   |              \Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                 |microblaze_v10_0_1_MB_SRL16E__parameterized1   |     1|
|642   |              \Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                 |microblaze_v10_0_1_MB_SRL16E__parameterized2   |     2|
|643   |              \Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I                 |microblaze_v10_0_1_MB_SRL16E__parameterized3   |     1|
|644   |              \Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                 |microblaze_v10_0_1_MB_SRL16E__parameterized4   |     1|
|645   |              \Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                 |microblaze_v10_0_1_MB_SRL16E__parameterized5   |     1|
|646   |              \Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                 |microblaze_v10_0_1_MB_SRL16E__parameterized6   |     2|
|647   |              \Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I                 |microblaze_v10_0_1_MB_SRL16E__parameterized7   |     1|
|648   |              \Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                 |microblaze_v10_0_1_MB_SRL16E__parameterized8   |     1|
|649   |              \Serial_Dbg_Intf.sync_dbg_brk_hit                                      |mb_sync_bit__parameterized37                   |     1|
|650   |              \Serial_Dbg_Intf.sync_dbg_hit                                          |mb_sync_vec                                    |     1|
|651   |                \sync_bits[0].sync_bit                                               |mb_sync_bit__parameterized3                    |     1|
|652   |              \Serial_Dbg_Intf.sync_dbg_wakeup                                       |mb_sync_bit__parameterized47                   |     3|
|653   |              \Serial_Dbg_Intf.sync_pause                                            |mb_sync_bit__parameterized45                   |     2|
|654   |              \Serial_Dbg_Intf.sync_running_clock                                    |mb_sync_bit__parameterized39                   |     1|
|655   |              \Serial_Dbg_Intf.sync_sample                                           |mb_sync_vec__parameterized1                    |    29|
|656   |                \sync_bits[0].sync_bit                                               |mb_sync_bit_18                                 |     3|
|657   |                \sync_bits[1].sync_bit                                               |mb_sync_bit_19                                 |     3|
|658   |                \sync_bits[2].sync_bit                                               |mb_sync_bit_20                                 |     3|
|659   |                \sync_bits[3].sync_bit                                               |mb_sync_bit_21                                 |     3|
|660   |                \sync_bits[4].sync_bit                                               |mb_sync_bit_22                                 |     3|
|661   |                \sync_bits[5].sync_bit                                               |mb_sync_bit_23                                 |     4|
|662   |                \sync_bits[6].sync_bit                                               |mb_sync_bit_24                                 |     3|
|663   |                \sync_bits[7].sync_bit                                               |mb_sync_bit_25                                 |     3|
|664   |                \sync_bits[8].sync_bit                                               |mb_sync_bit_26                                 |     2|
|665   |                \sync_bits[9].sync_bit                                               |mb_sync_bit_27                                 |     2|
|666   |              \Serial_Dbg_Intf.sync_sleep                                            |mb_sync_bit__parameterized43                   |     1|
|667   |              \Serial_Dbg_Intf.sync_stop_CPU                                         |mb_sync_bit__parameterized35                   |     1|
|668   |              \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I  |address_hit                                    |    23|
|669   |                \Compare[0].MUXCY_I                                                  |microblaze_v10_0_1_MB_MUXCY_2                  |     1|
|670   |                \Compare[0].SRLC16E_I                                                |MB_SRLC16E                                     |     3|
|671   |                \Compare[1].MUXCY_I                                                  |microblaze_v10_0_1_MB_MUXCY_3                  |     1|
|672   |                \Compare[1].SRLC16E_I                                                |MB_SRLC16E_4                                   |     1|
|673   |                \Compare[2].MUXCY_I                                                  |microblaze_v10_0_1_MB_MUXCY_5                  |     1|
|674   |                \Compare[2].SRLC16E_I                                                |MB_SRLC16E_6                                   |     1|
|675   |                \Compare[3].MUXCY_I                                                  |microblaze_v10_0_1_MB_MUXCY_7                  |     1|
|676   |                \Compare[3].SRLC16E_I                                                |MB_SRLC16E_8                                   |     1|
|677   |                \Compare[4].MUXCY_I                                                  |microblaze_v10_0_1_MB_MUXCY_9                  |     1|
|678   |                \Compare[4].SRLC16E_I                                                |MB_SRLC16E_10                                  |     1|
|679   |                \Compare[5].MUXCY_I                                                  |microblaze_v10_0_1_MB_MUXCY_11                 |     1|
|680   |                \Compare[5].SRLC16E_I                                                |MB_SRLC16E_12                                  |     1|
|681   |                \Compare[6].MUXCY_I                                                  |microblaze_v10_0_1_MB_MUXCY_13                 |     1|
|682   |                \Compare[6].SRLC16E_I                                                |MB_SRLC16E_14                                  |     1|
|683   |                \Compare[7].MUXCY_I                                                  |microblaze_v10_0_1_MB_MUXCY_15                 |     1|
|684   |                \Compare[7].SRLC16E_I                                                |MB_SRLC16E_16                                  |     1|
|685   |                \The_First_BreakPoints.MUXCY_Post                                    |microblaze_v10_0_1_MB_MUXCY_17                 |     5|
|686   |              sync_trig_ack_in_0                                                     |mb_sync_bit__parameterized59                   |     2|
|687   |              sync_trig_out_0                                                        |mb_sync_bit__parameterized61                   |     3|
|688   |            instr_mux_I                                                              |instr_mux                                      |    19|
|689   |              \Mux_LD.LD_inst                                                        |mux_bus                                        |    19|
|690   |                \Mux_Loop[0].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3                      |     4|
|691   |                \Mux_Loop[10].I_MUX_LUT6                                             |MB_LUT6_2__parameterized23                     |     1|
|692   |                \Mux_Loop[11].I_MUX_LUT6                                             |MB_LUT6_2__parameterized25                     |     1|
|693   |                \Mux_Loop[12].I_MUX_LUT6                                             |MB_LUT6_2__parameterized27                     |     1|
|694   |                \Mux_Loop[13].I_MUX_LUT6                                             |MB_LUT6_2__parameterized29                     |     1|
|695   |                \Mux_Loop[14].I_MUX_LUT6                                             |MB_LUT6_2__parameterized31                     |     1|
|696   |                \Mux_Loop[15].I_MUX_LUT6                                             |MB_LUT6_2__parameterized33                     |     1|
|697   |                \Mux_Loop[1].I_MUX_LUT6                                              |MB_LUT6_2__parameterized5                      |     1|
|698   |                \Mux_Loop[2].I_MUX_LUT6                                              |MB_LUT6_2__parameterized7                      |     1|
|699   |                \Mux_Loop[3].I_MUX_LUT6                                              |MB_LUT6_2__parameterized9                      |     1|
|700   |                \Mux_Loop[4].I_MUX_LUT6                                              |MB_LUT6_2__parameterized11                     |     1|
|701   |                \Mux_Loop[5].I_MUX_LUT6                                              |MB_LUT6_2__parameterized13                     |     1|
|702   |                \Mux_Loop[6].I_MUX_LUT6                                              |MB_LUT6_2__parameterized15                     |     1|
|703   |                \Mux_Loop[7].I_MUX_LUT6                                              |MB_LUT6_2__parameterized17                     |     1|
|704   |                \Mux_Loop[8].I_MUX_LUT6                                              |MB_LUT6_2__parameterized19                     |     1|
|705   |                \Mux_Loop[9].I_MUX_LUT6                                              |MB_LUT6_2__parameterized21                     |     1|
|706   |            mem_databus_ready_sel_carry_or                                           |microblaze_v10_0_1_carry_or                    |     1|
|707   |              MUXCY_I                                                                |microblaze_v10_0_1_MB_MUXCY                    |     1|
|708   |          Reset_DFF                                                                  |mb_sync_bit                                    |     2|
|709   |          \Using_Async_Wakeup_0.Wakeup_DFF                                           |mb_sync_bit_0                                  |     3|
|710   |          \Using_Async_Wakeup_1.Wakeup_DFF                                           |mb_sync_bit_1                                  |     2|
|711   |    microblaze_0_axi_periph                                                          |design_1_microblaze_0_axi_periph_0             |   305|
|712   |      xbar                                                                           |design_1_xbar_0                                |   305|
|713   |        inst                                                                         |axi_crossbar_v2_1_12_axi_crossbar              |   305|
|714   |          \gen_sasd.crossbar_sasd_0                                                  |axi_crossbar_v2_1_12_crossbar_sasd             |   305|
|715   |            addr_arbiter_inst                                                        |axi_crossbar_v2_1_12_addr_arbiter_sasd         |   118|
|716   |            \gen_decerr.decerr_slave_inst                                            |axi_crossbar_v2_1_12_decerr_slave              |    17|
|717   |            reg_slice_r                                                              |axi_register_slice_v2_1_11_axic_register_slice |   147|
|718   |            splitter_ar                                                              |axi_crossbar_v2_1_12_splitter__parameterized0  |     6|
|719   |            splitter_aw                                                              |axi_crossbar_v2_1_12_splitter                  |     9|
|720   |    rst_clk_wiz_1_100M                                                               |design_1_rst_clk_wiz_1_100M_0                  |    66|
|721   |      U0                                                                             |proc_sys_reset                                 |    66|
|722   |        EXT_LPF                                                                      |lpf                                            |    23|
|723   |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                                 |cdc_sync__parameterized1                       |     6|
|724   |          \ACTIVE_LOW_EXT.ACT_LO_EXT                                                 |cdc_sync__parameterized0                       |     6|
|725   |        SEQ                                                                          |sequence_psr                                   |    38|
|726   |          SEQ_COUNTER                                                                |upcnt_n                                        |    13|
|727   |    microblaze_0_local_memory                                                        |microblaze_0_local_memory_imp_1K0VQXK          |    33|
|728   |      dlmb_bram_if_cntlr                                                             |design_1_dlmb_bram_if_cntlr_0                  |     8|
|729   |        U0                                                                           |lmb_bram_if_cntlr                              |     8|
|730   |      dlmb_v10                                                                       |design_1_dlmb_v10_0                            |     1|
|731   |        U0                                                                           |lmb_v10__1                                     |     1|
|732   |      ilmb_bram_if_cntlr                                                             |design_1_ilmb_bram_if_cntlr_0                  |     7|
|733   |        U0                                                                           |lmb_bram_if_cntlr__parameterized1              |     7|
|734   |      ilmb_v10                                                                       |design_1_ilmb_v10_0                            |     1|
|735   |        U0                                                                           |lmb_v10                                        |     1|
|736   |      lmb_bram                                                                       |design_1_lmb_bram_0                            |    16|
|737   |        U0                                                                           |blk_mem_gen_v8_3_5                             |    16|
|738   |          inst_blk_mem_gen                                                           |blk_mem_gen_v8_3_5_synth                       |    16|
|739   |            \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                   |blk_mem_gen_top                                |    16|
|740   |              \valid.cstr                                                            |blk_mem_gen_generic_cstr                       |    16|
|741   |                \ramloop[0].ram.r                                                    |blk_mem_gen_prim_width                         |     1|
|742   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper                       |     1|
|743   |                \ramloop[10].ram.r                                                   |blk_mem_gen_prim_width__parameterized9         |     1|
|744   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized9       |     1|
|745   |                \ramloop[11].ram.r                                                   |blk_mem_gen_prim_width__parameterized10        |     1|
|746   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized10      |     1|
|747   |                \ramloop[12].ram.r                                                   |blk_mem_gen_prim_width__parameterized11        |     1|
|748   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized11      |     1|
|749   |                \ramloop[13].ram.r                                                   |blk_mem_gen_prim_width__parameterized12        |     1|
|750   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized12      |     1|
|751   |                \ramloop[14].ram.r                                                   |blk_mem_gen_prim_width__parameterized13        |     1|
|752   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized13      |     1|
|753   |                \ramloop[15].ram.r                                                   |blk_mem_gen_prim_width__parameterized14        |     1|
|754   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized14      |     1|
|755   |                \ramloop[1].ram.r                                                    |blk_mem_gen_prim_width__parameterized0         |     1|
|756   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized0       |     1|
|757   |                \ramloop[2].ram.r                                                    |blk_mem_gen_prim_width__parameterized1         |     1|
|758   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized1       |     1|
|759   |                \ramloop[3].ram.r                                                    |blk_mem_gen_prim_width__parameterized2         |     1|
|760   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized2       |     1|
|761   |                \ramloop[4].ram.r                                                    |blk_mem_gen_prim_width__parameterized3         |     1|
|762   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized3       |     1|
|763   |                \ramloop[5].ram.r                                                    |blk_mem_gen_prim_width__parameterized4         |     1|
|764   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized4       |     1|
|765   |                \ramloop[6].ram.r                                                    |blk_mem_gen_prim_width__parameterized5         |     1|
|766   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized5       |     1|
|767   |                \ramloop[7].ram.r                                                    |blk_mem_gen_prim_width__parameterized6         |     1|
|768   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized6       |     1|
|769   |                \ramloop[8].ram.r                                                    |blk_mem_gen_prim_width__parameterized7         |     1|
|770   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized7       |     1|
|771   |                \ramloop[9].ram.r                                                    |blk_mem_gen_prim_width__parameterized8         |     1|
|772   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized8       |     1|
+------+-------------------------------------------------------------------------------------+-----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:49 ; elapsed = 00:03:09 . Memory (MB): peak = 843.465 ; gain = 633.527
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16370 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:05 ; elapsed = 00:02:40 . Memory (MB): peak = 843.465 ; gain = 447.742
Synthesis Optimization Complete : Time (s): cpu = 00:02:49 ; elapsed = 00:03:09 . Memory (MB): peak = 843.465 ; gain = 633.527
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 637 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 399 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 40 instances
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 223 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDS => FDSE: 3 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  MULT_AND => LUT2: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  SRL16 => SRL16E: 1 instances
  SRLC16E => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
739 Infos, 149 Warnings, 40 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:47 ; elapsed = 00:03:03 . Memory (MB): peak = 843.465 ; gain = 580.215
INFO: [Common 17-1381] The checkpoint 'C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex_1_2/ex_1_2.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 843.465 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May 15 10:45:10 2017...
