/* Mk_TC38X.h - Description of Tricore (AURIX) variant TC38X
 *
 * Description of common properties of all Aurix TC38X derivatives.
 *
 * (c) Elektrobit Automotive GmbH
*/

#ifndef MK_TC38X_H
#define MK_TC38X_H

/* All SRC registers as defined by AutoCore OS */

/* Service request nodes (interrupt source registers) on the TC38XT
 * and TC38XQ.
 * They are based between F0038000 and F0039FFF.
*/

/* SRC registers according to AURIX TC38x Target Specification V2.5.1.
*/

#define MK_SRCBASE MK_U(0xf0038000)

#define MK_SRC_CPU0SB       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0000)))
#define MK_SRC_CPU1SB       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0004)))
#define MK_SRC_CPU2SB       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0008)))
#define MK_SRC_CPU3SB       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x000C)))
/* 0x10 to 0x1c are undocumented */
#define MK_SRC_BCUSPB       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0020)))
/* 0x24 to 0x2c are undocumented */
#define MK_SRC_XBAR0        ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0030)))
/* 0x34 to 0x3c are undocumented */
#define MK_SRC_CERBERUS0    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0040)))
#define MK_SRC_CERBERUS1    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0044)))
/* 0x48 to 0x4c are undocumented */
#define MK_SRC_ASCLIN0TX    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0050)))
#define MK_SRC_ASCLIN0RX    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0054)))
#define MK_SRC_ASCLIN0ERR   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0058)))
#define MK_SRC_ASCLIN1TX    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x005C)))
#define MK_SRC_ASCLIN1RX    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0060)))
#define MK_SRC_ASCLIN1ERR   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0064)))
#define MK_SRC_ASCLIN2TX    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0068)))
#define MK_SRC_ASCLIN2RX    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x006C)))
#define MK_SRC_ASCLIN2ERR   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0070)))
#define MK_SRC_ASCLIN3TX    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0074)))
#define MK_SRC_ASCLIN3RX    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0078)))
#define MK_SRC_ASCLIN3ERR   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x007C)))
#define MK_SRC_ASCLIN4TX    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0080)))
#define MK_SRC_ASCLIN4RX    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0084)))
#define MK_SRC_ASCLIN4ERR   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0088)))
#define MK_SRC_ASCLIN5TX    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x008C)))
#define MK_SRC_ASCLIN5RX    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0090)))
#define MK_SRC_ASCLIN5ERR   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0094)))
#define MK_SRC_ASCLIN6TX    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0098)))
#define MK_SRC_ASCLIN6RX    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x009C)))
#define MK_SRC_ASCLIN6ERR   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x00A0)))
#define MK_SRC_ASCLIN7TX    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x00A4)))
#define MK_SRC_ASCLIN7RX    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x00A8)))
#define MK_SRC_ASCLIN7ERR   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x00AC)))
#define MK_SRC_ASCLIN8TX    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x00B0)))
#define MK_SRC_ASCLIN8RX    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x00B4)))
#define MK_SRC_ASCLIN8ERR   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x00B8)))
#define MK_SRC_ASCLIN9TX    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x00BC)))
#define MK_SRC_ASCLIN9RX    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x00C0)))
#define MK_SRC_ASCLIN9ERR   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x00C4)))
#define MK_SRC_ASCLIN10TX   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x00C8)))
#define MK_SRC_ASCLIN10RX   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x00CC)))
#define MK_SRC_ASCLIN10ERR  ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x00D0)))
#define MK_SRC_ASCLIN11TX   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x00D4)))
#define MK_SRC_ASCLIN11RX   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x00D8)))
#define MK_SRC_ASCLIN11ERR  ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x00DC)))
/* 0xe0 to 0xe8 are undocumented */
#define MK_SRC_MTUDONE      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x00EC)))
#define MK_SRC_QSPI0TX      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x00F0)))
#define MK_SRC_QSPI0RX      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x00F4)))
#define MK_SRC_QSPI0ERR     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x00F8)))
#define MK_SRC_QSPI0PT      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x00FC)))
#define MK_SRC_QSPI0U       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0100)))
#define MK_SRC_QSPI1TX      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0104)))
#define MK_SRC_QSPI1RX      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0108)))
#define MK_SRC_QSPI1ERR     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x010C)))
#define MK_SRC_QSPI1PT      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0110)))
#define MK_SRC_QSPI1U       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0114)))
#define MK_SRC_QSPI2TX      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0118)))
#define MK_SRC_QSPI2RX      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x011C)))
#define MK_SRC_QSPI2ERR     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0120)))
#define MK_SRC_QSPI2PT      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0124)))
#define MK_SRC_QSPI2U       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0128)))
#define MK_SRC_QSPI3TX      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x012C)))
#define MK_SRC_QSPI3RX      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0130)))
#define MK_SRC_QSPI3ERR     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0134)))
#define MK_SRC_QSPI3PT      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0138)))
#define MK_SRC_QSPI3U       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x013C)))
#define MK_SRC_QSPI4TX      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0140)))
#define MK_SRC_QSPI4RX      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0144)))
#define MK_SRC_QSPI4ERR     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0148)))
#define MK_SRC_QSPI4PT      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x014C)))
#define MK_SRC_QSPI4U       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0150)))
/* 0x154 to 0x17c are undocumented */
#define MK_SRC_HSCT0        ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0180)))
/* 0x184 to 0x18c are undocumented */
#define MK_SRC_HSSL0COK0    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0190)))
#define MK_SRC_HSSL0RDI0    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0194)))
#define MK_SRC_HSSL0ERR0    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0198)))
#define MK_SRC_HSSL0TRG0    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x019C)))
#define MK_SRC_HSSL0COK1    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x01A0)))
#define MK_SRC_HSSL0RDI1    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x01A4)))
#define MK_SRC_HSSL0ERR1    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x01A8)))
#define MK_SRC_HSSL0TRG1    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x01AC)))
#define MK_SRC_HSSL0COK2    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x01B0)))
#define MK_SRC_HSSL0RDI2    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x01B4)))
#define MK_SRC_HSSL0ERR2    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x01B8)))
#define MK_SRC_HSSL0TRG2    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x01BC)))
#define MK_SRC_HSSL0COK3    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x01C0)))
#define MK_SRC_HSSL0RDI3    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x01C4)))
#define MK_SRC_HSSL0ERR3    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x01C8)))
#define MK_SRC_HSSL0TRG3    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x01CC)))
#define MK_SRC_HSSL0EXI     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x01D0)))
/* 0x01d4 to 0x21c are undocumented */
#define MK_SRC_I2C0DTR      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0220)))
#define MK_SRC_I2C0ERR      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0224)))
#define MK_SRC_I2C0P        ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0228)))
/* 0x022c is undocumented */
#define MK_SRC_I2C1DTR      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0230)))
#define MK_SRC_I2C1ERR      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0234)))
#define MK_SRC_I2C1P        ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0238)))
/* 0x023c is undocumented */
#define MK_SRC_SENT0        ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0240)))
#define MK_SRC_SENT1        ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0244)))
#define MK_SRC_SENT2        ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0248)))
#define MK_SRC_SENT3        ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x024C)))
#define MK_SRC_SENT4        ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0250)))
#define MK_SRC_SENT5        ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0254)))
#define MK_SRC_SENT6        ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0258)))
#define MK_SRC_SENT7        ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x025C)))
#define MK_SRC_SENT8        ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0260)))
#define MK_SRC_SENT9        ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0264)))
/* 0x0268 to 0x026c are undocumented */
#define MK_SRC_MSC0SR0      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0270)))
#define MK_SRC_MSC0SR1      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0274)))
#define MK_SRC_MSC0SR2      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0278)))
#define MK_SRC_MSC0SR3      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x027C)))
#define MK_SRC_MSC0SR4      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0280)))
#define MK_SRC_MSC1SR0      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0284)))
#define MK_SRC_MSC1SR1      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0288)))
#define MK_SRC_MSC1SR2      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x028C)))
#define MK_SRC_MSC1SR3      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0290)))
#define MK_SRC_MSC1SR4      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0294)))
#define MK_SRC_MSC2SR0      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0298)))
#define MK_SRC_MSC2SR1      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x029C)))
#define MK_SRC_MSC2SR2      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x02A0)))
#define MK_SRC_MSC2SR3      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x02A4)))
#define MK_SRC_MSC2SR4      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x02A8)))
/* 0x02ac to 0x02bc are undocumented */
#define MK_SRC_CCU60SR0     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x02C0)))
#define MK_SRC_CCU60SR1     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x02C4)))
#define MK_SRC_CCU60SR2     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x02C8)))
#define MK_SRC_CCU60SR3     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x02CC)))
#define MK_SRC_CCU61SR0     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x02D0)))
#define MK_SRC_CCU61SR1     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x02D4)))
#define MK_SRC_CCU61SR2     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x02D8)))
#define MK_SRC_CCU61SR3     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x02DC)))
#define MK_SRC_GPT120CIRQ   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x02E0)))
#define MK_SRC_GPT120T2     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x02E4)))
#define MK_SRC_GPT120T3     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x02E8)))
#define MK_SRC_GPT120T4     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x02EC)))
#define MK_SRC_GPT120T5     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x02F0)))
#define MK_SRC_GPT120T6     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x02F4)))
/* 0x02f8 to 0x02fc are undocumented */
#define MK_SRC_STM0SR0      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0300)))
#define MK_SRC_STM0SR1      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0304)))
#define MK_SRC_STM1SR0      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0308)))
#define MK_SRC_STM1SR1      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x030C)))
#define MK_SRC_STM2SR0      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0310)))
#define MK_SRC_STM2SR1      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0314)))
#define MK_SRC_STM3SR0      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0318)))
#define MK_SRC_STM3SR1      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x031C)))
/* 0x0320 to 0x032c are undocumented */
#define MK_SRC_FCE0         ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0330)))
/* 0x0334 to 0x033c are undocumented */
#define MK_SRC_DMAERR0      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0340)))
#define MK_SRC_DMAERR1      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0344)))
#define MK_SRC_DMAERR2      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0348)))
#define MK_SRC_DMAERR3      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x034C)))
/* 0x0350 to 0x036c are undocumented */
#define MK_SRC_DMACH0       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0370)))
#define MK_SRC_DMACH1       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0374)))
#define MK_SRC_DMACH2       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0378)))
#define MK_SRC_DMACH3       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x037C)))
#define MK_SRC_DMACH4       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0380)))
#define MK_SRC_DMACH5       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0384)))
#define MK_SRC_DMACH6       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0388)))
#define MK_SRC_DMACH7       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x038C)))
#define MK_SRC_DMACH8       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0390)))
#define MK_SRC_DMACH9       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0394)))
#define MK_SRC_DMACH10      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0398)))
#define MK_SRC_DMACH11      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x039C)))
#define MK_SRC_DMACH12      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x03A0)))
#define MK_SRC_DMACH13      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x03A4)))
#define MK_SRC_DMACH14      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x03A8)))
#define MK_SRC_DMACH15      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x03AC)))
#define MK_SRC_DMACH16      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x03B0)))
#define MK_SRC_DMACH17      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x03B4)))
#define MK_SRC_DMACH18      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x03B8)))
#define MK_SRC_DMACH19      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x03BC)))
#define MK_SRC_DMACH20      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x03C0)))
#define MK_SRC_DMACH21      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x03C4)))
#define MK_SRC_DMACH22      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x03C8)))
#define MK_SRC_DMACH23      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x03CC)))
#define MK_SRC_DMACH24      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x03D0)))
#define MK_SRC_DMACH25      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x03D4)))
#define MK_SRC_DMACH26      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x03D8)))
#define MK_SRC_DMACH27      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x03DC)))
#define MK_SRC_DMACH28      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x03E0)))
#define MK_SRC_DMACH29      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x03E4)))
#define MK_SRC_DMACH30      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x03E8)))
#define MK_SRC_DMACH31      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x03EC)))
#define MK_SRC_DMACH32      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x03F0)))
#define MK_SRC_DMACH33      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x03F4)))
#define MK_SRC_DMACH34      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x03F8)))
#define MK_SRC_DMACH35      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x03FC)))
#define MK_SRC_DMACH36      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0400)))
#define MK_SRC_DMACH37      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0404)))
#define MK_SRC_DMACH38      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0408)))
#define MK_SRC_DMACH39      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x040C)))
#define MK_SRC_DMACH40      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0410)))
#define MK_SRC_DMACH41      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0414)))
#define MK_SRC_DMACH42      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0418)))
#define MK_SRC_DMACH43      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x041C)))
#define MK_SRC_DMACH44      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0420)))
#define MK_SRC_DMACH45      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0424)))
#define MK_SRC_DMACH46      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0428)))
#define MK_SRC_DMACH47      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x042C)))
#define MK_SRC_DMACH48      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0430)))
#define MK_SRC_DMACH49      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0434)))
#define MK_SRC_DMACH50      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0438)))
#define MK_SRC_DMACH51      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x043C)))
#define MK_SRC_DMACH52      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0440)))
#define MK_SRC_DMACH53      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0444)))
#define MK_SRC_DMACH54      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0448)))
#define MK_SRC_DMACH55      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x044C)))
#define MK_SRC_DMACH56      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0450)))
#define MK_SRC_DMACH57      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0454)))
#define MK_SRC_DMACH58      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0458)))
#define MK_SRC_DMACH59      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x045C)))
#define MK_SRC_DMACH60      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0460)))
#define MK_SRC_DMACH61      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0464)))
#define MK_SRC_DMACH62      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0468)))
#define MK_SRC_DMACH63      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x046C)))
#define MK_SRC_DMACH64      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0470)))
#define MK_SRC_DMACH65      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0474)))
#define MK_SRC_DMACH66      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0478)))
#define MK_SRC_DMACH67      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x047C)))
#define MK_SRC_DMACH68      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0480)))
#define MK_SRC_DMACH69      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0484)))
#define MK_SRC_DMACH70      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0488)))
#define MK_SRC_DMACH71      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x048C)))
#define MK_SRC_DMACH72      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0490)))
#define MK_SRC_DMACH73      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0494)))
#define MK_SRC_DMACH74      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0498)))
#define MK_SRC_DMACH75      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x049C)))
#define MK_SRC_DMACH76      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x04A0)))
#define MK_SRC_DMACH77      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x04A4)))
#define MK_SRC_DMACH78      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x04A8)))
#define MK_SRC_DMACH79      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x04AC)))
#define MK_SRC_DMACH80      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x04B0)))
#define MK_SRC_DMACH81      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x04B4)))
#define MK_SRC_DMACH82      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x04B8)))
#define MK_SRC_DMACH83      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x04BC)))
#define MK_SRC_DMACH84      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x04C0)))
#define MK_SRC_DMACH85      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x04C4)))
#define MK_SRC_DMACH86      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x04C8)))
#define MK_SRC_DMACH87      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x04CC)))
#define MK_SRC_DMACH88      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x04D0)))
#define MK_SRC_DMACH89      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x04D4)))
#define MK_SRC_DMACH90      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x04D8)))
#define MK_SRC_DMACH91      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x04DC)))
#define MK_SRC_DMACH92      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x04E0)))
#define MK_SRC_DMACH93      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x04E4)))
#define MK_SRC_DMACH94      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x04E8)))
#define MK_SRC_DMACH95      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x04EC)))
#define MK_SRC_DMACH96      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x04F0)))
#define MK_SRC_DMACH97      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x04F4)))
#define MK_SRC_DMACH98      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x04F8)))
#define MK_SRC_DMACH99      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x04FC)))
#define MK_SRC_DMACH100     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0500)))
#define MK_SRC_DMACH101     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0504)))
#define MK_SRC_DMACH102     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0508)))
#define MK_SRC_DMACH103     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x050C)))
#define MK_SRC_DMACH104     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0510)))
#define MK_SRC_DMACH105     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0514)))
#define MK_SRC_DMACH106     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0518)))
#define MK_SRC_DMACH107     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x051C)))
#define MK_SRC_DMACH108     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0520)))
#define MK_SRC_DMACH109     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0524)))
#define MK_SRC_DMACH110     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0528)))
#define MK_SRC_DMACH111     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x052C)))
#define MK_SRC_DMACH112     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0530)))
#define MK_SRC_DMACH113     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0534)))
#define MK_SRC_DMACH114     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0538)))
#define MK_SRC_DMACH115     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x053C)))
#define MK_SRC_DMACH116     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0540)))
#define MK_SRC_DMACH117     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0544)))
#define MK_SRC_DMACH118     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0548)))
#define MK_SRC_DMACH119     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x054C)))
#define MK_SRC_DMACH120     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0550)))
#define MK_SRC_DMACH121     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0554)))
#define MK_SRC_DMACH122     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0558)))
#define MK_SRC_DMACH123     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x055C)))
#define MK_SRC_DMACH124     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0560)))
#define MK_SRC_DMACH125     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0564)))
#define MK_SRC_DMACH126     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0568)))
#define MK_SRC_DMACH127     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x056C)))
/* 0x0570 to 0x057c are undocumented */
#define MK_SRC_GETH0        ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0580)))
#define MK_SRC_GETH1        ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0584)))
#define MK_SRC_GETH2        ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0588)))
#define MK_SRC_GETH3        ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x058C)))
#define MK_SRC_GETH4        ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0590)))
#define MK_SRC_GETH5        ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0594)))
#define MK_SRC_GETH6        ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0598)))
#define MK_SRC_GETH7        ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x059C)))
#define MK_SRC_GETH8        ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x05A0)))
#define MK_SRC_GETH9        ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x05A4)))
/* 0x05a8 to 0x5ac are undocumented */
#define MK_SRC_CAN0INT0     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x05B0)))
#define MK_SRC_CAN0INT1     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x05B4)))
#define MK_SRC_CAN0INT2     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x05B8)))
#define MK_SRC_CAN0INT3     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x05BC)))
#define MK_SRC_CAN0INT4     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x05C0)))
#define MK_SRC_CAN0INT5     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x05C4)))
#define MK_SRC_CAN0INT6     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x05C8)))
#define MK_SRC_CAN0INT7     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x05CC)))
#define MK_SRC_CAN0INT8     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x05D0)))
#define MK_SRC_CAN0INT9     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x05D4)))
#define MK_SRC_CAN0INT10    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x05D8)))
#define MK_SRC_CAN0INT11    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x05DC)))
#define MK_SRC_CAN0INT12    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x05E0)))
#define MK_SRC_CAN0INT13    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x05E4)))
#define MK_SRC_CAN0INT14    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x05E8)))
#define MK_SRC_CAN0INT15    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x05EC)))
#define MK_SRC_CAN1INT0     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x05F0)))
#define MK_SRC_CAN1INT1     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x05F4)))
#define MK_SRC_CAN1INT2     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x05F8)))
#define MK_SRC_CAN1INT3     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x05FC)))
#define MK_SRC_CAN1INT4     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0600)))
#define MK_SRC_CAN1INT5     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0604)))
#define MK_SRC_CAN1INT6     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0608)))
#define MK_SRC_CAN1INT7     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x060C)))
#define MK_SRC_CAN1INT8     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0610)))
#define MK_SRC_CAN1INT9     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0614)))
#define MK_SRC_CAN1INT10    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0618)))
#define MK_SRC_CAN1INT11    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x061C)))
#define MK_SRC_CAN1INT12    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0620)))
#define MK_SRC_CAN1INT13    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0624)))
#define MK_SRC_CAN1INT14    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0628)))
#define MK_SRC_CAN1INT15    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x062C)))
#define MK_SRC_CAN2INT0     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0630)))
#define MK_SRC_CAN2INT1     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0634)))
#define MK_SRC_CAN2INT2     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0638)))
#define MK_SRC_CAN2INT3     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x063C)))
#define MK_SRC_CAN2INT4     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0640)))
#define MK_SRC_CAN2INT5     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0644)))
#define MK_SRC_CAN2INT6     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0648)))
#define MK_SRC_CAN2INT7     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x064C)))
#define MK_SRC_CAN2INT8     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0650)))
#define MK_SRC_CAN2INT9     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0654)))
#define MK_SRC_CAN2INT10    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0658)))
#define MK_SRC_CAN2INT11    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x065C)))
#define MK_SRC_CAN2INT12    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0660)))
#define MK_SRC_CAN2INT13    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0664)))
#define MK_SRC_CAN2INT14    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0668)))
#define MK_SRC_CAN2INT15    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x066C)))
#define MK_SRC_VADCG0SR0    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0670)))
#define MK_SRC_VADCG0SR1    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0674)))
#define MK_SRC_VADCG0SR2    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0678)))
#define MK_SRC_VADCG0SR3    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x067C)))
#define MK_SRC_VADCG1SR0    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0680)))
#define MK_SRC_VADCG1SR1    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0684)))
#define MK_SRC_VADCG1SR2    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0688)))
#define MK_SRC_VADCG1SR3    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x068C)))
#define MK_SRC_VADCG2SR0    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0690)))
#define MK_SRC_VADCG2SR1    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0694)))
#define MK_SRC_VADCG2SR2    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0698)))
#define MK_SRC_VADCG2SR3    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x069C)))
#define MK_SRC_VADCG3SR0    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x06A0)))
#define MK_SRC_VADCG3SR1    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x06A4)))
#define MK_SRC_VADCG3SR2    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x06A8)))
#define MK_SRC_VADCG3SR3    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x06AC)))
#define MK_SRC_VADCG4SR0    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x06B0)))
#define MK_SRC_VADCG4SR1    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x06B4)))
#define MK_SRC_VADCG4SR2    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x06B8)))
#define MK_SRC_VADCG4SR3    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x06BC)))
#define MK_SRC_VADCG5SR0    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x06C0)))
#define MK_SRC_VADCG5SR1    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x06C4)))
#define MK_SRC_VADCG5SR2    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x06C8)))
#define MK_SRC_VADCG5SR3    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x06CC)))
#define MK_SRC_VADCG6SR0    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x06D0)))
#define MK_SRC_VADCG6SR1    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x06D4)))
#define MK_SRC_VADCG6SR2    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x06D8)))
#define MK_SRC_VADCG6SR3    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x06DC)))
#define MK_SRC_VADCG7SR0    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x06E0)))
#define MK_SRC_VADCG7SR1    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x06E4)))
#define MK_SRC_VADCG7SR2    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x06E8)))
#define MK_SRC_VADCG7SR3    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x06EC)))
#define MK_SRC_VADCG8SR0    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x06F0)))
#define MK_SRC_VADCG8SR1    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x06F4)))
#define MK_SRC_VADCG8SR2    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x06F8)))
#define MK_SRC_VADCG8SR3    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x06FC)))
#define MK_SRC_VADCG9SR0    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0700)))
#define MK_SRC_VADCG9SR1    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0704)))
#define MK_SRC_VADCG9SR2    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0708)))
#define MK_SRC_VADCG9SR3    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x070C)))
#define MK_SRC_VADCG10SR0   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0710)))
#define MK_SRC_VADCG10SR1   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0714)))
#define MK_SRC_VADCG10SR2   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0718)))
#define MK_SRC_VADCG10SR3   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x071C)))
#define MK_SRC_VADCG11SR0   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0720)))
#define MK_SRC_VADCG11SR1   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0724)))
#define MK_SRC_VADCG11SR2   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0728)))
#define MK_SRC_VADCG11SR3   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x072C)))
#define MK_SRC_VADCFC0SR0   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0730)))
#define MK_SRC_VADCFC1SR0   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0734)))
#define MK_SRC_VADCFC2SR0   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0738)))
#define MK_SRC_VADCFC3SR0   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x073C)))
/* 0x0740 to 0x074c are undocumented */
#define MK_SRC_VADCCG0SR0   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0750)))
#define MK_SRC_VADCCG0SR1   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0754)))
#define MK_SRC_VADCCG0SR2   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0758)))
#define MK_SRC_VADCCG0SR3   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x075C)))
#define MK_SRC_VADCCG1SR0   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0760)))
#define MK_SRC_VADCCG1SR1   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0764)))
#define MK_SRC_VADCCG1SR2   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0768)))
#define MK_SRC_VADCCG1SR3   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x076C)))
#define MK_SRC_DSADCSRM0    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0770)))
#define MK_SRC_DSADCSRA0    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0774)))
#define MK_SRC_DSADCSRM1    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0778)))
#define MK_SRC_DSADCSRA1    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x077C)))
#define MK_SRC_DSADCSRM2    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0780)))
#define MK_SRC_DSADCSRA2    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0784)))
#define MK_SRC_DSADCSRM3    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0788)))
#define MK_SRC_DSADCSRA3    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x078C)))
#define MK_SRC_DSADCSRM4    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0790)))
#define MK_SRC_DSADCSRA4    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0794)))
#define MK_SRC_DSADCSRM5    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0798)))
#define MK_SRC_DSADCSRA5    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x079C)))
#define MK_SRC_DSADCSRM6    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x07A0)))
#define MK_SRC_DSADCSRA6    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x07A4)))
#define MK_SRC_DSADCSRM7    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x07A8)))
#define MK_SRC_DSADCSRA7    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x07AC)))
#define MK_SRC_DSADCSRM8    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x07B0)))
#define MK_SRC_DSADCSRA8    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x07B4)))
#define MK_SRC_DSADCSRM9    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x07B8)))
#define MK_SRC_DSADCSRA9    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x07BC)))
/* 0x07c0 to 0x07dc are undocumented */
#define MK_SRC_ASCLIN12TX   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x07E0)))
#define MK_SRC_ASCLIN12RX   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x07E4)))
#define MK_SRC_ASCLIN12ERR  ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x07E8)))
#define MK_SRC_ASCLIN13TX   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x07EC)))
#define MK_SRC_ASCLIN13RX   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x07F0)))
#define MK_SRC_ASCLIN13ERR  ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x07F4)))
/* 0x07f8 to 0x07fc are undocumented */
#define MK_SRC_ERAY0INT0    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0800)))
#define MK_SRC_ERAY0INT1    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0804)))
#define MK_SRC_ERAY0TINT0   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0808)))
#define MK_SRC_ERAY0TINT1   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x080C)))
#define MK_SRC_ERAY0NDAT0   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0810)))
#define MK_SRC_ERAY0NDAT1   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0814)))
#define MK_SRC_ERAY0MBSC0   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0818)))
#define MK_SRC_ERAY0MBSC1   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x081C)))
#define MK_SRC_ERAY0OBUSY   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0820)))
#define MK_SRC_ERAY0IBUSY   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0824)))
/* 0x0828 to 0x082c are undocumented */
#define MK_SRC_ERAY1INT0    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0830)))
#define MK_SRC_ERAY1INT1    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0834)))
#define MK_SRC_ERAY1TINT0   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0838)))
#define MK_SRC_ERAY1TINT1   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x083C)))
#define MK_SRC_ERAY1NDAT0   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0840)))
#define MK_SRC_ERAY1NDAT1   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0844)))
#define MK_SRC_ERAY1MBSC0   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0848)))
#define MK_SRC_ERAY1MBSC1   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x084C)))
#define MK_SRC_ERAY1OBUSY   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0850)))
#define MK_SRC_ERAY1IBUSY   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0854)))
/* 0x0858 to 0x085c are undocumented */
#define MK_SRC_DMUHOST      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0860)))
#define MK_SRC_DMUFSI       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0864)))
/* 0x0868 to 0x086c are undocumented */
#define MK_SRC_HSM0         ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0870)))
#define MK_SRC_HSM1         ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0874)))
/* 0x0878 to 0x087c are undocumented */
#define MK_SRC_SCUERU0      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0880)))
#define MK_SRC_SCUERU1      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0884)))
#define MK_SRC_SCUERU2      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0888)))
#define MK_SRC_SCUERU3      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x088C)))
/* 0x0890 to 0x08a8 are undocumented */
#define MK_SRC_PMSDTS       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x08AC)))
#define MK_SRC_PMS0         ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x08B0)))
#define MK_SRC_PMS1         ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x08B4)))
#define MK_SRC_PMS2         ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x08B8)))
#define MK_SRC_PMS3         ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x08BC)))
#define MK_SRC_SCR          ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x08C0)))
/* 0x08c4 to 0x08cc are undocumented */
#define MK_SRC_SMU0         ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x08D0)))
#define MK_SRC_SMU1         ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x08D4)))
#define MK_SRC_SMU2         ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x08D8)))
/* 0x08dc is undocumented */
#define MK_SRC_PSI50        ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x08E0)))
#define MK_SRC_PSI51        ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x08E4)))
#define MK_SRC_PSI52        ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x08E8)))
#define MK_SRC_PSI53        ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x08EC)))
#define MK_SRC_PSI54        ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x08F0)))
#define MK_SRC_PSI55        ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x08F4)))
#define MK_SRC_PSI56        ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x08F8)))
#define MK_SRC_PSI57        ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x08FC)))
/* 0x0900 to 0x090c are undocumented */
#define MK_SRC_DAM0LI0      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0910)))
#define MK_SRC_DAM0RI0      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0914)))
#define MK_SRC_DAM0LI1      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0918)))
#define MK_SRC_DAM0RI1      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x091C)))
#define MK_SRC_DAM0DR       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0920)))
#define MK_SRC_DAM0ERR      ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0924)))
/* 0x0928 to 0x094c are undocumented */
#define MK_SRC_PSI5S0       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0950)))
#define MK_SRC_PSI5S1       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0954)))
#define MK_SRC_PSI5S2       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0958)))
#define MK_SRC_PSI5S3       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x095C)))
#define MK_SRC_PSI5S4       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0960)))
#define MK_SRC_PSI5S5       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0964)))
#define MK_SRC_PSI5S6       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0968)))
#define MK_SRC_PSI5S7       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x096C)))
/* 0x0970 to 0x098c are undocumented */
#define MK_SRC_GPSR00       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0990)))
#define MK_SRC_GPSR01       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0994)))
#define MK_SRC_GPSR02       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0998)))
#define MK_SRC_GPSR03       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x099C)))
#define MK_SRC_GPSR04       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x09A0)))
#define MK_SRC_GPSR05       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x09A4)))
#define MK_SRC_GPSR06       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x09A8)))
#define MK_SRC_GPSR07       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x09AC)))
#define MK_SRC_GPSR10       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x09B0)))
#define MK_SRC_GPSR11       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x09B4)))
#define MK_SRC_GPSR12       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x09B8)))
#define MK_SRC_GPSR13       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x09BC)))
#define MK_SRC_GPSR14       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x09C0)))
#define MK_SRC_GPSR15       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x09C4)))
#define MK_SRC_GPSR16       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x09C8)))
#define MK_SRC_GPSR17       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x09CC)))
#define MK_SRC_GPSR20       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x09D0)))
#define MK_SRC_GPSR21       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x09D4)))
#define MK_SRC_GPSR22       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x09D8)))
#define MK_SRC_GPSR23       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x09DC)))
#define MK_SRC_GPSR24       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x09E0)))
#define MK_SRC_GPSR25       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x09E4)))
#define MK_SRC_GPSR26       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x09E8)))
#define MK_SRC_GPSR27       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x09EC)))
#if (MK_HWMAXCORES > 3)
#define MK_SRC_GPSR30       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x09F0)))
#define MK_SRC_GPSR31       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x09F4)))
#define MK_SRC_GPSR32       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x09F8)))
#define MK_SRC_GPSR33       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x09FC)))
#define MK_SRC_GPSR34       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0A00)))
#define MK_SRC_GPSR35       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0A04)))
#define MK_SRC_GPSR36       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0A08)))
#define MK_SRC_GPSR37       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0A0C)))
#endif /* MK_HWMAXCORES */
/* 0x0a10 to 0x0a4c are undocumented */
#define MK_SRC_ASCLIN14TX   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0A50)))
#define MK_SRC_ASCLIN14RX   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0A54)))
#define MK_SRC_ASCLIN14ERR  ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0A58)))
#define MK_SRC_ASCLIN15TX   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0A5C)))
#define MK_SRC_ASCLIN15RX   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0A60)))
#define MK_SRC_ASCLIN15ERR  ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0A64)))
/* 0x0a68 to 0x0a6c are undocumented */
#define MK_SRC_GTMAEIIRQ    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0A70)))
#define MK_SRC_GTMARUIRQ0   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0A74)))
#define MK_SRC_GTMARUIRQ1   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0A78)))
#define MK_SRC_GTMARUIRQ2   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0A7C)))
#define MK_SRC_GTMBRCIRQ    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0A80)))
#define MK_SRC_GTMCMPIRQ    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0A84)))
#define MK_SRC_GTMSPE0IRQ   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0A88)))
#define MK_SRC_GTMSPE1IRQ   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0A8C)))
#define MK_SRC_GTMSPE2IRQ   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0A90)))
#define MK_SRC_GTMSPE3IRQ   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0A94)))
/* 0x0a98 to 0x0a9c are undocumented */
#define MK_SRC_GTMPSM00     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0AA0)))
#define MK_SRC_GTMPSM01     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0AA4)))
#define MK_SRC_GTMPSM02     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0AA8)))
#define MK_SRC_GTMPSM03     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0AAC)))
#define MK_SRC_GTMPSM04     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0AB0)))
#define MK_SRC_GTMPSM05     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0AB4)))
#define MK_SRC_GTMPSM06     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0AB8)))
#define MK_SRC_GTMPSM07     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0ABC)))
#define MK_SRC_GTMPSM10     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0AC0)))
#define MK_SRC_GTMPSM11     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0AC4)))
#define MK_SRC_GTMPSM12     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0AC8)))
#define MK_SRC_GTMPSM13     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0ACC)))
#define MK_SRC_GTMPSM14     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0AD0)))
#define MK_SRC_GTMPSM15     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0AD4)))
#define MK_SRC_GTMPSM16     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0AD8)))
#define MK_SRC_GTMPSM17     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0ADC)))
/* 0x0ae0 to 0x0afc are undocumented */
#define MK_SRC_GTMDPLL0     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0B00)))
#define MK_SRC_GTMDPLL1     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0B04)))
#define MK_SRC_GTMDPLL2     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0B08)))
#define MK_SRC_GTMDPLL3     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0B0C)))
#define MK_SRC_GTMDPLL4     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0B10)))
#define MK_SRC_GTMDPLL5     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0B14)))
#define MK_SRC_GTMDPLL6     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0B18)))
#define MK_SRC_GTMDPLL7     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0B1C)))
#define MK_SRC_GTMDPLL8     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0B20)))
#define MK_SRC_GTMDPLL9     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0B24)))
#define MK_SRC_GTMDPLL10    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0B28)))
#define MK_SRC_GTMDPLL11    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0B2C)))
#define MK_SRC_GTMDPLL12    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0B30)))
#define MK_SRC_GTMDPLL13    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0B34)))
#define MK_SRC_GTMDPLL14    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0B38)))
#define MK_SRC_GTMDPLL15    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0B3C)))
#define MK_SRC_GTMDPLL16    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0B40)))
#define MK_SRC_GTMDPLL17    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0B44)))
#define MK_SRC_GTMDPLL18    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0B48)))
#define MK_SRC_GTMDPLL19    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0B4C)))
#define MK_SRC_GTMDPLL20    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0B50)))
#define MK_SRC_GTMDPLL21    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0B54)))
#define MK_SRC_GTMDPLL22    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0B58)))
#define MK_SRC_GTMDPLL23    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0B5C)))
#define MK_SRC_GTMDPLL24    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0B60)))
#define MK_SRC_GTMDPLL25    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0B64)))
#define MK_SRC_GTMDPLL26    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0B68)))
/* 0x0b6c is undocumented */
#define MK_SRC_GTMERR       ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0B70)))
/* 0x0b74 to 0x0b8c are undocumented */
#define MK_SRC_GTMTIM00     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0B90)))
#define MK_SRC_GTMTIM01     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0B94)))
#define MK_SRC_GTMTIM02     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0B98)))
#define MK_SRC_GTMTIM03     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0B9C)))
#define MK_SRC_GTMTIM04     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0BA0)))
#define MK_SRC_GTMTIM05     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0BA4)))
#define MK_SRC_GTMTIM06     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0BA8)))
#define MK_SRC_GTMTIM07     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0BAC)))
#define MK_SRC_GTMTIM10     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0BB0)))
#define MK_SRC_GTMTIM11     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0BB4)))
#define MK_SRC_GTMTIM12     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0BB8)))
#define MK_SRC_GTMTIM13     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0BBC)))
#define MK_SRC_GTMTIM14     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0BC0)))
#define MK_SRC_GTMTIM15     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0BC4)))
#define MK_SRC_GTMTIM16     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0BC8)))
#define MK_SRC_GTMTIM17     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0BCC)))
#define MK_SRC_GTMTIM20     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0BD0)))
#define MK_SRC_GTMTIM21     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0BD4)))
#define MK_SRC_GTMTIM22     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0BD8)))
#define MK_SRC_GTMTIM23     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0BDC)))
#define MK_SRC_GTMTIM24     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0BE0)))
#define MK_SRC_GTMTIM25     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0BE4)))
#define MK_SRC_GTMTIM26     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0BE8)))
#define MK_SRC_GTMTIM27     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0BEC)))
#define MK_SRC_GTMTIM30     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0BF0)))
#define MK_SRC_GTMTIM31     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0BF4)))
#define MK_SRC_GTMTIM32     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0BF8)))
#define MK_SRC_GTMTIM33     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0BFC)))
#define MK_SRC_GTMTIM34     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0C00)))
#define MK_SRC_GTMTIM35     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0C04)))
#define MK_SRC_GTMTIM36     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0C08)))
#define MK_SRC_GTMTIM37     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0C0C)))
#define MK_SRC_GTMTIM40     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0C10)))
#define MK_SRC_GTMTIM41     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0C14)))
#define MK_SRC_GTMTIM42     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0C18)))
#define MK_SRC_GTMTIM43     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0C1C)))
#define MK_SRC_GTMTIM44     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0C20)))
#define MK_SRC_GTMTIM45     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0C24)))
#define MK_SRC_GTMTIM46     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0C28)))
#define MK_SRC_GTMTIM47     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0C2C)))
#define MK_SRC_GTMTIM50     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0C30)))
#define MK_SRC_GTMTIM51     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0C34)))
#define MK_SRC_GTMTIM52     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0C38)))
#define MK_SRC_GTMTIM53     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0C3C)))
#define MK_SRC_GTMTIM54     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0C40)))
#define MK_SRC_GTMTIM55     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0C44)))
#define MK_SRC_GTMTIM56     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0C48)))
#define MK_SRC_GTMTIM57     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0C4C)))
#define MK_SRC_GTMTIM60     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0C50)))
#define MK_SRC_GTMTIM61     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0C54)))
#define MK_SRC_GTMTIM62     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0C58)))
#define MK_SRC_GTMTIM63     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0C5C)))
#define MK_SRC_GTMTIM64     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0C60)))
#define MK_SRC_GTMTIM65     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0C64)))
#define MK_SRC_GTMTIM66     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0C68)))
#define MK_SRC_GTMTIM67     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0C6C)))
/* 0x0C70 to 0x0C8C are undocumented */
#define MK_SRC_ASCLIN16TX   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0C90)))
#define MK_SRC_ASCLIN16RX   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0C94)))
#define MK_SRC_ASCLIN16ERR  ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0C98)))
#define MK_SRC_ASCLIN17TX   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0C9C)))
#define MK_SRC_ASCLIN17RX   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0CA0)))
#define MK_SRC_ASCLIN17ERR  ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0CA4)))
/* 0x0CA8 to 0x0CAC are undocumented */
#define MK_SRC_GTMMCS00     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0CB0)))
#define MK_SRC_GTMMCS01     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0CB4)))
#define MK_SRC_GTMMCS02     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0CB8)))
#define MK_SRC_GTMMCS03     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0CBC)))
#define MK_SRC_GTMMCS04     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0CC0)))
#define MK_SRC_GTMMCS05     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0CC4)))
#define MK_SRC_GTMMCS06     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0CC8)))
#define MK_SRC_GTMMCS07     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0CCC)))
#define MK_SRC_GTMMCS10     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0CD0)))
#define MK_SRC_GTMMCS11     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0CD4)))
#define MK_SRC_GTMMCS12     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0CD8)))
#define MK_SRC_GTMMCS13     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0CDC)))
#define MK_SRC_GTMMCS14     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0CE0)))
#define MK_SRC_GTMMCS15     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0CE4)))
#define MK_SRC_GTMMCS16     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0CE8)))
#define MK_SRC_GTMMCS17     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0CEC)))
#define MK_SRC_GTMMCS20     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0CF0)))
#define MK_SRC_GTMMCS21     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0CF4)))
#define MK_SRC_GTMMCS22     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0CF8)))
#define MK_SRC_GTMMCS23     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0CFC)))
#define MK_SRC_GTMMCS24     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0D00)))
#define MK_SRC_GTMMCS25     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0D04)))
#define MK_SRC_GTMMCS26     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0D08)))
#define MK_SRC_GTMMCS27     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0D0C)))
#define MK_SRC_GTMMCS30     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0D10)))
#define MK_SRC_GTMMCS31     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0D14)))
#define MK_SRC_GTMMCS32     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0D18)))
#define MK_SRC_GTMMCS33     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0D1C)))
#define MK_SRC_GTMMCS34     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0D20)))
#define MK_SRC_GTMMCS35     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0D24)))
#define MK_SRC_GTMMCS36     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0D28)))
#define MK_SRC_GTMMCS37     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0D2C)))
#define MK_SRC_GTMMCS40     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0D30)))
#define MK_SRC_GTMMCS41     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0D34)))
#define MK_SRC_GTMMCS42     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0D38)))
#define MK_SRC_GTMMCS43     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0D3C)))
#define MK_SRC_GTMMCS44     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0D40)))
#define MK_SRC_GTMMCS45     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0D44)))
#define MK_SRC_GTMMCS46     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0D48)))
#define MK_SRC_GTMMCS47     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0D4C)))
#define MK_SRC_GTMMCS50     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0D50)))
#define MK_SRC_GTMMCS51     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0D54)))
#define MK_SRC_GTMMCS52     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0D58)))
#define MK_SRC_GTMMCS53     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0D5C)))
#define MK_SRC_GTMMCS54     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0D60)))
#define MK_SRC_GTMMCS55     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0D64)))
#define MK_SRC_GTMMCS56     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0D68)))
#define MK_SRC_GTMMCS57     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0D6C)))
#define MK_SRC_GTMMCS60     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0D70)))
#define MK_SRC_GTMMCS61     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0D74)))
#define MK_SRC_GTMMCS62     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0D78)))
#define MK_SRC_GTMMCS63     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0D7C)))
#define MK_SRC_GTMMCS64     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0D80)))
#define MK_SRC_GTMMCS65     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0D84)))
#define MK_SRC_GTMMCS66     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0D88)))
#define MK_SRC_GTMMCS67     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0D8C)))
/* 0x0D90 to 0x0DEC are undocumented */
#define MK_SRC_ASCLIN18TX   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0DF0)))
#define MK_SRC_ASCLIN18RX   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0DF4)))
#define MK_SRC_ASCLIN18ERR  ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0DF8)))
#define MK_SRC_ASCLIN19TX   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0DFC)))
#define MK_SRC_ASCLIN19RX   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0E00)))
#define MK_SRC_ASCLIN19ERR  ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0E04)))
/* 0x0E08 to 0x0E0C are undocumented */
#define MK_SRC_GTMTOM00     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0E10)))
#define MK_SRC_GTMTOM01     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0E14)))
#define MK_SRC_GTMTOM02     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0E18)))
#define MK_SRC_GTMTOM03     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0E1C)))
#define MK_SRC_GTMTOM04     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0E20)))
#define MK_SRC_GTMTOM05     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0E24)))
#define MK_SRC_GTMTOM06     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0E28)))
#define MK_SRC_GTMTOM07     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0E2C)))
#define MK_SRC_GTMTOM10     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0E30)))
#define MK_SRC_GTMTOM11     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0E34)))
#define MK_SRC_GTMTOM12     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0E38)))
#define MK_SRC_GTMTOM13     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0E3C)))
#define MK_SRC_GTMTOM14     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0E40)))
#define MK_SRC_GTMTOM15     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0E44)))
#define MK_SRC_GTMTOM16     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0E48)))
#define MK_SRC_GTMTOM17     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0E4C)))
#define MK_SRC_GTMTOM20     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0E50)))
#define MK_SRC_GTMTOM21     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0E54)))
#define MK_SRC_GTMTOM22     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0E58)))
#define MK_SRC_GTMTOM23     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0E5C)))
#define MK_SRC_GTMTOM24     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0E60)))
#define MK_SRC_GTMTOM25     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0E64)))
#define MK_SRC_GTMTOM26     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0E68)))
#define MK_SRC_GTMTOM27     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0E6C)))
#define MK_SRC_GTMTOM30     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0E70)))
#define MK_SRC_GTMTOM31     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0E74)))
#define MK_SRC_GTMTOM32     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0E78)))
#define MK_SRC_GTMTOM33     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0E7C)))
#define MK_SRC_GTMTOM34     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0E80)))
#define MK_SRC_GTMTOM35     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0E84)))
#define MK_SRC_GTMTOM36     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0E88)))
#define MK_SRC_GTMTOM37     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0E8C)))
#define MK_SRC_GTMTOM40     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0E90)))
#define MK_SRC_GTMTOM41     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0E94)))
#define MK_SRC_GTMTOM42     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0E98)))
#define MK_SRC_GTMTOM43     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0E9C)))
#define MK_SRC_GTMTOM44     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0EA0)))
#define MK_SRC_GTMTOM45     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0EA4)))
#define MK_SRC_GTMTOM46     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0EA8)))
#define MK_SRC_GTMTOM47     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0EAC)))
/* 0x0EB0 to 0x0ECC are undocumented */
#define MK_SRC_ASCLIN20TX   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0ED0)))
#define MK_SRC_ASCLIN20RX   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0ED4)))
#define MK_SRC_ASCLIN20ERR  ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0ED8)))
#define MK_SRC_ASCLIN21TX   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0EDC)))
#define MK_SRC_ASCLIN21RX   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0EE0)))
#define MK_SRC_ASCLIN21ERR  ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0EE4)))
/* 0x0EE8 to 0x0EEC are undocumented */
#define MK_SRC_GTMATOM00    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0EF0)))
#define MK_SRC_GTMATOM01    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0EF4)))
#define MK_SRC_GTMATOM02    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0EF8)))
#define MK_SRC_GTMATOM03    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0EFC)))
#define MK_SRC_GTMATOM10    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0F00)))
#define MK_SRC_GTMATOM11    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0F04)))
#define MK_SRC_GTMATOM12    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0F08)))
#define MK_SRC_GTMATOM13    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0F0C)))
#define MK_SRC_GTMATOM20    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0F10)))
#define MK_SRC_GTMATOM21    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0F14)))
#define MK_SRC_GTMATOM22    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0F18)))
#define MK_SRC_GTMATOM23    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0F1C)))
#define MK_SRC_GTMATOM30    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0F20)))
#define MK_SRC_GTMATOM31    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0F24)))
#define MK_SRC_GTMATOM32    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0F28)))
#define MK_SRC_GTMATOM33    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0F2C)))
#define MK_SRC_GTMATOM40    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0F30)))
#define MK_SRC_GTMATOM41    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0F34)))
#define MK_SRC_GTMATOM42    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0F38)))
#define MK_SRC_GTMATOM43    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0F3C)))
#define MK_SRC_GTMATOM50    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0F40)))
#define MK_SRC_GTMATOM51    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0F44)))
#define MK_SRC_GTMATOM52    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0F48)))
#define MK_SRC_GTMATOM53    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0F4C)))
#define MK_SRC_GTMATOM60    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0F50)))
#define MK_SRC_GTMATOM61    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0F54)))
#define MK_SRC_GTMATOM62    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0F58)))
#define MK_SRC_GTMATOM63    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0F5C)))
#define MK_SRC_GTMATOM70    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0F60)))
#define MK_SRC_GTMATOM71    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0F64)))
#define MK_SRC_GTMATOM72    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0F68)))
#define MK_SRC_GTMATOM73    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0F6C)))
#define MK_SRC_GTMATOM80    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0F70)))
#define MK_SRC_GTMATOM81    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0F74)))
#define MK_SRC_GTMATOM82    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0F78)))
#define MK_SRC_GTMATOM83    ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0F7C)))
/*0x0F80 to 0x0FAC are undocumented */
#define MK_SRC_ASCLIN22TX   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0FB0)))
#define MK_SRC_ASCLIN22RX   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0FB4)))
#define MK_SRC_ASCLIN22ERR  ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0FB8)))
#define MK_SRC_ASCLIN23TX   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0FBC)))
#define MK_SRC_ASCLIN23RX   ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0FC0)))
#define MK_SRC_ASCLIN23ERR  ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0FC4)))
/*0x0FC8 to 0x0FCC are undocumented */
#define MK_SRC_GTMMCSW0     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0FD0)))
#define MK_SRC_GTMMCSW1     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0FD4)))
#define MK_SRC_GTMMCSW2     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0FD8)))
#define MK_SRC_GTMMCSW3     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0FDC)))
#define MK_SRC_GTMMCSW4     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0FE0)))
#define MK_SRC_GTMMCSW5     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0FE4)))
#define MK_SRC_GTMMCSW6     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0FE8)))
#define MK_SRC_GTMMCSW7     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0FEC)))
#define MK_SRC_GTMMCSW8     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0FF0)))
#define MK_SRC_GTMMCSW9     ((mk_reg32_t *)(MK_SRCBASE+MK_U(0x0FF4)))

#endif /* MK_TC38X_H */

/* Editor settings: DO NOT DELETE
 * vi: set ts=4:
*/
