# Design and analysis of a low-power 6T SRAM cell.
Design and analysis of a low-power 6T SRAM cell using CMOS technology. Includes schematic creation, read/write simulations, SNM evaluation, and power optimization. Focuses on reducing leakage, improving stability, and validating performance for memory applications..
