{
 "Device" : "GW1NR-9",
 "Files" : [
  {
   "Path" : "C:/Users/phili/workspace/ch32v003-16x8-SPI-RGB-LED-Matrix/FPGA_DVI_RX_Test/src/dvi_rx/dvi_rx.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/phili/workspace/ch32v003-16x8-SPI-RGB-LED-Matrix/FPGA_DVI_RX_Test/src/edid_prom/edid_prom.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/phili/workspace/ch32v003-16x8-SPI-RGB-LED-Matrix/FPGA_DVI_RX_Test/src/gowin_osc/gowin_osc.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/phili/workspace/ch32v003-16x8-SPI-RGB-LED-Matrix/FPGA_DVI_RX_Test/src/top.sv",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "C:/Users/phili/workspace/ch32v003-16x8-SPI-RGB-LED-Matrix/FPGA_DVI_RX_Test/impl/temp/rtl_parser.result",
 "Top" : "",
 "VerilogStd" : "sysv",
 "VhdlStd" : "vhdl_93"
}