INFO: [v++ 60-1548] Creating build summary session with primary output /media/tls/DEVDRIVE/VitisApps/AmdVitisMiscProjects/VaddNewInstall/hello_world_vadd/vadd/vadd.hlscompile_summary, at Wed Sep 18 01:53:13 2024
INFO: [v++ 82-31] Launching vitis_hls: vitis_hls -nolog -run csynth -work_dir /media/tls/DEVDRIVE/VitisApps/AmdVitisMiscProjects/VaddNewInstall/hello_world_vadd/vadd -config /media/tls/DEVDRIVE/VitisApps/AmdVitisMiscProjects/VaddNewInstall/hello_world_vadd/hls_config.cfg -cmdlineconfig /media/tls/DEVDRIVE/VitisApps/AmdVitisMiscProjects/VaddNewInstall/hello_world_vadd/vadd/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Sep 18 01:53:14 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'tls' on host 'tls-Legion-5-15ACH6H' (Linux_x86_64 version 6.8.0-40-generic) on Wed Sep 18 01:53:16 WEST 2024
INFO: [HLS 200-10] On os Ubuntu 22.04.5 LTS
INFO: [HLS 200-10] In directory '/media/tls/DEVDRIVE/VitisApps/AmdVitisMiscProjects/VaddNewInstall/hello_world_vadd'
INFO: [HLS 200-2005] Using work_dir /media/tls/DEVDRIVE/VitisApps/AmdVitisMiscProjects/VaddNewInstall/hello_world_vadd/vadd 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=src/vadd.cpp' from /media/tls/DEVDRIVE/VitisApps/AmdVitisMiscProjects/VaddNewInstall/hello_world_vadd/hls_config.cfg(6)
INFO: [HLS 200-10] Adding design file '/media/tls/DEVDRIVE/VitisApps/AmdVitisMiscProjects/VaddNewInstall/hello_world_vadd/src/vadd.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file_cflags=src/vadd.cpp,-g' from /media/tls/DEVDRIVE/VitisApps/AmdVitisMiscProjects/VaddNewInstall/hello_world_vadd/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'syn.top=vadd' from /media/tls/DEVDRIVE/VitisApps/AmdVitisMiscProjects/VaddNewInstall/hello_world_vadd/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from /media/tls/DEVDRIVE/VitisApps/AmdVitisMiscProjects/VaddNewInstall/hello_world_vadd/hls_config.cfg(5)
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1465] Applying ini 'part=xczu9eg-ffvb1156-2-e' from /media/tls/DEVDRIVE/VitisApps/AmdVitisMiscProjects/VaddNewInstall/hello_world_vadd/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1465] Applying ini 'clock=6.667ns' from /media/tls/DEVDRIVE/VitisApps/AmdVitisMiscProjects/VaddNewInstall/hello_world_vadd/hls_config.cfg(4)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-1465] Applying ini 'package.ip.name=vadd' from /media/tls/DEVDRIVE/VitisApps/AmdVitisMiscProjects/VaddNewInstall/hello_world_vadd/hls_config.cfg(9)
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from /media/tls/DEVDRIVE/VitisApps/AmdVitisMiscProjects/VaddNewInstall/hello_world_vadd/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying ini 'syn.dataflow.strict_mode=warning' from /media/tls/DEVDRIVE/VitisApps/AmdVitisMiscProjects/VaddNewInstall/hello_world_vadd/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying ini 'syn.debug.enable=1' from /media/tls/DEVDRIVE/VitisApps/AmdVitisMiscProjects/VaddNewInstall/hello_world_vadd/hls_config.cfg(12)
INFO: [HLS 200-1465] Applying ini 'syn.interface.m_axi_addr64=1' from /media/tls/DEVDRIVE/VitisApps/AmdVitisMiscProjects/VaddNewInstall/hello_world_vadd/hls_config.cfg(13)
INFO: [HLS 200-1465] Applying ini 'syn.interface.m_axi_auto_max_ports=0' from /media/tls/DEVDRIVE/VitisApps/AmdVitisMiscProjects/VaddNewInstall/hello_world_vadd/hls_config.cfg(14)
INFO: [HLS 200-1465] Applying ini 'syn.interface.m_axi_conservative_mode=1' from /media/tls/DEVDRIVE/VitisApps/AmdVitisMiscProjects/VaddNewInstall/hello_world_vadd/hls_config.cfg(15)
INFO: [HLS 200-1465] Applying ini 'syn.rtl.deadlock_detection=sim' from /media/tls/DEVDRIVE/VitisApps/AmdVitisMiscProjects/VaddNewInstall/hello_world_vadd/hls_config.cfg(16)
INFO: [HLS 200-1465] Applying ini 'syn.rtl.kernel_profile=1' from /media/tls/DEVDRIVE/VitisApps/AmdVitisMiscProjects/VaddNewInstall/hello_world_vadd/hls_config.cfg(17)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 2.45 seconds. CPU system time: 0.34 seconds. Elapsed time: 2.61 seconds; current allocated memory: 287.246 MB.
INFO: [HLS 200-10] Analyzing design file 'src/vadd.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.24 seconds. CPU system time: 0.47 seconds. Elapsed time: 0.85 seconds; current allocated memory: 288.820 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 157 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /media/tls/DEVDRIVE/VitisApps/AmdVitisMiscProjects/VaddNewInstall/hello_world_vadd/vadd/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 96 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /media/tls/DEVDRIVE/VitisApps/AmdVitisMiscProjects/VaddNewInstall/hello_world_vadd/vadd/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /media/tls/DEVDRIVE/VitisApps/AmdVitisMiscProjects/VaddNewInstall/hello_world_vadd/vadd/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 84 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /media/tls/DEVDRIVE/VitisApps/AmdVitisMiscProjects/VaddNewInstall/hello_world_vadd/vadd/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 84 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /media/tls/DEVDRIVE/VitisApps/AmdVitisMiscProjects/VaddNewInstall/hello_world_vadd/vadd/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 66 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /media/tls/DEVDRIVE/VitisApps/AmdVitisMiscProjects/VaddNewInstall/hello_world_vadd/vadd/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 66 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /media/tls/DEVDRIVE/VitisApps/AmdVitisMiscProjects/VaddNewInstall/hello_world_vadd/vadd/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 66 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /media/tls/DEVDRIVE/VitisApps/AmdVitisMiscProjects/VaddNewInstall/hello_world_vadd/vadd/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 66 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /media/tls/DEVDRIVE/VitisApps/AmdVitisMiscProjects/VaddNewInstall/hello_world_vadd/vadd/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /media/tls/DEVDRIVE/VitisApps/AmdVitisMiscProjects/VaddNewInstall/hello_world_vadd/vadd/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /media/tls/DEVDRIVE/VitisApps/AmdVitisMiscProjects/VaddNewInstall/hello_world_vadd/vadd/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /media/tls/DEVDRIVE/VitisApps/AmdVitisMiscProjects/VaddNewInstall/hello_world_vadd/vadd/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 72 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /media/tls/DEVDRIVE/VitisApps/AmdVitisMiscProjects/VaddNewInstall/hello_world_vadd/vadd/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 72 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /media/tls/DEVDRIVE/VitisApps/AmdVitisMiscProjects/VaddNewInstall/hello_world_vadd/vadd/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 86 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /media/tls/DEVDRIVE/VitisApps/AmdVitisMiscProjects/VaddNewInstall/hello_world_vadd/vadd/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 113 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /media/tls/DEVDRIVE/VitisApps/AmdVitisMiscProjects/VaddNewInstall/hello_world_vadd/vadd/hls/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'in1' for cosimulation. (src/vadd.cpp:104:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'in2' for cosimulation. (src/vadd.cpp:104:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'out' for cosimulation. (src/vadd.cpp:104:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< mem_wr> at src/vadd.cpp:89:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< execute> at src/vadd.cpp:80:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< mem_rd> at src/vadd.cpp:68:5 
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'mem_rd'(src/vadd.cpp:68:5) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/vadd.cpp:68:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'mem_rd'(src/vadd.cpp:68:5) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/vadd.cpp:68:5)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'mem_wr'(src/vadd.cpp:89:5) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/vadd.cpp:89:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.88 seconds. CPU system time: 0.59 seconds. Elapsed time: 7.06 seconds; current allocated memory: 291.320 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 291.320 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 291.441 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 291.453 MB.
WARNING: [HLS 200-805] An internal stream 'outStream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inStream2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inStream1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'vadd' (src/vadd.cpp:104), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'read_input'
	 'read_input.1'
	 'compute_add'
	 'write_result'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 313.594 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 380.344 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vadd' ...
WARNING: [SYN 201-103] Legalizing function name 'read_input.1' to 'read_input_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 380.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 380.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input_Pipeline_mem_rd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_rd'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'mem_rd'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 381.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 381.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 381.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 381.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_rd'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'mem_rd'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 381.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 381.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_add_Pipeline_execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'execute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 381.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 381.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 381.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 381.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_result_Pipeline_mem_wr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_wr'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'mem_wr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 382.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 382.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 382.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 382.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vadd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_write_result_U0 (from entry_proc_U0 to write_result_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 383.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 383.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 383.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_input_Pipeline_mem_rd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_input_Pipeline_mem_rd' pipeline 'mem_rd' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_input_Pipeline_mem_rd/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_input_Pipeline_mem_rd/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_input_Pipeline_mem_rd/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_input_Pipeline_mem_rd/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_input_Pipeline_mem_rd/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_input_Pipeline_mem_rd/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_input_Pipeline_mem_rd/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_input_Pipeline_mem_rd/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_input_Pipeline_mem_rd/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_input_Pipeline_mem_rd/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_input_Pipeline_mem_rd/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_input_Pipeline_mem_rd/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_input_Pipeline_mem_rd'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 383.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 385.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_input_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_input_1' pipeline 'mem_rd' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_input_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 387.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_add_Pipeline_execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_add_Pipeline_execute' pipeline 'execute' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_add_Pipeline_execute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 389.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 390.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_result_Pipeline_mem_wr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_result_Pipeline_mem_wr' pipeline 'mem_wr' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_result_Pipeline_mem_wr/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_result_Pipeline_mem_wr/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_result_Pipeline_mem_wr/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_result_Pipeline_mem_wr/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_result_Pipeline_mem_wr/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_result_Pipeline_mem_wr/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_result_Pipeline_mem_wr/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_result_Pipeline_mem_wr/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_result_Pipeline_mem_wr/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_result_Pipeline_mem_wr/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_result_Pipeline_mem_wr/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_result_Pipeline_mem_wr/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_result_Pipeline_mem_wr/m_axi_gmem0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_result_Pipeline_mem_wr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 390.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_result'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 392.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vadd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'vadd/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vadd/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vadd/in1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vadd/in2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vadd/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vadd/size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'vadd' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'in1', 'in2', 'out_r', 'size' and 'return' to AXI-Lite port control.
WARNING: [HLS 200-656] Deadlocks can occur since process read_input.1 is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-656.html
INFO: [RTGEN 206-100] Finished creating RTL model for 'vadd'.
INFO: [RTMG 210-285] Implementing FIFO 'out_r_c_U(vadd_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'size_c1_U(vadd_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inStream1_U(vadd_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inStream2_U(vadd_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'size_c_U(vadd_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outStream_U(vadd_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_write_result_U0_U(vadd_start_for_write_result_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_compute_add_U0_U(vadd_start_for_compute_add_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 395.277 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.21 seconds; current allocated memory: 398.512 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.82 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.86 seconds; current allocated memory: 407.199 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for vadd.
INFO: [VLOG 209-307] Generating Verilog RTL for vadd.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Sep 18 01:53:31 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/media/tls/DEVDRIVE/VitisApps/AmdVitisMiscProjects/VaddNewInstall/hello_world_vadd/vadd/hls/hls_data.json outdir=/media/tls/DEVDRIVE/VitisApps/AmdVitisMiscProjects/VaddNewInstall/hello_world_vadd/vadd/hls/impl/ip srcdir=/media/tls/DEVDRIVE/VitisApps/AmdVitisMiscProjects/VaddNewInstall/hello_world_vadd/vadd/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /media/tls/DEVDRIVE/VitisApps/AmdVitisMiscProjects/VaddNewInstall/hello_world_vadd/vadd/hls/impl/ip/misc
INFO: Copied 21 verilog file(s) to /media/tls/DEVDRIVE/VitisApps/AmdVitisMiscProjects/VaddNewInstall/hello_world_vadd/vadd/hls/impl/ip/hdl/verilog
INFO: Copied 18 vhdl file(s) to /media/tls/DEVDRIVE/VitisApps/AmdVitisMiscProjects/VaddNewInstall/hello_world_vadd/vadd/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to /media/tls/DEVDRIVE/VitisApps/AmdVitisMiscProjects/VaddNewInstall/hello_world_vadd/vadd/hls/impl/ip/drivers
WARNING: [Common 17-1496] Vivado tclapp support version doesn't have install/uninstall hooks. Please update support using ::tclapp::update_support command.
WARNING: [Common 17-1496] Vivado tclapp support version doesn't have install/uninstall hooks. Please update support using ::tclapp::update_support command.
WARNING: [Common 17-1496] Vivado tclapp support version doesn't have install/uninstall hooks. Please update support using ::tclapp::update_support command.
WARNING: [Common 17-1496] Vivado tclapp support version doesn't have install/uninstall hooks. Please update support using ::tclapp::update_support command.
WARNING: [Common 17-1496] Vivado tclapp support version doesn't have install/uninstall hooks. Please update support using ::tclapp::update_support command.
WARNING: [Common 17-1496] Vivado tclapp support version doesn't have install/uninstall hooks. Please update support using ::tclapp::update_support command.
ipx::create_core: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1436.961 ; gain = 56.836 ; free physical = 22328 ; free virtual = 28754
INFO: Import ports from HDL: /media/tls/DEVDRIVE/VitisApps/AmdVitisMiscProjects/VaddNewInstall/hello_world_vadd/vadd/hls/impl/ip/hdl/vhdl/vadd.vhd (vadd)
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add data interface event_done
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: Add interrupt interface interrupt
INFO: Add data interface event_start
INFO: Add axi4full interface m_axi_gmem0
INFO: Add axi4full interface m_axi_gmem1
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /media/tls/DEVDRIVE/VitisApps/AmdVitisMiscProjects/VaddNewInstall/hello_world_vadd/vadd/hls/impl/ip/component.xml
Generating XO file: vadd.xo in directory /media/tls/DEVDRIVE/VitisApps/AmdVitisMiscProjects/VaddNewInstall/hello_world_vadd/vadd/hls/..
Running: package_xo -xo_path /media/tls/DEVDRIVE/VitisApps/AmdVitisMiscProjects/VaddNewInstall/hello_world_vadd/vadd/hls/../vadd.xo -kernel_xml /media/tls/DEVDRIVE/VitisApps/AmdVitisMiscProjects/VaddNewInstall/hello_world_vadd/vadd/hls/kernel.xml -kernel_name vadd -ip_directory /media/tls/DEVDRIVE/VitisApps/AmdVitisMiscProjects/VaddNewInstall/hello_world_vadd/vadd/hls/impl/ip -kernel_files /media/tls/DEVDRIVE/VitisApps/AmdVitisMiscProjects/VaddNewInstall/hello_world_vadd/vadd/hls/../../src/vadd.cpp -hls_directory /media/tls/DEVDRIVE/VitisApps/AmdVitisMiscProjects/VaddNewInstall/hello_world_vadd/vadd/hls/impl/misc/hls_files -kernel_json /media/tls/DEVDRIVE/VitisApps/AmdVitisMiscProjects/VaddNewInstall/hello_world_vadd/vadd/hls/hls_data.json
INFO: Created IP archive /media/tls/DEVDRIVE/VitisApps/AmdVitisMiscProjects/VaddNewInstall/hello_world_vadd/vadd/hls/impl/ip/xilinx_com_hls_vadd_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Wed Sep 18 01:53:41 2024...
INFO: [HLS 200-802] Generated output file vadd/vadd.xo
INFO: [HLS 200-112] Total CPU user time: 20.34 seconds. Total CPU system time: 2.59 seconds. Total elapsed time: 30.57 seconds; peak allocated memory: 412.418 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 34s
