# Compile of instr_ROM_tb.sv was successful.
vsim -gui work.instr_ROM_tb work.instr_ROM
# vsim -gui work.instr_ROM_tb work.instr_ROM 
# Start time: 19:30:17 on Jun 02,2024
# Loading sv_std.std
# Loading work.instr_ROM_tb
# Loading work.instr_ROM
run -all
# Testing instr_ROM with various program counter values:
# At prog_ctr =    0, mach_code = 111000111
# At prog_ctr =    1, mach_code = 110011000
# At prog_ctr =    2, mach_code = 000011001
# At prog_ctr =    3, mach_code = 001010101
# At prog_ctr =    4, mach_code = 110101010
# At prog_ctr =    5, mach_code = 111000111
# At prog_ctr =    6, mach_code = 110011000
# At prog_ctr =    7, mach_code = 000011001
# At prog_ctr =    8, mach_code = 001010101
# At prog_ctr =    9, mach_code = 110101010
# At prog_ctr =   10, mach_code = 111000111
# At prog_ctr =   11, mach_code = 110011000
# At prog_ctr =   12, mach_code = 000011001
# At prog_ctr =   13, mach_code = 001010101
# At prog_ctr =   14, mach_code = 110101010
# At prog_ctr =   15, mach_code = 111000111
# ** Note: $finish    : C:/Users/Max/Documents/GitHub/141architecture/instr_ROM_tb.sv(35)
#    Time: 180 ns  Iteration: 0  Instance: /instr_ROM_tb
# 1
# Break in Module instr_ROM_tb at C:/Users/Max/Documents/GitHub/141architecture/instr_ROM_tb.sv line 35
quit -sim
# End time: 19:31:44 on Jun 02,2024, Elapsed time: 0:01:27
# Errors: 0, Warnings: 2
# Compile of accum_tb.sv was successful.
# Compile of accumulator.sv was successful.
# Compile of alu.sv was successful.
# Compile of alu_tb.sv was successful.
# Compile of control.sv was successful.
# Compile of control_tb.sv was successful.
# Compile of dat_mem.sv was successful.
# Compile of instr_ROM.sv was successful.
# Compile of PC.sv was successful.
# Compile of PC_LUT.sv was successful.
# Compile of prog3.sv failed with 1 errors.
# Compile of reg_file.sv was successful.
# Compile of top_level.sv was successful.
# Compile of instr_ROM_tb.sv was successful.
# Compile of PC_LUT_tb.sv was successful.
# 15 compiles, 1 failed with 1 error.
# Compile of PC_tb.sv was successful.
vsim -gui work.PC_tb work.PC
# vsim -gui work.PC_tb work.PC 
# Start time: 19:53:54 on Jun 02,2024
# Loading sv_std.std
# Loading work.PC_tb
# Loading work.PC
run -all
# Test 1 - Increment: prog_ctr should be 1, actual    x
# Test failed: prog_ctr is not incrementing correctly.
# ** Note: $finish    : C:/Users/Max/Documents/GitHub/141architecture/PC_tb.sv(35)
#    Time: 25 ps  Iteration: 1  Instance: /PC_tb
# 1
# Break in Module PC_tb at C:/Users/Max/Documents/GitHub/141architecture/PC_tb.sv line 35
quit -sim
# Compile of PC_tb.sv failed with 2 errors.
# End time: 19:57:25 on Jun 02,2024, Elapsed time: 0:03:31
# Errors: 0, Warnings: 5
# Compile of PC_tb.sv was successful.
vsim -gui work.PC_tb work.PC
# vsim -gui work.PC_tb work.PC 
# Start time: 19:58:35 on Jun 02,2024
# Loading sv_std.std
# Loading work.PC_tb
# Loading work.PC
run -all
# Test 1 - Increment: prog_ctr should be 1, actual    0
# Test failed: prog_ctr is not incrementing correctly.
# ** Note: $finish    : C:/Users/Max/Documents/GitHub/141architecture/PC_tb.sv(36)
#    Time: 25 ps  Iteration: 1  Instance: /PC_tb
# 1
# Break in Module PC_tb at C:/Users/Max/Documents/GitHub/141architecture/PC_tb.sv line 36
quit -sim
# Compile of PC_tb.sv was successful.
vsim -gui work.PC_tb work.PC
# End time: 20:01:06 on Jun 02,2024, Elapsed time: 0:02:31
# Errors: 0, Warnings: 3
# vsim -gui work.PC_tb work.PC 
# Start time: 20:01:06 on Jun 02,2024
# Loading sv_std.std
# Loading work.PC_tb
# Loading work.PC
run -all
# Test 1 - Increment: prog_ctr should be 1, actual    0
# Test failed: prog_ctr is not incrementing correctly.
# ** Note: $finish    : C:/Users/Max/Documents/GitHub/141architecture/PC_tb.sv(36)
#    Time: 25 ps  Iteration: 1  Instance: /PC_tb
# 1
# Break in Module PC_tb at C:/Users/Max/Documents/GitHub/141architecture/PC_tb.sv line 36
quit -sim
# Compile of PC_tb.sv failed with 1 errors.
# End time: 20:09:08 on Jun 02,2024, Elapsed time: 0:08:02
# Errors: 0, Warnings: 2
# Compile of PC_tb.sv was successful.
vsim -gui work.PC_tb work.PC
# vsim -gui work.PC_tb work.PC 
# Start time: 20:10:02 on Jun 02,2024
# Loading sv_std.std
# Loading work.PC_tb
# Loading work.PC
run -all
# Test 1 - Increment: prog_ctr should be 1, actual    x
# Test failed: prog_ctr is not incrementing correctly.
# ** Note: $finish    : C:/Users/Max/Documents/GitHub/141architecture/PC_tb.sv(35)
#    Time: 25 ps  Iteration: 1  Instance: /PC_tb
# 1
# Break in Module PC_tb at C:/Users/Max/Documents/GitHub/141architecture/PC_tb.sv line 35
# Compile of PC_tb.sv was successful.
quit -sim
# End time: 20:14:40 on Jun 02,2024, Elapsed time: 0:04:38
# Errors: 0, Warnings: 2
vsim -gui work.PC_tb work.PC
# vsim -gui work.PC_tb work.PC 
# Start time: 20:15:10 on Jun 02,2024
# Loading sv_std.std
# Loading work.PC_tb
# Loading work.PC
run -all
# Test 1 - Increment: prog_ctr should be 1, actual    x
# Test failed: prog_ctr is not incrementing correctly.
# ** Note: $finish    : C:/Users/Max/Documents/GitHub/141architecture/PC_tb.sv(35)
#    Time: 25 ps  Iteration: 1  Instance: /PC_tb
# 1
# Break in Module PC_tb at C:/Users/Max/Documents/GitHub/141architecture/PC_tb.sv line 35
quit -sim
# Compile of PC_tb.sv was successful.
run -all
# End time: 20:17:55 on Jun 02,2024, Elapsed time: 0:02:45
# Errors: 0, Warnings: 3
# No Design Loaded!
vsim -gui work.PC_tb work.PC
# vsim -gui work.PC_tb work.PC 
# Start time: 20:17:55 on Jun 02,2024
# Loading sv_std.std
# Loading work.PC_tb
# Loading work.PC
run -all
# Test 1 - Increment: prog_ctr should be 1, actual    x
# Test failed: prog_ctr is not incrementing correctly.
# ** Note: $finish    : C:/Users/Max/Documents/GitHub/141architecture/PC_tb.sv(35)
#    Time: 25 ps  Iteration: 1  Instance: /PC_tb
# 1
# Break in Module PC_tb at C:/Users/Max/Documents/GitHub/141architecture/PC_tb.sv line 35
quit -sim
# Compile of PC_tb.sv was successful.
vsim -gui work.PC_tb work.PC
# End time: 20:21:12 on Jun 02,2024, Elapsed time: 0:03:17
# Errors: 0, Warnings: 2
# vsim -gui work.PC_tb work.PC 
# Start time: 20:21:13 on Jun 02,2024
# Loading sv_std.std
# Loading work.PC_tb
# Loading work.PC
run -all
# Test 1 - Increment: prog_ctr should be 1, actual    x
# Test failed: prog_ctr is not incrementing correctly.
# ** Note: $finish    : C:/Users/Max/Documents/GitHub/141architecture/PC_tb.sv(35)
#    Time: 30 ps  Iteration: 0  Instance: /PC_tb
# 1
# Break in Module PC_tb at C:/Users/Max/Documents/GitHub/141architecture/PC_tb.sv line 35
quit -sim
# End time: 19:01:41 on Jun 04,2024, Elapsed time: 46:40:28
# Errors: 0, Warnings: 1
# Compile of PC.sv failed with 3 errors.
# Compile of PC_tb.sv was successful.
# 2 compiles, 1 failed with 3 errors.
# Compile of PC.sv was successful.
vsim -gui work.PC_tb work.PC
# vsim -gui work.PC_tb work.PC 
# Start time: 19:04:04 on Jun 04,2024
# Loading sv_std.std
# Loading work.PC_tb
# Loading work.PC
run -all
# Test 1 - Increment: prog_ctr should be 1, actual    x
# Test failed: prog_ctr is not incrementing correctly.
# ** Note: $finish    : C:/Users/Max/Documents/GitHub/141architecture/PC_tb.sv(35)
#    Time: 30 ps  Iteration: 0  Instance: /PC_tb
# 1
# Break in Module PC_tb at C:/Users/Max/Documents/GitHub/141architecture/PC_tb.sv line 35
# Break key hit
quit -sim
# End time: 19:06:34 on Jun 04,2024, Elapsed time: 0:02:30
# Errors: 0, Warnings: 3
# Compile of PC.sv was successful.
vsim -gui work.PC_tb work.PC
# vsim -gui work.PC_tb work.PC 
# Start time: 19:06:44 on Jun 04,2024
# Loading sv_std.std
# Loading work.PC_tb
# Loading work.PC
run -all
# Test 1 - Increment: prog_ctr should be 1, actual    1
# Test passed: prog_ctr is incrementing correctly.
# ** Note: $finish    : C:/Users/Max/Documents/GitHub/141architecture/PC_tb.sv(35)
#    Time: 30 ps  Iteration: 0  Instance: /PC_tb
# 1
# Break in Module PC_tb at C:/Users/Max/Documents/GitHub/141architecture/PC_tb.sv line 35
# Load canceled
# UVM Details: design does not contain any  UVM components, UVM debugging is disabled, or an  unknown questa_uvm_pkg has been loaded.
quit -sim
# End time: 19:10:27 on Jun 04,2024, Elapsed time: 0:03:43
# Errors: 0, Warnings: 2
# Compile of PC_tb.sv was successful.
vsim -gui work.PC_tb work.PC
# vsim -gui work.PC_tb work.PC 
# Start time: 19:10:51 on Jun 04,2024
# Loading sv_std.std
# Loading work.PC_tb
# Loading work.PC
run -all
# Test 1 - Increment: prog_ctr should be 1, actual    0
# Test failed: prog_ctr is not incrementing correctly.
# Test 2 - Increment: prog_ctr should be 2, actual    1
# Test failed: prog_ctr is not incrementing correctly on second cycle.
# ** Note: $finish    : C:/Users/Max/Documents/GitHub/141architecture/PC_tb.sv(44)
#    Time: 50 ps  Iteration: 0  Instance: /PC_tb
# 1
# Break in Module PC_tb at C:/Users/Max/Documents/GitHub/141architecture/PC_tb.sv line 44
quit -sim
# End time: 19:13:59 on Jun 04,2024, Elapsed time: 0:03:08
# Errors: 0, Warnings: 2
# Compile of PC_tb.sv was successful.
vsim -gui work.PC_tb work.PC
# vsim -gui work.PC_tb work.PC 
# Start time: 19:14:18 on Jun 04,2024
# Loading sv_std.std
# Loading work.PC_tb
# Loading work.PC
# Load canceled
run -all
# Test 1 - Increment: prog_ctr should be 1, actual    1
# Test passed: prog_ctr is incrementing correctly.
# Test 2 - Increment: prog_ctr should be 2, actual    2
# Test passed: prog_ctr is incrementing correctly on second cycle.
# ** Note: $finish    : C:/Users/Max/Documents/GitHub/141architecture/PC_tb.sv(42)
#    Time: 50 ps  Iteration: 0  Instance: /PC_tb
# 1
# Break in Module PC_tb at C:/Users/Max/Documents/GitHub/141architecture/PC_tb.sv line 42
quit -sim
# End time: 19:24:10 on Jun 04,2024, Elapsed time: 0:09:52
# Errors: 0, Warnings: 2
# Compile of PC_tb.sv was successful.
vsim -gui work.PC_tb work.PC
# vsim -gui work.PC_tb work.PC 
# Start time: 19:24:24 on Jun 04,2024
# Loading sv_std.std
# Loading work.PC_tb
# Loading work.PC
run -all
# Test           1 - Increment: prog_ctr should be           1, actual    1
# Test passed: prog_ctr is incrementing correctly at cycle           1.
# Test           2 - Increment: prog_ctr should be           2, actual    3
# Test failed: prog_ctr is not incrementing correctly at cycle           2.
# Test           3 - Increment: prog_ctr should be           3, actual    5
# Test failed: prog_ctr is not incrementing correctly at cycle           3.
# Test           4 - Increment: prog_ctr should be           4, actual    7
# Test failed: prog_ctr is not incrementing correctly at cycle           4.
# Test           5 - Increment: prog_ctr should be           5, actual    9
# Test failed: prog_ctr is not incrementing correctly at cycle           5.
# Test           6 - Increment: prog_ctr should be           6, actual   11
# Test failed: prog_ctr is not incrementing correctly at cycle           6.
# Test           7 - Increment: prog_ctr should be           7, actual   13
# Test failed: prog_ctr is not incrementing correctly at cycle           7.
# Test           8 - Increment: prog_ctr should be           8, actual   15
# Test failed: prog_ctr is not incrementing correctly at cycle           8.
# Test           9 - Increment: prog_ctr should be           9, actual   17
# Test failed: prog_ctr is not incrementing correctly at cycle           9.
# Test          10 - Increment: prog_ctr should be          10, actual   19
# Test failed: prog_ctr is not incrementing correctly at cycle          10.
# Test          11 - Increment: prog_ctr should be          11, actual   21
# Test failed: prog_ctr is not incrementing correctly at cycle          11.
# Test          12 - Increment: prog_ctr should be          12, actual   23
# Test failed: prog_ctr is not incrementing correctly at cycle          12.
# Test          13 - Increment: prog_ctr should be          13, actual   25
# Test failed: prog_ctr is not incrementing correctly at cycle          13.
# Test          14 - Increment: prog_ctr should be          14, actual   27
# Test failed: prog_ctr is not incrementing correctly at cycle          14.
# Test          15 - Increment: prog_ctr should be          15, actual   29
# Test failed: prog_ctr is not incrementing correctly at cycle          15.
# ** Note: $finish    : C:/Users/Max/Documents/GitHub/141architecture/PC_tb.sv(37)
#    Time: 310 ps  Iteration: 0  Instance: /PC_tb
# 1
# Break in Module PC_tb at C:/Users/Max/Documents/GitHub/141architecture/PC_tb.sv line 37
# Load canceled
quit -sim
# Compile of PC_tb.sv was successful.
vsim -gui work.PC_tb work.PC
# End time: 19:25:57 on Jun 04,2024, Elapsed time: 0:01:33
# Errors: 0, Warnings: 3
# vsim -gui work.PC_tb work.PC 
# Start time: 19:25:57 on Jun 04,2024
# Loading sv_std.std
# Loading work.PC_tb
# Loading work.PC
run -all
# Test           1 - Increment: prog_ctr should be           1, actual    0
# Test failed: prog_ctr is not incrementing correctly at cycle           1.
# Test           2 - Increment: prog_ctr should be           2, actual    1
# Test failed: prog_ctr is not incrementing correctly at cycle           2.
# Test           3 - Increment: prog_ctr should be           3, actual    2
# Test failed: prog_ctr is not incrementing correctly at cycle           3.
# Test           4 - Increment: prog_ctr should be           4, actual    3
# Test failed: prog_ctr is not incrementing correctly at cycle           4.
# Test           5 - Increment: prog_ctr should be           5, actual    4
# Test failed: prog_ctr is not incrementing correctly at cycle           5.
# Test           6 - Increment: prog_ctr should be           6, actual    5
# Test failed: prog_ctr is not incrementing correctly at cycle           6.
# Test           7 - Increment: prog_ctr should be           7, actual    6
# Test failed: prog_ctr is not incrementing correctly at cycle           7.
# Test           8 - Increment: prog_ctr should be           8, actual    7
# Test failed: prog_ctr is not incrementing correctly at cycle           8.
# Test           9 - Increment: prog_ctr should be           9, actual    8
# Test failed: prog_ctr is not incrementing correctly at cycle           9.
# Test          10 - Increment: prog_ctr should be          10, actual    9
# Test failed: prog_ctr is not incrementing correctly at cycle          10.
# Test          11 - Increment: prog_ctr should be          11, actual   10
# Test failed: prog_ctr is not incrementing correctly at cycle          11.
# Test          12 - Increment: prog_ctr should be          12, actual   11
# Test failed: prog_ctr is not incrementing correctly at cycle          12.
# Test          13 - Increment: prog_ctr should be          13, actual   12
# Test failed: prog_ctr is not incrementing correctly at cycle          13.
# Test          14 - Increment: prog_ctr should be          14, actual   13
# Test failed: prog_ctr is not incrementing correctly at cycle          14.
# Test          15 - Increment: prog_ctr should be          15, actual   14
# Test failed: prog_ctr is not incrementing correctly at cycle          15.
# ** Note: $finish    : C:/Users/Max/Documents/GitHub/141architecture/PC_tb.sv(37)
#    Time: 160 ps  Iteration: 0  Instance: /PC_tb
# 1
# Break in Module PC_tb at C:/Users/Max/Documents/GitHub/141architecture/PC_tb.sv line 37
quit -sim
# End time: 19:27:26 on Jun 04,2024, Elapsed time: 0:01:29
# Errors: 0, Warnings: 1
# Compile of PC_tb.sv was successful.
vsim -gui work.PC_tb work.PC
# vsim -gui work.PC_tb work.PC 
# Start time: 19:27:47 on Jun 04,2024
# Loading sv_std.std
# Loading work.PC_tb
# Loading work.PC
run -all
# Test           1 - Increment: prog_ctr should be           1, actual    1
# Test passed: prog_ctr is incrementing correctly at cycle           1.
# Test           2 - Increment: prog_ctr should be           2, actual    2
# Test passed: prog_ctr is incrementing correctly at cycle           2.
# Test           3 - Increment: prog_ctr should be           3, actual    3
# Test passed: prog_ctr is incrementing correctly at cycle           3.
# Test           4 - Increment: prog_ctr should be           4, actual    4
# Test passed: prog_ctr is incrementing correctly at cycle           4.
# Test           5 - Increment: prog_ctr should be           5, actual    5
# Test passed: prog_ctr is incrementing correctly at cycle           5.
# Test           6 - Increment: prog_ctr should be           6, actual    6
# Test passed: prog_ctr is incrementing correctly at cycle           6.
# Test           7 - Increment: prog_ctr should be           7, actual    7
# Test passed: prog_ctr is incrementing correctly at cycle           7.
# Test           8 - Increment: prog_ctr should be           8, actual    8
# Test passed: prog_ctr is incrementing correctly at cycle           8.
# Test           9 - Increment: prog_ctr should be           9, actual    9
# Test passed: prog_ctr is incrementing correctly at cycle           9.
# Test          10 - Increment: prog_ctr should be          10, actual   10
# Test passed: prog_ctr is incrementing correctly at cycle          10.
# Test          11 - Increment: prog_ctr should be          11, actual   11
# Test passed: prog_ctr is incrementing correctly at cycle          11.
# Test          12 - Increment: prog_ctr should be          12, actual   12
# Test passed: prog_ctr is incrementing correctly at cycle          12.
# Test          13 - Increment: prog_ctr should be          13, actual   13
# Test passed: prog_ctr is incrementing correctly at cycle          13.
# Test          14 - Increment: prog_ctr should be          14, actual   14
# Test passed: prog_ctr is incrementing correctly at cycle          14.
# Test          15 - Increment: prog_ctr should be          15, actual   15
# Test passed: prog_ctr is incrementing correctly at cycle          15.
# ** Note: $finish    : C:/Users/Max/Documents/GitHub/141architecture/PC_tb.sv(38)
#    Time: 170 ps  Iteration: 0  Instance: /PC_tb
# 1
# Break in Module PC_tb at C:/Users/Max/Documents/GitHub/141architecture/PC_tb.sv line 38
quit -sim
# End time: 19:33:29 on Jun 04,2024, Elapsed time: 0:05:42
# Errors: 0, Warnings: 2
# Load canceled
# Load canceled
# Compile of reg_file_tb.sv was successful.
# Compile of accum_tb.sv was successful.
# Compile of accumulator.sv was successful.
# Compile of alu.sv was successful.
# Compile of alu_tb.sv was successful.
# Compile of control.sv was successful.
# Compile of control_tb.sv was successful.
# Compile of dat_mem.sv was successful.
# Compile of instr_ROM.sv was successful.
# Compile of PC.sv was successful.
# Compile of PC_LUT.sv was successful.
# Compile of prog3.sv failed with 1 errors.
# Compile of reg_file.sv was successful.
# Compile of top_level.sv was successful.
# Compile of instr_ROM_tb.sv was successful.
# Compile of PC_LUT_tb.sv was successful.
# Compile of PC_tb.sv was successful.
# Compile of reg_file_tb.sv was successful.
# 17 compiles, 1 failed with 1 error.
vsim -gui work.reg_file_tb work.reg_file
# vsim -gui work.reg_file_tb work.reg_file 
# Start time: 19:34:39 on Jun 04,2024
# Loading sv_std.std
# Loading work.reg_file_tb
# Loading work.reg_file
run -all
# Test Write: Address 03, Data Written aa
# Test Read A: Address 03, Data Read aa
# Test Case 1 Passed
# Test Case 2 Passed: Done signal asserted correctly
# ** Note: $finish    : C:/Users/Max/Documents/GitHub/141architecture/reg_file_tb.sv(79)
#    Time: 80 ns  Iteration: 0  Instance: /reg_file_tb
# 1
# Break in Module reg_file_tb at C:/Users/Max/Documents/GitHub/141architecture/reg_file_tb.sv line 79
quit -sim
# End time: 20:06:30 on Jun 04,2024, Elapsed time: 0:31:51
# Errors: 0, Warnings: 4
# Compile of accum_tb.sv was successful.
# Compile of accumulator.sv was successful.
# Compile of alu.sv was successful.
# Compile of alu_tb.sv was successful.
# Compile of control.sv was successful.
# Compile of control_tb.sv was successful.
# Compile of dat_mem.sv was successful.
# Compile of instr_ROM.sv was successful.
# Compile of PC.sv was successful.
# Compile of PC_LUT.sv was successful.
# Compile of prog3.sv failed with 2 errors.
# Compile of reg_file.sv was successful.
# Compile of top_level.sv was successful.
# Compile of instr_ROM_tb.sv was successful.
# Compile of PC_LUT_tb.sv was successful.
# Compile of PC_tb.sv was successful.
# Compile of reg_file_tb.sv was successful.
# 17 compiles, 1 failed with 2 errors.
# Load canceled
# Compile of top_level_tb.sv was successful.
# Load canceled
vsim -gui work.top_level work.reg_file work.PC_LUT work.PC work.instr_ROM work.dat_mem work.control work.alu work.Accumulator
# vsim -gui work.top_level work.reg_file work.PC_LUT work.PC work.instr_ROM work.dat_mem work.control work.alu work.Accumulator 
# Start time: 20:09:27 on Jun 04,2024
# Loading sv_std.std
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.instr_ROM
# Loading work.control
# Loading work.Accumulator
# Loading work.reg_file
# Loading work.alu
# Loading work.dat_mem
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (8) for port 'rd_addrA'. The port definition is at: C:/Users/Max/Documents/GitHub/141architecture/reg_file.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /top_level/rf1 File: C:/Users/Max/Documents/GitHub/141architecture/top_level.sv Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (8) for port 'rd_addrB'. The port definition is at: C:/Users/Max/Documents/GitHub/141architecture/reg_file.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /top_level/rf1 File: C:/Users/Max/Documents/GitHub/141architecture/top_level.sv Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'wr_addr'. The port definition is at: C:/Users/Max/Documents/GitHub/141architecture/reg_file.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /top_level/rf1 File: C:/Users/Max/Documents/GitHub/141architecture/top_level.sv Line: 117
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dm1'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /top_level/dm1 File: C:/Users/Max/Documents/GitHub/141architecture/top_level.sv Line: 141
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'addr'. The port definition is at: C:/Users/Max/Documents/GitHub/141architecture/dat_mem.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /top_level/dm1 File: C:/Users/Max/Documents/GitHub/141architecture/top_level.sv Line: 141
# ** Warning: (vsim-3722) C:/Users/Max/Documents/GitHub/141architecture/top_level.sv(141): [TFMPC] - Missing connection for port 'done'.
quit -sim
# Compile of top_level.sv was successful.
# End time: 20:14:14 on Jun 04,2024, Elapsed time: 0:04:47
# Errors: 0, Warnings: 13
# Compile of top_level.sv was successful.
vsim -gui work.top_level work.reg_file work.PC_LUT work.PC work.instr_ROM work.dat_mem work.control work.alu work.Accumulator
# vsim -gui work.top_level work.reg_file work.PC_LUT work.PC work.instr_ROM work.dat_mem work.control work.alu work.Accumulator 
# Start time: 20:17:01 on Jun 04,2024
# Loading sv_std.std
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.instr_ROM
# Loading work.control
# Loading work.Accumulator
# Loading work.reg_file
# Loading work.alu
# Loading work.dat_mem
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (8) for port 'rd_addrA'. The port definition is at: C:/Users/Max/Documents/GitHub/141architecture/reg_file.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /top_level/rf1 File: C:/Users/Max/Documents/GitHub/141architecture/top_level.sv Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (8) for port 'rd_addrB'. The port definition is at: C:/Users/Max/Documents/GitHub/141architecture/reg_file.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /top_level/rf1 File: C:/Users/Max/Documents/GitHub/141architecture/top_level.sv Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (8) for port 'wr_addr'. The port definition is at: C:/Users/Max/Documents/GitHub/141architecture/reg_file.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /top_level/rf1 File: C:/Users/Max/Documents/GitHub/141architecture/top_level.sv Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'addr'. The port definition is at: C:/Users/Max/Documents/GitHub/141architecture/dat_mem.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /top_level/dm1 File: C:/Users/Max/Documents/GitHub/141architecture/top_level.sv Line: 141
run -all
run -all
add wave -position insertpoint sim:/top_level/*
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (8) for port 'rd_addrA'. The port definition is at: C:/Users/Max/Documents/GitHub/141architecture/reg_file.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /top_level/rf1 File: C:/Users/Max/Documents/GitHub/141architecture/top_level.sv Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (8) for port 'rd_addrB'. The port definition is at: C:/Users/Max/Documents/GitHub/141architecture/reg_file.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /top_level/rf1 File: C:/Users/Max/Documents/GitHub/141architecture/top_level.sv Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (8) for port 'wr_addr'. The port definition is at: C:/Users/Max/Documents/GitHub/141architecture/reg_file.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /top_level/rf1 File: C:/Users/Max/Documents/GitHub/141architecture/top_level.sv Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'addr'. The port definition is at: C:/Users/Max/Documents/GitHub/141architecture/dat_mem.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /top_level/dm1 File: C:/Users/Max/Documents/GitHub/141architecture/top_level.sv Line: 141
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# End time: 20:19:43 on Jun 04,2024, Elapsed time: 0:02:42
# Errors: 0, Warnings: 5
