
always @(posedge clk or posedge areset) begin
    if (areset)
        q <= 4'b0;
    else if (load)
        q <= data;
    else if (ena)
        q <= {1'b0, q[3:1]};
end
endmodule