Starting process: IPCFG

GenerateCore within package Core_Generate 1.0.0 in file LatticeIP_generate.tcl
Starting process: '"/home/soft/lattice/diamond/2.2_x64/bin/lin64/synpwrap" -rem -e sgmii_gbe_pcs36 -target lattice-ecp3'

Warning: You are running on an unsupported platform 
End process: completed successfully.

Starting process: '"/home/soft/lattice/diamond/2.2_x64/ispfpga/bin/lin64/edif2ngd" -ip "/home/hadaq/sgmii_gbepcs_v3.6/lib/../.." -ic sgmii_gbepcs_v3.6 -l LatticeECP3 -nopropwarn "syn_results/sgmii_gbe_pcs36.edi" "sgmii_gbe_pcs36.ngo"'
edif2ngd:  version Diamond (64-bit) 2.2.0.101

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2013 Lattice Semiconductor Corporation,  All rights reserved.
No device specified. Will use default.

Writing the design to sgmii_gbe_pcs36.ngo...

End process: completed successfully.

=============================================================================
Filelist generated by IPexpress    06/19/2013    11:50:18          
Filename: sgmii_gbe_pcs36_filelist.log                                         
Copyright(c) 2008 Lattice Semiconductor Corporation. All rights reserved.   
=============================================================================
-----------------------------------------------------------------------------
Basic IP Core Files
Output Directory: /home/hadaq/greg/projects/git/gbe2_ecp3/ipcores_ecp3/sgmii_gbe_pcs36 
-----------------------------------------------------------------------------
  sgmii_gbe_pcs36.lpc
      : IP ispLEVER LPC File
  sgmii_gbe_pcs36.ngo
      : IP ispLEVER Database File
  sgmii_gbe_pcs36_bb.v
      : IP Verilog Blackbox Module
  sgmii_gbe_pcs36_inst.v
      : IP Verilog Instantiation Template
  sgmii_gbe_pcs36_beh.v
      : IP Verilog Behaviorial Sim Model
  sgmii_gbe_pcs36_gen.log
      : IP Status Log
  sgmii_gbe_pcs36_generate.log
      : IP Generate Log
-----------------------------------------------------------------------------
Supplemental Evaluation Files:
-----------------------------------------------------------------------------

---------------------------------:
    COMMON TO ALL CONFIGURATIONS :
---------------------------------:

    Hardware Specific Models
    ../sgmii_pcs_eval/models/ecp3/pcs_serdes 

    Testbench
    ../sgmii_pcs_eval/testbench

------------------------------------------------
    SPECIFIC TO sgmii_gbe_pcs36 CONFIGURATION 
------------------------------------------------

    Source Files
    ../sgmii_pcs_eval/sgmii_gbe_pcs36/src/rtl/ecp3

    Simulation
    ../sgmii_pcs_eval/sgmii_gbe_pcs36/sim/modelsim

    FPGA Implementation Files
    ../sgmii_pcs_eval/sgmii_gbe_pcs36/impl

Total Warnings:  1


Total Errors:  0



