Info: Generated by version: 19.2 build 57
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /local/scratch/mn416/de10-soak-test/de10-pro/DE10_Pro_QSYS.qsys --synthesis=VERILOG --output-directory=/local/scratch/mn416/de10-soak-test/de10-pro/DE10_Pro_QSYS --family="Stratix 10" --part=1SX280HU2F50E1VG
Progress: Loading de10-pro/DE10_Pro_QSYS.qsys
Progress: Reading input file
Progress: Adding Pebbles_0 [altera_generic_component 1.0]
Progress: Parameterizing module Pebbles_0
Progress: Adding PowerReader_0 [altera_generic_component 1.0]
Progress: Parameterizing module PowerReader_0
Progress: Adding TempReader_0 [altera_generic_component 1.0]
Progress: Parameterizing module TempReader_0
Progress: Adding address_span_extender_ddr4 [altera_generic_component 1.0]
Progress: Parameterizing module address_span_extender_ddr4
Progress: Adding alt_e100s10_0 [altera_generic_component 1.0]
Progress: Parameterizing module alt_e100s10_0
Progress: Adding alt_e100s10_1 [altera_generic_component 1.0]
Progress: Parameterizing module alt_e100s10_1
Progress: Adding alt_e100s10_2 [altera_generic_component 1.0]
Progress: Parameterizing module alt_e100s10_2
Progress: Adding alt_e100s10_3 [altera_generic_component 1.0]
Progress: Parameterizing module alt_e100s10_3
Progress: Adding button [altera_generic_component 1.0]
Progress: Parameterizing module button
Progress: Adding clock_in [altera_generic_component 1.0]
Progress: Parameterizing module clock_in
Progress: Adding ddr4_local_reset_req [altera_generic_component 1.0]
Progress: Parameterizing module ddr4_local_reset_req
Progress: Adding ddr4_status [altera_generic_component 1.0]
Progress: Parameterizing module ddr4_status
Progress: Adding emif_s10_ddr4_a [altera_generic_component 1.0]
Progress: Parameterizing module emif_s10_ddr4_a
Progress: Adding emif_s10_ddr4_b [altera_generic_component 1.0]
Progress: Parameterizing module emif_s10_ddr4_b
Progress: Adding emif_s10_ddr4_c [altera_generic_component 1.0]
Progress: Parameterizing module emif_s10_ddr4_c
Progress: Adding emif_s10_ddr4_d [altera_generic_component 1.0]
Progress: Parameterizing module emif_s10_ddr4_d
Progress: Adding iopll_0 [altera_generic_component 1.0]
Progress: Parameterizing module iopll_0
Progress: Adding jtag_uart_0 [altera_generic_component 1.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding jtag_uart_1 [altera_generic_component 1.0]
Progress: Parameterizing module jtag_uart_1
Progress: Adding mm_clock_crossing_bridge_50m [altera_generic_component 1.0]
Progress: Parameterizing module mm_clock_crossing_bridge_50m
Progress: Adding nios2_gen2_0 [altera_generic_component 1.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_generic_component 1.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding power_max_pio [altera_generic_component 1.0]
Progress: Parameterizing module power_max_pio
Progress: Adding power_min_pio [altera_generic_component 1.0]
Progress: Parameterizing module power_min_pio
Progress: Adding reset_in [altera_generic_component 1.0]
Progress: Parameterizing module reset_in
Progress: Adding sysid_qsys_0 [altera_generic_component 1.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding temp_pio [altera_generic_component 1.0]
Progress: Parameterizing module temp_pio
Progress: Adding timer_0 [altera_generic_component 1.0]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: DE10_Pro_QSYS.jtag_uart_1: Interrupt sender jtag_uart_1.irq is not connected to an interrupt receiver
Warning: DE10_Pro_QSYS.button.s1: button.s1 must be connected to an Avalon-MM master or exported
Info: DE10_Pro_QSYS: "Transforming system: DE10_Pro_QSYS"
Info: Interconnect is inserted between master Pebbles_0.avalon_master and slave jtag_uart_1.avalon_jtag_slave because the master has address signal 3 bit wide, but the slave is 1 bit wide.
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0
Info: Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2
Info: Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3
Info: DE10_Pro_QSYS: "Naming system components in system: DE10_Pro_QSYS"
Info: DE10_Pro_QSYS: "Processing generation queue"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_Pebbles_0"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_PowerReader_0"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_TempReader_0"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_address_span_extender_ddr4"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_alt_e100s10_0"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_alt_e100s10_1"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_alt_e100s10_2"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_alt_e100s10_3"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_button"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_clock_in"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_ddr4_local_reset_req"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_pio_0"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_emif_s10_ddr4"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_emif_s10_ddr4_b"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_emif_s10_ddr4_c"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_emif_s10_ddr4_d"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_iopll_0"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_jtag_uart_0"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_jtag_uart_1"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_mm_clock_crossing_bridge_50m"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_nios2_gen2_0"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_onchip_memory2_0"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_pio_3"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_pio_2"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_reset_in"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_sysid_qsys_0"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_pio_1"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_timer_0"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_altera_mm_interconnect_191_uoukggi"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_altera_mm_interconnect_191_euo5c3i"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_altera_mm_interconnect_191_6msup2y"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_altera_mm_interconnect_191_ur3xlvq"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_altera_irq_mapper_191_65fmoqq"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_altera_irq_clock_crosser_191_4qcttxy"
Info: DE10_Pro_QSYS: "Generating: altera_reset_controller"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_altera_merlin_master_translator_191_g7h47bq"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_altera_merlin_slave_translator_191_x56fcki"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_altera_merlin_master_agent_191_mpbm6tq"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_altera_merlin_slave_agent_191_ncfkfri"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_altera_avalon_sc_fifo_191_e5eqkcq"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_altera_merlin_router_191_6rjvhvy"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_altera_merlin_router_191_ukq4rja"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_altera_merlin_router_191_aemsvzq"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_altera_merlin_router_191_g6mmbrq"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_altera_merlin_router_191_t7chpka"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_altera_merlin_traffic_limiter_191_kcba44q"
Info: my_altera_avalon_sc_fifo_dest_id_fifo: "Generating: my_altera_avalon_sc_fifo_dest_id_fifo"
Info: my_alt_hiconnect_sc_fifo_dest_id_fifo: "Generating: my_alt_hiconnect_sc_fifo_dest_id_fifo"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_altera_merlin_demultiplexer_191_w3n6oqa"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_altera_merlin_demultiplexer_191_2pnyoea"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_altera_merlin_multiplexer_191_npgh5ha"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_altera_merlin_multiplexer_191_emgg7ja"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_altera_merlin_demultiplexer_191_o5l2vxq"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_altera_merlin_demultiplexer_191_l52l7ka"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_altera_merlin_multiplexer_191_nybzrlq"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_altera_merlin_multiplexer_191_vauw5qq"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_altera_merlin_width_adapter_191_ghqhaki"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_altera_merlin_width_adapter_191_bs2hcry"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_altera_merlin_router_191_re6rjhy"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_altera_merlin_router_191_i4fv65i"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_altera_merlin_demultiplexer_191_tbopnxq"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_altera_merlin_multiplexer_191_t5gkdua"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_altera_merlin_demultiplexer_191_dw2ldbq"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_altera_merlin_multiplexer_191_vs7za5y"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_altera_merlin_width_adapter_191_vo3z5ay"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_altera_merlin_width_adapter_191_m3kw2ta"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_altera_avalon_st_handshake_clock_crosser_191_ukeujci"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_altera_merlin_router_191_4xwb4iy"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_altera_merlin_router_191_47rcori"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_altera_merlin_demultiplexer_191_xl6up3y"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_altera_merlin_multiplexer_191_vthki2a"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_altera_merlin_demultiplexer_191_ekgo4zy"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_altera_merlin_multiplexer_191_ncmp3bq"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_altera_merlin_traffic_limiter_191_kxr2kva"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_altera_merlin_traffic_limiter_191_kee6vky"
Info: DE10_Pro_QSYS: "Generating: DE10_Pro_QSYS_alt_hiconnect_sc_fifo_191_7qtmpqq"
Info: DE10_Pro_QSYS: Done "DE10_Pro_QSYS" with 75 modules, 78 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
