// Seed: 93031559
module module_0 (
    output supply0 id_0,
    output tri0 id_1,
    input wand id_2,
    input tri id_3,
    output wire id_4,
    output wire id_5,
    output tri0 id_6,
    input wire id_7,
    input tri1 id_8,
    output tri0 id_9,
    output wire id_10
);
  wire id_12;
  wire id_13;
  assign id_5 = -1'b0 - id_8;
  logic [1 : 1] id_14;
  ;
  parameter id_15 = 1;
  wire id_16;
  assign id_1  = id_12 == 1 || id_13 || 1;
  assign id_14 = id_16 * -1;
endmodule
module module_1 #(
    parameter id_1  = 32'd19,
    parameter id_18 = 32'd80,
    parameter id_21 = 32'd41
) (
    input supply1 id_0,
    output supply0 _id_1,
    input uwire id_2,
    input tri id_3,
    output tri1 id_4,
    input tri id_5,
    output uwire id_6,
    input supply1 id_7,
    input uwire id_8,
    output wor id_9,
    input supply1 id_10,
    input tri id_11,
    output wor id_12,
    input tri id_13,
    input wor id_14,
    input tri1 id_15,
    output supply0 id_16,
    output supply1 id_17,
    output tri0 _id_18,
    input wand id_19,
    input tri id_20,
    output tri1 _id_21
);
  wire id_23[-1 : 1][-1 : (  id_21  )];
  logic [(  id_18  ) : id_1] id_24;
  ;
  module_0 modCall_1 (
      id_17,
      id_16,
      id_7,
      id_8,
      id_9,
      id_16,
      id_6,
      id_2,
      id_15,
      id_17,
      id_17
  );
  assign id_17 = 1'b0;
  logic id_25;
endmodule
