Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Nov 18 11:08:06 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 230 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 206 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.659        0.000                      0                33841        0.040        0.000                      0                33841        3.225        0.000                       0                 14896  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.659        0.000                      0                33841        0.040        0.000                      0                33841        3.225        0.000                       0                 14896  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.659ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 fsm29/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp0_1/mem_reg[3][1][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.320ns  (logic 1.600ns (25.316%)  route 4.720ns (74.684%))
  Logic Levels:           14  (CARRY8=3 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.037     0.037    fsm29/clk
    SLICE_X29Y104        FDRE                                         r  fsm29/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y104        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.133 f  fsm29/out_reg[0]/Q
                         net (fo=22, routed)          0.251     0.384    fsm29/fsm29_out[0]
    SLICE_X29Y98         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.148     0.532 r  fsm29/D_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=18, routed)          0.333     0.865    fsm/out_reg[0]_46
    SLICE_X27Y95         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     0.981 r  fsm/C_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=21, routed)          0.254     1.235    cond_stored5/done_reg
    SLICE_X24Y95         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.116     1.351 f  cond_stored5/done_i_1__53/O
                         net (fo=31, routed)          0.276     1.627    fsm/B1_0_write_en
    SLICE_X23Y97         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.039     1.666 r  fsm/mem[0][0][31]_i_13__11/O
                         net (fo=15, routed)          0.236     1.902    cond_stored33/mem[0][0][31]_i_8__6
    SLICE_X23Y101        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     2.002 r  cond_stored33/mem[0][0][31]_i_15__7/O
                         net (fo=4, routed)           0.180     2.182    fsm9/mem_reg[0][3][31]_5
    SLICE_X22Y102        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     2.358 f  fsm9/mem[0][0][31]_i_19__4/O
                         net (fo=8, routed)           0.367     2.725    fsm9/out_reg[1]_22
    SLICE_X18Y105        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039     2.764 r  fsm9/mem[0][0][31]_i_6__5/O
                         net (fo=146, routed)         0.854     3.618    tmp0_1/out_reg[0]_2
    SLICE_X13Y114        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     3.718 r  tmp0_1/out[14]_i_2__11/O
                         net (fo=2, routed)           0.400     4.118    tmp0_1/out[14]_i_2__11_n_0
    SLICE_X15Y114        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     4.295 r  tmp0_1/out[14]_i_1__23/O
                         net (fo=4, routed)           0.461     4.756    add18/tmp0_1_read_data[14]
    SLICE_X17Y103        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     4.819 r  add18/mem[0][0][15]_i_12/O
                         net (fo=1, routed)           0.009     4.828    add18/mem[0][0][15]_i_12_n_0
    SLICE_X17Y103        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     4.976 r  add18/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.004    add18/mem_reg[0][0][15]_i_2_n_0
    SLICE_X17Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.027 r  add18/mem_reg[0][0][22]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.055    add18/mem_reg[0][0][22]_i_2_n_0
    SLICE_X17Y105        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     5.200 r  add18/mem_reg[0][0][27]_i_3/O[5]
                         net (fo=2, routed)           0.528     5.728    cond_stored16/out[29]
    SLICE_X13Y109        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.114     5.842 r  cond_stored16/mem[0][0][29]_i_1__4/O
                         net (fo=16, routed)          0.515     6.357    tmp0_1/D[29]
    SLICE_X12Y114        FDRE                                         r  tmp0_1/mem_reg[3][1][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=15343, unset)        0.024     7.024    tmp0_1/clk
    SLICE_X12Y114        FDRE                                         r  tmp0_1/mem_reg[3][1][29]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X12Y114        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.027     7.016    tmp0_1/mem_reg[3][1][29]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.357    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.669ns  (required time - arrival time)
  Source:                 fsm29/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_1/mem_reg[2][3][28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.312ns  (logic 1.713ns (27.139%)  route 4.599ns (72.861%))
  Logic Levels:           15  (CARRY8=3 LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.037     0.037    fsm29/clk
    SLICE_X29Y104        FDRE                                         r  fsm29/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y104        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.133 f  fsm29/out_reg[0]/Q
                         net (fo=22, routed)          0.251     0.384    fsm29/fsm29_out[0]
    SLICE_X29Y98         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.148     0.532 r  fsm29/D_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=18, routed)          0.333     0.865    fsm/out_reg[0]_46
    SLICE_X27Y95         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     0.981 r  fsm/C_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=21, routed)          0.254     1.235    cond_stored5/done_reg
    SLICE_X24Y95         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.116     1.351 f  cond_stored5/done_i_1__53/O
                         net (fo=31, routed)          0.276     1.627    fsm/B1_0_write_en
    SLICE_X23Y97         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.039     1.666 r  fsm/mem[0][0][31]_i_13__11/O
                         net (fo=15, routed)          0.236     1.902    cond_stored33/mem[0][0][31]_i_8__6
    SLICE_X23Y101        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     2.002 r  cond_stored33/mem[0][0][31]_i_15__7/O
                         net (fo=4, routed)           0.180     2.182    fsm9/mem_reg[0][3][31]_5
    SLICE_X22Y102        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     2.358 f  fsm9/mem[0][0][31]_i_19__4/O
                         net (fo=8, routed)           0.367     2.725    fsm9/out_reg[1]_22
    SLICE_X18Y105        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039     2.764 r  fsm9/mem[0][0][31]_i_6__5/O
                         net (fo=146, routed)         0.854     3.618    tmp0_1/out_reg[0]_2
    SLICE_X13Y114        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     3.718 r  tmp0_1/out[14]_i_2__11/O
                         net (fo=2, routed)           0.400     4.118    tmp0_1/out[14]_i_2__11_n_0
    SLICE_X15Y114        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     4.295 r  tmp0_1/out[14]_i_1__23/O
                         net (fo=4, routed)           0.461     4.756    add18/tmp0_1_read_data[14]
    SLICE_X17Y103        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     4.819 r  add18/mem[0][0][15]_i_12/O
                         net (fo=1, routed)           0.009     4.828    add18/mem[0][0][15]_i_12_n_0
    SLICE_X17Y103        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     4.976 r  add18/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.004    add18/mem_reg[0][0][15]_i_2_n_0
    SLICE_X17Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.027 r  add18/mem_reg[0][0][22]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.055    add18/mem_reg[0][0][22]_i_2_n_0
    SLICE_X17Y105        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     5.164 r  add18/mem_reg[0][0][27]_i_3/O[4]
                         net (fo=2, routed)           0.263     5.427    fsm25/mem_reg[2][3][31]_1[27]
    SLICE_X19Y105        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.147     5.574 f  fsm25/mem[0][0][28]_i_2__1/O
                         net (fo=1, routed)           0.174     5.748    done_reg12/mem_reg[2][3][28]
    SLICE_X21Y105        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     5.864 r  done_reg12/mem[0][0][28]_i_1__1/O
                         net (fo=16, routed)          0.485     6.349    D0_1/mem_reg[2][3][31]_0[28]
    SLICE_X20Y110        FDRE                                         r  D0_1/mem_reg[2][3][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=15343, unset)        0.026     7.026    D0_1/clk
    SLICE_X20Y110        FDRE                                         r  D0_1/mem_reg[2][3][28]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X20Y110        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    D0_1/mem_reg[2][3][28]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.349    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.675ns  (required time - arrival time)
  Source:                 fsm29/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp0_1/mem_reg[3][0][27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.305ns  (logic 1.559ns (24.726%)  route 4.746ns (75.274%))
  Logic Levels:           14  (CARRY8=3 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.037     0.037    fsm29/clk
    SLICE_X29Y104        FDRE                                         r  fsm29/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y104        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.133 f  fsm29/out_reg[0]/Q
                         net (fo=22, routed)          0.251     0.384    fsm29/fsm29_out[0]
    SLICE_X29Y98         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.148     0.532 r  fsm29/D_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=18, routed)          0.333     0.865    fsm/out_reg[0]_46
    SLICE_X27Y95         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     0.981 r  fsm/C_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=21, routed)          0.254     1.235    cond_stored5/done_reg
    SLICE_X24Y95         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.116     1.351 f  cond_stored5/done_i_1__53/O
                         net (fo=31, routed)          0.276     1.627    fsm/B1_0_write_en
    SLICE_X23Y97         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.039     1.666 r  fsm/mem[0][0][31]_i_13__11/O
                         net (fo=15, routed)          0.236     1.902    cond_stored33/mem[0][0][31]_i_8__6
    SLICE_X23Y101        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     2.002 r  cond_stored33/mem[0][0][31]_i_15__7/O
                         net (fo=4, routed)           0.180     2.182    fsm9/mem_reg[0][3][31]_5
    SLICE_X22Y102        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     2.358 f  fsm9/mem[0][0][31]_i_19__4/O
                         net (fo=8, routed)           0.367     2.725    fsm9/out_reg[1]_22
    SLICE_X18Y105        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039     2.764 r  fsm9/mem[0][0][31]_i_6__5/O
                         net (fo=146, routed)         0.854     3.618    tmp0_1/out_reg[0]_2
    SLICE_X13Y114        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     3.718 r  tmp0_1/out[14]_i_2__11/O
                         net (fo=2, routed)           0.400     4.118    tmp0_1/out[14]_i_2__11_n_0
    SLICE_X15Y114        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     4.295 r  tmp0_1/out[14]_i_1__23/O
                         net (fo=4, routed)           0.461     4.756    add18/tmp0_1_read_data[14]
    SLICE_X17Y103        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     4.819 r  add18/mem[0][0][15]_i_12/O
                         net (fo=1, routed)           0.009     4.828    add18/mem[0][0][15]_i_12_n_0
    SLICE_X17Y103        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     4.976 r  add18/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.004    add18/mem_reg[0][0][15]_i_2_n_0
    SLICE_X17Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.027 r  add18/mem_reg[0][0][22]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.055    add18/mem_reg[0][0][22]_i_2_n_0
    SLICE_X17Y105        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     5.159 r  add18/mem_reg[0][0][27]_i_3/O[3]
                         net (fo=2, routed)           0.228     5.387    cond_stored16/out[27]
    SLICE_X17Y109        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.114     5.501 r  cond_stored16/mem[0][0][27]_i_1__4/O
                         net (fo=16, routed)          0.841     6.342    tmp0_1/D[27]
    SLICE_X11Y112        FDRE                                         r  tmp0_1/mem_reg[3][0][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=15343, unset)        0.025     7.025    tmp0_1/clk
    SLICE_X11Y112        FDRE                                         r  tmp0_1/mem_reg[3][0][27]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X11Y112        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     7.017    tmp0_1/mem_reg[3][0][27]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -6.342    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.702ns  (required time - arrival time)
  Source:                 fsm29/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_1/mem_reg[2][2][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.279ns  (logic 1.661ns (26.453%)  route 4.618ns (73.547%))
  Logic Levels:           15  (CARRY8=3 LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.037     0.037    fsm29/clk
    SLICE_X29Y104        FDRE                                         r  fsm29/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y104        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.133 f  fsm29/out_reg[0]/Q
                         net (fo=22, routed)          0.251     0.384    fsm29/fsm29_out[0]
    SLICE_X29Y98         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.148     0.532 r  fsm29/D_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=18, routed)          0.333     0.865    fsm/out_reg[0]_46
    SLICE_X27Y95         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     0.981 r  fsm/C_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=21, routed)          0.254     1.235    cond_stored5/done_reg
    SLICE_X24Y95         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.116     1.351 f  cond_stored5/done_i_1__53/O
                         net (fo=31, routed)          0.276     1.627    fsm/B1_0_write_en
    SLICE_X23Y97         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.039     1.666 r  fsm/mem[0][0][31]_i_13__11/O
                         net (fo=15, routed)          0.236     1.902    cond_stored33/mem[0][0][31]_i_8__6
    SLICE_X23Y101        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     2.002 r  cond_stored33/mem[0][0][31]_i_15__7/O
                         net (fo=4, routed)           0.180     2.182    fsm9/mem_reg[0][3][31]_5
    SLICE_X22Y102        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     2.358 f  fsm9/mem[0][0][31]_i_19__4/O
                         net (fo=8, routed)           0.367     2.725    fsm9/out_reg[1]_22
    SLICE_X18Y105        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039     2.764 r  fsm9/mem[0][0][31]_i_6__5/O
                         net (fo=146, routed)         0.854     3.618    tmp0_1/out_reg[0]_2
    SLICE_X13Y114        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     3.718 r  tmp0_1/out[14]_i_2__11/O
                         net (fo=2, routed)           0.400     4.118    tmp0_1/out[14]_i_2__11_n_0
    SLICE_X15Y114        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     4.295 r  tmp0_1/out[14]_i_1__23/O
                         net (fo=4, routed)           0.461     4.756    add18/tmp0_1_read_data[14]
    SLICE_X17Y103        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     4.819 r  add18/mem[0][0][15]_i_12/O
                         net (fo=1, routed)           0.009     4.828    add18/mem[0][0][15]_i_12_n_0
    SLICE_X17Y103        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     4.976 r  add18/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.004    add18/mem_reg[0][0][15]_i_2_n_0
    SLICE_X17Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.027 r  add18/mem_reg[0][0][22]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.055    add18/mem_reg[0][0][22]_i_2_n_0
    SLICE_X17Y105        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     5.201 r  add18/mem_reg[0][0][27]_i_3/O[7]
                         net (fo=2, routed)           0.300     5.501    fsm25/mem_reg[2][3][31]_1[30]
    SLICE_X19Y106        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.038     5.539 f  fsm25/mem[0][0][31]_i_9__7/O
                         net (fo=1, routed)           0.181     5.720    done_reg12/mem_reg[2][3][31]
    SLICE_X20Y107        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.136     5.856 r  done_reg12/mem[0][0][31]_i_2__10/O
                         net (fo=16, routed)          0.460     6.316    D0_1/mem_reg[2][3][31]_0[31]
    SLICE_X20Y111        FDRE                                         r  D0_1/mem_reg[2][2][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=15343, unset)        0.026     7.026    D0_1/clk
    SLICE_X20Y111        FDRE                                         r  D0_1/mem_reg[2][2][31]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X20Y111        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027     7.018    D0_1/mem_reg[2][2][31]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.316    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 fsm29/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp0_1/mem_reg[1][1][21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.267ns  (logic 1.579ns (25.195%)  route 4.688ns (74.805%))
  Logic Levels:           13  (CARRY8=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.037     0.037    fsm29/clk
    SLICE_X29Y104        FDRE                                         r  fsm29/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y104        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.133 f  fsm29/out_reg[0]/Q
                         net (fo=22, routed)          0.251     0.384    fsm29/fsm29_out[0]
    SLICE_X29Y98         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.148     0.532 r  fsm29/D_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=18, routed)          0.333     0.865    fsm/out_reg[0]_46
    SLICE_X27Y95         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     0.981 r  fsm/C_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=21, routed)          0.254     1.235    cond_stored5/done_reg
    SLICE_X24Y95         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.116     1.351 f  cond_stored5/done_i_1__53/O
                         net (fo=31, routed)          0.276     1.627    fsm/B1_0_write_en
    SLICE_X23Y97         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.039     1.666 r  fsm/mem[0][0][31]_i_13__11/O
                         net (fo=15, routed)          0.236     1.902    cond_stored33/mem[0][0][31]_i_8__6
    SLICE_X23Y101        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     2.002 r  cond_stored33/mem[0][0][31]_i_15__7/O
                         net (fo=4, routed)           0.180     2.182    fsm9/mem_reg[0][3][31]_5
    SLICE_X22Y102        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     2.358 f  fsm9/mem[0][0][31]_i_19__4/O
                         net (fo=8, routed)           0.367     2.725    fsm9/out_reg[1]_22
    SLICE_X18Y105        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039     2.764 r  fsm9/mem[0][0][31]_i_6__5/O
                         net (fo=146, routed)         0.854     3.618    tmp0_1/out_reg[0]_2
    SLICE_X13Y114        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     3.718 r  tmp0_1/out[14]_i_2__11/O
                         net (fo=2, routed)           0.400     4.118    tmp0_1/out[14]_i_2__11_n_0
    SLICE_X15Y114        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     4.295 r  tmp0_1/out[14]_i_1__23/O
                         net (fo=4, routed)           0.461     4.756    add18/tmp0_1_read_data[14]
    SLICE_X17Y103        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     4.819 r  add18/mem[0][0][15]_i_12/O
                         net (fo=1, routed)           0.009     4.828    add18/mem[0][0][15]_i_12_n_0
    SLICE_X17Y103        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     4.976 r  add18/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.004    add18/mem_reg[0][0][15]_i_2_n_0
    SLICE_X17Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     5.149 r  add18/mem_reg[0][0][22]_i_2/O[5]
                         net (fo=2, routed)           0.374     5.523    cond_stored16/out[21]
    SLICE_X15Y111        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.116     5.639 r  cond_stored16/mem[0][0][21]_i_1__4/O
                         net (fo=16, routed)          0.665     6.304    tmp0_1/D[21]
    SLICE_X12Y114        FDRE                                         r  tmp0_1/mem_reg[1][1][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=15343, unset)        0.024     7.024    tmp0_1/clk
    SLICE_X12Y114        FDRE                                         r  tmp0_1/mem_reg[1][1][21]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X12Y114        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     7.016    tmp0_1/mem_reg[1][1][21]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.304    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 fsm29/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp0_1/mem_reg[0][1][21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.265ns  (logic 1.579ns (25.204%)  route 4.686ns (74.796%))
  Logic Levels:           13  (CARRY8=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.037     0.037    fsm29/clk
    SLICE_X29Y104        FDRE                                         r  fsm29/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y104        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.133 f  fsm29/out_reg[0]/Q
                         net (fo=22, routed)          0.251     0.384    fsm29/fsm29_out[0]
    SLICE_X29Y98         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.148     0.532 r  fsm29/D_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=18, routed)          0.333     0.865    fsm/out_reg[0]_46
    SLICE_X27Y95         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     0.981 r  fsm/C_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=21, routed)          0.254     1.235    cond_stored5/done_reg
    SLICE_X24Y95         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.116     1.351 f  cond_stored5/done_i_1__53/O
                         net (fo=31, routed)          0.276     1.627    fsm/B1_0_write_en
    SLICE_X23Y97         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.039     1.666 r  fsm/mem[0][0][31]_i_13__11/O
                         net (fo=15, routed)          0.236     1.902    cond_stored33/mem[0][0][31]_i_8__6
    SLICE_X23Y101        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     2.002 r  cond_stored33/mem[0][0][31]_i_15__7/O
                         net (fo=4, routed)           0.180     2.182    fsm9/mem_reg[0][3][31]_5
    SLICE_X22Y102        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     2.358 f  fsm9/mem[0][0][31]_i_19__4/O
                         net (fo=8, routed)           0.367     2.725    fsm9/out_reg[1]_22
    SLICE_X18Y105        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039     2.764 r  fsm9/mem[0][0][31]_i_6__5/O
                         net (fo=146, routed)         0.854     3.618    tmp0_1/out_reg[0]_2
    SLICE_X13Y114        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     3.718 r  tmp0_1/out[14]_i_2__11/O
                         net (fo=2, routed)           0.400     4.118    tmp0_1/out[14]_i_2__11_n_0
    SLICE_X15Y114        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     4.295 r  tmp0_1/out[14]_i_1__23/O
                         net (fo=4, routed)           0.461     4.756    add18/tmp0_1_read_data[14]
    SLICE_X17Y103        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     4.819 r  add18/mem[0][0][15]_i_12/O
                         net (fo=1, routed)           0.009     4.828    add18/mem[0][0][15]_i_12_n_0
    SLICE_X17Y103        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     4.976 r  add18/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.004    add18/mem_reg[0][0][15]_i_2_n_0
    SLICE_X17Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     5.149 r  add18/mem_reg[0][0][22]_i_2/O[5]
                         net (fo=2, routed)           0.374     5.523    cond_stored16/out[21]
    SLICE_X15Y111        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.116     5.639 r  cond_stored16/mem[0][0][21]_i_1__4/O
                         net (fo=16, routed)          0.663     6.302    tmp0_1/D[21]
    SLICE_X12Y114        FDRE                                         r  tmp0_1/mem_reg[0][1][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=15343, unset)        0.025     7.025    tmp0_1/clk
    SLICE_X12Y114        FDRE                                         r  tmp0_1/mem_reg[0][1][21]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X12Y114        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     7.017    tmp0_1/mem_reg[0][1][21]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -6.302    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.718ns  (required time - arrival time)
  Source:                 fsm29/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp0_1/mem_reg[3][1][21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.261ns  (logic 1.579ns (25.220%)  route 4.682ns (74.780%))
  Logic Levels:           13  (CARRY8=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.037     0.037    fsm29/clk
    SLICE_X29Y104        FDRE                                         r  fsm29/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y104        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.133 f  fsm29/out_reg[0]/Q
                         net (fo=22, routed)          0.251     0.384    fsm29/fsm29_out[0]
    SLICE_X29Y98         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.148     0.532 r  fsm29/D_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=18, routed)          0.333     0.865    fsm/out_reg[0]_46
    SLICE_X27Y95         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     0.981 r  fsm/C_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=21, routed)          0.254     1.235    cond_stored5/done_reg
    SLICE_X24Y95         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.116     1.351 f  cond_stored5/done_i_1__53/O
                         net (fo=31, routed)          0.276     1.627    fsm/B1_0_write_en
    SLICE_X23Y97         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.039     1.666 r  fsm/mem[0][0][31]_i_13__11/O
                         net (fo=15, routed)          0.236     1.902    cond_stored33/mem[0][0][31]_i_8__6
    SLICE_X23Y101        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     2.002 r  cond_stored33/mem[0][0][31]_i_15__7/O
                         net (fo=4, routed)           0.180     2.182    fsm9/mem_reg[0][3][31]_5
    SLICE_X22Y102        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     2.358 f  fsm9/mem[0][0][31]_i_19__4/O
                         net (fo=8, routed)           0.367     2.725    fsm9/out_reg[1]_22
    SLICE_X18Y105        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039     2.764 r  fsm9/mem[0][0][31]_i_6__5/O
                         net (fo=146, routed)         0.854     3.618    tmp0_1/out_reg[0]_2
    SLICE_X13Y114        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     3.718 r  tmp0_1/out[14]_i_2__11/O
                         net (fo=2, routed)           0.400     4.118    tmp0_1/out[14]_i_2__11_n_0
    SLICE_X15Y114        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     4.295 r  tmp0_1/out[14]_i_1__23/O
                         net (fo=4, routed)           0.461     4.756    add18/tmp0_1_read_data[14]
    SLICE_X17Y103        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     4.819 r  add18/mem[0][0][15]_i_12/O
                         net (fo=1, routed)           0.009     4.828    add18/mem[0][0][15]_i_12_n_0
    SLICE_X17Y103        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     4.976 r  add18/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.004    add18/mem_reg[0][0][15]_i_2_n_0
    SLICE_X17Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     5.149 r  add18/mem_reg[0][0][22]_i_2/O[5]
                         net (fo=2, routed)           0.374     5.523    cond_stored16/out[21]
    SLICE_X15Y111        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.116     5.639 r  cond_stored16/mem[0][0][21]_i_1__4/O
                         net (fo=16, routed)          0.659     6.298    tmp0_1/D[21]
    SLICE_X12Y114        FDRE                                         r  tmp0_1/mem_reg[3][1][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=15343, unset)        0.024     7.024    tmp0_1/clk
    SLICE_X12Y114        FDRE                                         r  tmp0_1/mem_reg[3][1][21]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X12Y114        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027     7.016    tmp0_1/mem_reg[3][1][21]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.298    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.720ns  (required time - arrival time)
  Source:                 fsm29/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp0_1/mem_reg[2][0][30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.260ns  (logic 1.568ns (25.048%)  route 4.692ns (74.952%))
  Logic Levels:           14  (CARRY8=3 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.037     0.037    fsm29/clk
    SLICE_X29Y104        FDRE                                         r  fsm29/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y104        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.133 f  fsm29/out_reg[0]/Q
                         net (fo=22, routed)          0.251     0.384    fsm29/fsm29_out[0]
    SLICE_X29Y98         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.148     0.532 r  fsm29/D_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=18, routed)          0.333     0.865    fsm/out_reg[0]_46
    SLICE_X27Y95         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     0.981 r  fsm/C_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=21, routed)          0.254     1.235    cond_stored5/done_reg
    SLICE_X24Y95         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.116     1.351 f  cond_stored5/done_i_1__53/O
                         net (fo=31, routed)          0.276     1.627    fsm/B1_0_write_en
    SLICE_X23Y97         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.039     1.666 r  fsm/mem[0][0][31]_i_13__11/O
                         net (fo=15, routed)          0.236     1.902    cond_stored33/mem[0][0][31]_i_8__6
    SLICE_X23Y101        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     2.002 r  cond_stored33/mem[0][0][31]_i_15__7/O
                         net (fo=4, routed)           0.180     2.182    fsm9/mem_reg[0][3][31]_5
    SLICE_X22Y102        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     2.358 f  fsm9/mem[0][0][31]_i_19__4/O
                         net (fo=8, routed)           0.367     2.725    fsm9/out_reg[1]_22
    SLICE_X18Y105        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039     2.764 r  fsm9/mem[0][0][31]_i_6__5/O
                         net (fo=146, routed)         0.854     3.618    tmp0_1/out_reg[0]_2
    SLICE_X13Y114        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     3.718 r  tmp0_1/out[14]_i_2__11/O
                         net (fo=2, routed)           0.400     4.118    tmp0_1/out[14]_i_2__11_n_0
    SLICE_X15Y114        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     4.295 r  tmp0_1/out[14]_i_1__23/O
                         net (fo=4, routed)           0.461     4.756    add18/tmp0_1_read_data[14]
    SLICE_X17Y103        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     4.819 r  add18/mem[0][0][15]_i_12/O
                         net (fo=1, routed)           0.009     4.828    add18/mem[0][0][15]_i_12_n_0
    SLICE_X17Y103        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     4.976 r  add18/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.004    add18/mem_reg[0][0][15]_i_2_n_0
    SLICE_X17Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.027 r  add18/mem_reg[0][0][22]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.055    add18/mem_reg[0][0][22]_i_2_n_0
    SLICE_X17Y105        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     5.184 r  add18/mem_reg[0][0][27]_i_3/O[6]
                         net (fo=2, routed)           0.199     5.383    cond_stored16/out[30]
    SLICE_X16Y106        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.098     5.481 r  cond_stored16/mem[0][0][30]_i_1__4/O
                         net (fo=16, routed)          0.816     6.297    tmp0_1/D[30]
    SLICE_X11Y111        FDRE                                         r  tmp0_1/mem_reg[2][0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=15343, unset)        0.025     7.025    tmp0_1/clk
    SLICE_X11Y111        FDRE                                         r  tmp0_1/mem_reg[2][0][30]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X11Y111        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.027     7.017    tmp0_1/mem_reg[2][0][30]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -6.297    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 fsm26/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D1_1/mem_reg[1][0][23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.254ns  (logic 1.798ns (28.750%)  route 4.456ns (71.250%))
  Logic Levels:           15  (CARRY8=3 LUT2=2 LUT3=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.037     0.037    fsm26/clk
    SLICE_X31Y107        FDRE                                         r  fsm26/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y107        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     0.131 f  fsm26/out_reg[0]/Q
                         net (fo=11, routed)          0.260     0.391    fsm26/Q[0]
    SLICE_X31Y107        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.062     0.453 r  fsm26/done_buf[0]_i_4/O
                         net (fo=2, routed)           0.276     0.729    fsm25/out_reg[0]_63
    SLICE_X27Y106        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.177     0.906 f  fsm25/done_buf[0]_i_2__0/O
                         net (fo=28, routed)          0.442     1.348    fsm15/out_reg[0]_2
    SLICE_X22Y99         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     1.464 f  fsm15/done_i_2__8/O
                         net (fo=4, routed)           0.266     1.730    fsm25/done_reg_10
    SLICE_X23Y98         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.115     1.845 r  fsm25/mem[0][0][31]_i_5__6/O
                         net (fo=7, routed)           0.181     2.026    j10/mem_reg[0][3][31]_1
    SLICE_X22Y97         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.100     2.126 f  j10/mem[0][0][31]_i_19__2/O
                         net (fo=1, routed)           0.113     2.239    j10/mem[0][0][31]_i_19__2_n_0
    SLICE_X22Y97         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     2.387 r  j10/mem[0][0][31]_i_11__1/O
                         net (fo=6, routed)           0.399     2.786    fsm9/mem_reg[3][3][31]
    SLICE_X18Y104        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     2.825 r  fsm9/mem[0][0][31]_i_18/O
                         net (fo=1, routed)           0.308     3.133    fsm/out_reg[0]_41
    SLICE_X16Y105        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.062     3.195 r  fsm/mem[0][0][31]_i_8__0/O
                         net (fo=79, routed)          0.730     3.925    tmp1_0/out_reg[0]
    SLICE_X10Y103        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114     4.039 r  tmp1_0/out[0]_i_1__57/O
                         net (fo=4, routed)           0.374     4.413    add2/tmp1_0_read_data[0]
    SLICE_X13Y100        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.100     4.513 r  add2/mem[0][0][7]_i_18/O
                         net (fo=1, routed)           0.011     4.524    add2/mem[0][0][7]_i_18_n_0
    SLICE_X13Y100        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     4.762 r  add2/mem_reg[0][0][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.790    add2/mem_reg[0][0][7]_i_2_n_0
    SLICE_X13Y101        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.813 r  add2/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.841    add2/mem_reg[0][0][15]_i_2_n_0
    SLICE_X13Y102        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.987 r  add2/mem_reg[0][0][23]_i_2/O[7]
                         net (fo=2, routed)           0.427     5.414    add2/out[19]
    SLICE_X15Y100        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     5.514 r  add2/mem[0][0][23]_i_2/O
                         net (fo=1, routed)           0.208     5.722    add2/mem[0][0][23]_i_2_n_0
    SLICE_X15Y100        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164     5.886 r  add2/mem[0][0][23]_i_1/O
                         net (fo=16, routed)          0.405     6.291    D1_1/mem_reg[2][3][31]_0[23]
    SLICE_X16Y99         FDRE                                         r  D1_1/mem_reg[1][0][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=15343, unset)        0.026     7.026    D1_1/clk
    SLICE_X16Y99         FDRE                                         r  D1_1/mem_reg[1][0][23]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X16Y99         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027     7.018    D1_1/mem_reg[1][0][23]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.291    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 fsm29/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_1/mem_reg[2][2][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.249ns  (logic 1.659ns (26.548%)  route 4.590ns (73.452%))
  Logic Levels:           15  (CARRY8=3 LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.037     0.037    fsm29/clk
    SLICE_X29Y104        FDRE                                         r  fsm29/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y104        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.133 f  fsm29/out_reg[0]/Q
                         net (fo=22, routed)          0.251     0.384    fsm29/fsm29_out[0]
    SLICE_X29Y98         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.148     0.532 r  fsm29/D_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=18, routed)          0.333     0.865    fsm/out_reg[0]_46
    SLICE_X27Y95         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     0.981 r  fsm/C_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=21, routed)          0.254     1.235    cond_stored5/done_reg
    SLICE_X24Y95         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.116     1.351 f  cond_stored5/done_i_1__53/O
                         net (fo=31, routed)          0.276     1.627    fsm/B1_0_write_en
    SLICE_X23Y97         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.039     1.666 r  fsm/mem[0][0][31]_i_13__11/O
                         net (fo=15, routed)          0.236     1.902    cond_stored33/mem[0][0][31]_i_8__6
    SLICE_X23Y101        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     2.002 r  cond_stored33/mem[0][0][31]_i_15__7/O
                         net (fo=4, routed)           0.180     2.182    fsm9/mem_reg[0][3][31]_5
    SLICE_X22Y102        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     2.358 f  fsm9/mem[0][0][31]_i_19__4/O
                         net (fo=8, routed)           0.367     2.725    fsm9/out_reg[1]_22
    SLICE_X18Y105        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039     2.764 r  fsm9/mem[0][0][31]_i_6__5/O
                         net (fo=146, routed)         0.854     3.618    tmp0_1/out_reg[0]_2
    SLICE_X13Y114        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     3.718 r  tmp0_1/out[14]_i_2__11/O
                         net (fo=2, routed)           0.400     4.118    tmp0_1/out[14]_i_2__11_n_0
    SLICE_X15Y114        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     4.295 r  tmp0_1/out[14]_i_1__23/O
                         net (fo=4, routed)           0.461     4.756    add18/tmp0_1_read_data[14]
    SLICE_X17Y103        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     4.819 r  add18/mem[0][0][15]_i_12/O
                         net (fo=1, routed)           0.009     4.828    add18/mem[0][0][15]_i_12_n_0
    SLICE_X17Y103        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     4.976 r  add18/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.004    add18/mem_reg[0][0][15]_i_2_n_0
    SLICE_X17Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.027 r  add18/mem_reg[0][0][22]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.055    add18/mem_reg[0][0][22]_i_2_n_0
    SLICE_X17Y105        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     5.200 r  add18/mem_reg[0][0][27]_i_3/O[5]
                         net (fo=2, routed)           0.318     5.518    fsm25/mem_reg[2][3][31]_1[28]
    SLICE_X19Y107        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.038     5.556 f  fsm25/mem[0][0][29]_i_2__1/O
                         net (fo=1, routed)           0.054     5.610    done_reg12/mem_reg[2][3][29]
    SLICE_X19Y107        LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.135     5.745 r  done_reg12/mem[0][0][29]_i_1__1/O
                         net (fo=16, routed)          0.541     6.286    D0_1/mem_reg[2][3][31]_0[29]
    SLICE_X19Y106        FDRE                                         r  D0_1/mem_reg[2][2][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=15343, unset)        0.026     7.026    D0_1/clk
    SLICE_X19Y106        FDRE                                         r  D0_1/mem_reg[2][2][29]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X19Y106        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027     7.018    D0_1/mem_reg[2][2][29]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.286    
  -------------------------------------------------------------------
                         slack                                  0.732    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 A_read0_1_0_10/out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v1_0_1_10/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.039ns (41.935%)  route 0.054ns (58.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.012     0.012    A_read0_1_0_10/clk
    SLICE_X12Y65         FDRE                                         r  A_read0_1_0_10/out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  A_read0_1_0_10/out_reg[14]/Q
                         net (fo=2, routed)           0.054     0.105    v1_0_1_10/Q[14]
    SLICE_X12Y65         FDRE                                         r  v1_0_1_10/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.018     0.018    v1_0_1_10/clk
    SLICE_X12Y65         FDRE                                         r  v1_0_1_10/out_reg[14]/C
                         clock pessimism              0.000     0.018    
    SLICE_X12Y65         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    v1_0_1_10/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 bin_read5_0/out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_0_1_00/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.040ns (41.667%)  route 0.056ns (58.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.012     0.012    bin_read5_0/clk
    SLICE_X11Y76         FDRE                                         r  bin_read5_0/out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.052 r  bin_read5_0/out_reg[27]/Q
                         net (fo=1, routed)           0.056     0.108    v_0_1_00/out_reg[27]_1
    SLICE_X11Y77         FDRE                                         r  v_0_1_00/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.019     0.019    v_0_1_00/clk
    SLICE_X11Y77         FDRE                                         r  v_0_1_00/out_reg[27]/C
                         clock pessimism              0.000     0.019    
    SLICE_X11Y77         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    v_0_1_00/out_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cond_stored1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.012     0.012    cond_stored1/clk
    SLICE_X23Y95         FDRE                                         r  cond_stored1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y95         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_stored1/out_reg[0]/Q
                         net (fo=3, routed)           0.025     0.076    done_reg1/cond_stored1_out
    SLICE_X23Y95         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     0.090 r  done_reg1/out[0]_i_1__197/O
                         net (fo=1, routed)           0.016     0.106    cond_stored1/out_reg[0]_0
    SLICE_X23Y95         FDRE                                         r  cond_stored1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.018     0.018    cond_stored1/clk
    SLICE_X23Y95         FDRE                                         r  cond_stored1/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y95         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    cond_stored1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 par_done_reg80/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg80/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.012     0.012    par_done_reg80/clk
    SLICE_X32Y107        FDRE                                         r  par_done_reg80/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg80/out_reg[0]/Q
                         net (fo=3, routed)           0.025     0.076    par_reset11/par_done_reg80_out
    SLICE_X32Y107        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.091 r  par_reset11/out[0]_i_1__97/O
                         net (fo=1, routed)           0.015     0.106    par_done_reg80/out_reg[0]_0
    SLICE_X32Y107        FDRE                                         r  par_done_reg80/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.018     0.018    par_done_reg80/clk
    SLICE_X32Y107        FDRE                                         r  par_done_reg80/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X32Y107        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg80/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bin_read1_0/out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_0_0_00/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.013     0.013    bin_read1_0/clk
    SLICE_X25Y52         FDRE                                         r  bin_read1_0/out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y52         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bin_read1_0/out_reg[24]/Q
                         net (fo=1, routed)           0.056     0.108    v_0_0_00/out_reg[24]_1
    SLICE_X25Y53         FDRE                                         r  v_0_0_00/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.018     0.018    v_0_0_00/clk
    SLICE_X25Y53         FDRE                                         r  v_0_0_00/out_reg[24]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y53         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    v_0_0_00/out_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bin_read5_0/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_0_1_00/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.012     0.012    bin_read5_0/clk
    SLICE_X11Y76         FDRE                                         r  bin_read5_0/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bin_read5_0/out_reg[28]/Q
                         net (fo=1, routed)           0.058     0.109    v_0_1_00/out_reg[28]_1
    SLICE_X11Y76         FDRE                                         r  v_0_1_00/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.019     0.019    v_0_1_00/clk
    SLICE_X11Y76         FDRE                                         r  v_0_1_00/out_reg[28]/C
                         clock pessimism              0.000     0.019    
    SLICE_X11Y76         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    v_0_1_00/out_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mult_pipe3/out_tmp_reg[13]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe3/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.040ns (41.667%)  route 0.056ns (58.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.013     0.013    mult_pipe3/clk
    SLICE_X27Y61         FDRE                                         r  mult_pipe3/out_tmp_reg[13]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y61         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  mult_pipe3/out_tmp_reg[13]__0/Q
                         net (fo=1, routed)           0.056     0.109    mult_pipe3/out_tmp_reg[13]__0_n_0
    SLICE_X26Y61         FDRE                                         r  mult_pipe3/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.018     0.018    mult_pipe3/clk
    SLICE_X26Y61         FDRE                                         r  mult_pipe3/out_reg[13]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y61         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    mult_pipe3/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 cond_stored32/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored32/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.012     0.012    cond_stored32/clk
    SLICE_X26Y102        FDRE                                         r  cond_stored32/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y102        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_stored32/out_reg[0]/Q
                         net (fo=3, routed)           0.027     0.078    i01/cond_stored32_out
    SLICE_X26Y102        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     0.093 r  i01/out[0]_i_1__135/O
                         net (fo=1, routed)           0.015     0.108    cond_stored32/out_reg[0]_0
    SLICE_X26Y102        FDRE                                         r  cond_stored32/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.018     0.018    cond_stored32/clk
    SLICE_X26Y102        FDRE                                         r  cond_stored32/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y102        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    cond_stored32/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 cond_stored36/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored36/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.012     0.012    cond_stored36/clk
    SLICE_X26Y103        FDRE                                         r  cond_stored36/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y103        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_stored36/out_reg[0]/Q
                         net (fo=3, routed)           0.027     0.078    i01/cond_stored36_out
    SLICE_X26Y103        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     0.093 r  i01/out[0]_i_1__134/O
                         net (fo=1, routed)           0.015     0.108    cond_stored36/out_reg[0]_0
    SLICE_X26Y103        FDRE                                         r  cond_stored36/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.018     0.018    cond_stored36/clk
    SLICE_X26Y103        FDRE                                         r  cond_stored36/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y103        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    cond_stored36/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 done_reg4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg4/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.012     0.012    done_reg4/clk
    SLICE_X25Y99         FDRE                                         r  done_reg4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y99         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 f  done_reg4/out_reg[0]/Q
                         net (fo=6, routed)           0.027     0.078    done_reg4/done_reg4_out
    SLICE_X25Y99         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     0.093 r  done_reg4/out[0]_i_1__172/O
                         net (fo=1, routed)           0.015     0.108    done_reg4/out[0]_i_1__172_n_0
    SLICE_X25Y99         FDRE                                         r  done_reg4/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.018     0.018    done_reg4/clk
    SLICE_X25Y99         FDRE                                         r  done_reg4/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y99         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    done_reg4/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y16  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y12  mult_pipe11/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y15  mult_pipe13/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y18  mult_pipe15/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y41  mult_pipe17/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y50  mult_pipe19/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y21  mult_pipe20/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y26  mult_pipe22/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y27  mult_pipe24/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y32  mult_pipe26/out_tmp_reg/DSP_OUTPUT_INST/CLK
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y101  A0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y84   A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X32Y98   A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X31Y99   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X17Y79   A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y88   A0_0/mem_reg[0][0][13]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X31Y102  A0_0/mem_reg[0][0][14]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X32Y100  A0_0/mem_reg[0][0][15]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X31Y102  A0_0/mem_reg[0][0][16]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X34Y101  A0_0/mem_reg[0][0][17]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y101  A0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y101  A0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y84   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y84   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X32Y98   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X32Y98   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X31Y99   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X31Y99   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X17Y79   A0_0/mem_reg[0][0][12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X17Y79   A0_0/mem_reg[0][0][12]/C



