$date
	Fri May 09 18:52:36 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Single_Cycle_CPU_tb $end
$var wire 1 ! flag_done $end
$var wire 16 " Rn [15:0] $end
$var wire 16 # Rm [15:0] $end
$var wire 16 $ Out_R [15:0] $end
$var parameter 32 % clk_period $end
$var parameter 32 & delay_factor $end
$var reg 1 ' clk_i $end
$var reg 16 ( ex_daddr [15:0] $end
$var reg 16 ) ex_ddata [15:0] $end
$var reg 1 * ex_dwe $end
$var reg 16 + ex_iaddr [15:0] $end
$var reg 16 , ex_idata [15:0] $end
$var reg 1 - ex_iwe $end
$var reg 16 . predict [15:0] $end
$var reg 1 / rst_n $end
$scope module u_Single_Cycle_CPU $end
$var wire 16 0 Rm [15:0] $end
$var wire 16 1 Rn [15:0] $end
$var wire 1 ' clk_i $end
$var wire 1 2 dwe $end
$var wire 16 3 ex_daddr [15:0] $end
$var wire 16 4 ex_ddata [15:0] $end
$var wire 1 * ex_dwe $end
$var wire 16 5 ex_iaddr [15:0] $end
$var wire 16 6 ex_idata [15:0] $end
$var wire 1 - ex_iwe $end
$var wire 1 ! flag_done $end
$var wire 4 7 predict [3:0] $end
$var wire 1 / rst_n $end
$var wire 16 8 rn_data [15:0] $end
$var wire 3 9 rn_addr [2:0] $end
$var wire 16 : rm_data [15:0] $end
$var wire 3 ; rm_addr [2:0] $end
$var wire 16 < rd_data [15:0] $end
$var wire 3 = rd_addr [2:0] $end
$var wire 3 > rb_addr [2:0] $end
$var wire 16 ? instr [15:0] $end
$var wire 16 @ idata [15:0] $end
$var wire 16 A iaddr [15:0] $end
$var wire 16 B ddata [15:0] $end
$var wire 16 C data [15:0] $end
$var wire 16 D daddr [15:0] $end
$var wire 1 E clk $end
$var wire 1 F Sub $end
$var wire 1 G RegWrite $end
$var wire 1 H RD_src $end
$var wire 1 I PC_src $end
$var wire 16 J PC_plus_label [15:0] $end
$var wire 16 K PC_plus [15:0] $end
$var wire 16 L PC_next [15:0] $end
$var wire 16 M PC_jump [15:0] $end
$var wire 16 N PC_jalr [15:0] $end
$var wire 16 O PC_branch [15:0] $end
$var wire 16 P Out_R [15:0] $end
$var wire 1 Q OutR $end
$var wire 4 R NZVC [3:0] $end
$var wire 3 S Mem_src [2:0] $end
$var wire 1 T MemWrite $end
$var wire 1 U Jr $end
$var wire 1 V Jmp $end
$var wire 1 W Jalr $end
$var wire 1 X Hlt $end
$var wire 1 Y Cin_en $end
$var wire 16 Z B [15:0] $end
$var wire 1 [ ALU_src $end
$var wire 16 \ ALU_result [15:0] $end
$var reg 4 ] NZVC_reg [3:0] $end
$var reg 16 ^ PC [15:0] $end
$scope module u_ALU $end
$var wire 1 _ Cin $end
$var wire 17 ` result [16:0] $end
$var wire 16 a Sum [15:0] $end
$var wire 1 F Sub $end
$var wire 4 b NZVC [3:0] $end
$var wire 1 Y Cin_en $end
$var wire 1 c Ci $end
$var wire 16 d B [15:0] $end
$var wire 16 e A [15:0] $end
$upscope $end
$scope module u_ALU_Conrtoller $end
$var wire 2 f ALU_op [1:0] $end
$var wire 5 g opcode [4:0] $end
$var wire 1 Y Cin_en $end
$var reg 1 F Sub $end
$upscope $end
$scope module u_ALU_MUX_2to1 $end
$var wire 16 h i1 [15:0] $end
$var wire 1 [ s $end
$var wire 16 i o [15:0] $end
$var wire 16 j i0 [15:0] $end
$var parameter 32 k DATA_WIDTH $end
$upscope $end
$scope module u_Controller $end
$var wire 4 l NZVC [3:0] $end
$var wire 16 m instr [15:0] $end
$var parameter 5 n ADDI $end
$var parameter 5 o ALU $end
$var parameter 5 p BAL $end
$var parameter 5 q BRN $end
$var parameter 5 r CMP $end
$var parameter 5 s JAL $end
$var parameter 5 t JALR $end
$var parameter 5 u JMP $end
$var parameter 5 v JR $end
$var parameter 5 w LDR $end
$var parameter 5 x LHI $end
$var parameter 5 y LLI $end
$var parameter 5 z MOV $end
$var parameter 5 { OUT $end
$var parameter 5 | STR $end
$var parameter 5 } SUBI $end
$var reg 1 [ ALU_src $end
$var reg 1 X Hlt $end
$var reg 1 W Jalr $end
$var reg 1 V Jmp $end
$var reg 1 U Jr $end
$var reg 1 T MemWrite $end
$var reg 3 ~ Mem_src [2:0] $end
$var reg 1 Q OutR $end
$var reg 1 I PC_src $end
$var reg 1 H RD_src $end
$var reg 1 G RegWrite $end
$upscope $end
$scope module u_Data_Memory $end
$var wire 1 E clk $end
$var wire 16 !" odata [15:0] $end
$var wire 1 2 wr $end
$var wire 16 "" idata [15:0] $end
$var wire 16 #" addr [15:0] $end
$upscope $end
$scope module u_Data_Memory_ADDR_MUX_2to1 $end
$var wire 16 $" i0 [15:0] $end
$var wire 16 %" i1 [15:0] $end
$var wire 1 * s $end
$var wire 16 &" o [15:0] $end
$var parameter 32 '" DATA_WIDTH $end
$upscope $end
$scope module u_Data_Memory_Data_MUX_2to1 $end
$var wire 16 (" i1 [15:0] $end
$var wire 1 * s $end
$var wire 16 )" o [15:0] $end
$var wire 16 *" i0 [15:0] $end
$var parameter 32 +" DATA_WIDTH $end
$upscope $end
$scope module u_Instruction_Latch_MUX_2to1 $end
$var wire 16 ," i1 [15:0] $end
$var wire 1 - s $end
$var wire 16 -" o [15:0] $end
$var wire 16 ." i0 [15:0] $end
$var parameter 32 /" DATA_WIDTH $end
$upscope $end
$scope module u_Instruction_Memory $end
$var wire 1 E clk $end
$var wire 16 0" idata [15:0] $end
$var wire 16 1" odata [15:0] $end
$var wire 1 - wr $end
$var wire 16 2" addr [15:0] $end
$upscope $end
$scope module u_Instruction_Memory_MUX_2to1 $end
$var wire 16 3" i0 [15:0] $end
$var wire 16 4" i1 [15:0] $end
$var wire 1 - s $end
$var wire 16 5" o [15:0] $end
$var parameter 32 6" DATA_WIDTH $end
$upscope $end
$scope module u_MUX_8to1 $end
$var wire 16 7" i0 [15:0] $end
$var wire 16 8" i1 [15:0] $end
$var wire 16 9" i2 [15:0] $end
$var wire 16 :" i3 [15:0] $end
$var wire 16 ;" i5 [15:0] $end
$var wire 16 <" i6 [15:0] $end
$var wire 16 =" i7 [15:0] $end
$var wire 3 >" s [2:0] $end
$var wire 16 ?" i4 [15:0] $end
$var reg 16 @" o [15:0] $end
$upscope $end
$scope module u_PC_0_MUX_2to1 $end
$var wire 16 A" i0 [15:0] $end
$var wire 16 B" i1 [15:0] $end
$var wire 1 I s $end
$var wire 16 C" o [15:0] $end
$var parameter 32 D" DATA_WIDTH $end
$upscope $end
$scope module u_PC_1_MUX_2to1 $end
$var wire 16 E" i0 [15:0] $end
$var wire 16 F" i1 [15:0] $end
$var wire 1 V s $end
$var wire 16 G" o [15:0] $end
$var parameter 32 H" DATA_WIDTH $end
$upscope $end
$scope module u_PC_2_MUX_2to1 $end
$var wire 16 I" i0 [15:0] $end
$var wire 1 W s $end
$var wire 16 J" o [15:0] $end
$var wire 16 K" i1 [15:0] $end
$var parameter 32 L" DATA_WIDTH $end
$upscope $end
$scope module u_PC_3_MUX_2to1 $end
$var wire 16 M" i0 [15:0] $end
$var wire 1 U s $end
$var wire 16 N" o [15:0] $end
$var wire 16 O" i1 [15:0] $end
$var parameter 32 P" DATA_WIDTH $end
$upscope $end
$scope module u_RB_MUX_2to1 $end
$var wire 3 Q" i0 [2:0] $end
$var wire 3 R" i1 [2:0] $end
$var wire 1 H s $end
$var wire 3 S" o [2:0] $end
$var parameter 32 T" DATA_WIDTH $end
$upscope $end
$scope module u_RegisterFile $end
$var wire 1 E clk $end
$var wire 3 U" ra_addr [2:0] $end
$var wire 16 V" ra_data [15:0] $end
$var wire 3 W" rb_addr [2:0] $end
$var wire 16 X" rb_data [15:0] $end
$var wire 1 / rst_n $end
$var wire 1 G we $end
$var wire 3 Y" wr_addr [2:0] $end
$var wire 16 Z" wr_data [15:0] $end
$upscope $end
$upscope $end
$scope task write_dmem $end
$var reg 16 [" addr [15:0] $end
$var reg 16 \" data [15:0] $end
$upscope $end
$scope task write_imem $end
$var reg 16 ]" addr [15:0] $end
$var reg 16 ^" data [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 T"
b10000 P"
b10000 L"
b10000 H"
b10000 D"
b10000 6"
b10000 /"
b10000 +"
b10000 '"
b1000 }
b101 |
b11100 {
b1011 z
b10 y
b1 x
b11 w
b10011 v
b10000 u
b10010 t
b10001 s
b110 r
b11000 q
b11001 p
b0 o
b111 n
b10000 k
b10 &
b10100 %
$end
#0
$dumpvars
b1000000100101 ^"
b0 ]"
bx \"
bx ["
b0 Z"
bx Y"
bx X"
bx W"
bx V"
bx U"
bx S"
bx R"
bx Q"
bx O"
bx N"
bx M"
bx K"
bx J"
bx I"
bx G"
b0xxxxxxxxxxx F"
bx E"
bx C"
bx B"
b1 A"
b0 @"
bx ?"
bx >"
b0 ="
b101 <"
b1 ;"
bx :"
bx 9"
b0xxxxxxxx 8"
bx 7"
b0 5"
b0 4"
b0 3"
b0 2"
bx 1"
b0 0"
bx ."
bx -"
b1 ,"
bx *"
bx )"
b0 ("
bx &"
b0 %"
bx $"
bx #"
bx ""
bx !"
bx ~
bx m
bx l
bx j
bx i
b0xxxxx h
bx g
bx f
bx e
bx d
xc
bx b
bx a
bx `
x_
b0 ^
bx ]
bx \
x[
bx Z
xY
xX
xW
xV
xU
xT
bx S
bx R
xQ
bx P
bx O
bx N
bx M
bx L
b1 K
bx J
xI
xH
xG
xF
0E
bx D
bx C
bx B
b0 A
bx @
bx ?
bx >
bx =
b0 <
bx ;
bx :
bx 9
bx 8
b101 7
b0 6
b0 5
b0 4
b0 3
x2
bx 1
bx 0
0/
b101 .
0-
b0 ,
b0 +
0*
b0 )
b0 (
0'
bx $
bx #
bx "
0!
$end
#20000
1E
1'
#30000
0E
0'
1Y
b0 B
b0 ""
b0 )"
b0 Z
b0 d
b0 i
0F
b0 $
b0 P
b1 L
b1 N"
b1 N
b1 J"
b1 M"
b1 M
b1 G"
b1 I"
b1 O
b1 C"
b1 E"
bx <
bx @"
bx Z"
b0 "
b0 1
b0 8
b0 j
b0 *"
b0 O"
b0 X"
b0 >
b0 S"
b0 W"
02
b1 F"
b1 J
b1 B"
b1 8"
b100000000 7"
b1 f
b0 g
b1 h
b0 9
b0 Q"
b0 #
b0 0
b0 :
b0 e
b0 ?"
b0 K"
b0 V"
b0 ;
b0 U"
b0 =
b0 R"
b0 Y"
0X
0Q
0U
0W
0V
0I
b11 S
b11 ~
b11 >"
0H
0T
1G
0[
b1 ?
b1 m
b1 -"
b1100100000000 ^"
b1 ]"
b1000000100101 ,
b1000000100101 6
b1000000100101 0"
1-
#40000
b1000000100101 @
b1000000100101 ."
b1000000100101 1"
1E
1'
#50000
0E
0'
bx @
bx ."
bx 1"
b1 A
b1 2"
b1 5"
b1101000000001 ^"
b10 ]"
b1100100000000 ,
b1100100000000 6
b1100100000000 0"
b1 +
b1 5
b1 4"
#60000
b1100100000000 @
b1100100000000 ."
b1100100000000 1"
1E
1'
#70000
0E
0'
bx @
bx ."
bx 1"
b10 A
b10 2"
b10 5"
b1110000000100000 ^"
b11 ]"
b1101000000001 ,
b1101000000001 6
b1101000000001 0"
b10 +
b10 5
b10 4"
#80000
b1101000000001 @
b1101000000001 ."
b1101000000001 1"
1E
1'
#90000
0E
0'
bx @
bx ."
bx 1"
b11 A
b11 2"
b11 5"
b1110000001000000 ^"
b100 ]"
b1110000000100000 ,
b1110000000100000 6
b1110000000100000 0"
b11 +
b11 5
b11 4"
#100000
b1110000000100000 @
b1110000000100000 ."
b1110000000100000 1"
1E
1'
#110000
0E
0'
bx @
bx ."
bx 1"
b100 A
b100 2"
b100 5"
b11000000101001 ^"
b101 ]"
b1110000001000000 ,
b1110000001000000 6
b1110000001000000 0"
b100 +
b100 5
b100 4"
#120000
b1110000001000000 @
b1110000001000000 ."
b1110000001000000 1"
1E
1'
#130000
0E
0'
bx @
bx ."
bx 1"
b101 A
b101 2"
b101 5"
b1100001000000010 ^"
b110 ]"
b11000000101001 ,
b11000000101001 6
b11000000101001 0"
b101 +
b101 5
b101 4"
#140000
b11000000101001 @
b11000000101001 ."
b11000000101001 1"
1E
1'
#150000
0E
0'
bx @
bx ."
bx 1"
b110 A
b110 2"
b110 5"
b101100101000000 ^"
b111 ]"
b1100001000000010 ,
b1100001000000010 6
b1100001000000010 0"
b110 +
b110 5
b110 4"
#160000
b1100001000000010 @
b1100001000000010 ."
b1100001000000010 1"
1E
1'
#170000
0E
0'
bx @
bx ."
bx 1"
b111 A
b111 2"
b111 5"
b10100100000010 ^"
b1000 ]"
b101100101000000 ,
b101100101000000 6
b101100101000000 0"
b111 +
b111 5
b111 4"
#180000
b101100101000000 @
b101100101000000 ."
b101100101000000 1"
1E
1'
#190000
0E
0'
bx @
bx ."
bx 1"
b1000 A
b1000 2"
b1000 5"
b1000101100110 ^"
b1001 ]"
b10100100000010 ,
b10100100000010 6
b10100100000010 0"
b1000 +
b1000 5
b1000 4"
#200000
b10100100000010 @
b10100100000010 ."
b10100100000010 1"
1E
1'
#210000
0E
0'
bx @
bx ."
bx 1"
b1001 A
b1001 2"
b1001 5"
b1001001110111 ^"
b1010 ]"
b1000101100110 ,
b1000101100110 6
b1000101100110 0"
b1001 +
b1001 5
b1001 4"
#220000
b1000101100110 @
b1000101100110 ."
b1000101100110 1"
1E
1'
#230000
0E
0'
bx @
bx ."
bx 1"
b1010 A
b1010 2"
b1010 5"
b1001110001000 ^"
b1011 ]"
b1001001110111 ,
b1001001110111 6
b1001001110111 0"
b1010 +
b1010 5
b1010 4"
#240000
b1001001110111 @
b1001001110111 ."
b1001001110111 1"
1E
1'
#250000
0E
0'
bx @
bx ."
bx 1"
b1011 A
b1011 2"
b1011 5"
b1111101101000100 ^"
b1100 ]"
b1001110001000 ,
b1001110001000 6
b1001110001000 0"
b1011 +
b1011 5
b1011 4"
#260000
b1001110001000 @
b1001110001000 ."
b1001110001000 1"
1E
1'
#270000
0E
0'
bx @
bx ."
bx 1"
b1100 A
b1100 2"
b1100 5"
b1111001000000000 ^"
b1101 ]"
b1111101101000100 ,
b1111101101000100 6
b1111101101000100 0"
b1100 +
b1100 5
b1100 4"
#280000
b1111101101000100 @
b1111101101000100 ."
b1111101101000100 1"
1E
1'
#290000
0E
0'
bx @
bx ."
bx 1"
b1101 A
b1101 2"
b1101 5"
b1110000001000000 ^"
b1110 ]"
b1111001000000000 ,
b1111001000000000 6
b1111001000000000 0"
b1101 +
b1101 5
b1101 4"
#300000
b1111001000000000 @
b1111001000000000 ."
b1111001000000000 1"
1E
1'
#310000
0E
0'
bx @
bx ."
bx 1"
b1110 A
b1110 2"
b1110 5"
b1110000000100000 ^"
b1111 ]"
b1110000001000000 ,
b1110000001000000 6
b1110000001000000 0"
b1110 +
b1110 5
b1110 4"
#320000
b1110000001000000 @
b1110000001000000 ."
b1110000001000000 1"
1E
1'
#330000
0E
0'
bx @
bx ."
bx 1"
b1111 A
b1111 2"
b1111 5"
b1110000000000001 ^"
b10000 ]"
b1110000000100000 ,
b1110000000100000 6
b1110000000100000 0"
b1111 +
b1111 5
b1111 4"
#340000
b1110000000100000 @
b1110000000100000 ."
b1110000000100000 1"
1E
1'
#350000
0E
0'
bx @
bx ."
bx 1"
b10000 A
b10000 2"
b10000 5"
b100000 \"
b100101 ["
b1110000000000001 ,
b1110000000000001 6
b1110000000000001 0"
b10000 +
b10000 5
b10000 4"
#360000
b1110000000000001 @
b1110000000000001 ."
b1110000000000001 1"
1E
1'
#370000
0E
0'
12
b100101 D
b100101 #"
b100101 &"
b100000 B
b100000 ""
b100000 )"
b10000 \"
b100110 ["
b100000 )
b100000 4
b100000 ("
b100101 (
b100101 3
b100101 %"
1*
#380000
b100000 C
b100000 !"
b100000 9"
1E
1'
#390000
0E
0'
b10000 B
b10000 ""
b10000 )"
bx C
bx !"
bx 9"
b100110 D
b100110 #"
b100110 &"
b10000 )
b10000 4
b10000 ("
b100110 (
b100110 3
b100110 %"
#400000
b10000 C
b10000 !"
b10000 9"
1E
1'
#410000
0E
0'
b100 R
b100 b
b0 \
b0 a
b0 $"
b0 :"
b0 `
0c
0Y
b1 >
b1 S"
b1 W"
b100101 <
b100101 @"
b100101 Z"
b100101 F"
b100101 J
b100101 B"
b100101 8"
b10010100000000 7"
b10 g
b101 h
b1 9
b1 Q"
b1 ;
b1 U"
b1 S
b1 ~
b1 >"
b1000000100101 ?
b1000000100101 m
b1000000100101 -"
b1000000100101 @
b1000000100101 ."
b1000000100101 1"
b0 A
b0 2"
b0 5"
0-
#420000
0_
b100 ]
b100 l
1E
1'
#430000
0E
0'
02
bx C
bx !"
bx 9"
b0 D
b0 #"
b0 &"
b0 B
b0 ""
b0 )"
0*
#440000
1E
1'
#450000
0E
0'
1/
#460000
b0 R
b0 b
b100000 C
b100000 !"
b100000 9"
b100101 D
b100101 #"
b100101 &"
b100101 \
b100101 a
b100101 $"
b100101 :"
b100101 B
b100101 ""
b100101 )"
b100101 `
b10 L
b10 N"
b100101 "
b100101 1
b100101 8
b100101 j
b100101 *"
b100101 O"
b100101 X"
b0 >
b0 S"
b0 W"
b100000 <
b100000 @"
b100000 Z"
b10 N
b10 J"
b10 M"
b100000000 F"
b0 8"
b100101 7"
b0 f
b11 g
b0 h
b0 9
b0 Q"
b100101 #
b100101 0
b100101 :
b100101 e
b100101 ?"
b100101 K"
b100101 V"
b0 ;
b0 U"
b1 =
b1 R"
b1 Y"
b10 S
b10 ~
b10 >"
1[
b10 M
b10 G"
b10 I"
b1100100000000 ?
b1100100000000 m
b1100100000000 -"
b10 O
b10 C"
b10 E"
b1100100000000 @
b1100100000000 ."
b1100100000000 1"
b1 A
b1 2"
b1 5"
b10 K
b10 ;"
b10 A"
b1 J
b1 B"
b1 ^
b1 3"
1E
1'
#470000
0E
0'
#480000
b10000 <
b10000 @"
b10000 Z"
b10000 C
b10000 !"
b10000 9"
b100110 D
b100110 #"
b100110 &"
b100110 \
b100110 a
b100110 $"
b100110 :"
b100110 `
b11 L
b11 N"
b1 Z
b1 d
b1 i
b11 N
b11 J"
b11 M"
b1000000001 F"
b1 8"
b100100101 7"
b1 f
b1 h
b10 =
b10 R"
b10 Y"
b11 M
b11 G"
b11 I"
b1101000000001 ?
b1101000000001 m
b1101000000001 -"
b11 O
b11 C"
b11 E"
b1101000000001 @
b1101000000001 ."
b1101000000001 1"
b10 A
b10 2"
b10 5"
b0 ]
b0 l
b11 K
b11 ;"
b11 A"
b11 J
b11 B"
b10 ^
b10 3"
1E
1'
#490000
0E
0'
#500000
bx C
bx !"
bx 9"
b1000101 D
b1000101 #"
b1000101 &"
b1000101 \
b1000101 a
b1000101 $"
b1000101 :"
b1000101 `
b100 L
b100 N"
b100000 $
b100000 P
b10000000100101 <
b10000000100101 @"
b10000000100101 Z"
b100101 Z
b100101 d
b100101 i
b100 N
b100 J"
b100 M"
b100000 F"
b100000 8"
b10000000100101 7"
b0 f
b11100 g
b0 h
b100000 #
b100000 0
b100000 :
b100000 e
b100000 ?"
b100000 K"
b100000 V"
b1 ;
b1 U"
b0 =
b0 R"
b0 Y"
1Q
b0 S
b0 ~
b0 >"
0G
0[
b100 M
b100 G"
b100 I"
b1110000000100000 ?
b1110000000100000 m
b1110000000100000 -"
b100 O
b100 C"
b100 E"
b1110000000100000 @
b1110000000100000 ."
b1110000000100000 1"
b11 A
b11 2"
b11 5"
b100 K
b100 ;"
b100 A"
b100011 J
b100011 B"
b11 ^
b11 3"
1E
1'
#510000
0E
0'
#520000
b110101 D
b110101 #"
b110101 &"
b110101 \
b110101 a
b110101 $"
b110101 :"
b110101 `
b101 L
b101 N"
b10000 $
b10000 P
b100000000100101 <
b100000000100101 @"
b100000000100101 Z"
b101 N
b101 J"
b101 M"
b1000000 F"
b1000000 8"
b100000000100101 7"
b10000 #
b10000 0
b10000 :
b10000 e
b10000 ?"
b10000 K"
b10000 V"
b10 ;
b10 U"
b101 M
b101 G"
b101 I"
b1110000001000000 ?
b1110000001000000 m
b1110000001000000 -"
b101 O
b101 C"
b101 E"
b1110000001000000 @
b1110000001000000 ."
b1110000001000000 1"
b100 A
b100 2"
b100 5"
b101 K
b101 ;"
b101 A"
b1000100 J
b1000100 B"
b100 ^
b100 3"
1E
1'
#530000
0E
0'
#540000
b10000 D
b10000 #"
b10000 &"
b1 R
b1 b
b10000 \
b10000 a
b10000 $"
b10000 :"
b10000 B
b10000 ""
b10000 )"
b10000 Z
b10000 d
b10000 i
b10000000000010000 `
b110 L
b110 N"
1F
b10000 "
b10000 1
b10000 8
b10000 j
b10000 *"
b10000 O"
b10000 X"
b10 >
b10 S"
b10 W"
b10100100010000 <
b10100100010000 @"
b10100100010000 Z"
b0 $
b0 P
b110 N
b110 J"
b110 M"
b101001 F"
b101001 8"
b10100100010000 7"
b1 f
b110 g
b1001 h
b10 9
b10 Q"
b100000 #
b100000 0
b100000 :
b100000 e
b100000 ?"
b100000 K"
b100000 V"
b1 ;
b1 U"
0Q
b110 M
b110 G"
b110 I"
b11000000101001 ?
b11000000101001 m
b11000000101001 -"
b110 O
b110 C"
b110 E"
b11000000101001 @
b11000000101001 ."
b11000000101001 1"
b101 A
b101 2"
b101 5"
b110 K
b110 ;"
b110 A"
b101110 J
b101110 B"
b101 ^
b101 3"
1E
1'
#550000
0E
0'
#560000
b1001010 D
b1001010 #"
b1001010 &"
b0 R
b0 b
b1001010 \
b1001010 a
b1001010 $"
b1001010 :"
b100101 B
b100101 ""
b100101 )"
b100101 Z
b100101 d
b100101 i
b1001010 `
b1000 L
b1000 N"
0F
b100101 "
b100101 1
b100101 8
b100101 j
b100101 *"
b100101 O"
b100101 X"
b0 >
b0 S"
b0 W"
b1000100101 <
b1000100101 @"
b1000100101 Z"
b1000 N
b1000 J"
b1000 M"
b1000000010 F"
b10 8"
b1000100101 7"
b10 f
b11000 g
b10 h
b0 9
b0 Q"
b100101 #
b100101 0
b100101 :
b100101 e
b100101 ?"
b100101 K"
b100101 V"
b0 ;
b0 U"
b10 =
b10 R"
b10 Y"
1I
b1000 M
b1000 G"
b1000 I"
b1100001000000010 ?
b1100001000000010 m
b1100001000000010 -"
1_
b1000 O
b1000 C"
b1000 E"
b1100001000000010 @
b1100001000000010 ."
b1100001000000010 1"
b110 A
b110 2"
b110 5"
b1 ]
b1 l
b111 K
b111 ;"
b111 A"
b1000 J
b1000 B"
b110 ^
b110 3"
1E
1'
#570000
0E
0'
#580000
b100111 D
b100111 #"
b100111 &"
b100111 \
b100111 a
b100111 $"
b100111 :"
b1000100000 <
b1000100000 @"
b1000100000 Z"
b100111 `
b100000 B
b100000 ""
b100000 )"
b1000100000 7"
b1001 L
b1001 N"
b100000 "
b100000 1
b100000 8
b100000 j
b100000 *"
b100000 O"
b100000 X"
b1 >
b1 S"
b1 W"
12
b10 Z
b10 d
b10 i
b1001 N
b1001 J"
b1001 M"
b100000010 F"
b101 g
b1 =
b1 R"
b1 Y"
1H
1T
1[
b1001 M
b1001 G"
b1001 I"
b10100100000010 ?
b10100100000010 m
b10100100000010 -"
0_
0I
b1001 O
b1001 C"
b1001 E"
b10100100000010 @
b10100100000010 ."
b10100100000010 1"
b1000 A
b1000 2"
b1000 5"
b0 ]
b0 l
b1001 K
b1001 ;"
b1001 A"
b1010 J
b1010 B"
b1000 ^
b1000 3"
1E
1'
#590000
0E
0'
#600000
b100000 D
b100000 #"
b100000 &"
b100000 \
b100000 a
b100000 $"
b100000 :"
b100000 `
b1010 L
b1010 N"
b1100110 <
b1100110 @"
b1100110 Z"
02
b100000 Z
b100000 d
b100000 i
b1010 N
b1010 J"
b1010 M"
b101100110 F"
b1100110 8"
b110011000100000 7"
b10 g
b110 h
b1 9
b1 Q"
b0 #
b0 0
b0 :
b0 e
b0 ?"
b0 K"
b0 V"
b11 ;
b11 U"
b1 S
b1 ~
b1 >"
0H
0T
1G
0[
b1010 M
b1010 G"
b1010 I"
b1000101100110 ?
b1000101100110 m
b1000101100110 -"
b1010 O
b1010 C"
b1010 E"
b1000101100110 @
b1000101100110 ."
b1000101100110 1"
b1001 A
b1001 2"
b1001 5"
bx C
bx !"
bx 9"
b1010 K
b1010 ;"
b1010 A"
b1101111 J
b1101111 B"
b1001 ^
b1001 3"
1E
1'
#610000
0E
0'
#620000
b100 R
b100 b
b0 D
b0 #"
b0 &"
b1011 L
b1011 N"
b1110111 <
b1110111 @"
b1110111 Z"
b101 >
b101 S"
b101 W"
b0 \
b0 a
b0 $"
b0 :"
b1011 N
b1011 J"
b1011 M"
b1001110111 F"
b1110111 8"
b11 f
b10111 h
b101 9
b101 Q"
b10 =
b10 R"
b10 Y"
b0 `
b1011 M
b1011 G"
b1011 I"
b1001001110111 ?
b1001001110111 m
b1001001110111 -"
b1011 O
b1011 C"
b1011 E"
b1001001110111 @
b1001001110111 ."
b1001001110111 1"
b1010 A
b1010 2"
b1010 5"
b0 B
b0 ""
b0 )"
b0 Z
b0 d
b0 i
b111011100000000 7"
b1011 K
b1011 ;"
b1011 A"
b10000001 J
b10000001 B"
b1010 ^
b1010 3"
b0 "
b0 1
b0 8
b0 j
b0 *"
b0 O"
b0 X"
1E
1'
#630000
0E
0'
#640000
b0 R
b0 b
b1110111 D
b1110111 #"
b1110111 &"
b1110111 \
b1110111 a
b1110111 $"
b1110111 :"
b1110111 `
b1110111 B
b1110111 ""
b1110111 )"
b1110111 Z
b1110111 d
b1110111 i
b1100 L
b1100 N"
b10001000 <
b10001000 @"
b10001000 Z"
b1110111 "
b1110111 1
b1110111 8
b1110111 j
b1110111 *"
b1110111 O"
b1110111 X"
b10 >
b10 S"
b10 W"
b1100 N
b1100 J"
b1100 M"
b1110001000 F"
b10001000 8"
b1000100001110111 7"
b0 f
b1000 h
b10 9
b10 Q"
b100 ;
b100 U"
b11 =
b11 R"
b11 Y"
b1100 M
b1100 G"
b1100 I"
b1001110001000 ?
b1001110001000 m
b1001110001000 -"
b1100 O
b1100 C"
b1100 E"
b1001110001000 @
b1001110001000 ."
b1001110001000 1"
b1011 A
b1011 2"
b1011 5"
b100 ]
b100 l
b1100 K
b1100 ;"
b1100 A"
b1111111110010011 J
b1111111110010011 B"
b1011 ^
b1011 3"
1E
1'
#650000
0E
0'
#660000
b11011101 D
b11011101 #"
b11011101 &"
b11011101 \
b11011101 a
b11011101 $"
b11011101 :"
b1100110 B
b1100110 ""
b1100110 )"
b1100110 Z
b1100110 d
b1100110 i
b11011101 `
b1101 L
b1101 N"
b1100110 "
b1100110 1
b1100110 8
b1100110 j
b1100110 *"
b1100110 O"
b1100110 X"
b1 >
b1 S"
b1 W"
b100010001100110 <
b100010001100110 @"
b100010001100110 Z"
b1101 N
b1101 J"
b1101 M"
b1101000100 F"
b1000100 8"
b100010001100110 7"
b11111 g
b100 h
b1 9
b1 Q"
b1110111 #
b1110111 0
b1110111 :
b1110111 e
b1110111 ?"
b1110111 K"
b1110111 V"
b10 ;
b10 U"
b0 S
b0 ~
b0 >"
0G
b1101 M
b1101 G"
b1101 I"
b1111101101000100 ?
b1111101101000100 m
b1111101101000100 -"
b1101 O
b1101 C"
b1101 E"
b1111101101000100 @
b1111101101000100 ."
b1111101101000100 1"
b1100 A
b1100 2"
b1100 5"
b0 ]
b0 l
b1101 K
b1101 ;"
b1101 A"
b1010000 J
b1010000 B"
b1100 ^
b1100 3"
1E
1'
#670000
0E
0'
#680000
b1001010 D
b1001010 #"
b1001010 &"
b1001010 \
b1001010 a
b1001010 $"
b1001010 :"
b100101 B
b100101 ""
b100101 )"
b100101 Z
b100101 d
b100101 i
b1001010 `
b1110 L
b1110 N"
b100101 "
b100101 1
b100101 8
b100101 j
b100101 *"
b100101 O"
b100101 X"
b0 >
b0 S"
b0 W"
b100101 <
b100101 @"
b100101 Z"
b1110 N
b1110 J"
b1110 M"
b1000000000 F"
b0 8"
b100101 7"
b11110 g
b0 h
b0 9
b0 Q"
b100101 #
b100101 0
b100101 :
b100101 e
b100101 ?"
b100101 K"
b100101 V"
b0 ;
b0 U"
b10 =
b10 R"
b10 Y"
b1110 M
b1110 G"
b1110 I"
b1111001000000000 ?
b1111001000000000 m
b1111001000000000 -"
b1110 O
b1110 C"
b1110 E"
b1111001000000000 @
b1111001000000000 ."
b1111001000000000 1"
b1101 A
b1101 2"
b1101 5"
b1110 K
b1110 ;"
b1110 A"
b1101 J
b1101 B"
b1101 ^
b1101 3"
1E
1'
#690000
0E
0'
#700000
b10011100 D
b10011100 #"
b10011100 &"
b10011100 \
b10011100 a
b10011100 $"
b10011100 :"
b10011100 `
b1111 L
b1111 N"
b100000000100101 <
b100000000100101 @"
b100000000100101 Z"
b1110111 $
b1110111 P
b1111 N
b1111 J"
b1111 M"
b1000000 F"
b1000000 8"
b100000000100101 7"
b11100 g
b1110111 #
b1110111 0
b1110111 :
b1110111 e
b1110111 ?"
b1110111 K"
b1110111 V"
b10 ;
b10 U"
b0 =
b0 R"
b0 Y"
1Q
b1111 M
b1111 G"
b1111 I"
b1110000001000000 ?
b1110000001000000 m
b1110000001000000 -"
b1111 O
b1111 C"
b1111 E"
b1110000001000000 @
b1110000001000000 ."
b1110000001000000 1"
b1110 A
b1110 2"
b1110 5"
b1111 K
b1111 ;"
b1111 A"
b1001110 J
b1001110 B"
b1110 ^
b1110 3"
1E
1'
#710000
0E
0'
#720000
b10001011 D
b10001011 #"
b10001011 &"
b10001011 \
b10001011 a
b10001011 $"
b10001011 :"
b10001011 `
b10000 L
b10000 N"
b1100110 $
b1100110 P
b10000000100101 <
b10000000100101 @"
b10000000100101 Z"
b10000 N
b10000 J"
b10000 M"
b100000 F"
b100000 8"
b10000000100101 7"
b1100110 #
b1100110 0
b1100110 :
b1100110 e
b1100110 ?"
b1100110 K"
b1100110 V"
b1 ;
b1 U"
b10000 M
b10000 G"
b10000 I"
b1110000000100000 ?
b1110000000100000 m
b1110000000100000 -"
b10000 O
b10000 C"
b10000 E"
b1110000000100000 @
b1110000000100000 ."
b1110000000100000 1"
b1111 A
b1111 2"
b1111 5"
b10000 K
b10000 ;"
b10000 A"
b101111 J
b101111 B"
b1111 ^
b1111 3"
1E
1'
#730000
0E
0'
#740000
b1001010 D
b1001010 #"
b1001010 &"
b1001010 \
b1001010 a
b1001010 $"
b1001010 :"
b1001010 `
b10001 L
b10001 N"
b100100101 <
b100100101 @"
b100100101 Z"
1!
b0 $
b0 P
b10001 N
b10001 J"
b10001 M"
b1 F"
b1 8"
b100100101 7"
b1 f
b1 h
b100101 #
b100101 0
b100101 :
b100101 e
b100101 ?"
b100101 K"
b100101 V"
b0 ;
b0 U"
1X
0Q
b10001 M
b10001 G"
b10001 I"
b1110000000000001 ?
b1110000000000001 m
b1110000000000001 -"
b10001 O
b10001 C"
b10001 E"
b1110000000000001 @
b1110000000000001 ."
b1110000000000001 1"
b10000 A
b10000 2"
b10000 5"
b10001 K
b10001 ;"
b10001 A"
b10001 J
b10001 B"
b10000 ^
b10000 3"
0E
1'
#750000
0'
#760000
b100 R
b100 b
b0 D
b0 #"
b0 &"
b1 L
b1 N"
b1 >
b1 S"
b1 W"
b0 \
b0 a
b0 $"
b0 :"
b1 N
b1 J"
b1 M"
b100101 F"
b100101 8"
b10 g
b101 h
b1 9
b1 Q"
b1 ;
b1 U"
0X
b1 S
b1 ~
b1 >"
1G
b0 `
b100101 <
b100101 @"
b100101 Z"
b1 M
b1 G"
b1 I"
b1000000100101 ?
b1000000100101 m
b1000000100101 -"
b0 B
b0 ""
b0 )"
b0 Z
b0 d
b0 i
b10010100000000 7"
b1 O
b1 C"
b1 E"
b1000000100101 @
b1000000100101 ."
b1000000100101 1"
b0 A
b0 2"
b0 5"
1E
b0 #
b0 0
b0 :
b0 e
b0 ?"
b0 K"
b0 V"
b0 "
b0 1
b0 8
b0 j
b0 *"
b0 O"
b0 X"
b1 K
b1 ;"
b1 A"
b100101 J
b100101 B"
b0 ^
b0 3"
1'
0!
0/
#770000
0E
0'
#780000
b100 ]
b100 l
1E
1'
#790000
0E
0'
#800000
1E
1'
#810000
0E
0'
#820000
1E
1'
#830000
0E
0'
#840000
1E
1'
#850000
0E
0'
#860000
1E
1'
