<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="exp13_FiFo.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="fifo_interface.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="fifo_interface.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="fifo_interface.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="fifo_interface.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="fifo_interface.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="fifo_interface.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="fifo_interface.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="fifo_interface.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="fifo_interface.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="fifo_interface.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fifo_interface.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="fifo_interface.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="fifo_interface.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="fifo_interface.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="fifo_interface.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="fifo_interface.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="fifo_interface.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="fifo_interface.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="fifo_interface.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="fifo_interface_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="fifo_interface_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="fifo_interface_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="fifo_interface_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="fifo_interface_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fifo_interface_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fifo_interface_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="fifo_interface_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="fifo_interface_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fifo_interface_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fifo_interface_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="fifo_interface_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="fifo_interface_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fifo_interface_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sram.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="sram.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="sram.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="t.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="t.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="t.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="t.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="t.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="t_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="t_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="t_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="t_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="t_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="t_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="t_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1622602715" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1622602715">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622602715" xil_pn:in_ck="-2502288044299822713" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1622602715">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fifo_interface.v"/>
      <outfile xil_pn:name="sram.v"/>
      <outfile xil_pn:name="t.v"/>
    </transform>
    <transform xil_pn:end_ts="1622602719" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8574689898403600885" xil_pn:start_ts="1622602719">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622602719" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5154269370902138099" xil_pn:start_ts="1622602719">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622602719" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7297987476808058675" xil_pn:start_ts="1622602719">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622602719" xil_pn:in_ck="-2502288044299822713" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1622602719">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fifo_interface.v"/>
      <outfile xil_pn:name="sram.v"/>
      <outfile xil_pn:name="t.v"/>
    </transform>
    <transform xil_pn:end_ts="1622602724" xil_pn:in_ck="-2502288044299822713" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4262449350465677623" xil_pn:start_ts="1622602719">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="t_beh.prj"/>
      <outfile xil_pn:name="t_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1622602732" xil_pn:in_ck="24504444711220483" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2871588032085660314" xil_pn:start_ts="1622602732">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="t_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1622602058" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1622602058">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622602597" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1606483922062334035" xil_pn:start_ts="1622602597">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622602597" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7297987476808058675" xil_pn:start_ts="1622602597">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622602058" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1622602058">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622602597" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4530761024901965547" xil_pn:start_ts="1622602597">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622602058" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1622602058">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622602597" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4782547563919115197" xil_pn:start_ts="1622602597">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622602605" xil_pn:in_ck="4655632536397065231" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-543006011112153530" xil_pn:start_ts="1622602597">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="fifo_interface.lso"/>
      <outfile xil_pn:name="fifo_interface.ngc"/>
      <outfile xil_pn:name="fifo_interface.ngr"/>
      <outfile xil_pn:name="fifo_interface.prj"/>
      <outfile xil_pn:name="fifo_interface.stx"/>
      <outfile xil_pn:name="fifo_interface.syr"/>
      <outfile xil_pn:name="fifo_interface.xst"/>
      <outfile xil_pn:name="fifo_interface_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1622602605" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="2996113650773580054" xil_pn:start_ts="1622602605">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622602611" xil_pn:in_ck="3596580902400453402" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-2286494288193387018" xil_pn:start_ts="1622602605">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="fifo_interface.bld"/>
      <outfile xil_pn:name="fifo_interface.ngd"/>
      <outfile xil_pn:name="fifo_interface_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1622602618" xil_pn:in_ck="3596580902400453403" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1622602611">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="fifo_interface.pcf"/>
      <outfile xil_pn:name="fifo_interface_map.map"/>
      <outfile xil_pn:name="fifo_interface_map.mrp"/>
      <outfile xil_pn:name="fifo_interface_map.ncd"/>
      <outfile xil_pn:name="fifo_interface_map.ngm"/>
      <outfile xil_pn:name="fifo_interface_map.xrpt"/>
      <outfile xil_pn:name="fifo_interface_summary.xml"/>
      <outfile xil_pn:name="fifo_interface_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1622602634" xil_pn:in_ck="4655634612368920500" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1622602618">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="fifo_interface.ncd"/>
      <outfile xil_pn:name="fifo_interface.pad"/>
      <outfile xil_pn:name="fifo_interface.par"/>
      <outfile xil_pn:name="fifo_interface.ptwx"/>
      <outfile xil_pn:name="fifo_interface.unroutes"/>
      <outfile xil_pn:name="fifo_interface.xpi"/>
      <outfile xil_pn:name="fifo_interface_pad.csv"/>
      <outfile xil_pn:name="fifo_interface_pad.txt"/>
      <outfile xil_pn:name="fifo_interface_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1622602634" xil_pn:in_ck="3596580902400453271" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1622602630">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="fifo_interface.twr"/>
      <outfile xil_pn:name="fifo_interface.twx"/>
    </transform>
  </transforms>

</generated_project>
