Timing Violation Report Max Delay Analysis

SmartTime Version v11.9
Microsemi Corporation - Microsemi Libero Software Release v11.9 (Version 11.9.0.4)
Date: Mon Apr 08 17:30:55 2019


Design: turret_servos
Family: SmartFusion
Die: A2F200M3F
Package: 484 FBGA
Temperature Range: 0 - 85 C
Voltage Range: 1.425 - 1.575 V
Speed Grade: STD
Design State: Post-Layout
Data source: Silicon verified
Min Operating Conditions: BEST - 1.575 V - 0 C
Max Operating Conditions: WORST - 1.425 V - 85 C
Using Enhanced Min Delay Analysis
Scenario for Timing Analysis: Primary


Path 1
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth2[16]:D
  Delay (ns):            19.054
  Slack (ns):            -7.862
  Arrival (ns):          23.229
  Required (ns):         15.367

Path 2
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth1[16]:D
  Delay (ns):            19.037
  Slack (ns):            -7.841
  Arrival (ns):          23.212
  Required (ns):         15.371

Path 3
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth1[17]:D
  Delay (ns):            18.690
  Slack (ns):            -7.530
  Arrival (ns):          22.865
  Required (ns):         15.335

Path 4
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth2[17]:D
  Delay (ns):            18.690
  Slack (ns):            -7.513
  Arrival (ns):          22.865
  Required (ns):         15.352

Path 5
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth1[15]:D
  Delay (ns):            18.466
  Slack (ns):            -7.289
  Arrival (ns):          22.641
  Required (ns):         15.352

Path 6
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth2[15]:D
  Delay (ns):            18.466
  Slack (ns):            -7.289
  Arrival (ns):          22.641
  Required (ns):         15.352

Path 7
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth2[14]:D
  Delay (ns):            17.390
  Slack (ns):            -6.226
  Arrival (ns):          21.565
  Required (ns):         15.339

Path 8
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth1[14]:D
  Delay (ns):            17.396
  Slack (ns):            -6.221
  Arrival (ns):          21.571
  Required (ns):         15.350

Path 9
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth1[13]:D
  Delay (ns):            16.573
  Slack (ns):            -5.413
  Arrival (ns):          20.748
  Required (ns):         15.335

Path 10
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth2[13]:D
  Delay (ns):            16.297
  Slack (ns):            -5.137
  Arrival (ns):          20.472
  Required (ns):         15.335

Path 11
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth1[11]:D
  Delay (ns):            16.187
  Slack (ns):            -5.010
  Arrival (ns):          20.362
  Required (ns):         15.352

Path 12
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth2[11]:D
  Delay (ns):            16.141
  Slack (ns):            -4.964
  Arrival (ns):          20.316
  Required (ns):         15.352

Path 13
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth1[9]:D
  Delay (ns):            14.627
  Slack (ns):            -3.481
  Arrival (ns):          18.802
  Required (ns):         15.321

Path 14
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth1[12]:D
  Delay (ns):            14.570
  Slack (ns):            -3.417
  Arrival (ns):          18.745
  Required (ns):         15.328

Path 15
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth2[12]:D
  Delay (ns):            14.570
  Slack (ns):            -3.417
  Arrival (ns):          18.745
  Required (ns):         15.328

Path 16
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth2[9]:D
  Delay (ns):            14.162
  Slack (ns):            -2.997
  Arrival (ns):          18.337
  Required (ns):         15.340

Path 17
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth2[8]:D
  Delay (ns):            14.065
  Slack (ns):            -2.887
  Arrival (ns):          18.240
  Required (ns):         15.353

Path 18
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth2[10]:D
  Delay (ns):            13.960
  Slack (ns):            -2.807
  Arrival (ns):          18.135
  Required (ns):         15.328

Path 19
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth1[10]:D
  Delay (ns):            13.966
  Slack (ns):            -2.791
  Arrival (ns):          18.141
  Required (ns):         15.350

Path 20
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth1[8]:D
  Delay (ns):            13.859
  Slack (ns):            -2.667
  Arrival (ns):          18.034
  Required (ns):         15.367

Path 21
  From:                  BUS_INTERFACE_0/modulator/count[0]:CLK
  To:                    BUS_INTERFACE_0/modulator/pwm:D
  Delay (ns):            11.639
  Slack (ns):            -2.136
  Arrival (ns):          17.513
  Required (ns):         15.377

Path 22
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth1[4]:D
  Delay (ns):            12.847
  Slack (ns):            -1.670
  Arrival (ns):          17.022
  Required (ns):         15.352

Path 23
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth1[5]:D
  Delay (ns):            12.805
  Slack (ns):            -1.627
  Arrival (ns):          16.980
  Required (ns):         15.353

Path 24
  From:                  BUS_INTERFACE_0/modulator/count[5]:CLK
  To:                    BUS_INTERFACE_0/modulator/pwm:D
  Delay (ns):            11.148
  Slack (ns):            -1.623
  Arrival (ns):          17.000
  Required (ns):         15.377

Path 25
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth1[6]:D
  Delay (ns):            12.812
  Slack (ns):            -1.620
  Arrival (ns):          16.987
  Required (ns):         15.367

Path 26
  From:                  BUS_INTERFACE_0/p3/count[13]:CLK
  To:                    BUS_INTERFACE_0/p3/count[11]:D
  Delay (ns):            10.950
  Slack (ns):            -1.472
  Arrival (ns):          16.841
  Required (ns):         15.369

Path 27
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/freq[1]:D
  Delay (ns):            12.671
  Slack (ns):            -1.446
  Arrival (ns):          16.846
  Required (ns):         15.400

Path 28
  From:                  BUS_INTERFACE_0/modulator/count[3]:CLK
  To:                    BUS_INTERFACE_0/modulator/pwm:D
  Delay (ns):            10.923
  Slack (ns):            -1.420
  Arrival (ns):          16.797
  Required (ns):         15.377

Path 29
  From:                  BUS_INTERFACE_0/modulator/count[1]:CLK
  To:                    BUS_INTERFACE_0/modulator/pwm:D
  Delay (ns):            10.903
  Slack (ns):            -1.400
  Arrival (ns):          16.777
  Required (ns):         15.377

Path 30
  From:                  BUS_INTERFACE_0/modulator/count[7]:CLK
  To:                    BUS_INTERFACE_0/modulator/pwm:D
  Delay (ns):            10.858
  Slack (ns):            -1.357
  Arrival (ns):          16.734
  Required (ns):         15.377

Path 31
  From:                  BUS_INTERFACE_0/p/count[2]:CLK
  To:                    BUS_INTERFACE_0/p/pwm:D
  Delay (ns):            10.846
  Slack (ns):            -1.296
  Arrival (ns):          16.668
  Required (ns):         15.372

Path 32
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth1[7]:D
  Delay (ns):            12.407
  Slack (ns):            -1.247
  Arrival (ns):          16.582
  Required (ns):         15.335

Path 33
  From:                  BUS_INTERFACE_0/modulator/count[6]:CLK
  To:                    BUS_INTERFACE_0/modulator/pwm:D
  Delay (ns):            10.736
  Slack (ns):            -1.233
  Arrival (ns):          16.610
  Required (ns):         15.377

Path 34
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/freq[5]:D
  Delay (ns):            12.395
  Slack (ns):            -1.170
  Arrival (ns):          16.570
  Required (ns):         15.400

Path 35
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth2[7]:D
  Delay (ns):            12.343
  Slack (ns):            -1.151
  Arrival (ns):          16.518
  Required (ns):         15.367

Path 36
  From:                  BUS_INTERFACE_0/pulseWidth1[2]:CLK
  To:                    BUS_INTERFACE_0/p/pwm:D
  Delay (ns):            10.647
  Slack (ns):            -1.136
  Arrival (ns):          16.508
  Required (ns):         15.372

Path 37
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth1[2]:D
  Delay (ns):            12.259
  Slack (ns):            -1.095
  Arrival (ns):          16.434
  Required (ns):         15.339

Path 38
  From:                  BUS_INTERFACE_0/p3/count[5]:CLK
  To:                    BUS_INTERFACE_0/p3/count[31]:D
  Delay (ns):            10.579
  Slack (ns):            -1.094
  Arrival (ns):          16.446
  Required (ns):         15.352

Path 39
  From:                  BUS_INTERFACE_0/PulseWidth[5]:CLK
  To:                    BUS_INTERFACE_0/modulator/pwm:D
  Delay (ns):            10.576
  Slack (ns):            -1.073
  Arrival (ns):          16.450
  Required (ns):         15.377

Path 40
  From:                  BUS_INTERFACE_0/p/count[3]:CLK
  To:                    BUS_INTERFACE_0/p/pwm:D
  Delay (ns):            10.595
  Slack (ns):            -1.066
  Arrival (ns):          16.438
  Required (ns):         15.372

Path 41
  From:                  BUS_INTERFACE_0/p3/count[5]:CLK
  To:                    BUS_INTERFACE_0/p3/count[30]:D
  Delay (ns):            10.497
  Slack (ns):            -1.012
  Arrival (ns):          16.364
  Required (ns):         15.352

Path 42
  From:                  BUS_INTERFACE_0/PulseWidth[6]:CLK
  To:                    BUS_INTERFACE_0/modulator/pwm:D
  Delay (ns):            10.416
  Slack (ns):            -0.913
  Arrival (ns):          16.290
  Required (ns):         15.377

Path 43
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/freq[3]:D
  Delay (ns):            12.043
  Slack (ns):            -0.890
  Arrival (ns):          16.218
  Required (ns):         15.328

Path 44
  From:                  BUS_INTERFACE_0/PulseWidth[0]:CLK
  To:                    BUS_INTERFACE_0/modulator/pwm:D
  Delay (ns):            10.358
  Slack (ns):            -0.848
  Arrival (ns):          16.225
  Required (ns):         15.377

Path 45
  From:                  BUS_INTERFACE_0/p3/count[14]:CLK
  To:                    BUS_INTERFACE_0/p3/count[11]:D
  Delay (ns):            10.305
  Slack (ns):            -0.810
  Arrival (ns):          16.179
  Required (ns):         15.369

Path 46
  From:                  BUS_INTERFACE_0/p3/count[13]:CLK
  To:                    BUS_INTERFACE_0/p3/count[0]:D
  Delay (ns):            10.234
  Slack (ns):            -0.804
  Arrival (ns):          16.125
  Required (ns):         15.321

Path 47
  From:                  BUS_INTERFACE_0/p3/count[1]:CLK
  To:                    BUS_INTERFACE_0/p3/count[31]:D
  Delay (ns):            10.303
  Slack (ns):            -0.789
  Arrival (ns):          16.141
  Required (ns):         15.352

Path 48
  From:                  BUS_INTERFACE_0/modulator/count[8]:CLK
  To:                    BUS_INTERFACE_0/modulator/pwm:D
  Delay (ns):            10.303
  Slack (ns):            -0.778
  Arrival (ns):          16.155
  Required (ns):         15.377

Path 49
  From:                  BUS_INTERFACE_0/pulseWidth2[2]:CLK
  To:                    BUS_INTERFACE_0/p1/pwm:D
  Delay (ns):            10.297
  Slack (ns):            -0.776
  Arrival (ns):          16.144
  Required (ns):         15.368

Path 50
  From:                  BUS_INTERFACE_0/p3/count[20]:CLK
  To:                    BUS_INTERFACE_0/p3/count[11]:D
  Delay (ns):            10.270
  Slack (ns):            -0.775
  Arrival (ns):          16.144
  Required (ns):         15.369

Path 51
  From:                  BUS_INTERFACE_0/modulator/count[4]:CLK
  To:                    BUS_INTERFACE_0/modulator/pwm:D
  Delay (ns):            10.289
  Slack (ns):            -0.774
  Arrival (ns):          16.151
  Required (ns):         15.377

Path 52
  From:                  BUS_INTERFACE_0/p/count[4]:CLK
  To:                    BUS_INTERFACE_0/p/pwm:D
  Delay (ns):            10.284
  Slack (ns):            -0.755
  Arrival (ns):          16.127
  Required (ns):         15.372

Path 53
  From:                  BUS_INTERFACE_0/p3/count[13]:CLK
  To:                    BUS_INTERFACE_0/p3/count[9]:D
  Delay (ns):            10.207
  Slack (ns):            -0.753
  Arrival (ns):          16.098
  Required (ns):         15.345

Path 54
  From:                  BUS_INTERFACE_0/p3/count[13]:CLK
  To:                    BUS_INTERFACE_0/p3/count[6]:D
  Delay (ns):            10.207
  Slack (ns):            -0.753
  Arrival (ns):          16.098
  Required (ns):         15.345

Path 55
  From:                  BUS_INTERFACE_0/modulator/count[9]:CLK
  To:                    BUS_INTERFACE_0/modulator/pwm:D
  Delay (ns):            10.253
  Slack (ns):            -0.738
  Arrival (ns):          16.115
  Required (ns):         15.377

Path 56
  From:                  BUS_INTERFACE_0/p3/count[1]:CLK
  To:                    BUS_INTERFACE_0/p3/count[30]:D
  Delay (ns):            10.221
  Slack (ns):            -0.707
  Arrival (ns):          16.059
  Required (ns):         15.352

Path 57
  From:                  BUS_INTERFACE_0/PulseWidth[1]:CLK
  To:                    BUS_INTERFACE_0/modulator/pwm:D
  Delay (ns):            10.201
  Slack (ns):            -0.691
  Arrival (ns):          16.068
  Required (ns):         15.377

Path 58
  From:                  BUS_INTERFACE_0/modulator/count[2]:CLK
  To:                    BUS_INTERFACE_0/modulator/pwm:D
  Delay (ns):            10.160
  Slack (ns):            -0.657
  Arrival (ns):          16.034
  Required (ns):         15.377

Path 59
  From:                  BUS_INTERFACE_0/p3/count[16]:CLK
  To:                    BUS_INTERFACE_0/p3/count[11]:D
  Delay (ns):            10.154
  Slack (ns):            -0.648
  Arrival (ns):          16.017
  Required (ns):         15.369

Path 60
  From:                  BUS_INTERFACE_0/modulator/count[10]:CLK
  To:                    BUS_INTERFACE_0/modulator/pwm:D
  Delay (ns):            10.148
  Slack (ns):            -0.633
  Arrival (ns):          16.010
  Required (ns):         15.377

Path 61
  From:                  BUS_INTERFACE_0/p2/count[6]:CLK
  To:                    BUS_INTERFACE_0/p2/count[27]:D
  Delay (ns):            10.137
  Slack (ns):            -0.627
  Arrival (ns):          16.032
  Required (ns):         15.405

Path 62
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth1[3]:D
  Delay (ns):            11.754
  Slack (ns):            -0.577
  Arrival (ns):          15.929
  Required (ns):         15.352

Path 63
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth2[2]:D
  Delay (ns):            11.679
  Slack (ns):            -0.529
  Arrival (ns):          15.854
  Required (ns):         15.325

Path 64
  From:                  BUS_INTERFACE_0/modulator/count[11]:CLK
  To:                    BUS_INTERFACE_0/modulator/pwm:D
  Delay (ns):            9.981
  Slack (ns):            -0.466
  Arrival (ns):          15.843
  Required (ns):         15.377

Path 65
  From:                  BUS_INTERFACE_0/p2/count[6]:CLK
  To:                    BUS_INTERFACE_0/p2/count[28]:D
  Delay (ns):            9.968
  Slack (ns):            -0.458
  Arrival (ns):          15.863
  Required (ns):         15.405

Path 66
  From:                  BUS_INTERFACE_0/p3/count[5]:CLK
  To:                    BUS_INTERFACE_0/p3/count[23]:D
  Delay (ns):            9.945
  Slack (ns):            -0.445
  Arrival (ns):          15.812
  Required (ns):         15.367

Path 67
  From:                  BUS_INTERFACE_0/p2/count[6]:CLK
  To:                    BUS_INTERFACE_0/p2/count[23]:D
  Delay (ns):            9.883
  Slack (ns):            -0.410
  Arrival (ns):          15.778
  Required (ns):         15.368

Path 68
  From:                  BUS_INTERFACE_0/p3/count[26]:CLK
  To:                    BUS_INTERFACE_0/p3/count[11]:D
  Delay (ns):            9.876
  Slack (ns):            -0.396
  Arrival (ns):          15.765
  Required (ns):         15.369

Path 69
  From:                  BUS_INTERFACE_0/p3/count[23]:CLK
  To:                    BUS_INTERFACE_0/p3/count[11]:D
  Delay (ns):            9.860
  Slack (ns):            -0.380
  Arrival (ns):          15.749
  Required (ns):         15.369

Path 70
  From:                  BUS_INTERFACE_0/PulseWidth[8]:CLK
  To:                    BUS_INTERFACE_0/modulator/pwm:D
  Delay (ns):            9.882
  Slack (ns):            -0.379
  Arrival (ns):          15.756
  Required (ns):         15.377

Path 71
  From:                  BUS_INTERFACE_0/PulseWidth[7]:CLK
  To:                    BUS_INTERFACE_0/modulator/pwm:D
  Delay (ns):            9.858
  Slack (ns):            -0.355
  Arrival (ns):          15.732
  Required (ns):         15.377

Path 72
  From:                  BUS_INTERFACE_0/p1/count[4]:CLK
  To:                    BUS_INTERFACE_0/p1/pwm:D
  Delay (ns):            9.863
  Slack (ns):            -0.336
  Arrival (ns):          15.704
  Required (ns):         15.368

Path 73
  From:                  BUS_INTERFACE_0/p3/count[0]:CLK
  To:                    BUS_INTERFACE_0/p3/count[31]:D
  Delay (ns):            9.844
  Slack (ns):            -0.335
  Arrival (ns):          15.687
  Required (ns):         15.352

Path 74
  From:                  BUS_INTERFACE_0/p2/count[6]:CLK
  To:                    BUS_INTERFACE_0/p2/count[31]:D
  Delay (ns):            9.826
  Slack (ns):            -0.329
  Arrival (ns):          15.721
  Required (ns):         15.392

Path 75
  From:                  BUS_INTERFACE_0/p3/count[5]:CLK
  To:                    BUS_INTERFACE_0/p3/count[29]:D
  Delay (ns):            9.845
  Slack (ns):            -0.313
  Arrival (ns):          15.712
  Required (ns):         15.399

Path 76
  From:                  BUS_INTERFACE_0/p2/count[6]:CLK
  To:                    BUS_INTERFACE_0/p2/count[24]:D
  Delay (ns):            9.784
  Slack (ns):            -0.311
  Arrival (ns):          15.679
  Required (ns):         15.368

Path 77
  From:                  BUS_INTERFACE_0/p1/count[3]:CLK
  To:                    BUS_INTERFACE_0/p1/pwm:D
  Delay (ns):            9.835
  Slack (ns):            -0.289
  Arrival (ns):          15.657
  Required (ns):         15.368

Path 78
  From:                  BUS_INTERFACE_0/p2/count[7]:CLK
  To:                    BUS_INTERFACE_0/p2/count[27]:D
  Delay (ns):            9.777
  Slack (ns):            -0.267
  Arrival (ns):          15.672
  Required (ns):         15.405

Path 79
  From:                  BUS_INTERFACE_0/p3/count[0]:CLK
  To:                    BUS_INTERFACE_0/p3/count[30]:D
  Delay (ns):            9.762
  Slack (ns):            -0.253
  Arrival (ns):          15.605
  Required (ns):         15.352

Path 80
  From:                  BUS_INTERFACE_0/p3/count[31]:CLK
  To:                    BUS_INTERFACE_0/p3/count[11]:D
  Delay (ns):            9.735
  Slack (ns):            -0.240
  Arrival (ns):          15.609
  Required (ns):         15.369

Path 81
  From:                  BUS_INTERFACE_0/p3/count[2]:CLK
  To:                    BUS_INTERFACE_0/p3/count[31]:D
  Delay (ns):            9.751
  Slack (ns):            -0.237
  Arrival (ns):          15.589
  Required (ns):         15.352

Path 82
  From:                  BUS_INTERFACE_0/p3/count[22]:CLK
  To:                    BUS_INTERFACE_0/p3/count[11]:D
  Delay (ns):            9.709
  Slack (ns):            -0.214
  Arrival (ns):          15.583
  Required (ns):         15.369

Path 83
  From:                  BUS_INTERFACE_0/p2/count[6]:CLK
  To:                    BUS_INTERFACE_0/p2/count[29]:D
  Delay (ns):            9.713
  Slack (ns):            -0.203
  Arrival (ns):          15.608
  Required (ns):         15.405

Path 84
  From:                  BUS_INTERFACE_0/p1/count[6]:CLK
  To:                    BUS_INTERFACE_0/p1/pwm:D
  Delay (ns):            9.743
  Slack (ns):            -0.197
  Arrival (ns):          15.565
  Required (ns):         15.368

Path 85
  From:                  BUS_INTERFACE_0/p3/count[3]:CLK
  To:                    BUS_INTERFACE_0/p3/count[31]:D
  Delay (ns):            9.646
  Slack (ns):            -0.176
  Arrival (ns):          15.528
  Required (ns):         15.352

Path 86
  From:                  BUS_INTERFACE_0/pulseWidth1[3]:CLK
  To:                    BUS_INTERFACE_0/p/pwm:D
  Delay (ns):            9.671
  Slack (ns):            -0.173
  Arrival (ns):          15.545
  Required (ns):         15.372

Path 87
  From:                  BUS_INTERFACE_0/p3/count[2]:CLK
  To:                    BUS_INTERFACE_0/p3/count[30]:D
  Delay (ns):            9.669
  Slack (ns):            -0.155
  Arrival (ns):          15.507
  Required (ns):         15.352

Path 88
  From:                  BUS_INTERFACE_0/p3/count[14]:CLK
  To:                    BUS_INTERFACE_0/p3/count[0]:D
  Delay (ns):            9.589
  Slack (ns):            -0.142
  Arrival (ns):          15.463
  Required (ns):         15.321

Path 89
  From:                  BUS_INTERFACE_0/p3/count[1]:CLK
  To:                    BUS_INTERFACE_0/p3/count[23]:D
  Delay (ns):            9.669
  Slack (ns):            -0.140
  Arrival (ns):          15.507
  Required (ns):         15.367

Path 90
  From:                  BUS_INTERFACE_0/p3/count[21]:CLK
  To:                    BUS_INTERFACE_0/p3/count[11]:D
  Delay (ns):            9.644
  Slack (ns):            -0.138
  Arrival (ns):          15.507
  Required (ns):         15.369

Path 91
  From:                  BUS_INTERFACE_0/p3/count[5]:CLK
  To:                    BUS_INTERFACE_0/p3/count[24]:D
  Delay (ns):            9.616
  Slack (ns):            -0.126
  Arrival (ns):          15.483
  Required (ns):         15.357

Path 92
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth2[4]:D
  Delay (ns):            11.299
  Slack (ns):            -0.117
  Arrival (ns):          15.474
  Required (ns):         15.357

Path 93
  From:                  BUS_INTERFACE_0/p1/count[10]:CLK
  To:                    BUS_INTERFACE_0/p1/count[29]:D
  Delay (ns):            9.632
  Slack (ns):            -0.112
  Arrival (ns):          15.489
  Required (ns):         15.377

Path 94
  From:                  BUS_INTERFACE_0/PulseWidth[2]:CLK
  To:                    BUS_INTERFACE_0/modulator/pwm:D
  Delay (ns):            9.637
  Slack (ns):            -0.110
  Arrival (ns):          15.487
  Required (ns):         15.377

Path 95
  From:                  BUS_INTERFACE_0/p3/count[20]:CLK
  To:                    BUS_INTERFACE_0/p3/count[0]:D
  Delay (ns):            9.554
  Slack (ns):            -0.107
  Arrival (ns):          15.428
  Required (ns):         15.321

Path 96
  From:                  BUS_INTERFACE_0/hit_count[4]:CLK
  To:                    BUS_INTERFACE_0/hit_count[13]:D
  Delay (ns):            9.533
  Slack (ns):            -0.100
  Arrival (ns):          15.400
  Required (ns):         15.300

Path 97
  From:                  BUS_INTERFACE_0/p2/count[7]:CLK
  To:                    BUS_INTERFACE_0/p2/count[28]:D
  Delay (ns):            9.608
  Slack (ns):            -0.098
  Arrival (ns):          15.503
  Required (ns):         15.405

Path 98
  From:                  BUS_INTERFACE_0/p3/count[17]:CLK
  To:                    BUS_INTERFACE_0/p3/count[11]:D
  Delay (ns):            9.575
  Slack (ns):            -0.097
  Arrival (ns):          15.466
  Required (ns):         15.369

Path 99
  From:                  BUS_INTERFACE_0/hit_count[9]:CLK
  To:                    BUS_INTERFACE_0/hit_count[13]:D
  Delay (ns):            9.530
  Slack (ns):            -0.097
  Arrival (ns):          15.397
  Required (ns):         15.300

Path 100
  From:                  BUS_INTERFACE_0/p3/count[3]:CLK
  To:                    BUS_INTERFACE_0/p3/count[30]:D
  Delay (ns):            9.564
  Slack (ns):            -0.094
  Arrival (ns):          15.446
  Required (ns):         15.352

