\section{Introduction}
The digital clock system described here utilizes Karnaugh maps (K-Maps) for incrementing time units and a multiplexing technique to display time on six seven-segment displays using only a single BCD. This implementation is done in Verilog using a Vaman FPGA.
