#
# CAMERA_MODEL 	"DuncanTech 32 bit camera link"
# 8 bits per channel, 4 channels
# NOTE: requires pdvcamlk_pir firmware (use pciload)
#

# camera description
#
camera_class:                  "DuncanTech"
camera_model:                  "MS2150"
camera_info:                   "32 bit (8 bits x 4 ch.), integrate/dump independent"

# actual size/depth
#
width:                         780
height:                        582
depth:                         32
extdepth:                      32

# rbtfile is ignored for std camera link board but needed
# for DV FOX (fiberoptic) (v3.3.4.9 or later)
#
rbtfile: aiagcl.bit

# serial set and init -- duncan edge triggered mode (set 8-bit 4 channel how...?)
#
serial_baud:                   9600
serial_init_duncanf:           "0300161c00"

# camera link data path register bits
# 0-3: number of bits per pixel - 1
# 4-7: number of channels - 1
#
CL_DATA_PATH_NORM:             27

# camera link config register bits:
# 0: RGB (set for RGB on older/PCI, n/a for newer/PCIe)
# 1: ignore data valid
# 2: line scan
# 3: disable ROI
# 4: undefined
# 5: data valid invert
# 6-7: undefined
#
CL_CFG_NORM:                   02

# mode control register bits (hex value):
# 0-3: on/off state of mode control lines
# 4-7: which mode control line to send expose pulse for
#      triggered exposure or pulse-width triggering.
# this directive is usually set to 00 for free-running cameras,
# or 10 for triggered or pulse-width cameras/modes
#
MODE_CNTL_NORM:                10

# 30-bit RGB mux method in hwpad register (2 bits) (only applies if
# pdvcamlk_pir or other 32-bit firmware loaded in xilinx via pciload
# 1: Duncantech nonstandard
# 3: Camera Link standard
#
rgb30: 0

# uncomment the following lines to set a frame interval between triggers
#
#method_frame_timing: FVAL_ADJUST
#frame_period: 1000000    # microseconds
