#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Jun 13 00:15:24 2022
# Process ID: 13584
# Current directory: H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.runs/synth_1_copy_1
# Command line: vivado.exe -log test_pattern_gen.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_pattern_gen.tcl
# Log file: H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.runs/synth_1_copy_1/test_pattern_gen.vds
# Journal file: H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.runs/synth_1_copy_1\vivado.jou
# Running On: ZQW-PC, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 12, Host memory: 17125 MB
#-----------------------------------------------------------
source test_pattern_gen.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/synth_1_copy_1/test_pattern_gen.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/synth_1_copy_1/test_pattern_gen.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top test_pattern_gen -part xc7s6csga225-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s6'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s6'
INFO: [Device 21-403] Loading part xc7s6csga225-2
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17112
WARNING: [Synth 8-2611] redeclaration of ansi port xvs is not allowed [H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.srcs/sources_1/new/par_sensor_word_gen.v:39]
WARNING: [Synth 8-2611] redeclaration of ansi port xhs is not allowed [H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.srcs/sources_1/new/par_sensor_word_gen.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port lvds_chan0_p is not allowed [H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.srcs/sources_1/new/test_pattern_gen.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port lvds_chan0_n is not allowed [H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.srcs/sources_1/new/test_pattern_gen.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port lvds_chan1_p is not allowed [H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.srcs/sources_1/new/test_pattern_gen.v:54]
WARNING: [Synth 8-2611] redeclaration of ansi port lvds_chan1_n is not allowed [H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.srcs/sources_1/new/test_pattern_gen.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port lvds_chan2_p is not allowed [H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.srcs/sources_1/new/test_pattern_gen.v:56]
WARNING: [Synth 8-2611] redeclaration of ansi port lvds_chan2_n is not allowed [H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.srcs/sources_1/new/test_pattern_gen.v:57]
WARNING: [Synth 8-2611] redeclaration of ansi port lvds_chan3_p is not allowed [H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.srcs/sources_1/new/test_pattern_gen.v:58]
WARNING: [Synth 8-2611] redeclaration of ansi port lvds_chan3_n is not allowed [H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.srcs/sources_1/new/test_pattern_gen.v:59]
WARNING: [Synth 8-2611] redeclaration of ansi port lvds_clk_p is not allowed [H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.srcs/sources_1/new/test_pattern_gen.v:68]
WARNING: [Synth 8-2611] redeclaration of ansi port lvds_clk_n is not allowed [H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.srcs/sources_1/new/test_pattern_gen.v:69]
WARNING: [Synth 8-2611] redeclaration of ansi port inclk_out is not allowed [H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.srcs/sources_1/new/test_pattern_gen.v:105]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1384.688 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'test_pattern_gen' [H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.srcs/sources_1/new/test_pattern_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'word_split_fifo2oserdes' [H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.srcs/sources_1/new/word_split_fifo2oserdes.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.runs/synth_1_copy_1/.Xil/Vivado-13584-ZQW-PC/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (1#1) [H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.runs/synth_1_copy_1/.Xil/Vivado-13584-ZQW-PC/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [G:/BigProms/vivado2021_2/Vivado/2021.2/scripts/rt/data/unisim_comp.v:75356]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (2#1) [G:/BigProms/vivado2021_2/Vivado/2021.2/scripts/rt/data/unisim_comp.v:75356]
INFO: [Synth 8-6155] done synthesizing module 'word_split_fifo2oserdes' (3#1) [H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.srcs/sources_1/new/word_split_fifo2oserdes.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_gen' [H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.srcs/sources_1/new/clk_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.runs/synth_1_copy_1/.Xil/Vivado-13584-ZQW-PC/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (4#1) [H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.runs/synth_1_copy_1/.Xil/Vivado-13584-ZQW-PC/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [G:/BigProms/vivado2021_2/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (5#1) [G:/BigProms/vivado2021_2/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'BUFIO' [G:/BigProms/vivado2021_2/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1344]
INFO: [Synth 8-6155] done synthesizing module 'BUFIO' (6#1) [G:/BigProms/vivado2021_2/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1344]
INFO: [Synth 8-6157] synthesizing module 'BUFR' [G:/BigProms/vivado2021_2/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1410]
	Parameter BUFR_DIVIDE bound to: BYPASS - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFR' (7#1) [G:/BigProms/vivado2021_2/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1410]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen' (8#1) [H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.srcs/sources_1/new/clk_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'par_sensor_word_gen' [H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.srcs/sources_1/new/par_sensor_word_gen.v:21]
INFO: [Synth 8-6157] synthesizing module 'chan_par_gen' [H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.srcs/sources_1/new/chan_par_gen.v:22]
INFO: [Synth 8-6155] done synthesizing module 'chan_par_gen' (9#1) [H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.srcs/sources_1/new/chan_par_gen.v:22]
INFO: [Synth 8-6155] done synthesizing module 'par_sensor_word_gen' (10#1) [H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.srcs/sources_1/new/par_sensor_word_gen.v:21]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [G:/BigProms/vivado2021_2/Vivado/2021.2/scripts/rt/data/unisim_comp.v:71235]
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (11#1) [G:/BigProms/vivado2021_2/Vivado/2021.2/scripts/rt/data/unisim_comp.v:71235]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [G:/BigProms/vivado2021_2/Vivado/2021.2/scripts/rt/data/unisim_comp.v:74749]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (12#1) [G:/BigProms/vivado2021_2/Vivado/2021.2/scripts/rt/data/unisim_comp.v:74749]
INFO: [Synth 8-6155] done synthesizing module 'test_pattern_gen' (13#1) [H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.srcs/sources_1/new/test_pattern_gen.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1384.688 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1384.688 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1384.688 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1384.688 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [h:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_gen_inst/clock_inst'
Finished Parsing XDC File [h:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_gen_inst/clock_inst'
Parsing XDC File [h:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst'
Finished Parsing XDC File [h:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst'
Parsing XDC File [h:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst'
Finished Parsing XDC File [h:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst'
Parsing XDC File [h:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst'
Finished Parsing XDC File [h:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst'
Parsing XDC File [h:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst'
Finished Parsing XDC File [h:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst'
Parsing XDC File [h:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst'
Finished Parsing XDC File [h:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst'
Parsing XDC File [h:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst'
Finished Parsing XDC File [h:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst'
Parsing XDC File [h:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst'
Finished Parsing XDC File [h:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst'
Parsing XDC File [h:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst'
Finished Parsing XDC File [h:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst'
Parsing XDC File [H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.srcs/constrs_1/new/test_pattern_gen.xdc]
Finished Parsing XDC File [H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.srcs/constrs_1/new/test_pattern_gen.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.srcs/constrs_1/new/test_pattern_gen.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_pattern_gen_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_pattern_gen_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1393.984 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  OBUFDS => OBUFDS: 5 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1393.984 ; gain = 0.000
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1393.984 ; gain = 9.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s6csga225-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1393.984 ; gain = 9.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for clk_gen_inst/clock_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \par2ser[0].word_split_fifo2oserdes_inst /fifo_generator_0_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \par2ser[1].word_split_fifo2oserdes_inst /fifo_generator_0_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \par2ser[2].word_split_fifo2oserdes_inst /fifo_generator_0_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \par2ser[3].word_split_fifo2oserdes_inst /fifo_generator_0_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \par2ser[4].word_split_fifo2oserdes_inst /fifo_generator_0_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \par2ser[5].word_split_fifo2oserdes_inst /fifo_generator_0_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \par2ser[6].word_split_fifo2oserdes_inst /fifo_generator_0_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \par2ser[7].word_split_fifo2oserdes_inst /fifo_generator_0_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1393.984 ; gain = 9.297
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state1_reg' in module 'chan_par_gen'
INFO: [Synth 8-802] inferred FSM for state register 'state2_reg' in module 'chan_par_gen'
INFO: [Synth 8-802] inferred FSM for state register 'state3_reg' in module 'chan_par_gen'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   idle3 |                             0000 |                             0000
         data_valid_sav1 |                             0001 |                             0001
         data_valid_sav2 |                             0010 |                             0010
         data_valid_sav3 |                             0011 |                             0011
         data_valid_sav4 |                             0100 |                             0100
          valid_pix_data |                             0101 |                             0101
         data_valid_eav1 |                             0110 |                             0110
         data_valid_eav2 |                             0111 |                             0111
         data_valid_eav3 |                             1000 |                             1000
         data_valid_eav4 |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state3_reg' using encoding 'sequential' in module 'chan_par_gen'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   idle2 |                             0000 |                             0000
              valid_sav1 |                             0001 |                             0001
              valid_sav2 |                             0010 |                             0010
              valid_sav3 |                             0011 |                             0011
              valid_sav4 |                             0100 |                             0100
        valid_color_data |                             0101 |                             0101
        valid_color_eav1 |                             0110 |                             0110
        valid_color_eav2 |                             0111 |                             0111
        valid_color_eav3 |                             1000 |                             1000
        valid_color_eav4 |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state2_reg' using encoding 'sequential' in module 'chan_par_gen'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   idle1 |                             0000 |                             0000
            invalid_sav1 |                             0001 |                             0001
            invalid_sav2 |                             0010 |                             0010
            invalid_sav3 |                             0011 |                             0011
            invalid_sav4 |                             0100 |                             0100
            invalid_data |                             0101 |                             0101
            invalid_eav1 |                             0110 |                             0110
            invalid_eav2 |                             0111 |                             0111
            invalid_eav3 |                             1000 |                             1000
            invalid_eav4 |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state1_reg' using encoding 'sequential' in module 'chan_par_gen'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1393.984 ; gain = 9.297
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst' (chan_par_gen) to 'par_sensor_word_gen_inst/par_8ch[1].chan_par_gen_inst'
INFO: [Synth 8-223] decloning instance 'par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst' (chan_par_gen) to 'par_sensor_word_gen_inst/par_8ch[2].chan_par_gen_inst'
INFO: [Synth 8-223] decloning instance 'par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst' (chan_par_gen) to 'par_sensor_word_gen_inst/par_8ch[3].chan_par_gen_inst'
INFO: [Synth 8-223] decloning instance 'par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst' (chan_par_gen) to 'par_sensor_word_gen_inst/par_8ch[4].chan_par_gen_inst'
INFO: [Synth 8-223] decloning instance 'par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst' (chan_par_gen) to 'par_sensor_word_gen_inst/par_8ch[5].chan_par_gen_inst'
INFO: [Synth 8-223] decloning instance 'par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst' (chan_par_gen) to 'par_sensor_word_gen_inst/par_8ch[6].chan_par_gen_inst'
INFO: [Synth 8-223] decloning instance 'par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst' (chan_par_gen) to 'par_sensor_word_gen_inst/par_8ch[7].chan_par_gen_inst'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 16    
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 34    
+---Muxes : 
	  10 Input   12 Bit        Muxes := 3     
	   4 Input   12 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	  14 Input    4 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 17    
	   4 Input    1 Bit        Muxes := 5     
	   3 Input    1 Bit        Muxes := 2     
	  10 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 10 (col length:20)
BRAMs: 10 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (OBUFDS_inst4) is unused and will be removed from module test_pattern_gen.
WARNING: [Synth 8-3332] Sequential element (OBUFDS_inst5) is unused and will be removed from module test_pattern_gen.
WARNING: [Synth 8-3332] Sequential element (OBUFDS_inst6) is unused and will be removed from module test_pattern_gen.
WARNING: [Synth 8-3332] Sequential element (OBUFDS_inst7) is unused and will be removed from module test_pattern_gen.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1393.984 ; gain = 9.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1393.984 ; gain = 9.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1393.984 ; gain = 9.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1393.984 ; gain = 9.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1393.984 ; gain = 9.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1393.984 ; gain = 9.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1393.984 ; gain = 9.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1393.984 ; gain = 9.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1393.984 ; gain = 9.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1393.984 ; gain = 9.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |clk_wiz_0        |         1|
|2     |fifo_generator_0 |         8|
+------+-----------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |clk_wiz          |     1|
|2     |fifo_generator   |     1|
|3     |fifo_generator_0 |     7|
|10    |BUFG             |     4|
|11    |BUFIO            |     1|
|12    |BUFR             |     1|
|13    |CARRY4           |     3|
|14    |LUT1             |     3|
|15    |LUT2             |    25|
|16    |LUT3             |    24|
|17    |LUT4             |    16|
|18    |LUT5             |    29|
|19    |LUT6             |    45|
|20    |ODDR             |     1|
|21    |OSERDESE2        |     8|
|22    |FDRE             |   186|
|23    |IBUF             |     2|
|24    |OBUF             |     1|
|25    |OBUFDS           |     5|
+------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1393.984 ; gain = 9.297
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 1393.984 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1393.984 ; gain = 9.297
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1393.984 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1393.984 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 5 instances

Synth Design complete, checksum: d7561233
INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1393.984 ; gain = 9.297
INFO: [Common 17-1381] The checkpoint 'H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.runs/synth_1_copy_1/test_pattern_gen.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file test_pattern_gen_utilization_synth.rpt -pb test_pattern_gen_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun 13 00:16:11 2022...
