// Seed: 365694729
`define pp_3 0
`define pp_4 0
`define pp_5 0
`define pp_6 0
`timescale 1 ps / 1 ps
module module_0 (
    output id_0,
    output id_1,
    input  id_2
);
  logic id_3;
  logic id_4;
  rtran (id_3, 1);
  assign id_4 = id_2 & id_3;
endmodule
