-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity execute is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    i : IN STD_LOGIC_VECTOR (29 downto 0);
    P20_s : IN STD_LOGIC_VECTOR (31 downto 0);
    P22_s : IN STD_LOGIC_VECTOR (31 downto 0);
    P11ex_s : IN STD_LOGIC_VECTOR (31 downto 0);
    P11in_s : IN STD_LOGIC_VECTOR (31 downto 0);
    P21ex_s : IN STD_LOGIC_VECTOR (31 downto 0);
    P21in_s : IN STD_LOGIC_VECTOR (31 downto 0);
    Theta_s : IN STD_LOGIC_VECTOR (31 downto 0);
    RefractoryCounts_s : IN STD_LOGIC_VECTOR (31 downto 0);
    V_reset_s : IN STD_LOGIC_VECTOR (31 downto 0);
    weighted_spikes_ex_s : IN STD_LOGIC_VECTOR (255 downto 0);
    weighted_spikes_in_s : IN STD_LOGIC_VECTOR (255 downto 0);
    I_e_read : IN STD_LOGIC_VECTOR (255 downto 0);
    i_syn_ex_read : IN STD_LOGIC_VECTOR (255 downto 0);
    i_syn_in_read : IN STD_LOGIC_VECTOR (255 downto 0);
    r_ref_read : IN STD_LOGIC_VECTOR (255 downto 0);
    V_m_read : IN STD_LOGIC_VECTOR (255 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (255 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (255 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (255 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (255 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (255 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (255 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of execute is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_BF800000 : STD_LOGIC_VECTOR (31 downto 0) := "10111111100000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv32_5E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011110";
    constant ap_const_lv32_56 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010110";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_77 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110111";
    constant ap_const_lv32_7E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111110";
    constant ap_const_lv32_76 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110110";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_97 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010111";
    constant ap_const_lv32_9E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011110";
    constant ap_const_lv32_96 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010110";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_B7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110111";
    constant ap_const_lv32_BE : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111110";
    constant ap_const_lv32_B6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110110";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011111";
    constant ap_const_lv32_D7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010111";
    constant ap_const_lv32_DE : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011110";
    constant ap_const_lv32_D6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010110";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv32_F7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110111";
    constant ap_const_lv32_FE : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111110";
    constant ap_const_lv32_F6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110110";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";

    signal V_reset_read_reg_2886 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal V_reset_read_reg_2886_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal V_reset_read_reg_2886_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal V_reset_read_reg_2886_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal V_reset_read_reg_2886_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal V_reset_read_reg_2886_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal V_reset_read_reg_2886_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal V_reset_read_reg_2886_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal V_reset_read_reg_2886_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal V_reset_read_reg_2886_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal RefractoryCounts_re_reg_2891 : STD_LOGIC_VECTOR (31 downto 0);
    signal RefractoryCounts_re_reg_2891_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal RefractoryCounts_re_reg_2891_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal RefractoryCounts_re_reg_2891_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal RefractoryCounts_re_reg_2891_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal RefractoryCounts_re_reg_2891_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal RefractoryCounts_re_reg_2891_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal RefractoryCounts_re_reg_2891_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal RefractoryCounts_re_reg_2891_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal RefractoryCounts_re_reg_2891_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal Theta_read_reg_2896 : STD_LOGIC_VECTOR (31 downto 0);
    signal Theta_read_reg_2896_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal Theta_read_reg_2896_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal Theta_read_reg_2896_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal Theta_read_reg_2896_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal Theta_read_reg_2896_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal Theta_read_reg_2896_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal Theta_read_reg_2896_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal Theta_read_reg_2896_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal Theta_read_reg_2896_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_71_fu_768_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal tmp_71_reg_2981 : STD_LOGIC_VECTOR (28 downto 0);
    signal tmp_71_reg_2981_pp0_iter1_reg : STD_LOGIC_VECTOR (28 downto 0);
    signal tmp_71_reg_2981_pp0_iter2_reg : STD_LOGIC_VECTOR (28 downto 0);
    signal tmp_71_reg_2981_pp0_iter3_reg : STD_LOGIC_VECTOR (28 downto 0);
    signal tmp_71_reg_2981_pp0_iter4_reg : STD_LOGIC_VECTOR (28 downto 0);
    signal tmp_71_reg_2981_pp0_iter5_reg : STD_LOGIC_VECTOR (28 downto 0);
    signal tmp_71_reg_2981_pp0_iter6_reg : STD_LOGIC_VECTOR (28 downto 0);
    signal tmp_71_reg_2981_pp0_iter7_reg : STD_LOGIC_VECTOR (28 downto 0);
    signal tmp_71_reg_2981_pp0_iter8_reg : STD_LOGIC_VECTOR (28 downto 0);
    signal tmp_71_reg_2981_pp0_iter9_reg : STD_LOGIC_VECTOR (28 downto 0);
    signal tmp_s_fu_776_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_reg_2986 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_reg_2986_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_reg_2986_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_reg_2986_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_reg_2986_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_reg_2986_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_reg_2986_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_reg_2986_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_reg_2986_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_reg_2986_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_fu_813_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2992 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2992_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2992_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2992_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2992_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2992_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2992_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2992_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2992_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2992_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_68_fu_823_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_68_reg_2998 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_68_reg_2998_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_68_reg_2998_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_68_reg_2998_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_68_reg_2998_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_68_reg_2998_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_68_reg_2998_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_68_reg_2998_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_68_reg_2998_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_69_fu_832_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_70_fu_842_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_174_fu_857_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_174_reg_3021 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_174_reg_3021_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_205_fu_861_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_205_reg_3026 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_205_reg_3026_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_86_fu_875_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_86_reg_3031 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_86_reg_3031_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_86_reg_3031_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_86_reg_3031_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_86_reg_3031_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_86_reg_3031_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_86_reg_3031_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_86_reg_3031_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_86_reg_3031_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_86_reg_3031_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_fu_918_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_3037 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_3037_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_3037_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_3037_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_3037_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_3037_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_3037_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_3037_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_3037_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_3037_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_88_fu_934_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_88_reg_3043 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_88_reg_3043_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_88_reg_3043_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_88_reg_3043_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_88_reg_3043_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_88_reg_3043_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_88_reg_3043_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_88_reg_3043_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_88_reg_3043_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_90_fu_949_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_92_fu_965_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_95_reg_3066 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_95_reg_3066_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_98_reg_3071 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_98_reg_3071_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_103_fu_1016_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_103_reg_3076 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_103_reg_3076_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_103_reg_3076_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_103_reg_3076_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_103_reg_3076_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_103_reg_3076_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_103_reg_3076_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_103_reg_3076_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_103_reg_3076_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_103_reg_3076_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_55_fu_1059_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_reg_3082 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_reg_3082_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_reg_3082_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_reg_3082_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_reg_3082_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_reg_3082_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_reg_3082_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_reg_3082_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_reg_3082_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_reg_3082_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_105_fu_1075_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_105_reg_3088 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_105_reg_3088_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_105_reg_3088_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_105_reg_3088_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_105_reg_3088_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_105_reg_3088_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_105_reg_3088_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_105_reg_3088_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_105_reg_3088_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_107_fu_1090_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_109_fu_1106_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_112_reg_3111 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_112_reg_3111_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_115_reg_3116 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_115_reg_3116_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_120_fu_1157_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_120_reg_3121 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_120_reg_3121_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_120_reg_3121_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_120_reg_3121_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_120_reg_3121_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_120_reg_3121_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_120_reg_3121_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_120_reg_3121_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_120_reg_3121_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_120_reg_3121_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_125_fu_1200_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_125_reg_3127 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_125_reg_3127_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_125_reg_3127_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_125_reg_3127_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_125_reg_3127_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_125_reg_3127_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_125_reg_3127_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_125_reg_3127_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_125_reg_3127_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_125_reg_3127_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_127_fu_1216_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_127_reg_3133 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_127_reg_3133_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_127_reg_3133_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_127_reg_3133_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_127_reg_3133_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_127_reg_3133_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_127_reg_3133_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_127_reg_3133_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_127_reg_3133_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_129_fu_1231_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_131_fu_1247_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_134_reg_3156 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_134_reg_3156_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_137_reg_3161 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_137_reg_3161_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_151_fu_1298_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_151_reg_3166 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_151_reg_3166_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_151_reg_3166_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_151_reg_3166_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_151_reg_3166_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_151_reg_3166_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_151_reg_3166_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_151_reg_3166_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_151_reg_3166_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_151_reg_3166_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_156_fu_1341_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_156_reg_3172 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_156_reg_3172_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_156_reg_3172_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_156_reg_3172_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_156_reg_3172_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_156_reg_3172_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_156_reg_3172_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_156_reg_3172_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_156_reg_3172_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_156_reg_3172_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_158_fu_1357_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_158_reg_3178 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_158_reg_3178_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_158_reg_3178_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_158_reg_3178_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_158_reg_3178_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_158_reg_3178_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_158_reg_3178_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_158_reg_3178_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_158_reg_3178_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_160_fu_1372_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_162_fu_1388_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_165_reg_3201 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_165_reg_3201_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_168_reg_3206 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_168_reg_3206_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_182_fu_1439_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_182_reg_3211 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_182_reg_3211_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_182_reg_3211_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_182_reg_3211_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_182_reg_3211_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_182_reg_3211_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_182_reg_3211_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_182_reg_3211_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_182_reg_3211_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_182_reg_3211_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_187_fu_1482_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_187_reg_3217 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_187_reg_3217_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_187_reg_3217_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_187_reg_3217_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_187_reg_3217_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_187_reg_3217_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_187_reg_3217_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_187_reg_3217_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_187_reg_3217_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_187_reg_3217_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_189_fu_1498_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_189_reg_3223 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_189_reg_3223_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_189_reg_3223_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_189_reg_3223_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_189_reg_3223_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_189_reg_3223_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_189_reg_3223_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_189_reg_3223_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_189_reg_3223_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_191_fu_1513_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_193_fu_1529_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_reg_3246 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_reg_3246_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_199_reg_3251 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_199_reg_3251_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_213_fu_1580_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_213_reg_3256 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_213_reg_3256_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_213_reg_3256_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_213_reg_3256_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_213_reg_3256_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_213_reg_3256_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_213_reg_3256_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_213_reg_3256_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_213_reg_3256_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_213_reg_3256_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_218_fu_1623_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_218_reg_3262 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_218_reg_3262_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_218_reg_3262_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_218_reg_3262_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_218_reg_3262_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_218_reg_3262_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_218_reg_3262_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_218_reg_3262_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_218_reg_3262_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_218_reg_3262_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_220_fu_1639_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_220_reg_3268 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_220_reg_3268_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_220_reg_3268_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_220_reg_3268_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_220_reg_3268_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_220_reg_3268_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_220_reg_3268_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_220_reg_3268_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_220_reg_3268_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_222_fu_1654_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_224_fu_1670_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_227_reg_3291 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_227_reg_3291_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_230_reg_3296 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_230_reg_3296_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_244_fu_1721_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_244_reg_3301 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_244_reg_3301_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_244_reg_3301_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_244_reg_3301_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_244_reg_3301_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_244_reg_3301_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_244_reg_3301_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_244_reg_3301_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_244_reg_3301_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_244_reg_3301_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_249_fu_1764_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_249_reg_3307 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_249_reg_3307_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_249_reg_3307_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_249_reg_3307_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_249_reg_3307_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_249_reg_3307_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_249_reg_3307_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_249_reg_3307_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_249_reg_3307_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_249_reg_3307_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_251_fu_1780_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_251_reg_3313 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_251_reg_3313_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_251_reg_3313_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_251_reg_3313_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_251_reg_3313_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_251_reg_3313_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_251_reg_3313_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_251_reg_3313_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_251_reg_3313_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_253_fu_1795_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_255_fu_1811_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_258_reg_3336 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_258_reg_3336_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_262_reg_3341 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_262_reg_3341_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_456_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_35_reg_3346 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_461_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_36_reg_3351 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_466_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_37_reg_3356 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_471_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_38_reg_3361 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_476_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_45_reg_3366 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_481_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_46_reg_3371 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_486_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_35_1_reg_3376 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_491_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_36_1_reg_3381 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_496_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_37_1_reg_3386 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_501_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_38_1_reg_3391 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_506_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_45_1_reg_3396 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_511_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_46_1_reg_3401 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_516_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_35_2_reg_3406 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_521_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_36_2_reg_3411 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_526_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_37_2_reg_3416 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_531_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_38_2_reg_3421 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_536_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_45_2_reg_3426 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_541_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_46_2_reg_3431 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_546_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_35_3_reg_3436 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_551_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_36_3_reg_3441 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_556_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_37_3_reg_3446 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_561_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_38_3_reg_3451 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_566_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_45_3_reg_3456 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_571_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_46_3_reg_3461 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_576_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_35_4_reg_3466 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_581_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_36_4_reg_3471 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_586_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_37_4_reg_3476 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_591_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_38_4_reg_3481 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_596_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_45_4_reg_3486 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_601_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_46_4_reg_3491 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_606_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_35_5_reg_3496 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_611_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_36_5_reg_3501 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_616_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_37_5_reg_3506 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_621_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_38_5_reg_3511 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_626_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_45_5_reg_3516 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_631_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_46_5_reg_3521 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_636_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_35_6_reg_3526 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_641_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_36_6_reg_3531 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_646_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_37_6_reg_3536 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_651_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_38_6_reg_3541 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_656_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_45_6_reg_3546 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_661_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_46_6_reg_3551 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_666_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_35_7_reg_3556 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_671_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_36_7_reg_3561 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_676_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_37_7_reg_3566 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_681_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_38_7_reg_3571 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_686_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_45_7_reg_3576 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_691_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_46_7_reg_3581 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_256_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_39_reg_3666 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_260_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_40_reg_3671 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_264_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_47_reg_3676 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_47_reg_3676_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_47_reg_3676_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_47_reg_3676_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_47_reg_3676_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_268_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_48_reg_3681 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_48_reg_3681_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_48_reg_3681_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_48_reg_3681_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_48_reg_3681_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_272_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_39_1_reg_3686 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_276_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_40_1_reg_3691 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_280_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_47_1_reg_3696 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_47_1_reg_3696_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_47_1_reg_3696_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_47_1_reg_3696_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_47_1_reg_3696_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_284_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_48_1_reg_3701 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_48_1_reg_3701_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_48_1_reg_3701_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_48_1_reg_3701_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_48_1_reg_3701_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_288_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_39_2_reg_3706 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_292_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_40_2_reg_3711 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_296_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_47_2_reg_3716 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_47_2_reg_3716_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_47_2_reg_3716_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_47_2_reg_3716_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_47_2_reg_3716_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_300_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_48_2_reg_3721 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_48_2_reg_3721_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_48_2_reg_3721_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_48_2_reg_3721_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_48_2_reg_3721_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_304_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_39_3_reg_3726 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_308_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_40_3_reg_3731 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_312_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_47_3_reg_3736 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_47_3_reg_3736_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_47_3_reg_3736_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_47_3_reg_3736_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_47_3_reg_3736_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_316_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_48_3_reg_3741 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_48_3_reg_3741_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_48_3_reg_3741_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_48_3_reg_3741_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_48_3_reg_3741_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_320_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_39_4_reg_3746 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_324_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_40_4_reg_3751 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_328_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_47_4_reg_3756 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_47_4_reg_3756_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_47_4_reg_3756_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_47_4_reg_3756_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_47_4_reg_3756_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_332_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_48_4_reg_3761 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_48_4_reg_3761_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_48_4_reg_3761_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_48_4_reg_3761_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_48_4_reg_3761_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_336_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_39_5_reg_3766 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_340_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_40_5_reg_3771 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_344_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_47_5_reg_3776 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_47_5_reg_3776_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_47_5_reg_3776_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_47_5_reg_3776_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_47_5_reg_3776_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_348_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_48_5_reg_3781 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_48_5_reg_3781_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_48_5_reg_3781_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_48_5_reg_3781_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_48_5_reg_3781_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_352_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_39_6_reg_3786 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_356_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_40_6_reg_3791 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_360_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_47_6_reg_3796 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_47_6_reg_3796_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_47_6_reg_3796_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_47_6_reg_3796_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_47_6_reg_3796_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_364_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_48_6_reg_3801 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_48_6_reg_3801_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_48_6_reg_3801_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_48_6_reg_3801_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_48_6_reg_3801_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_368_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_39_7_reg_3806 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_372_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_40_7_reg_3811 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_376_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_47_7_reg_3816 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_47_7_reg_3816_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_47_7_reg_3816_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_47_7_reg_3816_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_47_7_reg_3816_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_380_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_48_7_reg_3821 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_48_7_reg_3821_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_48_7_reg_3821_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_48_7_reg_3821_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_48_7_reg_3821_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_43_fu_1916_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_43_reg_3826 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_43_1_fu_1922_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_43_1_reg_3832 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_43_2_fu_1928_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_43_2_reg_3838 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_43_3_fu_1934_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_43_3_reg_3844 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_43_4_fu_1940_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_43_4_reg_3850 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_43_5_fu_1946_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_43_5_reg_3856 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_43_6_fu_1952_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_43_6_reg_3862 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_43_7_fu_1958_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_43_7_reg_3868 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal grp_fu_264_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_268_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_280_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_284_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_296_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_300_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_312_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_316_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_328_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_332_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_344_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_348_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_360_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_364_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_376_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_380_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_456_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_471_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_486_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_501_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_516_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_531_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_546_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_561_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_576_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_591_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_606_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_621_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_636_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_651_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_666_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_681_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_696_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_22_fu_701_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_54_fu_706_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_124_fu_711_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_155_fu_716_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_186_fu_721_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_217_fu_726_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_248_fu_731_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_73_fu_772_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_fu_781_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_75_fu_791_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal notrhs_fu_801_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs_fu_795_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_807_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_696_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_77_fu_819_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_80_fu_828_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_85_fu_838_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_143_fu_848_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_84_fu_865_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_fu_880_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_20_fu_890_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal notrhs3_fu_906_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs3_fu_900_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_912_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_fu_701_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_87_fu_924_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_89_fu_939_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_91_fu_955_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_93_fu_971_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_102_fu_1006_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_51_fu_1021_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_52_fu_1031_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal notrhs6_fu_1047_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs6_fu_1041_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_fu_1053_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_fu_706_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_104_fu_1065_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_106_fu_1080_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_108_fu_1096_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_110_fu_1112_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_119_fu_1147_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_121_fu_1162_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_122_fu_1172_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal notrhs9_fu_1188_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs9_fu_1182_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_123_fu_1194_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_124_fu_711_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_126_fu_1206_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_128_fu_1221_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_130_fu_1237_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_132_fu_1253_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_150_fu_1288_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_152_fu_1303_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_153_fu_1313_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal notrhs8_fu_1329_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs8_fu_1323_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_154_fu_1335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_155_fu_716_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_157_fu_1347_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_159_fu_1362_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_161_fu_1378_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_163_fu_1394_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_181_fu_1429_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_183_fu_1444_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_184_fu_1454_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal notrhs11_fu_1470_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs11_fu_1464_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_185_fu_1476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_186_fu_721_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_188_fu_1488_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_190_fu_1503_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_192_fu_1519_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_194_fu_1535_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_212_fu_1570_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_214_fu_1585_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_215_fu_1595_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal notrhs13_fu_1611_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs13_fu_1605_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_216_fu_1617_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_217_fu_726_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_219_fu_1629_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_221_fu_1644_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_223_fu_1660_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_225_fu_1676_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_243_fu_1711_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_245_fu_1726_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_246_fu_1736_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal notrhs15_fu_1752_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs15_fu_1746_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_247_fu_1758_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_248_fu_731_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_250_fu_1770_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_252_fu_1785_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_254_fu_1801_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_256_fu_1817_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_384_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_388_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_392_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_396_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_400_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_404_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_408_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_412_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_416_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_43_to_int_fu_1983_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Theta_to_int_fu_2000_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_fu_1986_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_236_fu_1996_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal notrhs1_fu_2023_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs1_fu_2017_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_2003_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_269_fu_2013_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal notrhs2_fu_2041_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs2_fu_2035_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_fu_2029_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_2047_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_2053_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_fu_736_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_fu_1971_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_14_fu_2059_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_83_fu_2072_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_82_fu_2069_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_81_fu_2065_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_1964_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_421_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_43_1_to_int_fu_2111_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_24_fu_2114_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_278_fu_2124_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal notrhs4_fu_2134_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs4_fu_2128_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_fu_2140_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_fu_2146_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_fu_740_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_1_fu_2099_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_32_fu_2152_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_101_fu_2158_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_50_s_fu_2162_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_426_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_43_2_to_int_fu_2204_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_56_fu_2207_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_279_fu_2217_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal notrhs7_fu_2227_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs7_fu_2221_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_fu_2233_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_62_fu_2239_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_fu_744_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_2_fu_2192_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_64_fu_2245_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_118_fu_2251_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_50_1_fu_2255_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_431_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_43_3_to_int_fu_2297_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_140_fu_2300_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_280_fu_2310_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal notrhs5_fu_2320_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs5_fu_2314_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_141_fu_2326_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_142_fu_2332_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_144_fu_748_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_3_fu_2285_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_145_fu_2338_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_146_fu_2344_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_50_2_fu_2348_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_436_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_43_4_to_int_fu_2390_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_171_fu_2393_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_281_fu_2403_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal notrhs10_fu_2413_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs10_fu_2407_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_172_fu_2419_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_173_fu_2425_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_175_fu_752_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_4_fu_2378_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_176_fu_2431_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_177_fu_2437_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_50_3_fu_2441_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_441_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_43_5_to_int_fu_2483_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_202_fu_2486_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_282_fu_2496_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal notrhs12_fu_2506_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs12_fu_2500_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_203_fu_2512_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_204_fu_2518_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_206_fu_756_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_5_fu_2471_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_207_fu_2524_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_208_fu_2530_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_50_4_fu_2534_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_446_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_43_6_to_int_fu_2576_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_233_fu_2579_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_283_fu_2589_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal notrhs14_fu_2599_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs14_fu_2593_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_234_fu_2605_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_235_fu_2611_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_237_fu_760_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_6_fu_2564_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_238_fu_2617_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_239_fu_2623_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_50_5_fu_2627_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_451_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_260_fu_2663_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_229_fu_2570_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_198_fu_2477_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_167_fu_2384_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_136_fu_2291_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_114_fu_2198_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_97_fu_2105_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_76_fu_1977_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_264_fu_2686_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_232_fu_2573_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_201_fu_2480_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_170_fu_2387_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_139_fu_2294_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_117_fu_2201_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_100_fu_2108_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_79_fu_1980_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_43_7_to_int_fu_2709_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_266_fu_2712_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_284_fu_2722_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal notrhs16_fu_2732_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs16_fu_2726_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_267_fu_2738_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_268_fu_2744_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_270_fu_764_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_7_fu_2657_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_271_fu_2750_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_273_fu_2766_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_240_fu_2633_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_209_fu_2540_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_178_fu_2447_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_147_fu_2354_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_65_fu_2261_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_33_fu_2168_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_15_fu_2075_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_272_fu_2756_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_274_fu_2794_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_241_fu_2641_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_210_fu_2548_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_179_fu_2455_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_148_fu_2362_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_66_fu_2269_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_34_fu_2176_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_16_fu_2083_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_50_6_fu_2760_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_275_fu_2822_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_242_fu_2649_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_211_fu_2556_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_180_fu_2463_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_149_fu_2370_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_67_fu_2277_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_49_fu_2184_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_17_fu_2091_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal V_m_rr_7_fu_2774_p9 : STD_LOGIC_VECTOR (255 downto 0);
    signal tmp_261_fu_2666_p9 : STD_LOGIC_VECTOR (255 downto 0);
    signal tmp_265_fu_2689_p9 : STD_LOGIC_VECTOR (255 downto 0);
    signal r_ref_rr_7_fu_2802_p9 : STD_LOGIC_VECTOR (255 downto 0);
    signal signal_7_fu_2830_p9 : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_fu_256_ce : STD_LOGIC;
    signal grp_fu_260_ce : STD_LOGIC;
    signal grp_fu_264_ce : STD_LOGIC;
    signal grp_fu_268_ce : STD_LOGIC;
    signal grp_fu_272_ce : STD_LOGIC;
    signal grp_fu_276_ce : STD_LOGIC;
    signal grp_fu_280_ce : STD_LOGIC;
    signal grp_fu_284_ce : STD_LOGIC;
    signal grp_fu_288_ce : STD_LOGIC;
    signal grp_fu_292_ce : STD_LOGIC;
    signal grp_fu_296_ce : STD_LOGIC;
    signal grp_fu_300_ce : STD_LOGIC;
    signal grp_fu_304_ce : STD_LOGIC;
    signal grp_fu_308_ce : STD_LOGIC;
    signal grp_fu_312_ce : STD_LOGIC;
    signal grp_fu_316_ce : STD_LOGIC;
    signal grp_fu_320_ce : STD_LOGIC;
    signal grp_fu_324_ce : STD_LOGIC;
    signal grp_fu_328_ce : STD_LOGIC;
    signal grp_fu_332_ce : STD_LOGIC;
    signal grp_fu_336_ce : STD_LOGIC;
    signal grp_fu_340_ce : STD_LOGIC;
    signal grp_fu_344_ce : STD_LOGIC;
    signal grp_fu_348_ce : STD_LOGIC;
    signal grp_fu_352_ce : STD_LOGIC;
    signal grp_fu_356_ce : STD_LOGIC;
    signal grp_fu_360_ce : STD_LOGIC;
    signal grp_fu_364_ce : STD_LOGIC;
    signal grp_fu_368_ce : STD_LOGIC;
    signal grp_fu_372_ce : STD_LOGIC;
    signal grp_fu_376_ce : STD_LOGIC;
    signal grp_fu_380_ce : STD_LOGIC;
    signal grp_fu_384_ce : STD_LOGIC;
    signal grp_fu_388_ce : STD_LOGIC;
    signal grp_fu_392_ce : STD_LOGIC;
    signal grp_fu_396_ce : STD_LOGIC;
    signal grp_fu_400_ce : STD_LOGIC;
    signal grp_fu_404_ce : STD_LOGIC;
    signal grp_fu_408_ce : STD_LOGIC;
    signal grp_fu_412_ce : STD_LOGIC;
    signal grp_fu_416_ce : STD_LOGIC;
    signal grp_fu_421_ce : STD_LOGIC;
    signal grp_fu_426_ce : STD_LOGIC;
    signal grp_fu_431_ce : STD_LOGIC;
    signal grp_fu_436_ce : STD_LOGIC;
    signal grp_fu_441_ce : STD_LOGIC;
    signal grp_fu_446_ce : STD_LOGIC;
    signal grp_fu_451_ce : STD_LOGIC;
    signal grp_fu_456_ce : STD_LOGIC;
    signal grp_fu_461_ce : STD_LOGIC;
    signal grp_fu_466_ce : STD_LOGIC;
    signal grp_fu_471_ce : STD_LOGIC;
    signal grp_fu_476_ce : STD_LOGIC;
    signal grp_fu_481_ce : STD_LOGIC;
    signal grp_fu_486_ce : STD_LOGIC;
    signal grp_fu_491_ce : STD_LOGIC;
    signal grp_fu_496_ce : STD_LOGIC;
    signal grp_fu_501_ce : STD_LOGIC;
    signal grp_fu_506_ce : STD_LOGIC;
    signal grp_fu_511_ce : STD_LOGIC;
    signal grp_fu_516_ce : STD_LOGIC;
    signal grp_fu_521_ce : STD_LOGIC;
    signal grp_fu_526_ce : STD_LOGIC;
    signal grp_fu_531_ce : STD_LOGIC;
    signal grp_fu_536_ce : STD_LOGIC;
    signal grp_fu_541_ce : STD_LOGIC;
    signal grp_fu_546_ce : STD_LOGIC;
    signal grp_fu_551_ce : STD_LOGIC;
    signal grp_fu_556_ce : STD_LOGIC;
    signal grp_fu_561_ce : STD_LOGIC;
    signal grp_fu_566_ce : STD_LOGIC;
    signal grp_fu_571_ce : STD_LOGIC;
    signal grp_fu_576_ce : STD_LOGIC;
    signal grp_fu_581_ce : STD_LOGIC;
    signal grp_fu_586_ce : STD_LOGIC;
    signal grp_fu_591_ce : STD_LOGIC;
    signal grp_fu_596_ce : STD_LOGIC;
    signal grp_fu_601_ce : STD_LOGIC;
    signal grp_fu_606_ce : STD_LOGIC;
    signal grp_fu_611_ce : STD_LOGIC;
    signal grp_fu_616_ce : STD_LOGIC;
    signal grp_fu_621_ce : STD_LOGIC;
    signal grp_fu_626_ce : STD_LOGIC;
    signal grp_fu_631_ce : STD_LOGIC;
    signal grp_fu_636_ce : STD_LOGIC;
    signal grp_fu_641_ce : STD_LOGIC;
    signal grp_fu_646_ce : STD_LOGIC;
    signal grp_fu_651_ce : STD_LOGIC;
    signal grp_fu_656_ce : STD_LOGIC;
    signal grp_fu_661_ce : STD_LOGIC;
    signal grp_fu_666_ce : STD_LOGIC;
    signal grp_fu_671_ce : STD_LOGIC;
    signal grp_fu_676_ce : STD_LOGIC;
    signal grp_fu_681_ce : STD_LOGIC;
    signal grp_fu_686_ce : STD_LOGIC;
    signal grp_fu_691_ce : STD_LOGIC;
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;
    signal i_int_reg : STD_LOGIC_VECTOR (29 downto 0);
    signal P20_s_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal P22_s_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal P11ex_s_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal P11in_s_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal P21ex_s_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal P21in_s_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal Theta_s_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal RefractoryCounts_s_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal V_reset_s_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal weighted_spikes_ex_s_int_reg : STD_LOGIC_VECTOR (255 downto 0);
    signal weighted_spikes_in_s_int_reg : STD_LOGIC_VECTOR (255 downto 0);
    signal I_e_read_int_reg : STD_LOGIC_VECTOR (255 downto 0);
    signal i_syn_ex_read_int_reg : STD_LOGIC_VECTOR (255 downto 0);
    signal i_syn_in_read_int_reg : STD_LOGIC_VECTOR (255 downto 0);
    signal r_ref_read_int_reg : STD_LOGIC_VECTOR (255 downto 0);
    signal V_m_read_int_reg : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_return_0_int_reg : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_return_1_int_reg : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_return_2_int_reg : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_return_3_int_reg : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_return_4_int_reg : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_return_5_int_reg : STD_LOGIC_VECTOR (255 downto 0);

    component update_n_fadd_32nbkb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component update_n_fmul_32ncud IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component update_n_fcmp_32ndEe IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    update_n_fadd_32nbkb_U6 : component update_n_fadd_32nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_35_reg_3346,
        din1 => tmp_36_reg_3351,
        ce => grp_fu_256_ce,
        dout => grp_fu_256_p2);

    update_n_fadd_32nbkb_U7 : component update_n_fadd_32nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_37_reg_3356,
        din1 => tmp_38_reg_3361,
        ce => grp_fu_260_ce,
        dout => grp_fu_260_p2);

    update_n_fadd_32nbkb_U8 : component update_n_fadd_32nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_45_reg_3366,
        din1 => grp_fu_264_p1,
        ce => grp_fu_264_ce,
        dout => grp_fu_264_p2);

    update_n_fadd_32nbkb_U9 : component update_n_fadd_32nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_46_reg_3371,
        din1 => grp_fu_268_p1,
        ce => grp_fu_268_ce,
        dout => grp_fu_268_p2);

    update_n_fadd_32nbkb_U10 : component update_n_fadd_32nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_35_1_reg_3376,
        din1 => tmp_36_1_reg_3381,
        ce => grp_fu_272_ce,
        dout => grp_fu_272_p2);

    update_n_fadd_32nbkb_U11 : component update_n_fadd_32nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_37_1_reg_3386,
        din1 => tmp_38_1_reg_3391,
        ce => grp_fu_276_ce,
        dout => grp_fu_276_p2);

    update_n_fadd_32nbkb_U12 : component update_n_fadd_32nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_45_1_reg_3396,
        din1 => grp_fu_280_p1,
        ce => grp_fu_280_ce,
        dout => grp_fu_280_p2);

    update_n_fadd_32nbkb_U13 : component update_n_fadd_32nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_46_1_reg_3401,
        din1 => grp_fu_284_p1,
        ce => grp_fu_284_ce,
        dout => grp_fu_284_p2);

    update_n_fadd_32nbkb_U14 : component update_n_fadd_32nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_35_2_reg_3406,
        din1 => tmp_36_2_reg_3411,
        ce => grp_fu_288_ce,
        dout => grp_fu_288_p2);

    update_n_fadd_32nbkb_U15 : component update_n_fadd_32nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_37_2_reg_3416,
        din1 => tmp_38_2_reg_3421,
        ce => grp_fu_292_ce,
        dout => grp_fu_292_p2);

    update_n_fadd_32nbkb_U16 : component update_n_fadd_32nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_45_2_reg_3426,
        din1 => grp_fu_296_p1,
        ce => grp_fu_296_ce,
        dout => grp_fu_296_p2);

    update_n_fadd_32nbkb_U17 : component update_n_fadd_32nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_46_2_reg_3431,
        din1 => grp_fu_300_p1,
        ce => grp_fu_300_ce,
        dout => grp_fu_300_p2);

    update_n_fadd_32nbkb_U18 : component update_n_fadd_32nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_35_3_reg_3436,
        din1 => tmp_36_3_reg_3441,
        ce => grp_fu_304_ce,
        dout => grp_fu_304_p2);

    update_n_fadd_32nbkb_U19 : component update_n_fadd_32nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_37_3_reg_3446,
        din1 => tmp_38_3_reg_3451,
        ce => grp_fu_308_ce,
        dout => grp_fu_308_p2);

    update_n_fadd_32nbkb_U20 : component update_n_fadd_32nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_45_3_reg_3456,
        din1 => grp_fu_312_p1,
        ce => grp_fu_312_ce,
        dout => grp_fu_312_p2);

    update_n_fadd_32nbkb_U21 : component update_n_fadd_32nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_46_3_reg_3461,
        din1 => grp_fu_316_p1,
        ce => grp_fu_316_ce,
        dout => grp_fu_316_p2);

    update_n_fadd_32nbkb_U22 : component update_n_fadd_32nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_35_4_reg_3466,
        din1 => tmp_36_4_reg_3471,
        ce => grp_fu_320_ce,
        dout => grp_fu_320_p2);

    update_n_fadd_32nbkb_U23 : component update_n_fadd_32nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_37_4_reg_3476,
        din1 => tmp_38_4_reg_3481,
        ce => grp_fu_324_ce,
        dout => grp_fu_324_p2);

    update_n_fadd_32nbkb_U24 : component update_n_fadd_32nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_45_4_reg_3486,
        din1 => grp_fu_328_p1,
        ce => grp_fu_328_ce,
        dout => grp_fu_328_p2);

    update_n_fadd_32nbkb_U25 : component update_n_fadd_32nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_46_4_reg_3491,
        din1 => grp_fu_332_p1,
        ce => grp_fu_332_ce,
        dout => grp_fu_332_p2);

    update_n_fadd_32nbkb_U26 : component update_n_fadd_32nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_35_5_reg_3496,
        din1 => tmp_36_5_reg_3501,
        ce => grp_fu_336_ce,
        dout => grp_fu_336_p2);

    update_n_fadd_32nbkb_U27 : component update_n_fadd_32nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_37_5_reg_3506,
        din1 => tmp_38_5_reg_3511,
        ce => grp_fu_340_ce,
        dout => grp_fu_340_p2);

    update_n_fadd_32nbkb_U28 : component update_n_fadd_32nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_45_5_reg_3516,
        din1 => grp_fu_344_p1,
        ce => grp_fu_344_ce,
        dout => grp_fu_344_p2);

    update_n_fadd_32nbkb_U29 : component update_n_fadd_32nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_46_5_reg_3521,
        din1 => grp_fu_348_p1,
        ce => grp_fu_348_ce,
        dout => grp_fu_348_p2);

    update_n_fadd_32nbkb_U30 : component update_n_fadd_32nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_35_6_reg_3526,
        din1 => tmp_36_6_reg_3531,
        ce => grp_fu_352_ce,
        dout => grp_fu_352_p2);

    update_n_fadd_32nbkb_U31 : component update_n_fadd_32nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_37_6_reg_3536,
        din1 => tmp_38_6_reg_3541,
        ce => grp_fu_356_ce,
        dout => grp_fu_356_p2);

    update_n_fadd_32nbkb_U32 : component update_n_fadd_32nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_45_6_reg_3546,
        din1 => grp_fu_360_p1,
        ce => grp_fu_360_ce,
        dout => grp_fu_360_p2);

    update_n_fadd_32nbkb_U33 : component update_n_fadd_32nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_46_6_reg_3551,
        din1 => grp_fu_364_p1,
        ce => grp_fu_364_ce,
        dout => grp_fu_364_p2);

    update_n_fadd_32nbkb_U34 : component update_n_fadd_32nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_35_7_reg_3556,
        din1 => tmp_36_7_reg_3561,
        ce => grp_fu_368_ce,
        dout => grp_fu_368_p2);

    update_n_fadd_32nbkb_U35 : component update_n_fadd_32nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_37_7_reg_3566,
        din1 => tmp_38_7_reg_3571,
        ce => grp_fu_372_ce,
        dout => grp_fu_372_p2);

    update_n_fadd_32nbkb_U36 : component update_n_fadd_32nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_45_7_reg_3576,
        din1 => grp_fu_376_p1,
        ce => grp_fu_376_ce,
        dout => grp_fu_376_p2);

    update_n_fadd_32nbkb_U37 : component update_n_fadd_32nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_46_7_reg_3581,
        din1 => grp_fu_380_p1,
        ce => grp_fu_380_ce,
        dout => grp_fu_380_p2);

    update_n_fadd_32nbkb_U38 : component update_n_fadd_32nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_39_reg_3666,
        din1 => tmp_40_reg_3671,
        ce => grp_fu_384_ce,
        dout => grp_fu_384_p2);

    update_n_fadd_32nbkb_U39 : component update_n_fadd_32nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_39_1_reg_3686,
        din1 => tmp_40_1_reg_3691,
        ce => grp_fu_388_ce,
        dout => grp_fu_388_p2);

    update_n_fadd_32nbkb_U40 : component update_n_fadd_32nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_39_2_reg_3706,
        din1 => tmp_40_2_reg_3711,
        ce => grp_fu_392_ce,
        dout => grp_fu_392_p2);

    update_n_fadd_32nbkb_U41 : component update_n_fadd_32nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_39_3_reg_3726,
        din1 => tmp_40_3_reg_3731,
        ce => grp_fu_396_ce,
        dout => grp_fu_396_p2);

    update_n_fadd_32nbkb_U42 : component update_n_fadd_32nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_39_4_reg_3746,
        din1 => tmp_40_4_reg_3751,
        ce => grp_fu_400_ce,
        dout => grp_fu_400_p2);

    update_n_fadd_32nbkb_U43 : component update_n_fadd_32nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_39_5_reg_3766,
        din1 => tmp_40_5_reg_3771,
        ce => grp_fu_404_ce,
        dout => grp_fu_404_p2);

    update_n_fadd_32nbkb_U44 : component update_n_fadd_32nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_39_6_reg_3786,
        din1 => tmp_40_6_reg_3791,
        ce => grp_fu_408_ce,
        dout => grp_fu_408_p2);

    update_n_fadd_32nbkb_U45 : component update_n_fadd_32nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_39_7_reg_3806,
        din1 => tmp_40_7_reg_3811,
        ce => grp_fu_412_ce,
        dout => grp_fu_412_p2);

    update_n_fadd_32nbkb_U46 : component update_n_fadd_32nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_s_reg_2986_pp0_iter6_reg,
        din1 => ap_const_lv32_BF800000,
        ce => grp_fu_416_ce,
        dout => grp_fu_416_p2);

    update_n_fadd_32nbkb_U47 : component update_n_fadd_32nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_86_reg_3031_pp0_iter6_reg,
        din1 => ap_const_lv32_BF800000,
        ce => grp_fu_421_ce,
        dout => grp_fu_421_p2);

    update_n_fadd_32nbkb_U48 : component update_n_fadd_32nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_103_reg_3076_pp0_iter6_reg,
        din1 => ap_const_lv32_BF800000,
        ce => grp_fu_426_ce,
        dout => grp_fu_426_p2);

    update_n_fadd_32nbkb_U49 : component update_n_fadd_32nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_120_reg_3121_pp0_iter6_reg,
        din1 => ap_const_lv32_BF800000,
        ce => grp_fu_431_ce,
        dout => grp_fu_431_p2);

    update_n_fadd_32nbkb_U50 : component update_n_fadd_32nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_151_reg_3166_pp0_iter6_reg,
        din1 => ap_const_lv32_BF800000,
        ce => grp_fu_436_ce,
        dout => grp_fu_436_p2);

    update_n_fadd_32nbkb_U51 : component update_n_fadd_32nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_182_reg_3211_pp0_iter6_reg,
        din1 => ap_const_lv32_BF800000,
        ce => grp_fu_441_ce,
        dout => grp_fu_441_p2);

    update_n_fadd_32nbkb_U52 : component update_n_fadd_32nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_213_reg_3256_pp0_iter6_reg,
        din1 => ap_const_lv32_BF800000,
        ce => grp_fu_446_ce,
        dout => grp_fu_446_p2);

    update_n_fadd_32nbkb_U53 : component update_n_fadd_32nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_244_reg_3301_pp0_iter6_reg,
        din1 => ap_const_lv32_BF800000,
        ce => grp_fu_451_ce,
        dout => grp_fu_451_p2);

    update_n_fmul_32ncud_U54 : component update_n_fmul_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_456_p0,
        din1 => P22_s_int_reg,
        ce => grp_fu_456_ce,
        dout => grp_fu_456_p2);

    update_n_fmul_32ncud_U55 : component update_n_fmul_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_69_fu_832_p1,
        din1 => P21ex_s_int_reg,
        ce => grp_fu_461_ce,
        dout => grp_fu_461_p2);

    update_n_fmul_32ncud_U56 : component update_n_fmul_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_70_fu_842_p1,
        din1 => P21in_s_int_reg,
        ce => grp_fu_466_ce,
        dout => grp_fu_466_p2);

    update_n_fmul_32ncud_U57 : component update_n_fmul_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_471_p0,
        din1 => P20_s_int_reg,
        ce => grp_fu_471_ce,
        dout => grp_fu_471_p2);

    update_n_fmul_32ncud_U58 : component update_n_fmul_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_69_fu_832_p1,
        din1 => P11ex_s_int_reg,
        ce => grp_fu_476_ce,
        dout => grp_fu_476_p2);

    update_n_fmul_32ncud_U59 : component update_n_fmul_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_70_fu_842_p1,
        din1 => P11in_s_int_reg,
        ce => grp_fu_481_ce,
        dout => grp_fu_481_p2);

    update_n_fmul_32ncud_U60 : component update_n_fmul_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_486_p0,
        din1 => P22_s_int_reg,
        ce => grp_fu_486_ce,
        dout => grp_fu_486_p2);

    update_n_fmul_32ncud_U61 : component update_n_fmul_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_90_fu_949_p1,
        din1 => P21ex_s_int_reg,
        ce => grp_fu_491_ce,
        dout => grp_fu_491_p2);

    update_n_fmul_32ncud_U62 : component update_n_fmul_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_92_fu_965_p1,
        din1 => P21in_s_int_reg,
        ce => grp_fu_496_ce,
        dout => grp_fu_496_p2);

    update_n_fmul_32ncud_U63 : component update_n_fmul_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_501_p0,
        din1 => P20_s_int_reg,
        ce => grp_fu_501_ce,
        dout => grp_fu_501_p2);

    update_n_fmul_32ncud_U64 : component update_n_fmul_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_90_fu_949_p1,
        din1 => P11ex_s_int_reg,
        ce => grp_fu_506_ce,
        dout => grp_fu_506_p2);

    update_n_fmul_32ncud_U65 : component update_n_fmul_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_92_fu_965_p1,
        din1 => P11in_s_int_reg,
        ce => grp_fu_511_ce,
        dout => grp_fu_511_p2);

    update_n_fmul_32ncud_U66 : component update_n_fmul_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_516_p0,
        din1 => P22_s_int_reg,
        ce => grp_fu_516_ce,
        dout => grp_fu_516_p2);

    update_n_fmul_32ncud_U67 : component update_n_fmul_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_107_fu_1090_p1,
        din1 => P21ex_s_int_reg,
        ce => grp_fu_521_ce,
        dout => grp_fu_521_p2);

    update_n_fmul_32ncud_U68 : component update_n_fmul_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_109_fu_1106_p1,
        din1 => P21in_s_int_reg,
        ce => grp_fu_526_ce,
        dout => grp_fu_526_p2);

    update_n_fmul_32ncud_U69 : component update_n_fmul_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_531_p0,
        din1 => P20_s_int_reg,
        ce => grp_fu_531_ce,
        dout => grp_fu_531_p2);

    update_n_fmul_32ncud_U70 : component update_n_fmul_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_107_fu_1090_p1,
        din1 => P11ex_s_int_reg,
        ce => grp_fu_536_ce,
        dout => grp_fu_536_p2);

    update_n_fmul_32ncud_U71 : component update_n_fmul_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_109_fu_1106_p1,
        din1 => P11in_s_int_reg,
        ce => grp_fu_541_ce,
        dout => grp_fu_541_p2);

    update_n_fmul_32ncud_U72 : component update_n_fmul_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_546_p0,
        din1 => P22_s_int_reg,
        ce => grp_fu_546_ce,
        dout => grp_fu_546_p2);

    update_n_fmul_32ncud_U73 : component update_n_fmul_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_129_fu_1231_p1,
        din1 => P21ex_s_int_reg,
        ce => grp_fu_551_ce,
        dout => grp_fu_551_p2);

    update_n_fmul_32ncud_U74 : component update_n_fmul_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_131_fu_1247_p1,
        din1 => P21in_s_int_reg,
        ce => grp_fu_556_ce,
        dout => grp_fu_556_p2);

    update_n_fmul_32ncud_U75 : component update_n_fmul_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_561_p0,
        din1 => P20_s_int_reg,
        ce => grp_fu_561_ce,
        dout => grp_fu_561_p2);

    update_n_fmul_32ncud_U76 : component update_n_fmul_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_129_fu_1231_p1,
        din1 => P11ex_s_int_reg,
        ce => grp_fu_566_ce,
        dout => grp_fu_566_p2);

    update_n_fmul_32ncud_U77 : component update_n_fmul_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_131_fu_1247_p1,
        din1 => P11in_s_int_reg,
        ce => grp_fu_571_ce,
        dout => grp_fu_571_p2);

    update_n_fmul_32ncud_U78 : component update_n_fmul_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_576_p0,
        din1 => P22_s_int_reg,
        ce => grp_fu_576_ce,
        dout => grp_fu_576_p2);

    update_n_fmul_32ncud_U79 : component update_n_fmul_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_160_fu_1372_p1,
        din1 => P21ex_s_int_reg,
        ce => grp_fu_581_ce,
        dout => grp_fu_581_p2);

    update_n_fmul_32ncud_U80 : component update_n_fmul_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_162_fu_1388_p1,
        din1 => P21in_s_int_reg,
        ce => grp_fu_586_ce,
        dout => grp_fu_586_p2);

    update_n_fmul_32ncud_U81 : component update_n_fmul_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_591_p0,
        din1 => P20_s_int_reg,
        ce => grp_fu_591_ce,
        dout => grp_fu_591_p2);

    update_n_fmul_32ncud_U82 : component update_n_fmul_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_160_fu_1372_p1,
        din1 => P11ex_s_int_reg,
        ce => grp_fu_596_ce,
        dout => grp_fu_596_p2);

    update_n_fmul_32ncud_U83 : component update_n_fmul_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_162_fu_1388_p1,
        din1 => P11in_s_int_reg,
        ce => grp_fu_601_ce,
        dout => grp_fu_601_p2);

    update_n_fmul_32ncud_U84 : component update_n_fmul_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_606_p0,
        din1 => P22_s_int_reg,
        ce => grp_fu_606_ce,
        dout => grp_fu_606_p2);

    update_n_fmul_32ncud_U85 : component update_n_fmul_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_191_fu_1513_p1,
        din1 => P21ex_s_int_reg,
        ce => grp_fu_611_ce,
        dout => grp_fu_611_p2);

    update_n_fmul_32ncud_U86 : component update_n_fmul_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_193_fu_1529_p1,
        din1 => P21in_s_int_reg,
        ce => grp_fu_616_ce,
        dout => grp_fu_616_p2);

    update_n_fmul_32ncud_U87 : component update_n_fmul_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_621_p0,
        din1 => P20_s_int_reg,
        ce => grp_fu_621_ce,
        dout => grp_fu_621_p2);

    update_n_fmul_32ncud_U88 : component update_n_fmul_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_191_fu_1513_p1,
        din1 => P11ex_s_int_reg,
        ce => grp_fu_626_ce,
        dout => grp_fu_626_p2);

    update_n_fmul_32ncud_U89 : component update_n_fmul_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_193_fu_1529_p1,
        din1 => P11in_s_int_reg,
        ce => grp_fu_631_ce,
        dout => grp_fu_631_p2);

    update_n_fmul_32ncud_U90 : component update_n_fmul_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_636_p0,
        din1 => P22_s_int_reg,
        ce => grp_fu_636_ce,
        dout => grp_fu_636_p2);

    update_n_fmul_32ncud_U91 : component update_n_fmul_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_222_fu_1654_p1,
        din1 => P21ex_s_int_reg,
        ce => grp_fu_641_ce,
        dout => grp_fu_641_p2);

    update_n_fmul_32ncud_U92 : component update_n_fmul_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_224_fu_1670_p1,
        din1 => P21in_s_int_reg,
        ce => grp_fu_646_ce,
        dout => grp_fu_646_p2);

    update_n_fmul_32ncud_U93 : component update_n_fmul_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_651_p0,
        din1 => P20_s_int_reg,
        ce => grp_fu_651_ce,
        dout => grp_fu_651_p2);

    update_n_fmul_32ncud_U94 : component update_n_fmul_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_222_fu_1654_p1,
        din1 => P11ex_s_int_reg,
        ce => grp_fu_656_ce,
        dout => grp_fu_656_p2);

    update_n_fmul_32ncud_U95 : component update_n_fmul_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_224_fu_1670_p1,
        din1 => P11in_s_int_reg,
        ce => grp_fu_661_ce,
        dout => grp_fu_661_p2);

    update_n_fmul_32ncud_U96 : component update_n_fmul_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_666_p0,
        din1 => P22_s_int_reg,
        ce => grp_fu_666_ce,
        dout => grp_fu_666_p2);

    update_n_fmul_32ncud_U97 : component update_n_fmul_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_253_fu_1795_p1,
        din1 => P21ex_s_int_reg,
        ce => grp_fu_671_ce,
        dout => grp_fu_671_p2);

    update_n_fmul_32ncud_U98 : component update_n_fmul_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_255_fu_1811_p1,
        din1 => P21in_s_int_reg,
        ce => grp_fu_676_ce,
        dout => grp_fu_676_p2);

    update_n_fmul_32ncud_U99 : component update_n_fmul_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_681_p0,
        din1 => P20_s_int_reg,
        ce => grp_fu_681_ce,
        dout => grp_fu_681_p2);

    update_n_fmul_32ncud_U100 : component update_n_fmul_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_253_fu_1795_p1,
        din1 => P11ex_s_int_reg,
        ce => grp_fu_686_ce,
        dout => grp_fu_686_p2);

    update_n_fmul_32ncud_U101 : component update_n_fmul_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_255_fu_1811_p1,
        din1 => P11in_s_int_reg,
        ce => grp_fu_691_ce,
        dout => grp_fu_691_p2);

    update_n_fcmp_32ndEe_U102 : component update_n_fcmp_32ndEe
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        din0 => tmp_4_fu_696_p0,
        din1 => ap_const_lv32_0,
        opcode => ap_const_lv5_1,
        dout => tmp_4_fu_696_p2);

    update_n_fcmp_32ndEe_U103 : component update_n_fcmp_32ndEe
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        din0 => tmp_22_fu_701_p0,
        din1 => ap_const_lv32_0,
        opcode => ap_const_lv5_1,
        dout => tmp_22_fu_701_p2);

    update_n_fcmp_32ndEe_U104 : component update_n_fcmp_32ndEe
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        din0 => tmp_54_fu_706_p0,
        din1 => ap_const_lv32_0,
        opcode => ap_const_lv5_1,
        dout => tmp_54_fu_706_p2);

    update_n_fcmp_32ndEe_U105 : component update_n_fcmp_32ndEe
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        din0 => tmp_124_fu_711_p0,
        din1 => ap_const_lv32_0,
        opcode => ap_const_lv5_1,
        dout => tmp_124_fu_711_p2);

    update_n_fcmp_32ndEe_U106 : component update_n_fcmp_32ndEe
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        din0 => tmp_155_fu_716_p0,
        din1 => ap_const_lv32_0,
        opcode => ap_const_lv5_1,
        dout => tmp_155_fu_716_p2);

    update_n_fcmp_32ndEe_U107 : component update_n_fcmp_32ndEe
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        din0 => tmp_186_fu_721_p0,
        din1 => ap_const_lv32_0,
        opcode => ap_const_lv5_1,
        dout => tmp_186_fu_721_p2);

    update_n_fcmp_32ndEe_U108 : component update_n_fcmp_32ndEe
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        din0 => tmp_217_fu_726_p0,
        din1 => ap_const_lv32_0,
        opcode => ap_const_lv5_1,
        dout => tmp_217_fu_726_p2);

    update_n_fcmp_32ndEe_U109 : component update_n_fcmp_32ndEe
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        din0 => tmp_248_fu_731_p0,
        din1 => ap_const_lv32_0,
        opcode => ap_const_lv5_1,
        dout => tmp_248_fu_731_p2);

    update_n_fcmp_32ndEe_U110 : component update_n_fcmp_32ndEe
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        din0 => tmp_43_reg_3826,
        din1 => Theta_read_reg_2896_pp0_iter9_reg,
        opcode => ap_const_lv5_3,
        dout => tmp_13_fu_736_p2);

    update_n_fcmp_32ndEe_U111 : component update_n_fcmp_32ndEe
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        din0 => tmp_43_1_reg_3832,
        din1 => Theta_read_reg_2896_pp0_iter9_reg,
        opcode => ap_const_lv5_3,
        dout => tmp_31_fu_740_p2);

    update_n_fcmp_32ndEe_U112 : component update_n_fcmp_32ndEe
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        din0 => tmp_43_2_reg_3838,
        din1 => Theta_read_reg_2896_pp0_iter9_reg,
        opcode => ap_const_lv5_3,
        dout => tmp_63_fu_744_p2);

    update_n_fcmp_32ndEe_U113 : component update_n_fcmp_32ndEe
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        din0 => tmp_43_3_reg_3844,
        din1 => Theta_read_reg_2896_pp0_iter9_reg,
        opcode => ap_const_lv5_3,
        dout => tmp_144_fu_748_p2);

    update_n_fcmp_32ndEe_U114 : component update_n_fcmp_32ndEe
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        din0 => tmp_43_4_reg_3850,
        din1 => Theta_read_reg_2896_pp0_iter9_reg,
        opcode => ap_const_lv5_3,
        dout => tmp_175_fu_752_p2);

    update_n_fcmp_32ndEe_U115 : component update_n_fcmp_32ndEe
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        din0 => tmp_43_5_reg_3856,
        din1 => Theta_read_reg_2896_pp0_iter9_reg,
        opcode => ap_const_lv5_3,
        dout => tmp_206_fu_756_p2);

    update_n_fcmp_32ndEe_U116 : component update_n_fcmp_32ndEe
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        din0 => tmp_43_6_reg_3862,
        din1 => Theta_read_reg_2896_pp0_iter9_reg,
        opcode => ap_const_lv5_3,
        dout => tmp_237_fu_760_p2);

    update_n_fcmp_32ndEe_U117 : component update_n_fcmp_32ndEe
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        din0 => tmp_43_7_reg_3868,
        din1 => Theta_read_reg_2896_pp0_iter9_reg,
        opcode => ap_const_lv5_3,
        dout => tmp_270_fu_764_p2);





    ap_ce_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_ce_reg <= ap_ce;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                I_e_read_int_reg <= I_e_read;
                P11ex_s_int_reg <= P11ex_s;
                P11in_s_int_reg <= P11in_s;
                P20_s_int_reg <= P20_s;
                P21ex_s_int_reg <= P21ex_s;
                P21in_s_int_reg <= P21in_s;
                P22_s_int_reg <= P22_s;
                RefractoryCounts_s_int_reg <= RefractoryCounts_s;
                Theta_s_int_reg <= Theta_s;
                V_m_read_int_reg <= V_m_read;
                V_reset_s_int_reg <= V_reset_s;
                i_int_reg <= i;
                i_syn_ex_read_int_reg <= i_syn_ex_read;
                i_syn_in_read_int_reg <= i_syn_in_read;
                r_ref_read_int_reg <= r_ref_read;
                weighted_spikes_ex_s_int_reg <= weighted_spikes_ex_s;
                weighted_spikes_in_s_int_reg <= weighted_spikes_in_s;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then
                RefractoryCounts_re_reg_2891 <= RefractoryCounts_s_int_reg;
                RefractoryCounts_re_reg_2891_pp0_iter1_reg <= RefractoryCounts_re_reg_2891;
                RefractoryCounts_re_reg_2891_pp0_iter2_reg <= RefractoryCounts_re_reg_2891_pp0_iter1_reg;
                RefractoryCounts_re_reg_2891_pp0_iter3_reg <= RefractoryCounts_re_reg_2891_pp0_iter2_reg;
                RefractoryCounts_re_reg_2891_pp0_iter4_reg <= RefractoryCounts_re_reg_2891_pp0_iter3_reg;
                RefractoryCounts_re_reg_2891_pp0_iter5_reg <= RefractoryCounts_re_reg_2891_pp0_iter4_reg;
                RefractoryCounts_re_reg_2891_pp0_iter6_reg <= RefractoryCounts_re_reg_2891_pp0_iter5_reg;
                RefractoryCounts_re_reg_2891_pp0_iter7_reg <= RefractoryCounts_re_reg_2891_pp0_iter6_reg;
                RefractoryCounts_re_reg_2891_pp0_iter8_reg <= RefractoryCounts_re_reg_2891_pp0_iter7_reg;
                RefractoryCounts_re_reg_2891_pp0_iter9_reg <= RefractoryCounts_re_reg_2891_pp0_iter8_reg;
                Theta_read_reg_2896 <= Theta_s_int_reg;
                Theta_read_reg_2896_pp0_iter1_reg <= Theta_read_reg_2896;
                Theta_read_reg_2896_pp0_iter2_reg <= Theta_read_reg_2896_pp0_iter1_reg;
                Theta_read_reg_2896_pp0_iter3_reg <= Theta_read_reg_2896_pp0_iter2_reg;
                Theta_read_reg_2896_pp0_iter4_reg <= Theta_read_reg_2896_pp0_iter3_reg;
                Theta_read_reg_2896_pp0_iter5_reg <= Theta_read_reg_2896_pp0_iter4_reg;
                Theta_read_reg_2896_pp0_iter6_reg <= Theta_read_reg_2896_pp0_iter5_reg;
                Theta_read_reg_2896_pp0_iter7_reg <= Theta_read_reg_2896_pp0_iter6_reg;
                Theta_read_reg_2896_pp0_iter8_reg <= Theta_read_reg_2896_pp0_iter7_reg;
                Theta_read_reg_2896_pp0_iter9_reg <= Theta_read_reg_2896_pp0_iter8_reg;
                V_reset_read_reg_2886 <= V_reset_s_int_reg;
                V_reset_read_reg_2886_pp0_iter1_reg <= V_reset_read_reg_2886;
                V_reset_read_reg_2886_pp0_iter2_reg <= V_reset_read_reg_2886_pp0_iter1_reg;
                V_reset_read_reg_2886_pp0_iter3_reg <= V_reset_read_reg_2886_pp0_iter2_reg;
                V_reset_read_reg_2886_pp0_iter4_reg <= V_reset_read_reg_2886_pp0_iter3_reg;
                V_reset_read_reg_2886_pp0_iter5_reg <= V_reset_read_reg_2886_pp0_iter4_reg;
                V_reset_read_reg_2886_pp0_iter6_reg <= V_reset_read_reg_2886_pp0_iter5_reg;
                V_reset_read_reg_2886_pp0_iter7_reg <= V_reset_read_reg_2886_pp0_iter6_reg;
                V_reset_read_reg_2886_pp0_iter8_reg <= V_reset_read_reg_2886_pp0_iter7_reg;
                V_reset_read_reg_2886_pp0_iter9_reg <= V_reset_read_reg_2886_pp0_iter8_reg;
                tmp_103_reg_3076 <= tmp_103_fu_1016_p1;
                tmp_103_reg_3076_pp0_iter1_reg <= tmp_103_reg_3076;
                tmp_103_reg_3076_pp0_iter2_reg <= tmp_103_reg_3076_pp0_iter1_reg;
                tmp_103_reg_3076_pp0_iter3_reg <= tmp_103_reg_3076_pp0_iter2_reg;
                tmp_103_reg_3076_pp0_iter4_reg <= tmp_103_reg_3076_pp0_iter3_reg;
                tmp_103_reg_3076_pp0_iter5_reg <= tmp_103_reg_3076_pp0_iter4_reg;
                tmp_103_reg_3076_pp0_iter6_reg <= tmp_103_reg_3076_pp0_iter5_reg;
                tmp_103_reg_3076_pp0_iter7_reg <= tmp_103_reg_3076_pp0_iter6_reg;
                tmp_103_reg_3076_pp0_iter8_reg <= tmp_103_reg_3076_pp0_iter7_reg;
                tmp_103_reg_3076_pp0_iter9_reg <= tmp_103_reg_3076_pp0_iter8_reg;
                tmp_105_reg_3088 <= tmp_105_fu_1075_p1;
                tmp_105_reg_3088_pp0_iter1_reg <= tmp_105_reg_3088;
                tmp_105_reg_3088_pp0_iter2_reg <= tmp_105_reg_3088_pp0_iter1_reg;
                tmp_105_reg_3088_pp0_iter3_reg <= tmp_105_reg_3088_pp0_iter2_reg;
                tmp_105_reg_3088_pp0_iter4_reg <= tmp_105_reg_3088_pp0_iter3_reg;
                tmp_105_reg_3088_pp0_iter5_reg <= tmp_105_reg_3088_pp0_iter4_reg;
                tmp_105_reg_3088_pp0_iter6_reg <= tmp_105_reg_3088_pp0_iter5_reg;
                tmp_105_reg_3088_pp0_iter7_reg <= tmp_105_reg_3088_pp0_iter6_reg;
                tmp_105_reg_3088_pp0_iter8_reg <= tmp_105_reg_3088_pp0_iter7_reg;
                tmp_112_reg_3111 <= weighted_spikes_ex_s_int_reg(95 downto 64);
                tmp_112_reg_3111_pp0_iter1_reg <= tmp_112_reg_3111;
                tmp_115_reg_3116 <= weighted_spikes_in_s_int_reg(95 downto 64);
                tmp_115_reg_3116_pp0_iter1_reg <= tmp_115_reg_3116;
                tmp_120_reg_3121 <= tmp_120_fu_1157_p1;
                tmp_120_reg_3121_pp0_iter1_reg <= tmp_120_reg_3121;
                tmp_120_reg_3121_pp0_iter2_reg <= tmp_120_reg_3121_pp0_iter1_reg;
                tmp_120_reg_3121_pp0_iter3_reg <= tmp_120_reg_3121_pp0_iter2_reg;
                tmp_120_reg_3121_pp0_iter4_reg <= tmp_120_reg_3121_pp0_iter3_reg;
                tmp_120_reg_3121_pp0_iter5_reg <= tmp_120_reg_3121_pp0_iter4_reg;
                tmp_120_reg_3121_pp0_iter6_reg <= tmp_120_reg_3121_pp0_iter5_reg;
                tmp_120_reg_3121_pp0_iter7_reg <= tmp_120_reg_3121_pp0_iter6_reg;
                tmp_120_reg_3121_pp0_iter8_reg <= tmp_120_reg_3121_pp0_iter7_reg;
                tmp_120_reg_3121_pp0_iter9_reg <= tmp_120_reg_3121_pp0_iter8_reg;
                tmp_125_reg_3127 <= tmp_125_fu_1200_p2;
                tmp_125_reg_3127_pp0_iter1_reg <= tmp_125_reg_3127;
                tmp_125_reg_3127_pp0_iter2_reg <= tmp_125_reg_3127_pp0_iter1_reg;
                tmp_125_reg_3127_pp0_iter3_reg <= tmp_125_reg_3127_pp0_iter2_reg;
                tmp_125_reg_3127_pp0_iter4_reg <= tmp_125_reg_3127_pp0_iter3_reg;
                tmp_125_reg_3127_pp0_iter5_reg <= tmp_125_reg_3127_pp0_iter4_reg;
                tmp_125_reg_3127_pp0_iter6_reg <= tmp_125_reg_3127_pp0_iter5_reg;
                tmp_125_reg_3127_pp0_iter7_reg <= tmp_125_reg_3127_pp0_iter6_reg;
                tmp_125_reg_3127_pp0_iter8_reg <= tmp_125_reg_3127_pp0_iter7_reg;
                tmp_125_reg_3127_pp0_iter9_reg <= tmp_125_reg_3127_pp0_iter8_reg;
                tmp_127_reg_3133 <= tmp_127_fu_1216_p1;
                tmp_127_reg_3133_pp0_iter1_reg <= tmp_127_reg_3133;
                tmp_127_reg_3133_pp0_iter2_reg <= tmp_127_reg_3133_pp0_iter1_reg;
                tmp_127_reg_3133_pp0_iter3_reg <= tmp_127_reg_3133_pp0_iter2_reg;
                tmp_127_reg_3133_pp0_iter4_reg <= tmp_127_reg_3133_pp0_iter3_reg;
                tmp_127_reg_3133_pp0_iter5_reg <= tmp_127_reg_3133_pp0_iter4_reg;
                tmp_127_reg_3133_pp0_iter6_reg <= tmp_127_reg_3133_pp0_iter5_reg;
                tmp_127_reg_3133_pp0_iter7_reg <= tmp_127_reg_3133_pp0_iter6_reg;
                tmp_127_reg_3133_pp0_iter8_reg <= tmp_127_reg_3133_pp0_iter7_reg;
                tmp_134_reg_3156 <= weighted_spikes_ex_s_int_reg(127 downto 96);
                tmp_134_reg_3156_pp0_iter1_reg <= tmp_134_reg_3156;
                tmp_137_reg_3161 <= weighted_spikes_in_s_int_reg(127 downto 96);
                tmp_137_reg_3161_pp0_iter1_reg <= tmp_137_reg_3161;
                tmp_151_reg_3166 <= tmp_151_fu_1298_p1;
                tmp_151_reg_3166_pp0_iter1_reg <= tmp_151_reg_3166;
                tmp_151_reg_3166_pp0_iter2_reg <= tmp_151_reg_3166_pp0_iter1_reg;
                tmp_151_reg_3166_pp0_iter3_reg <= tmp_151_reg_3166_pp0_iter2_reg;
                tmp_151_reg_3166_pp0_iter4_reg <= tmp_151_reg_3166_pp0_iter3_reg;
                tmp_151_reg_3166_pp0_iter5_reg <= tmp_151_reg_3166_pp0_iter4_reg;
                tmp_151_reg_3166_pp0_iter6_reg <= tmp_151_reg_3166_pp0_iter5_reg;
                tmp_151_reg_3166_pp0_iter7_reg <= tmp_151_reg_3166_pp0_iter6_reg;
                tmp_151_reg_3166_pp0_iter8_reg <= tmp_151_reg_3166_pp0_iter7_reg;
                tmp_151_reg_3166_pp0_iter9_reg <= tmp_151_reg_3166_pp0_iter8_reg;
                tmp_156_reg_3172 <= tmp_156_fu_1341_p2;
                tmp_156_reg_3172_pp0_iter1_reg <= tmp_156_reg_3172;
                tmp_156_reg_3172_pp0_iter2_reg <= tmp_156_reg_3172_pp0_iter1_reg;
                tmp_156_reg_3172_pp0_iter3_reg <= tmp_156_reg_3172_pp0_iter2_reg;
                tmp_156_reg_3172_pp0_iter4_reg <= tmp_156_reg_3172_pp0_iter3_reg;
                tmp_156_reg_3172_pp0_iter5_reg <= tmp_156_reg_3172_pp0_iter4_reg;
                tmp_156_reg_3172_pp0_iter6_reg <= tmp_156_reg_3172_pp0_iter5_reg;
                tmp_156_reg_3172_pp0_iter7_reg <= tmp_156_reg_3172_pp0_iter6_reg;
                tmp_156_reg_3172_pp0_iter8_reg <= tmp_156_reg_3172_pp0_iter7_reg;
                tmp_156_reg_3172_pp0_iter9_reg <= tmp_156_reg_3172_pp0_iter8_reg;
                tmp_158_reg_3178 <= tmp_158_fu_1357_p1;
                tmp_158_reg_3178_pp0_iter1_reg <= tmp_158_reg_3178;
                tmp_158_reg_3178_pp0_iter2_reg <= tmp_158_reg_3178_pp0_iter1_reg;
                tmp_158_reg_3178_pp0_iter3_reg <= tmp_158_reg_3178_pp0_iter2_reg;
                tmp_158_reg_3178_pp0_iter4_reg <= tmp_158_reg_3178_pp0_iter3_reg;
                tmp_158_reg_3178_pp0_iter5_reg <= tmp_158_reg_3178_pp0_iter4_reg;
                tmp_158_reg_3178_pp0_iter6_reg <= tmp_158_reg_3178_pp0_iter5_reg;
                tmp_158_reg_3178_pp0_iter7_reg <= tmp_158_reg_3178_pp0_iter6_reg;
                tmp_158_reg_3178_pp0_iter8_reg <= tmp_158_reg_3178_pp0_iter7_reg;
                tmp_165_reg_3201 <= weighted_spikes_ex_s_int_reg(159 downto 128);
                tmp_165_reg_3201_pp0_iter1_reg <= tmp_165_reg_3201;
                tmp_168_reg_3206 <= weighted_spikes_in_s_int_reg(159 downto 128);
                tmp_168_reg_3206_pp0_iter1_reg <= tmp_168_reg_3206;
                tmp_174_reg_3021 <= tmp_174_fu_857_p1;
                tmp_174_reg_3021_pp0_iter1_reg <= tmp_174_reg_3021;
                tmp_182_reg_3211 <= tmp_182_fu_1439_p1;
                tmp_182_reg_3211_pp0_iter1_reg <= tmp_182_reg_3211;
                tmp_182_reg_3211_pp0_iter2_reg <= tmp_182_reg_3211_pp0_iter1_reg;
                tmp_182_reg_3211_pp0_iter3_reg <= tmp_182_reg_3211_pp0_iter2_reg;
                tmp_182_reg_3211_pp0_iter4_reg <= tmp_182_reg_3211_pp0_iter3_reg;
                tmp_182_reg_3211_pp0_iter5_reg <= tmp_182_reg_3211_pp0_iter4_reg;
                tmp_182_reg_3211_pp0_iter6_reg <= tmp_182_reg_3211_pp0_iter5_reg;
                tmp_182_reg_3211_pp0_iter7_reg <= tmp_182_reg_3211_pp0_iter6_reg;
                tmp_182_reg_3211_pp0_iter8_reg <= tmp_182_reg_3211_pp0_iter7_reg;
                tmp_182_reg_3211_pp0_iter9_reg <= tmp_182_reg_3211_pp0_iter8_reg;
                tmp_187_reg_3217 <= tmp_187_fu_1482_p2;
                tmp_187_reg_3217_pp0_iter1_reg <= tmp_187_reg_3217;
                tmp_187_reg_3217_pp0_iter2_reg <= tmp_187_reg_3217_pp0_iter1_reg;
                tmp_187_reg_3217_pp0_iter3_reg <= tmp_187_reg_3217_pp0_iter2_reg;
                tmp_187_reg_3217_pp0_iter4_reg <= tmp_187_reg_3217_pp0_iter3_reg;
                tmp_187_reg_3217_pp0_iter5_reg <= tmp_187_reg_3217_pp0_iter4_reg;
                tmp_187_reg_3217_pp0_iter6_reg <= tmp_187_reg_3217_pp0_iter5_reg;
                tmp_187_reg_3217_pp0_iter7_reg <= tmp_187_reg_3217_pp0_iter6_reg;
                tmp_187_reg_3217_pp0_iter8_reg <= tmp_187_reg_3217_pp0_iter7_reg;
                tmp_187_reg_3217_pp0_iter9_reg <= tmp_187_reg_3217_pp0_iter8_reg;
                tmp_189_reg_3223 <= tmp_189_fu_1498_p1;
                tmp_189_reg_3223_pp0_iter1_reg <= tmp_189_reg_3223;
                tmp_189_reg_3223_pp0_iter2_reg <= tmp_189_reg_3223_pp0_iter1_reg;
                tmp_189_reg_3223_pp0_iter3_reg <= tmp_189_reg_3223_pp0_iter2_reg;
                tmp_189_reg_3223_pp0_iter4_reg <= tmp_189_reg_3223_pp0_iter3_reg;
                tmp_189_reg_3223_pp0_iter5_reg <= tmp_189_reg_3223_pp0_iter4_reg;
                tmp_189_reg_3223_pp0_iter6_reg <= tmp_189_reg_3223_pp0_iter5_reg;
                tmp_189_reg_3223_pp0_iter7_reg <= tmp_189_reg_3223_pp0_iter6_reg;
                tmp_189_reg_3223_pp0_iter8_reg <= tmp_189_reg_3223_pp0_iter7_reg;
                tmp_196_reg_3246 <= weighted_spikes_ex_s_int_reg(191 downto 160);
                tmp_196_reg_3246_pp0_iter1_reg <= tmp_196_reg_3246;
                tmp_199_reg_3251 <= weighted_spikes_in_s_int_reg(191 downto 160);
                tmp_199_reg_3251_pp0_iter1_reg <= tmp_199_reg_3251;
                tmp_205_reg_3026 <= tmp_205_fu_861_p1;
                tmp_205_reg_3026_pp0_iter1_reg <= tmp_205_reg_3026;
                tmp_213_reg_3256 <= tmp_213_fu_1580_p1;
                tmp_213_reg_3256_pp0_iter1_reg <= tmp_213_reg_3256;
                tmp_213_reg_3256_pp0_iter2_reg <= tmp_213_reg_3256_pp0_iter1_reg;
                tmp_213_reg_3256_pp0_iter3_reg <= tmp_213_reg_3256_pp0_iter2_reg;
                tmp_213_reg_3256_pp0_iter4_reg <= tmp_213_reg_3256_pp0_iter3_reg;
                tmp_213_reg_3256_pp0_iter5_reg <= tmp_213_reg_3256_pp0_iter4_reg;
                tmp_213_reg_3256_pp0_iter6_reg <= tmp_213_reg_3256_pp0_iter5_reg;
                tmp_213_reg_3256_pp0_iter7_reg <= tmp_213_reg_3256_pp0_iter6_reg;
                tmp_213_reg_3256_pp0_iter8_reg <= tmp_213_reg_3256_pp0_iter7_reg;
                tmp_213_reg_3256_pp0_iter9_reg <= tmp_213_reg_3256_pp0_iter8_reg;
                tmp_218_reg_3262 <= tmp_218_fu_1623_p2;
                tmp_218_reg_3262_pp0_iter1_reg <= tmp_218_reg_3262;
                tmp_218_reg_3262_pp0_iter2_reg <= tmp_218_reg_3262_pp0_iter1_reg;
                tmp_218_reg_3262_pp0_iter3_reg <= tmp_218_reg_3262_pp0_iter2_reg;
                tmp_218_reg_3262_pp0_iter4_reg <= tmp_218_reg_3262_pp0_iter3_reg;
                tmp_218_reg_3262_pp0_iter5_reg <= tmp_218_reg_3262_pp0_iter4_reg;
                tmp_218_reg_3262_pp0_iter6_reg <= tmp_218_reg_3262_pp0_iter5_reg;
                tmp_218_reg_3262_pp0_iter7_reg <= tmp_218_reg_3262_pp0_iter6_reg;
                tmp_218_reg_3262_pp0_iter8_reg <= tmp_218_reg_3262_pp0_iter7_reg;
                tmp_218_reg_3262_pp0_iter9_reg <= tmp_218_reg_3262_pp0_iter8_reg;
                tmp_220_reg_3268 <= tmp_220_fu_1639_p1;
                tmp_220_reg_3268_pp0_iter1_reg <= tmp_220_reg_3268;
                tmp_220_reg_3268_pp0_iter2_reg <= tmp_220_reg_3268_pp0_iter1_reg;
                tmp_220_reg_3268_pp0_iter3_reg <= tmp_220_reg_3268_pp0_iter2_reg;
                tmp_220_reg_3268_pp0_iter4_reg <= tmp_220_reg_3268_pp0_iter3_reg;
                tmp_220_reg_3268_pp0_iter5_reg <= tmp_220_reg_3268_pp0_iter4_reg;
                tmp_220_reg_3268_pp0_iter6_reg <= tmp_220_reg_3268_pp0_iter5_reg;
                tmp_220_reg_3268_pp0_iter7_reg <= tmp_220_reg_3268_pp0_iter6_reg;
                tmp_220_reg_3268_pp0_iter8_reg <= tmp_220_reg_3268_pp0_iter7_reg;
                tmp_227_reg_3291 <= weighted_spikes_ex_s_int_reg(223 downto 192);
                tmp_227_reg_3291_pp0_iter1_reg <= tmp_227_reg_3291;
                tmp_230_reg_3296 <= weighted_spikes_in_s_int_reg(223 downto 192);
                tmp_230_reg_3296_pp0_iter1_reg <= tmp_230_reg_3296;
                tmp_23_reg_3037 <= tmp_23_fu_918_p2;
                tmp_23_reg_3037_pp0_iter1_reg <= tmp_23_reg_3037;
                tmp_23_reg_3037_pp0_iter2_reg <= tmp_23_reg_3037_pp0_iter1_reg;
                tmp_23_reg_3037_pp0_iter3_reg <= tmp_23_reg_3037_pp0_iter2_reg;
                tmp_23_reg_3037_pp0_iter4_reg <= tmp_23_reg_3037_pp0_iter3_reg;
                tmp_23_reg_3037_pp0_iter5_reg <= tmp_23_reg_3037_pp0_iter4_reg;
                tmp_23_reg_3037_pp0_iter6_reg <= tmp_23_reg_3037_pp0_iter5_reg;
                tmp_23_reg_3037_pp0_iter7_reg <= tmp_23_reg_3037_pp0_iter6_reg;
                tmp_23_reg_3037_pp0_iter8_reg <= tmp_23_reg_3037_pp0_iter7_reg;
                tmp_23_reg_3037_pp0_iter9_reg <= tmp_23_reg_3037_pp0_iter8_reg;
                tmp_244_reg_3301 <= tmp_244_fu_1721_p1;
                tmp_244_reg_3301_pp0_iter1_reg <= tmp_244_reg_3301;
                tmp_244_reg_3301_pp0_iter2_reg <= tmp_244_reg_3301_pp0_iter1_reg;
                tmp_244_reg_3301_pp0_iter3_reg <= tmp_244_reg_3301_pp0_iter2_reg;
                tmp_244_reg_3301_pp0_iter4_reg <= tmp_244_reg_3301_pp0_iter3_reg;
                tmp_244_reg_3301_pp0_iter5_reg <= tmp_244_reg_3301_pp0_iter4_reg;
                tmp_244_reg_3301_pp0_iter6_reg <= tmp_244_reg_3301_pp0_iter5_reg;
                tmp_244_reg_3301_pp0_iter7_reg <= tmp_244_reg_3301_pp0_iter6_reg;
                tmp_244_reg_3301_pp0_iter8_reg <= tmp_244_reg_3301_pp0_iter7_reg;
                tmp_244_reg_3301_pp0_iter9_reg <= tmp_244_reg_3301_pp0_iter8_reg;
                tmp_249_reg_3307 <= tmp_249_fu_1764_p2;
                tmp_249_reg_3307_pp0_iter1_reg <= tmp_249_reg_3307;
                tmp_249_reg_3307_pp0_iter2_reg <= tmp_249_reg_3307_pp0_iter1_reg;
                tmp_249_reg_3307_pp0_iter3_reg <= tmp_249_reg_3307_pp0_iter2_reg;
                tmp_249_reg_3307_pp0_iter4_reg <= tmp_249_reg_3307_pp0_iter3_reg;
                tmp_249_reg_3307_pp0_iter5_reg <= tmp_249_reg_3307_pp0_iter4_reg;
                tmp_249_reg_3307_pp0_iter6_reg <= tmp_249_reg_3307_pp0_iter5_reg;
                tmp_249_reg_3307_pp0_iter7_reg <= tmp_249_reg_3307_pp0_iter6_reg;
                tmp_249_reg_3307_pp0_iter8_reg <= tmp_249_reg_3307_pp0_iter7_reg;
                tmp_249_reg_3307_pp0_iter9_reg <= tmp_249_reg_3307_pp0_iter8_reg;
                tmp_251_reg_3313 <= tmp_251_fu_1780_p1;
                tmp_251_reg_3313_pp0_iter1_reg <= tmp_251_reg_3313;
                tmp_251_reg_3313_pp0_iter2_reg <= tmp_251_reg_3313_pp0_iter1_reg;
                tmp_251_reg_3313_pp0_iter3_reg <= tmp_251_reg_3313_pp0_iter2_reg;
                tmp_251_reg_3313_pp0_iter4_reg <= tmp_251_reg_3313_pp0_iter3_reg;
                tmp_251_reg_3313_pp0_iter5_reg <= tmp_251_reg_3313_pp0_iter4_reg;
                tmp_251_reg_3313_pp0_iter6_reg <= tmp_251_reg_3313_pp0_iter5_reg;
                tmp_251_reg_3313_pp0_iter7_reg <= tmp_251_reg_3313_pp0_iter6_reg;
                tmp_251_reg_3313_pp0_iter8_reg <= tmp_251_reg_3313_pp0_iter7_reg;
                tmp_258_reg_3336 <= weighted_spikes_ex_s_int_reg(255 downto 224);
                tmp_258_reg_3336_pp0_iter1_reg <= tmp_258_reg_3336;
                tmp_262_reg_3341 <= weighted_spikes_in_s_int_reg(255 downto 224);
                tmp_262_reg_3341_pp0_iter1_reg <= tmp_262_reg_3341;
                tmp_35_1_reg_3376 <= grp_fu_486_p2;
                tmp_35_2_reg_3406 <= grp_fu_516_p2;
                tmp_35_3_reg_3436 <= grp_fu_546_p2;
                tmp_35_4_reg_3466 <= grp_fu_576_p2;
                tmp_35_5_reg_3496 <= grp_fu_606_p2;
                tmp_35_6_reg_3526 <= grp_fu_636_p2;
                tmp_35_7_reg_3556 <= grp_fu_666_p2;
                tmp_35_reg_3346 <= grp_fu_456_p2;
                tmp_36_1_reg_3381 <= grp_fu_491_p2;
                tmp_36_2_reg_3411 <= grp_fu_521_p2;
                tmp_36_3_reg_3441 <= grp_fu_551_p2;
                tmp_36_4_reg_3471 <= grp_fu_581_p2;
                tmp_36_5_reg_3501 <= grp_fu_611_p2;
                tmp_36_6_reg_3531 <= grp_fu_641_p2;
                tmp_36_7_reg_3561 <= grp_fu_671_p2;
                tmp_36_reg_3351 <= grp_fu_461_p2;
                tmp_37_1_reg_3386 <= grp_fu_496_p2;
                tmp_37_2_reg_3416 <= grp_fu_526_p2;
                tmp_37_3_reg_3446 <= grp_fu_556_p2;
                tmp_37_4_reg_3476 <= grp_fu_586_p2;
                tmp_37_5_reg_3506 <= grp_fu_616_p2;
                tmp_37_6_reg_3536 <= grp_fu_646_p2;
                tmp_37_7_reg_3566 <= grp_fu_676_p2;
                tmp_37_reg_3356 <= grp_fu_466_p2;
                tmp_38_1_reg_3391 <= grp_fu_501_p2;
                tmp_38_2_reg_3421 <= grp_fu_531_p2;
                tmp_38_3_reg_3451 <= grp_fu_561_p2;
                tmp_38_4_reg_3481 <= grp_fu_591_p2;
                tmp_38_5_reg_3511 <= grp_fu_621_p2;
                tmp_38_6_reg_3541 <= grp_fu_651_p2;
                tmp_38_7_reg_3571 <= grp_fu_681_p2;
                tmp_38_reg_3361 <= grp_fu_471_p2;
                tmp_43_1_reg_3832 <= tmp_43_1_fu_1922_p3;
                tmp_43_2_reg_3838 <= tmp_43_2_fu_1928_p3;
                tmp_43_3_reg_3844 <= tmp_43_3_fu_1934_p3;
                tmp_43_4_reg_3850 <= tmp_43_4_fu_1940_p3;
                tmp_43_5_reg_3856 <= tmp_43_5_fu_1946_p3;
                tmp_43_6_reg_3862 <= tmp_43_6_fu_1952_p3;
                tmp_43_7_reg_3868 <= tmp_43_7_fu_1958_p3;
                tmp_43_reg_3826 <= tmp_43_fu_1916_p3;
                tmp_45_1_reg_3396 <= grp_fu_506_p2;
                tmp_45_2_reg_3426 <= grp_fu_536_p2;
                tmp_45_3_reg_3456 <= grp_fu_566_p2;
                tmp_45_4_reg_3486 <= grp_fu_596_p2;
                tmp_45_5_reg_3516 <= grp_fu_626_p2;
                tmp_45_6_reg_3546 <= grp_fu_656_p2;
                tmp_45_7_reg_3576 <= grp_fu_686_p2;
                tmp_45_reg_3366 <= grp_fu_476_p2;
                tmp_46_1_reg_3401 <= grp_fu_511_p2;
                tmp_46_2_reg_3431 <= grp_fu_541_p2;
                tmp_46_3_reg_3461 <= grp_fu_571_p2;
                tmp_46_4_reg_3491 <= grp_fu_601_p2;
                tmp_46_5_reg_3521 <= grp_fu_631_p2;
                tmp_46_6_reg_3551 <= grp_fu_661_p2;
                tmp_46_7_reg_3581 <= grp_fu_691_p2;
                tmp_46_reg_3371 <= grp_fu_481_p2;
                tmp_47_1_reg_3696 <= grp_fu_280_p2;
                tmp_47_1_reg_3696_pp0_iter6_reg <= tmp_47_1_reg_3696;
                tmp_47_1_reg_3696_pp0_iter7_reg <= tmp_47_1_reg_3696_pp0_iter6_reg;
                tmp_47_1_reg_3696_pp0_iter8_reg <= tmp_47_1_reg_3696_pp0_iter7_reg;
                tmp_47_1_reg_3696_pp0_iter9_reg <= tmp_47_1_reg_3696_pp0_iter8_reg;
                tmp_47_2_reg_3716 <= grp_fu_296_p2;
                tmp_47_2_reg_3716_pp0_iter6_reg <= tmp_47_2_reg_3716;
                tmp_47_2_reg_3716_pp0_iter7_reg <= tmp_47_2_reg_3716_pp0_iter6_reg;
                tmp_47_2_reg_3716_pp0_iter8_reg <= tmp_47_2_reg_3716_pp0_iter7_reg;
                tmp_47_2_reg_3716_pp0_iter9_reg <= tmp_47_2_reg_3716_pp0_iter8_reg;
                tmp_47_3_reg_3736 <= grp_fu_312_p2;
                tmp_47_3_reg_3736_pp0_iter6_reg <= tmp_47_3_reg_3736;
                tmp_47_3_reg_3736_pp0_iter7_reg <= tmp_47_3_reg_3736_pp0_iter6_reg;
                tmp_47_3_reg_3736_pp0_iter8_reg <= tmp_47_3_reg_3736_pp0_iter7_reg;
                tmp_47_3_reg_3736_pp0_iter9_reg <= tmp_47_3_reg_3736_pp0_iter8_reg;
                tmp_47_4_reg_3756 <= grp_fu_328_p2;
                tmp_47_4_reg_3756_pp0_iter6_reg <= tmp_47_4_reg_3756;
                tmp_47_4_reg_3756_pp0_iter7_reg <= tmp_47_4_reg_3756_pp0_iter6_reg;
                tmp_47_4_reg_3756_pp0_iter8_reg <= tmp_47_4_reg_3756_pp0_iter7_reg;
                tmp_47_4_reg_3756_pp0_iter9_reg <= tmp_47_4_reg_3756_pp0_iter8_reg;
                tmp_47_5_reg_3776 <= grp_fu_344_p2;
                tmp_47_5_reg_3776_pp0_iter6_reg <= tmp_47_5_reg_3776;
                tmp_47_5_reg_3776_pp0_iter7_reg <= tmp_47_5_reg_3776_pp0_iter6_reg;
                tmp_47_5_reg_3776_pp0_iter8_reg <= tmp_47_5_reg_3776_pp0_iter7_reg;
                tmp_47_5_reg_3776_pp0_iter9_reg <= tmp_47_5_reg_3776_pp0_iter8_reg;
                tmp_47_6_reg_3796 <= grp_fu_360_p2;
                tmp_47_6_reg_3796_pp0_iter6_reg <= tmp_47_6_reg_3796;
                tmp_47_6_reg_3796_pp0_iter7_reg <= tmp_47_6_reg_3796_pp0_iter6_reg;
                tmp_47_6_reg_3796_pp0_iter8_reg <= tmp_47_6_reg_3796_pp0_iter7_reg;
                tmp_47_6_reg_3796_pp0_iter9_reg <= tmp_47_6_reg_3796_pp0_iter8_reg;
                tmp_47_7_reg_3816 <= grp_fu_376_p2;
                tmp_47_7_reg_3816_pp0_iter6_reg <= tmp_47_7_reg_3816;
                tmp_47_7_reg_3816_pp0_iter7_reg <= tmp_47_7_reg_3816_pp0_iter6_reg;
                tmp_47_7_reg_3816_pp0_iter8_reg <= tmp_47_7_reg_3816_pp0_iter7_reg;
                tmp_47_7_reg_3816_pp0_iter9_reg <= tmp_47_7_reg_3816_pp0_iter8_reg;
                tmp_47_reg_3676 <= grp_fu_264_p2;
                tmp_47_reg_3676_pp0_iter6_reg <= tmp_47_reg_3676;
                tmp_47_reg_3676_pp0_iter7_reg <= tmp_47_reg_3676_pp0_iter6_reg;
                tmp_47_reg_3676_pp0_iter8_reg <= tmp_47_reg_3676_pp0_iter7_reg;
                tmp_47_reg_3676_pp0_iter9_reg <= tmp_47_reg_3676_pp0_iter8_reg;
                tmp_48_1_reg_3701 <= grp_fu_284_p2;
                tmp_48_1_reg_3701_pp0_iter6_reg <= tmp_48_1_reg_3701;
                tmp_48_1_reg_3701_pp0_iter7_reg <= tmp_48_1_reg_3701_pp0_iter6_reg;
                tmp_48_1_reg_3701_pp0_iter8_reg <= tmp_48_1_reg_3701_pp0_iter7_reg;
                tmp_48_1_reg_3701_pp0_iter9_reg <= tmp_48_1_reg_3701_pp0_iter8_reg;
                tmp_48_2_reg_3721 <= grp_fu_300_p2;
                tmp_48_2_reg_3721_pp0_iter6_reg <= tmp_48_2_reg_3721;
                tmp_48_2_reg_3721_pp0_iter7_reg <= tmp_48_2_reg_3721_pp0_iter6_reg;
                tmp_48_2_reg_3721_pp0_iter8_reg <= tmp_48_2_reg_3721_pp0_iter7_reg;
                tmp_48_2_reg_3721_pp0_iter9_reg <= tmp_48_2_reg_3721_pp0_iter8_reg;
                tmp_48_3_reg_3741 <= grp_fu_316_p2;
                tmp_48_3_reg_3741_pp0_iter6_reg <= tmp_48_3_reg_3741;
                tmp_48_3_reg_3741_pp0_iter7_reg <= tmp_48_3_reg_3741_pp0_iter6_reg;
                tmp_48_3_reg_3741_pp0_iter8_reg <= tmp_48_3_reg_3741_pp0_iter7_reg;
                tmp_48_3_reg_3741_pp0_iter9_reg <= tmp_48_3_reg_3741_pp0_iter8_reg;
                tmp_48_4_reg_3761 <= grp_fu_332_p2;
                tmp_48_4_reg_3761_pp0_iter6_reg <= tmp_48_4_reg_3761;
                tmp_48_4_reg_3761_pp0_iter7_reg <= tmp_48_4_reg_3761_pp0_iter6_reg;
                tmp_48_4_reg_3761_pp0_iter8_reg <= tmp_48_4_reg_3761_pp0_iter7_reg;
                tmp_48_4_reg_3761_pp0_iter9_reg <= tmp_48_4_reg_3761_pp0_iter8_reg;
                tmp_48_5_reg_3781 <= grp_fu_348_p2;
                tmp_48_5_reg_3781_pp0_iter6_reg <= tmp_48_5_reg_3781;
                tmp_48_5_reg_3781_pp0_iter7_reg <= tmp_48_5_reg_3781_pp0_iter6_reg;
                tmp_48_5_reg_3781_pp0_iter8_reg <= tmp_48_5_reg_3781_pp0_iter7_reg;
                tmp_48_5_reg_3781_pp0_iter9_reg <= tmp_48_5_reg_3781_pp0_iter8_reg;
                tmp_48_6_reg_3801 <= grp_fu_364_p2;
                tmp_48_6_reg_3801_pp0_iter6_reg <= tmp_48_6_reg_3801;
                tmp_48_6_reg_3801_pp0_iter7_reg <= tmp_48_6_reg_3801_pp0_iter6_reg;
                tmp_48_6_reg_3801_pp0_iter8_reg <= tmp_48_6_reg_3801_pp0_iter7_reg;
                tmp_48_6_reg_3801_pp0_iter9_reg <= tmp_48_6_reg_3801_pp0_iter8_reg;
                tmp_48_7_reg_3821 <= grp_fu_380_p2;
                tmp_48_7_reg_3821_pp0_iter6_reg <= tmp_48_7_reg_3821;
                tmp_48_7_reg_3821_pp0_iter7_reg <= tmp_48_7_reg_3821_pp0_iter6_reg;
                tmp_48_7_reg_3821_pp0_iter8_reg <= tmp_48_7_reg_3821_pp0_iter7_reg;
                tmp_48_7_reg_3821_pp0_iter9_reg <= tmp_48_7_reg_3821_pp0_iter8_reg;
                tmp_48_reg_3681 <= grp_fu_268_p2;
                tmp_48_reg_3681_pp0_iter6_reg <= tmp_48_reg_3681;
                tmp_48_reg_3681_pp0_iter7_reg <= tmp_48_reg_3681_pp0_iter6_reg;
                tmp_48_reg_3681_pp0_iter8_reg <= tmp_48_reg_3681_pp0_iter7_reg;
                tmp_48_reg_3681_pp0_iter9_reg <= tmp_48_reg_3681_pp0_iter8_reg;
                tmp_55_reg_3082 <= tmp_55_fu_1059_p2;
                tmp_55_reg_3082_pp0_iter1_reg <= tmp_55_reg_3082;
                tmp_55_reg_3082_pp0_iter2_reg <= tmp_55_reg_3082_pp0_iter1_reg;
                tmp_55_reg_3082_pp0_iter3_reg <= tmp_55_reg_3082_pp0_iter2_reg;
                tmp_55_reg_3082_pp0_iter4_reg <= tmp_55_reg_3082_pp0_iter3_reg;
                tmp_55_reg_3082_pp0_iter5_reg <= tmp_55_reg_3082_pp0_iter4_reg;
                tmp_55_reg_3082_pp0_iter6_reg <= tmp_55_reg_3082_pp0_iter5_reg;
                tmp_55_reg_3082_pp0_iter7_reg <= tmp_55_reg_3082_pp0_iter6_reg;
                tmp_55_reg_3082_pp0_iter8_reg <= tmp_55_reg_3082_pp0_iter7_reg;
                tmp_55_reg_3082_pp0_iter9_reg <= tmp_55_reg_3082_pp0_iter8_reg;
                tmp_5_reg_2992 <= tmp_5_fu_813_p2;
                tmp_5_reg_2992_pp0_iter1_reg <= tmp_5_reg_2992;
                tmp_5_reg_2992_pp0_iter2_reg <= tmp_5_reg_2992_pp0_iter1_reg;
                tmp_5_reg_2992_pp0_iter3_reg <= tmp_5_reg_2992_pp0_iter2_reg;
                tmp_5_reg_2992_pp0_iter4_reg <= tmp_5_reg_2992_pp0_iter3_reg;
                tmp_5_reg_2992_pp0_iter5_reg <= tmp_5_reg_2992_pp0_iter4_reg;
                tmp_5_reg_2992_pp0_iter6_reg <= tmp_5_reg_2992_pp0_iter5_reg;
                tmp_5_reg_2992_pp0_iter7_reg <= tmp_5_reg_2992_pp0_iter6_reg;
                tmp_5_reg_2992_pp0_iter8_reg <= tmp_5_reg_2992_pp0_iter7_reg;
                tmp_5_reg_2992_pp0_iter9_reg <= tmp_5_reg_2992_pp0_iter8_reg;
                tmp_68_reg_2998 <= tmp_68_fu_823_p1;
                tmp_68_reg_2998_pp0_iter1_reg <= tmp_68_reg_2998;
                tmp_68_reg_2998_pp0_iter2_reg <= tmp_68_reg_2998_pp0_iter1_reg;
                tmp_68_reg_2998_pp0_iter3_reg <= tmp_68_reg_2998_pp0_iter2_reg;
                tmp_68_reg_2998_pp0_iter4_reg <= tmp_68_reg_2998_pp0_iter3_reg;
                tmp_68_reg_2998_pp0_iter5_reg <= tmp_68_reg_2998_pp0_iter4_reg;
                tmp_68_reg_2998_pp0_iter6_reg <= tmp_68_reg_2998_pp0_iter5_reg;
                tmp_68_reg_2998_pp0_iter7_reg <= tmp_68_reg_2998_pp0_iter6_reg;
                tmp_68_reg_2998_pp0_iter8_reg <= tmp_68_reg_2998_pp0_iter7_reg;
                tmp_71_reg_2981 <= tmp_71_fu_768_p1;
                tmp_71_reg_2981_pp0_iter1_reg <= tmp_71_reg_2981;
                tmp_71_reg_2981_pp0_iter2_reg <= tmp_71_reg_2981_pp0_iter1_reg;
                tmp_71_reg_2981_pp0_iter3_reg <= tmp_71_reg_2981_pp0_iter2_reg;
                tmp_71_reg_2981_pp0_iter4_reg <= tmp_71_reg_2981_pp0_iter3_reg;
                tmp_71_reg_2981_pp0_iter5_reg <= tmp_71_reg_2981_pp0_iter4_reg;
                tmp_71_reg_2981_pp0_iter6_reg <= tmp_71_reg_2981_pp0_iter5_reg;
                tmp_71_reg_2981_pp0_iter7_reg <= tmp_71_reg_2981_pp0_iter6_reg;
                tmp_71_reg_2981_pp0_iter8_reg <= tmp_71_reg_2981_pp0_iter7_reg;
                tmp_71_reg_2981_pp0_iter9_reg <= tmp_71_reg_2981_pp0_iter8_reg;
                tmp_86_reg_3031 <= tmp_86_fu_875_p1;
                tmp_86_reg_3031_pp0_iter1_reg <= tmp_86_reg_3031;
                tmp_86_reg_3031_pp0_iter2_reg <= tmp_86_reg_3031_pp0_iter1_reg;
                tmp_86_reg_3031_pp0_iter3_reg <= tmp_86_reg_3031_pp0_iter2_reg;
                tmp_86_reg_3031_pp0_iter4_reg <= tmp_86_reg_3031_pp0_iter3_reg;
                tmp_86_reg_3031_pp0_iter5_reg <= tmp_86_reg_3031_pp0_iter4_reg;
                tmp_86_reg_3031_pp0_iter6_reg <= tmp_86_reg_3031_pp0_iter5_reg;
                tmp_86_reg_3031_pp0_iter7_reg <= tmp_86_reg_3031_pp0_iter6_reg;
                tmp_86_reg_3031_pp0_iter8_reg <= tmp_86_reg_3031_pp0_iter7_reg;
                tmp_86_reg_3031_pp0_iter9_reg <= tmp_86_reg_3031_pp0_iter8_reg;
                tmp_88_reg_3043 <= tmp_88_fu_934_p1;
                tmp_88_reg_3043_pp0_iter1_reg <= tmp_88_reg_3043;
                tmp_88_reg_3043_pp0_iter2_reg <= tmp_88_reg_3043_pp0_iter1_reg;
                tmp_88_reg_3043_pp0_iter3_reg <= tmp_88_reg_3043_pp0_iter2_reg;
                tmp_88_reg_3043_pp0_iter4_reg <= tmp_88_reg_3043_pp0_iter3_reg;
                tmp_88_reg_3043_pp0_iter5_reg <= tmp_88_reg_3043_pp0_iter4_reg;
                tmp_88_reg_3043_pp0_iter6_reg <= tmp_88_reg_3043_pp0_iter5_reg;
                tmp_88_reg_3043_pp0_iter7_reg <= tmp_88_reg_3043_pp0_iter6_reg;
                tmp_88_reg_3043_pp0_iter8_reg <= tmp_88_reg_3043_pp0_iter7_reg;
                tmp_95_reg_3066 <= weighted_spikes_ex_s_int_reg(63 downto 32);
                tmp_95_reg_3066_pp0_iter1_reg <= tmp_95_reg_3066;
                tmp_98_reg_3071 <= weighted_spikes_in_s_int_reg(63 downto 32);
                tmp_98_reg_3071_pp0_iter1_reg <= tmp_98_reg_3071;
                tmp_s_reg_2986 <= tmp_s_fu_776_p1;
                tmp_s_reg_2986_pp0_iter1_reg <= tmp_s_reg_2986;
                tmp_s_reg_2986_pp0_iter2_reg <= tmp_s_reg_2986_pp0_iter1_reg;
                tmp_s_reg_2986_pp0_iter3_reg <= tmp_s_reg_2986_pp0_iter2_reg;
                tmp_s_reg_2986_pp0_iter4_reg <= tmp_s_reg_2986_pp0_iter3_reg;
                tmp_s_reg_2986_pp0_iter5_reg <= tmp_s_reg_2986_pp0_iter4_reg;
                tmp_s_reg_2986_pp0_iter6_reg <= tmp_s_reg_2986_pp0_iter5_reg;
                tmp_s_reg_2986_pp0_iter7_reg <= tmp_s_reg_2986_pp0_iter6_reg;
                tmp_s_reg_2986_pp0_iter8_reg <= tmp_s_reg_2986_pp0_iter7_reg;
                tmp_s_reg_2986_pp0_iter9_reg <= tmp_s_reg_2986_pp0_iter8_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce_reg)) then
                ap_return_0_int_reg <= V_m_rr_7_fu_2774_p9;
                ap_return_1_int_reg <= tmp_261_fu_2666_p9;
                ap_return_2_int_reg <= tmp_265_fu_2689_p9;
                ap_return_3_int_reg <= r_ref_rr_7_fu_2802_p9;
                    ap_return_4_int_reg(31 downto 0) <= signal_7_fu_2830_p9(31 downto 0);    ap_return_4_int_reg(64 downto 33) <= signal_7_fu_2830_p9(64 downto 33);    ap_return_4_int_reg(95 downto 66) <= signal_7_fu_2830_p9(95 downto 66);    ap_return_4_int_reg(129 downto 98) <= signal_7_fu_2830_p9(129 downto 98);    ap_return_4_int_reg(159 downto 131) <= signal_7_fu_2830_p9(159 downto 131);    ap_return_4_int_reg(161) <= signal_7_fu_2830_p9(161);    ap_return_4_int_reg(192 downto 163) <= signal_7_fu_2830_p9(192 downto 163);    ap_return_4_int_reg(223 downto 195) <= signal_7_fu_2830_p9(223 downto 195);    ap_return_4_int_reg(255 downto 227) <= signal_7_fu_2830_p9(255 downto 227);
                    ap_return_5_int_reg(31 downto 0) <= signal_7_fu_2830_p9(31 downto 0);    ap_return_5_int_reg(64 downto 33) <= signal_7_fu_2830_p9(64 downto 33);    ap_return_5_int_reg(95 downto 66) <= signal_7_fu_2830_p9(95 downto 66);    ap_return_5_int_reg(129 downto 98) <= signal_7_fu_2830_p9(129 downto 98);    ap_return_5_int_reg(159 downto 131) <= signal_7_fu_2830_p9(159 downto 131);    ap_return_5_int_reg(161) <= signal_7_fu_2830_p9(161);    ap_return_5_int_reg(192 downto 163) <= signal_7_fu_2830_p9(192 downto 163);    ap_return_5_int_reg(223 downto 195) <= signal_7_fu_2830_p9(223 downto 195);    ap_return_5_int_reg(255 downto 227) <= signal_7_fu_2830_p9(255 downto 227);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg) and (tmp_23_reg_3037_pp0_iter4_reg = ap_const_lv1_1))) then
                tmp_39_1_reg_3686 <= grp_fu_272_p2;
                tmp_40_1_reg_3691 <= grp_fu_276_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg) and (tmp_55_reg_3082_pp0_iter4_reg = ap_const_lv1_1))) then
                tmp_39_2_reg_3706 <= grp_fu_288_p2;
                tmp_40_2_reg_3711 <= grp_fu_292_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg) and (tmp_125_reg_3127_pp0_iter4_reg = ap_const_lv1_1))) then
                tmp_39_3_reg_3726 <= grp_fu_304_p2;
                tmp_40_3_reg_3731 <= grp_fu_308_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_156_reg_3172_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce_reg))) then
                tmp_39_4_reg_3746 <= grp_fu_320_p2;
                tmp_40_4_reg_3751 <= grp_fu_324_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_187_reg_3217_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce_reg))) then
                tmp_39_5_reg_3766 <= grp_fu_336_p2;
                tmp_40_5_reg_3771 <= grp_fu_340_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_218_reg_3262_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce_reg))) then
                tmp_39_6_reg_3786 <= grp_fu_352_p2;
                tmp_40_6_reg_3791 <= grp_fu_356_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_249_reg_3307_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce_reg))) then
                tmp_39_7_reg_3806 <= grp_fu_368_p2;
                tmp_40_7_reg_3811 <= grp_fu_372_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg) and (tmp_5_reg_2992_pp0_iter4_reg = ap_const_lv1_1))) then
                tmp_39_reg_3666 <= grp_fu_256_p2;
                tmp_40_reg_3671 <= grp_fu_260_p2;
            end if;
        end if;
    end process;
    ap_return_4_int_reg(32) <= '1';
    ap_return_4_int_reg(65 downto 65) <= "1";
    ap_return_4_int_reg(97 downto 96) <= "11";
    ap_return_4_int_reg(130 downto 130) <= "1";
    ap_return_4_int_reg(160 downto 160) <= "1";
    ap_return_4_int_reg(162 downto 162) <= "1";
    ap_return_4_int_reg(194 downto 193) <= "11";
    ap_return_4_int_reg(226 downto 224) <= "111";
    ap_return_5_int_reg(32) <= '1';
    ap_return_5_int_reg(65 downto 65) <= "1";
    ap_return_5_int_reg(97 downto 96) <= "11";
    ap_return_5_int_reg(130 downto 130) <= "1";
    ap_return_5_int_reg(160 downto 160) <= "1";
    ap_return_5_int_reg(162 downto 162) <= "1";
    ap_return_5_int_reg(194 downto 193) <= "11";
    ap_return_5_int_reg(226 downto 224) <= "111";
    Theta_to_int_fu_2000_p1 <= Theta_read_reg_2896_pp0_iter9_reg;
    V_m_rr_7_fu_2774_p9 <= (((((((tmp_273_fu_2766_p3 & tmp_240_fu_2633_p3) & tmp_209_fu_2540_p3) & tmp_178_fu_2447_p3) & tmp_147_fu_2354_p3) & tmp_65_fu_2261_p3) & tmp_33_fu_2168_p3) & tmp_15_fu_2075_p3);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_return_0_assign_proc : process(V_m_rr_7_fu_2774_p9, ap_ce_reg, ap_return_0_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_0 <= ap_return_0_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_0 <= V_m_rr_7_fu_2774_p9;
        end if; 
    end process;


    ap_return_1_assign_proc : process(tmp_261_fu_2666_p9, ap_ce_reg, ap_return_1_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_1 <= ap_return_1_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_1 <= tmp_261_fu_2666_p9;
        end if; 
    end process;


    ap_return_2_assign_proc : process(tmp_265_fu_2689_p9, ap_ce_reg, ap_return_2_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_2 <= ap_return_2_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_2 <= tmp_265_fu_2689_p9;
        end if; 
    end process;


    ap_return_3_assign_proc : process(r_ref_rr_7_fu_2802_p9, ap_ce_reg, ap_return_3_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_3 <= ap_return_3_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_3 <= r_ref_rr_7_fu_2802_p9;
        end if; 
    end process;


    ap_return_4_assign_proc : process(signal_7_fu_2830_p9, ap_ce_reg, ap_return_4_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_4 <= ap_return_4_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_4 <= signal_7_fu_2830_p9;
        end if; 
    end process;


    ap_return_5_assign_proc : process(signal_7_fu_2830_p9, ap_ce_reg, ap_return_5_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_5 <= ap_return_5_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_5 <= signal_7_fu_2830_p9;
        end if; 
    end process;


    grp_fu_256_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_256_ce <= ap_const_logic_1;
        else 
            grp_fu_256_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_260_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_260_ce <= ap_const_logic_1;
        else 
            grp_fu_260_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_264_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_264_ce <= ap_const_logic_1;
        else 
            grp_fu_264_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_264_p1 <= tmp_174_reg_3021_pp0_iter1_reg;

    grp_fu_268_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_268_ce <= ap_const_logic_1;
        else 
            grp_fu_268_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_268_p1 <= tmp_205_reg_3026_pp0_iter1_reg;

    grp_fu_272_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_272_ce <= ap_const_logic_1;
        else 
            grp_fu_272_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_276_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_276_ce <= ap_const_logic_1;
        else 
            grp_fu_276_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_280_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_280_ce <= ap_const_logic_1;
        else 
            grp_fu_280_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_280_p1 <= tmp_95_reg_3066_pp0_iter1_reg;

    grp_fu_284_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_284_ce <= ap_const_logic_1;
        else 
            grp_fu_284_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_284_p1 <= tmp_98_reg_3071_pp0_iter1_reg;

    grp_fu_288_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_288_ce <= ap_const_logic_1;
        else 
            grp_fu_288_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_292_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_292_ce <= ap_const_logic_1;
        else 
            grp_fu_292_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_296_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_296_ce <= ap_const_logic_1;
        else 
            grp_fu_296_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_296_p1 <= tmp_112_reg_3111_pp0_iter1_reg;

    grp_fu_300_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_300_ce <= ap_const_logic_1;
        else 
            grp_fu_300_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_300_p1 <= tmp_115_reg_3116_pp0_iter1_reg;

    grp_fu_304_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_304_ce <= ap_const_logic_1;
        else 
            grp_fu_304_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_308_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_308_ce <= ap_const_logic_1;
        else 
            grp_fu_308_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_312_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_312_ce <= ap_const_logic_1;
        else 
            grp_fu_312_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_312_p1 <= tmp_134_reg_3156_pp0_iter1_reg;

    grp_fu_316_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_316_ce <= ap_const_logic_1;
        else 
            grp_fu_316_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_316_p1 <= tmp_137_reg_3161_pp0_iter1_reg;

    grp_fu_320_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_320_ce <= ap_const_logic_1;
        else 
            grp_fu_320_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_324_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_324_ce <= ap_const_logic_1;
        else 
            grp_fu_324_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_328_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_328_ce <= ap_const_logic_1;
        else 
            grp_fu_328_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_328_p1 <= tmp_165_reg_3201_pp0_iter1_reg;

    grp_fu_332_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_332_ce <= ap_const_logic_1;
        else 
            grp_fu_332_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_332_p1 <= tmp_168_reg_3206_pp0_iter1_reg;

    grp_fu_336_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_336_ce <= ap_const_logic_1;
        else 
            grp_fu_336_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_340_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_340_ce <= ap_const_logic_1;
        else 
            grp_fu_340_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_344_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_344_ce <= ap_const_logic_1;
        else 
            grp_fu_344_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_344_p1 <= tmp_196_reg_3246_pp0_iter1_reg;

    grp_fu_348_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_348_ce <= ap_const_logic_1;
        else 
            grp_fu_348_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_348_p1 <= tmp_199_reg_3251_pp0_iter1_reg;

    grp_fu_352_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_352_ce <= ap_const_logic_1;
        else 
            grp_fu_352_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_356_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_356_ce <= ap_const_logic_1;
        else 
            grp_fu_356_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_360_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_360_ce <= ap_const_logic_1;
        else 
            grp_fu_360_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_360_p1 <= tmp_227_reg_3291_pp0_iter1_reg;

    grp_fu_364_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_364_ce <= ap_const_logic_1;
        else 
            grp_fu_364_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_364_p1 <= tmp_230_reg_3296_pp0_iter1_reg;

    grp_fu_368_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_368_ce <= ap_const_logic_1;
        else 
            grp_fu_368_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_372_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_372_ce <= ap_const_logic_1;
        else 
            grp_fu_372_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_376_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_376_ce <= ap_const_logic_1;
        else 
            grp_fu_376_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_376_p1 <= tmp_258_reg_3336_pp0_iter1_reg;

    grp_fu_380_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_380_ce <= ap_const_logic_1;
        else 
            grp_fu_380_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_380_p1 <= tmp_262_reg_3341_pp0_iter1_reg;

    grp_fu_384_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_384_ce <= ap_const_logic_1;
        else 
            grp_fu_384_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_388_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_388_ce <= ap_const_logic_1;
        else 
            grp_fu_388_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_392_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_392_ce <= ap_const_logic_1;
        else 
            grp_fu_392_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_396_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_396_ce <= ap_const_logic_1;
        else 
            grp_fu_396_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_400_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_400_ce <= ap_const_logic_1;
        else 
            grp_fu_400_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_404_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_404_ce <= ap_const_logic_1;
        else 
            grp_fu_404_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_408_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_408_ce <= ap_const_logic_1;
        else 
            grp_fu_408_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_412_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_412_ce <= ap_const_logic_1;
        else 
            grp_fu_412_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_416_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_416_ce <= ap_const_logic_1;
        else 
            grp_fu_416_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_421_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_421_ce <= ap_const_logic_1;
        else 
            grp_fu_421_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_426_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_426_ce <= ap_const_logic_1;
        else 
            grp_fu_426_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_431_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_431_ce <= ap_const_logic_1;
        else 
            grp_fu_431_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_436_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_436_ce <= ap_const_logic_1;
        else 
            grp_fu_436_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_441_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_441_ce <= ap_const_logic_1;
        else 
            grp_fu_441_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_446_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_446_ce <= ap_const_logic_1;
        else 
            grp_fu_446_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_451_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_451_ce <= ap_const_logic_1;
        else 
            grp_fu_451_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_456_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_456_ce <= ap_const_logic_1;
        else 
            grp_fu_456_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_456_p0 <= tmp_77_fu_819_p1;

    grp_fu_461_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_461_ce <= ap_const_logic_1;
        else 
            grp_fu_461_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_466_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_466_ce <= ap_const_logic_1;
        else 
            grp_fu_466_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_471_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_471_ce <= ap_const_logic_1;
        else 
            grp_fu_471_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_471_p0 <= tmp_143_fu_848_p1;

    grp_fu_476_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_476_ce <= ap_const_logic_1;
        else 
            grp_fu_476_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_481_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_481_ce <= ap_const_logic_1;
        else 
            grp_fu_481_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_486_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_486_ce <= ap_const_logic_1;
        else 
            grp_fu_486_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_486_p0 <= tmp_87_fu_924_p4;

    grp_fu_491_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_491_ce <= ap_const_logic_1;
        else 
            grp_fu_491_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_496_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_496_ce <= ap_const_logic_1;
        else 
            grp_fu_496_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_501_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_501_ce <= ap_const_logic_1;
        else 
            grp_fu_501_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_501_p0 <= tmp_93_fu_971_p4;

    grp_fu_506_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_506_ce <= ap_const_logic_1;
        else 
            grp_fu_506_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_511_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_511_ce <= ap_const_logic_1;
        else 
            grp_fu_511_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_516_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_516_ce <= ap_const_logic_1;
        else 
            grp_fu_516_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_516_p0 <= tmp_104_fu_1065_p4;

    grp_fu_521_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_521_ce <= ap_const_logic_1;
        else 
            grp_fu_521_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_526_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_526_ce <= ap_const_logic_1;
        else 
            grp_fu_526_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_531_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_531_ce <= ap_const_logic_1;
        else 
            grp_fu_531_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_531_p0 <= tmp_110_fu_1112_p4;

    grp_fu_536_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_536_ce <= ap_const_logic_1;
        else 
            grp_fu_536_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_541_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_541_ce <= ap_const_logic_1;
        else 
            grp_fu_541_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_546_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_546_ce <= ap_const_logic_1;
        else 
            grp_fu_546_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_546_p0 <= tmp_126_fu_1206_p4;

    grp_fu_551_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_551_ce <= ap_const_logic_1;
        else 
            grp_fu_551_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_556_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_556_ce <= ap_const_logic_1;
        else 
            grp_fu_556_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_561_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_561_ce <= ap_const_logic_1;
        else 
            grp_fu_561_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_561_p0 <= tmp_132_fu_1253_p4;

    grp_fu_566_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_566_ce <= ap_const_logic_1;
        else 
            grp_fu_566_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_571_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_571_ce <= ap_const_logic_1;
        else 
            grp_fu_571_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_576_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_576_ce <= ap_const_logic_1;
        else 
            grp_fu_576_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_576_p0 <= tmp_157_fu_1347_p4;

    grp_fu_581_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_581_ce <= ap_const_logic_1;
        else 
            grp_fu_581_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_586_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_586_ce <= ap_const_logic_1;
        else 
            grp_fu_586_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_591_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_591_ce <= ap_const_logic_1;
        else 
            grp_fu_591_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_591_p0 <= tmp_163_fu_1394_p4;

    grp_fu_596_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_596_ce <= ap_const_logic_1;
        else 
            grp_fu_596_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_601_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_601_ce <= ap_const_logic_1;
        else 
            grp_fu_601_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_606_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_606_ce <= ap_const_logic_1;
        else 
            grp_fu_606_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_606_p0 <= tmp_188_fu_1488_p4;

    grp_fu_611_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_611_ce <= ap_const_logic_1;
        else 
            grp_fu_611_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_616_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_616_ce <= ap_const_logic_1;
        else 
            grp_fu_616_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_621_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_621_ce <= ap_const_logic_1;
        else 
            grp_fu_621_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_621_p0 <= tmp_194_fu_1535_p4;

    grp_fu_626_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_626_ce <= ap_const_logic_1;
        else 
            grp_fu_626_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_631_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_631_ce <= ap_const_logic_1;
        else 
            grp_fu_631_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_636_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_636_ce <= ap_const_logic_1;
        else 
            grp_fu_636_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_636_p0 <= tmp_219_fu_1629_p4;

    grp_fu_641_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_641_ce <= ap_const_logic_1;
        else 
            grp_fu_641_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_646_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_646_ce <= ap_const_logic_1;
        else 
            grp_fu_646_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_651_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_651_ce <= ap_const_logic_1;
        else 
            grp_fu_651_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_651_p0 <= tmp_225_fu_1676_p4;

    grp_fu_656_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_656_ce <= ap_const_logic_1;
        else 
            grp_fu_656_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_661_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_661_ce <= ap_const_logic_1;
        else 
            grp_fu_661_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_666_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_666_ce <= ap_const_logic_1;
        else 
            grp_fu_666_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_666_p0 <= tmp_250_fu_1770_p4;

    grp_fu_671_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_671_ce <= ap_const_logic_1;
        else 
            grp_fu_671_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_676_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_676_ce <= ap_const_logic_1;
        else 
            grp_fu_676_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_681_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_681_ce <= ap_const_logic_1;
        else 
            grp_fu_681_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_681_p0 <= tmp_256_fu_1817_p4;

    grp_fu_686_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_686_ce <= ap_const_logic_1;
        else 
            grp_fu_686_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_691_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_691_ce <= ap_const_logic_1;
        else 
            grp_fu_691_ce <= ap_const_logic_0;
        end if; 
    end process;

    notlhs10_fu_2407_p2 <= "0" when (tmp_171_fu_2393_p4 = ap_const_lv8_FF) else "1";
    notlhs11_fu_1464_p2 <= "0" when (tmp_183_fu_1444_p4 = ap_const_lv8_FF) else "1";
    notlhs12_fu_2500_p2 <= "0" when (tmp_202_fu_2486_p4 = ap_const_lv8_FF) else "1";
    notlhs13_fu_1605_p2 <= "0" when (tmp_214_fu_1585_p4 = ap_const_lv8_FF) else "1";
    notlhs14_fu_2593_p2 <= "0" when (tmp_233_fu_2579_p4 = ap_const_lv8_FF) else "1";
    notlhs15_fu_1746_p2 <= "0" when (tmp_245_fu_1726_p4 = ap_const_lv8_FF) else "1";
    notlhs16_fu_2726_p2 <= "0" when (tmp_266_fu_2712_p4 = ap_const_lv8_FF) else "1";
    notlhs1_fu_2017_p2 <= "0" when (tmp_6_fu_1986_p4 = ap_const_lv8_FF) else "1";
    notlhs2_fu_2035_p2 <= "0" when (tmp_8_fu_2003_p4 = ap_const_lv8_FF) else "1";
    notlhs3_fu_900_p2 <= "0" when (tmp_19_fu_880_p4 = ap_const_lv8_FF) else "1";
    notlhs4_fu_2128_p2 <= "0" when (tmp_24_fu_2114_p4 = ap_const_lv8_FF) else "1";
    notlhs5_fu_2314_p2 <= "0" when (tmp_140_fu_2300_p4 = ap_const_lv8_FF) else "1";
    notlhs6_fu_1041_p2 <= "0" when (tmp_51_fu_1021_p4 = ap_const_lv8_FF) else "1";
    notlhs7_fu_2221_p2 <= "0" when (tmp_56_fu_2207_p4 = ap_const_lv8_FF) else "1";
    notlhs8_fu_1323_p2 <= "0" when (tmp_152_fu_1303_p4 = ap_const_lv8_FF) else "1";
    notlhs9_fu_1182_p2 <= "0" when (tmp_121_fu_1162_p4 = ap_const_lv8_FF) else "1";
    notlhs_fu_795_p2 <= "0" when (tmp_1_fu_781_p4 = ap_const_lv8_FF) else "1";
    notrhs10_fu_2413_p2 <= "1" when (tmp_281_fu_2403_p1 = ap_const_lv23_0) else "0";
    notrhs11_fu_1470_p2 <= "1" when (tmp_184_fu_1454_p4 = ap_const_lv23_0) else "0";
    notrhs12_fu_2506_p2 <= "1" when (tmp_282_fu_2496_p1 = ap_const_lv23_0) else "0";
    notrhs13_fu_1611_p2 <= "1" when (tmp_215_fu_1595_p4 = ap_const_lv23_0) else "0";
    notrhs14_fu_2599_p2 <= "1" when (tmp_283_fu_2589_p1 = ap_const_lv23_0) else "0";
    notrhs15_fu_1752_p2 <= "1" when (tmp_246_fu_1736_p4 = ap_const_lv23_0) else "0";
    notrhs16_fu_2732_p2 <= "1" when (tmp_284_fu_2722_p1 = ap_const_lv23_0) else "0";
    notrhs1_fu_2023_p2 <= "1" when (tmp_236_fu_1996_p1 = ap_const_lv23_0) else "0";
    notrhs2_fu_2041_p2 <= "1" when (tmp_269_fu_2013_p1 = ap_const_lv23_0) else "0";
    notrhs3_fu_906_p2 <= "1" when (tmp_20_fu_890_p4 = ap_const_lv23_0) else "0";
    notrhs4_fu_2134_p2 <= "1" when (tmp_278_fu_2124_p1 = ap_const_lv23_0) else "0";
    notrhs5_fu_2320_p2 <= "1" when (tmp_280_fu_2310_p1 = ap_const_lv23_0) else "0";
    notrhs6_fu_1047_p2 <= "1" when (tmp_52_fu_1031_p4 = ap_const_lv23_0) else "0";
    notrhs7_fu_2227_p2 <= "1" when (tmp_279_fu_2217_p1 = ap_const_lv23_0) else "0";
    notrhs8_fu_1329_p2 <= "1" when (tmp_153_fu_1313_p4 = ap_const_lv23_0) else "0";
    notrhs9_fu_1188_p2 <= "1" when (tmp_122_fu_1172_p4 = ap_const_lv23_0) else "0";
    notrhs_fu_801_p2 <= "1" when (tmp_75_fu_791_p1 = ap_const_lv23_0) else "0";
    r_ref_rr_7_fu_2802_p9 <= (((((((tmp_274_fu_2794_p3 & tmp_241_fu_2641_p3) & tmp_210_fu_2548_p3) & tmp_179_fu_2455_p3) & tmp_148_fu_2362_p3) & tmp_66_fu_2269_p3) & tmp_34_fu_2176_p3) & tmp_16_fu_2083_p3);
    signal_7_fu_2830_p9 <= (((((((tmp_275_fu_2822_p3 & tmp_242_fu_2649_p3) & tmp_211_fu_2556_p3) & tmp_180_fu_2463_p3) & tmp_149_fu_2370_p3) & tmp_67_fu_2277_p3) & tmp_49_fu_2184_p3) & tmp_17_fu_2091_p3);
    tmp_100_fu_2108_p1 <= tmp_48_1_reg_3701_pp0_iter9_reg;
    tmp_101_fu_2158_p1 <= tmp_44_1_fu_2099_p3;
    tmp_102_fu_1006_p4 <= r_ref_read_int_reg(95 downto 64);
    tmp_103_fu_1016_p1 <= tmp_102_fu_1006_p4;
    tmp_104_fu_1065_p4 <= V_m_read_int_reg(95 downto 64);
    tmp_105_fu_1075_p1 <= tmp_104_fu_1065_p4;
    tmp_106_fu_1080_p4 <= i_syn_ex_read_int_reg(95 downto 64);
    tmp_107_fu_1090_p1 <= tmp_106_fu_1080_p4;
    tmp_108_fu_1096_p4 <= i_syn_in_read_int_reg(95 downto 64);
    tmp_109_fu_1106_p1 <= tmp_108_fu_1096_p4;
    tmp_10_fu_2029_p2 <= (notrhs1_fu_2023_p2 or notlhs1_fu_2017_p2);
    tmp_110_fu_1112_p4 <= I_e_read_int_reg(95 downto 64);
    tmp_114_fu_2198_p1 <= tmp_47_2_reg_3716_pp0_iter9_reg;
    tmp_117_fu_2201_p1 <= tmp_48_2_reg_3721_pp0_iter9_reg;
    tmp_118_fu_2251_p1 <= tmp_44_2_fu_2192_p3;
    tmp_119_fu_1147_p4 <= r_ref_read_int_reg(127 downto 96);
    tmp_11_fu_2047_p2 <= (notrhs2_fu_2041_p2 or notlhs2_fu_2035_p2);
    tmp_120_fu_1157_p1 <= tmp_119_fu_1147_p4;
    tmp_121_fu_1162_p4 <= r_ref_read_int_reg(126 downto 119);
    tmp_122_fu_1172_p4 <= r_ref_read_int_reg(118 downto 96);
    tmp_123_fu_1194_p2 <= (notrhs9_fu_1188_p2 or notlhs9_fu_1182_p2);
    tmp_124_fu_711_p0 <= tmp_119_fu_1147_p4;
    tmp_125_fu_1200_p2 <= (tmp_124_fu_711_p2 and tmp_123_fu_1194_p2);
    tmp_126_fu_1206_p4 <= V_m_read_int_reg(127 downto 96);
    tmp_127_fu_1216_p1 <= tmp_126_fu_1206_p4;
    tmp_128_fu_1221_p4 <= i_syn_ex_read_int_reg(127 downto 96);
    tmp_129_fu_1231_p1 <= tmp_128_fu_1221_p4;
    tmp_12_fu_2053_p2 <= (tmp_11_fu_2047_p2 and tmp_10_fu_2029_p2);
    tmp_130_fu_1237_p4 <= i_syn_in_read_int_reg(127 downto 96);
    tmp_131_fu_1247_p1 <= tmp_130_fu_1237_p4;
    tmp_132_fu_1253_p4 <= I_e_read_int_reg(127 downto 96);
    tmp_136_fu_2291_p1 <= tmp_47_3_reg_3736_pp0_iter9_reg;
    tmp_139_fu_2294_p1 <= tmp_48_3_reg_3741_pp0_iter9_reg;
    tmp_140_fu_2300_p4 <= tmp_43_3_to_int_fu_2297_p1(30 downto 23);
    tmp_141_fu_2326_p2 <= (notrhs5_fu_2320_p2 or notlhs5_fu_2314_p2);
    tmp_142_fu_2332_p2 <= (tmp_141_fu_2326_p2 and tmp_11_fu_2047_p2);
    tmp_143_fu_848_p1 <= I_e_read_int_reg(32 - 1 downto 0);
    tmp_145_fu_2338_p2 <= (tmp_144_fu_748_p2 and tmp_142_fu_2332_p2);
    tmp_146_fu_2344_p1 <= tmp_44_3_fu_2285_p3;
    tmp_147_fu_2354_p3 <= 
        tmp_83_fu_2072_p1 when (tmp_145_fu_2338_p2(0) = '1') else 
        tmp_43_3_to_int_fu_2297_p1;
    tmp_148_fu_2362_p3 <= 
        tmp_82_fu_2069_p1 when (tmp_145_fu_2338_p2(0) = '1') else 
        tmp_146_fu_2344_p1;
    tmp_149_fu_2370_p3 <= 
        tmp_50_2_fu_2348_p2 when (tmp_145_fu_2338_p2(0) = '1') else 
        ap_const_lv32_FFFFFFFF;
    tmp_14_fu_2059_p2 <= (tmp_13_fu_736_p2 and tmp_12_fu_2053_p2);
    tmp_150_fu_1288_p4 <= r_ref_read_int_reg(159 downto 128);
    tmp_151_fu_1298_p1 <= tmp_150_fu_1288_p4;
    tmp_152_fu_1303_p4 <= r_ref_read_int_reg(158 downto 151);
    tmp_153_fu_1313_p4 <= r_ref_read_int_reg(150 downto 128);
    tmp_154_fu_1335_p2 <= (notrhs8_fu_1329_p2 or notlhs8_fu_1323_p2);
    tmp_155_fu_716_p0 <= tmp_150_fu_1288_p4;
    tmp_156_fu_1341_p2 <= (tmp_155_fu_716_p2 and tmp_154_fu_1335_p2);
    tmp_157_fu_1347_p4 <= V_m_read_int_reg(159 downto 128);
    tmp_158_fu_1357_p1 <= tmp_157_fu_1347_p4;
    tmp_159_fu_1362_p4 <= i_syn_ex_read_int_reg(159 downto 128);
    tmp_15_fu_2075_p3 <= 
        tmp_83_fu_2072_p1 when (tmp_14_fu_2059_p2(0) = '1') else 
        tmp_43_to_int_fu_1983_p1;
    tmp_160_fu_1372_p1 <= tmp_159_fu_1362_p4;
    tmp_161_fu_1378_p4 <= i_syn_in_read_int_reg(159 downto 128);
    tmp_162_fu_1388_p1 <= tmp_161_fu_1378_p4;
    tmp_163_fu_1394_p4 <= I_e_read_int_reg(159 downto 128);
    tmp_167_fu_2384_p1 <= tmp_47_4_reg_3756_pp0_iter9_reg;
    tmp_16_fu_2083_p3 <= 
        tmp_82_fu_2069_p1 when (tmp_14_fu_2059_p2(0) = '1') else 
        tmp_81_fu_2065_p1;
    tmp_170_fu_2387_p1 <= tmp_48_4_reg_3761_pp0_iter9_reg;
    tmp_171_fu_2393_p4 <= tmp_43_4_to_int_fu_2390_p1(30 downto 23);
    tmp_172_fu_2419_p2 <= (notrhs10_fu_2413_p2 or notlhs10_fu_2407_p2);
    tmp_173_fu_2425_p2 <= (tmp_172_fu_2419_p2 and tmp_11_fu_2047_p2);
    tmp_174_fu_857_p1 <= weighted_spikes_ex_s_int_reg(32 - 1 downto 0);
    tmp_176_fu_2431_p2 <= (tmp_175_fu_752_p2 and tmp_173_fu_2425_p2);
    tmp_177_fu_2437_p1 <= tmp_44_4_fu_2378_p3;
    tmp_178_fu_2447_p3 <= 
        tmp_83_fu_2072_p1 when (tmp_176_fu_2431_p2(0) = '1') else 
        tmp_43_4_to_int_fu_2390_p1;
    tmp_179_fu_2455_p3 <= 
        tmp_82_fu_2069_p1 when (tmp_176_fu_2431_p2(0) = '1') else 
        tmp_177_fu_2437_p1;
    tmp_17_fu_2091_p3 <= 
        tmp_fu_1964_p3 when (tmp_14_fu_2059_p2(0) = '1') else 
        ap_const_lv32_FFFFFFFF;
    tmp_180_fu_2463_p3 <= 
        tmp_50_3_fu_2441_p2 when (tmp_176_fu_2431_p2(0) = '1') else 
        ap_const_lv32_FFFFFFFF;
    tmp_181_fu_1429_p4 <= r_ref_read_int_reg(191 downto 160);
    tmp_182_fu_1439_p1 <= tmp_181_fu_1429_p4;
    tmp_183_fu_1444_p4 <= r_ref_read_int_reg(190 downto 183);
    tmp_184_fu_1454_p4 <= r_ref_read_int_reg(182 downto 160);
    tmp_185_fu_1476_p2 <= (notrhs11_fu_1470_p2 or notlhs11_fu_1464_p2);
    tmp_186_fu_721_p0 <= tmp_181_fu_1429_p4;
    tmp_187_fu_1482_p2 <= (tmp_186_fu_721_p2 and tmp_185_fu_1476_p2);
    tmp_188_fu_1488_p4 <= V_m_read_int_reg(191 downto 160);
    tmp_189_fu_1498_p1 <= tmp_188_fu_1488_p4;
    tmp_190_fu_1503_p4 <= i_syn_ex_read_int_reg(191 downto 160);
    tmp_191_fu_1513_p1 <= tmp_190_fu_1503_p4;
    tmp_192_fu_1519_p4 <= i_syn_in_read_int_reg(191 downto 160);
    tmp_193_fu_1529_p1 <= tmp_192_fu_1519_p4;
    tmp_194_fu_1535_p4 <= I_e_read_int_reg(191 downto 160);
    tmp_198_fu_2477_p1 <= tmp_47_5_reg_3776_pp0_iter9_reg;
    tmp_19_fu_880_p4 <= r_ref_read_int_reg(62 downto 55);
    tmp_1_fu_781_p4 <= r_ref_read_int_reg(30 downto 23);
    tmp_201_fu_2480_p1 <= tmp_48_5_reg_3781_pp0_iter9_reg;
    tmp_202_fu_2486_p4 <= tmp_43_5_to_int_fu_2483_p1(30 downto 23);
    tmp_203_fu_2512_p2 <= (notrhs12_fu_2506_p2 or notlhs12_fu_2500_p2);
    tmp_204_fu_2518_p2 <= (tmp_203_fu_2512_p2 and tmp_11_fu_2047_p2);
    tmp_205_fu_861_p1 <= weighted_spikes_in_s_int_reg(32 - 1 downto 0);
    tmp_207_fu_2524_p2 <= (tmp_206_fu_756_p2 and tmp_204_fu_2518_p2);
    tmp_208_fu_2530_p1 <= tmp_44_5_fu_2471_p3;
    tmp_209_fu_2540_p3 <= 
        tmp_83_fu_2072_p1 when (tmp_207_fu_2524_p2(0) = '1') else 
        tmp_43_5_to_int_fu_2483_p1;
    tmp_20_fu_890_p4 <= r_ref_read_int_reg(54 downto 32);
    tmp_210_fu_2548_p3 <= 
        tmp_82_fu_2069_p1 when (tmp_207_fu_2524_p2(0) = '1') else 
        tmp_208_fu_2530_p1;
    tmp_211_fu_2556_p3 <= 
        tmp_50_4_fu_2534_p2 when (tmp_207_fu_2524_p2(0) = '1') else 
        ap_const_lv32_FFFFFFFF;
    tmp_212_fu_1570_p4 <= r_ref_read_int_reg(223 downto 192);
    tmp_213_fu_1580_p1 <= tmp_212_fu_1570_p4;
    tmp_214_fu_1585_p4 <= r_ref_read_int_reg(222 downto 215);
    tmp_215_fu_1595_p4 <= r_ref_read_int_reg(214 downto 192);
    tmp_216_fu_1617_p2 <= (notrhs13_fu_1611_p2 or notlhs13_fu_1605_p2);
    tmp_217_fu_726_p0 <= tmp_212_fu_1570_p4;
    tmp_218_fu_1623_p2 <= (tmp_217_fu_726_p2 and tmp_216_fu_1617_p2);
    tmp_219_fu_1629_p4 <= V_m_read_int_reg(223 downto 192);
    tmp_21_fu_912_p2 <= (notrhs3_fu_906_p2 or notlhs3_fu_900_p2);
    tmp_220_fu_1639_p1 <= tmp_219_fu_1629_p4;
    tmp_221_fu_1644_p4 <= i_syn_ex_read_int_reg(223 downto 192);
    tmp_222_fu_1654_p1 <= tmp_221_fu_1644_p4;
    tmp_223_fu_1660_p4 <= i_syn_in_read_int_reg(223 downto 192);
    tmp_224_fu_1670_p1 <= tmp_223_fu_1660_p4;
    tmp_225_fu_1676_p4 <= I_e_read_int_reg(223 downto 192);
    tmp_229_fu_2570_p1 <= tmp_47_6_reg_3796_pp0_iter9_reg;
    tmp_22_fu_701_p0 <= tmp_84_fu_865_p4;
    tmp_232_fu_2573_p1 <= tmp_48_6_reg_3801_pp0_iter9_reg;
    tmp_233_fu_2579_p4 <= tmp_43_6_to_int_fu_2576_p1(30 downto 23);
    tmp_234_fu_2605_p2 <= (notrhs14_fu_2599_p2 or notlhs14_fu_2593_p2);
    tmp_235_fu_2611_p2 <= (tmp_234_fu_2605_p2 and tmp_11_fu_2047_p2);
    tmp_236_fu_1996_p1 <= tmp_43_to_int_fu_1983_p1(23 - 1 downto 0);
    tmp_238_fu_2617_p2 <= (tmp_237_fu_760_p2 and tmp_235_fu_2611_p2);
    tmp_239_fu_2623_p1 <= tmp_44_6_fu_2564_p3;
    tmp_23_fu_918_p2 <= (tmp_22_fu_701_p2 and tmp_21_fu_912_p2);
    tmp_240_fu_2633_p3 <= 
        tmp_83_fu_2072_p1 when (tmp_238_fu_2617_p2(0) = '1') else 
        tmp_43_6_to_int_fu_2576_p1;
    tmp_241_fu_2641_p3 <= 
        tmp_82_fu_2069_p1 when (tmp_238_fu_2617_p2(0) = '1') else 
        tmp_239_fu_2623_p1;
    tmp_242_fu_2649_p3 <= 
        tmp_50_5_fu_2627_p2 when (tmp_238_fu_2617_p2(0) = '1') else 
        ap_const_lv32_FFFFFFFF;
    tmp_243_fu_1711_p4 <= r_ref_read_int_reg(255 downto 224);
    tmp_244_fu_1721_p1 <= tmp_243_fu_1711_p4;
    tmp_245_fu_1726_p4 <= r_ref_read_int_reg(254 downto 247);
    tmp_246_fu_1736_p4 <= r_ref_read_int_reg(246 downto 224);
    tmp_247_fu_1758_p2 <= (notrhs15_fu_1752_p2 or notlhs15_fu_1746_p2);
    tmp_248_fu_731_p0 <= tmp_243_fu_1711_p4;
    tmp_249_fu_1764_p2 <= (tmp_248_fu_731_p2 and tmp_247_fu_1758_p2);
    tmp_24_fu_2114_p4 <= tmp_43_1_to_int_fu_2111_p1(30 downto 23);
    tmp_250_fu_1770_p4 <= V_m_read_int_reg(255 downto 224);
    tmp_251_fu_1780_p1 <= tmp_250_fu_1770_p4;
    tmp_252_fu_1785_p4 <= i_syn_ex_read_int_reg(255 downto 224);
    tmp_253_fu_1795_p1 <= tmp_252_fu_1785_p4;
    tmp_254_fu_1801_p4 <= i_syn_in_read_int_reg(255 downto 224);
    tmp_255_fu_1811_p1 <= tmp_254_fu_1801_p4;
    tmp_256_fu_1817_p4 <= I_e_read_int_reg(255 downto 224);
    tmp_260_fu_2663_p1 <= tmp_47_7_reg_3816_pp0_iter9_reg;
    tmp_261_fu_2666_p9 <= (((((((tmp_260_fu_2663_p1 & tmp_229_fu_2570_p1) & tmp_198_fu_2477_p1) & tmp_167_fu_2384_p1) & tmp_136_fu_2291_p1) & tmp_114_fu_2198_p1) & tmp_97_fu_2105_p1) & tmp_76_fu_1977_p1);
    tmp_264_fu_2686_p1 <= tmp_48_7_reg_3821_pp0_iter9_reg;
    tmp_265_fu_2689_p9 <= (((((((tmp_264_fu_2686_p1 & tmp_232_fu_2573_p1) & tmp_201_fu_2480_p1) & tmp_170_fu_2387_p1) & tmp_139_fu_2294_p1) & tmp_117_fu_2201_p1) & tmp_100_fu_2108_p1) & tmp_79_fu_1980_p1);
    tmp_266_fu_2712_p4 <= tmp_43_7_to_int_fu_2709_p1(30 downto 23);
    tmp_267_fu_2738_p2 <= (notrhs16_fu_2732_p2 or notlhs16_fu_2726_p2);
    tmp_268_fu_2744_p2 <= (tmp_267_fu_2738_p2 and tmp_11_fu_2047_p2);
    tmp_269_fu_2013_p1 <= Theta_to_int_fu_2000_p1(23 - 1 downto 0);
    tmp_271_fu_2750_p2 <= (tmp_270_fu_764_p2 and tmp_268_fu_2744_p2);
    tmp_272_fu_2756_p1 <= tmp_44_7_fu_2657_p3;
    tmp_273_fu_2766_p3 <= 
        tmp_83_fu_2072_p1 when (tmp_271_fu_2750_p2(0) = '1') else 
        tmp_43_7_to_int_fu_2709_p1;
    tmp_274_fu_2794_p3 <= 
        tmp_82_fu_2069_p1 when (tmp_271_fu_2750_p2(0) = '1') else 
        tmp_272_fu_2756_p1;
    tmp_275_fu_2822_p3 <= 
        tmp_50_6_fu_2760_p2 when (tmp_271_fu_2750_p2(0) = '1') else 
        ap_const_lv32_FFFFFFFF;
    tmp_278_fu_2124_p1 <= tmp_43_1_to_int_fu_2111_p1(23 - 1 downto 0);
    tmp_279_fu_2217_p1 <= tmp_43_2_to_int_fu_2204_p1(23 - 1 downto 0);
    tmp_280_fu_2310_p1 <= tmp_43_3_to_int_fu_2297_p1(23 - 1 downto 0);
    tmp_281_fu_2403_p1 <= tmp_43_4_to_int_fu_2390_p1(23 - 1 downto 0);
    tmp_282_fu_2496_p1 <= tmp_43_5_to_int_fu_2483_p1(23 - 1 downto 0);
    tmp_283_fu_2589_p1 <= tmp_43_6_to_int_fu_2576_p1(23 - 1 downto 0);
    tmp_284_fu_2722_p1 <= tmp_43_7_to_int_fu_2709_p1(23 - 1 downto 0);
    tmp_28_fu_2140_p2 <= (notrhs4_fu_2134_p2 or notlhs4_fu_2128_p2);
    tmp_30_fu_2146_p2 <= (tmp_28_fu_2140_p2 and tmp_11_fu_2047_p2);
    tmp_32_fu_2152_p2 <= (tmp_31_fu_740_p2 and tmp_30_fu_2146_p2);
    tmp_33_fu_2168_p3 <= 
        tmp_83_fu_2072_p1 when (tmp_32_fu_2152_p2(0) = '1') else 
        tmp_43_1_to_int_fu_2111_p1;
    tmp_34_fu_2176_p3 <= 
        tmp_82_fu_2069_p1 when (tmp_32_fu_2152_p2(0) = '1') else 
        tmp_101_fu_2158_p1;
    tmp_3_fu_807_p2 <= (notrhs_fu_801_p2 or notlhs_fu_795_p2);
    tmp_43_1_fu_1922_p3 <= 
        grp_fu_388_p2 when (tmp_23_reg_3037_pp0_iter8_reg(0) = '1') else 
        tmp_88_reg_3043_pp0_iter8_reg;
    tmp_43_1_to_int_fu_2111_p1 <= tmp_43_1_reg_3832;
    tmp_43_2_fu_1928_p3 <= 
        grp_fu_392_p2 when (tmp_55_reg_3082_pp0_iter8_reg(0) = '1') else 
        tmp_105_reg_3088_pp0_iter8_reg;
    tmp_43_2_to_int_fu_2204_p1 <= tmp_43_2_reg_3838;
    tmp_43_3_fu_1934_p3 <= 
        grp_fu_396_p2 when (tmp_125_reg_3127_pp0_iter8_reg(0) = '1') else 
        tmp_127_reg_3133_pp0_iter8_reg;
    tmp_43_3_to_int_fu_2297_p1 <= tmp_43_3_reg_3844;
    tmp_43_4_fu_1940_p3 <= 
        grp_fu_400_p2 when (tmp_156_reg_3172_pp0_iter8_reg(0) = '1') else 
        tmp_158_reg_3178_pp0_iter8_reg;
    tmp_43_4_to_int_fu_2390_p1 <= tmp_43_4_reg_3850;
    tmp_43_5_fu_1946_p3 <= 
        grp_fu_404_p2 when (tmp_187_reg_3217_pp0_iter8_reg(0) = '1') else 
        tmp_189_reg_3223_pp0_iter8_reg;
    tmp_43_5_to_int_fu_2483_p1 <= tmp_43_5_reg_3856;
    tmp_43_6_fu_1952_p3 <= 
        grp_fu_408_p2 when (tmp_218_reg_3262_pp0_iter8_reg(0) = '1') else 
        tmp_220_reg_3268_pp0_iter8_reg;
    tmp_43_6_to_int_fu_2576_p1 <= tmp_43_6_reg_3862;
    tmp_43_7_fu_1958_p3 <= 
        grp_fu_412_p2 when (tmp_249_reg_3307_pp0_iter8_reg(0) = '1') else 
        tmp_251_reg_3313_pp0_iter8_reg;
    tmp_43_7_to_int_fu_2709_p1 <= tmp_43_7_reg_3868;
    tmp_43_fu_1916_p3 <= 
        grp_fu_384_p2 when (tmp_5_reg_2992_pp0_iter8_reg(0) = '1') else 
        tmp_68_reg_2998_pp0_iter8_reg;
    tmp_43_to_int_fu_1983_p1 <= tmp_43_reg_3826;
    tmp_44_1_fu_2099_p3 <= 
        tmp_86_reg_3031_pp0_iter9_reg when (tmp_23_reg_3037_pp0_iter9_reg(0) = '1') else 
        grp_fu_421_p2;
    tmp_44_2_fu_2192_p3 <= 
        tmp_103_reg_3076_pp0_iter9_reg when (tmp_55_reg_3082_pp0_iter9_reg(0) = '1') else 
        grp_fu_426_p2;
    tmp_44_3_fu_2285_p3 <= 
        tmp_120_reg_3121_pp0_iter9_reg when (tmp_125_reg_3127_pp0_iter9_reg(0) = '1') else 
        grp_fu_431_p2;
    tmp_44_4_fu_2378_p3 <= 
        tmp_151_reg_3166_pp0_iter9_reg when (tmp_156_reg_3172_pp0_iter9_reg(0) = '1') else 
        grp_fu_436_p2;
    tmp_44_5_fu_2471_p3 <= 
        tmp_182_reg_3211_pp0_iter9_reg when (tmp_187_reg_3217_pp0_iter9_reg(0) = '1') else 
        grp_fu_441_p2;
    tmp_44_6_fu_2564_p3 <= 
        tmp_213_reg_3256_pp0_iter9_reg when (tmp_218_reg_3262_pp0_iter9_reg(0) = '1') else 
        grp_fu_446_p2;
    tmp_44_7_fu_2657_p3 <= 
        tmp_244_reg_3301_pp0_iter9_reg when (tmp_249_reg_3307_pp0_iter9_reg(0) = '1') else 
        grp_fu_451_p2;
    tmp_44_fu_1971_p3 <= 
        tmp_s_reg_2986_pp0_iter9_reg when (tmp_5_reg_2992_pp0_iter9_reg(0) = '1') else 
        grp_fu_416_p2;
    tmp_49_fu_2184_p3 <= 
        tmp_50_s_fu_2162_p2 when (tmp_32_fu_2152_p2(0) = '1') else 
        ap_const_lv32_FFFFFFFF;
    tmp_4_fu_696_p0 <= tmp_73_fu_772_p1;
    tmp_50_1_fu_2255_p2 <= (tmp_fu_1964_p3 or ap_const_lv32_2);
    tmp_50_2_fu_2348_p2 <= (tmp_fu_1964_p3 or ap_const_lv32_3);
    tmp_50_3_fu_2441_p2 <= (tmp_fu_1964_p3 or ap_const_lv32_4);
    tmp_50_4_fu_2534_p2 <= (tmp_fu_1964_p3 or ap_const_lv32_5);
    tmp_50_5_fu_2627_p2 <= (tmp_fu_1964_p3 or ap_const_lv32_6);
    tmp_50_6_fu_2760_p2 <= (tmp_fu_1964_p3 or ap_const_lv32_7);
    tmp_50_s_fu_2162_p2 <= (tmp_fu_1964_p3 or ap_const_lv32_1);
    tmp_51_fu_1021_p4 <= r_ref_read_int_reg(94 downto 87);
    tmp_52_fu_1031_p4 <= r_ref_read_int_reg(86 downto 64);
    tmp_53_fu_1053_p2 <= (notrhs6_fu_1047_p2 or notlhs6_fu_1041_p2);
    tmp_54_fu_706_p0 <= tmp_102_fu_1006_p4;
    tmp_55_fu_1059_p2 <= (tmp_54_fu_706_p2 and tmp_53_fu_1053_p2);
    tmp_56_fu_2207_p4 <= tmp_43_2_to_int_fu_2204_p1(30 downto 23);
    tmp_5_fu_813_p2 <= (tmp_4_fu_696_p2 and tmp_3_fu_807_p2);
    tmp_60_fu_2233_p2 <= (notrhs7_fu_2227_p2 or notlhs7_fu_2221_p2);
    tmp_62_fu_2239_p2 <= (tmp_60_fu_2233_p2 and tmp_11_fu_2047_p2);
    tmp_64_fu_2245_p2 <= (tmp_63_fu_744_p2 and tmp_62_fu_2239_p2);
    tmp_65_fu_2261_p3 <= 
        tmp_83_fu_2072_p1 when (tmp_64_fu_2245_p2(0) = '1') else 
        tmp_43_2_to_int_fu_2204_p1;
    tmp_66_fu_2269_p3 <= 
        tmp_82_fu_2069_p1 when (tmp_64_fu_2245_p2(0) = '1') else 
        tmp_118_fu_2251_p1;
    tmp_67_fu_2277_p3 <= 
        tmp_50_1_fu_2255_p2 when (tmp_64_fu_2245_p2(0) = '1') else 
        ap_const_lv32_FFFFFFFF;
    tmp_68_fu_823_p1 <= tmp_77_fu_819_p1;
    tmp_69_fu_832_p1 <= tmp_80_fu_828_p1;
    tmp_6_fu_1986_p4 <= tmp_43_to_int_fu_1983_p1(30 downto 23);
    tmp_70_fu_842_p1 <= tmp_85_fu_838_p1;
    tmp_71_fu_768_p1 <= i_int_reg(29 - 1 downto 0);
    tmp_73_fu_772_p1 <= r_ref_read_int_reg(32 - 1 downto 0);
    tmp_75_fu_791_p1 <= r_ref_read_int_reg(23 - 1 downto 0);
    tmp_76_fu_1977_p1 <= tmp_47_reg_3676_pp0_iter9_reg;
    tmp_77_fu_819_p1 <= V_m_read_int_reg(32 - 1 downto 0);
    tmp_79_fu_1980_p1 <= tmp_48_reg_3681_pp0_iter9_reg;
    tmp_80_fu_828_p1 <= i_syn_ex_read_int_reg(32 - 1 downto 0);
    tmp_81_fu_2065_p1 <= tmp_44_fu_1971_p3;
    tmp_82_fu_2069_p1 <= RefractoryCounts_re_reg_2891_pp0_iter9_reg;
    tmp_83_fu_2072_p1 <= V_reset_read_reg_2886_pp0_iter9_reg;
    tmp_84_fu_865_p4 <= r_ref_read_int_reg(63 downto 32);
    tmp_85_fu_838_p1 <= i_syn_in_read_int_reg(32 - 1 downto 0);
    tmp_86_fu_875_p1 <= tmp_84_fu_865_p4;
    tmp_87_fu_924_p4 <= V_m_read_int_reg(63 downto 32);
    tmp_88_fu_934_p1 <= tmp_87_fu_924_p4;
    tmp_89_fu_939_p4 <= i_syn_ex_read_int_reg(63 downto 32);
    tmp_8_fu_2003_p4 <= Theta_to_int_fu_2000_p1(30 downto 23);
    tmp_90_fu_949_p1 <= tmp_89_fu_939_p4;
    tmp_91_fu_955_p4 <= i_syn_in_read_int_reg(63 downto 32);
    tmp_92_fu_965_p1 <= tmp_91_fu_955_p4;
    tmp_93_fu_971_p4 <= I_e_read_int_reg(63 downto 32);
    tmp_97_fu_2105_p1 <= tmp_47_1_reg_3696_pp0_iter9_reg;
    tmp_fu_1964_p3 <= (tmp_71_reg_2981_pp0_iter9_reg & ap_const_lv3_0);
    tmp_s_fu_776_p1 <= tmp_73_fu_772_p1;
end behav;
