// Code your design here
module mux_2x1(a,b,sel,z);
  input a,b,sel;
  output reg z;
  always @ (a or b or sel)
    if(sel == 0)
      z = a;
  	else
      z = b;
endmodule
