#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000023e1b0b8500 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000023e1b0fdd50_0 .net "PC", 31 0, v0000023e1b0f7500_0;  1 drivers
v0000023e1b0fd710_0 .var "clk", 0 0;
v0000023e1b0fddf0_0 .net "clkout", 0 0, L_0000023e1b1935a0;  1 drivers
v0000023e1b0fe1b0_0 .net "cycles_consumed", 31 0, v0000023e1b0fdc10_0;  1 drivers
v0000023e1b0fe250_0 .var "rst", 0 0;
S_0000023e1b063560 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000023e1b0b8500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000023e1b0d2680 .param/l "RType" 0 4 2, C4<000000>;
P_0000023e1b0d26b8 .param/l "add" 0 4 5, C4<100000>;
P_0000023e1b0d26f0 .param/l "addi" 0 4 8, C4<001000>;
P_0000023e1b0d2728 .param/l "addu" 0 4 5, C4<100001>;
P_0000023e1b0d2760 .param/l "and_" 0 4 5, C4<100100>;
P_0000023e1b0d2798 .param/l "andi" 0 4 8, C4<001100>;
P_0000023e1b0d27d0 .param/l "beq" 0 4 10, C4<000100>;
P_0000023e1b0d2808 .param/l "bne" 0 4 10, C4<000101>;
P_0000023e1b0d2840 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000023e1b0d2878 .param/l "j" 0 4 12, C4<000010>;
P_0000023e1b0d28b0 .param/l "jal" 0 4 12, C4<000011>;
P_0000023e1b0d28e8 .param/l "jr" 0 4 6, C4<001000>;
P_0000023e1b0d2920 .param/l "lw" 0 4 8, C4<100011>;
P_0000023e1b0d2958 .param/l "nor_" 0 4 5, C4<100111>;
P_0000023e1b0d2990 .param/l "or_" 0 4 5, C4<100101>;
P_0000023e1b0d29c8 .param/l "ori" 0 4 8, C4<001101>;
P_0000023e1b0d2a00 .param/l "sgt" 0 4 6, C4<101011>;
P_0000023e1b0d2a38 .param/l "sll" 0 4 6, C4<000000>;
P_0000023e1b0d2a70 .param/l "slt" 0 4 5, C4<101010>;
P_0000023e1b0d2aa8 .param/l "slti" 0 4 8, C4<101010>;
P_0000023e1b0d2ae0 .param/l "srl" 0 4 6, C4<000010>;
P_0000023e1b0d2b18 .param/l "sub" 0 4 5, C4<100010>;
P_0000023e1b0d2b50 .param/l "subu" 0 4 5, C4<100011>;
P_0000023e1b0d2b88 .param/l "sw" 0 4 8, C4<101011>;
P_0000023e1b0d2bc0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000023e1b0d2bf8 .param/l "xori" 0 4 8, C4<001110>;
L_0000023e1b193610 .functor NOT 1, v0000023e1b0fe250_0, C4<0>, C4<0>, C4<0>;
L_0000023e1b192c00 .functor NOT 1, v0000023e1b0fe250_0, C4<0>, C4<0>, C4<0>;
L_0000023e1b192ab0 .functor NOT 1, v0000023e1b0fe250_0, C4<0>, C4<0>, C4<0>;
L_0000023e1b193140 .functor NOT 1, v0000023e1b0fe250_0, C4<0>, C4<0>, C4<0>;
L_0000023e1b192b90 .functor NOT 1, v0000023e1b0fe250_0, C4<0>, C4<0>, C4<0>;
L_0000023e1b192ea0 .functor NOT 1, v0000023e1b0fe250_0, C4<0>, C4<0>, C4<0>;
L_0000023e1b192880 .functor NOT 1, v0000023e1b0fe250_0, C4<0>, C4<0>, C4<0>;
L_0000023e1b1927a0 .functor NOT 1, v0000023e1b0fe250_0, C4<0>, C4<0>, C4<0>;
L_0000023e1b1935a0 .functor OR 1, v0000023e1b0fd710_0, v0000023e1b0c1820_0, C4<0>, C4<0>;
L_0000023e1b1930d0 .functor OR 1, L_0000023e1b1e0d10, L_0000023e1b1e0770, C4<0>, C4<0>;
L_0000023e1b193060 .functor AND 1, L_0000023e1b1e0e50, L_0000023e1b1e15d0, C4<1>, C4<1>;
L_0000023e1b192c70 .functor NOT 1, v0000023e1b0fe250_0, C4<0>, C4<0>, C4<0>;
L_0000023e1b1931b0 .functor OR 1, L_0000023e1b1df910, L_0000023e1b1dfb90, C4<0>, C4<0>;
L_0000023e1b193370 .functor OR 1, L_0000023e1b1931b0, L_0000023e1b1e1170, C4<0>, C4<0>;
L_0000023e1b192ce0 .functor OR 1, L_0000023e1b1e1490, L_0000023e1b1f3370, C4<0>, C4<0>;
L_0000023e1b192f10 .functor AND 1, L_0000023e1b1e13f0, L_0000023e1b192ce0, C4<1>, C4<1>;
L_0000023e1b192ff0 .functor OR 1, L_0000023e1b1f1930, L_0000023e1b1f2150, C4<0>, C4<0>;
L_0000023e1b192d50 .functor AND 1, L_0000023e1b1f17f0, L_0000023e1b192ff0, C4<1>, C4<1>;
L_0000023e1b192e30 .functor NOT 1, L_0000023e1b1935a0, C4<0>, C4<0>, C4<0>;
v0000023e1b0f8a40_0 .net "ALUOp", 3 0, v0000023e1b0c3440_0;  1 drivers
v0000023e1b0f75a0_0 .net "ALUResult", 31 0, v0000023e1b0f8680_0;  1 drivers
v0000023e1b0f7640_0 .net "ALUSrc", 0 0, v0000023e1b0c31c0_0;  1 drivers
v0000023e1b0f9b50_0 .net "ALUin2", 31 0, L_0000023e1b1f3230;  1 drivers
v0000023e1b0f8ed0_0 .net "MemReadEn", 0 0, v0000023e1b0c22c0_0;  1 drivers
v0000023e1b0f9150_0 .net "MemWriteEn", 0 0, v0000023e1b0c3260_0;  1 drivers
v0000023e1b0f9970_0 .net "MemtoReg", 0 0, v0000023e1b0c34e0_0;  1 drivers
v0000023e1b0f9650_0 .net "PC", 31 0, v0000023e1b0f7500_0;  alias, 1 drivers
v0000023e1b0f9510_0 .net "PCPlus1", 31 0, L_0000023e1b1e0b30;  1 drivers
v0000023e1b0f8f70_0 .net "PCsrc", 0 0, v0000023e1b0f6ec0_0;  1 drivers
v0000023e1b0f9ab0_0 .net "RegDst", 0 0, v0000023e1b0c16e0_0;  1 drivers
v0000023e1b0fa5f0_0 .net "RegWriteEn", 0 0, v0000023e1b0c2b80_0;  1 drivers
v0000023e1b0f91f0_0 .net "WriteRegister", 4 0, L_0000023e1b1dfa50;  1 drivers
v0000023e1b0f96f0_0 .net *"_ivl_0", 0 0, L_0000023e1b193610;  1 drivers
L_0000023e1b1937b0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000023e1b0f9bf0_0 .net/2u *"_ivl_10", 4 0, L_0000023e1b1937b0;  1 drivers
L_0000023e1b193ba0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023e1b0fa0f0_0 .net *"_ivl_101", 15 0, L_0000023e1b193ba0;  1 drivers
v0000023e1b0fa7d0_0 .net *"_ivl_102", 31 0, L_0000023e1b1e0950;  1 drivers
L_0000023e1b193be8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023e1b0fa190_0 .net *"_ivl_105", 25 0, L_0000023e1b193be8;  1 drivers
L_0000023e1b193c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023e1b0f9010_0 .net/2u *"_ivl_106", 31 0, L_0000023e1b193c30;  1 drivers
v0000023e1b0f90b0_0 .net *"_ivl_108", 0 0, L_0000023e1b1e0e50;  1 drivers
L_0000023e1b193c78 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000023e1b0f9330_0 .net/2u *"_ivl_110", 5 0, L_0000023e1b193c78;  1 drivers
v0000023e1b0f9470_0 .net *"_ivl_112", 0 0, L_0000023e1b1e15d0;  1 drivers
v0000023e1b0fa230_0 .net *"_ivl_115", 0 0, L_0000023e1b193060;  1 drivers
v0000023e1b0fa870_0 .net *"_ivl_116", 47 0, L_0000023e1b1e09f0;  1 drivers
L_0000023e1b193cc0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023e1b0f9c90_0 .net *"_ivl_119", 15 0, L_0000023e1b193cc0;  1 drivers
L_0000023e1b1937f8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000023e1b0f93d0_0 .net/2u *"_ivl_12", 5 0, L_0000023e1b1937f8;  1 drivers
v0000023e1b0fa370_0 .net *"_ivl_120", 47 0, L_0000023e1b1e0310;  1 drivers
L_0000023e1b193d08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023e1b0fa4b0_0 .net *"_ivl_123", 15 0, L_0000023e1b193d08;  1 drivers
v0000023e1b0f9dd0_0 .net *"_ivl_125", 0 0, L_0000023e1b1e04f0;  1 drivers
v0000023e1b0f9d30_0 .net *"_ivl_126", 31 0, L_0000023e1b1e0450;  1 drivers
v0000023e1b0faa50_0 .net *"_ivl_128", 47 0, L_0000023e1b1e10d0;  1 drivers
v0000023e1b0fa550_0 .net *"_ivl_130", 47 0, L_0000023e1b1e0130;  1 drivers
v0000023e1b0fa9b0_0 .net *"_ivl_132", 47 0, L_0000023e1b1e03b0;  1 drivers
v0000023e1b0facd0_0 .net *"_ivl_134", 47 0, L_0000023e1b1dfff0;  1 drivers
v0000023e1b0f95b0_0 .net *"_ivl_14", 0 0, L_0000023e1b0fcf90;  1 drivers
v0000023e1b0f9790_0 .net *"_ivl_140", 0 0, L_0000023e1b192c70;  1 drivers
L_0000023e1b193d98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023e1b0fad70_0 .net/2u *"_ivl_142", 31 0, L_0000023e1b193d98;  1 drivers
L_0000023e1b193e70 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000023e1b0fa690_0 .net/2u *"_ivl_146", 5 0, L_0000023e1b193e70;  1 drivers
v0000023e1b0f9290_0 .net *"_ivl_148", 0 0, L_0000023e1b1df910;  1 drivers
L_0000023e1b193eb8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000023e1b0fa2d0_0 .net/2u *"_ivl_150", 5 0, L_0000023e1b193eb8;  1 drivers
v0000023e1b0f9830_0 .net *"_ivl_152", 0 0, L_0000023e1b1dfb90;  1 drivers
v0000023e1b0fa410_0 .net *"_ivl_155", 0 0, L_0000023e1b1931b0;  1 drivers
L_0000023e1b193f00 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000023e1b0f9e70_0 .net/2u *"_ivl_156", 5 0, L_0000023e1b193f00;  1 drivers
v0000023e1b0f98d0_0 .net *"_ivl_158", 0 0, L_0000023e1b1e1170;  1 drivers
L_0000023e1b193840 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000023e1b0f9a10_0 .net/2u *"_ivl_16", 4 0, L_0000023e1b193840;  1 drivers
v0000023e1b0f9f10_0 .net *"_ivl_161", 0 0, L_0000023e1b193370;  1 drivers
L_0000023e1b193f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023e1b0fa730_0 .net/2u *"_ivl_162", 15 0, L_0000023e1b193f48;  1 drivers
v0000023e1b0f9fb0_0 .net *"_ivl_164", 31 0, L_0000023e1b1dfc30;  1 drivers
v0000023e1b0fa050_0 .net *"_ivl_167", 0 0, L_0000023e1b1e1210;  1 drivers
v0000023e1b0fa910_0 .net *"_ivl_168", 15 0, L_0000023e1b1e1350;  1 drivers
v0000023e1b0faaf0_0 .net *"_ivl_170", 31 0, L_0000023e1b1e1670;  1 drivers
v0000023e1b0fab90_0 .net *"_ivl_174", 31 0, L_0000023e1b1e12b0;  1 drivers
L_0000023e1b193f90 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023e1b0fac30_0 .net *"_ivl_177", 25 0, L_0000023e1b193f90;  1 drivers
L_0000023e1b193fd8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023e1b0fbc00_0 .net/2u *"_ivl_178", 31 0, L_0000023e1b193fd8;  1 drivers
v0000023e1b0fb8e0_0 .net *"_ivl_180", 0 0, L_0000023e1b1e13f0;  1 drivers
L_0000023e1b194020 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000023e1b0fc740_0 .net/2u *"_ivl_182", 5 0, L_0000023e1b194020;  1 drivers
v0000023e1b0fcd80_0 .net *"_ivl_184", 0 0, L_0000023e1b1e1490;  1 drivers
L_0000023e1b194068 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000023e1b0fc1a0_0 .net/2u *"_ivl_186", 5 0, L_0000023e1b194068;  1 drivers
v0000023e1b0fbca0_0 .net *"_ivl_188", 0 0, L_0000023e1b1f3370;  1 drivers
v0000023e1b0fc7e0_0 .net *"_ivl_19", 4 0, L_0000023e1b0fe430;  1 drivers
v0000023e1b0fbd40_0 .net *"_ivl_191", 0 0, L_0000023e1b192ce0;  1 drivers
v0000023e1b0fbf20_0 .net *"_ivl_193", 0 0, L_0000023e1b192f10;  1 drivers
L_0000023e1b1940b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000023e1b0fbde0_0 .net/2u *"_ivl_194", 5 0, L_0000023e1b1940b0;  1 drivers
v0000023e1b0fb980_0 .net *"_ivl_196", 0 0, L_0000023e1b1f32d0;  1 drivers
L_0000023e1b1940f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000023e1b0fcba0_0 .net/2u *"_ivl_198", 31 0, L_0000023e1b1940f8;  1 drivers
L_0000023e1b193768 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000023e1b0fb340_0 .net/2u *"_ivl_2", 5 0, L_0000023e1b193768;  1 drivers
v0000023e1b0fc060_0 .net *"_ivl_20", 4 0, L_0000023e1b0fe890;  1 drivers
v0000023e1b0fc100_0 .net *"_ivl_200", 31 0, L_0000023e1b1f2d30;  1 drivers
v0000023e1b0fca60_0 .net *"_ivl_204", 31 0, L_0000023e1b1f2fb0;  1 drivers
L_0000023e1b194140 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023e1b0fc2e0_0 .net *"_ivl_207", 25 0, L_0000023e1b194140;  1 drivers
L_0000023e1b194188 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023e1b0fb480_0 .net/2u *"_ivl_208", 31 0, L_0000023e1b194188;  1 drivers
v0000023e1b0fb520_0 .net *"_ivl_210", 0 0, L_0000023e1b1f17f0;  1 drivers
L_0000023e1b1941d0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000023e1b0fcb00_0 .net/2u *"_ivl_212", 5 0, L_0000023e1b1941d0;  1 drivers
v0000023e1b0faf80_0 .net *"_ivl_214", 0 0, L_0000023e1b1f1930;  1 drivers
L_0000023e1b194218 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000023e1b0fc240_0 .net/2u *"_ivl_216", 5 0, L_0000023e1b194218;  1 drivers
v0000023e1b0fbb60_0 .net *"_ivl_218", 0 0, L_0000023e1b1f2150;  1 drivers
v0000023e1b0fb020_0 .net *"_ivl_221", 0 0, L_0000023e1b192ff0;  1 drivers
v0000023e1b0fba20_0 .net *"_ivl_223", 0 0, L_0000023e1b192d50;  1 drivers
L_0000023e1b194260 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000023e1b0fbe80_0 .net/2u *"_ivl_224", 5 0, L_0000023e1b194260;  1 drivers
v0000023e1b0fcc40_0 .net *"_ivl_226", 0 0, L_0000023e1b1f21f0;  1 drivers
v0000023e1b0fc380_0 .net *"_ivl_228", 31 0, L_0000023e1b1f2330;  1 drivers
v0000023e1b0fbfc0_0 .net *"_ivl_24", 0 0, L_0000023e1b192ab0;  1 drivers
L_0000023e1b193888 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000023e1b0fb700_0 .net/2u *"_ivl_26", 4 0, L_0000023e1b193888;  1 drivers
v0000023e1b0fb2a0_0 .net *"_ivl_29", 4 0, L_0000023e1b0fe9d0;  1 drivers
v0000023e1b0fbac0_0 .net *"_ivl_32", 0 0, L_0000023e1b193140;  1 drivers
L_0000023e1b1938d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000023e1b0fc420_0 .net/2u *"_ivl_34", 4 0, L_0000023e1b1938d0;  1 drivers
v0000023e1b0fb160_0 .net *"_ivl_37", 4 0, L_0000023e1b0feb10;  1 drivers
v0000023e1b0fc880_0 .net *"_ivl_40", 0 0, L_0000023e1b192b90;  1 drivers
L_0000023e1b193918 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023e1b0fc4c0_0 .net/2u *"_ivl_42", 15 0, L_0000023e1b193918;  1 drivers
v0000023e1b0fc560_0 .net *"_ivl_45", 15 0, L_0000023e1b1e0c70;  1 drivers
v0000023e1b0fc600_0 .net *"_ivl_48", 0 0, L_0000023e1b192ea0;  1 drivers
v0000023e1b0fc6a0_0 .net *"_ivl_5", 5 0, L_0000023e1b0fe2f0;  1 drivers
L_0000023e1b193960 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023e1b0fc920_0 .net/2u *"_ivl_50", 36 0, L_0000023e1b193960;  1 drivers
L_0000023e1b1939a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023e1b0fc9c0_0 .net/2u *"_ivl_52", 31 0, L_0000023e1b1939a8;  1 drivers
v0000023e1b0fcce0_0 .net *"_ivl_55", 4 0, L_0000023e1b1dfd70;  1 drivers
v0000023e1b0faee0_0 .net *"_ivl_56", 36 0, L_0000023e1b1df7d0;  1 drivers
v0000023e1b0fb0c0_0 .net *"_ivl_58", 36 0, L_0000023e1b1e0590;  1 drivers
v0000023e1b0fb200_0 .net *"_ivl_62", 0 0, L_0000023e1b192880;  1 drivers
L_0000023e1b1939f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000023e1b0fb3e0_0 .net/2u *"_ivl_64", 5 0, L_0000023e1b1939f0;  1 drivers
v0000023e1b0fb5c0_0 .net *"_ivl_67", 5 0, L_0000023e1b1e1530;  1 drivers
v0000023e1b0fb660_0 .net *"_ivl_70", 0 0, L_0000023e1b1927a0;  1 drivers
L_0000023e1b193a38 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023e1b0fb7a0_0 .net/2u *"_ivl_72", 57 0, L_0000023e1b193a38;  1 drivers
L_0000023e1b193a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023e1b0fb840_0 .net/2u *"_ivl_74", 31 0, L_0000023e1b193a80;  1 drivers
v0000023e1b0fdf30_0 .net *"_ivl_77", 25 0, L_0000023e1b1df870;  1 drivers
v0000023e1b0fe7f0_0 .net *"_ivl_78", 57 0, L_0000023e1b1e0630;  1 drivers
v0000023e1b0fd210_0 .net *"_ivl_8", 0 0, L_0000023e1b192c00;  1 drivers
v0000023e1b0fcef0_0 .net *"_ivl_80", 57 0, L_0000023e1b1e0270;  1 drivers
L_0000023e1b193ac8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000023e1b0febb0_0 .net/2u *"_ivl_84", 31 0, L_0000023e1b193ac8;  1 drivers
L_0000023e1b193b10 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000023e1b0fd2b0_0 .net/2u *"_ivl_88", 5 0, L_0000023e1b193b10;  1 drivers
v0000023e1b0fde90_0 .net *"_ivl_90", 0 0, L_0000023e1b1e0d10;  1 drivers
L_0000023e1b193b58 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000023e1b0fd7b0_0 .net/2u *"_ivl_92", 5 0, L_0000023e1b193b58;  1 drivers
v0000023e1b0fd850_0 .net *"_ivl_94", 0 0, L_0000023e1b1e0770;  1 drivers
v0000023e1b0fd350_0 .net *"_ivl_97", 0 0, L_0000023e1b1930d0;  1 drivers
v0000023e1b0fd0d0_0 .net *"_ivl_98", 47 0, L_0000023e1b1e0bd0;  1 drivers
v0000023e1b0fec50_0 .net "adderResult", 31 0, L_0000023e1b1dfaf0;  1 drivers
v0000023e1b0fd3f0_0 .net "address", 31 0, L_0000023e1b1dfeb0;  1 drivers
v0000023e1b0fd030_0 .net "clk", 0 0, L_0000023e1b1935a0;  alias, 1 drivers
v0000023e1b0fdc10_0 .var "cycles_consumed", 31 0;
v0000023e1b0fecf0_0 .net "extImm", 31 0, L_0000023e1b1dfcd0;  1 drivers
v0000023e1b0fd670_0 .net "funct", 5 0, L_0000023e1b1dff50;  1 drivers
v0000023e1b0fd530_0 .net "hlt", 0 0, v0000023e1b0c1820_0;  1 drivers
v0000023e1b0fe4d0_0 .net "imm", 15 0, L_0000023e1b1df9b0;  1 drivers
v0000023e1b0fd8f0_0 .net "immediate", 31 0, L_0000023e1b1f2dd0;  1 drivers
v0000023e1b0fe570_0 .net "input_clk", 0 0, v0000023e1b0fd710_0;  1 drivers
v0000023e1b0fd170_0 .net "instruction", 31 0, L_0000023e1b1e0db0;  1 drivers
v0000023e1b0fd5d0_0 .net "memoryReadData", 31 0, v0000023e1b0f82c0_0;  1 drivers
v0000023e1b0fdb70_0 .net "nextPC", 31 0, L_0000023e1b1e01d0;  1 drivers
v0000023e1b0fe070_0 .net "opcode", 5 0, L_0000023e1b0fe390;  1 drivers
v0000023e1b0fe750_0 .net "rd", 4 0, L_0000023e1b0fe930;  1 drivers
v0000023e1b0fe610_0 .net "readData1", 31 0, L_0000023e1b192f80;  1 drivers
v0000023e1b0fd990_0 .net "readData1_w", 31 0, L_0000023e1b1f3050;  1 drivers
v0000023e1b0fda30_0 .net "readData2", 31 0, L_0000023e1b192b20;  1 drivers
v0000023e1b0fdfd0_0 .net "rs", 4 0, L_0000023e1b0fea70;  1 drivers
v0000023e1b0fed90_0 .net "rst", 0 0, v0000023e1b0fe250_0;  1 drivers
v0000023e1b0fdad0_0 .net "rt", 4 0, L_0000023e1b1e0a90;  1 drivers
v0000023e1b0fe6b0_0 .net "shamt", 31 0, L_0000023e1b1e0f90;  1 drivers
v0000023e1b0fdcb0_0 .net "wire_instruction", 31 0, L_0000023e1b192dc0;  1 drivers
v0000023e1b0fd490_0 .net "writeData", 31 0, L_0000023e1b1f2290;  1 drivers
v0000023e1b0fe110_0 .net "zero", 0 0, L_0000023e1b1f2470;  1 drivers
L_0000023e1b0fe2f0 .part L_0000023e1b1e0db0, 26, 6;
L_0000023e1b0fe390 .functor MUXZ 6, L_0000023e1b0fe2f0, L_0000023e1b193768, L_0000023e1b193610, C4<>;
L_0000023e1b0fcf90 .cmp/eq 6, L_0000023e1b0fe390, L_0000023e1b1937f8;
L_0000023e1b0fe430 .part L_0000023e1b1e0db0, 11, 5;
L_0000023e1b0fe890 .functor MUXZ 5, L_0000023e1b0fe430, L_0000023e1b193840, L_0000023e1b0fcf90, C4<>;
L_0000023e1b0fe930 .functor MUXZ 5, L_0000023e1b0fe890, L_0000023e1b1937b0, L_0000023e1b192c00, C4<>;
L_0000023e1b0fe9d0 .part L_0000023e1b1e0db0, 21, 5;
L_0000023e1b0fea70 .functor MUXZ 5, L_0000023e1b0fe9d0, L_0000023e1b193888, L_0000023e1b192ab0, C4<>;
L_0000023e1b0feb10 .part L_0000023e1b1e0db0, 16, 5;
L_0000023e1b1e0a90 .functor MUXZ 5, L_0000023e1b0feb10, L_0000023e1b1938d0, L_0000023e1b193140, C4<>;
L_0000023e1b1e0c70 .part L_0000023e1b1e0db0, 0, 16;
L_0000023e1b1df9b0 .functor MUXZ 16, L_0000023e1b1e0c70, L_0000023e1b193918, L_0000023e1b192b90, C4<>;
L_0000023e1b1dfd70 .part L_0000023e1b1e0db0, 6, 5;
L_0000023e1b1df7d0 .concat [ 5 32 0 0], L_0000023e1b1dfd70, L_0000023e1b1939a8;
L_0000023e1b1e0590 .functor MUXZ 37, L_0000023e1b1df7d0, L_0000023e1b193960, L_0000023e1b192ea0, C4<>;
L_0000023e1b1e0f90 .part L_0000023e1b1e0590, 0, 32;
L_0000023e1b1e1530 .part L_0000023e1b1e0db0, 0, 6;
L_0000023e1b1dff50 .functor MUXZ 6, L_0000023e1b1e1530, L_0000023e1b1939f0, L_0000023e1b192880, C4<>;
L_0000023e1b1df870 .part L_0000023e1b1e0db0, 0, 26;
L_0000023e1b1e0630 .concat [ 26 32 0 0], L_0000023e1b1df870, L_0000023e1b193a80;
L_0000023e1b1e0270 .functor MUXZ 58, L_0000023e1b1e0630, L_0000023e1b193a38, L_0000023e1b1927a0, C4<>;
L_0000023e1b1dfeb0 .part L_0000023e1b1e0270, 0, 32;
L_0000023e1b1e0b30 .arith/sum 32, v0000023e1b0f7500_0, L_0000023e1b193ac8;
L_0000023e1b1e0d10 .cmp/eq 6, L_0000023e1b0fe390, L_0000023e1b193b10;
L_0000023e1b1e0770 .cmp/eq 6, L_0000023e1b0fe390, L_0000023e1b193b58;
L_0000023e1b1e0bd0 .concat [ 32 16 0 0], L_0000023e1b1dfeb0, L_0000023e1b193ba0;
L_0000023e1b1e0950 .concat [ 6 26 0 0], L_0000023e1b0fe390, L_0000023e1b193be8;
L_0000023e1b1e0e50 .cmp/eq 32, L_0000023e1b1e0950, L_0000023e1b193c30;
L_0000023e1b1e15d0 .cmp/eq 6, L_0000023e1b1dff50, L_0000023e1b193c78;
L_0000023e1b1e09f0 .concat [ 32 16 0 0], L_0000023e1b192f80, L_0000023e1b193cc0;
L_0000023e1b1e0310 .concat [ 32 16 0 0], v0000023e1b0f7500_0, L_0000023e1b193d08;
L_0000023e1b1e04f0 .part L_0000023e1b1df9b0, 15, 1;
LS_0000023e1b1e0450_0_0 .concat [ 1 1 1 1], L_0000023e1b1e04f0, L_0000023e1b1e04f0, L_0000023e1b1e04f0, L_0000023e1b1e04f0;
LS_0000023e1b1e0450_0_4 .concat [ 1 1 1 1], L_0000023e1b1e04f0, L_0000023e1b1e04f0, L_0000023e1b1e04f0, L_0000023e1b1e04f0;
LS_0000023e1b1e0450_0_8 .concat [ 1 1 1 1], L_0000023e1b1e04f0, L_0000023e1b1e04f0, L_0000023e1b1e04f0, L_0000023e1b1e04f0;
LS_0000023e1b1e0450_0_12 .concat [ 1 1 1 1], L_0000023e1b1e04f0, L_0000023e1b1e04f0, L_0000023e1b1e04f0, L_0000023e1b1e04f0;
LS_0000023e1b1e0450_0_16 .concat [ 1 1 1 1], L_0000023e1b1e04f0, L_0000023e1b1e04f0, L_0000023e1b1e04f0, L_0000023e1b1e04f0;
LS_0000023e1b1e0450_0_20 .concat [ 1 1 1 1], L_0000023e1b1e04f0, L_0000023e1b1e04f0, L_0000023e1b1e04f0, L_0000023e1b1e04f0;
LS_0000023e1b1e0450_0_24 .concat [ 1 1 1 1], L_0000023e1b1e04f0, L_0000023e1b1e04f0, L_0000023e1b1e04f0, L_0000023e1b1e04f0;
LS_0000023e1b1e0450_0_28 .concat [ 1 1 1 1], L_0000023e1b1e04f0, L_0000023e1b1e04f0, L_0000023e1b1e04f0, L_0000023e1b1e04f0;
LS_0000023e1b1e0450_1_0 .concat [ 4 4 4 4], LS_0000023e1b1e0450_0_0, LS_0000023e1b1e0450_0_4, LS_0000023e1b1e0450_0_8, LS_0000023e1b1e0450_0_12;
LS_0000023e1b1e0450_1_4 .concat [ 4 4 4 4], LS_0000023e1b1e0450_0_16, LS_0000023e1b1e0450_0_20, LS_0000023e1b1e0450_0_24, LS_0000023e1b1e0450_0_28;
L_0000023e1b1e0450 .concat [ 16 16 0 0], LS_0000023e1b1e0450_1_0, LS_0000023e1b1e0450_1_4;
L_0000023e1b1e10d0 .concat [ 16 32 0 0], L_0000023e1b1df9b0, L_0000023e1b1e0450;
L_0000023e1b1e0130 .arith/sum 48, L_0000023e1b1e0310, L_0000023e1b1e10d0;
L_0000023e1b1e03b0 .functor MUXZ 48, L_0000023e1b1e0130, L_0000023e1b1e09f0, L_0000023e1b193060, C4<>;
L_0000023e1b1dfff0 .functor MUXZ 48, L_0000023e1b1e03b0, L_0000023e1b1e0bd0, L_0000023e1b1930d0, C4<>;
L_0000023e1b1dfaf0 .part L_0000023e1b1dfff0, 0, 32;
L_0000023e1b1e01d0 .functor MUXZ 32, L_0000023e1b1e0b30, L_0000023e1b1dfaf0, v0000023e1b0f6ec0_0, C4<>;
L_0000023e1b1e0db0 .functor MUXZ 32, L_0000023e1b192dc0, L_0000023e1b193d98, L_0000023e1b192c70, C4<>;
L_0000023e1b1df910 .cmp/eq 6, L_0000023e1b0fe390, L_0000023e1b193e70;
L_0000023e1b1dfb90 .cmp/eq 6, L_0000023e1b0fe390, L_0000023e1b193eb8;
L_0000023e1b1e1170 .cmp/eq 6, L_0000023e1b0fe390, L_0000023e1b193f00;
L_0000023e1b1dfc30 .concat [ 16 16 0 0], L_0000023e1b1df9b0, L_0000023e1b193f48;
L_0000023e1b1e1210 .part L_0000023e1b1df9b0, 15, 1;
LS_0000023e1b1e1350_0_0 .concat [ 1 1 1 1], L_0000023e1b1e1210, L_0000023e1b1e1210, L_0000023e1b1e1210, L_0000023e1b1e1210;
LS_0000023e1b1e1350_0_4 .concat [ 1 1 1 1], L_0000023e1b1e1210, L_0000023e1b1e1210, L_0000023e1b1e1210, L_0000023e1b1e1210;
LS_0000023e1b1e1350_0_8 .concat [ 1 1 1 1], L_0000023e1b1e1210, L_0000023e1b1e1210, L_0000023e1b1e1210, L_0000023e1b1e1210;
LS_0000023e1b1e1350_0_12 .concat [ 1 1 1 1], L_0000023e1b1e1210, L_0000023e1b1e1210, L_0000023e1b1e1210, L_0000023e1b1e1210;
L_0000023e1b1e1350 .concat [ 4 4 4 4], LS_0000023e1b1e1350_0_0, LS_0000023e1b1e1350_0_4, LS_0000023e1b1e1350_0_8, LS_0000023e1b1e1350_0_12;
L_0000023e1b1e1670 .concat [ 16 16 0 0], L_0000023e1b1df9b0, L_0000023e1b1e1350;
L_0000023e1b1dfcd0 .functor MUXZ 32, L_0000023e1b1e1670, L_0000023e1b1dfc30, L_0000023e1b193370, C4<>;
L_0000023e1b1e12b0 .concat [ 6 26 0 0], L_0000023e1b0fe390, L_0000023e1b193f90;
L_0000023e1b1e13f0 .cmp/eq 32, L_0000023e1b1e12b0, L_0000023e1b193fd8;
L_0000023e1b1e1490 .cmp/eq 6, L_0000023e1b1dff50, L_0000023e1b194020;
L_0000023e1b1f3370 .cmp/eq 6, L_0000023e1b1dff50, L_0000023e1b194068;
L_0000023e1b1f32d0 .cmp/eq 6, L_0000023e1b0fe390, L_0000023e1b1940b0;
L_0000023e1b1f2d30 .functor MUXZ 32, L_0000023e1b1dfcd0, L_0000023e1b1940f8, L_0000023e1b1f32d0, C4<>;
L_0000023e1b1f2dd0 .functor MUXZ 32, L_0000023e1b1f2d30, L_0000023e1b1e0f90, L_0000023e1b192f10, C4<>;
L_0000023e1b1f2fb0 .concat [ 6 26 0 0], L_0000023e1b0fe390, L_0000023e1b194140;
L_0000023e1b1f17f0 .cmp/eq 32, L_0000023e1b1f2fb0, L_0000023e1b194188;
L_0000023e1b1f1930 .cmp/eq 6, L_0000023e1b1dff50, L_0000023e1b1941d0;
L_0000023e1b1f2150 .cmp/eq 6, L_0000023e1b1dff50, L_0000023e1b194218;
L_0000023e1b1f21f0 .cmp/eq 6, L_0000023e1b0fe390, L_0000023e1b194260;
L_0000023e1b1f2330 .functor MUXZ 32, L_0000023e1b192f80, v0000023e1b0f7500_0, L_0000023e1b1f21f0, C4<>;
L_0000023e1b1f3050 .functor MUXZ 32, L_0000023e1b1f2330, L_0000023e1b192b20, L_0000023e1b192d50, C4<>;
S_0000023e1b0636f0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000023e1b063560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000023e1b0cb730 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000023e1b1928f0 .functor NOT 1, v0000023e1b0c31c0_0, C4<0>, C4<0>, C4<0>;
v0000023e1b0c2860_0 .net *"_ivl_0", 0 0, L_0000023e1b1928f0;  1 drivers
v0000023e1b0c2400_0 .net "in1", 31 0, L_0000023e1b192b20;  alias, 1 drivers
v0000023e1b0c2220_0 .net "in2", 31 0, L_0000023e1b1f2dd0;  alias, 1 drivers
v0000023e1b0c1e60_0 .net "out", 31 0, L_0000023e1b1f3230;  alias, 1 drivers
v0000023e1b0c25e0_0 .net "s", 0 0, v0000023e1b0c31c0_0;  alias, 1 drivers
L_0000023e1b1f3230 .functor MUXZ 32, L_0000023e1b1f2dd0, L_0000023e1b192b20, L_0000023e1b1928f0, C4<>;
S_0000023e1b1569c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000023e1b063560;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000023e1b190090 .param/l "RType" 0 4 2, C4<000000>;
P_0000023e1b1900c8 .param/l "add" 0 4 5, C4<100000>;
P_0000023e1b190100 .param/l "addi" 0 4 8, C4<001000>;
P_0000023e1b190138 .param/l "addu" 0 4 5, C4<100001>;
P_0000023e1b190170 .param/l "and_" 0 4 5, C4<100100>;
P_0000023e1b1901a8 .param/l "andi" 0 4 8, C4<001100>;
P_0000023e1b1901e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000023e1b190218 .param/l "bne" 0 4 10, C4<000101>;
P_0000023e1b190250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000023e1b190288 .param/l "j" 0 4 12, C4<000010>;
P_0000023e1b1902c0 .param/l "jal" 0 4 12, C4<000011>;
P_0000023e1b1902f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000023e1b190330 .param/l "lw" 0 4 8, C4<100011>;
P_0000023e1b190368 .param/l "nor_" 0 4 5, C4<100111>;
P_0000023e1b1903a0 .param/l "or_" 0 4 5, C4<100101>;
P_0000023e1b1903d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000023e1b190410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000023e1b190448 .param/l "sll" 0 4 6, C4<000000>;
P_0000023e1b190480 .param/l "slt" 0 4 5, C4<101010>;
P_0000023e1b1904b8 .param/l "slti" 0 4 8, C4<101010>;
P_0000023e1b1904f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000023e1b190528 .param/l "sub" 0 4 5, C4<100010>;
P_0000023e1b190560 .param/l "subu" 0 4 5, C4<100011>;
P_0000023e1b190598 .param/l "sw" 0 4 8, C4<101011>;
P_0000023e1b1905d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000023e1b190608 .param/l "xori" 0 4 8, C4<001110>;
v0000023e1b0c3440_0 .var "ALUOp", 3 0;
v0000023e1b0c31c0_0 .var "ALUSrc", 0 0;
v0000023e1b0c22c0_0 .var "MemReadEn", 0 0;
v0000023e1b0c3260_0 .var "MemWriteEn", 0 0;
v0000023e1b0c34e0_0 .var "MemtoReg", 0 0;
v0000023e1b0c16e0_0 .var "RegDst", 0 0;
v0000023e1b0c2b80_0 .var "RegWriteEn", 0 0;
v0000023e1b0c2c20_0 .net "funct", 5 0, L_0000023e1b1dff50;  alias, 1 drivers
v0000023e1b0c1820_0 .var "hlt", 0 0;
v0000023e1b0c2680_0 .net "opcode", 5 0, L_0000023e1b0fe390;  alias, 1 drivers
v0000023e1b0c2360_0 .net "rst", 0 0, v0000023e1b0fe250_0;  alias, 1 drivers
E_0000023e1b0cc1f0 .event anyedge, v0000023e1b0c2360_0, v0000023e1b0c2680_0, v0000023e1b0c2c20_0;
S_0000023e1b0f6ce0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000023e1b063560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000023e1b0cb7b0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000023e1b192dc0 .functor BUFZ 32, L_0000023e1b1e0ef0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023e1b0c2900_0 .net "Data_Out", 31 0, L_0000023e1b192dc0;  alias, 1 drivers
v0000023e1b0c18c0 .array "InstMem", 0 1023, 31 0;
v0000023e1b0c1960_0 .net *"_ivl_0", 31 0, L_0000023e1b1e0ef0;  1 drivers
v0000023e1b0c2a40_0 .net *"_ivl_3", 9 0, L_0000023e1b1e06d0;  1 drivers
v0000023e1b0c29a0_0 .net *"_ivl_4", 11 0, L_0000023e1b1e0090;  1 drivers
L_0000023e1b193d50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023e1b0c2d60_0 .net *"_ivl_7", 1 0, L_0000023e1b193d50;  1 drivers
v0000023e1b0c2e00_0 .net "addr", 31 0, v0000023e1b0f7500_0;  alias, 1 drivers
v0000023e1b0c1a00_0 .var/i "i", 31 0;
L_0000023e1b1e0ef0 .array/port v0000023e1b0c18c0, L_0000023e1b1e0090;
L_0000023e1b1e06d0 .part v0000023e1b0f7500_0, 0, 10;
L_0000023e1b1e0090 .concat [ 10 2 0 0], L_0000023e1b1e06d0, L_0000023e1b193d50;
S_0000023e1b156b50 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000023e1b063560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000023e1b192f80 .functor BUFZ 32, L_0000023e1b1e0810, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023e1b192b20 .functor BUFZ 32, L_0000023e1b1e1030, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023e1b0c1be0_0 .net *"_ivl_0", 31 0, L_0000023e1b1e0810;  1 drivers
v0000023e1b0c1f00_0 .net *"_ivl_10", 6 0, L_0000023e1b1e08b0;  1 drivers
L_0000023e1b193e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023e1b0a3610_0 .net *"_ivl_13", 1 0, L_0000023e1b193e28;  1 drivers
v0000023e1b0a3930_0 .net *"_ivl_2", 6 0, L_0000023e1b1dfe10;  1 drivers
L_0000023e1b193de0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023e1b0f7dc0_0 .net *"_ivl_5", 1 0, L_0000023e1b193de0;  1 drivers
v0000023e1b0f7e60_0 .net *"_ivl_8", 31 0, L_0000023e1b1e1030;  1 drivers
v0000023e1b0f71e0_0 .net "clk", 0 0, L_0000023e1b1935a0;  alias, 1 drivers
v0000023e1b0f7000_0 .var/i "i", 31 0;
v0000023e1b0f8b80_0 .net "readData1", 31 0, L_0000023e1b192f80;  alias, 1 drivers
v0000023e1b0f7280_0 .net "readData2", 31 0, L_0000023e1b192b20;  alias, 1 drivers
v0000023e1b0f8860_0 .net "readRegister1", 4 0, L_0000023e1b0fea70;  alias, 1 drivers
v0000023e1b0f8ae0_0 .net "readRegister2", 4 0, L_0000023e1b1e0a90;  alias, 1 drivers
v0000023e1b0f7780 .array "registers", 31 0, 31 0;
v0000023e1b0f89a0_0 .net "rst", 0 0, v0000023e1b0fe250_0;  alias, 1 drivers
v0000023e1b0f7460_0 .net "we", 0 0, v0000023e1b0c2b80_0;  alias, 1 drivers
v0000023e1b0f8400_0 .net "writeData", 31 0, L_0000023e1b1f2290;  alias, 1 drivers
v0000023e1b0f7820_0 .net "writeRegister", 4 0, L_0000023e1b1dfa50;  alias, 1 drivers
E_0000023e1b0cb9b0/0 .event negedge, v0000023e1b0c2360_0;
E_0000023e1b0cb9b0/1 .event posedge, v0000023e1b0f71e0_0;
E_0000023e1b0cb9b0 .event/or E_0000023e1b0cb9b0/0, E_0000023e1b0cb9b0/1;
L_0000023e1b1e0810 .array/port v0000023e1b0f7780, L_0000023e1b1dfe10;
L_0000023e1b1dfe10 .concat [ 5 2 0 0], L_0000023e1b0fea70, L_0000023e1b193de0;
L_0000023e1b1e1030 .array/port v0000023e1b0f7780, L_0000023e1b1e08b0;
L_0000023e1b1e08b0 .concat [ 5 2 0 0], L_0000023e1b1e0a90, L_0000023e1b193e28;
S_0000023e1b061390 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000023e1b156b50;
 .timescale 0 0;
v0000023e1b0c1b40_0 .var/i "i", 31 0;
S_0000023e1b061520 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000023e1b063560;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000023e1b0cbb30 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000023e1b192810 .functor NOT 1, v0000023e1b0c16e0_0, C4<0>, C4<0>, C4<0>;
v0000023e1b0f8c20_0 .net *"_ivl_0", 0 0, L_0000023e1b192810;  1 drivers
v0000023e1b0f78c0_0 .net "in1", 4 0, L_0000023e1b1e0a90;  alias, 1 drivers
v0000023e1b0f8220_0 .net "in2", 4 0, L_0000023e1b0fe930;  alias, 1 drivers
v0000023e1b0f7f00_0 .net "out", 4 0, L_0000023e1b1dfa50;  alias, 1 drivers
v0000023e1b0f7960_0 .net "s", 0 0, v0000023e1b0c16e0_0;  alias, 1 drivers
L_0000023e1b1dfa50 .functor MUXZ 5, L_0000023e1b0fe930, L_0000023e1b1e0a90, L_0000023e1b192810, C4<>;
S_0000023e1b04b120 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000023e1b063560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000023e1b0cb6f0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000023e1b193450 .functor NOT 1, v0000023e1b0c34e0_0, C4<0>, C4<0>, C4<0>;
v0000023e1b0f8720_0 .net *"_ivl_0", 0 0, L_0000023e1b193450;  1 drivers
v0000023e1b0f8d60_0 .net "in1", 31 0, v0000023e1b0f8680_0;  alias, 1 drivers
v0000023e1b0f7be0_0 .net "in2", 31 0, v0000023e1b0f82c0_0;  alias, 1 drivers
v0000023e1b0f7fa0_0 .net "out", 31 0, L_0000023e1b1f2290;  alias, 1 drivers
v0000023e1b0f8040_0 .net "s", 0 0, v0000023e1b0c34e0_0;  alias, 1 drivers
L_0000023e1b1f2290 .functor MUXZ 32, v0000023e1b0f82c0_0, v0000023e1b0f8680_0, L_0000023e1b193450, C4<>;
S_0000023e1b04b2b0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000023e1b063560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000023e1b08e950 .param/l "ADD" 0 9 12, C4<0000>;
P_0000023e1b08e988 .param/l "AND" 0 9 12, C4<0010>;
P_0000023e1b08e9c0 .param/l "NOR" 0 9 12, C4<0101>;
P_0000023e1b08e9f8 .param/l "OR" 0 9 12, C4<0011>;
P_0000023e1b08ea30 .param/l "SGT" 0 9 12, C4<0111>;
P_0000023e1b08ea68 .param/l "SLL" 0 9 12, C4<1000>;
P_0000023e1b08eaa0 .param/l "SLT" 0 9 12, C4<0110>;
P_0000023e1b08ead8 .param/l "SRL" 0 9 12, C4<1001>;
P_0000023e1b08eb10 .param/l "SUB" 0 9 12, C4<0001>;
P_0000023e1b08eb48 .param/l "XOR" 0 9 12, C4<0100>;
P_0000023e1b08eb80 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000023e1b08ebb8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000023e1b1942a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023e1b0f8cc0_0 .net/2u *"_ivl_0", 31 0, L_0000023e1b1942a8;  1 drivers
v0000023e1b0f76e0_0 .net "opSel", 3 0, v0000023e1b0c3440_0;  alias, 1 drivers
v0000023e1b0f7320_0 .net "operand1", 31 0, L_0000023e1b1f3050;  alias, 1 drivers
v0000023e1b0f7a00_0 .net "operand2", 31 0, L_0000023e1b1f3230;  alias, 1 drivers
v0000023e1b0f8680_0 .var "result", 31 0;
v0000023e1b0f73c0_0 .net "zero", 0 0, L_0000023e1b1f2470;  alias, 1 drivers
E_0000023e1b0cc4f0 .event anyedge, v0000023e1b0c3440_0, v0000023e1b0f7320_0, v0000023e1b0c1e60_0;
L_0000023e1b1f2470 .cmp/eq 32, v0000023e1b0f8680_0, L_0000023e1b1942a8;
S_0000023e1b08ec00 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000023e1b063560;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000023e1b191660 .param/l "RType" 0 4 2, C4<000000>;
P_0000023e1b191698 .param/l "add" 0 4 5, C4<100000>;
P_0000023e1b1916d0 .param/l "addi" 0 4 8, C4<001000>;
P_0000023e1b191708 .param/l "addu" 0 4 5, C4<100001>;
P_0000023e1b191740 .param/l "and_" 0 4 5, C4<100100>;
P_0000023e1b191778 .param/l "andi" 0 4 8, C4<001100>;
P_0000023e1b1917b0 .param/l "beq" 0 4 10, C4<000100>;
P_0000023e1b1917e8 .param/l "bne" 0 4 10, C4<000101>;
P_0000023e1b191820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000023e1b191858 .param/l "j" 0 4 12, C4<000010>;
P_0000023e1b191890 .param/l "jal" 0 4 12, C4<000011>;
P_0000023e1b1918c8 .param/l "jr" 0 4 6, C4<001000>;
P_0000023e1b191900 .param/l "lw" 0 4 8, C4<100011>;
P_0000023e1b191938 .param/l "nor_" 0 4 5, C4<100111>;
P_0000023e1b191970 .param/l "or_" 0 4 5, C4<100101>;
P_0000023e1b1919a8 .param/l "ori" 0 4 8, C4<001101>;
P_0000023e1b1919e0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000023e1b191a18 .param/l "sll" 0 4 6, C4<000000>;
P_0000023e1b191a50 .param/l "slt" 0 4 5, C4<101010>;
P_0000023e1b191a88 .param/l "slti" 0 4 8, C4<101010>;
P_0000023e1b191ac0 .param/l "srl" 0 4 6, C4<000010>;
P_0000023e1b191af8 .param/l "sub" 0 4 5, C4<100010>;
P_0000023e1b191b30 .param/l "subu" 0 4 5, C4<100011>;
P_0000023e1b191b68 .param/l "sw" 0 4 8, C4<101011>;
P_0000023e1b191ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000023e1b191bd8 .param/l "xori" 0 4 8, C4<001110>;
v0000023e1b0f6ec0_0 .var "PCsrc", 0 0;
v0000023e1b0f84a0_0 .net "funct", 5 0, L_0000023e1b1dff50;  alias, 1 drivers
v0000023e1b0f7aa0_0 .net "opcode", 5 0, L_0000023e1b0fe390;  alias, 1 drivers
v0000023e1b0f87c0_0 .net "operand1", 31 0, L_0000023e1b192f80;  alias, 1 drivers
v0000023e1b0f8180_0 .net "operand2", 31 0, L_0000023e1b1f3230;  alias, 1 drivers
v0000023e1b0f7b40_0 .net "rst", 0 0, v0000023e1b0fe250_0;  alias, 1 drivers
E_0000023e1b0cb9f0/0 .event anyedge, v0000023e1b0c2360_0, v0000023e1b0c2680_0, v0000023e1b0f8b80_0, v0000023e1b0c1e60_0;
E_0000023e1b0cb9f0/1 .event anyedge, v0000023e1b0c2c20_0;
E_0000023e1b0cb9f0 .event/or E_0000023e1b0cb9f0/0, E_0000023e1b0cb9f0/1;
S_0000023e1b191c20 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000023e1b063560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000023e1b0f6f60 .array "DataMem", 0 1023, 31 0;
v0000023e1b0f70a0_0 .net "address", 31 0, v0000023e1b0f8680_0;  alias, 1 drivers
v0000023e1b0f7c80_0 .net "clock", 0 0, L_0000023e1b192e30;  1 drivers
v0000023e1b0f8900_0 .net "data", 31 0, L_0000023e1b192b20;  alias, 1 drivers
v0000023e1b0f7d20_0 .var/i "i", 31 0;
v0000023e1b0f82c0_0 .var "q", 31 0;
v0000023e1b0f80e0_0 .net "rden", 0 0, v0000023e1b0c22c0_0;  alias, 1 drivers
v0000023e1b0f8360_0 .net "wren", 0 0, v0000023e1b0c3260_0;  alias, 1 drivers
E_0000023e1b0cc0f0 .event posedge, v0000023e1b0f7c80_0;
S_0000023e1b191db0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000023e1b063560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000023e1b0cb770 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000023e1b0f7140_0 .net "PCin", 31 0, L_0000023e1b1e01d0;  alias, 1 drivers
v0000023e1b0f7500_0 .var "PCout", 31 0;
v0000023e1b0f8540_0 .net "clk", 0 0, L_0000023e1b1935a0;  alias, 1 drivers
v0000023e1b0f85e0_0 .net "rst", 0 0, v0000023e1b0fe250_0;  alias, 1 drivers
    .scope S_0000023e1b08ec00;
T_0 ;
    %wait E_0000023e1b0cb9f0;
    %load/vec4 v0000023e1b0f7b40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023e1b0f6ec0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000023e1b0f7aa0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000023e1b0f87c0_0;
    %load/vec4 v0000023e1b0f8180_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000023e1b0f7aa0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000023e1b0f87c0_0;
    %load/vec4 v0000023e1b0f8180_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000023e1b0f7aa0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000023e1b0f7aa0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000023e1b0f7aa0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000023e1b0f84a0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000023e1b0f6ec0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000023e1b191db0;
T_1 ;
    %wait E_0000023e1b0cb9b0;
    %load/vec4 v0000023e1b0f85e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000023e1b0f7500_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000023e1b0f7140_0;
    %assign/vec4 v0000023e1b0f7500_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000023e1b0f6ce0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023e1b0c1a00_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000023e1b0c1a00_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000023e1b0c1a00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023e1b0c18c0, 0, 4;
    %load/vec4 v0000023e1b0c1a00_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023e1b0c1a00_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023e1b0c18c0, 0, 4;
    %pushi/vec4 872546315, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023e1b0c18c0, 0, 4;
    %pushi/vec4 939720716, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023e1b0c18c0, 0, 4;
    %pushi/vec4 2236448, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023e1b0c18c0, 0, 4;
    %pushi/vec4 8595490, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023e1b0c18c0, 0, 4;
    %pushi/vec4 2306084, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023e1b0c18c0, 0, 4;
    %pushi/vec4 4405285, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023e1b0c18c0, 0, 4;
    %pushi/vec4 4407335, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023e1b0c18c0, 0, 4;
    %pushi/vec4 2246694, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023e1b0c18c0, 0, 4;
    %pushi/vec4 2248746, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023e1b0c18c0, 0, 4;
    %pushi/vec4 6379563, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023e1b0c18c0, 0, 4;
    %pushi/vec4 90240, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023e1b0c18c0, 0, 4;
    %pushi/vec4 157762, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023e1b0c18c0, 0, 4;
    %pushi/vec4 2349727744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023e1b0c18c0, 0, 4;
    %pushi/vec4 2885943296, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023e1b0c18c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023e1b0c18c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023e1b0c18c0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023e1b0c18c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023e1b0c18c0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000023e1b1569c0;
T_3 ;
    %wait E_0000023e1b0cc1f0;
    %load/vec4 v0000023e1b0c2360_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000023e1b0c1820_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000023e1b0c3440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023e1b0c31c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023e1b0c2b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023e1b0c3260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023e1b0c34e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023e1b0c22c0_0, 0;
    %assign/vec4 v0000023e1b0c16e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000023e1b0c1820_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000023e1b0c3440_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000023e1b0c31c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000023e1b0c2b80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000023e1b0c3260_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000023e1b0c34e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000023e1b0c22c0_0, 0, 1;
    %store/vec4 v0000023e1b0c16e0_0, 0, 1;
    %load/vec4 v0000023e1b0c2680_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e1b0c1820_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e1b0c16e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e1b0c2b80_0, 0;
    %load/vec4 v0000023e1b0c2c20_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023e1b0c3440_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023e1b0c3440_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000023e1b0c3440_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000023e1b0c3440_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000023e1b0c3440_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000023e1b0c3440_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000023e1b0c3440_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000023e1b0c3440_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000023e1b0c3440_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000023e1b0c3440_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e1b0c31c0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000023e1b0c3440_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e1b0c31c0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000023e1b0c3440_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023e1b0c3440_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e1b0c2b80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e1b0c16e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e1b0c31c0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e1b0c2b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023e1b0c16e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e1b0c31c0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000023e1b0c3440_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e1b0c2b80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e1b0c31c0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000023e1b0c3440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e1b0c2b80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e1b0c31c0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000023e1b0c3440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e1b0c2b80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e1b0c31c0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000023e1b0c3440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e1b0c2b80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e1b0c31c0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e1b0c22c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e1b0c2b80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e1b0c31c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e1b0c34e0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e1b0c3260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e1b0c31c0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000023e1b0c3440_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000023e1b0c3440_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000023e1b156b50;
T_4 ;
    %wait E_0000023e1b0cb9b0;
    %fork t_1, S_0000023e1b061390;
    %jmp t_0;
    .scope S_0000023e1b061390;
t_1 ;
    %load/vec4 v0000023e1b0f89a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023e1b0c1b40_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000023e1b0c1b40_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000023e1b0c1b40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023e1b0f7780, 0, 4;
    %load/vec4 v0000023e1b0c1b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023e1b0c1b40_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000023e1b0f7460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000023e1b0f8400_0;
    %load/vec4 v0000023e1b0f7820_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023e1b0f7780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023e1b0f7780, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000023e1b156b50;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000023e1b156b50;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023e1b0f7000_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000023e1b0f7000_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000023e1b0f7000_0;
    %ix/getv/s 4, v0000023e1b0f7000_0;
    %load/vec4a v0000023e1b0f7780, 4;
    %ix/getv/s 4, v0000023e1b0f7000_0;
    %load/vec4a v0000023e1b0f7780, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000023e1b0f7000_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023e1b0f7000_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000023e1b04b2b0;
T_6 ;
    %wait E_0000023e1b0cc4f0;
    %load/vec4 v0000023e1b0f76e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000023e1b0f8680_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000023e1b0f7320_0;
    %load/vec4 v0000023e1b0f7a00_0;
    %add;
    %assign/vec4 v0000023e1b0f8680_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000023e1b0f7320_0;
    %load/vec4 v0000023e1b0f7a00_0;
    %sub;
    %assign/vec4 v0000023e1b0f8680_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000023e1b0f7320_0;
    %load/vec4 v0000023e1b0f7a00_0;
    %and;
    %assign/vec4 v0000023e1b0f8680_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000023e1b0f7320_0;
    %load/vec4 v0000023e1b0f7a00_0;
    %or;
    %assign/vec4 v0000023e1b0f8680_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000023e1b0f7320_0;
    %load/vec4 v0000023e1b0f7a00_0;
    %xor;
    %assign/vec4 v0000023e1b0f8680_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000023e1b0f7320_0;
    %load/vec4 v0000023e1b0f7a00_0;
    %or;
    %inv;
    %assign/vec4 v0000023e1b0f8680_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000023e1b0f7320_0;
    %load/vec4 v0000023e1b0f7a00_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000023e1b0f8680_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000023e1b0f7a00_0;
    %load/vec4 v0000023e1b0f7320_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000023e1b0f8680_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000023e1b0f7320_0;
    %ix/getv 4, v0000023e1b0f7a00_0;
    %shiftl 4;
    %assign/vec4 v0000023e1b0f8680_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000023e1b0f7320_0;
    %ix/getv 4, v0000023e1b0f7a00_0;
    %shiftr 4;
    %assign/vec4 v0000023e1b0f8680_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000023e1b191c20;
T_7 ;
    %wait E_0000023e1b0cc0f0;
    %load/vec4 v0000023e1b0f80e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000023e1b0f70a0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000023e1b0f6f60, 4;
    %assign/vec4 v0000023e1b0f82c0_0, 0;
T_7.0 ;
    %load/vec4 v0000023e1b0f8360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000023e1b0f8900_0;
    %ix/getv 3, v0000023e1b0f70a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023e1b0f6f60, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000023e1b191c20;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023e1b0f7d20_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000023e1b0f7d20_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000023e1b0f7d20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023e1b0f6f60, 0, 4;
    %load/vec4 v0000023e1b0f7d20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023e1b0f7d20_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023e1b0f6f60, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000023e1b191c20;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023e1b0f7d20_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000023e1b0f7d20_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000023e1b0f7d20_0;
    %load/vec4a v0000023e1b0f6f60, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000023e1b0f7d20_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000023e1b0f7d20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023e1b0f7d20_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000023e1b063560;
T_10 ;
    %wait E_0000023e1b0cb9b0;
    %load/vec4 v0000023e1b0fed90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023e1b0fdc10_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000023e1b0fdc10_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000023e1b0fdc10_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000023e1b0b8500;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023e1b0fd710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023e1b0fe250_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000023e1b0b8500;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000023e1b0fd710_0;
    %inv;
    %assign/vec4 v0000023e1b0fd710_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000023e1b0b8500;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./DataManipulation/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023e1b0fe250_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023e1b0fe250_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000023e1b0fe1b0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
