Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed May  4 00:12:31 2022
| Host         : EE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_2_wrapper_timing_summary_routed.rpt -pb design_2_wrapper_timing_summary_routed.pb -rpx design_2_wrapper_timing_summary_routed.rpx
| Design       : design_2_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.048    -1241.458                   2470                25495        0.020        0.000                      0                25495        7.500        0.000                       0                  6629  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 8.750}      17.500          57.143          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -1.048    -1241.458                   2470                25037        0.020        0.000                      0                25037        7.500        0.000                       0                  6629  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.287        0.000                      0                  458        0.632        0.000                      0                  458  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         2470  Failing Endpoints,  Worst Slack       -1.048ns,  Total Violation    -1241.458ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.048ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_108_110/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.544ns  (logic 4.863ns (27.718%)  route 12.681ns (72.282%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT3=1 LUT5=3 LUT6=9 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 20.173 - 17.500 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        1.713     3.007    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X68Y24         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y24         FDCE (Prop_fdce_C_Q)         0.456     3.463 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/Q
                         net (fo=34, routed)          0.754     4.217    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_1[28]
    SLICE_X69Y24         LUT6 (Prop_lut6_I0_O)        0.124     4.341 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=4, routed)           0.166     4.507    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X69Y24         LUT6 (Prop_lut6_I0_O)        0.124     4.631 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_19/O
                         net (fo=37, routed)          0.564     5.194    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out
    SLICE_X68Y25         LUT5 (Prop_lut5_I3_O)        0.124     5.318 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_21/O
                         net (fo=4, routed)           0.757     6.075    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_21_n_0
    SLICE_X67Y24         LUT5 (Prop_lut5_I3_O)        0.124     6.199 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20_rewire/O
                         net (fo=2, routed)           0.334     6.533    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20_n_0
    SLICE_X67Y25         LUT6 (Prop_lut6_I5_O)        0.124     6.657 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_9/O
                         net (fo=36, routed)          0.816     7.474    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_12_17/ADDRC3
    SLICE_X66Y22         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     7.627 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_12_17/RAMC/O
                         net (fo=2, routed)           1.187     8.813    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out1_0[16]
    SLICE_X67Y28         LUT6 (Prop_lut6_I0_O)        0.331     9.144 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_35/O
                         net (fo=1, routed)           0.284     9.428    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_35_n_0
    SLICE_X65Y28         LUT5 (Prop_lut5_I4_O)        0.124     9.552 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_25/O
                         net (fo=1, routed)           0.000     9.552    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_25_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.102 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.102    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_16_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.330 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_13/CO[2]
                         net (fo=1, routed)           0.287    10.617    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[24]_i_4_0[0]
    SLICE_X67Y29         LUT6 (Prop_lut6_I3_O)        0.313    10.930 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_8/O
                         net (fo=3, routed)           0.176    11.106    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X67Y29         LUT2 (Prop_lut2_I0_O)        0.124    11.230 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_4/O
                         net (fo=30, routed)          0.753    11.983    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_4_n_0
    SLICE_X68Y29         LUT6 (Prop_lut6_I5_O)        0.124    12.107 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_22/O
                         net (fo=11, routed)          0.224    12.331    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_22_n_0
    SLICE_X68Y29         LUT6 (Prop_lut6_I2_O)        0.124    12.455 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_9/O
                         net (fo=176, routed)         1.262    13.717    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_38_38/A0
    SLICE_X62Y29         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.173    13.890 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_38_38/RAMS64E_A/O
                         net (fo=1, routed)           0.000    13.890    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_38_38/OA
    SLICE_X62Y29         MUXF7 (Prop_muxf7_I1_O)      0.214    14.104 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_38_38/F7.A/O
                         net (fo=1, routed)           0.000    14.104    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_38_38/O1
    SLICE_X62Y29         MUXF8 (Prop_muxf8_I1_O)      0.088    14.192 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_38_38/F8/O
                         net (fo=2, routed)           1.111    15.303    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_38_38_n_0
    SLICE_X61Y33         LUT6 (Prop_lut6_I0_O)        0.319    15.622 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_19/O
                         net (fo=1, routed)           0.000    15.622    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_19_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.172 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_8/CO[3]
                         net (fo=2, routed)           0.916    17.087    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/i___75__2_i_2_0[0]
    SLICE_X57Y37         LUT2 (Prop_lut2_I0_O)        0.124    17.211 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/i___20_i_1/O
                         net (fo=135, routed)         0.748    17.960    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/i___17_i_7
    SLICE_X55Y36         LUT3 (Prop_lut3_I1_O)        0.124    18.084 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/i___49_i_1/O
                         net (fo=8, routed)           0.972    19.056    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables_reg[0]_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I1_O)        0.124    19.180 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_4/O
                         net (fo=344, routed)         1.371    20.551    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_108_110/WE
    SLICE_X38Y39         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_108_110/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        1.493    20.173    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_108_110/WCLK
    SLICE_X38Y39         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_108_110/RAMA/CLK
                         clock pessimism              0.129    20.301    
                         clock uncertainty           -0.265    20.037    
    SLICE_X38Y39         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    19.504    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_108_110/RAMA
  -------------------------------------------------------------------
                         required time                         19.504    
                         arrival time                         -20.551    
  -------------------------------------------------------------------
                         slack                                 -1.048    

Slack (VIOLATED) :        -1.048ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_108_110/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.544ns  (logic 4.863ns (27.718%)  route 12.681ns (72.282%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT3=1 LUT5=3 LUT6=9 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 20.173 - 17.500 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        1.713     3.007    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X68Y24         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y24         FDCE (Prop_fdce_C_Q)         0.456     3.463 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/Q
                         net (fo=34, routed)          0.754     4.217    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_1[28]
    SLICE_X69Y24         LUT6 (Prop_lut6_I0_O)        0.124     4.341 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=4, routed)           0.166     4.507    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X69Y24         LUT6 (Prop_lut6_I0_O)        0.124     4.631 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_19/O
                         net (fo=37, routed)          0.564     5.194    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out
    SLICE_X68Y25         LUT5 (Prop_lut5_I3_O)        0.124     5.318 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_21/O
                         net (fo=4, routed)           0.757     6.075    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_21_n_0
    SLICE_X67Y24         LUT5 (Prop_lut5_I3_O)        0.124     6.199 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20_rewire/O
                         net (fo=2, routed)           0.334     6.533    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20_n_0
    SLICE_X67Y25         LUT6 (Prop_lut6_I5_O)        0.124     6.657 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_9/O
                         net (fo=36, routed)          0.816     7.474    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_12_17/ADDRC3
    SLICE_X66Y22         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     7.627 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_12_17/RAMC/O
                         net (fo=2, routed)           1.187     8.813    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out1_0[16]
    SLICE_X67Y28         LUT6 (Prop_lut6_I0_O)        0.331     9.144 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_35/O
                         net (fo=1, routed)           0.284     9.428    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_35_n_0
    SLICE_X65Y28         LUT5 (Prop_lut5_I4_O)        0.124     9.552 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_25/O
                         net (fo=1, routed)           0.000     9.552    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_25_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.102 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.102    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_16_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.330 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_13/CO[2]
                         net (fo=1, routed)           0.287    10.617    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[24]_i_4_0[0]
    SLICE_X67Y29         LUT6 (Prop_lut6_I3_O)        0.313    10.930 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_8/O
                         net (fo=3, routed)           0.176    11.106    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X67Y29         LUT2 (Prop_lut2_I0_O)        0.124    11.230 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_4/O
                         net (fo=30, routed)          0.753    11.983    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_4_n_0
    SLICE_X68Y29         LUT6 (Prop_lut6_I5_O)        0.124    12.107 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_22/O
                         net (fo=11, routed)          0.224    12.331    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_22_n_0
    SLICE_X68Y29         LUT6 (Prop_lut6_I2_O)        0.124    12.455 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_9/O
                         net (fo=176, routed)         1.262    13.717    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_38_38/A0
    SLICE_X62Y29         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.173    13.890 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_38_38/RAMS64E_A/O
                         net (fo=1, routed)           0.000    13.890    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_38_38/OA
    SLICE_X62Y29         MUXF7 (Prop_muxf7_I1_O)      0.214    14.104 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_38_38/F7.A/O
                         net (fo=1, routed)           0.000    14.104    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_38_38/O1
    SLICE_X62Y29         MUXF8 (Prop_muxf8_I1_O)      0.088    14.192 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_38_38/F8/O
                         net (fo=2, routed)           1.111    15.303    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_38_38_n_0
    SLICE_X61Y33         LUT6 (Prop_lut6_I0_O)        0.319    15.622 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_19/O
                         net (fo=1, routed)           0.000    15.622    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_19_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.172 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_8/CO[3]
                         net (fo=2, routed)           0.916    17.087    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/i___75__2_i_2_0[0]
    SLICE_X57Y37         LUT2 (Prop_lut2_I0_O)        0.124    17.211 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/i___20_i_1/O
                         net (fo=135, routed)         0.748    17.960    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/i___17_i_7
    SLICE_X55Y36         LUT3 (Prop_lut3_I1_O)        0.124    18.084 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/i___49_i_1/O
                         net (fo=8, routed)           0.972    19.056    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables_reg[0]_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I1_O)        0.124    19.180 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_4/O
                         net (fo=344, routed)         1.371    20.551    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_108_110/WE
    SLICE_X38Y39         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_108_110/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        1.493    20.173    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_108_110/WCLK
    SLICE_X38Y39         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_108_110/RAMB/CLK
                         clock pessimism              0.129    20.301    
                         clock uncertainty           -0.265    20.037    
    SLICE_X38Y39         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    19.504    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_108_110/RAMB
  -------------------------------------------------------------------
                         required time                         19.504    
                         arrival time                         -20.551    
  -------------------------------------------------------------------
                         slack                                 -1.048    

Slack (VIOLATED) :        -1.048ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_108_110/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.544ns  (logic 4.863ns (27.718%)  route 12.681ns (72.282%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT3=1 LUT5=3 LUT6=9 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 20.173 - 17.500 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        1.713     3.007    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X68Y24         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y24         FDCE (Prop_fdce_C_Q)         0.456     3.463 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/Q
                         net (fo=34, routed)          0.754     4.217    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_1[28]
    SLICE_X69Y24         LUT6 (Prop_lut6_I0_O)        0.124     4.341 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=4, routed)           0.166     4.507    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X69Y24         LUT6 (Prop_lut6_I0_O)        0.124     4.631 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_19/O
                         net (fo=37, routed)          0.564     5.194    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out
    SLICE_X68Y25         LUT5 (Prop_lut5_I3_O)        0.124     5.318 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_21/O
                         net (fo=4, routed)           0.757     6.075    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_21_n_0
    SLICE_X67Y24         LUT5 (Prop_lut5_I3_O)        0.124     6.199 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20_rewire/O
                         net (fo=2, routed)           0.334     6.533    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20_n_0
    SLICE_X67Y25         LUT6 (Prop_lut6_I5_O)        0.124     6.657 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_9/O
                         net (fo=36, routed)          0.816     7.474    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_12_17/ADDRC3
    SLICE_X66Y22         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     7.627 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_12_17/RAMC/O
                         net (fo=2, routed)           1.187     8.813    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out1_0[16]
    SLICE_X67Y28         LUT6 (Prop_lut6_I0_O)        0.331     9.144 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_35/O
                         net (fo=1, routed)           0.284     9.428    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_35_n_0
    SLICE_X65Y28         LUT5 (Prop_lut5_I4_O)        0.124     9.552 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_25/O
                         net (fo=1, routed)           0.000     9.552    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_25_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.102 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.102    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_16_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.330 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_13/CO[2]
                         net (fo=1, routed)           0.287    10.617    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[24]_i_4_0[0]
    SLICE_X67Y29         LUT6 (Prop_lut6_I3_O)        0.313    10.930 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_8/O
                         net (fo=3, routed)           0.176    11.106    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X67Y29         LUT2 (Prop_lut2_I0_O)        0.124    11.230 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_4/O
                         net (fo=30, routed)          0.753    11.983    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_4_n_0
    SLICE_X68Y29         LUT6 (Prop_lut6_I5_O)        0.124    12.107 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_22/O
                         net (fo=11, routed)          0.224    12.331    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_22_n_0
    SLICE_X68Y29         LUT6 (Prop_lut6_I2_O)        0.124    12.455 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_9/O
                         net (fo=176, routed)         1.262    13.717    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_38_38/A0
    SLICE_X62Y29         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.173    13.890 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_38_38/RAMS64E_A/O
                         net (fo=1, routed)           0.000    13.890    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_38_38/OA
    SLICE_X62Y29         MUXF7 (Prop_muxf7_I1_O)      0.214    14.104 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_38_38/F7.A/O
                         net (fo=1, routed)           0.000    14.104    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_38_38/O1
    SLICE_X62Y29         MUXF8 (Prop_muxf8_I1_O)      0.088    14.192 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_38_38/F8/O
                         net (fo=2, routed)           1.111    15.303    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_38_38_n_0
    SLICE_X61Y33         LUT6 (Prop_lut6_I0_O)        0.319    15.622 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_19/O
                         net (fo=1, routed)           0.000    15.622    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_19_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.172 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_8/CO[3]
                         net (fo=2, routed)           0.916    17.087    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/i___75__2_i_2_0[0]
    SLICE_X57Y37         LUT2 (Prop_lut2_I0_O)        0.124    17.211 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/i___20_i_1/O
                         net (fo=135, routed)         0.748    17.960    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/i___17_i_7
    SLICE_X55Y36         LUT3 (Prop_lut3_I1_O)        0.124    18.084 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/i___49_i_1/O
                         net (fo=8, routed)           0.972    19.056    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables_reg[0]_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I1_O)        0.124    19.180 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_4/O
                         net (fo=344, routed)         1.371    20.551    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_108_110/WE
    SLICE_X38Y39         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_108_110/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        1.493    20.173    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_108_110/WCLK
    SLICE_X38Y39         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_108_110/RAMC/CLK
                         clock pessimism              0.129    20.301    
                         clock uncertainty           -0.265    20.037    
    SLICE_X38Y39         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    19.504    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_108_110/RAMC
  -------------------------------------------------------------------
                         required time                         19.504    
                         arrival time                         -20.551    
  -------------------------------------------------------------------
                         slack                                 -1.048    

Slack (VIOLATED) :        -1.048ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_108_110/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.544ns  (logic 4.863ns (27.718%)  route 12.681ns (72.282%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT3=1 LUT5=3 LUT6=9 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 20.173 - 17.500 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        1.713     3.007    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X68Y24         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y24         FDCE (Prop_fdce_C_Q)         0.456     3.463 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/Q
                         net (fo=34, routed)          0.754     4.217    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_1[28]
    SLICE_X69Y24         LUT6 (Prop_lut6_I0_O)        0.124     4.341 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=4, routed)           0.166     4.507    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X69Y24         LUT6 (Prop_lut6_I0_O)        0.124     4.631 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_19/O
                         net (fo=37, routed)          0.564     5.194    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out
    SLICE_X68Y25         LUT5 (Prop_lut5_I3_O)        0.124     5.318 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_21/O
                         net (fo=4, routed)           0.757     6.075    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_21_n_0
    SLICE_X67Y24         LUT5 (Prop_lut5_I3_O)        0.124     6.199 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20_rewire/O
                         net (fo=2, routed)           0.334     6.533    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20_n_0
    SLICE_X67Y25         LUT6 (Prop_lut6_I5_O)        0.124     6.657 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_9/O
                         net (fo=36, routed)          0.816     7.474    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_12_17/ADDRC3
    SLICE_X66Y22         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     7.627 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_12_17/RAMC/O
                         net (fo=2, routed)           1.187     8.813    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out1_0[16]
    SLICE_X67Y28         LUT6 (Prop_lut6_I0_O)        0.331     9.144 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_35/O
                         net (fo=1, routed)           0.284     9.428    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_35_n_0
    SLICE_X65Y28         LUT5 (Prop_lut5_I4_O)        0.124     9.552 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_25/O
                         net (fo=1, routed)           0.000     9.552    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_25_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.102 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.102    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_16_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.330 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_13/CO[2]
                         net (fo=1, routed)           0.287    10.617    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[24]_i_4_0[0]
    SLICE_X67Y29         LUT6 (Prop_lut6_I3_O)        0.313    10.930 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_8/O
                         net (fo=3, routed)           0.176    11.106    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X67Y29         LUT2 (Prop_lut2_I0_O)        0.124    11.230 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_4/O
                         net (fo=30, routed)          0.753    11.983    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_4_n_0
    SLICE_X68Y29         LUT6 (Prop_lut6_I5_O)        0.124    12.107 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_22/O
                         net (fo=11, routed)          0.224    12.331    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_22_n_0
    SLICE_X68Y29         LUT6 (Prop_lut6_I2_O)        0.124    12.455 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_9/O
                         net (fo=176, routed)         1.262    13.717    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_38_38/A0
    SLICE_X62Y29         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.173    13.890 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_38_38/RAMS64E_A/O
                         net (fo=1, routed)           0.000    13.890    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_38_38/OA
    SLICE_X62Y29         MUXF7 (Prop_muxf7_I1_O)      0.214    14.104 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_38_38/F7.A/O
                         net (fo=1, routed)           0.000    14.104    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_38_38/O1
    SLICE_X62Y29         MUXF8 (Prop_muxf8_I1_O)      0.088    14.192 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_38_38/F8/O
                         net (fo=2, routed)           1.111    15.303    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_38_38_n_0
    SLICE_X61Y33         LUT6 (Prop_lut6_I0_O)        0.319    15.622 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_19/O
                         net (fo=1, routed)           0.000    15.622    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_19_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.172 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_8/CO[3]
                         net (fo=2, routed)           0.916    17.087    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/i___75__2_i_2_0[0]
    SLICE_X57Y37         LUT2 (Prop_lut2_I0_O)        0.124    17.211 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/i___20_i_1/O
                         net (fo=135, routed)         0.748    17.960    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/i___17_i_7
    SLICE_X55Y36         LUT3 (Prop_lut3_I1_O)        0.124    18.084 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/i___49_i_1/O
                         net (fo=8, routed)           0.972    19.056    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables_reg[0]_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I1_O)        0.124    19.180 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_4/O
                         net (fo=344, routed)         1.371    20.551    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_108_110/WE
    SLICE_X38Y39         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_108_110/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        1.493    20.173    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_108_110/WCLK
    SLICE_X38Y39         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_108_110/RAMD/CLK
                         clock pessimism              0.129    20.301    
                         clock uncertainty           -0.265    20.037    
    SLICE_X38Y39         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    19.504    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_108_110/RAMD
  -------------------------------------------------------------------
                         required time                         19.504    
                         arrival time                         -20.551    
  -------------------------------------------------------------------
                         slack                                 -1.048    

Slack (VIOLATED) :        -1.047ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_93_95/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.740ns  (logic 4.966ns (27.990%)  route 12.775ns (72.010%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT4=1 LUT5=3 LUT6=9 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 20.167 - 17.500 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        1.713     3.007    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X68Y24         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y24         FDCE (Prop_fdce_C_Q)         0.456     3.463 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/Q
                         net (fo=34, routed)          0.754     4.217    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_1[28]
    SLICE_X69Y24         LUT6 (Prop_lut6_I0_O)        0.124     4.341 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=4, routed)           0.166     4.507    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X69Y24         LUT6 (Prop_lut6_I0_O)        0.124     4.631 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_19/O
                         net (fo=37, routed)          0.564     5.194    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out
    SLICE_X68Y25         LUT5 (Prop_lut5_I3_O)        0.124     5.318 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_21/O
                         net (fo=4, routed)           0.757     6.075    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_21_n_0
    SLICE_X67Y24         LUT5 (Prop_lut5_I3_O)        0.124     6.199 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20_rewire/O
                         net (fo=2, routed)           0.334     6.533    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20_n_0
    SLICE_X67Y25         LUT6 (Prop_lut6_I5_O)        0.124     6.657 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_9/O
                         net (fo=36, routed)          0.816     7.474    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_12_17/ADDRC3
    SLICE_X66Y22         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     7.627 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_12_17/RAMC/O
                         net (fo=2, routed)           1.187     8.813    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out1_0[16]
    SLICE_X67Y28         LUT6 (Prop_lut6_I0_O)        0.331     9.144 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_35/O
                         net (fo=1, routed)           0.284     9.428    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_35_n_0
    SLICE_X65Y28         LUT5 (Prop_lut5_I4_O)        0.124     9.552 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_25/O
                         net (fo=1, routed)           0.000     9.552    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_25_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.102 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.102    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_16_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.330 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_13/CO[2]
                         net (fo=1, routed)           0.287    10.617    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[24]_i_4_0[0]
    SLICE_X67Y29         LUT6 (Prop_lut6_I3_O)        0.313    10.930 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_8/O
                         net (fo=3, routed)           0.176    11.106    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X67Y29         LUT2 (Prop_lut2_I0_O)        0.124    11.230 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_4/O
                         net (fo=30, routed)          0.753    11.983    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_4_n_0
    SLICE_X68Y29         LUT6 (Prop_lut6_I5_O)        0.124    12.107 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_22/O
                         net (fo=11, routed)          0.224    12.331    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_22_n_0
    SLICE_X68Y29         LUT6 (Prop_lut6_I2_O)        0.124    12.455 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_9/O
                         net (fo=176, routed)         1.381    13.836    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/A0
    SLICE_X58Y31         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.276    14.111 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.111    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/OA
    SLICE_X58Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    14.325 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/F7.A/O
                         net (fo=1, routed)           0.000    14.325    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/O1
    SLICE_X58Y31         MUXF8 (Prop_muxf8_I1_O)      0.088    14.413 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/F8/O
                         net (fo=2, routed)           1.031    15.444    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I0_O)        0.319    15.763 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_25/O
                         net (fo=1, routed)           0.000    15.763    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_25_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.313 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_10/CO[3]
                         net (fo=2, routed)           0.893    17.206    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/CO[0]
    SLICE_X55Y36         LUT2 (Prop_lut2_I0_O)        0.124    17.330 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/i___20_i_2/O
                         net (fo=175, routed)         0.838    18.168    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/i___17_i_9
    SLICE_X55Y38         LUT4 (Prop_lut4_I1_O)        0.124    18.292 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_63_65_i_8/O
                         net (fo=56, routed)          1.203    19.496    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_22
    SLICE_X52Y38         LUT6 (Prop_lut6_I4_O)        0.124    19.620 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_93_95_i_3/O
                         net (fo=8, routed)           1.128    20.747    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_93_95/DIC
    SLICE_X32Y33         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_93_95/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        1.488    20.167    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_93_95/WCLK
    SLICE_X32Y33         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_93_95/RAMC/CLK
                         clock pessimism              0.129    20.296    
                         clock uncertainty           -0.265    20.032    
    SLICE_X32Y33         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331    19.701    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_93_95/RAMC
  -------------------------------------------------------------------
                         required time                         19.701    
                         arrival time                         -20.747    
  -------------------------------------------------------------------
                         slack                                 -1.047    

Slack (VIOLATED) :        -1.013ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_64_127_63_65/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.738ns  (logic 4.966ns (27.994%)  route 12.772ns (72.006%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT4=1 LUT5=3 LUT6=9 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 20.217 - 17.500 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        1.713     3.007    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X68Y24         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y24         FDCE (Prop_fdce_C_Q)         0.456     3.463 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/Q
                         net (fo=34, routed)          0.754     4.217    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_1[28]
    SLICE_X69Y24         LUT6 (Prop_lut6_I0_O)        0.124     4.341 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=4, routed)           0.166     4.507    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X69Y24         LUT6 (Prop_lut6_I0_O)        0.124     4.631 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_19/O
                         net (fo=37, routed)          0.564     5.194    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out
    SLICE_X68Y25         LUT5 (Prop_lut5_I3_O)        0.124     5.318 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_21/O
                         net (fo=4, routed)           0.757     6.075    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_21_n_0
    SLICE_X67Y24         LUT5 (Prop_lut5_I3_O)        0.124     6.199 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20_rewire/O
                         net (fo=2, routed)           0.334     6.533    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20_n_0
    SLICE_X67Y25         LUT6 (Prop_lut6_I5_O)        0.124     6.657 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_9/O
                         net (fo=36, routed)          0.816     7.474    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_12_17/ADDRC3
    SLICE_X66Y22         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     7.627 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_12_17/RAMC/O
                         net (fo=2, routed)           1.187     8.813    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out1_0[16]
    SLICE_X67Y28         LUT6 (Prop_lut6_I0_O)        0.331     9.144 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_35/O
                         net (fo=1, routed)           0.284     9.428    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_35_n_0
    SLICE_X65Y28         LUT5 (Prop_lut5_I4_O)        0.124     9.552 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_25/O
                         net (fo=1, routed)           0.000     9.552    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_25_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.102 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.102    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_16_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.330 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_13/CO[2]
                         net (fo=1, routed)           0.287    10.617    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[24]_i_4_0[0]
    SLICE_X67Y29         LUT6 (Prop_lut6_I3_O)        0.313    10.930 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_8/O
                         net (fo=3, routed)           0.176    11.106    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X67Y29         LUT2 (Prop_lut2_I0_O)        0.124    11.230 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_4/O
                         net (fo=30, routed)          0.753    11.983    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_4_n_0
    SLICE_X68Y29         LUT6 (Prop_lut6_I5_O)        0.124    12.107 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_22/O
                         net (fo=11, routed)          0.224    12.331    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_22_n_0
    SLICE_X68Y29         LUT6 (Prop_lut6_I2_O)        0.124    12.455 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_9/O
                         net (fo=176, routed)         1.381    13.836    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/A0
    SLICE_X58Y31         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.276    14.111 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.111    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/OA
    SLICE_X58Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    14.325 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/F7.A/O
                         net (fo=1, routed)           0.000    14.325    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/O1
    SLICE_X58Y31         MUXF8 (Prop_muxf8_I1_O)      0.088    14.413 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/F8/O
                         net (fo=2, routed)           1.031    15.444    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I0_O)        0.319    15.763 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_25/O
                         net (fo=1, routed)           0.000    15.763    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_25_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.313 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_10/CO[3]
                         net (fo=2, routed)           0.893    17.206    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/CO[0]
    SLICE_X55Y36         LUT2 (Prop_lut2_I0_O)        0.124    17.330 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/i___20_i_2/O
                         net (fo=175, routed)         0.838    18.168    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/i___17_i_9
    SLICE_X55Y38         LUT4 (Prop_lut4_I1_O)        0.124    18.292 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_63_65_i_8/O
                         net (fo=56, routed)          1.405    19.697    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[8]_0
    SLICE_X53Y46         LUT6 (Prop_lut6_I4_O)        0.124    19.821 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_63_65_i_2/O
                         net (fo=8, routed)           0.924    20.745    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_64_127_63_65/DIB
    SLICE_X58Y50         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_64_127_63_65/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        1.538    20.217    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_64_127_63_65/WCLK
    SLICE_X58Y50         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_64_127_63_65/RAMB/CLK
                         clock pessimism              0.115    20.332    
                         clock uncertainty           -0.265    20.067    
    SLICE_X58Y50         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335    19.732    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_64_127_63_65/RAMB
  -------------------------------------------------------------------
                         required time                         19.732    
                         arrival time                         -20.745    
  -------------------------------------------------------------------
                         slack                                 -1.013    

Slack (VIOLATED) :        -1.010ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_87_89/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.707ns  (logic 4.966ns (28.042%)  route 12.742ns (71.958%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT4=1 LUT5=3 LUT6=9 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 20.167 - 17.500 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        1.713     3.007    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X68Y24         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y24         FDCE (Prop_fdce_C_Q)         0.456     3.463 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/Q
                         net (fo=34, routed)          0.754     4.217    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_1[28]
    SLICE_X69Y24         LUT6 (Prop_lut6_I0_O)        0.124     4.341 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=4, routed)           0.166     4.507    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X69Y24         LUT6 (Prop_lut6_I0_O)        0.124     4.631 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_19/O
                         net (fo=37, routed)          0.564     5.194    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out
    SLICE_X68Y25         LUT5 (Prop_lut5_I3_O)        0.124     5.318 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_21/O
                         net (fo=4, routed)           0.757     6.075    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_21_n_0
    SLICE_X67Y24         LUT5 (Prop_lut5_I3_O)        0.124     6.199 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20_rewire/O
                         net (fo=2, routed)           0.334     6.533    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20_n_0
    SLICE_X67Y25         LUT6 (Prop_lut6_I5_O)        0.124     6.657 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_9/O
                         net (fo=36, routed)          0.816     7.474    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_12_17/ADDRC3
    SLICE_X66Y22         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     7.627 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_12_17/RAMC/O
                         net (fo=2, routed)           1.187     8.813    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out1_0[16]
    SLICE_X67Y28         LUT6 (Prop_lut6_I0_O)        0.331     9.144 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_35/O
                         net (fo=1, routed)           0.284     9.428    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_35_n_0
    SLICE_X65Y28         LUT5 (Prop_lut5_I4_O)        0.124     9.552 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_25/O
                         net (fo=1, routed)           0.000     9.552    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_25_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.102 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.102    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_16_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.330 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_13/CO[2]
                         net (fo=1, routed)           0.287    10.617    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[24]_i_4_0[0]
    SLICE_X67Y29         LUT6 (Prop_lut6_I3_O)        0.313    10.930 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_8/O
                         net (fo=3, routed)           0.176    11.106    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X67Y29         LUT2 (Prop_lut2_I0_O)        0.124    11.230 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_4/O
                         net (fo=30, routed)          0.753    11.983    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_4_n_0
    SLICE_X68Y29         LUT6 (Prop_lut6_I5_O)        0.124    12.107 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_22/O
                         net (fo=11, routed)          0.224    12.331    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_22_n_0
    SLICE_X68Y29         LUT6 (Prop_lut6_I2_O)        0.124    12.455 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_9/O
                         net (fo=176, routed)         1.381    13.836    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/A0
    SLICE_X58Y31         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.276    14.111 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.111    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/OA
    SLICE_X58Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    14.325 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/F7.A/O
                         net (fo=1, routed)           0.000    14.325    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/O1
    SLICE_X58Y31         MUXF8 (Prop_muxf8_I1_O)      0.088    14.413 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/F8/O
                         net (fo=2, routed)           1.031    15.444    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I0_O)        0.319    15.763 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_25/O
                         net (fo=1, routed)           0.000    15.763    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_25_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.313 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_10/CO[3]
                         net (fo=2, routed)           0.893    17.206    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/CO[0]
    SLICE_X55Y36         LUT2 (Prop_lut2_I0_O)        0.124    17.330 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/i___20_i_2/O
                         net (fo=175, routed)         0.838    18.168    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/i___17_i_9
    SLICE_X55Y38         LUT4 (Prop_lut4_I1_O)        0.124    18.292 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_63_65_i_8/O
                         net (fo=56, routed)          1.398    19.690    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_22
    SLICE_X49Y35         LUT6 (Prop_lut6_I4_O)        0.124    19.814 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_87_89_i_1/O
                         net (fo=8, routed)           0.900    20.714    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_87_89/DIA
    SLICE_X34Y32         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_87_89/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        1.488    20.167    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_87_89/WCLK
    SLICE_X34Y32         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_87_89/RAMA/CLK
                         clock pessimism              0.129    20.296    
                         clock uncertainty           -0.265    20.032    
    SLICE_X34Y32         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327    19.705    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_87_89/RAMA
  -------------------------------------------------------------------
                         required time                         19.705    
                         arrival time                         -20.714    
  -------------------------------------------------------------------
                         slack                                 -1.010    

Slack (VIOLATED) :        -1.003ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_45_47/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.579ns  (logic 4.863ns (27.663%)  route 12.716ns (72.337%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT3=1 LUT5=3 LUT6=9 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 20.251 - 17.500 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        1.713     3.007    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X68Y24         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y24         FDCE (Prop_fdce_C_Q)         0.456     3.463 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/Q
                         net (fo=34, routed)          0.754     4.217    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_1[28]
    SLICE_X69Y24         LUT6 (Prop_lut6_I0_O)        0.124     4.341 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=4, routed)           0.166     4.507    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X69Y24         LUT6 (Prop_lut6_I0_O)        0.124     4.631 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_19/O
                         net (fo=37, routed)          0.564     5.194    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out
    SLICE_X68Y25         LUT5 (Prop_lut5_I3_O)        0.124     5.318 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_21/O
                         net (fo=4, routed)           0.757     6.075    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_21_n_0
    SLICE_X67Y24         LUT5 (Prop_lut5_I3_O)        0.124     6.199 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20_rewire/O
                         net (fo=2, routed)           0.334     6.533    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20_n_0
    SLICE_X67Y25         LUT6 (Prop_lut6_I5_O)        0.124     6.657 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_9/O
                         net (fo=36, routed)          0.816     7.474    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_12_17/ADDRC3
    SLICE_X66Y22         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     7.627 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_12_17/RAMC/O
                         net (fo=2, routed)           1.187     8.813    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out1_0[16]
    SLICE_X67Y28         LUT6 (Prop_lut6_I0_O)        0.331     9.144 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_35/O
                         net (fo=1, routed)           0.284     9.428    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_35_n_0
    SLICE_X65Y28         LUT5 (Prop_lut5_I4_O)        0.124     9.552 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_25/O
                         net (fo=1, routed)           0.000     9.552    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_25_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.102 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.102    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_16_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.330 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_13/CO[2]
                         net (fo=1, routed)           0.287    10.617    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[24]_i_4_0[0]
    SLICE_X67Y29         LUT6 (Prop_lut6_I3_O)        0.313    10.930 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_8/O
                         net (fo=3, routed)           0.176    11.106    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X67Y29         LUT2 (Prop_lut2_I0_O)        0.124    11.230 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_4/O
                         net (fo=30, routed)          0.753    11.983    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_4_n_0
    SLICE_X68Y29         LUT6 (Prop_lut6_I5_O)        0.124    12.107 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_22/O
                         net (fo=11, routed)          0.224    12.331    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_22_n_0
    SLICE_X68Y29         LUT6 (Prop_lut6_I2_O)        0.124    12.455 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_9/O
                         net (fo=176, routed)         1.262    13.717    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_38_38/A0
    SLICE_X62Y29         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.173    13.890 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_38_38/RAMS64E_A/O
                         net (fo=1, routed)           0.000    13.890    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_38_38/OA
    SLICE_X62Y29         MUXF7 (Prop_muxf7_I1_O)      0.214    14.104 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_38_38/F7.A/O
                         net (fo=1, routed)           0.000    14.104    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_38_38/O1
    SLICE_X62Y29         MUXF8 (Prop_muxf8_I1_O)      0.088    14.192 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_38_38/F8/O
                         net (fo=2, routed)           1.111    15.303    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_38_38_n_0
    SLICE_X61Y33         LUT6 (Prop_lut6_I0_O)        0.319    15.622 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_19/O
                         net (fo=1, routed)           0.000    15.622    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_19_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.172 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_8/CO[3]
                         net (fo=2, routed)           0.916    17.087    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/i___75__2_i_2_0[0]
    SLICE_X57Y37         LUT2 (Prop_lut2_I0_O)        0.124    17.211 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/i___20_i_1/O
                         net (fo=135, routed)         0.748    17.960    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/i___17_i_7
    SLICE_X55Y36         LUT3 (Prop_lut3_I1_O)        0.124    18.084 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/i___49_i_1/O
                         net (fo=8, routed)           0.972    19.056    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables_reg[0]_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I1_O)        0.124    19.180 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_4/O
                         net (fo=344, routed)         1.406    20.586    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_45_47/WE
    SLICE_X26Y46         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_45_47/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        1.572    20.251    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_45_47/WCLK
    SLICE_X26Y46         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_45_47/RAMA/CLK
                         clock pessimism              0.129    20.380    
                         clock uncertainty           -0.265    20.116    
    SLICE_X26Y46         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    19.583    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_45_47/RAMA
  -------------------------------------------------------------------
                         required time                         19.583    
                         arrival time                         -20.586    
  -------------------------------------------------------------------
                         slack                                 -1.003    

Slack (VIOLATED) :        -1.003ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_45_47/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.579ns  (logic 4.863ns (27.663%)  route 12.716ns (72.337%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT3=1 LUT5=3 LUT6=9 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 20.251 - 17.500 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        1.713     3.007    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X68Y24         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y24         FDCE (Prop_fdce_C_Q)         0.456     3.463 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/Q
                         net (fo=34, routed)          0.754     4.217    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_1[28]
    SLICE_X69Y24         LUT6 (Prop_lut6_I0_O)        0.124     4.341 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=4, routed)           0.166     4.507    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X69Y24         LUT6 (Prop_lut6_I0_O)        0.124     4.631 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_19/O
                         net (fo=37, routed)          0.564     5.194    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out
    SLICE_X68Y25         LUT5 (Prop_lut5_I3_O)        0.124     5.318 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_21/O
                         net (fo=4, routed)           0.757     6.075    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_21_n_0
    SLICE_X67Y24         LUT5 (Prop_lut5_I3_O)        0.124     6.199 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20_rewire/O
                         net (fo=2, routed)           0.334     6.533    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20_n_0
    SLICE_X67Y25         LUT6 (Prop_lut6_I5_O)        0.124     6.657 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_9/O
                         net (fo=36, routed)          0.816     7.474    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_12_17/ADDRC3
    SLICE_X66Y22         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     7.627 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_12_17/RAMC/O
                         net (fo=2, routed)           1.187     8.813    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out1_0[16]
    SLICE_X67Y28         LUT6 (Prop_lut6_I0_O)        0.331     9.144 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_35/O
                         net (fo=1, routed)           0.284     9.428    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_35_n_0
    SLICE_X65Y28         LUT5 (Prop_lut5_I4_O)        0.124     9.552 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_25/O
                         net (fo=1, routed)           0.000     9.552    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_25_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.102 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.102    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_16_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.330 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_13/CO[2]
                         net (fo=1, routed)           0.287    10.617    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[24]_i_4_0[0]
    SLICE_X67Y29         LUT6 (Prop_lut6_I3_O)        0.313    10.930 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_8/O
                         net (fo=3, routed)           0.176    11.106    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X67Y29         LUT2 (Prop_lut2_I0_O)        0.124    11.230 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_4/O
                         net (fo=30, routed)          0.753    11.983    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_4_n_0
    SLICE_X68Y29         LUT6 (Prop_lut6_I5_O)        0.124    12.107 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_22/O
                         net (fo=11, routed)          0.224    12.331    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_22_n_0
    SLICE_X68Y29         LUT6 (Prop_lut6_I2_O)        0.124    12.455 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_9/O
                         net (fo=176, routed)         1.262    13.717    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_38_38/A0
    SLICE_X62Y29         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.173    13.890 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_38_38/RAMS64E_A/O
                         net (fo=1, routed)           0.000    13.890    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_38_38/OA
    SLICE_X62Y29         MUXF7 (Prop_muxf7_I1_O)      0.214    14.104 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_38_38/F7.A/O
                         net (fo=1, routed)           0.000    14.104    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_38_38/O1
    SLICE_X62Y29         MUXF8 (Prop_muxf8_I1_O)      0.088    14.192 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_38_38/F8/O
                         net (fo=2, routed)           1.111    15.303    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_38_38_n_0
    SLICE_X61Y33         LUT6 (Prop_lut6_I0_O)        0.319    15.622 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_19/O
                         net (fo=1, routed)           0.000    15.622    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_19_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.172 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_8/CO[3]
                         net (fo=2, routed)           0.916    17.087    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/i___75__2_i_2_0[0]
    SLICE_X57Y37         LUT2 (Prop_lut2_I0_O)        0.124    17.211 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/i___20_i_1/O
                         net (fo=135, routed)         0.748    17.960    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/i___17_i_7
    SLICE_X55Y36         LUT3 (Prop_lut3_I1_O)        0.124    18.084 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/i___49_i_1/O
                         net (fo=8, routed)           0.972    19.056    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables_reg[0]_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I1_O)        0.124    19.180 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_4/O
                         net (fo=344, routed)         1.406    20.586    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_45_47/WE
    SLICE_X26Y46         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_45_47/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        1.572    20.251    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_45_47/WCLK
    SLICE_X26Y46         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_45_47/RAMB/CLK
                         clock pessimism              0.129    20.380    
                         clock uncertainty           -0.265    20.116    
    SLICE_X26Y46         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    19.583    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_45_47/RAMB
  -------------------------------------------------------------------
                         required time                         19.583    
                         arrival time                         -20.586    
  -------------------------------------------------------------------
                         slack                                 -1.003    

Slack (VIOLATED) :        -1.003ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_45_47/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.579ns  (logic 4.863ns (27.663%)  route 12.716ns (72.337%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT3=1 LUT5=3 LUT6=9 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 20.251 - 17.500 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        1.713     3.007    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X68Y24         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y24         FDCE (Prop_fdce_C_Q)         0.456     3.463 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/Q
                         net (fo=34, routed)          0.754     4.217    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_1[28]
    SLICE_X69Y24         LUT6 (Prop_lut6_I0_O)        0.124     4.341 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=4, routed)           0.166     4.507    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X69Y24         LUT6 (Prop_lut6_I0_O)        0.124     4.631 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_19/O
                         net (fo=37, routed)          0.564     5.194    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out
    SLICE_X68Y25         LUT5 (Prop_lut5_I3_O)        0.124     5.318 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_21/O
                         net (fo=4, routed)           0.757     6.075    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_21_n_0
    SLICE_X67Y24         LUT5 (Prop_lut5_I3_O)        0.124     6.199 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20_rewire/O
                         net (fo=2, routed)           0.334     6.533    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20_n_0
    SLICE_X67Y25         LUT6 (Prop_lut6_I5_O)        0.124     6.657 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_9/O
                         net (fo=36, routed)          0.816     7.474    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_12_17/ADDRC3
    SLICE_X66Y22         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     7.627 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_12_17/RAMC/O
                         net (fo=2, routed)           1.187     8.813    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out1_0[16]
    SLICE_X67Y28         LUT6 (Prop_lut6_I0_O)        0.331     9.144 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_35/O
                         net (fo=1, routed)           0.284     9.428    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_35_n_0
    SLICE_X65Y28         LUT5 (Prop_lut5_I4_O)        0.124     9.552 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_25/O
                         net (fo=1, routed)           0.000     9.552    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_25_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.102 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.102    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_16_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.330 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_13/CO[2]
                         net (fo=1, routed)           0.287    10.617    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[24]_i_4_0[0]
    SLICE_X67Y29         LUT6 (Prop_lut6_I3_O)        0.313    10.930 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_8/O
                         net (fo=3, routed)           0.176    11.106    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X67Y29         LUT2 (Prop_lut2_I0_O)        0.124    11.230 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_4/O
                         net (fo=30, routed)          0.753    11.983    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_4_n_0
    SLICE_X68Y29         LUT6 (Prop_lut6_I5_O)        0.124    12.107 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_22/O
                         net (fo=11, routed)          0.224    12.331    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_22_n_0
    SLICE_X68Y29         LUT6 (Prop_lut6_I2_O)        0.124    12.455 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_9/O
                         net (fo=176, routed)         1.262    13.717    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_38_38/A0
    SLICE_X62Y29         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.173    13.890 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_38_38/RAMS64E_A/O
                         net (fo=1, routed)           0.000    13.890    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_38_38/OA
    SLICE_X62Y29         MUXF7 (Prop_muxf7_I1_O)      0.214    14.104 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_38_38/F7.A/O
                         net (fo=1, routed)           0.000    14.104    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_38_38/O1
    SLICE_X62Y29         MUXF8 (Prop_muxf8_I1_O)      0.088    14.192 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_38_38/F8/O
                         net (fo=2, routed)           1.111    15.303    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_38_38_n_0
    SLICE_X61Y33         LUT6 (Prop_lut6_I0_O)        0.319    15.622 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_19/O
                         net (fo=1, routed)           0.000    15.622    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_19_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.172 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_8/CO[3]
                         net (fo=2, routed)           0.916    17.087    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/i___75__2_i_2_0[0]
    SLICE_X57Y37         LUT2 (Prop_lut2_I0_O)        0.124    17.211 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/i___20_i_1/O
                         net (fo=135, routed)         0.748    17.960    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/i___17_i_7
    SLICE_X55Y36         LUT3 (Prop_lut3_I1_O)        0.124    18.084 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/i___49_i_1/O
                         net (fo=8, routed)           0.972    19.056    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables_reg[0]_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I1_O)        0.124    19.180 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_4/O
                         net (fo=344, routed)         1.406    20.586    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_45_47/WE
    SLICE_X26Y46         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_45_47/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        1.572    20.251    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_45_47/WCLK
    SLICE_X26Y46         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_45_47/RAMC/CLK
                         clock pessimism              0.129    20.380    
                         clock uncertainty           -0.265    20.116    
    SLICE_X26Y46         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    19.583    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_45_47/RAMC
  -------------------------------------------------------------------
                         required time                         19.583    
                         arrival time                         -20.586    
  -------------------------------------------------------------------
                         slack                                 -1.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer_reg[1092]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1092]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.062%)  route 0.193ns (50.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        0.550     0.886    design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/aclk
    SLICE_X52Y61         FDRE                                         r  design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer_reg[1092]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y61         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer_reg[1092]/Q
                         net (fo=1, routed)           0.193     1.220    design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer_reg_n_0_[1092]
    SLICE_X49Y61         LUT3 (Prop_lut3_I0_O)        0.045     1.265 r  design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i[1092]_i_2/O
                         net (fo=1, routed)           0.000     1.265    design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i[1092]_i_2_n_0
    SLICE_X49Y61         FDRE                                         r  design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1092]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        0.822     1.188    design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/aclk
    SLICE_X49Y61         FDRE                                         r  design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1092]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X49Y61         FDRE (Hold_fdre_C_D)         0.092     1.245    design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1092]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.919%)  route 0.114ns (41.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        0.641     0.977    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X32Y100        FDRE                                         r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/Q
                         net (fo=1, routed)           0.114     1.255    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/D[6]
    SLICE_X34Y99         FDRE                                         r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        0.826     1.192    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X34Y99         FDRE                                         r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[0][10]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y99         FDRE (Hold_fdre_C_D)         0.059     1.216    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[0][10]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[2].bram_wrdata_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/bram_0/U0/bram_buff_reg_0/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        0.572     0.908    design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X55Y65         FDRE                                         r  design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[2].bram_wrdata_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[2].bram_wrdata_int_reg[2]/Q
                         net (fo=1, routed)           0.108     1.156    design_2_i/bram_0/U0/bram_wrdata_a[2]
    RAMB36_X3Y13         RAMB36E1                                     r  design_2_i/bram_0/U0/bram_buff_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        0.878     1.244    design_2_i/bram_0/U0/bram_clk_a
    RAMB36_X3Y13         RAMB36E1                                     r  design_2_i/bram_0/U0/bram_buff_reg_0/CLKARDCLK
                         clock pessimism             -0.283     0.961    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     1.116    design_2_i/bram_0/U0/bram_buff_reg_0
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[4].bram_wrdata_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/bram_0/U0/bram_buff_reg_0/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        0.572     0.908    design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X55Y65         FDRE                                         r  design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[4].bram_wrdata_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[4].bram_wrdata_int_reg[4]/Q
                         net (fo=1, routed)           0.108     1.156    design_2_i/bram_0/U0/bram_wrdata_a[4]
    RAMB36_X3Y13         RAMB36E1                                     r  design_2_i/bram_0/U0/bram_buff_reg_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        0.878     1.244    design_2_i/bram_0/U0/bram_clk_a
    RAMB36_X3Y13         RAMB36E1                                     r  design_2_i/bram_0/U0/bram_buff_reg_0/CLKARDCLK
                         clock pessimism             -0.283     0.961    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.155     1.116    design_2_i/bram_0/U0/bram_buff_reg_0
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[6].bram_wrdata_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/bram_0/U0/bram_buff_reg_0/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        0.572     0.908    design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X55Y65         FDRE                                         r  design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[6].bram_wrdata_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[6].bram_wrdata_int_reg[6]/Q
                         net (fo=1, routed)           0.108     1.156    design_2_i/bram_0/U0/bram_wrdata_a[6]
    RAMB36_X3Y13         RAMB36E1                                     r  design_2_i/bram_0/U0/bram_buff_reg_0/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        0.878     1.244    design_2_i/bram_0/U0/bram_clk_a
    RAMB36_X3Y13         RAMB36E1                                     r  design_2_i/bram_0/U0/bram_buff_reg_0/CLKARDCLK
                         clock pessimism             -0.283     0.961    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.155     1.116    design_2_i/bram_0/U0/bram_buff_reg_0
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[11].bram_wrdata_int_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/bram_0/U0/bram_buff_reg_0/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.907%)  route 0.131ns (48.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        0.569     0.905    design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X56Y69         FDRE                                         r  design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[11].bram_wrdata_int_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y69         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[11].bram_wrdata_int_reg[11]/Q
                         net (fo=1, routed)           0.131     1.176    design_2_i/bram_0/U0/bram_wrdata_a[11]
    RAMB36_X3Y13         RAMB36E1                                     r  design_2_i/bram_0/U0/bram_buff_reg_0/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        0.878     1.244    design_2_i/bram_0/U0/bram_clk_a
    RAMB36_X3Y13         RAMB36E1                                     r  design_2_i/bram_0/U0/bram_buff_reg_0/CLKARDCLK
                         clock pessimism             -0.264     0.980    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.155     1.135    design_2_i/bram_0/U0/bram_buff_reg_0
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[26].bram_wrdata_int_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/bram_0/U0/bram_buff_reg_1/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.244%)  route 0.129ns (47.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        0.575     0.911    design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X56Y61         FDRE                                         r  design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[26].bram_wrdata_int_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[26].bram_wrdata_int_reg[26]/Q
                         net (fo=1, routed)           0.129     1.180    design_2_i/bram_0/U0/bram_wrdata_a[26]
    RAMB36_X3Y12         RAMB36E1                                     r  design_2_i/bram_0/U0/bram_buff_reg_1/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        0.882     1.248    design_2_i/bram_0/U0/bram_clk_a
    RAMB36_X3Y12         RAMB36E1                                     r  design_2_i/bram_0/U0/bram_buff_reg_1/CLKARDCLK
                         clock pessimism             -0.264     0.984    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.155     1.139    design_2_i/bram_0/U0/bram_buff_reg_1
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[strb][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelf_reg[strb][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.898%)  route 0.231ns (62.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        0.553     0.889    design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X48Y61         FDRE                                         r  design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[strb][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[strb][1]/Q
                         net (fo=2, routed)           0.231     1.261    design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_mesg[69]
    SLICE_X53Y61         FDRE                                         r  design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelf_reg[strb][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        0.818     1.184    design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X53Y61         FDRE                                         r  design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelf_reg[strb][1]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X53Y61         FDRE (Hold_fdre_C_D)         0.070     1.219    design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelf_reg[strb][1]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[28].bram_wrdata_int_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/bram_0/U0/bram_buff_reg_1/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.046%)  route 0.130ns (47.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        0.575     0.911    design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X56Y61         FDRE                                         r  design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[28].bram_wrdata_int_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[28].bram_wrdata_int_reg[28]/Q
                         net (fo=1, routed)           0.130     1.182    design_2_i/bram_0/U0/bram_wrdata_a[28]
    RAMB36_X3Y12         RAMB36E1                                     r  design_2_i/bram_0/U0/bram_buff_reg_1/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        0.882     1.248    design_2_i/bram_0/U0/bram_clk_a
    RAMB36_X3Y12         RAMB36E1                                     r  design_2_i/bram_0/U0/bram_buff_reg_1/CLKARDCLK
                         clock pessimism             -0.264     0.984    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.155     1.139    design_2_i/bram_0/U0/bram_buff_reg_1
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[18].bram_wrdata_int_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/bram_0/U0/bram_buff_reg_1/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.907%)  route 0.131ns (48.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        0.575     0.911    design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X56Y60         FDRE                                         r  design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[18].bram_wrdata_int_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[18].bram_wrdata_int_reg[18]/Q
                         net (fo=1, routed)           0.131     1.182    design_2_i/bram_0/U0/bram_wrdata_a[18]
    RAMB36_X3Y12         RAMB36E1                                     r  design_2_i/bram_0/U0/bram_buff_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        0.882     1.248    design_2_i/bram_0/U0/bram_clk_a
    RAMB36_X3Y12         RAMB36E1                                     r  design_2_i/bram_0/U0/bram_buff_reg_1/CLKARDCLK
                         clock pessimism             -0.264     0.984    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     1.139    design_2_i/bram_0/U0/bram_buff_reg_1
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 8.750 }
Period(ns):         17.500
Sources:            { design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         17.500      13.500     XADC_X0Y0       design_2_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         17.500      14.556     RAMB36_X3Y13    design_2_i/bram_0/U0/bram_buff_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         17.500      14.556     RAMB36_X3Y12    design_2_i/bram_0/U0/bram_buff_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         17.500      14.924     RAMB36_X3Y13    design_2_i/bram_0/U0/bram_buff_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         17.500      14.924     RAMB36_X3Y12    design_2_i/bram_0/U0/bram_buff_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         17.500      15.345     BUFGCTRL_X0Y16  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         17.500      16.500     SLICE_X64Y62    design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         17.500      16.500     SLICE_X63Y63    design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         17.500      16.500     SLICE_X64Y63    design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         17.500      16.500     SLICE_X62Y62    design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.750       7.500      SLICE_X36Y60    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.750       7.500      SLICE_X36Y60    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.750       7.500      SLICE_X36Y60    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.750       7.500      SLICE_X36Y60    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X50Y40    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_84_86/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X50Y40    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_84_86/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X50Y40    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_84_86/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X50Y40    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_84_86/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X38Y49    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_45_47/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X38Y49    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_45_47/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X50Y40    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_84_86/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X50Y40    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_84_86/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X50Y40    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_84_86/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X50Y40    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_84_86/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X38Y51    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_42_44/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X36Y56    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_18_20/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X36Y56    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_18_20/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X58Y37    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_64_127_87_89/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X58Y37    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_64_127_87_89/RAMD/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.750       7.500      SLICE_X58Y35    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_13_13/RAMS64E_C/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.287ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.632ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.287ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/counter_reg_reg[38]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.384ns  (logic 0.580ns (5.585%)  route 9.804ns (94.415%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 20.150 - 17.500 ) 
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        1.630     2.924    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X52Y82         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.456     3.380 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=133, routed)         4.532     7.912    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X81Y55         LUT1 (Prop_lut1_I0_O)        0.124     8.036 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows[0][3]_i_1/O
                         net (fo=1083, routed)        5.272    13.308    design_2_i/cpu_0/U0/reset_in
    SLICE_X52Y19         FDCE                                         f  design_2_i/cpu_0/U0/counter_reg_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        1.471    20.150    design_2_i/cpu_0/U0/aclk
    SLICE_X52Y19         FDCE                                         r  design_2_i/cpu_0/U0/counter_reg_reg[38]/C
                         clock pessimism              0.115    20.265    
                         clock uncertainty           -0.265    20.001    
    SLICE_X52Y19         FDCE (Recov_fdce_C_CLR)     -0.405    19.596    design_2_i/cpu_0/U0/counter_reg_reg[38]
  -------------------------------------------------------------------
                         required time                         19.596    
                         arrival time                         -13.308    
  -------------------------------------------------------------------
                         slack                                  6.287    

Slack (MET) :             6.287ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/counter_reg_reg[39]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.384ns  (logic 0.580ns (5.585%)  route 9.804ns (94.415%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 20.150 - 17.500 ) 
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        1.630     2.924    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X52Y82         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.456     3.380 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=133, routed)         4.532     7.912    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X81Y55         LUT1 (Prop_lut1_I0_O)        0.124     8.036 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows[0][3]_i_1/O
                         net (fo=1083, routed)        5.272    13.308    design_2_i/cpu_0/U0/reset_in
    SLICE_X52Y19         FDCE                                         f  design_2_i/cpu_0/U0/counter_reg_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        1.471    20.150    design_2_i/cpu_0/U0/aclk
    SLICE_X52Y19         FDCE                                         r  design_2_i/cpu_0/U0/counter_reg_reg[39]/C
                         clock pessimism              0.115    20.265    
                         clock uncertainty           -0.265    20.001    
    SLICE_X52Y19         FDCE (Recov_fdce_C_CLR)     -0.405    19.596    design_2_i/cpu_0/U0/counter_reg_reg[39]
  -------------------------------------------------------------------
                         required time                         19.596    
                         arrival time                         -13.308    
  -------------------------------------------------------------------
                         slack                                  6.287    

Slack (MET) :             6.289ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/counter_hi_reg_reg[34]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.380ns  (logic 0.580ns (5.588%)  route 9.800ns (94.412%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 20.147 - 17.500 ) 
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        1.630     2.924    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X52Y82         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.456     3.380 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=133, routed)         4.532     7.912    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X81Y55         LUT1 (Prop_lut1_I0_O)        0.124     8.036 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows[0][3]_i_1/O
                         net (fo=1083, routed)        5.268    13.304    design_2_i/cpu_0/U0/reset_in
    SLICE_X52Y22         FDCE                                         f  design_2_i/cpu_0/U0/counter_hi_reg_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        1.468    20.147    design_2_i/cpu_0/U0/aclk
    SLICE_X52Y22         FDCE                                         r  design_2_i/cpu_0/U0/counter_hi_reg_reg[34]/C
                         clock pessimism              0.115    20.262    
                         clock uncertainty           -0.265    19.998    
    SLICE_X52Y22         FDCE (Recov_fdce_C_CLR)     -0.405    19.593    design_2_i/cpu_0/U0/counter_hi_reg_reg[34]
  -------------------------------------------------------------------
                         required time                         19.593    
                         arrival time                         -13.304    
  -------------------------------------------------------------------
                         slack                                  6.289    

Slack (MET) :             6.293ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/counter_reg_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.375ns  (logic 0.580ns (5.590%)  route 9.795ns (94.410%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 20.147 - 17.500 ) 
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        1.630     2.924    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X52Y82         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.456     3.380 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=133, routed)         4.532     7.912    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X81Y55         LUT1 (Prop_lut1_I0_O)        0.124     8.036 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows[0][3]_i_1/O
                         net (fo=1083, routed)        5.263    13.299    design_2_i/cpu_0/U0/reset_in
    SLICE_X53Y22         FDCE                                         f  design_2_i/cpu_0/U0/counter_reg_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        1.468    20.147    design_2_i/cpu_0/U0/aclk
    SLICE_X53Y22         FDCE                                         r  design_2_i/cpu_0/U0/counter_reg_reg[16]/C
                         clock pessimism              0.115    20.262    
                         clock uncertainty           -0.265    19.998    
    SLICE_X53Y22         FDCE (Recov_fdce_C_CLR)     -0.405    19.593    design_2_i/cpu_0/U0/counter_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         19.593    
                         arrival time                         -13.299    
  -------------------------------------------------------------------
                         slack                                  6.293    

Slack (MET) :             6.293ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/counter_reg_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.375ns  (logic 0.580ns (5.590%)  route 9.795ns (94.410%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 20.147 - 17.500 ) 
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        1.630     2.924    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X52Y82         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.456     3.380 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=133, routed)         4.532     7.912    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X81Y55         LUT1 (Prop_lut1_I0_O)        0.124     8.036 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows[0][3]_i_1/O
                         net (fo=1083, routed)        5.263    13.299    design_2_i/cpu_0/U0/reset_in
    SLICE_X53Y22         FDCE                                         f  design_2_i/cpu_0/U0/counter_reg_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        1.468    20.147    design_2_i/cpu_0/U0/aclk
    SLICE_X53Y22         FDCE                                         r  design_2_i/cpu_0/U0/counter_reg_reg[17]/C
                         clock pessimism              0.115    20.262    
                         clock uncertainty           -0.265    19.998    
    SLICE_X53Y22         FDCE (Recov_fdce_C_CLR)     -0.405    19.593    design_2_i/cpu_0/U0/counter_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         19.593    
                         arrival time                         -13.299    
  -------------------------------------------------------------------
                         slack                                  6.293    

Slack (MET) :             6.437ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/counter_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.234ns  (logic 0.580ns (5.667%)  route 9.654ns (94.333%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 20.149 - 17.500 ) 
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        1.630     2.924    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X52Y82         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.456     3.380 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=133, routed)         4.532     7.912    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X81Y55         LUT1 (Prop_lut1_I0_O)        0.124     8.036 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows[0][3]_i_1/O
                         net (fo=1083, routed)        5.122    13.158    design_2_i/cpu_0/U0/reset_in
    SLICE_X52Y21         FDCE                                         f  design_2_i/cpu_0/U0/counter_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        1.470    20.149    design_2_i/cpu_0/U0/aclk
    SLICE_X52Y21         FDCE                                         r  design_2_i/cpu_0/U0/counter_reg_reg[3]/C
                         clock pessimism              0.115    20.264    
                         clock uncertainty           -0.265    20.000    
    SLICE_X52Y21         FDCE (Recov_fdce_C_CLR)     -0.405    19.595    design_2_i/cpu_0/U0/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.595    
                         arrival time                         -13.158    
  -------------------------------------------------------------------
                         slack                                  6.437    

Slack (MET) :             6.437ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/counter_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.234ns  (logic 0.580ns (5.667%)  route 9.654ns (94.333%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 20.149 - 17.500 ) 
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        1.630     2.924    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X52Y82         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.456     3.380 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=133, routed)         4.532     7.912    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X81Y55         LUT1 (Prop_lut1_I0_O)        0.124     8.036 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows[0][3]_i_1/O
                         net (fo=1083, routed)        5.122    13.158    design_2_i/cpu_0/U0/reset_in
    SLICE_X52Y21         FDCE                                         f  design_2_i/cpu_0/U0/counter_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        1.470    20.149    design_2_i/cpu_0/U0/aclk
    SLICE_X52Y21         FDCE                                         r  design_2_i/cpu_0/U0/counter_reg_reg[4]/C
                         clock pessimism              0.115    20.264    
                         clock uncertainty           -0.265    20.000    
    SLICE_X52Y21         FDCE (Recov_fdce_C_CLR)     -0.405    19.595    design_2_i/cpu_0/U0/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         19.595    
                         arrival time                         -13.158    
  -------------------------------------------------------------------
                         slack                                  6.437    

Slack (MET) :             6.437ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/counter_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.234ns  (logic 0.580ns (5.667%)  route 9.654ns (94.333%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 20.149 - 17.500 ) 
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        1.630     2.924    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X52Y82         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.456     3.380 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=133, routed)         4.532     7.912    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X81Y55         LUT1 (Prop_lut1_I0_O)        0.124     8.036 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows[0][3]_i_1/O
                         net (fo=1083, routed)        5.122    13.158    design_2_i/cpu_0/U0/reset_in
    SLICE_X52Y21         FDCE                                         f  design_2_i/cpu_0/U0/counter_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        1.470    20.149    design_2_i/cpu_0/U0/aclk
    SLICE_X52Y21         FDCE                                         r  design_2_i/cpu_0/U0/counter_reg_reg[5]/C
                         clock pessimism              0.115    20.264    
                         clock uncertainty           -0.265    20.000    
    SLICE_X52Y21         FDCE (Recov_fdce_C_CLR)     -0.405    19.595    design_2_i/cpu_0/U0/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         19.595    
                         arrival time                         -13.158    
  -------------------------------------------------------------------
                         slack                                  6.437    

Slack (MET) :             6.441ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/counter_hi_reg_reg[33]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.230ns  (logic 0.580ns (5.670%)  route 9.650ns (94.330%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 20.149 - 17.500 ) 
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        1.630     2.924    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X52Y82         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.456     3.380 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=133, routed)         4.532     7.912    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X81Y55         LUT1 (Prop_lut1_I0_O)        0.124     8.036 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows[0][3]_i_1/O
                         net (fo=1083, routed)        5.118    13.154    design_2_i/cpu_0/U0/reset_in
    SLICE_X53Y21         FDCE                                         f  design_2_i/cpu_0/U0/counter_hi_reg_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        1.470    20.149    design_2_i/cpu_0/U0/aclk
    SLICE_X53Y21         FDCE                                         r  design_2_i/cpu_0/U0/counter_hi_reg_reg[33]/C
                         clock pessimism              0.115    20.264    
                         clock uncertainty           -0.265    20.000    
    SLICE_X53Y21         FDCE (Recov_fdce_C_CLR)     -0.405    19.595    design_2_i/cpu_0/U0/counter_hi_reg_reg[33]
  -------------------------------------------------------------------
                         required time                         19.595    
                         arrival time                         -13.154    
  -------------------------------------------------------------------
                         slack                                  6.441    

Slack (MET) :             6.441ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/counter_hi_reg_reg[35]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.230ns  (logic 0.580ns (5.670%)  route 9.650ns (94.330%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 20.149 - 17.500 ) 
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        1.630     2.924    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X52Y82         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.456     3.380 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=133, routed)         4.532     7.912    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X81Y55         LUT1 (Prop_lut1_I0_O)        0.124     8.036 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows[0][3]_i_1/O
                         net (fo=1083, routed)        5.118    13.154    design_2_i/cpu_0/U0/reset_in
    SLICE_X53Y21         FDCE                                         f  design_2_i/cpu_0/U0/counter_hi_reg_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        1.470    20.149    design_2_i/cpu_0/U0/aclk
    SLICE_X53Y21         FDCE                                         r  design_2_i/cpu_0/U0/counter_hi_reg_reg[35]/C
                         clock pessimism              0.115    20.264    
                         clock uncertainty           -0.265    20.000    
    SLICE_X53Y21         FDCE (Recov_fdce_C_CLR)     -0.405    19.595    design_2_i/cpu_0/U0/counter_hi_reg_reg[35]
  -------------------------------------------------------------------
                         required time                         19.595    
                         arrival time                         -13.154    
  -------------------------------------------------------------------
                         slack                                  6.441    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[22]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.190ns (25.378%)  route 0.559ns (74.622%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        0.584     0.920    design_2_i/cpu_0/U0/mlite_cpu_inst/aclk
    SLICE_X80Y50         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y50         FDCE (Prop_fdce_C_Q)         0.141     1.061 r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/Q
                         net (fo=3, routed)           0.170     1.230    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/negate_reg_LO_reg_18[3]
    SLICE_X80Y50         LUT5 (Prop_lut5_I0_O)        0.049     1.279 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=476, routed)         0.389     1.668    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[0]_0
    SLICE_X85Y47         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        0.859     1.225    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X85Y47         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[22]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X85Y47         FDCE (Remov_fdce_C_CLR)     -0.159     1.036    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[25]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.190ns (25.378%)  route 0.559ns (74.622%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        0.584     0.920    design_2_i/cpu_0/U0/mlite_cpu_inst/aclk
    SLICE_X80Y50         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y50         FDCE (Prop_fdce_C_Q)         0.141     1.061 r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/Q
                         net (fo=3, routed)           0.170     1.230    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/negate_reg_LO_reg_18[3]
    SLICE_X80Y50         LUT5 (Prop_lut5_I0_O)        0.049     1.279 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=476, routed)         0.389     1.668    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[0]_0
    SLICE_X85Y47         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        0.859     1.225    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X85Y47         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[25]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X85Y47         FDCE (Remov_fdce_C_CLR)     -0.159     1.036    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.190ns (25.378%)  route 0.559ns (74.622%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        0.584     0.920    design_2_i/cpu_0/U0/mlite_cpu_inst/aclk
    SLICE_X80Y50         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y50         FDCE (Prop_fdce_C_Q)         0.141     1.061 r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/Q
                         net (fo=3, routed)           0.170     1.230    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/negate_reg_LO_reg_18[3]
    SLICE_X80Y50         LUT5 (Prop_lut5_I0_O)        0.049     1.279 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=476, routed)         0.389     1.668    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[0]_0
    SLICE_X85Y47         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        0.859     1.225    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X85Y47         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[2]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X85Y47         FDCE (Remov_fdce_C_CLR)     -0.159     1.036    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.190ns (25.378%)  route 0.559ns (74.622%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        0.584     0.920    design_2_i/cpu_0/U0/mlite_cpu_inst/aclk
    SLICE_X80Y50         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y50         FDCE (Prop_fdce_C_Q)         0.141     1.061 r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/Q
                         net (fo=3, routed)           0.170     1.230    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/negate_reg_LO_reg_18[3]
    SLICE_X80Y50         LUT5 (Prop_lut5_I0_O)        0.049     1.279 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=476, routed)         0.389     1.668    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[0]_0
    SLICE_X85Y47         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        0.859     1.225    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X85Y47         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[9]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X85Y47         FDCE (Remov_fdce_C_CLR)     -0.159     1.036    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.190ns (25.231%)  route 0.563ns (74.769%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        0.584     0.920    design_2_i/cpu_0/U0/mlite_cpu_inst/aclk
    SLICE_X80Y50         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y50         FDCE (Prop_fdce_C_Q)         0.141     1.061 r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/Q
                         net (fo=3, routed)           0.170     1.230    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/negate_reg_LO_reg_18[3]
    SLICE_X80Y50         LUT5 (Prop_lut5_I0_O)        0.049     1.279 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=476, routed)         0.393     1.673    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[0]_0
    SLICE_X84Y47         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        0.859     1.225    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X84Y47         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[12]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X84Y47         FDCE (Remov_fdce_C_CLR)     -0.159     1.036    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.190ns (25.231%)  route 0.563ns (74.769%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        0.584     0.920    design_2_i/cpu_0/U0/mlite_cpu_inst/aclk
    SLICE_X80Y50         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y50         FDCE (Prop_fdce_C_Q)         0.141     1.061 r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/Q
                         net (fo=3, routed)           0.170     1.230    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/negate_reg_LO_reg_18[3]
    SLICE_X80Y50         LUT5 (Prop_lut5_I0_O)        0.049     1.279 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=476, routed)         0.393     1.673    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[0]_0
    SLICE_X84Y47         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        0.859     1.225    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X84Y47         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[13]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X84Y47         FDCE (Remov_fdce_C_CLR)     -0.159     1.036    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[18]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.190ns (25.231%)  route 0.563ns (74.769%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        0.584     0.920    design_2_i/cpu_0/U0/mlite_cpu_inst/aclk
    SLICE_X80Y50         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y50         FDCE (Prop_fdce_C_Q)         0.141     1.061 r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/Q
                         net (fo=3, routed)           0.170     1.230    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/negate_reg_LO_reg_18[3]
    SLICE_X80Y50         LUT5 (Prop_lut5_I0_O)        0.049     1.279 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=476, routed)         0.393     1.673    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[0]_0
    SLICE_X84Y47         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        0.859     1.225    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X84Y47         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[18]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X84Y47         FDCE (Remov_fdce_C_CLR)     -0.159     1.036    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u1_pc_next/pc_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.190ns (24.889%)  route 0.573ns (75.111%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        0.584     0.920    design_2_i/cpu_0/U0/mlite_cpu_inst/aclk
    SLICE_X80Y50         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y50         FDCE (Prop_fdce_C_Q)         0.141     1.061 r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/Q
                         net (fo=3, routed)           0.170     1.230    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/negate_reg_LO_reg_18[3]
    SLICE_X80Y50         LUT5 (Prop_lut5_I0_O)        0.049     1.279 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=476, routed)         0.404     1.683    design_2_i/cpu_0/U0/mlite_cpu_inst/u1_pc_next/pc_reg_reg[2]_0
    SLICE_X71Y45         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u1_pc_next/pc_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        0.854     1.220    design_2_i/cpu_0/U0/mlite_cpu_inst/u1_pc_next/aclk
    SLICE_X71Y45         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u1_pc_next/pc_reg_reg[4]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X71Y45         FDCE (Remov_fdce_C_CLR)     -0.159     1.031    design_2_i/cpu_0/U0/mlite_cpu_inst/u1_pc_next/pc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.190ns (23.599%)  route 0.615ns (76.401%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        0.584     0.920    design_2_i/cpu_0/U0/mlite_cpu_inst/aclk
    SLICE_X80Y50         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y50         FDCE (Prop_fdce_C_Q)         0.141     1.061 r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/Q
                         net (fo=3, routed)           0.170     1.230    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/negate_reg_LO_reg_18[3]
    SLICE_X80Y50         LUT5 (Prop_lut5_I0_O)        0.049     1.279 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=476, routed)         0.445     1.725    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[0]_0
    SLICE_X89Y47         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        0.859     1.225    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X89Y47         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[15]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X89Y47         FDCE (Remov_fdce_C_CLR)     -0.159     1.036    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[19]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.190ns (23.599%)  route 0.615ns (76.401%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        0.584     0.920    design_2_i/cpu_0/U0/mlite_cpu_inst/aclk
    SLICE_X80Y50         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y50         FDCE (Prop_fdce_C_Q)         0.141     1.061 r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/Q
                         net (fo=3, routed)           0.170     1.230    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/negate_reg_LO_reg_18[3]
    SLICE_X80Y50         LUT5 (Prop_lut5_I0_O)        0.049     1.279 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=476, routed)         0.445     1.725    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[0]_0
    SLICE_X89Y47         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6630, routed)        0.859     1.225    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X89Y47         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[19]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X89Y47         FDCE (Remov_fdce_C_CLR)     -0.159     1.036    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.689    





