INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krushna_dev/vivado_codes/seven_seg_decoder/seven_seg_decoder.srcs/sources_1/new/seven_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krushna_dev/vivado_codes/seven_seg_decoder/seven_seg_decoder.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
