
*** Running vivado
    with args -log dav.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dav.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source dav.tcl -notrace
Command: synth_design -top dav -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5488 
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/suziy/Desktop/M152A/lab_4/dav/dav.srcs/sources_1/new/dav_params.v:1]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/suziy/Desktop/M152A/lab_4/dav/dav.srcs/sources_1/new/dav_params.v:2]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 397.098 ; gain = 108.547
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dav' [C:/Users/suziy/Desktop/M152A/lab_4/dav/dav.srcs/sources_1/new/dav.v:23]
	Parameter fft_bit_width bound to: 24 - type: integer 
	Parameter adc_bit_width bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/suziy/Desktop/M152A/lab_4/dav/dav.srcs/sources_1/new/clock_divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/suziy/Desktop/M152A/lab_4/dav/dav.runs/synth_1/.Xil/Vivado-10316-SbF5/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/suziy/Desktop/M152A/lab_4/dav/dav.runs/synth_1/.Xil/Vivado-10316-SbF5/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (2#1) [C:/Users/suziy/Desktop/M152A/lab_4/dav/dav.srcs/sources_1/new/clock_divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'i2s_multibit' [C:/Users/suziy/Desktop/M152A/lab_4/dav/dav.srcs/sources_1/new/i2s_multibit.v:23]
	Parameter fft_bit_width bound to: 24 - type: integer 
	Parameter adc_bit_width bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'i2s_multibit' (3#1) [C:/Users/suziy/Desktop/M152A/lab_4/dav/dav.srcs/sources_1/new/i2s_multibit.v:23]
INFO: [Synth 8-6157] synthesizing module 'loudness_meter' [C:/Users/suziy/Desktop/M152A/lab_4/dav/dav.srcs/sources_1/new/loudness_meter.v:24]
	Parameter fft_bit_width bound to: 24 - type: integer 
	Parameter adc_bit_width bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'loudness_meter' (4#1) [C:/Users/suziy/Desktop/M152A/lab_4/dav/dav.srcs/sources_1/new/loudness_meter.v:24]
INFO: [Synth 8-6157] synthesizing module 'bars_scaler' [C:/Users/suziy/Desktop/M152A/lab_4/dav/dav.srcs/sources_1/new/bars_scaler.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bars_scaler' (5#1) [C:/Users/suziy/Desktop/M152A/lab_4/dav/dav.srcs/sources_1/new/bars_scaler.v:23]
INFO: [Synth 8-6157] synthesizing module 'display_bars' [C:/Users/suziy/Desktop/M152A/lab_4/dav/dav.srcs/sources_1/new/display_bars.v:23]
	Parameter fft_bit_width bound to: 24 - type: integer 
	Parameter adc_bit_width bound to: 24 - type: integer 
	Parameter bar_rgb bound to: 12'b111111111111 
INFO: [Synth 8-6155] done synthesizing module 'display_bars' (6#1) [C:/Users/suziy/Desktop/M152A/lab_4/dav/dav.srcs/sources_1/new/display_bars.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga_sync' [C:/Users/suziy/Desktop/M152A/lab_4/dav/dav.srcs/sources_1/new/vga_sync.v:24]
	Parameter H_DISPLAY bound to: 640 - type: integer 
	Parameter H_L_BORDER bound to: 48 - type: integer 
	Parameter H_R_BORDER bound to: 16 - type: integer 
	Parameter H_RETRACE bound to: 96 - type: integer 
	Parameter H_MAX bound to: 799 - type: integer 
	Parameter START_H_RETRACE bound to: 656 - type: integer 
	Parameter END_H_RETRACE bound to: 751 - type: integer 
	Parameter V_DISPLAY bound to: 480 - type: integer 
	Parameter V_T_BORDER bound to: 10 - type: integer 
	Parameter V_B_BORDER bound to: 33 - type: integer 
	Parameter V_RETRACE bound to: 2 - type: integer 
	Parameter V_MAX bound to: 524 - type: integer 
	Parameter START_V_RETRACE bound to: 513 - type: integer 
	Parameter END_V_RETRACE bound to: 514 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_sync' (7#1) [C:/Users/suziy/Desktop/M152A/lab_4/dav/dav.srcs/sources_1/new/vga_sync.v:24]
INFO: [Synth 8-6155] done synthesizing module 'dav' (8#1) [C:/Users/suziy/Desktop/M152A/lab_4/dav/dav.srcs/sources_1/new/dav.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 433.531 ; gain = 144.980
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 433.531 ; gain = 144.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 433.531 ; gain = 144.980
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/suziy/Desktop/M152A/lab_4/dav/dav.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clks/clkdiv'
Finished Parsing XDC File [c:/Users/suziy/Desktop/M152A/lab_4/dav/dav.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clks/clkdiv'
Parsing XDC File [C:/Users/suziy/Desktop/M152A/lab_4/dav/Basys-3-Lab_4.xdc]
Finished Parsing XDC File [C:/Users/suziy/Desktop/M152A/lab_4/dav/Basys-3-Lab_4.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/suziy/Desktop/M152A/lab_4/dav/Basys-3-Lab_4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/dav_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/dav_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 781.559 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 781.559 ; gain = 493.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 781.559 ; gain = 493.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/suziy/Desktop/M152A/lab_4/dav/dav.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/suziy/Desktop/M152A/lab_4/dav/dav.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for clks/clkdiv. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 781.559 ; gain = 493.008
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "bins_reg" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 781.559 ; gain = 493.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 18    
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 24    
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 18    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dav 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module i2s_multibit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 6     
Module loudness_meter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     24 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 20    
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module bars_scaler 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 16    
+---Registers : 
	               10 Bit    Registers := 16    
Module display_bars 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module vga_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'meter/avg_min_reg[23:0]' into 'meter/avg_min_reg[23:0]' [C:/Users/suziy/Desktop/M152A/lab_4/dav/dav.srcs/sources_1/new/loudness_meter.v:69]
INFO: [Synth 8-4471] merging register 'meter/avg_max_reg[23:0]' into 'meter/avg_max_reg[23:0]' [C:/Users/suziy/Desktop/M152A/lab_4/dav/dav.srcs/sources_1/new/loudness_meter.v:68]
WARNING: [Synth 8-6014] Unused sequential element meter/avg_min_reg was removed.  [C:/Users/suziy/Desktop/M152A/lab_4/dav/dav.srcs/sources_1/new/loudness_meter.v:69]
WARNING: [Synth 8-6014] Unused sequential element meter/avg_max_reg was removed.  [C:/Users/suziy/Desktop/M152A/lab_4/dav/dav.srcs/sources_1/new/loudness_meter.v:68]
INFO: [Synth 8-5546] ROM "meter/bins_reg" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element meter/bins_reg_reg[1] was removed.  [C:/Users/suziy/Desktop/M152A/lab_4/dav/dav.srcs/sources_1/new/loudness_meter.v:44]
WARNING: [Synth 8-6014] Unused sequential element meter/bins_reg_reg[2] was removed.  [C:/Users/suziy/Desktop/M152A/lab_4/dav/dav.srcs/sources_1/new/loudness_meter.v:44]
WARNING: [Synth 8-6014] Unused sequential element meter/bins_reg_reg[3] was removed.  [C:/Users/suziy/Desktop/M152A/lab_4/dav/dav.srcs/sources_1/new/loudness_meter.v:44]
WARNING: [Synth 8-6014] Unused sequential element meter/bins_reg_reg[4] was removed.  [C:/Users/suziy/Desktop/M152A/lab_4/dav/dav.srcs/sources_1/new/loudness_meter.v:44]
WARNING: [Synth 8-6014] Unused sequential element meter/bins_reg_reg[5] was removed.  [C:/Users/suziy/Desktop/M152A/lab_4/dav/dav.srcs/sources_1/new/loudness_meter.v:44]
WARNING: [Synth 8-6014] Unused sequential element meter/bins_reg_reg[6] was removed.  [C:/Users/suziy/Desktop/M152A/lab_4/dav/dav.srcs/sources_1/new/loudness_meter.v:44]
WARNING: [Synth 8-6014] Unused sequential element meter/bins_reg_reg[7] was removed.  [C:/Users/suziy/Desktop/M152A/lab_4/dav/dav.srcs/sources_1/new/loudness_meter.v:44]
WARNING: [Synth 8-6014] Unused sequential element meter/bins_reg_reg[8] was removed.  [C:/Users/suziy/Desktop/M152A/lab_4/dav/dav.srcs/sources_1/new/loudness_meter.v:44]
WARNING: [Synth 8-6014] Unused sequential element meter/bins_reg_reg[9] was removed.  [C:/Users/suziy/Desktop/M152A/lab_4/dav/dav.srcs/sources_1/new/loudness_meter.v:44]
WARNING: [Synth 8-6014] Unused sequential element meter/bins_reg_reg[10] was removed.  [C:/Users/suziy/Desktop/M152A/lab_4/dav/dav.srcs/sources_1/new/loudness_meter.v:44]
WARNING: [Synth 8-6014] Unused sequential element meter/bins_reg_reg[11] was removed.  [C:/Users/suziy/Desktop/M152A/lab_4/dav/dav.srcs/sources_1/new/loudness_meter.v:44]
WARNING: [Synth 8-6014] Unused sequential element meter/bins_reg_reg[12] was removed.  [C:/Users/suziy/Desktop/M152A/lab_4/dav/dav.srcs/sources_1/new/loudness_meter.v:44]
WARNING: [Synth 8-6014] Unused sequential element meter/bins_reg_reg[13] was removed.  [C:/Users/suziy/Desktop/M152A/lab_4/dav/dav.srcs/sources_1/new/loudness_meter.v:44]
WARNING: [Synth 8-6014] Unused sequential element meter/bins_reg_reg[14] was removed.  [C:/Users/suziy/Desktop/M152A/lab_4/dav/dav.srcs/sources_1/new/loudness_meter.v:44]
WARNING: [Synth 8-6014] Unused sequential element meter/bins_reg_reg[15] was removed.  [C:/Users/suziy/Desktop/M152A/lab_4/dav/dav.srcs/sources_1/new/loudness_meter.v:44]
WARNING: [Synth 8-6014] Unused sequential element meter/bins_reg_reg[0] was removed.  [C:/Users/suziy/Desktop/M152A/lab_4/dav/dav.srcs/sources_1/new/loudness_meter.v:44]
DSP Report: Generating DSP p_0_out, operation Mode is: A2*(B:0x1e0).
DSP Report: register meter/bins_reg_reg[0] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A''*(B:0x1e0).
DSP Report: register meter/bins_reg_reg[0] is absorbed into DSP p_0_out.
DSP Report: register meter/bins_reg_reg[1] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: ACIN''*(B:0x1e0).
DSP Report: register meter/bins_reg_reg[1] is absorbed into DSP p_0_out.
DSP Report: register meter/bins_reg_reg[2] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: ACIN2*(B:0x1e0).
DSP Report: register meter/bins_reg_reg[3] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: ACIN2*(B:0x1e0).
DSP Report: register meter/bins_reg_reg[4] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: ACIN2*(B:0x1e0).
DSP Report: register meter/bins_reg_reg[5] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: ACIN2*(B:0x1e0).
DSP Report: register meter/bins_reg_reg[6] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: ACIN2*(B:0x1e0).
DSP Report: register meter/bins_reg_reg[7] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: ACIN2*(B:0x1e0).
DSP Report: register meter/bins_reg_reg[8] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: ACIN2*(B:0x1e0).
DSP Report: register meter/bins_reg_reg[9] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: ACIN2*(B:0x1e0).
DSP Report: register meter/bins_reg_reg[10] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: ACIN2*(B:0x1e0).
DSP Report: register meter/bins_reg_reg[11] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: ACIN2*(B:0x1e0).
DSP Report: register meter/bins_reg_reg[12] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: ACIN2*(B:0x1e0).
DSP Report: register meter/bins_reg_reg[13] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: ACIN2*(B:0x1e0).
DSP Report: register meter/bins_reg_reg[14] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: ACIN2*(B:0x1e0).
DSP Report: register meter/bins_reg_reg[15] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Synth 8-3886] merging instance 'bars/rgb_out_reg[0]' (FDR) to 'bars/rgb_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'bars/rgb_out_reg[1]' (FDR) to 'bars/rgb_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'bars/rgb_out_reg[2]' (FDR) to 'bars/rgb_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'bars/rgb_out_reg[3]' (FDS) to 'bars/rgb_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'bars/rgb_out_reg[4]' (FDS) to 'bars/rgb_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'bars/rgb_out_reg[5]' (FDR) to 'bars/rgb_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'bars/rgb_out_reg[6]' (FDS) to 'bars/rgb_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'bars/rgb_out_reg[7]' (FDR) to 'bars/rgb_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'bars/rgb_out_reg[8]' (FDS) to 'bars/rgb_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'bars/rgb_out_reg[9]' (FDR) to 'bars/rgb_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[0]' (FDRE) to 'rgb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[1]' (FDRE) to 'rgb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[2]' (FDRE) to 'rgb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[3]' (FDRE) to 'rgb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[4]' (FDRE) to 'rgb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[5]' (FDRE) to 'rgb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[6]' (FDRE) to 'rgb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[7]' (FDRE) to 'rgb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[8]' (FDRE) to 'rgb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[9]' (FDRE) to 'rgb_reg_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scaler/out_reg_reg[10][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scaler/out_reg_reg[11][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scaler/out_reg_reg[12][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scaler/out_reg_reg[14][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scaler/out_reg_reg[15][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scaler/out_reg_reg[13][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scaler/out_reg_reg[9][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scaler/out_reg_reg[8][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scaler/out_reg_reg[7][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scaler/out_reg_reg[2][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scaler/out_reg_reg[3][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scaler/out_reg_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scaler/out_reg_reg[5][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scaler/out_reg_reg[6][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scaler/out_reg_reg[4][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scaler/out_reg_reg[0][9] )
WARNING: [Synth 8-3332] Sequential element (scaler/out_reg_reg[0][9]) is unused and will be removed from module dav.
WARNING: [Synth 8-3332] Sequential element (scaler/out_reg_reg[1][9]) is unused and will be removed from module dav.
WARNING: [Synth 8-3332] Sequential element (scaler/out_reg_reg[2][9]) is unused and will be removed from module dav.
WARNING: [Synth 8-3332] Sequential element (scaler/out_reg_reg[3][9]) is unused and will be removed from module dav.
WARNING: [Synth 8-3332] Sequential element (scaler/out_reg_reg[4][9]) is unused and will be removed from module dav.
WARNING: [Synth 8-3332] Sequential element (scaler/out_reg_reg[5][9]) is unused and will be removed from module dav.
WARNING: [Synth 8-3332] Sequential element (scaler/out_reg_reg[6][9]) is unused and will be removed from module dav.
WARNING: [Synth 8-3332] Sequential element (scaler/out_reg_reg[7][9]) is unused and will be removed from module dav.
WARNING: [Synth 8-3332] Sequential element (scaler/out_reg_reg[8][9]) is unused and will be removed from module dav.
WARNING: [Synth 8-3332] Sequential element (scaler/out_reg_reg[9][9]) is unused and will be removed from module dav.
WARNING: [Synth 8-3332] Sequential element (scaler/out_reg_reg[10][9]) is unused and will be removed from module dav.
WARNING: [Synth 8-3332] Sequential element (scaler/out_reg_reg[11][9]) is unused and will be removed from module dav.
WARNING: [Synth 8-3332] Sequential element (scaler/out_reg_reg[12][9]) is unused and will be removed from module dav.
WARNING: [Synth 8-3332] Sequential element (scaler/out_reg_reg[13][9]) is unused and will be removed from module dav.
WARNING: [Synth 8-3332] Sequential element (scaler/out_reg_reg[14][9]) is unused and will be removed from module dav.
WARNING: [Synth 8-3332] Sequential element (scaler/out_reg_reg[15][9]) is unused and will be removed from module dav.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 781.559 ; gain = 493.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dav         | A2*(B:0x1e0)     | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dav         | A''*(B:0x1e0)    | 24     | 9      | -      | -      | 33     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dav         | ACIN''*(B:0x1e0) | 24     | 9      | -      | -      | 33     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dav         | ACIN2*(B:0x1e0)  | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dav         | ACIN2*(B:0x1e0)  | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dav         | ACIN2*(B:0x1e0)  | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dav         | ACIN2*(B:0x1e0)  | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dav         | ACIN2*(B:0x1e0)  | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dav         | ACIN2*(B:0x1e0)  | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dav         | ACIN2*(B:0x1e0)  | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dav         | ACIN2*(B:0x1e0)  | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dav         | ACIN2*(B:0x1e0)  | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dav         | ACIN2*(B:0x1e0)  | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dav         | ACIN2*(B:0x1e0)  | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dav         | ACIN2*(B:0x1e0)  | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dav         | ACIN2*(B:0x1e0)  | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clks/clkdiv/clk_out1' to pin 'clks/clkdiv/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 828.035 ; gain = 539.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 856.363 ; gain = 567.812
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 870.828 ; gain = 582.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 870.828 ; gain = 582.277
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 870.828 ; gain = 582.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 870.828 ; gain = 582.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 870.828 ; gain = 582.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 870.828 ; gain = 582.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 870.828 ; gain = 582.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |BUFG      |     2|
|3     |CARRY4    |    90|
|4     |DSP48E1   |     1|
|5     |DSP48E1_1 |     1|
|6     |DSP48E1_2 |     1|
|7     |DSP48E1_3 |    13|
|8     |LUT1      |    15|
|9     |LUT2      |   243|
|10    |LUT3      |    85|
|11    |LUT4      |   193|
|12    |LUT5      |   120|
|13    |LUT6      |   141|
|14    |FDCE      |    26|
|15    |FDRE      |   316|
|16    |FDSE      |     2|
|17    |IBUF      |     3|
|18    |OBUF      |    21|
+------+----------+------+

Report Instance Areas: 
+------+-------------+---------------+------+
|      |Instance     |Module         |Cells |
+------+-------------+---------------+------+
|1     |top          |               |  1275|
|2     |  bars       |display_bars   |    40|
|3     |  clks       |clock_divider  |    23|
|4     |  i2s        |i2s_multibit   |   193|
|5     |  meter      |loudness_meter |   335|
|6     |  scaler     |bars_scaler    |   432|
|7     |  vsync_unit |vga_sync       |   208|
+------+-------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 870.828 ; gain = 582.277
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 34 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 870.828 ; gain = 234.250
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 870.828 ; gain = 582.277
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 109 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
71 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 870.828 ; gain = 593.762
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/suziy/Desktop/M152A/lab_4/dav/dav.runs/synth_1/dav.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dav_utilization_synth.rpt -pb dav_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 870.828 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Mar 17 12:26:15 2024...
