Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:129]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:130]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:131]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:132]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:133]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:134]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:135]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:136]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:137]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:169]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
