{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726344601461 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726344601462 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 14 17:10:01 2024 " "Processing started: Sat Sep 14 17:10:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726344601462 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726344601462 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SingleCycleProcessorWithExceptions -c SingleCycleProcessorWithExceptions " "Command: quartus_map --read_settings_files=on --write_settings_files=off SingleCycleProcessorWithExceptions -c SingleCycleProcessorWithExceptions" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726344601462 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726344601780 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726344601780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/dmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modules/dmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmem-behave " "Found design unit 1: dmem-behave" {  } { { "modules/dmem.vhd" "" { Text "/home/alvaro-medina/Documentos/Facultad/Arquitectura del Computador/SingleCycleProcessorWithExceptions/modules/dmem.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726344617377 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "modules/dmem.vhd" "" { Text "/home/alvaro-medina/Documentos/Facultad/Arquitectura del Computador/SingleCycleProcessorWithExceptions/modules/dmem.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726344617377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726344617377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/writeback.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/writeback.sv" { { "Info" "ISGN_ENTITY_NAME" "1 writeback " "Found entity 1: writeback" {  } { { "modules/writeback.sv" "" { Text "/home/alvaro-medina/Documentos/Facultad/Arquitectura del Computador/SingleCycleProcessorWithExceptions/modules/writeback.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726344617379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726344617379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/sl2.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/sl2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sl2 " "Found entity 1: sl2" {  } { { "modules/sl2.sv" "" { Text "/home/alvaro-medina/Documentos/Facultad/Arquitectura del Computador/SingleCycleProcessorWithExceptions/modules/sl2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726344617380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726344617380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/signext.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/signext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signext " "Found entity 1: signext" {  } { { "modules/signext.sv" "" { Text "/home/alvaro-medina/Documentos/Facultad/Arquitectura del Computador/SingleCycleProcessorWithExceptions/modules/signext.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726344617381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726344617381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "modules/regfile.sv" "" { Text "/home/alvaro-medina/Documentos/Facultad/Arquitectura del Computador/SingleCycleProcessorWithExceptions/modules/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726344617382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726344617382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/processor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/processor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_tb " "Found entity 1: processor_tb" {  } { { "modules/processor_tb.sv" "" { Text "/home/alvaro-medina/Documentos/Facultad/Arquitectura del Computador/SingleCycleProcessorWithExceptions/modules/processor_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726344617383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726344617383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/processor_arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/processor_arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_arm " "Found entity 1: processor_arm" {  } { { "modules/processor_arm.sv" "" { Text "/home/alvaro-medina/Documentos/Facultad/Arquitectura del Computador/SingleCycleProcessorWithExceptions/modules/processor_arm.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726344617384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726344617384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "modules/mux4.sv" "" { Text "/home/alvaro-medina/Documentos/Facultad/Arquitectura del Computador/SingleCycleProcessorWithExceptions/modules/mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726344617385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726344617385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "modules/mux2.sv" "" { Text "/home/alvaro-medina/Documentos/Facultad/Arquitectura del Computador/SingleCycleProcessorWithExceptions/modules/mux2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726344617386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726344617386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "modules/memory.sv" "" { Text "/home/alvaro-medina/Documentos/Facultad/Arquitectura del Computador/SingleCycleProcessorWithExceptions/modules/memory.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726344617387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726344617387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "modules/imem.sv" "" { Text "/home/alvaro-medina/Documentos/Facultad/Arquitectura del Computador/SingleCycleProcessorWithExceptions/modules/imem.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726344617388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726344617388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/flopr_e.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/flopr_e.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr_e " "Found entity 1: flopr_e" {  } { { "modules/flopr_e.sv" "" { Text "/home/alvaro-medina/Documentos/Facultad/Arquitectura del Computador/SingleCycleProcessorWithExceptions/modules/flopr_e.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726344617389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726344617389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "modules/flopr.sv" "" { Text "/home/alvaro-medina/Documentos/Facultad/Arquitectura del Computador/SingleCycleProcessorWithExceptions/modules/flopr.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726344617390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726344617390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "modules/fetch.sv" "" { Text "/home/alvaro-medina/Documentos/Facultad/Arquitectura del Computador/SingleCycleProcessorWithExceptions/modules/fetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726344617391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726344617391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "modules/execute.sv" "" { Text "/home/alvaro-medina/Documentos/Facultad/Arquitectura del Computador/SingleCycleProcessorWithExceptions/modules/execute.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726344617392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726344617392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/exception.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/exception.sv" { { "Info" "ISGN_ENTITY_NAME" "1 exception " "Found entity 1: exception" {  } { { "modules/exception.sv" "" { Text "/home/alvaro-medina/Documentos/Facultad/Arquitectura del Computador/SingleCycleProcessorWithExceptions/modules/exception.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726344617393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726344617393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/esync.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/esync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 esync " "Found entity 1: esync" {  } { { "modules/esync.sv" "" { Text "/home/alvaro-medina/Documentos/Facultad/Arquitectura del Computador/SingleCycleProcessorWithExceptions/modules/esync.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726344617393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726344617393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "modules/controller.sv" "" { Text "/home/alvaro-medina/Documentos/Facultad/Arquitectura del Computador/SingleCycleProcessorWithExceptions/modules/controller.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726344617395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726344617395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/maindec.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/maindec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maindec " "Found entity 1: maindec" {  } { { "modules/maindec.sv" "" { Text "/home/alvaro-medina/Documentos/Facultad/Arquitectura del Computador/SingleCycleProcessorWithExceptions/modules/maindec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726344617396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726344617396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/aludec.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/aludec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "modules/aludec.sv" "" { Text "/home/alvaro-medina/Documentos/Facultad/Arquitectura del Computador/SingleCycleProcessorWithExceptions/modules/aludec.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726344617397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726344617397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "modules/decode.sv" "" { Text "/home/alvaro-medina/Documentos/Facultad/Arquitectura del Computador/SingleCycleProcessorWithExceptions/modules/decode.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726344617398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726344617398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "modules/datapath.sv" "" { Text "/home/alvaro-medina/Documentos/Facultad/Arquitectura del Computador/SingleCycleProcessorWithExceptions/modules/datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726344617400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726344617400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/comp_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/comp_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comp_n " "Found entity 1: comp_n" {  } { { "modules/comp_n.sv" "" { Text "/home/alvaro-medina/Documentos/Facultad/Arquitectura del Computador/SingleCycleProcessorWithExceptions/modules/comp_n.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726344617401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726344617401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "modules/alu.sv" "" { Text "/home/alvaro-medina/Documentos/Facultad/Arquitectura del Computador/SingleCycleProcessorWithExceptions/modules/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726344617403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726344617403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "modules/adder.sv" "" { Text "/home/alvaro-medina/Documentos/Facultad/Arquitectura del Computador/SingleCycleProcessorWithExceptions/modules/adder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726344617404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726344617404 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controller " "Elaborating entity \"controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726344617507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec maindec:decPpal " "Elaborating entity \"maindec\" for hierarchy \"maindec:decPpal\"" {  } { { "modules/controller.sv" "decPpal" { Text "/home/alvaro-medina/Documentos/Facultad/Arquitectura del Computador/SingleCycleProcessorWithExceptions/modules/controller.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726344617524 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ExtlAck maindec.sv(9) " "Output port \"ExtlAck\" at maindec.sv(9) has no driver" {  } { { "modules/maindec.sv" "" { Text "/home/alvaro-medina/Documentos/Facultad/Arquitectura del Computador/SingleCycleProcessorWithExceptions/modules/maindec.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1726344617528 "|controller|maindec:decPpal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec aludec:decAlu " "Elaborating entity \"aludec\" for hierarchy \"aludec:decAlu\"" {  } { { "modules/controller.sv" "decAlu" { Text "/home/alvaro-medina/Documentos/Facultad/Arquitectura del Computador/SingleCycleProcessorWithExceptions/modules/controller.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726344617538 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ExtlAck ExtlAck " "Net \"ExtlAck\", which fans out to \"ExtlAck\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "maindec:decPpal\|ExtlAck " "Net is fed by \"maindec:decPpal\|ExtlAck\"" {  } { { "modules/maindec.sv" "ExtlAck" { Text "/home/alvaro-medina/Documentos/Facultad/Arquitectura del Computador/SingleCycleProcessorWithExceptions/modules/maindec.sv" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1726344617614 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ExtlAck " "Net is fed by \"ExtlAck\"" {  } { { "modules/controller.sv" "ExtlAck" { Text "/home/alvaro-medina/Documentos/Facultad/Arquitectura del Computador/SingleCycleProcessorWithExceptions/modules/controller.sv" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1726344617614 ""}  } { { "modules/controller.sv" "ExtlAck" { Text "/home/alvaro-medina/Documentos/Facultad/Arquitectura del Computador/SingleCycleProcessorWithExceptions/modules/controller.sv" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1726344617614 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1726344617615 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "413 " "Peak virtual memory: 413 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726344617816 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Sep 14 17:10:17 2024 " "Processing ended: Sat Sep 14 17:10:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726344617816 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726344617816 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726344617816 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726344617816 ""}
