{"Source Block": ["hdl/library/axi_dmac/axi_dmac.v@361:371@HdlIdDef", "\nwire up_req_eot;\nwire [BYTES_PER_BURST_WIDTH-1:0] up_req_measured_burst_length;\nwire up_response_partial;\nwire up_response_valid;\nwire up_response_ready;\n\nwire ctrl_enable;\nwire ctrl_pause;\n\nwire up_dma_req_valid;\n"], "Clone Blocks": [["hdl/library/axi_dmac/axi_dmac.v@363:373", "wire [BYTES_PER_BURST_WIDTH-1:0] up_req_measured_burst_length;\nwire up_response_partial;\nwire up_response_valid;\nwire up_response_ready;\n\nwire ctrl_enable;\nwire ctrl_pause;\n\nwire up_dma_req_valid;\nwire up_dma_req_ready;\nwire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] up_dma_req_dest_address;\n"], ["hdl/library/axi_dmac/axi_dmac.v@358:368", "assign m_src_axi_wid = 'h0;\nassign m_src_axi_arid = 'h0;\nassign m_src_axi_arlock = 'h0;\n\nwire up_req_eot;\nwire [BYTES_PER_BURST_WIDTH-1:0] up_req_measured_burst_length;\nwire up_response_partial;\nwire up_response_valid;\nwire up_response_ready;\n\nwire ctrl_enable;\n"], ["hdl/library/axi_dmac/axi_dmac.v@360:370", "assign m_src_axi_arlock = 'h0;\n\nwire up_req_eot;\nwire [BYTES_PER_BURST_WIDTH-1:0] up_req_measured_burst_length;\nwire up_response_partial;\nwire up_response_valid;\nwire up_response_ready;\n\nwire ctrl_enable;\nwire ctrl_pause;\n\n"], ["hdl/library/axi_dmac/axi_dmac.v@359:369", "assign m_src_axi_arid = 'h0;\nassign m_src_axi_arlock = 'h0;\n\nwire up_req_eot;\nwire [BYTES_PER_BURST_WIDTH-1:0] up_req_measured_burst_length;\nwire up_response_partial;\nwire up_response_valid;\nwire up_response_ready;\n\nwire ctrl_enable;\nwire ctrl_pause;\n"]], "Diff Content": {"Delete": [[366, "wire up_response_ready;\n"]], "Add": []}}