QuestaSim-64 vlog 10.5c Compiler 2016.07 Jul 20 2016
Start time: 11:28:41 on Nov 08,2021
vlog "+define+FORMAL_TOOL" "+define+NOINITMEM" -f design/design.flist -f formal/formal.flist -l output/vlog.rpt 
-- Compiling module alloc_issue_ino
-- Compiling module search_begin
-- Compiling module search_end
-- Compiling module src_a_mux
-- Compiling module src_b_mux
-- Compiling module arf
-- Compiling module select_vector
-- Compiling module renaming_table
-- Compiling module ram_sync_1r1w
-- Compiling module ram_sync_2r1w
-- Compiling module ram_sync_2r2w
-- Compiling module ram_sync_4r1w
-- Compiling module ram_sync_4r2w
-- Compiling module ram_sync_6r2w
-- Compiling module ram_sync_nolatch_2r1w
-- Compiling module ram_sync_nolatch_2r2w
-- Compiling module ram_sync_nolatch_4r2w
-- Compiling module brimm_gen
-- Compiling module decoder
-- Compiling module dmem
-- Compiling module exunit_alu
-- Compiling module exunit_branch
-- Compiling module exunit_mul
-- Compiling module exunit_ldst
-- Compiling module imm_gen
-- Compiling module pipeline_if
-- Compiling module select_logic
-- Compiling module sel_bhrfix
-- Compiling module gshare_predictor
-- Compiling module pht
-- Compiling module pipeline
-- Compiling module sourceoperand_manager
-- Compiling module oldest_finder2
-- Compiling module oldest_finder4
-- Compiling module oldest_finder8
-- Compiling module btb
-- Compiling module prioenc
-- Compiling module maskunit
-- Compiling module allocateunit
-- Compiling module tag_decoder
-- Compiling module miss_prediction_fix_table
-- Compiling module reorderbuf
-- Compiling module rrf_freelistmanager
-- Compiling module rrf
-- Compiling module rs_alu_ent
-- Compiling module rs_alu
-- Compiling module rs_branch_ent
-- Compiling module rs_branch
-- Compiling module rs_ldst_ent
-- Compiling module rs_ldst
-- Compiling module rs_mul_ent
-- Compiling module rs_mul
-- Compiling module rs_requestgenerator
-- Compiling module src_manager
-- Compiling module storebuf
-- Compiling module tag_generator
-- Compiling module true_dualport_ram
-- Compiling module true_dualport_ram_clear
-- Compiling module alu
-- Compiling module mux_4x1
-- Compiling module multiplier
-- Compiling module imem
-- Compiling module imem_ld
-- Compiling module design_top
-- Compiling module register_constraints
-- Compiling module formal_bind
-- Compiling module inst_constraint
-- Compiling module modify_instruction
-- Compiling module qed_decoder
-- Compiling module qed_i_cache
-- Compiling module qed_instruction_mux
-- Compiling module qed

Top level modules:
	select_vector
	ram_sync_4r1w
	ram_sync_4r2w
	ram_sync_6r2w
	ram_sync_nolatch_2r1w
	ram_sync_nolatch_2r2w
	true_dualport_ram_clear
	imem
	design_top
	formal_bind
	qed
End time: 11:28:41 on Nov 08,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
