# Lab 13: Traffic Light Controller



Objective

&nbsp;   1. To design and simulate a traffic light controller using Verilog HDL.

&nbsp;   2. To apply FSM-based sequential logic design.

&nbsp;   3. To implement the design on an FPGA development board.



