Loading plugins phase: Elapsed time ==> 1s.958ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\zakis\Desktop\RG\RG.cydsn\RG.cyprj -d CY8C5888LTQ-LP097 -s C:\Users\zakis\Desktop\RG\RG.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 8s.596ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.046ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  RG.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\zakis\Desktop\RG\RG.cydsn\RG.cyprj -dcpsoc3 RG.v -verilog
======================================================================

======================================================================
Compiling:  RG.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\zakis\Desktop\RG\RG.cydsn\RG.cyprj -dcpsoc3 RG.v -verilog
======================================================================

======================================================================
Compiling:  RG.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\zakis\Desktop\RG\RG.cydsn\RG.cyprj -dcpsoc3 -verilog RG.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Dec 12 08:59:52 2023


======================================================================
Compiling:  RG.v
Program  :   vpp
Options  :    -yv2 -q10 RG.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Dec 12 08:59:52 2023

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'RG.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  RG.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\zakis\Desktop\RG\RG.cydsn\RG.cyprj -dcpsoc3 -verilog RG.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Dec 12 08:59:53 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\zakis\Desktop\RG\RG.cydsn\codegentemp\RG.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\zakis\Desktop\RG\RG.cydsn\codegentemp\RG.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  RG.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\zakis\Desktop\RG\RG.cydsn\RG.cyprj -dcpsoc3 -verilog RG.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Dec 12 08:59:55 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\zakis\Desktop\RG\RG.cydsn\codegentemp\RG.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\zakis\Desktop\RG\RG.cydsn\codegentemp\RG.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWM_RGB_blue:PWMUDB:km_run\
	\PWM_RGB_blue:PWMUDB:ctrl_cmpmode2_2\
	\PWM_RGB_blue:PWMUDB:ctrl_cmpmode2_1\
	\PWM_RGB_blue:PWMUDB:ctrl_cmpmode2_0\
	\PWM_RGB_blue:PWMUDB:ctrl_cmpmode1_2\
	\PWM_RGB_blue:PWMUDB:ctrl_cmpmode1_1\
	\PWM_RGB_blue:PWMUDB:ctrl_cmpmode1_0\
	\PWM_RGB_blue:PWMUDB:capt_rising\
	\PWM_RGB_blue:PWMUDB:capt_falling\
	\PWM_RGB_blue:PWMUDB:trig_rise\
	\PWM_RGB_blue:PWMUDB:trig_fall\
	\PWM_RGB_blue:PWMUDB:sc_kill\
	\PWM_RGB_blue:PWMUDB:min_kill\
	\PWM_RGB_blue:PWMUDB:km_tc\
	\PWM_RGB_blue:PWMUDB:db_tc\
	\PWM_RGB_blue:PWMUDB:dith_sel\
	\PWM_RGB_blue:PWMUDB:compare2\
	\PWM_RGB_blue:Net_101\
	Net_4768
	Net_4769
	\PWM_RGB_blue:PWMUDB:MODULE_1:b_31\
	\PWM_RGB_blue:PWMUDB:MODULE_1:b_30\
	\PWM_RGB_blue:PWMUDB:MODULE_1:b_29\
	\PWM_RGB_blue:PWMUDB:MODULE_1:b_28\
	\PWM_RGB_blue:PWMUDB:MODULE_1:b_27\
	\PWM_RGB_blue:PWMUDB:MODULE_1:b_26\
	\PWM_RGB_blue:PWMUDB:MODULE_1:b_25\
	\PWM_RGB_blue:PWMUDB:MODULE_1:b_24\
	\PWM_RGB_blue:PWMUDB:MODULE_1:b_23\
	\PWM_RGB_blue:PWMUDB:MODULE_1:b_22\
	\PWM_RGB_blue:PWMUDB:MODULE_1:b_21\
	\PWM_RGB_blue:PWMUDB:MODULE_1:b_20\
	\PWM_RGB_blue:PWMUDB:MODULE_1:b_19\
	\PWM_RGB_blue:PWMUDB:MODULE_1:b_18\
	\PWM_RGB_blue:PWMUDB:MODULE_1:b_17\
	\PWM_RGB_blue:PWMUDB:MODULE_1:b_16\
	\PWM_RGB_blue:PWMUDB:MODULE_1:b_15\
	\PWM_RGB_blue:PWMUDB:MODULE_1:b_14\
	\PWM_RGB_blue:PWMUDB:MODULE_1:b_13\
	\PWM_RGB_blue:PWMUDB:MODULE_1:b_12\
	\PWM_RGB_blue:PWMUDB:MODULE_1:b_11\
	\PWM_RGB_blue:PWMUDB:MODULE_1:b_10\
	\PWM_RGB_blue:PWMUDB:MODULE_1:b_9\
	\PWM_RGB_blue:PWMUDB:MODULE_1:b_8\
	\PWM_RGB_blue:PWMUDB:MODULE_1:b_7\
	\PWM_RGB_blue:PWMUDB:MODULE_1:b_6\
	\PWM_RGB_blue:PWMUDB:MODULE_1:b_5\
	\PWM_RGB_blue:PWMUDB:MODULE_1:b_4\
	\PWM_RGB_blue:PWMUDB:MODULE_1:b_3\
	\PWM_RGB_blue:PWMUDB:MODULE_1:b_2\
	\PWM_RGB_blue:PWMUDB:MODULE_1:b_1\
	\PWM_RGB_blue:PWMUDB:MODULE_1:b_0\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_4764
	Net_4771
	\PWM_RGB_blue:Net_113\
	\PWM_RGB_blue:Net_107\
	\PWM_RGB_blue:Net_114\
	\UART_Logs:BUART:reset_sr\
	\UART_Logs:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_1\
	\UART_Logs:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_0\
	\UART_Logs:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	\UART_Logs:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	Net_2904
	\UART_Logs:BUART:sRX:MODULE_5:g2:a0:gta_0\
	\UART_Logs:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_1\
	\UART_Logs:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_1\
	\UART_Logs:BUART:sRX:MODULE_6:g1:a0:gx:u0:lt_0\
	\UART_Logs:BUART:sRX:MODULE_6:g1:a0:gx:u0:gt_0\
	\UART_Logs:BUART:sRX:MODULE_6:g1:a0:gx:u0:lti_0\
	\UART_Logs:BUART:sRX:MODULE_6:g1:a0:gx:u0:gti_0\
	\UART_Logs:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_0\
	\UART_Logs:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_0\
	\UART_Logs:BUART:sRX:MODULE_6:g1:a0:xeq\
	\UART_Logs:BUART:sRX:MODULE_6:g1:a0:xlt\
	\UART_Logs:BUART:sRX:MODULE_6:g1:a0:xlte\
	\UART_Logs:BUART:sRX:MODULE_6:g1:a0:xgt\
	\UART_Logs:BUART:sRX:MODULE_6:g1:a0:xgte\
	\UART_Logs:BUART:sRX:MODULE_6:lt\
	\UART_Logs:BUART:sRX:MODULE_6:eq\
	\UART_Logs:BUART:sRX:MODULE_6:gt\
	\UART_Logs:BUART:sRX:MODULE_6:gte\
	\UART_Logs:BUART:sRX:MODULE_6:lte\
	\Counter:Net_89\
	\Counter:Net_95\
	\Counter:Net_102\
	\PWM_led_red:PWMUDB:km_run\
	\PWM_led_red:PWMUDB:ctrl_cmpmode2_2\
	\PWM_led_red:PWMUDB:ctrl_cmpmode2_1\
	\PWM_led_red:PWMUDB:ctrl_cmpmode2_0\
	\PWM_led_red:PWMUDB:ctrl_cmpmode1_2\
	\PWM_led_red:PWMUDB:ctrl_cmpmode1_1\
	\PWM_led_red:PWMUDB:ctrl_cmpmode1_0\
	\PWM_led_red:PWMUDB:capt_rising\
	\PWM_led_red:PWMUDB:capt_falling\
	\PWM_led_red:PWMUDB:trig_rise\
	\PWM_led_red:PWMUDB:trig_fall\
	\PWM_led_red:PWMUDB:sc_kill\
	\PWM_led_red:PWMUDB:min_kill\
	\PWM_led_red:PWMUDB:km_tc\
	\PWM_led_red:PWMUDB:db_tc\
	\PWM_led_red:PWMUDB:dith_sel\
	\PWM_led_red:PWMUDB:compare2\
	\PWM_led_red:Net_101\
	Net_228
	Net_229
	\PWM_led_red:PWMUDB:MODULE_7:b_31\
	\PWM_led_red:PWMUDB:MODULE_7:b_30\
	\PWM_led_red:PWMUDB:MODULE_7:b_29\
	\PWM_led_red:PWMUDB:MODULE_7:b_28\
	\PWM_led_red:PWMUDB:MODULE_7:b_27\
	\PWM_led_red:PWMUDB:MODULE_7:b_26\
	\PWM_led_red:PWMUDB:MODULE_7:b_25\
	\PWM_led_red:PWMUDB:MODULE_7:b_24\
	\PWM_led_red:PWMUDB:MODULE_7:b_23\
	\PWM_led_red:PWMUDB:MODULE_7:b_22\
	\PWM_led_red:PWMUDB:MODULE_7:b_21\
	\PWM_led_red:PWMUDB:MODULE_7:b_20\
	\PWM_led_red:PWMUDB:MODULE_7:b_19\
	\PWM_led_red:PWMUDB:MODULE_7:b_18\
	\PWM_led_red:PWMUDB:MODULE_7:b_17\
	\PWM_led_red:PWMUDB:MODULE_7:b_16\
	\PWM_led_red:PWMUDB:MODULE_7:b_15\
	\PWM_led_red:PWMUDB:MODULE_7:b_14\
	\PWM_led_red:PWMUDB:MODULE_7:b_13\
	\PWM_led_red:PWMUDB:MODULE_7:b_12\
	\PWM_led_red:PWMUDB:MODULE_7:b_11\
	\PWM_led_red:PWMUDB:MODULE_7:b_10\
	\PWM_led_red:PWMUDB:MODULE_7:b_9\
	\PWM_led_red:PWMUDB:MODULE_7:b_8\
	\PWM_led_red:PWMUDB:MODULE_7:b_7\
	\PWM_led_red:PWMUDB:MODULE_7:b_6\
	\PWM_led_red:PWMUDB:MODULE_7:b_5\
	\PWM_led_red:PWMUDB:MODULE_7:b_4\
	\PWM_led_red:PWMUDB:MODULE_7:b_3\
	\PWM_led_red:PWMUDB:MODULE_7:b_2\
	\PWM_led_red:PWMUDB:MODULE_7:b_1\
	\PWM_led_red:PWMUDB:MODULE_7:b_0\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:a_31\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:a_30\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:a_29\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:a_28\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:a_27\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:a_26\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:a_25\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:a_24\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:b_31\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:b_30\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:b_29\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:b_28\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:b_27\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:b_26\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:b_25\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:b_24\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:b_23\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:b_22\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:b_21\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:b_20\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:b_19\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:b_18\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:b_17\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:b_16\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:b_15\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:b_14\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:b_13\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:b_12\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:b_11\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:b_10\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:b_9\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:b_8\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:b_7\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:b_6\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:b_5\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:b_4\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:b_3\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:b_2\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:b_1\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:b_0\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:s_31\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:s_30\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:s_29\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:s_28\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:s_27\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:s_26\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:s_25\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:s_24\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:s_23\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:s_22\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:s_21\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:s_20\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:s_19\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:s_18\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:s_17\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:s_16\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:s_15\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:s_14\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:s_13\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:s_12\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:s_11\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:s_10\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:s_9\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:s_8\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:s_7\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:s_6\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:s_5\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:s_4\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:s_3\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:s_2\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_224
	Net_231
	\PWM_led_red:Net_113\
	\PWM_led_red:Net_107\
	\PWM_led_red:Net_114\
	\PWM_led_yellow:PWMUDB:km_run\
	\PWM_led_yellow:PWMUDB:ctrl_cmpmode2_2\
	\PWM_led_yellow:PWMUDB:ctrl_cmpmode2_1\
	\PWM_led_yellow:PWMUDB:ctrl_cmpmode2_0\
	\PWM_led_yellow:PWMUDB:ctrl_cmpmode1_2\
	\PWM_led_yellow:PWMUDB:ctrl_cmpmode1_1\
	\PWM_led_yellow:PWMUDB:ctrl_cmpmode1_0\
	\PWM_led_yellow:PWMUDB:capt_rising\
	\PWM_led_yellow:PWMUDB:capt_falling\
	\PWM_led_yellow:PWMUDB:trig_rise\
	\PWM_led_yellow:PWMUDB:trig_fall\
	\PWM_led_yellow:PWMUDB:sc_kill\
	\PWM_led_yellow:PWMUDB:min_kill\
	\PWM_led_yellow:PWMUDB:km_tc\
	\PWM_led_yellow:PWMUDB:db_tc\
	\PWM_led_yellow:PWMUDB:dith_sel\
	\PWM_led_yellow:PWMUDB:compare2\
	\PWM_led_yellow:Net_101\
	Net_2677
	Net_2678
	\PWM_led_yellow:PWMUDB:MODULE_8:b_31\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_30\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_29\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_28\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_27\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_26\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_25\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_24\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_23\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_22\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_21\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_20\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_19\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_18\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_17\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_16\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_15\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_14\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_13\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_12\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_11\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_10\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_9\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_8\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_7\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_6\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_5\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_4\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_3\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_2\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_1\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_0\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_31\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_30\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_29\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_28\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_27\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_26\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_25\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_24\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_31\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_30\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_29\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_28\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_27\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_26\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_25\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_24\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_23\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_22\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_21\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_20\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_19\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_18\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_17\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_16\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_15\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_14\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_13\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_12\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_11\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_10\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_9\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_8\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_7\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_6\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_5\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_4\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_3\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_2\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_1\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_0\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_31\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_30\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_29\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_28\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_27\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_26\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_25\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_24\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_23\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_22\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_21\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_20\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_19\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_18\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_17\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_16\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_15\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_14\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_13\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_12\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_11\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_10\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_9\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_8\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_7\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_6\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_5\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_4\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_3\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_2\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_2673
	Net_2680
	\PWM_led_yellow:Net_113\
	\PWM_led_yellow:Net_107\
	\PWM_led_yellow:Net_114\
	\PWM_led_green:PWMUDB:km_run\
	\PWM_led_green:PWMUDB:ctrl_cmpmode2_2\
	\PWM_led_green:PWMUDB:ctrl_cmpmode2_1\
	\PWM_led_green:PWMUDB:ctrl_cmpmode2_0\
	\PWM_led_green:PWMUDB:ctrl_cmpmode1_2\
	\PWM_led_green:PWMUDB:ctrl_cmpmode1_1\
	\PWM_led_green:PWMUDB:ctrl_cmpmode1_0\
	\PWM_led_green:PWMUDB:capt_rising\
	\PWM_led_green:PWMUDB:capt_falling\
	\PWM_led_green:PWMUDB:trig_rise\
	\PWM_led_green:PWMUDB:trig_fall\
	\PWM_led_green:PWMUDB:sc_kill\
	\PWM_led_green:PWMUDB:min_kill\
	\PWM_led_green:PWMUDB:km_tc\
	\PWM_led_green:PWMUDB:db_tc\
	\PWM_led_green:PWMUDB:dith_sel\
	\PWM_led_green:PWMUDB:compare2\
	\PWM_led_green:Net_101\
	Net_2689
	Net_2690
	\PWM_led_green:PWMUDB:MODULE_9:b_31\
	\PWM_led_green:PWMUDB:MODULE_9:b_30\
	\PWM_led_green:PWMUDB:MODULE_9:b_29\
	\PWM_led_green:PWMUDB:MODULE_9:b_28\
	\PWM_led_green:PWMUDB:MODULE_9:b_27\
	\PWM_led_green:PWMUDB:MODULE_9:b_26\
	\PWM_led_green:PWMUDB:MODULE_9:b_25\
	\PWM_led_green:PWMUDB:MODULE_9:b_24\
	\PWM_led_green:PWMUDB:MODULE_9:b_23\
	\PWM_led_green:PWMUDB:MODULE_9:b_22\
	\PWM_led_green:PWMUDB:MODULE_9:b_21\
	\PWM_led_green:PWMUDB:MODULE_9:b_20\
	\PWM_led_green:PWMUDB:MODULE_9:b_19\
	\PWM_led_green:PWMUDB:MODULE_9:b_18\
	\PWM_led_green:PWMUDB:MODULE_9:b_17\
	\PWM_led_green:PWMUDB:MODULE_9:b_16\
	\PWM_led_green:PWMUDB:MODULE_9:b_15\
	\PWM_led_green:PWMUDB:MODULE_9:b_14\
	\PWM_led_green:PWMUDB:MODULE_9:b_13\
	\PWM_led_green:PWMUDB:MODULE_9:b_12\
	\PWM_led_green:PWMUDB:MODULE_9:b_11\
	\PWM_led_green:PWMUDB:MODULE_9:b_10\
	\PWM_led_green:PWMUDB:MODULE_9:b_9\
	\PWM_led_green:PWMUDB:MODULE_9:b_8\
	\PWM_led_green:PWMUDB:MODULE_9:b_7\
	\PWM_led_green:PWMUDB:MODULE_9:b_6\
	\PWM_led_green:PWMUDB:MODULE_9:b_5\
	\PWM_led_green:PWMUDB:MODULE_9:b_4\
	\PWM_led_green:PWMUDB:MODULE_9:b_3\
	\PWM_led_green:PWMUDB:MODULE_9:b_2\
	\PWM_led_green:PWMUDB:MODULE_9:b_1\
	\PWM_led_green:PWMUDB:MODULE_9:b_0\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:a_31\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:a_30\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:a_29\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:a_28\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:a_27\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:a_26\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:a_25\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:a_24\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:b_31\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:b_30\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:b_29\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:b_28\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:b_27\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:b_26\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:b_25\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:b_24\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:b_23\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:b_22\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:b_21\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:b_20\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:b_19\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:b_18\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:b_17\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:b_16\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:b_15\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:b_14\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:b_13\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:b_12\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:b_11\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:b_10\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:b_9\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:b_8\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:b_7\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:b_6\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:b_5\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:b_4\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:b_3\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:b_2\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:b_1\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:b_0\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:s_31\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:s_30\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:s_29\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:s_28\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:s_27\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:s_26\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:s_25\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:s_24\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:s_23\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:s_22\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:s_21\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:s_20\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:s_19\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:s_18\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:s_17\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:s_16\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:s_15\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:s_14\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:s_13\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:s_12\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:s_11\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:s_10\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:s_9\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:s_8\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:s_7\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:s_6\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:s_5\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:s_4\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:s_3\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:s_2\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_2685
	Net_2692
	\PWM_led_green:Net_113\
	\PWM_led_green:Net_107\
	\PWM_led_green:Net_114\
	\PWM_RGB_green:PWMUDB:km_run\
	\PWM_RGB_green:PWMUDB:ctrl_cmpmode2_2\
	\PWM_RGB_green:PWMUDB:ctrl_cmpmode2_1\
	\PWM_RGB_green:PWMUDB:ctrl_cmpmode2_0\
	\PWM_RGB_green:PWMUDB:ctrl_cmpmode1_2\
	\PWM_RGB_green:PWMUDB:ctrl_cmpmode1_1\
	\PWM_RGB_green:PWMUDB:ctrl_cmpmode1_0\
	\PWM_RGB_green:PWMUDB:capt_rising\
	\PWM_RGB_green:PWMUDB:capt_falling\
	\PWM_RGB_green:PWMUDB:trig_rise\
	\PWM_RGB_green:PWMUDB:trig_fall\
	\PWM_RGB_green:PWMUDB:sc_kill\
	\PWM_RGB_green:PWMUDB:min_kill\
	\PWM_RGB_green:PWMUDB:km_tc\
	\PWM_RGB_green:PWMUDB:db_tc\
	\PWM_RGB_green:PWMUDB:dith_sel\
	\PWM_RGB_green:PWMUDB:compare2\
	\PWM_RGB_green:Net_101\
	Net_4780
	Net_4781
	\PWM_RGB_green:PWMUDB:MODULE_10:b_31\
	\PWM_RGB_green:PWMUDB:MODULE_10:b_30\
	\PWM_RGB_green:PWMUDB:MODULE_10:b_29\
	\PWM_RGB_green:PWMUDB:MODULE_10:b_28\
	\PWM_RGB_green:PWMUDB:MODULE_10:b_27\
	\PWM_RGB_green:PWMUDB:MODULE_10:b_26\
	\PWM_RGB_green:PWMUDB:MODULE_10:b_25\
	\PWM_RGB_green:PWMUDB:MODULE_10:b_24\
	\PWM_RGB_green:PWMUDB:MODULE_10:b_23\
	\PWM_RGB_green:PWMUDB:MODULE_10:b_22\
	\PWM_RGB_green:PWMUDB:MODULE_10:b_21\
	\PWM_RGB_green:PWMUDB:MODULE_10:b_20\
	\PWM_RGB_green:PWMUDB:MODULE_10:b_19\
	\PWM_RGB_green:PWMUDB:MODULE_10:b_18\
	\PWM_RGB_green:PWMUDB:MODULE_10:b_17\
	\PWM_RGB_green:PWMUDB:MODULE_10:b_16\
	\PWM_RGB_green:PWMUDB:MODULE_10:b_15\
	\PWM_RGB_green:PWMUDB:MODULE_10:b_14\
	\PWM_RGB_green:PWMUDB:MODULE_10:b_13\
	\PWM_RGB_green:PWMUDB:MODULE_10:b_12\
	\PWM_RGB_green:PWMUDB:MODULE_10:b_11\
	\PWM_RGB_green:PWMUDB:MODULE_10:b_10\
	\PWM_RGB_green:PWMUDB:MODULE_10:b_9\
	\PWM_RGB_green:PWMUDB:MODULE_10:b_8\
	\PWM_RGB_green:PWMUDB:MODULE_10:b_7\
	\PWM_RGB_green:PWMUDB:MODULE_10:b_6\
	\PWM_RGB_green:PWMUDB:MODULE_10:b_5\
	\PWM_RGB_green:PWMUDB:MODULE_10:b_4\
	\PWM_RGB_green:PWMUDB:MODULE_10:b_3\
	\PWM_RGB_green:PWMUDB:MODULE_10:b_2\
	\PWM_RGB_green:PWMUDB:MODULE_10:b_1\
	\PWM_RGB_green:PWMUDB:MODULE_10:b_0\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:a_31\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:a_30\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:a_29\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:a_28\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:a_27\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:a_26\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:a_25\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:a_24\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:b_31\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:b_30\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:b_29\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:b_28\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:b_27\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:b_26\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:b_25\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:b_24\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:b_23\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:b_22\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:b_21\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:b_20\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:b_19\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:b_18\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:b_17\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:b_16\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:b_15\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:b_14\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:b_13\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:b_12\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:b_11\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:b_10\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:b_9\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:b_8\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:b_7\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:b_6\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:b_5\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:b_4\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:b_3\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:b_2\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:b_1\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:b_0\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:s_31\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:s_30\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:s_29\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:s_28\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:s_27\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:s_26\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:s_25\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:s_24\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:s_23\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:s_22\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:s_21\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:s_20\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:s_19\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:s_18\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:s_17\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:s_16\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:s_15\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:s_14\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:s_13\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:s_12\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:s_11\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:s_10\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:s_9\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:s_8\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:s_7\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:s_6\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:s_5\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:s_4\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:s_3\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:s_2\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_4776
	Net_4783
	\PWM_RGB_green:Net_113\
	\PWM_RGB_green:Net_107\
	\PWM_RGB_green:Net_114\
	\PWM_RGB_red:PWMUDB:km_run\
	\PWM_RGB_red:PWMUDB:ctrl_cmpmode2_2\
	\PWM_RGB_red:PWMUDB:ctrl_cmpmode2_1\
	\PWM_RGB_red:PWMUDB:ctrl_cmpmode2_0\
	\PWM_RGB_red:PWMUDB:ctrl_cmpmode1_2\
	\PWM_RGB_red:PWMUDB:ctrl_cmpmode1_1\
	\PWM_RGB_red:PWMUDB:ctrl_cmpmode1_0\
	\PWM_RGB_red:PWMUDB:capt_rising\
	\PWM_RGB_red:PWMUDB:capt_falling\
	\PWM_RGB_red:PWMUDB:trig_rise\
	\PWM_RGB_red:PWMUDB:trig_fall\
	\PWM_RGB_red:PWMUDB:sc_kill\
	\PWM_RGB_red:PWMUDB:min_kill\
	\PWM_RGB_red:PWMUDB:km_tc\
	\PWM_RGB_red:PWMUDB:db_tc\
	\PWM_RGB_red:PWMUDB:dith_sel\
	\PWM_RGB_red:PWMUDB:compare2\
	\PWM_RGB_red:Net_101\
	Net_4792
	Net_4793
	\PWM_RGB_red:PWMUDB:MODULE_11:b_31\
	\PWM_RGB_red:PWMUDB:MODULE_11:b_30\
	\PWM_RGB_red:PWMUDB:MODULE_11:b_29\
	\PWM_RGB_red:PWMUDB:MODULE_11:b_28\
	\PWM_RGB_red:PWMUDB:MODULE_11:b_27\
	\PWM_RGB_red:PWMUDB:MODULE_11:b_26\
	\PWM_RGB_red:PWMUDB:MODULE_11:b_25\
	\PWM_RGB_red:PWMUDB:MODULE_11:b_24\
	\PWM_RGB_red:PWMUDB:MODULE_11:b_23\
	\PWM_RGB_red:PWMUDB:MODULE_11:b_22\
	\PWM_RGB_red:PWMUDB:MODULE_11:b_21\
	\PWM_RGB_red:PWMUDB:MODULE_11:b_20\
	\PWM_RGB_red:PWMUDB:MODULE_11:b_19\
	\PWM_RGB_red:PWMUDB:MODULE_11:b_18\
	\PWM_RGB_red:PWMUDB:MODULE_11:b_17\
	\PWM_RGB_red:PWMUDB:MODULE_11:b_16\
	\PWM_RGB_red:PWMUDB:MODULE_11:b_15\
	\PWM_RGB_red:PWMUDB:MODULE_11:b_14\
	\PWM_RGB_red:PWMUDB:MODULE_11:b_13\
	\PWM_RGB_red:PWMUDB:MODULE_11:b_12\
	\PWM_RGB_red:PWMUDB:MODULE_11:b_11\
	\PWM_RGB_red:PWMUDB:MODULE_11:b_10\
	\PWM_RGB_red:PWMUDB:MODULE_11:b_9\
	\PWM_RGB_red:PWMUDB:MODULE_11:b_8\
	\PWM_RGB_red:PWMUDB:MODULE_11:b_7\
	\PWM_RGB_red:PWMUDB:MODULE_11:b_6\
	\PWM_RGB_red:PWMUDB:MODULE_11:b_5\
	\PWM_RGB_red:PWMUDB:MODULE_11:b_4\
	\PWM_RGB_red:PWMUDB:MODULE_11:b_3\
	\PWM_RGB_red:PWMUDB:MODULE_11:b_2\
	\PWM_RGB_red:PWMUDB:MODULE_11:b_1\
	\PWM_RGB_red:PWMUDB:MODULE_11:b_0\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:a_31\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:a_30\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:a_29\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:a_28\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:a_27\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:a_26\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:a_25\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:a_24\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:b_31\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:b_30\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:b_29\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:b_28\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:b_27\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:b_26\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:b_25\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:b_24\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:b_23\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:b_22\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:b_21\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:b_20\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:b_19\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:b_18\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:b_17\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:b_16\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:b_15\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:b_14\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:b_13\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:b_12\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:b_11\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:b_10\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:b_9\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:b_8\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:b_7\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:b_6\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:b_5\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:b_4\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:b_3\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:b_2\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:b_1\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:b_0\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:s_31\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:s_30\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:s_29\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:s_28\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:s_27\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:s_26\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:s_25\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:s_24\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:s_23\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:s_22\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:s_21\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:s_20\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:s_19\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:s_18\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:s_17\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:s_16\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:s_15\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:s_14\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:s_13\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:s_12\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:s_11\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:s_10\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:s_9\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:s_8\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:s_7\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:s_6\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:s_5\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:s_4\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:s_3\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:s_2\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_4788
	Net_4795
	\PWM_RGB_red:Net_113\
	\PWM_RGB_red:Net_107\
	\PWM_RGB_red:Net_114\

    Synthesized names
	\PWM_RGB_blue:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_RGB_blue:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_RGB_blue:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_RGB_blue:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_RGB_blue:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_RGB_blue:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_RGB_blue:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_RGB_blue:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_RGB_blue:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_RGB_blue:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_RGB_blue:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_RGB_blue:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_RGB_blue:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_RGB_blue:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_RGB_blue:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_RGB_blue:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_RGB_blue:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_RGB_blue:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_RGB_blue:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_RGB_blue:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_RGB_blue:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_RGB_blue:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_RGB_blue:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_RGB_blue:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_RGB_blue:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_RGB_blue:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_RGB_blue:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_RGB_blue:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_RGB_blue:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_RGB_blue:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_7_31\
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_7_30\
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_7_29\
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_7_28\
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_7_27\
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_7_26\
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_7_25\
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_7_24\
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_7_23\
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_7_22\
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_7_21\
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_7_20\
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_7_19\
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_7_18\
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_7_17\
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_7_16\
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_7_15\
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_7_14\
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_7_13\
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_7_12\
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_7_11\
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_7_10\
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_7_9\
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_7_8\
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_7_7\
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_7_6\
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_7_5\
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_7_4\
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_7_3\
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_7_2\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_31\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_30\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_29\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_28\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_27\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_26\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_25\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_24\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_23\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_22\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_21\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_20\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_19\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_18\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_17\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_16\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_15\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_14\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_13\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_12\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_11\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_10\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_9\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_8\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_7\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_6\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_5\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_4\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_3\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_2\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_9_31\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_9_30\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_9_29\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_9_28\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_9_27\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_9_26\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_9_25\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_9_24\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_9_23\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_9_22\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_9_21\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_9_20\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_9_19\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_9_18\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_9_17\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_9_16\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_9_15\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_9_14\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_9_13\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_9_12\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_9_11\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_9_10\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_9_9\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_9_8\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_9_7\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_9_6\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_9_5\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_9_4\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_9_3\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_9_2\
	\PWM_RGB_green:PWMUDB:add_vi_vv_MODGEN_10_31\
	\PWM_RGB_green:PWMUDB:add_vi_vv_MODGEN_10_30\
	\PWM_RGB_green:PWMUDB:add_vi_vv_MODGEN_10_29\
	\PWM_RGB_green:PWMUDB:add_vi_vv_MODGEN_10_28\
	\PWM_RGB_green:PWMUDB:add_vi_vv_MODGEN_10_27\
	\PWM_RGB_green:PWMUDB:add_vi_vv_MODGEN_10_26\
	\PWM_RGB_green:PWMUDB:add_vi_vv_MODGEN_10_25\
	\PWM_RGB_green:PWMUDB:add_vi_vv_MODGEN_10_24\
	\PWM_RGB_green:PWMUDB:add_vi_vv_MODGEN_10_23\
	\PWM_RGB_green:PWMUDB:add_vi_vv_MODGEN_10_22\
	\PWM_RGB_green:PWMUDB:add_vi_vv_MODGEN_10_21\
	\PWM_RGB_green:PWMUDB:add_vi_vv_MODGEN_10_20\
	\PWM_RGB_green:PWMUDB:add_vi_vv_MODGEN_10_19\
	\PWM_RGB_green:PWMUDB:add_vi_vv_MODGEN_10_18\
	\PWM_RGB_green:PWMUDB:add_vi_vv_MODGEN_10_17\
	\PWM_RGB_green:PWMUDB:add_vi_vv_MODGEN_10_16\
	\PWM_RGB_green:PWMUDB:add_vi_vv_MODGEN_10_15\
	\PWM_RGB_green:PWMUDB:add_vi_vv_MODGEN_10_14\
	\PWM_RGB_green:PWMUDB:add_vi_vv_MODGEN_10_13\
	\PWM_RGB_green:PWMUDB:add_vi_vv_MODGEN_10_12\
	\PWM_RGB_green:PWMUDB:add_vi_vv_MODGEN_10_11\
	\PWM_RGB_green:PWMUDB:add_vi_vv_MODGEN_10_10\
	\PWM_RGB_green:PWMUDB:add_vi_vv_MODGEN_10_9\
	\PWM_RGB_green:PWMUDB:add_vi_vv_MODGEN_10_8\
	\PWM_RGB_green:PWMUDB:add_vi_vv_MODGEN_10_7\
	\PWM_RGB_green:PWMUDB:add_vi_vv_MODGEN_10_6\
	\PWM_RGB_green:PWMUDB:add_vi_vv_MODGEN_10_5\
	\PWM_RGB_green:PWMUDB:add_vi_vv_MODGEN_10_4\
	\PWM_RGB_green:PWMUDB:add_vi_vv_MODGEN_10_3\
	\PWM_RGB_green:PWMUDB:add_vi_vv_MODGEN_10_2\
	\PWM_RGB_red:PWMUDB:add_vi_vv_MODGEN_11_31\
	\PWM_RGB_red:PWMUDB:add_vi_vv_MODGEN_11_30\
	\PWM_RGB_red:PWMUDB:add_vi_vv_MODGEN_11_29\
	\PWM_RGB_red:PWMUDB:add_vi_vv_MODGEN_11_28\
	\PWM_RGB_red:PWMUDB:add_vi_vv_MODGEN_11_27\
	\PWM_RGB_red:PWMUDB:add_vi_vv_MODGEN_11_26\
	\PWM_RGB_red:PWMUDB:add_vi_vv_MODGEN_11_25\
	\PWM_RGB_red:PWMUDB:add_vi_vv_MODGEN_11_24\
	\PWM_RGB_red:PWMUDB:add_vi_vv_MODGEN_11_23\
	\PWM_RGB_red:PWMUDB:add_vi_vv_MODGEN_11_22\
	\PWM_RGB_red:PWMUDB:add_vi_vv_MODGEN_11_21\
	\PWM_RGB_red:PWMUDB:add_vi_vv_MODGEN_11_20\
	\PWM_RGB_red:PWMUDB:add_vi_vv_MODGEN_11_19\
	\PWM_RGB_red:PWMUDB:add_vi_vv_MODGEN_11_18\
	\PWM_RGB_red:PWMUDB:add_vi_vv_MODGEN_11_17\
	\PWM_RGB_red:PWMUDB:add_vi_vv_MODGEN_11_16\
	\PWM_RGB_red:PWMUDB:add_vi_vv_MODGEN_11_15\
	\PWM_RGB_red:PWMUDB:add_vi_vv_MODGEN_11_14\
	\PWM_RGB_red:PWMUDB:add_vi_vv_MODGEN_11_13\
	\PWM_RGB_red:PWMUDB:add_vi_vv_MODGEN_11_12\
	\PWM_RGB_red:PWMUDB:add_vi_vv_MODGEN_11_11\
	\PWM_RGB_red:PWMUDB:add_vi_vv_MODGEN_11_10\
	\PWM_RGB_red:PWMUDB:add_vi_vv_MODGEN_11_9\
	\PWM_RGB_red:PWMUDB:add_vi_vv_MODGEN_11_8\
	\PWM_RGB_red:PWMUDB:add_vi_vv_MODGEN_11_7\
	\PWM_RGB_red:PWMUDB:add_vi_vv_MODGEN_11_6\
	\PWM_RGB_red:PWMUDB:add_vi_vv_MODGEN_11_5\
	\PWM_RGB_red:PWMUDB:add_vi_vv_MODGEN_11_4\
	\PWM_RGB_red:PWMUDB:add_vi_vv_MODGEN_11_3\
	\PWM_RGB_red:PWMUDB:add_vi_vv_MODGEN_11_2\

Deleted 832 User equations/components.
Deleted 180 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__DEBUG_TX_net_0
Aliasing tmpOE__Button_Right_1_net_0 to tmpOE__DEBUG_TX_net_0
Aliasing tmpOE__Button_Left_1_net_0 to tmpOE__DEBUG_TX_net_0
Aliasing tmpOE__Button_Left_2_net_0 to tmpOE__DEBUG_TX_net_0
Aliasing \PWM_RGB_blue:PWMUDB:hwCapture\ to zero
Aliasing \PWM_RGB_blue:PWMUDB:trig_out\ to tmpOE__DEBUG_TX_net_0
Aliasing Net_4770 to zero
Aliasing \PWM_RGB_blue:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_RGB_blue:PWMUDB:ltch_kill_reg\\R\ to \PWM_RGB_blue:PWMUDB:runmode_enable\\R\
Aliasing \PWM_RGB_blue:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_RGB_blue:PWMUDB:min_kill_reg\\R\ to \PWM_RGB_blue:PWMUDB:runmode_enable\\R\
Aliasing \PWM_RGB_blue:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_RGB_blue:PWMUDB:final_kill\ to tmpOE__DEBUG_TX_net_0
Aliasing \PWM_RGB_blue:PWMUDB:dith_count_1\\R\ to \PWM_RGB_blue:PWMUDB:runmode_enable\\R\
Aliasing \PWM_RGB_blue:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_RGB_blue:PWMUDB:dith_count_0\\R\ to \PWM_RGB_blue:PWMUDB:runmode_enable\\R\
Aliasing \PWM_RGB_blue:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_RGB_blue:PWMUDB:status_6\ to zero
Aliasing \PWM_RGB_blue:PWMUDB:status_4\ to zero
Aliasing \PWM_RGB_blue:PWMUDB:cmp2\ to zero
Aliasing \PWM_RGB_blue:PWMUDB:cmp1_status_reg\\R\ to \PWM_RGB_blue:PWMUDB:runmode_enable\\R\
Aliasing \PWM_RGB_blue:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_RGB_blue:PWMUDB:cmp2_status_reg\\R\ to \PWM_RGB_blue:PWMUDB:runmode_enable\\R\
Aliasing \PWM_RGB_blue:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_RGB_blue:PWMUDB:final_kill_reg\\R\ to \PWM_RGB_blue:PWMUDB:runmode_enable\\R\
Aliasing \PWM_RGB_blue:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_RGB_blue:PWMUDB:cs_addr_0\ to \PWM_RGB_blue:PWMUDB:runmode_enable\\R\
Aliasing \PWM_RGB_blue:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_RGB_blue:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__DEBUG_TX_net_0
Aliasing \UART_Logs:BUART:tx_hd_send_break\ to zero
Aliasing \UART_Logs:BUART:HalfDuplexSend\ to zero
Aliasing \UART_Logs:BUART:FinalParityType_1\ to zero
Aliasing \UART_Logs:BUART:FinalParityType_0\ to zero
Aliasing \UART_Logs:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_Logs:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_Logs:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_Logs:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_Logs:BUART:tx_status_6\ to zero
Aliasing \UART_Logs:BUART:tx_status_5\ to zero
Aliasing \UART_Logs:BUART:tx_status_4\ to zero
Aliasing \UART_Logs:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_Logs:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__DEBUG_TX_net_0
Aliasing \UART_Logs:BUART:sRX:s23Poll:MODIN3_1\ to \UART_Logs:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \UART_Logs:BUART:sRX:s23Poll:MODIN3_0\ to \UART_Logs:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \UART_Logs:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to zero
Aliasing \UART_Logs:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to tmpOE__DEBUG_TX_net_0
Aliasing \UART_Logs:BUART:sRX:s23Poll:MODIN4_1\ to \UART_Logs:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \UART_Logs:BUART:sRX:s23Poll:MODIN4_0\ to \UART_Logs:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \UART_Logs:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to tmpOE__DEBUG_TX_net_0
Aliasing \UART_Logs:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART_Logs:BUART:rx_status_1\ to zero
Aliasing \UART_Logs:BUART:sRX:MODULE_5:g2:a0:newa_6\ to zero
Aliasing \UART_Logs:BUART:sRX:MODULE_5:g2:a0:newa_5\ to zero
Aliasing \UART_Logs:BUART:sRX:MODULE_5:g2:a0:newa_4\ to zero
Aliasing \UART_Logs:BUART:sRX:MODULE_5:g2:a0:newb_6\ to zero
Aliasing \UART_Logs:BUART:sRX:MODULE_5:g2:a0:newb_5\ to zero
Aliasing \UART_Logs:BUART:sRX:MODULE_5:g2:a0:newb_4\ to zero
Aliasing \UART_Logs:BUART:sRX:MODULE_5:g2:a0:newb_3\ to zero
Aliasing \UART_Logs:BUART:sRX:MODULE_5:g2:a0:newb_2\ to tmpOE__DEBUG_TX_net_0
Aliasing \UART_Logs:BUART:sRX:MODULE_5:g2:a0:newb_1\ to tmpOE__DEBUG_TX_net_0
Aliasing \UART_Logs:BUART:sRX:MODULE_5:g2:a0:newb_0\ to zero
Aliasing \UART_Logs:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\ to tmpOE__DEBUG_TX_net_0
Aliasing tmpOE__DEBUG_RX_net_0 to tmpOE__DEBUG_TX_net_0
Aliasing tmpOE__Button_Right_2_net_0 to tmpOE__DEBUG_TX_net_0
Aliasing \Counter:Net_82\ to zero
Aliasing \Counter:Net_91\ to zero
Aliasing \SEVEN_reg:clk\ to zero
Aliasing \SEVEN_reg:rst\ to zero
Aliasing tmpOE__SEVEN_SELECT_net_0 to tmpOE__DEBUG_TX_net_0
Aliasing tmpOE__SEVEN_DP_net_0 to tmpOE__DEBUG_TX_net_0
Aliasing tmpOE__SEVEN_G_net_0 to tmpOE__DEBUG_TX_net_0
Aliasing tmpOE__SEVEN_F_net_0 to tmpOE__DEBUG_TX_net_0
Aliasing tmpOE__SEVEN_E_net_0 to tmpOE__DEBUG_TX_net_0
Aliasing tmpOE__SEVEN_D_net_0 to tmpOE__DEBUG_TX_net_0
Aliasing tmpOE__SEVEN_C_net_0 to tmpOE__DEBUG_TX_net_0
Aliasing tmpOE__SEVEN_B_net_0 to tmpOE__DEBUG_TX_net_0
Aliasing tmpOE__SEVEN_A_net_0 to tmpOE__DEBUG_TX_net_0
Aliasing tmpOE__led_red_net_0 to tmpOE__DEBUG_TX_net_0
Aliasing tmpOE__led_yellow_net_0 to tmpOE__DEBUG_TX_net_0
Aliasing tmpOE__led_green_net_0 to tmpOE__DEBUG_TX_net_0
Aliasing \PWM_led_red:PWMUDB:hwCapture\ to zero
Aliasing \PWM_led_red:PWMUDB:trig_out\ to tmpOE__DEBUG_TX_net_0
Aliasing Net_230 to zero
Aliasing \PWM_led_red:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_led_red:PWMUDB:ltch_kill_reg\\R\ to \PWM_led_red:PWMUDB:runmode_enable\\R\
Aliasing \PWM_led_red:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_led_red:PWMUDB:min_kill_reg\\R\ to \PWM_led_red:PWMUDB:runmode_enable\\R\
Aliasing \PWM_led_red:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_led_red:PWMUDB:final_kill\ to tmpOE__DEBUG_TX_net_0
Aliasing \PWM_led_red:PWMUDB:dith_count_1\\R\ to \PWM_led_red:PWMUDB:runmode_enable\\R\
Aliasing \PWM_led_red:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_led_red:PWMUDB:dith_count_0\\R\ to \PWM_led_red:PWMUDB:runmode_enable\\R\
Aliasing \PWM_led_red:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_led_red:PWMUDB:status_6\ to zero
Aliasing \PWM_led_red:PWMUDB:status_4\ to zero
Aliasing \PWM_led_red:PWMUDB:cmp2\ to zero
Aliasing \PWM_led_red:PWMUDB:cmp1_status_reg\\R\ to \PWM_led_red:PWMUDB:runmode_enable\\R\
Aliasing \PWM_led_red:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_led_red:PWMUDB:cmp2_status_reg\\R\ to \PWM_led_red:PWMUDB:runmode_enable\\R\
Aliasing \PWM_led_red:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_led_red:PWMUDB:final_kill_reg\\R\ to \PWM_led_red:PWMUDB:runmode_enable\\R\
Aliasing \PWM_led_red:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_led_red:PWMUDB:cs_addr_0\ to \PWM_led_red:PWMUDB:runmode_enable\\R\
Aliasing \PWM_led_red:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_led_red:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_led_red:PWMUDB:MODULE_7:g2:a0:a_23\ to zero
Aliasing \PWM_led_red:PWMUDB:MODULE_7:g2:a0:a_22\ to zero
Aliasing \PWM_led_red:PWMUDB:MODULE_7:g2:a0:a_21\ to zero
Aliasing \PWM_led_red:PWMUDB:MODULE_7:g2:a0:a_20\ to zero
Aliasing \PWM_led_red:PWMUDB:MODULE_7:g2:a0:a_19\ to zero
Aliasing \PWM_led_red:PWMUDB:MODULE_7:g2:a0:a_18\ to zero
Aliasing \PWM_led_red:PWMUDB:MODULE_7:g2:a0:a_17\ to zero
Aliasing \PWM_led_red:PWMUDB:MODULE_7:g2:a0:a_16\ to zero
Aliasing \PWM_led_red:PWMUDB:MODULE_7:g2:a0:a_15\ to zero
Aliasing \PWM_led_red:PWMUDB:MODULE_7:g2:a0:a_14\ to zero
Aliasing \PWM_led_red:PWMUDB:MODULE_7:g2:a0:a_13\ to zero
Aliasing \PWM_led_red:PWMUDB:MODULE_7:g2:a0:a_12\ to zero
Aliasing \PWM_led_red:PWMUDB:MODULE_7:g2:a0:a_11\ to zero
Aliasing \PWM_led_red:PWMUDB:MODULE_7:g2:a0:a_10\ to zero
Aliasing \PWM_led_red:PWMUDB:MODULE_7:g2:a0:a_9\ to zero
Aliasing \PWM_led_red:PWMUDB:MODULE_7:g2:a0:a_8\ to zero
Aliasing \PWM_led_red:PWMUDB:MODULE_7:g2:a0:a_7\ to zero
Aliasing \PWM_led_red:PWMUDB:MODULE_7:g2:a0:a_6\ to zero
Aliasing \PWM_led_red:PWMUDB:MODULE_7:g2:a0:a_5\ to zero
Aliasing \PWM_led_red:PWMUDB:MODULE_7:g2:a0:a_4\ to zero
Aliasing \PWM_led_red:PWMUDB:MODULE_7:g2:a0:a_3\ to zero
Aliasing \PWM_led_red:PWMUDB:MODULE_7:g2:a0:a_2\ to zero
Aliasing \PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__DEBUG_TX_net_0
Aliasing \PWM_led_yellow:PWMUDB:hwCapture\ to zero
Aliasing \PWM_led_yellow:PWMUDB:trig_out\ to tmpOE__DEBUG_TX_net_0
Aliasing Net_2679 to zero
Aliasing \PWM_led_yellow:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_led_yellow:PWMUDB:ltch_kill_reg\\R\ to \PWM_led_yellow:PWMUDB:runmode_enable\\R\
Aliasing \PWM_led_yellow:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_led_yellow:PWMUDB:min_kill_reg\\R\ to \PWM_led_yellow:PWMUDB:runmode_enable\\R\
Aliasing \PWM_led_yellow:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_led_yellow:PWMUDB:final_kill\ to tmpOE__DEBUG_TX_net_0
Aliasing \PWM_led_yellow:PWMUDB:dith_count_1\\R\ to \PWM_led_yellow:PWMUDB:runmode_enable\\R\
Aliasing \PWM_led_yellow:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_led_yellow:PWMUDB:dith_count_0\\R\ to \PWM_led_yellow:PWMUDB:runmode_enable\\R\
Aliasing \PWM_led_yellow:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_led_yellow:PWMUDB:status_6\ to zero
Aliasing \PWM_led_yellow:PWMUDB:status_4\ to zero
Aliasing \PWM_led_yellow:PWMUDB:cmp2\ to zero
Aliasing \PWM_led_yellow:PWMUDB:cmp1_status_reg\\R\ to \PWM_led_yellow:PWMUDB:runmode_enable\\R\
Aliasing \PWM_led_yellow:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_led_yellow:PWMUDB:cmp2_status_reg\\R\ to \PWM_led_yellow:PWMUDB:runmode_enable\\R\
Aliasing \PWM_led_yellow:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_led_yellow:PWMUDB:final_kill_reg\\R\ to \PWM_led_yellow:PWMUDB:runmode_enable\\R\
Aliasing \PWM_led_yellow:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_led_yellow:PWMUDB:cs_addr_0\ to \PWM_led_yellow:PWMUDB:runmode_enable\\R\
Aliasing \PWM_led_yellow:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_led_yellow:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_23\ to zero
Aliasing \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_22\ to zero
Aliasing \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_21\ to zero
Aliasing \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_20\ to zero
Aliasing \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_19\ to zero
Aliasing \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_18\ to zero
Aliasing \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_17\ to zero
Aliasing \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_16\ to zero
Aliasing \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_15\ to zero
Aliasing \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_14\ to zero
Aliasing \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_13\ to zero
Aliasing \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_12\ to zero
Aliasing \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_11\ to zero
Aliasing \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_10\ to zero
Aliasing \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_9\ to zero
Aliasing \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_8\ to zero
Aliasing \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_7\ to zero
Aliasing \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_6\ to zero
Aliasing \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_5\ to zero
Aliasing \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_4\ to zero
Aliasing \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_3\ to zero
Aliasing \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_2\ to zero
Aliasing \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__DEBUG_TX_net_0
Aliasing \PWM_led_green:PWMUDB:hwCapture\ to zero
Aliasing \PWM_led_green:PWMUDB:trig_out\ to tmpOE__DEBUG_TX_net_0
Aliasing Net_2691 to zero
Aliasing \PWM_led_green:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_led_green:PWMUDB:ltch_kill_reg\\R\ to \PWM_led_green:PWMUDB:runmode_enable\\R\
Aliasing \PWM_led_green:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_led_green:PWMUDB:min_kill_reg\\R\ to \PWM_led_green:PWMUDB:runmode_enable\\R\
Aliasing \PWM_led_green:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_led_green:PWMUDB:final_kill\ to tmpOE__DEBUG_TX_net_0
Aliasing \PWM_led_green:PWMUDB:dith_count_1\\R\ to \PWM_led_green:PWMUDB:runmode_enable\\R\
Aliasing \PWM_led_green:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_led_green:PWMUDB:dith_count_0\\R\ to \PWM_led_green:PWMUDB:runmode_enable\\R\
Aliasing \PWM_led_green:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_led_green:PWMUDB:status_6\ to zero
Aliasing \PWM_led_green:PWMUDB:status_4\ to zero
Aliasing \PWM_led_green:PWMUDB:cmp2\ to zero
Aliasing \PWM_led_green:PWMUDB:cmp1_status_reg\\R\ to \PWM_led_green:PWMUDB:runmode_enable\\R\
Aliasing \PWM_led_green:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_led_green:PWMUDB:cmp2_status_reg\\R\ to \PWM_led_green:PWMUDB:runmode_enable\\R\
Aliasing \PWM_led_green:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_led_green:PWMUDB:final_kill_reg\\R\ to \PWM_led_green:PWMUDB:runmode_enable\\R\
Aliasing \PWM_led_green:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_led_green:PWMUDB:cs_addr_0\ to \PWM_led_green:PWMUDB:runmode_enable\\R\
Aliasing \PWM_led_green:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_led_green:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_led_green:PWMUDB:MODULE_9:g2:a0:a_23\ to zero
Aliasing \PWM_led_green:PWMUDB:MODULE_9:g2:a0:a_22\ to zero
Aliasing \PWM_led_green:PWMUDB:MODULE_9:g2:a0:a_21\ to zero
Aliasing \PWM_led_green:PWMUDB:MODULE_9:g2:a0:a_20\ to zero
Aliasing \PWM_led_green:PWMUDB:MODULE_9:g2:a0:a_19\ to zero
Aliasing \PWM_led_green:PWMUDB:MODULE_9:g2:a0:a_18\ to zero
Aliasing \PWM_led_green:PWMUDB:MODULE_9:g2:a0:a_17\ to zero
Aliasing \PWM_led_green:PWMUDB:MODULE_9:g2:a0:a_16\ to zero
Aliasing \PWM_led_green:PWMUDB:MODULE_9:g2:a0:a_15\ to zero
Aliasing \PWM_led_green:PWMUDB:MODULE_9:g2:a0:a_14\ to zero
Aliasing \PWM_led_green:PWMUDB:MODULE_9:g2:a0:a_13\ to zero
Aliasing \PWM_led_green:PWMUDB:MODULE_9:g2:a0:a_12\ to zero
Aliasing \PWM_led_green:PWMUDB:MODULE_9:g2:a0:a_11\ to zero
Aliasing \PWM_led_green:PWMUDB:MODULE_9:g2:a0:a_10\ to zero
Aliasing \PWM_led_green:PWMUDB:MODULE_9:g2:a0:a_9\ to zero
Aliasing \PWM_led_green:PWMUDB:MODULE_9:g2:a0:a_8\ to zero
Aliasing \PWM_led_green:PWMUDB:MODULE_9:g2:a0:a_7\ to zero
Aliasing \PWM_led_green:PWMUDB:MODULE_9:g2:a0:a_6\ to zero
Aliasing \PWM_led_green:PWMUDB:MODULE_9:g2:a0:a_5\ to zero
Aliasing \PWM_led_green:PWMUDB:MODULE_9:g2:a0:a_4\ to zero
Aliasing \PWM_led_green:PWMUDB:MODULE_9:g2:a0:a_3\ to zero
Aliasing \PWM_led_green:PWMUDB:MODULE_9:g2:a0:a_2\ to zero
Aliasing \PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__DEBUG_TX_net_0
Aliasing \PWM_RGB_green:PWMUDB:hwCapture\ to zero
Aliasing \PWM_RGB_green:PWMUDB:trig_out\ to tmpOE__DEBUG_TX_net_0
Aliasing Net_4782 to zero
Aliasing \PWM_RGB_green:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_RGB_green:PWMUDB:ltch_kill_reg\\R\ to \PWM_RGB_green:PWMUDB:runmode_enable\\R\
Aliasing \PWM_RGB_green:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_RGB_green:PWMUDB:min_kill_reg\\R\ to \PWM_RGB_green:PWMUDB:runmode_enable\\R\
Aliasing \PWM_RGB_green:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_RGB_green:PWMUDB:final_kill\ to tmpOE__DEBUG_TX_net_0
Aliasing \PWM_RGB_green:PWMUDB:dith_count_1\\R\ to \PWM_RGB_green:PWMUDB:runmode_enable\\R\
Aliasing \PWM_RGB_green:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_RGB_green:PWMUDB:dith_count_0\\R\ to \PWM_RGB_green:PWMUDB:runmode_enable\\R\
Aliasing \PWM_RGB_green:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_RGB_green:PWMUDB:status_6\ to zero
Aliasing \PWM_RGB_green:PWMUDB:status_4\ to zero
Aliasing \PWM_RGB_green:PWMUDB:cmp2\ to zero
Aliasing \PWM_RGB_green:PWMUDB:cmp1_status_reg\\R\ to \PWM_RGB_green:PWMUDB:runmode_enable\\R\
Aliasing \PWM_RGB_green:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_RGB_green:PWMUDB:cmp2_status_reg\\R\ to \PWM_RGB_green:PWMUDB:runmode_enable\\R\
Aliasing \PWM_RGB_green:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_RGB_green:PWMUDB:final_kill_reg\\R\ to \PWM_RGB_green:PWMUDB:runmode_enable\\R\
Aliasing \PWM_RGB_green:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_RGB_green:PWMUDB:cs_addr_0\ to \PWM_RGB_green:PWMUDB:runmode_enable\\R\
Aliasing \PWM_RGB_green:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_RGB_green:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:a_23\ to zero
Aliasing \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:a_22\ to zero
Aliasing \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:a_21\ to zero
Aliasing \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:a_20\ to zero
Aliasing \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:a_19\ to zero
Aliasing \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:a_18\ to zero
Aliasing \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:a_17\ to zero
Aliasing \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:a_16\ to zero
Aliasing \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:a_15\ to zero
Aliasing \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:a_14\ to zero
Aliasing \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:a_13\ to zero
Aliasing \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:a_12\ to zero
Aliasing \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:a_11\ to zero
Aliasing \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:a_10\ to zero
Aliasing \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:a_9\ to zero
Aliasing \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:a_8\ to zero
Aliasing \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:a_7\ to zero
Aliasing \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:a_6\ to zero
Aliasing \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:a_5\ to zero
Aliasing \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:a_4\ to zero
Aliasing \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:a_3\ to zero
Aliasing \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:a_2\ to zero
Aliasing \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__DEBUG_TX_net_0
Aliasing \PWM_RGB_red:PWMUDB:hwCapture\ to zero
Aliasing \PWM_RGB_red:PWMUDB:trig_out\ to tmpOE__DEBUG_TX_net_0
Aliasing Net_4794 to zero
Aliasing \PWM_RGB_red:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_RGB_red:PWMUDB:ltch_kill_reg\\R\ to \PWM_RGB_red:PWMUDB:runmode_enable\\R\
Aliasing \PWM_RGB_red:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_RGB_red:PWMUDB:min_kill_reg\\R\ to \PWM_RGB_red:PWMUDB:runmode_enable\\R\
Aliasing \PWM_RGB_red:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_RGB_red:PWMUDB:final_kill\ to tmpOE__DEBUG_TX_net_0
Aliasing \PWM_RGB_red:PWMUDB:dith_count_1\\R\ to \PWM_RGB_red:PWMUDB:runmode_enable\\R\
Aliasing \PWM_RGB_red:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_RGB_red:PWMUDB:dith_count_0\\R\ to \PWM_RGB_red:PWMUDB:runmode_enable\\R\
Aliasing \PWM_RGB_red:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_RGB_red:PWMUDB:status_6\ to zero
Aliasing \PWM_RGB_red:PWMUDB:status_4\ to zero
Aliasing \PWM_RGB_red:PWMUDB:cmp2\ to zero
Aliasing \PWM_RGB_red:PWMUDB:cmp1_status_reg\\R\ to \PWM_RGB_red:PWMUDB:runmode_enable\\R\
Aliasing \PWM_RGB_red:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_RGB_red:PWMUDB:cmp2_status_reg\\R\ to \PWM_RGB_red:PWMUDB:runmode_enable\\R\
Aliasing \PWM_RGB_red:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_RGB_red:PWMUDB:final_kill_reg\\R\ to \PWM_RGB_red:PWMUDB:runmode_enable\\R\
Aliasing \PWM_RGB_red:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_RGB_red:PWMUDB:cs_addr_0\ to \PWM_RGB_red:PWMUDB:runmode_enable\\R\
Aliasing \PWM_RGB_red:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_RGB_red:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:a_23\ to zero
Aliasing \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:a_22\ to zero
Aliasing \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:a_21\ to zero
Aliasing \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:a_20\ to zero
Aliasing \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:a_19\ to zero
Aliasing \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:a_18\ to zero
Aliasing \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:a_17\ to zero
Aliasing \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:a_16\ to zero
Aliasing \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:a_15\ to zero
Aliasing \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:a_14\ to zero
Aliasing \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:a_13\ to zero
Aliasing \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:a_12\ to zero
Aliasing \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:a_11\ to zero
Aliasing \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:a_10\ to zero
Aliasing \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:a_9\ to zero
Aliasing \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:a_8\ to zero
Aliasing \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:a_7\ to zero
Aliasing \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:a_6\ to zero
Aliasing \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:a_5\ to zero
Aliasing \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:a_4\ to zero
Aliasing \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:a_3\ to zero
Aliasing \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:a_2\ to zero
Aliasing \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__DEBUG_TX_net_0
Aliasing tmpOE__RGB_blue_net_0 to tmpOE__DEBUG_TX_net_0
Aliasing tmpOE__RGB_green_net_0 to tmpOE__DEBUG_TX_net_0
Aliasing tmpOE__RGB_red_net_0 to tmpOE__DEBUG_TX_net_0
Aliasing \PWM_RGB_blue:PWMUDB:min_kill_reg\\D\ to tmpOE__DEBUG_TX_net_0
Aliasing \PWM_RGB_blue:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_RGB_blue:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_RGB_blue:PWMUDB:ltch_kill_reg\\D\ to tmpOE__DEBUG_TX_net_0
Aliasing \PWM_RGB_blue:PWMUDB:prevCompare1\\D\ to \PWM_RGB_blue:PWMUDB:pwm_temp\
Aliasing \PWM_RGB_blue:PWMUDB:tc_i_reg\\D\ to \PWM_RGB_blue:PWMUDB:status_2\
Aliasing \UART_Logs:BUART:reset_reg\\D\ to zero
Aliasing \UART_Logs:BUART:rx_break_status\\D\ to zero
Aliasing \PWM_led_red:PWMUDB:min_kill_reg\\D\ to tmpOE__DEBUG_TX_net_0
Aliasing \PWM_led_red:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_led_red:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_led_red:PWMUDB:ltch_kill_reg\\D\ to tmpOE__DEBUG_TX_net_0
Aliasing \PWM_led_red:PWMUDB:prevCompare1\\D\ to \PWM_led_red:PWMUDB:pwm_temp\
Aliasing \PWM_led_red:PWMUDB:tc_i_reg\\D\ to \PWM_led_red:PWMUDB:status_2\
Aliasing \PWM_led_yellow:PWMUDB:min_kill_reg\\D\ to tmpOE__DEBUG_TX_net_0
Aliasing \PWM_led_yellow:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_led_yellow:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_led_yellow:PWMUDB:ltch_kill_reg\\D\ to tmpOE__DEBUG_TX_net_0
Aliasing \PWM_led_yellow:PWMUDB:prevCompare1\\D\ to \PWM_led_yellow:PWMUDB:pwm_temp\
Aliasing \PWM_led_yellow:PWMUDB:tc_i_reg\\D\ to \PWM_led_yellow:PWMUDB:status_2\
Aliasing \PWM_led_green:PWMUDB:min_kill_reg\\D\ to tmpOE__DEBUG_TX_net_0
Aliasing \PWM_led_green:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_led_green:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_led_green:PWMUDB:ltch_kill_reg\\D\ to tmpOE__DEBUG_TX_net_0
Aliasing \PWM_led_green:PWMUDB:prevCompare1\\D\ to \PWM_led_green:PWMUDB:pwm_temp\
Aliasing \PWM_led_green:PWMUDB:tc_i_reg\\D\ to \PWM_led_green:PWMUDB:status_2\
Aliasing \PWM_RGB_green:PWMUDB:min_kill_reg\\D\ to tmpOE__DEBUG_TX_net_0
Aliasing \PWM_RGB_green:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_RGB_green:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_RGB_green:PWMUDB:ltch_kill_reg\\D\ to tmpOE__DEBUG_TX_net_0
Aliasing \PWM_RGB_green:PWMUDB:prevCompare1\\D\ to \PWM_RGB_green:PWMUDB:pwm_temp\
Aliasing \PWM_RGB_green:PWMUDB:tc_i_reg\\D\ to \PWM_RGB_green:PWMUDB:status_2\
Aliasing \PWM_RGB_red:PWMUDB:min_kill_reg\\D\ to tmpOE__DEBUG_TX_net_0
Aliasing \PWM_RGB_red:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_RGB_red:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_RGB_red:PWMUDB:ltch_kill_reg\\D\ to tmpOE__DEBUG_TX_net_0
Aliasing \PWM_RGB_red:PWMUDB:prevCompare1\\D\ to \PWM_RGB_red:PWMUDB:pwm_temp\
Aliasing \PWM_RGB_red:PWMUDB:tc_i_reg\\D\ to \PWM_RGB_red:PWMUDB:status_2\
Removing Rhs of wire Net_16[1] = \Counter:Net_42\[720]
Removing Lhs of wire one[9] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire tmpOE__Button_Right_1_net_0[12] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire tmpOE__Button_Left_1_net_0[18] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire tmpOE__Button_Left_2_net_0[24] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:ctrl_enable\[43] = \PWM_RGB_blue:PWMUDB:control_7\[35]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:hwCapture\[53] = zero[8]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:hwEnable\[54] = \PWM_RGB_blue:PWMUDB:control_7\[35]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:trig_out\[58] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:runmode_enable\\R\[60] = zero[8]
Removing Lhs of wire Net_4770[61] = zero[8]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:runmode_enable\\S\[62] = zero[8]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:final_enable\[63] = \PWM_RGB_blue:PWMUDB:runmode_enable\[59]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:ltch_kill_reg\\R\[67] = zero[8]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:ltch_kill_reg\\S\[68] = zero[8]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:min_kill_reg\\R\[69] = zero[8]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:min_kill_reg\\S\[70] = zero[8]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:final_kill\[73] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:add_vi_vv_MODGEN_1_1\[77] = \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:s_1\[364]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:add_vi_vv_MODGEN_1_0\[79] = \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:s_0\[365]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:dith_count_1\\R\[80] = zero[8]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:dith_count_1\\S\[81] = zero[8]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:dith_count_0\\R\[82] = zero[8]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:dith_count_0\\S\[83] = zero[8]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:status_6\[86] = zero[8]
Removing Rhs of wire \PWM_RGB_blue:PWMUDB:status_5\[87] = \PWM_RGB_blue:PWMUDB:final_kill_reg\[101]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:status_4\[88] = zero[8]
Removing Rhs of wire \PWM_RGB_blue:PWMUDB:status_3\[89] = \PWM_RGB_blue:PWMUDB:fifo_full\[108]
Removing Rhs of wire \PWM_RGB_blue:PWMUDB:status_1\[91] = \PWM_RGB_blue:PWMUDB:cmp2_status_reg\[100]
Removing Rhs of wire \PWM_RGB_blue:PWMUDB:status_0\[92] = \PWM_RGB_blue:PWMUDB:cmp1_status_reg\[99]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:cmp2_status\[97] = zero[8]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:cmp2\[98] = zero[8]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:cmp1_status_reg\\R\[102] = zero[8]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:cmp1_status_reg\\S\[103] = zero[8]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:cmp2_status_reg\\R\[104] = zero[8]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:cmp2_status_reg\\S\[105] = zero[8]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:final_kill_reg\\R\[106] = zero[8]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:final_kill_reg\\S\[107] = zero[8]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:cs_addr_2\[109] = \PWM_RGB_blue:PWMUDB:tc_i\[65]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:cs_addr_1\[110] = \PWM_RGB_blue:PWMUDB:runmode_enable\[59]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:cs_addr_0\[111] = zero[8]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:compare1\[192] = \PWM_RGB_blue:PWMUDB:cmp1_less\[163]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:pwm1_i\[197] = zero[8]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:pwm2_i\[199] = zero[8]
Removing Rhs of wire \PWM_RGB_blue:Net_96\[202] = \PWM_RGB_blue:PWMUDB:pwm_i_reg\[194]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:pwm_temp\[205] = \PWM_RGB_blue:PWMUDB:cmp1\[95]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:a_23\[246] = zero[8]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:a_22\[247] = zero[8]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:a_21\[248] = zero[8]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:a_20\[249] = zero[8]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:a_19\[250] = zero[8]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:a_18\[251] = zero[8]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:a_17\[252] = zero[8]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:a_16\[253] = zero[8]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:a_15\[254] = zero[8]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:a_14\[255] = zero[8]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:a_13\[256] = zero[8]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:a_12\[257] = zero[8]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:a_11\[258] = zero[8]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:a_10\[259] = zero[8]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:a_9\[260] = zero[8]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:a_8\[261] = zero[8]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:a_7\[262] = zero[8]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:a_6\[263] = zero[8]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:a_5\[264] = zero[8]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:a_4\[265] = zero[8]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:a_3\[266] = zero[8]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:a_2\[267] = zero[8]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:a_1\[268] = \PWM_RGB_blue:PWMUDB:MODIN1_1\[269]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:MODIN1_1\[269] = \PWM_RGB_blue:PWMUDB:dith_count_1\[76]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:a_0\[270] = \PWM_RGB_blue:PWMUDB:MODIN1_0\[271]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:MODIN1_0\[271] = \PWM_RGB_blue:PWMUDB:dith_count_0\[78]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[403] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[404] = tmpOE__DEBUG_TX_net_0[3]
Removing Rhs of wire Net_268[405] = \PWM_RGB_blue:Net_96\[202]
Removing Rhs of wire Net_2911[412] = \UART_Logs:BUART:tx_interrupt_out\[432]
Removing Rhs of wire Net_2907[416] = \UART_Logs:BUART:rx_interrupt_out\[433]
Removing Lhs of wire \UART_Logs:Net_61\[417] = \UART_Logs:Net_9\[414]
Removing Lhs of wire \UART_Logs:BUART:tx_hd_send_break\[421] = zero[8]
Removing Lhs of wire \UART_Logs:BUART:HalfDuplexSend\[422] = zero[8]
Removing Lhs of wire \UART_Logs:BUART:FinalParityType_1\[423] = zero[8]
Removing Lhs of wire \UART_Logs:BUART:FinalParityType_0\[424] = zero[8]
Removing Lhs of wire \UART_Logs:BUART:FinalAddrMode_2\[425] = zero[8]
Removing Lhs of wire \UART_Logs:BUART:FinalAddrMode_1\[426] = zero[8]
Removing Lhs of wire \UART_Logs:BUART:FinalAddrMode_0\[427] = zero[8]
Removing Lhs of wire \UART_Logs:BUART:tx_ctrl_mark\[428] = zero[8]
Removing Rhs of wire \UART_Logs:BUART:tx_bitclk_enable_pre\[437] = \UART_Logs:BUART:tx_bitclk_dp\[473]
Removing Lhs of wire \UART_Logs:BUART:tx_counter_tc\[483] = \UART_Logs:BUART:tx_counter_dp\[474]
Removing Lhs of wire \UART_Logs:BUART:tx_status_6\[484] = zero[8]
Removing Lhs of wire \UART_Logs:BUART:tx_status_5\[485] = zero[8]
Removing Lhs of wire \UART_Logs:BUART:tx_status_4\[486] = zero[8]
Removing Lhs of wire \UART_Logs:BUART:tx_status_1\[488] = \UART_Logs:BUART:tx_fifo_empty\[451]
Removing Lhs of wire \UART_Logs:BUART:tx_status_3\[490] = \UART_Logs:BUART:tx_fifo_notfull\[450]
Removing Lhs of wire \UART_Logs:BUART:rx_count7_bit8_wire\[550] = zero[8]
Removing Lhs of wire \UART_Logs:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_1\[558] = \UART_Logs:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\[569]
Removing Lhs of wire \UART_Logs:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_0\[560] = \UART_Logs:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\[570]
Removing Lhs of wire \UART_Logs:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[561] = \UART_Logs:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[586]
Removing Lhs of wire \UART_Logs:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\[562] = \UART_Logs:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[600]
Removing Lhs of wire \UART_Logs:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_1\[563] = \UART_Logs:BUART:sRX:s23Poll:MODIN2_1\[564]
Removing Lhs of wire \UART_Logs:BUART:sRX:s23Poll:MODIN2_1\[564] = \UART_Logs:BUART:pollcount_1\[556]
Removing Lhs of wire \UART_Logs:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_0\[565] = \UART_Logs:BUART:sRX:s23Poll:MODIN2_0\[566]
Removing Lhs of wire \UART_Logs:BUART:sRX:s23Poll:MODIN2_0\[566] = \UART_Logs:BUART:pollcount_0\[559]
Removing Lhs of wire \UART_Logs:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[572] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire \UART_Logs:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[573] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire \UART_Logs:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[574] = \UART_Logs:BUART:pollcount_1\[556]
Removing Lhs of wire \UART_Logs:BUART:sRX:s23Poll:MODIN3_1\[575] = \UART_Logs:BUART:pollcount_1\[556]
Removing Lhs of wire \UART_Logs:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[576] = \UART_Logs:BUART:pollcount_0\[559]
Removing Lhs of wire \UART_Logs:BUART:sRX:s23Poll:MODIN3_0\[577] = \UART_Logs:BUART:pollcount_0\[559]
Removing Lhs of wire \UART_Logs:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[578] = zero[8]
Removing Lhs of wire \UART_Logs:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[579] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire \UART_Logs:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[580] = \UART_Logs:BUART:pollcount_1\[556]
Removing Lhs of wire \UART_Logs:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[581] = \UART_Logs:BUART:pollcount_0\[559]
Removing Lhs of wire \UART_Logs:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[582] = zero[8]
Removing Lhs of wire \UART_Logs:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[583] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire \UART_Logs:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[588] = \UART_Logs:BUART:pollcount_1\[556]
Removing Lhs of wire \UART_Logs:BUART:sRX:s23Poll:MODIN4_1\[589] = \UART_Logs:BUART:pollcount_1\[556]
Removing Lhs of wire \UART_Logs:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[590] = \UART_Logs:BUART:pollcount_0\[559]
Removing Lhs of wire \UART_Logs:BUART:sRX:s23Poll:MODIN4_0\[591] = \UART_Logs:BUART:pollcount_0\[559]
Removing Lhs of wire \UART_Logs:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[592] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire \UART_Logs:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[593] = zero[8]
Removing Lhs of wire \UART_Logs:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[594] = \UART_Logs:BUART:pollcount_1\[556]
Removing Lhs of wire \UART_Logs:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[595] = \UART_Logs:BUART:pollcount_0\[559]
Removing Lhs of wire \UART_Logs:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[596] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire \UART_Logs:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[597] = zero[8]
Removing Lhs of wire \UART_Logs:BUART:rx_status_1\[604] = zero[8]
Removing Rhs of wire \UART_Logs:BUART:rx_status_2\[605] = \UART_Logs:BUART:rx_parity_error_status\[606]
Removing Rhs of wire \UART_Logs:BUART:rx_status_3\[607] = \UART_Logs:BUART:rx_stop_bit_error\[608]
Removing Lhs of wire \UART_Logs:BUART:sRX:cmp_vv_vv_MODGEN_5\[618] = \UART_Logs:BUART:sRX:MODULE_5:g2:a0:lta_0\[667]
Removing Lhs of wire \UART_Logs:BUART:sRX:cmp_vv_vv_MODGEN_6\[622] = \UART_Logs:BUART:sRX:MODULE_6:g1:a0:xneq\[689]
Removing Lhs of wire \UART_Logs:BUART:sRX:MODULE_5:g2:a0:newa_6\[623] = zero[8]
Removing Lhs of wire \UART_Logs:BUART:sRX:MODULE_5:g2:a0:newa_5\[624] = zero[8]
Removing Lhs of wire \UART_Logs:BUART:sRX:MODULE_5:g2:a0:newa_4\[625] = zero[8]
Removing Lhs of wire \UART_Logs:BUART:sRX:MODULE_5:g2:a0:newa_3\[626] = \UART_Logs:BUART:sRX:MODIN5_6\[627]
Removing Lhs of wire \UART_Logs:BUART:sRX:MODIN5_6\[627] = \UART_Logs:BUART:rx_count_6\[545]
Removing Lhs of wire \UART_Logs:BUART:sRX:MODULE_5:g2:a0:newa_2\[628] = \UART_Logs:BUART:sRX:MODIN5_5\[629]
Removing Lhs of wire \UART_Logs:BUART:sRX:MODIN5_5\[629] = \UART_Logs:BUART:rx_count_5\[546]
Removing Lhs of wire \UART_Logs:BUART:sRX:MODULE_5:g2:a0:newa_1\[630] = \UART_Logs:BUART:sRX:MODIN5_4\[631]
Removing Lhs of wire \UART_Logs:BUART:sRX:MODIN5_4\[631] = \UART_Logs:BUART:rx_count_4\[547]
Removing Lhs of wire \UART_Logs:BUART:sRX:MODULE_5:g2:a0:newa_0\[632] = \UART_Logs:BUART:sRX:MODIN5_3\[633]
Removing Lhs of wire \UART_Logs:BUART:sRX:MODIN5_3\[633] = \UART_Logs:BUART:rx_count_3\[548]
Removing Lhs of wire \UART_Logs:BUART:sRX:MODULE_5:g2:a0:newb_6\[634] = zero[8]
Removing Lhs of wire \UART_Logs:BUART:sRX:MODULE_5:g2:a0:newb_5\[635] = zero[8]
Removing Lhs of wire \UART_Logs:BUART:sRX:MODULE_5:g2:a0:newb_4\[636] = zero[8]
Removing Lhs of wire \UART_Logs:BUART:sRX:MODULE_5:g2:a0:newb_3\[637] = zero[8]
Removing Lhs of wire \UART_Logs:BUART:sRX:MODULE_5:g2:a0:newb_2\[638] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire \UART_Logs:BUART:sRX:MODULE_5:g2:a0:newb_1\[639] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire \UART_Logs:BUART:sRX:MODULE_5:g2:a0:newb_0\[640] = zero[8]
Removing Lhs of wire \UART_Logs:BUART:sRX:MODULE_5:g2:a0:dataa_6\[641] = zero[8]
Removing Lhs of wire \UART_Logs:BUART:sRX:MODULE_5:g2:a0:dataa_5\[642] = zero[8]
Removing Lhs of wire \UART_Logs:BUART:sRX:MODULE_5:g2:a0:dataa_4\[643] = zero[8]
Removing Lhs of wire \UART_Logs:BUART:sRX:MODULE_5:g2:a0:dataa_3\[644] = \UART_Logs:BUART:rx_count_6\[545]
Removing Lhs of wire \UART_Logs:BUART:sRX:MODULE_5:g2:a0:dataa_2\[645] = \UART_Logs:BUART:rx_count_5\[546]
Removing Lhs of wire \UART_Logs:BUART:sRX:MODULE_5:g2:a0:dataa_1\[646] = \UART_Logs:BUART:rx_count_4\[547]
Removing Lhs of wire \UART_Logs:BUART:sRX:MODULE_5:g2:a0:dataa_0\[647] = \UART_Logs:BUART:rx_count_3\[548]
Removing Lhs of wire \UART_Logs:BUART:sRX:MODULE_5:g2:a0:datab_6\[648] = zero[8]
Removing Lhs of wire \UART_Logs:BUART:sRX:MODULE_5:g2:a0:datab_5\[649] = zero[8]
Removing Lhs of wire \UART_Logs:BUART:sRX:MODULE_5:g2:a0:datab_4\[650] = zero[8]
Removing Lhs of wire \UART_Logs:BUART:sRX:MODULE_5:g2:a0:datab_3\[651] = zero[8]
Removing Lhs of wire \UART_Logs:BUART:sRX:MODULE_5:g2:a0:datab_2\[652] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire \UART_Logs:BUART:sRX:MODULE_5:g2:a0:datab_1\[653] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire \UART_Logs:BUART:sRX:MODULE_5:g2:a0:datab_0\[654] = zero[8]
Removing Lhs of wire \UART_Logs:BUART:sRX:MODULE_6:g1:a0:newa_0\[669] = \UART_Logs:BUART:rx_postpoll\[504]
Removing Lhs of wire \UART_Logs:BUART:sRX:MODULE_6:g1:a0:newb_0\[670] = \UART_Logs:BUART:rx_parity_bit\[621]
Removing Lhs of wire \UART_Logs:BUART:sRX:MODULE_6:g1:a0:dataa_0\[671] = \UART_Logs:BUART:rx_postpoll\[504]
Removing Lhs of wire \UART_Logs:BUART:sRX:MODULE_6:g1:a0:datab_0\[672] = \UART_Logs:BUART:rx_parity_bit\[621]
Removing Lhs of wire \UART_Logs:BUART:sRX:MODULE_6:g1:a0:gx:u0:a_0\[673] = \UART_Logs:BUART:rx_postpoll\[504]
Removing Lhs of wire \UART_Logs:BUART:sRX:MODULE_6:g1:a0:gx:u0:b_0\[674] = \UART_Logs:BUART:rx_parity_bit\[621]
Removing Lhs of wire \UART_Logs:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\[676] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire \UART_Logs:BUART:sRX:MODULE_6:g1:a0:gx:u0:eq_0\[677] = \UART_Logs:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[675]
Removing Lhs of wire \UART_Logs:BUART:sRX:MODULE_6:g1:a0:gx:u0:eqi_0\[678] = \UART_Logs:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[675]
Removing Lhs of wire tmpOE__DEBUG_RX_net_0[700] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire tmpOE__Button_Right_2_net_0[707] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire \Counter:Net_82\[715] = zero[8]
Removing Lhs of wire \Counter:Net_91\[716] = zero[8]
Removing Rhs of wire Net_4833[717] = \Counter:Net_48\[718]
Removing Lhs of wire \SEVEN_reg:clk\[724] = zero[8]
Removing Lhs of wire \SEVEN_reg:rst\[725] = zero[8]
Removing Rhs of wire Net_4496[726] = \SEVEN_reg:control_out_0\[727]
Removing Rhs of wire Net_4496[726] = \SEVEN_reg:control_0\[750]
Removing Rhs of wire Net_4852[728] = \SEVEN_reg:control_out_1\[729]
Removing Rhs of wire Net_4852[728] = \SEVEN_reg:control_1\[749]
Removing Rhs of wire Net_4848[730] = \SEVEN_reg:control_out_2\[731]
Removing Rhs of wire Net_4848[730] = \SEVEN_reg:control_2\[748]
Removing Rhs of wire Net_4849[732] = \SEVEN_reg:control_out_3\[733]
Removing Rhs of wire Net_4849[732] = \SEVEN_reg:control_3\[747]
Removing Rhs of wire Net_4488[734] = \SEVEN_reg:control_out_4\[735]
Removing Rhs of wire Net_4488[734] = \SEVEN_reg:control_4\[746]
Removing Rhs of wire Net_4851[736] = \SEVEN_reg:control_out_5\[737]
Removing Rhs of wire Net_4851[736] = \SEVEN_reg:control_5\[745]
Removing Rhs of wire Net_4850[738] = \SEVEN_reg:control_out_6\[739]
Removing Rhs of wire Net_4850[738] = \SEVEN_reg:control_6\[744]
Removing Rhs of wire Net_4482[740] = \SEVEN_reg:control_out_7\[741]
Removing Rhs of wire Net_4482[740] = \SEVEN_reg:control_7\[743]
Removing Lhs of wire tmpOE__SEVEN_SELECT_net_0[752] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire tmpOE__SEVEN_DP_net_0[759] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire tmpOE__SEVEN_G_net_0[766] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire tmpOE__SEVEN_F_net_0[773] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire tmpOE__SEVEN_E_net_0[780] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire tmpOE__SEVEN_D_net_0[787] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire tmpOE__SEVEN_C_net_0[794] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire tmpOE__SEVEN_B_net_0[801] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire tmpOE__SEVEN_A_net_0[808] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire tmpOE__led_red_net_0[815] = tmpOE__DEBUG_TX_net_0[3]
Removing Rhs of wire Net_452[816] = \PWM_led_red:Net_96\[959]
Removing Rhs of wire Net_452[816] = \PWM_led_red:PWMUDB:pwm_i_reg\[951]
Removing Lhs of wire tmpOE__led_yellow_net_0[822] = tmpOE__DEBUG_TX_net_0[3]
Removing Rhs of wire Net_387[823] = \PWM_led_yellow:Net_96\[1291]
Removing Rhs of wire Net_387[823] = \PWM_led_yellow:PWMUDB:pwm_i_reg\[1283]
Removing Lhs of wire tmpOE__led_green_net_0[829] = tmpOE__DEBUG_TX_net_0[3]
Removing Rhs of wire Net_450[830] = \PWM_led_green:Net_96\[1623]
Removing Rhs of wire Net_450[830] = \PWM_led_green:PWMUDB:pwm_i_reg\[1615]
Removing Lhs of wire \PWM_led_red:PWMUDB:ctrl_enable\[848] = \PWM_led_red:PWMUDB:control_7\[840]
Removing Lhs of wire \PWM_led_red:PWMUDB:hwCapture\[858] = zero[8]
Removing Lhs of wire \PWM_led_red:PWMUDB:hwEnable\[859] = \PWM_led_red:PWMUDB:control_7\[840]
Removing Lhs of wire \PWM_led_red:PWMUDB:trig_out\[863] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire \PWM_led_red:PWMUDB:runmode_enable\\R\[865] = zero[8]
Removing Lhs of wire Net_230[866] = zero[8]
Removing Lhs of wire \PWM_led_red:PWMUDB:runmode_enable\\S\[867] = zero[8]
Removing Lhs of wire \PWM_led_red:PWMUDB:final_enable\[868] = \PWM_led_red:PWMUDB:runmode_enable\[864]
Removing Lhs of wire \PWM_led_red:PWMUDB:ltch_kill_reg\\R\[872] = zero[8]
Removing Lhs of wire \PWM_led_red:PWMUDB:ltch_kill_reg\\S\[873] = zero[8]
Removing Lhs of wire \PWM_led_red:PWMUDB:min_kill_reg\\R\[874] = zero[8]
Removing Lhs of wire \PWM_led_red:PWMUDB:min_kill_reg\\S\[875] = zero[8]
Removing Lhs of wire \PWM_led_red:PWMUDB:final_kill\[878] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire \PWM_led_red:PWMUDB:add_vi_vv_MODGEN_7_1\[882] = \PWM_led_red:PWMUDB:MODULE_7:g2:a0:s_1\[1121]
Removing Lhs of wire \PWM_led_red:PWMUDB:add_vi_vv_MODGEN_7_0\[884] = \PWM_led_red:PWMUDB:MODULE_7:g2:a0:s_0\[1122]
Removing Lhs of wire \PWM_led_red:PWMUDB:dith_count_1\\R\[885] = zero[8]
Removing Lhs of wire \PWM_led_red:PWMUDB:dith_count_1\\S\[886] = zero[8]
Removing Lhs of wire \PWM_led_red:PWMUDB:dith_count_0\\R\[887] = zero[8]
Removing Lhs of wire \PWM_led_red:PWMUDB:dith_count_0\\S\[888] = zero[8]
Removing Lhs of wire \PWM_led_red:PWMUDB:status_6\[891] = zero[8]
Removing Rhs of wire \PWM_led_red:PWMUDB:status_5\[892] = \PWM_led_red:PWMUDB:final_kill_reg\[906]
Removing Lhs of wire \PWM_led_red:PWMUDB:status_4\[893] = zero[8]
Removing Rhs of wire \PWM_led_red:PWMUDB:status_3\[894] = \PWM_led_red:PWMUDB:fifo_full\[913]
Removing Rhs of wire \PWM_led_red:PWMUDB:status_1\[896] = \PWM_led_red:PWMUDB:cmp2_status_reg\[905]
Removing Rhs of wire \PWM_led_red:PWMUDB:status_0\[897] = \PWM_led_red:PWMUDB:cmp1_status_reg\[904]
Removing Lhs of wire \PWM_led_red:PWMUDB:cmp2_status\[902] = zero[8]
Removing Lhs of wire \PWM_led_red:PWMUDB:cmp2\[903] = zero[8]
Removing Lhs of wire \PWM_led_red:PWMUDB:cmp1_status_reg\\R\[907] = zero[8]
Removing Lhs of wire \PWM_led_red:PWMUDB:cmp1_status_reg\\S\[908] = zero[8]
Removing Lhs of wire \PWM_led_red:PWMUDB:cmp2_status_reg\\R\[909] = zero[8]
Removing Lhs of wire \PWM_led_red:PWMUDB:cmp2_status_reg\\S\[910] = zero[8]
Removing Lhs of wire \PWM_led_red:PWMUDB:final_kill_reg\\R\[911] = zero[8]
Removing Lhs of wire \PWM_led_red:PWMUDB:final_kill_reg\\S\[912] = zero[8]
Removing Lhs of wire \PWM_led_red:PWMUDB:cs_addr_2\[914] = \PWM_led_red:PWMUDB:tc_i\[870]
Removing Lhs of wire \PWM_led_red:PWMUDB:cs_addr_1\[915] = \PWM_led_red:PWMUDB:runmode_enable\[864]
Removing Lhs of wire \PWM_led_red:PWMUDB:cs_addr_0\[916] = zero[8]
Removing Lhs of wire \PWM_led_red:PWMUDB:compare1\[949] = \PWM_led_red:PWMUDB:cmp1_less\[920]
Removing Lhs of wire \PWM_led_red:PWMUDB:pwm1_i\[954] = zero[8]
Removing Lhs of wire \PWM_led_red:PWMUDB:pwm2_i\[956] = zero[8]
Removing Lhs of wire \PWM_led_red:PWMUDB:pwm_temp\[962] = \PWM_led_red:PWMUDB:cmp1\[900]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODULE_7:g2:a0:a_23\[1003] = zero[8]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODULE_7:g2:a0:a_22\[1004] = zero[8]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODULE_7:g2:a0:a_21\[1005] = zero[8]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODULE_7:g2:a0:a_20\[1006] = zero[8]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODULE_7:g2:a0:a_19\[1007] = zero[8]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODULE_7:g2:a0:a_18\[1008] = zero[8]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODULE_7:g2:a0:a_17\[1009] = zero[8]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODULE_7:g2:a0:a_16\[1010] = zero[8]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODULE_7:g2:a0:a_15\[1011] = zero[8]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODULE_7:g2:a0:a_14\[1012] = zero[8]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODULE_7:g2:a0:a_13\[1013] = zero[8]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODULE_7:g2:a0:a_12\[1014] = zero[8]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODULE_7:g2:a0:a_11\[1015] = zero[8]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODULE_7:g2:a0:a_10\[1016] = zero[8]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODULE_7:g2:a0:a_9\[1017] = zero[8]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODULE_7:g2:a0:a_8\[1018] = zero[8]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODULE_7:g2:a0:a_7\[1019] = zero[8]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODULE_7:g2:a0:a_6\[1020] = zero[8]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODULE_7:g2:a0:a_5\[1021] = zero[8]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODULE_7:g2:a0:a_4\[1022] = zero[8]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODULE_7:g2:a0:a_3\[1023] = zero[8]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODULE_7:g2:a0:a_2\[1024] = zero[8]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODULE_7:g2:a0:a_1\[1025] = \PWM_led_red:PWMUDB:MODIN6_1\[1026]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODIN6_1\[1026] = \PWM_led_red:PWMUDB:dith_count_1\[881]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODULE_7:g2:a0:a_0\[1027] = \PWM_led_red:PWMUDB:MODIN6_0\[1028]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODIN6_0\[1028] = \PWM_led_red:PWMUDB:dith_count_0\[883]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[1160] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[1161] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:ctrl_enable\[1180] = \PWM_led_yellow:PWMUDB:control_7\[1172]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:hwCapture\[1190] = zero[8]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:hwEnable\[1191] = \PWM_led_yellow:PWMUDB:control_7\[1172]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:trig_out\[1195] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:runmode_enable\\R\[1197] = zero[8]
Removing Lhs of wire Net_2679[1198] = zero[8]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:runmode_enable\\S\[1199] = zero[8]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:final_enable\[1200] = \PWM_led_yellow:PWMUDB:runmode_enable\[1196]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:ltch_kill_reg\\R\[1204] = zero[8]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:ltch_kill_reg\\S\[1205] = zero[8]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:min_kill_reg\\R\[1206] = zero[8]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:min_kill_reg\\S\[1207] = zero[8]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:final_kill\[1210] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_1\[1214] = \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_1\[1453]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_0\[1216] = \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_0\[1454]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:dith_count_1\\R\[1217] = zero[8]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:dith_count_1\\S\[1218] = zero[8]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:dith_count_0\\R\[1219] = zero[8]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:dith_count_0\\S\[1220] = zero[8]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:status_6\[1223] = zero[8]
Removing Rhs of wire \PWM_led_yellow:PWMUDB:status_5\[1224] = \PWM_led_yellow:PWMUDB:final_kill_reg\[1238]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:status_4\[1225] = zero[8]
Removing Rhs of wire \PWM_led_yellow:PWMUDB:status_3\[1226] = \PWM_led_yellow:PWMUDB:fifo_full\[1245]
Removing Rhs of wire \PWM_led_yellow:PWMUDB:status_1\[1228] = \PWM_led_yellow:PWMUDB:cmp2_status_reg\[1237]
Removing Rhs of wire \PWM_led_yellow:PWMUDB:status_0\[1229] = \PWM_led_yellow:PWMUDB:cmp1_status_reg\[1236]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:cmp2_status\[1234] = zero[8]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:cmp2\[1235] = zero[8]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:cmp1_status_reg\\R\[1239] = zero[8]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:cmp1_status_reg\\S\[1240] = zero[8]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:cmp2_status_reg\\R\[1241] = zero[8]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:cmp2_status_reg\\S\[1242] = zero[8]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:final_kill_reg\\R\[1243] = zero[8]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:final_kill_reg\\S\[1244] = zero[8]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:cs_addr_2\[1246] = \PWM_led_yellow:PWMUDB:tc_i\[1202]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:cs_addr_1\[1247] = \PWM_led_yellow:PWMUDB:runmode_enable\[1196]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:cs_addr_0\[1248] = zero[8]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:compare1\[1281] = \PWM_led_yellow:PWMUDB:cmp1_less\[1252]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:pwm1_i\[1286] = zero[8]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:pwm2_i\[1288] = zero[8]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:pwm_temp\[1294] = \PWM_led_yellow:PWMUDB:cmp1\[1232]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_23\[1335] = zero[8]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_22\[1336] = zero[8]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_21\[1337] = zero[8]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_20\[1338] = zero[8]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_19\[1339] = zero[8]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_18\[1340] = zero[8]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_17\[1341] = zero[8]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_16\[1342] = zero[8]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_15\[1343] = zero[8]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_14\[1344] = zero[8]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_13\[1345] = zero[8]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_12\[1346] = zero[8]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_11\[1347] = zero[8]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_10\[1348] = zero[8]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_9\[1349] = zero[8]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_8\[1350] = zero[8]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_7\[1351] = zero[8]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_6\[1352] = zero[8]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_5\[1353] = zero[8]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_4\[1354] = zero[8]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_3\[1355] = zero[8]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_2\[1356] = zero[8]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_1\[1357] = \PWM_led_yellow:PWMUDB:MODIN7_1\[1358]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODIN7_1\[1358] = \PWM_led_yellow:PWMUDB:dith_count_1\[1213]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_0\[1359] = \PWM_led_yellow:PWMUDB:MODIN7_0\[1360]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODIN7_0\[1360] = \PWM_led_yellow:PWMUDB:dith_count_0\[1215]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[1492] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[1493] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire \PWM_led_green:PWMUDB:ctrl_enable\[1512] = \PWM_led_green:PWMUDB:control_7\[1504]
Removing Lhs of wire \PWM_led_green:PWMUDB:hwCapture\[1522] = zero[8]
Removing Lhs of wire \PWM_led_green:PWMUDB:hwEnable\[1523] = \PWM_led_green:PWMUDB:control_7\[1504]
Removing Lhs of wire \PWM_led_green:PWMUDB:trig_out\[1527] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire \PWM_led_green:PWMUDB:runmode_enable\\R\[1529] = zero[8]
Removing Lhs of wire Net_2691[1530] = zero[8]
Removing Lhs of wire \PWM_led_green:PWMUDB:runmode_enable\\S\[1531] = zero[8]
Removing Lhs of wire \PWM_led_green:PWMUDB:final_enable\[1532] = \PWM_led_green:PWMUDB:runmode_enable\[1528]
Removing Lhs of wire \PWM_led_green:PWMUDB:ltch_kill_reg\\R\[1536] = zero[8]
Removing Lhs of wire \PWM_led_green:PWMUDB:ltch_kill_reg\\S\[1537] = zero[8]
Removing Lhs of wire \PWM_led_green:PWMUDB:min_kill_reg\\R\[1538] = zero[8]
Removing Lhs of wire \PWM_led_green:PWMUDB:min_kill_reg\\S\[1539] = zero[8]
Removing Lhs of wire \PWM_led_green:PWMUDB:final_kill\[1542] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire \PWM_led_green:PWMUDB:add_vi_vv_MODGEN_9_1\[1546] = \PWM_led_green:PWMUDB:MODULE_9:g2:a0:s_1\[1785]
Removing Lhs of wire \PWM_led_green:PWMUDB:add_vi_vv_MODGEN_9_0\[1548] = \PWM_led_green:PWMUDB:MODULE_9:g2:a0:s_0\[1786]
Removing Lhs of wire \PWM_led_green:PWMUDB:dith_count_1\\R\[1549] = zero[8]
Removing Lhs of wire \PWM_led_green:PWMUDB:dith_count_1\\S\[1550] = zero[8]
Removing Lhs of wire \PWM_led_green:PWMUDB:dith_count_0\\R\[1551] = zero[8]
Removing Lhs of wire \PWM_led_green:PWMUDB:dith_count_0\\S\[1552] = zero[8]
Removing Lhs of wire \PWM_led_green:PWMUDB:status_6\[1555] = zero[8]
Removing Rhs of wire \PWM_led_green:PWMUDB:status_5\[1556] = \PWM_led_green:PWMUDB:final_kill_reg\[1570]
Removing Lhs of wire \PWM_led_green:PWMUDB:status_4\[1557] = zero[8]
Removing Rhs of wire \PWM_led_green:PWMUDB:status_3\[1558] = \PWM_led_green:PWMUDB:fifo_full\[1577]
Removing Rhs of wire \PWM_led_green:PWMUDB:status_1\[1560] = \PWM_led_green:PWMUDB:cmp2_status_reg\[1569]
Removing Rhs of wire \PWM_led_green:PWMUDB:status_0\[1561] = \PWM_led_green:PWMUDB:cmp1_status_reg\[1568]
Removing Lhs of wire \PWM_led_green:PWMUDB:cmp2_status\[1566] = zero[8]
Removing Lhs of wire \PWM_led_green:PWMUDB:cmp2\[1567] = zero[8]
Removing Lhs of wire \PWM_led_green:PWMUDB:cmp1_status_reg\\R\[1571] = zero[8]
Removing Lhs of wire \PWM_led_green:PWMUDB:cmp1_status_reg\\S\[1572] = zero[8]
Removing Lhs of wire \PWM_led_green:PWMUDB:cmp2_status_reg\\R\[1573] = zero[8]
Removing Lhs of wire \PWM_led_green:PWMUDB:cmp2_status_reg\\S\[1574] = zero[8]
Removing Lhs of wire \PWM_led_green:PWMUDB:final_kill_reg\\R\[1575] = zero[8]
Removing Lhs of wire \PWM_led_green:PWMUDB:final_kill_reg\\S\[1576] = zero[8]
Removing Lhs of wire \PWM_led_green:PWMUDB:cs_addr_2\[1578] = \PWM_led_green:PWMUDB:tc_i\[1534]
Removing Lhs of wire \PWM_led_green:PWMUDB:cs_addr_1\[1579] = \PWM_led_green:PWMUDB:runmode_enable\[1528]
Removing Lhs of wire \PWM_led_green:PWMUDB:cs_addr_0\[1580] = zero[8]
Removing Lhs of wire \PWM_led_green:PWMUDB:compare1\[1613] = \PWM_led_green:PWMUDB:cmp1_less\[1584]
Removing Lhs of wire \PWM_led_green:PWMUDB:pwm1_i\[1618] = zero[8]
Removing Lhs of wire \PWM_led_green:PWMUDB:pwm2_i\[1620] = zero[8]
Removing Lhs of wire \PWM_led_green:PWMUDB:pwm_temp\[1626] = \PWM_led_green:PWMUDB:cmp1\[1564]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODULE_9:g2:a0:a_23\[1667] = zero[8]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODULE_9:g2:a0:a_22\[1668] = zero[8]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODULE_9:g2:a0:a_21\[1669] = zero[8]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODULE_9:g2:a0:a_20\[1670] = zero[8]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODULE_9:g2:a0:a_19\[1671] = zero[8]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODULE_9:g2:a0:a_18\[1672] = zero[8]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODULE_9:g2:a0:a_17\[1673] = zero[8]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODULE_9:g2:a0:a_16\[1674] = zero[8]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODULE_9:g2:a0:a_15\[1675] = zero[8]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODULE_9:g2:a0:a_14\[1676] = zero[8]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODULE_9:g2:a0:a_13\[1677] = zero[8]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODULE_9:g2:a0:a_12\[1678] = zero[8]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODULE_9:g2:a0:a_11\[1679] = zero[8]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODULE_9:g2:a0:a_10\[1680] = zero[8]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODULE_9:g2:a0:a_9\[1681] = zero[8]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODULE_9:g2:a0:a_8\[1682] = zero[8]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODULE_9:g2:a0:a_7\[1683] = zero[8]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODULE_9:g2:a0:a_6\[1684] = zero[8]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODULE_9:g2:a0:a_5\[1685] = zero[8]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODULE_9:g2:a0:a_4\[1686] = zero[8]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODULE_9:g2:a0:a_3\[1687] = zero[8]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODULE_9:g2:a0:a_2\[1688] = zero[8]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODULE_9:g2:a0:a_1\[1689] = \PWM_led_green:PWMUDB:MODIN8_1\[1690]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODIN8_1\[1690] = \PWM_led_green:PWMUDB:dith_count_1\[1545]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODULE_9:g2:a0:a_0\[1691] = \PWM_led_green:PWMUDB:MODIN8_0\[1692]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODIN8_0\[1692] = \PWM_led_green:PWMUDB:dith_count_0\[1547]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\[1824] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\[1825] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:ctrl_enable\[1845] = \PWM_RGB_green:PWMUDB:control_7\[1837]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:hwCapture\[1855] = zero[8]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:hwEnable\[1856] = \PWM_RGB_green:PWMUDB:control_7\[1837]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:trig_out\[1860] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:runmode_enable\\R\[1862] = zero[8]
Removing Lhs of wire Net_4782[1863] = zero[8]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:runmode_enable\\S\[1864] = zero[8]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:final_enable\[1865] = \PWM_RGB_green:PWMUDB:runmode_enable\[1861]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:ltch_kill_reg\\R\[1869] = zero[8]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:ltch_kill_reg\\S\[1870] = zero[8]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:min_kill_reg\\R\[1871] = zero[8]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:min_kill_reg\\S\[1872] = zero[8]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:final_kill\[1875] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:add_vi_vv_MODGEN_10_1\[1879] = \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:s_1\[2166]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:add_vi_vv_MODGEN_10_0\[1881] = \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:s_0\[2167]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:dith_count_1\\R\[1882] = zero[8]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:dith_count_1\\S\[1883] = zero[8]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:dith_count_0\\R\[1884] = zero[8]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:dith_count_0\\S\[1885] = zero[8]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:status_6\[1888] = zero[8]
Removing Rhs of wire \PWM_RGB_green:PWMUDB:status_5\[1889] = \PWM_RGB_green:PWMUDB:final_kill_reg\[1903]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:status_4\[1890] = zero[8]
Removing Rhs of wire \PWM_RGB_green:PWMUDB:status_3\[1891] = \PWM_RGB_green:PWMUDB:fifo_full\[1910]
Removing Rhs of wire \PWM_RGB_green:PWMUDB:status_1\[1893] = \PWM_RGB_green:PWMUDB:cmp2_status_reg\[1902]
Removing Rhs of wire \PWM_RGB_green:PWMUDB:status_0\[1894] = \PWM_RGB_green:PWMUDB:cmp1_status_reg\[1901]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:cmp2_status\[1899] = zero[8]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:cmp2\[1900] = zero[8]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:cmp1_status_reg\\R\[1904] = zero[8]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:cmp1_status_reg\\S\[1905] = zero[8]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:cmp2_status_reg\\R\[1906] = zero[8]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:cmp2_status_reg\\S\[1907] = zero[8]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:final_kill_reg\\R\[1908] = zero[8]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:final_kill_reg\\S\[1909] = zero[8]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:cs_addr_2\[1911] = \PWM_RGB_green:PWMUDB:tc_i\[1867]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:cs_addr_1\[1912] = \PWM_RGB_green:PWMUDB:runmode_enable\[1861]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:cs_addr_0\[1913] = zero[8]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:compare1\[1994] = \PWM_RGB_green:PWMUDB:cmp1_less\[1965]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:pwm1_i\[1999] = zero[8]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:pwm2_i\[2001] = zero[8]
Removing Rhs of wire \PWM_RGB_green:Net_96\[2004] = \PWM_RGB_green:PWMUDB:pwm_i_reg\[1996]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:pwm_temp\[2007] = \PWM_RGB_green:PWMUDB:cmp1\[1897]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:a_23\[2048] = zero[8]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:a_22\[2049] = zero[8]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:a_21\[2050] = zero[8]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:a_20\[2051] = zero[8]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:a_19\[2052] = zero[8]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:a_18\[2053] = zero[8]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:a_17\[2054] = zero[8]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:a_16\[2055] = zero[8]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:a_15\[2056] = zero[8]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:a_14\[2057] = zero[8]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:a_13\[2058] = zero[8]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:a_12\[2059] = zero[8]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:a_11\[2060] = zero[8]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:a_10\[2061] = zero[8]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:a_9\[2062] = zero[8]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:a_8\[2063] = zero[8]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:a_7\[2064] = zero[8]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:a_6\[2065] = zero[8]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:a_5\[2066] = zero[8]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:a_4\[2067] = zero[8]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:a_3\[2068] = zero[8]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:a_2\[2069] = zero[8]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:a_1\[2070] = \PWM_RGB_green:PWMUDB:MODIN9_1\[2071]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:MODIN9_1\[2071] = \PWM_RGB_green:PWMUDB:dith_count_1\[1878]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:a_0\[2072] = \PWM_RGB_green:PWMUDB:MODIN9_0\[2073]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:MODIN9_0\[2073] = \PWM_RGB_green:PWMUDB:dith_count_0\[1880]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_0\[2205] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\[2206] = tmpOE__DEBUG_TX_net_0[3]
Removing Rhs of wire Net_267[2207] = \PWM_RGB_green:Net_96\[2004]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:ctrl_enable\[2226] = \PWM_RGB_red:PWMUDB:control_7\[2218]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:hwCapture\[2236] = zero[8]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:hwEnable\[2237] = \PWM_RGB_red:PWMUDB:control_7\[2218]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:trig_out\[2241] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:runmode_enable\\R\[2243] = zero[8]
Removing Lhs of wire Net_4794[2244] = zero[8]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:runmode_enable\\S\[2245] = zero[8]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:final_enable\[2246] = \PWM_RGB_red:PWMUDB:runmode_enable\[2242]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:ltch_kill_reg\\R\[2250] = zero[8]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:ltch_kill_reg\\S\[2251] = zero[8]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:min_kill_reg\\R\[2252] = zero[8]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:min_kill_reg\\S\[2253] = zero[8]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:final_kill\[2256] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:add_vi_vv_MODGEN_11_1\[2260] = \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:s_1\[2547]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:add_vi_vv_MODGEN_11_0\[2262] = \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:s_0\[2548]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:dith_count_1\\R\[2263] = zero[8]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:dith_count_1\\S\[2264] = zero[8]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:dith_count_0\\R\[2265] = zero[8]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:dith_count_0\\S\[2266] = zero[8]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:status_6\[2269] = zero[8]
Removing Rhs of wire \PWM_RGB_red:PWMUDB:status_5\[2270] = \PWM_RGB_red:PWMUDB:final_kill_reg\[2284]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:status_4\[2271] = zero[8]
Removing Rhs of wire \PWM_RGB_red:PWMUDB:status_3\[2272] = \PWM_RGB_red:PWMUDB:fifo_full\[2291]
Removing Rhs of wire \PWM_RGB_red:PWMUDB:status_1\[2274] = \PWM_RGB_red:PWMUDB:cmp2_status_reg\[2283]
Removing Rhs of wire \PWM_RGB_red:PWMUDB:status_0\[2275] = \PWM_RGB_red:PWMUDB:cmp1_status_reg\[2282]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:cmp2_status\[2280] = zero[8]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:cmp2\[2281] = zero[8]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:cmp1_status_reg\\R\[2285] = zero[8]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:cmp1_status_reg\\S\[2286] = zero[8]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:cmp2_status_reg\\R\[2287] = zero[8]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:cmp2_status_reg\\S\[2288] = zero[8]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:final_kill_reg\\R\[2289] = zero[8]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:final_kill_reg\\S\[2290] = zero[8]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:cs_addr_2\[2292] = \PWM_RGB_red:PWMUDB:tc_i\[2248]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:cs_addr_1\[2293] = \PWM_RGB_red:PWMUDB:runmode_enable\[2242]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:cs_addr_0\[2294] = zero[8]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:compare1\[2375] = \PWM_RGB_red:PWMUDB:cmp1_less\[2346]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:pwm1_i\[2380] = zero[8]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:pwm2_i\[2382] = zero[8]
Removing Rhs of wire \PWM_RGB_red:Net_96\[2385] = \PWM_RGB_red:PWMUDB:pwm_i_reg\[2377]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:pwm_temp\[2388] = \PWM_RGB_red:PWMUDB:cmp1\[2278]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:a_23\[2429] = zero[8]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:a_22\[2430] = zero[8]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:a_21\[2431] = zero[8]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:a_20\[2432] = zero[8]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:a_19\[2433] = zero[8]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:a_18\[2434] = zero[8]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:a_17\[2435] = zero[8]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:a_16\[2436] = zero[8]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:a_15\[2437] = zero[8]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:a_14\[2438] = zero[8]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:a_13\[2439] = zero[8]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:a_12\[2440] = zero[8]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:a_11\[2441] = zero[8]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:a_10\[2442] = zero[8]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:a_9\[2443] = zero[8]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:a_8\[2444] = zero[8]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:a_7\[2445] = zero[8]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:a_6\[2446] = zero[8]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:a_5\[2447] = zero[8]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:a_4\[2448] = zero[8]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:a_3\[2449] = zero[8]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:a_2\[2450] = zero[8]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:a_1\[2451] = \PWM_RGB_red:PWMUDB:MODIN10_1\[2452]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:MODIN10_1\[2452] = \PWM_RGB_red:PWMUDB:dith_count_1\[2259]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:a_0\[2453] = \PWM_RGB_red:PWMUDB:MODIN10_0\[2454]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:MODIN10_0\[2454] = \PWM_RGB_red:PWMUDB:dith_count_0\[2261]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\[2586] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\[2587] = tmpOE__DEBUG_TX_net_0[3]
Removing Rhs of wire Net_2451[2588] = \PWM_RGB_red:Net_96\[2385]
Removing Lhs of wire tmpOE__RGB_blue_net_0[2595] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire tmpOE__RGB_green_net_0[2601] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire tmpOE__RGB_red_net_0[2607] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:min_kill_reg\\D\[2612] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:prevCapture\\D\[2613] = zero[8]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:trig_last\\D\[2614] = zero[8]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:ltch_kill_reg\\D\[2617] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:prevCompare1\\D\[2620] = \PWM_RGB_blue:PWMUDB:cmp1\[95]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:cmp1_status_reg\\D\[2621] = \PWM_RGB_blue:PWMUDB:cmp1_status\[96]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:cmp2_status_reg\\D\[2622] = zero[8]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:pwm_i_reg\\D\[2624] = \PWM_RGB_blue:PWMUDB:pwm_i\[195]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:pwm1_i_reg\\D\[2625] = zero[8]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:pwm2_i_reg\\D\[2626] = zero[8]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:tc_i_reg\\D\[2627] = \PWM_RGB_blue:PWMUDB:status_2\[90]
Removing Lhs of wire \UART_Logs:BUART:reset_reg\\D\[2628] = zero[8]
Removing Lhs of wire \UART_Logs:BUART:rx_bitclk\\D\[2643] = \UART_Logs:BUART:rx_bitclk_pre\[539]
Removing Lhs of wire \UART_Logs:BUART:rx_parity_error_pre\\D\[2652] = \UART_Logs:BUART:rx_parity_error_pre\[616]
Removing Lhs of wire \UART_Logs:BUART:rx_break_status\\D\[2653] = zero[8]
Removing Lhs of wire \PWM_led_red:PWMUDB:min_kill_reg\\D\[2657] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire \PWM_led_red:PWMUDB:prevCapture\\D\[2658] = zero[8]
Removing Lhs of wire \PWM_led_red:PWMUDB:trig_last\\D\[2659] = zero[8]
Removing Lhs of wire \PWM_led_red:PWMUDB:ltch_kill_reg\\D\[2662] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire \PWM_led_red:PWMUDB:prevCompare1\\D\[2665] = \PWM_led_red:PWMUDB:cmp1\[900]
Removing Lhs of wire \PWM_led_red:PWMUDB:cmp1_status_reg\\D\[2666] = \PWM_led_red:PWMUDB:cmp1_status\[901]
Removing Lhs of wire \PWM_led_red:PWMUDB:cmp2_status_reg\\D\[2667] = zero[8]
Removing Lhs of wire \PWM_led_red:PWMUDB:pwm_i_reg\\D\[2669] = \PWM_led_red:PWMUDB:pwm_i\[952]
Removing Lhs of wire \PWM_led_red:PWMUDB:pwm1_i_reg\\D\[2670] = zero[8]
Removing Lhs of wire \PWM_led_red:PWMUDB:pwm2_i_reg\\D\[2671] = zero[8]
Removing Lhs of wire \PWM_led_red:PWMUDB:tc_i_reg\\D\[2672] = \PWM_led_red:PWMUDB:status_2\[895]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:min_kill_reg\\D\[2673] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:prevCapture\\D\[2674] = zero[8]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:trig_last\\D\[2675] = zero[8]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:ltch_kill_reg\\D\[2678] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:prevCompare1\\D\[2681] = \PWM_led_yellow:PWMUDB:cmp1\[1232]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:cmp1_status_reg\\D\[2682] = \PWM_led_yellow:PWMUDB:cmp1_status\[1233]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:cmp2_status_reg\\D\[2683] = zero[8]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:pwm_i_reg\\D\[2685] = \PWM_led_yellow:PWMUDB:pwm_i\[1284]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:pwm1_i_reg\\D\[2686] = zero[8]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:pwm2_i_reg\\D\[2687] = zero[8]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:tc_i_reg\\D\[2688] = \PWM_led_yellow:PWMUDB:status_2\[1227]
Removing Lhs of wire \PWM_led_green:PWMUDB:min_kill_reg\\D\[2689] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire \PWM_led_green:PWMUDB:prevCapture\\D\[2690] = zero[8]
Removing Lhs of wire \PWM_led_green:PWMUDB:trig_last\\D\[2691] = zero[8]
Removing Lhs of wire \PWM_led_green:PWMUDB:ltch_kill_reg\\D\[2694] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire \PWM_led_green:PWMUDB:prevCompare1\\D\[2697] = \PWM_led_green:PWMUDB:cmp1\[1564]
Removing Lhs of wire \PWM_led_green:PWMUDB:cmp1_status_reg\\D\[2698] = \PWM_led_green:PWMUDB:cmp1_status\[1565]
Removing Lhs of wire \PWM_led_green:PWMUDB:cmp2_status_reg\\D\[2699] = zero[8]
Removing Lhs of wire \PWM_led_green:PWMUDB:pwm_i_reg\\D\[2701] = \PWM_led_green:PWMUDB:pwm_i\[1616]
Removing Lhs of wire \PWM_led_green:PWMUDB:pwm1_i_reg\\D\[2702] = zero[8]
Removing Lhs of wire \PWM_led_green:PWMUDB:pwm2_i_reg\\D\[2703] = zero[8]
Removing Lhs of wire \PWM_led_green:PWMUDB:tc_i_reg\\D\[2704] = \PWM_led_green:PWMUDB:status_2\[1559]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:min_kill_reg\\D\[2705] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:prevCapture\\D\[2706] = zero[8]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:trig_last\\D\[2707] = zero[8]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:ltch_kill_reg\\D\[2710] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:prevCompare1\\D\[2713] = \PWM_RGB_green:PWMUDB:cmp1\[1897]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:cmp1_status_reg\\D\[2714] = \PWM_RGB_green:PWMUDB:cmp1_status\[1898]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:cmp2_status_reg\\D\[2715] = zero[8]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:pwm_i_reg\\D\[2717] = \PWM_RGB_green:PWMUDB:pwm_i\[1997]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:pwm1_i_reg\\D\[2718] = zero[8]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:pwm2_i_reg\\D\[2719] = zero[8]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:tc_i_reg\\D\[2720] = \PWM_RGB_green:PWMUDB:status_2\[1892]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:min_kill_reg\\D\[2721] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:prevCapture\\D\[2722] = zero[8]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:trig_last\\D\[2723] = zero[8]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:ltch_kill_reg\\D\[2726] = tmpOE__DEBUG_TX_net_0[3]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:prevCompare1\\D\[2729] = \PWM_RGB_red:PWMUDB:cmp1\[2278]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:cmp1_status_reg\\D\[2730] = \PWM_RGB_red:PWMUDB:cmp1_status\[2279]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:cmp2_status_reg\\D\[2731] = zero[8]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:pwm_i_reg\\D\[2733] = \PWM_RGB_red:PWMUDB:pwm_i\[2378]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:pwm1_i_reg\\D\[2734] = zero[8]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:pwm2_i_reg\\D\[2735] = zero[8]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:tc_i_reg\\D\[2736] = \PWM_RGB_red:PWMUDB:status_2\[2273]

------------------------------------------------------
Aliased 0 equations, 628 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__DEBUG_TX_net_0' (cost = 0):
tmpOE__DEBUG_TX_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB_blue:PWMUDB:cmp1\' (cost = 0):
\PWM_RGB_blue:PWMUDB:cmp1\ <= (\PWM_RGB_blue:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_RGB_blue:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_RGB_blue:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_RGB_blue:PWMUDB:dith_count_1\ and \PWM_RGB_blue:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\UART_Logs:BUART:rx_addressmatch\' (cost = 0):
\UART_Logs:BUART:rx_addressmatch\ <= (\UART_Logs:BUART:rx_addressmatch2\
	OR \UART_Logs:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_Logs:BUART:rx_bitclk_pre\' (cost = 1):
\UART_Logs:BUART:rx_bitclk_pre\ <= ((not \UART_Logs:BUART:rx_count_2\ and not \UART_Logs:BUART:rx_count_1\ and not \UART_Logs:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Logs:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_Logs:BUART:rx_bitclk_pre16x\ <= ((not \UART_Logs:BUART:rx_count_2\ and \UART_Logs:BUART:rx_count_1\ and \UART_Logs:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Logs:BUART:rx_poll_bit1\' (cost = 1):
\UART_Logs:BUART:rx_poll_bit1\ <= ((not \UART_Logs:BUART:rx_count_2\ and not \UART_Logs:BUART:rx_count_1\ and \UART_Logs:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Logs:BUART:rx_poll_bit2\' (cost = 1):
\UART_Logs:BUART:rx_poll_bit2\ <= ((not \UART_Logs:BUART:rx_count_2\ and not \UART_Logs:BUART:rx_count_1\ and not \UART_Logs:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Logs:BUART:pollingrange\' (cost = 4):
\UART_Logs:BUART:pollingrange\ <= ((not \UART_Logs:BUART:rx_count_2\ and not \UART_Logs:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_Logs:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_Logs:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_Logs:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_Logs:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\' (cost = 0):
\UART_Logs:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\ <= (not \UART_Logs:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_Logs:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_Logs:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Logs:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_Logs:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <= (\UART_Logs:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_Logs:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART_Logs:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <= (not \UART_Logs:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_Logs:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_Logs:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Logs:BUART:sRX:MODULE_5:g2:a0:lta_6\' (cost = 0):
\UART_Logs:BUART:sRX:MODULE_5:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Logs:BUART:sRX:MODULE_5:g2:a0:gta_6\' (cost = 0):
\UART_Logs:BUART:sRX:MODULE_5:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Logs:BUART:sRX:MODULE_5:g2:a0:lta_5\' (cost = 0):
\UART_Logs:BUART:sRX:MODULE_5:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Logs:BUART:sRX:MODULE_5:g2:a0:gta_5\' (cost = 0):
\UART_Logs:BUART:sRX:MODULE_5:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Logs:BUART:sRX:MODULE_5:g2:a0:lta_4\' (cost = 0):
\UART_Logs:BUART:sRX:MODULE_5:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Logs:BUART:sRX:MODULE_5:g2:a0:gta_4\' (cost = 0):
\UART_Logs:BUART:sRX:MODULE_5:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Logs:BUART:sRX:MODULE_5:g2:a0:lta_3\' (cost = 0):
\UART_Logs:BUART:sRX:MODULE_5:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Logs:BUART:sRX:MODULE_5:g2:a0:gta_3\' (cost = 0):
\UART_Logs:BUART:sRX:MODULE_5:g2:a0:gta_3\ <= (\UART_Logs:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_Logs:BUART:sRX:MODULE_5:g2:a0:lta_2\' (cost = 1):
\UART_Logs:BUART:sRX:MODULE_5:g2:a0:lta_2\ <= ((not \UART_Logs:BUART:rx_count_6\ and not \UART_Logs:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_Logs:BUART:sRX:MODULE_5:g2:a0:gta_2\' (cost = 0):
\UART_Logs:BUART:sRX:MODULE_5:g2:a0:gta_2\ <= (\UART_Logs:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_Logs:BUART:sRX:MODULE_5:g2:a0:lta_1\' (cost = 2):
\UART_Logs:BUART:sRX:MODULE_5:g2:a0:lta_1\ <= ((not \UART_Logs:BUART:rx_count_6\ and not \UART_Logs:BUART:rx_count_4\)
	OR (not \UART_Logs:BUART:rx_count_6\ and not \UART_Logs:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_Logs:BUART:sRX:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART_Logs:BUART:sRX:MODULE_5:g2:a0:gta_1\ <= (\UART_Logs:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_Logs:BUART:sRX:MODULE_5:g2:a0:lta_0\' (cost = 8):
\UART_Logs:BUART:sRX:MODULE_5:g2:a0:lta_0\ <= ((not \UART_Logs:BUART:rx_count_6\ and not \UART_Logs:BUART:rx_count_4\)
	OR (not \UART_Logs:BUART:rx_count_6\ and not \UART_Logs:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\PWM_led_red:PWMUDB:cmp1\' (cost = 0):
\PWM_led_red:PWMUDB:cmp1\ <= (\PWM_led_red:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_led_red:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_led_red:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\PWM_led_red:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \PWM_led_red:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_led_red:PWMUDB:dith_count_1\ and \PWM_led_red:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_led_yellow:PWMUDB:cmp1\' (cost = 0):
\PWM_led_yellow:PWMUDB:cmp1\ <= (\PWM_led_yellow:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_led_yellow:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_0\' (cost = 0):
\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_0\ <= (not \PWM_led_yellow:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_led_yellow:PWMUDB:dith_count_1\ and \PWM_led_yellow:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_led_green:PWMUDB:cmp1\' (cost = 0):
\PWM_led_green:PWMUDB:cmp1\ <= (\PWM_led_green:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_led_green:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_led_green:PWMUDB:MODULE_9:g2:a0:s_0\' (cost = 0):
\PWM_led_green:PWMUDB:MODULE_9:g2:a0:s_0\ <= (not \PWM_led_green:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_led_green:PWMUDB:dith_count_1\ and \PWM_led_green:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_RGB_green:PWMUDB:cmp1\' (cost = 0):
\PWM_RGB_green:PWMUDB:cmp1\ <= (\PWM_RGB_green:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_RGB_green:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:s_0\' (cost = 0):
\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:s_0\ <= (not \PWM_RGB_green:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_RGB_green:PWMUDB:dith_count_1\ and \PWM_RGB_green:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_RGB_red:PWMUDB:cmp1\' (cost = 0):
\PWM_RGB_red:PWMUDB:cmp1\ <= (\PWM_RGB_red:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_RGB_red:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:s_0\' (cost = 0):
\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:s_0\ <= (not \PWM_RGB_red:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_RGB_red:PWMUDB:dith_count_1\ and \PWM_RGB_red:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_RGB_blue:PWMUDB:dith_count_0\ and \PWM_RGB_blue:PWMUDB:dith_count_1\)
	OR (not \PWM_RGB_blue:PWMUDB:dith_count_1\ and \PWM_RGB_blue:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Logs:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 4):
\UART_Logs:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= ((not \UART_Logs:BUART:pollcount_1\ and not \UART_Logs:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_Logs:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 0):
\UART_Logs:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= (not \UART_Logs:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_Logs:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\' (cost = 2):
\UART_Logs:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\ <= ((not \UART_Logs:BUART:pollcount_0\ and \UART_Logs:BUART:pollcount_1\)
	OR (not \UART_Logs:BUART:pollcount_1\ and \UART_Logs:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\PWM_led_red:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\PWM_led_red:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \PWM_led_red:PWMUDB:dith_count_0\ and \PWM_led_red:PWMUDB:dith_count_1\)
	OR (not \PWM_led_red:PWMUDB:dith_count_1\ and \PWM_led_red:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_1\' (cost = 2):
\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_1\ <= ((not \PWM_led_yellow:PWMUDB:dith_count_0\ and \PWM_led_yellow:PWMUDB:dith_count_1\)
	OR (not \PWM_led_yellow:PWMUDB:dith_count_1\ and \PWM_led_yellow:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_green:PWMUDB:MODULE_9:g2:a0:s_1\' (cost = 2):
\PWM_led_green:PWMUDB:MODULE_9:g2:a0:s_1\ <= ((not \PWM_led_green:PWMUDB:dith_count_0\ and \PWM_led_green:PWMUDB:dith_count_1\)
	OR (not \PWM_led_green:PWMUDB:dith_count_1\ and \PWM_led_green:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:s_1\' (cost = 2):
\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:s_1\ <= ((not \PWM_RGB_green:PWMUDB:dith_count_0\ and \PWM_RGB_green:PWMUDB:dith_count_1\)
	OR (not \PWM_RGB_green:PWMUDB:dith_count_1\ and \PWM_RGB_green:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:s_1\' (cost = 2):
\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:s_1\ <= ((not \PWM_RGB_red:PWMUDB:dith_count_0\ and \PWM_RGB_red:PWMUDB:dith_count_1\)
	OR (not \PWM_RGB_red:PWMUDB:dith_count_1\ and \PWM_RGB_red:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Logs:BUART:rx_postpoll\' (cost = 72):
\UART_Logs:BUART:rx_postpoll\ <= (\UART_Logs:BUART:pollcount_1\
	OR (Net_2889 and \UART_Logs:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_Logs:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_Logs:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_Logs:BUART:pollcount_1\ and not Net_2889 and not \UART_Logs:BUART:rx_parity_bit\)
	OR (not \UART_Logs:BUART:pollcount_1\ and not \UART_Logs:BUART:pollcount_0\ and not \UART_Logs:BUART:rx_parity_bit\)
	OR (\UART_Logs:BUART:pollcount_1\ and \UART_Logs:BUART:rx_parity_bit\)
	OR (Net_2889 and \UART_Logs:BUART:pollcount_0\ and \UART_Logs:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_Logs:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_Logs:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_Logs:BUART:pollcount_1\ and not Net_2889 and not \UART_Logs:BUART:rx_parity_bit\)
	OR (not \UART_Logs:BUART:pollcount_1\ and not \UART_Logs:BUART:pollcount_0\ and not \UART_Logs:BUART:rx_parity_bit\)
	OR (\UART_Logs:BUART:pollcount_1\ and \UART_Logs:BUART:rx_parity_bit\)
	OR (Net_2889 and \UART_Logs:BUART:pollcount_0\ and \UART_Logs:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 177 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_RGB_blue:PWMUDB:final_capture\ to zero
Aliasing \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_Logs:BUART:rx_status_0\ to zero
Aliasing \UART_Logs:BUART:rx_status_6\ to zero
Aliasing \PWM_led_red:PWMUDB:final_capture\ to zero
Aliasing \PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_led_yellow:PWMUDB:final_capture\ to zero
Aliasing \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_led_green:PWMUDB:final_capture\ to zero
Aliasing \PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_RGB_green:PWMUDB:final_capture\ to zero
Aliasing \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_RGB_red:PWMUDB:final_capture\ to zero
Aliasing \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_RGB_blue:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \UART_Logs:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_Logs:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_Logs:BUART:rx_addr_match_status\\D\ to zero
Aliasing \PWM_led_red:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_led_yellow:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_led_green:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_RGB_green:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_RGB_red:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:final_capture\[113] = zero[8]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[374] = zero[8]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[384] = zero[8]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[394] = zero[8]
Removing Rhs of wire \UART_Logs:BUART:rx_bitclk_enable\[503] = \UART_Logs:BUART:rx_bitclk\[551]
Removing Lhs of wire \UART_Logs:BUART:rx_status_0\[602] = zero[8]
Removing Lhs of wire \UART_Logs:BUART:rx_status_6\[611] = zero[8]
Removing Lhs of wire \PWM_led_red:PWMUDB:final_capture\[918] = zero[8]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[1131] = zero[8]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[1141] = zero[8]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[1151] = zero[8]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:final_capture\[1250] = zero[8]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\[1463] = zero[8]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\[1473] = zero[8]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\[1483] = zero[8]
Removing Lhs of wire \PWM_led_green:PWMUDB:final_capture\[1582] = zero[8]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\[1795] = zero[8]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\[1805] = zero[8]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\[1815] = zero[8]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:final_capture\[1915] = zero[8]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_24\[2176] = zero[8]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_16\[2186] = zero[8]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_8\[2196] = zero[8]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:final_capture\[2296] = zero[8]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_24\[2557] = zero[8]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_16\[2567] = zero[8]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_8\[2577] = zero[8]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:runmode_enable\\D\[2615] = \PWM_RGB_blue:PWMUDB:control_7\[35]
Removing Lhs of wire \PWM_RGB_blue:PWMUDB:final_kill_reg\\D\[2623] = zero[8]
Removing Lhs of wire \UART_Logs:BUART:tx_ctrl_mark_last\\D\[2635] = \UART_Logs:BUART:tx_ctrl_mark_last\[494]
Removing Lhs of wire \UART_Logs:BUART:rx_markspace_status\\D\[2647] = zero[8]
Removing Lhs of wire \UART_Logs:BUART:rx_parity_error_status\\D\[2648] = zero[8]
Removing Lhs of wire \UART_Logs:BUART:rx_addr_match_status\\D\[2650] = zero[8]
Removing Lhs of wire \UART_Logs:BUART:rx_markspace_pre\\D\[2651] = \UART_Logs:BUART:rx_markspace_pre\[615]
Removing Lhs of wire \UART_Logs:BUART:rx_parity_bit\\D\[2656] = \UART_Logs:BUART:rx_parity_bit\[621]
Removing Lhs of wire \PWM_led_red:PWMUDB:runmode_enable\\D\[2660] = \PWM_led_red:PWMUDB:control_7\[840]
Removing Lhs of wire \PWM_led_red:PWMUDB:final_kill_reg\\D\[2668] = zero[8]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:runmode_enable\\D\[2676] = \PWM_led_yellow:PWMUDB:control_7\[1172]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:final_kill_reg\\D\[2684] = zero[8]
Removing Lhs of wire \PWM_led_green:PWMUDB:runmode_enable\\D\[2692] = \PWM_led_green:PWMUDB:control_7\[1504]
Removing Lhs of wire \PWM_led_green:PWMUDB:final_kill_reg\\D\[2700] = zero[8]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:runmode_enable\\D\[2708] = \PWM_RGB_green:PWMUDB:control_7\[1837]
Removing Lhs of wire \PWM_RGB_green:PWMUDB:final_kill_reg\\D\[2716] = zero[8]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:runmode_enable\\D\[2724] = \PWM_RGB_red:PWMUDB:control_7\[2218]
Removing Lhs of wire \PWM_RGB_red:PWMUDB:final_kill_reg\\D\[2732] = zero[8]

------------------------------------------------------
Aliased 0 equations, 45 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_Logs:BUART:sRX:MODULE_6:g1:a0:xneq\ <= ((not \UART_Logs:BUART:rx_parity_bit\ and Net_2889 and \UART_Logs:BUART:pollcount_0\)
	OR (not \UART_Logs:BUART:pollcount_1\ and not \UART_Logs:BUART:pollcount_0\ and \UART_Logs:BUART:rx_parity_bit\)
	OR (not \UART_Logs:BUART:pollcount_1\ and not Net_2889 and \UART_Logs:BUART:rx_parity_bit\)
	OR (not \UART_Logs:BUART:rx_parity_bit\ and \UART_Logs:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\zakis\Desktop\RG\RG.cydsn\RG.cyprj -dcpsoc3 RG.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.966ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Tuesday, 12 December 2023 08:59:56
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\zakis\Desktop\RG\RG.cydsn\RG.cyprj -d CY8C5888LTQ-LP097 RG.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_RGB_blue:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_led_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_led_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_RGB_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_RGB_red:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_RGB_blue:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_RGB_blue:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_RGB_blue:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_RGB_blue:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_RGB_blue:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_RGB_blue:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_Logs:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_Logs:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_Logs:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_Logs:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_Logs:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \PWM_led_red:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_led_red:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_led_red:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_led_red:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_led_red:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_led_red:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_led_yellow:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_led_yellow:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_led_yellow:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_led_yellow:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_led_yellow:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_led_yellow:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_led_green:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_led_green:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_led_green:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_led_green:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_led_green:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_led_green:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_RGB_green:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_RGB_green:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_RGB_green:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_RGB_green:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_RGB_green:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_RGB_green:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_RGB_red:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_RGB_red:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_RGB_red:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_RGB_red:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_RGB_red:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_RGB_red:PWMUDB:pwm2_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_PWM'. Fanout=6, Signal=Net_310
    Digital Clock 1: Automatic-assigning  clock 'UART_Logs_IntClock'. Fanout=1, Signal=\UART_Logs:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'Clock_Counter_RG'. Fanout=1, Signal=Net_4
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_RGB_blue:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_PWM, EnableOut: Constant 1
    UDB Clk/Enable \UART_Logs:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_Logs_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_Logs_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_led_red:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_PWM, EnableOut: Constant 1
    UDB Clk/Enable \PWM_led_yellow:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_PWM, EnableOut: Constant 1
    UDB Clk/Enable \PWM_led_green:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_PWM, EnableOut: Constant 1
    UDB Clk/Enable \PWM_RGB_green:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_PWM, EnableOut: Constant 1
    UDB Clk/Enable \PWM_RGB_red:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_PWM, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_Logs:BUART:rx_parity_bit\, Duplicate of \UART_Logs:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Logs:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Logs:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Logs:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_Logs:BUART:rx_address_detected\, Duplicate of \UART_Logs:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Logs:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Logs:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Logs:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_Logs:BUART:rx_parity_error_pre\, Duplicate of \UART_Logs:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Logs:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Logs:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Logs:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_Logs:BUART:rx_markspace_pre\, Duplicate of \UART_Logs:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Logs:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Logs:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Logs:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_Logs:BUART:rx_state_1\, Duplicate of \UART_Logs:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Logs:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Logs:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Logs:BUART:rx_state_1\ (fanout=8)

    Removing \UART_Logs:BUART:tx_parity_bit\, Duplicate of \UART_Logs:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Logs:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Logs:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Logs:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_Logs:BUART:tx_mark\, Duplicate of \UART_Logs:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Logs:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Logs:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Logs:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = DEBUG_TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DEBUG_TX(0)__PA ,
            pin_input => Net_2888 ,
            pad => DEBUG_TX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Button_Right_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button_Right_1(0)__PA ,
            fb => Net_2882 ,
            pad => Button_Right_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Button_Left_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button_Left_1(0)__PA ,
            fb => Net_2886 ,
            pad => Button_Left_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Button_Left_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button_Left_2(0)__PA ,
            fb => Net_2771 ,
            pad => Button_Left_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DEBUG_RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DEBUG_RX(0)__PA ,
            fb => Net_2889 ,
            pad => DEBUG_RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Button_Right_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button_Right_2(0)__PA ,
            fb => Net_2884 ,
            pad => Button_Right_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_SELECT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_SELECT(0)__PA ,
            pad => SEVEN_SELECT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_DP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_DP(0)__PA ,
            pin_input => Net_4496 ,
            pad => SEVEN_DP(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_G(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_G(0)__PA ,
            pin_input => Net_4852 ,
            pad => SEVEN_G(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_F(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_F(0)__PA ,
            pin_input => Net_4848 ,
            pad => SEVEN_F(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_E(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_E(0)__PA ,
            pin_input => Net_4849 ,
            pad => SEVEN_E(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_D(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_D(0)__PA ,
            pin_input => Net_4488 ,
            pad => SEVEN_D(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_C(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_C(0)__PA ,
            pin_input => Net_4851 ,
            pad => SEVEN_C(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_B(0)__PA ,
            pin_input => Net_4850 ,
            pad => SEVEN_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_A(0)__PA ,
            pin_input => Net_4482 ,
            pad => SEVEN_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = led_red(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => led_red(0)__PA ,
            pin_input => Net_452 ,
            pad => led_red(0)_PAD );
        Properties:
        {
        }

    Pin : Name = led_yellow(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => led_yellow(0)__PA ,
            pin_input => Net_387 ,
            pad => led_yellow(0)_PAD );
        Properties:
        {
        }

    Pin : Name = led_green(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => led_green(0)__PA ,
            pin_input => Net_450 ,
            pad => led_green(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RGB_blue(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RGB_blue(0)__PA ,
            pin_input => Net_268 ,
            pad => RGB_blue(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RGB_green(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RGB_green(0)__PA ,
            pin_input => Net_267 ,
            pad => RGB_green(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RGB_red(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RGB_red(0)__PA ,
            pin_input => Net_2451 ,
            pad => RGB_red(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\PWM_RGB_blue:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RGB_blue:PWMUDB:runmode_enable\ * 
              \PWM_RGB_blue:PWMUDB:tc_i\
        );
        Output = \PWM_RGB_blue:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_2888, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Logs:BUART:txn\
        );
        Output = Net_2888 (fanout=1)

    MacroCell: Name=\UART_Logs:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_Logs:BUART:tx_state_1\ * !\UART_Logs:BUART:tx_state_0\ * 
              \UART_Logs:BUART:tx_bitclk_enable_pre\
            + !\UART_Logs:BUART:tx_state_1\ * !\UART_Logs:BUART:tx_state_0\ * 
              !\UART_Logs:BUART:tx_state_2\
        );
        Output = \UART_Logs:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_Logs:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Logs:BUART:tx_state_1\ * !\UART_Logs:BUART:tx_state_0\ * 
              \UART_Logs:BUART:tx_bitclk_enable_pre\ * 
              \UART_Logs:BUART:tx_fifo_empty\ * \UART_Logs:BUART:tx_state_2\
        );
        Output = \UART_Logs:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_Logs:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Logs:BUART:tx_fifo_notfull\
        );
        Output = \UART_Logs:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_Logs:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Logs:BUART:tx_ctrl_mark_last\ * 
              !\UART_Logs:BUART:rx_state_0\ * !\UART_Logs:BUART:rx_state_3\ * 
              !\UART_Logs:BUART:rx_state_2\
        );
        Output = \UART_Logs:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_Logs:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_Logs:BUART:pollcount_1\
            + Net_2889 * \UART_Logs:BUART:pollcount_0\
        );
        Output = \UART_Logs:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_Logs:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Logs:BUART:rx_load_fifo\ * \UART_Logs:BUART:rx_fifofull\
        );
        Output = \UART_Logs:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_Logs:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Logs:BUART:rx_fifonotempty\ * 
              \UART_Logs:BUART:rx_state_stop1_reg\
        );
        Output = \UART_Logs:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_2881, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_2882 * !Net_2886 * !Net_2771 * !Net_2884
        );
        Output = Net_2881 (fanout=1)

    MacroCell: Name=\PWM_led_red:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_led_red:PWMUDB:runmode_enable\ * \PWM_led_red:PWMUDB:tc_i\
        );
        Output = \PWM_led_red:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_led_yellow:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_led_yellow:PWMUDB:runmode_enable\ * 
              \PWM_led_yellow:PWMUDB:tc_i\
        );
        Output = \PWM_led_yellow:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_led_green:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_led_green:PWMUDB:runmode_enable\ * 
              \PWM_led_green:PWMUDB:tc_i\
        );
        Output = \PWM_led_green:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_RGB_green:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RGB_green:PWMUDB:runmode_enable\ * 
              \PWM_RGB_green:PWMUDB:tc_i\
        );
        Output = \PWM_RGB_green:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_RGB_red:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RGB_red:PWMUDB:runmode_enable\ * \PWM_RGB_red:PWMUDB:tc_i\
        );
        Output = \PWM_RGB_red:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=__ZERO__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = __ZERO__ (fanout=1)

    MacroCell: Name=\PWM_RGB_blue:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_310) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RGB_blue:PWMUDB:control_7\
        );
        Output = \PWM_RGB_blue:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_RGB_blue:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_310) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RGB_blue:PWMUDB:cmp1_less\
        );
        Output = \PWM_RGB_blue:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_RGB_blue:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_310) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_RGB_blue:PWMUDB:prevCompare1\ * 
              \PWM_RGB_blue:PWMUDB:cmp1_less\
        );
        Output = \PWM_RGB_blue:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_268, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_310) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RGB_blue:PWMUDB:runmode_enable\ * 
              \PWM_RGB_blue:PWMUDB:cmp1_less\
        );
        Output = Net_268 (fanout=1)

    MacroCell: Name=\UART_Logs:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Logs:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_Logs:BUART:txn\ * \UART_Logs:BUART:tx_state_1\ * 
              !\UART_Logs:BUART:tx_bitclk\
            + \UART_Logs:BUART:txn\ * \UART_Logs:BUART:tx_state_2\
            + !\UART_Logs:BUART:tx_state_1\ * \UART_Logs:BUART:tx_state_0\ * 
              !\UART_Logs:BUART:tx_shift_out\ * !\UART_Logs:BUART:tx_state_2\
            + !\UART_Logs:BUART:tx_state_1\ * \UART_Logs:BUART:tx_state_0\ * 
              !\UART_Logs:BUART:tx_state_2\ * !\UART_Logs:BUART:tx_bitclk\
            + \UART_Logs:BUART:tx_state_1\ * !\UART_Logs:BUART:tx_state_0\ * 
              !\UART_Logs:BUART:tx_shift_out\ * !\UART_Logs:BUART:tx_state_2\ * 
              !\UART_Logs:BUART:tx_counter_dp\ * \UART_Logs:BUART:tx_bitclk\
        );
        Output = \UART_Logs:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_Logs:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Logs:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_Logs:BUART:tx_state_1\ * \UART_Logs:BUART:tx_state_0\ * 
              \UART_Logs:BUART:tx_bitclk_enable_pre\ * 
              \UART_Logs:BUART:tx_state_2\
            + \UART_Logs:BUART:tx_state_1\ * !\UART_Logs:BUART:tx_state_2\ * 
              \UART_Logs:BUART:tx_counter_dp\ * \UART_Logs:BUART:tx_bitclk\
            + \UART_Logs:BUART:tx_state_0\ * !\UART_Logs:BUART:tx_state_2\ * 
              \UART_Logs:BUART:tx_bitclk\
        );
        Output = \UART_Logs:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_Logs:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Logs:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Logs:BUART:tx_state_1\ * !\UART_Logs:BUART:tx_state_0\ * 
              \UART_Logs:BUART:tx_bitclk_enable_pre\ * 
              !\UART_Logs:BUART:tx_fifo_empty\
            + !\UART_Logs:BUART:tx_state_1\ * !\UART_Logs:BUART:tx_state_0\ * 
              !\UART_Logs:BUART:tx_fifo_empty\ * 
              !\UART_Logs:BUART:tx_state_2\
            + \UART_Logs:BUART:tx_state_1\ * \UART_Logs:BUART:tx_state_0\ * 
              \UART_Logs:BUART:tx_bitclk_enable_pre\ * 
              \UART_Logs:BUART:tx_fifo_empty\ * \UART_Logs:BUART:tx_state_2\
            + \UART_Logs:BUART:tx_state_0\ * !\UART_Logs:BUART:tx_state_2\ * 
              \UART_Logs:BUART:tx_bitclk\
        );
        Output = \UART_Logs:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_Logs:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Logs:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Logs:BUART:tx_state_1\ * !\UART_Logs:BUART:tx_state_0\ * 
              \UART_Logs:BUART:tx_bitclk_enable_pre\ * 
              \UART_Logs:BUART:tx_state_2\
            + \UART_Logs:BUART:tx_state_1\ * \UART_Logs:BUART:tx_state_0\ * 
              \UART_Logs:BUART:tx_bitclk_enable_pre\ * 
              \UART_Logs:BUART:tx_state_2\
            + \UART_Logs:BUART:tx_state_1\ * \UART_Logs:BUART:tx_state_0\ * 
              !\UART_Logs:BUART:tx_state_2\ * \UART_Logs:BUART:tx_bitclk\
            + \UART_Logs:BUART:tx_state_1\ * !\UART_Logs:BUART:tx_state_2\ * 
              \UART_Logs:BUART:tx_counter_dp\ * \UART_Logs:BUART:tx_bitclk\
        );
        Output = \UART_Logs:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_Logs:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Logs:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_Logs:BUART:tx_state_1\ * !\UART_Logs:BUART:tx_state_0\ * 
              \UART_Logs:BUART:tx_state_2\
            + !\UART_Logs:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_Logs:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_Logs:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Logs:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Logs:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_Logs:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Logs:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Logs:BUART:tx_ctrl_mark_last\ * 
              !\UART_Logs:BUART:rx_state_0\ * 
              \UART_Logs:BUART:rx_bitclk_enable\ * 
              !\UART_Logs:BUART:rx_state_3\ * \UART_Logs:BUART:rx_state_2\ * 
              !\UART_Logs:BUART:pollcount_1\ * !Net_2889
            + !\UART_Logs:BUART:tx_ctrl_mark_last\ * 
              !\UART_Logs:BUART:rx_state_0\ * 
              \UART_Logs:BUART:rx_bitclk_enable\ * 
              !\UART_Logs:BUART:rx_state_3\ * \UART_Logs:BUART:rx_state_2\ * 
              !\UART_Logs:BUART:pollcount_1\ * !\UART_Logs:BUART:pollcount_0\
            + !\UART_Logs:BUART:tx_ctrl_mark_last\ * 
              \UART_Logs:BUART:rx_state_0\ * !\UART_Logs:BUART:rx_state_3\ * 
              !\UART_Logs:BUART:rx_state_2\ * !\UART_Logs:BUART:rx_count_6\ * 
              !\UART_Logs:BUART:rx_count_5\
            + !\UART_Logs:BUART:tx_ctrl_mark_last\ * 
              \UART_Logs:BUART:rx_state_0\ * !\UART_Logs:BUART:rx_state_3\ * 
              !\UART_Logs:BUART:rx_state_2\ * !\UART_Logs:BUART:rx_count_6\ * 
              !\UART_Logs:BUART:rx_count_4\
        );
        Output = \UART_Logs:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_Logs:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Logs:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Logs:BUART:tx_ctrl_mark_last\ * 
              !\UART_Logs:BUART:rx_state_0\ * 
              \UART_Logs:BUART:rx_bitclk_enable\ * 
              \UART_Logs:BUART:rx_state_3\ * !\UART_Logs:BUART:rx_state_2\
            + !\UART_Logs:BUART:tx_ctrl_mark_last\ * 
              \UART_Logs:BUART:rx_state_0\ * !\UART_Logs:BUART:rx_state_3\ * 
              !\UART_Logs:BUART:rx_state_2\ * !\UART_Logs:BUART:rx_count_6\ * 
              !\UART_Logs:BUART:rx_count_5\
            + !\UART_Logs:BUART:tx_ctrl_mark_last\ * 
              \UART_Logs:BUART:rx_state_0\ * !\UART_Logs:BUART:rx_state_3\ * 
              !\UART_Logs:BUART:rx_state_2\ * !\UART_Logs:BUART:rx_count_6\ * 
              !\UART_Logs:BUART:rx_count_4\
        );
        Output = \UART_Logs:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_Logs:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Logs:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Logs:BUART:tx_ctrl_mark_last\ * 
              !\UART_Logs:BUART:rx_state_0\ * 
              \UART_Logs:BUART:rx_bitclk_enable\ * 
              \UART_Logs:BUART:rx_state_3\ * \UART_Logs:BUART:rx_state_2\
            + !\UART_Logs:BUART:tx_ctrl_mark_last\ * 
              \UART_Logs:BUART:rx_state_0\ * !\UART_Logs:BUART:rx_state_3\ * 
              !\UART_Logs:BUART:rx_state_2\ * !\UART_Logs:BUART:rx_count_6\ * 
              !\UART_Logs:BUART:rx_count_5\
            + !\UART_Logs:BUART:tx_ctrl_mark_last\ * 
              \UART_Logs:BUART:rx_state_0\ * !\UART_Logs:BUART:rx_state_3\ * 
              !\UART_Logs:BUART:rx_state_2\ * !\UART_Logs:BUART:rx_count_6\ * 
              !\UART_Logs:BUART:rx_count_4\
        );
        Output = \UART_Logs:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_Logs:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Logs:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_Logs:BUART:tx_ctrl_mark_last\ * 
              !\UART_Logs:BUART:rx_state_0\ * 
              \UART_Logs:BUART:rx_bitclk_enable\ * 
              \UART_Logs:BUART:rx_state_3\
            + !\UART_Logs:BUART:tx_ctrl_mark_last\ * 
              !\UART_Logs:BUART:rx_state_0\ * 
              \UART_Logs:BUART:rx_bitclk_enable\ * 
              \UART_Logs:BUART:rx_state_2\
            + !\UART_Logs:BUART:tx_ctrl_mark_last\ * 
              !\UART_Logs:BUART:rx_state_0\ * !\UART_Logs:BUART:rx_state_3\ * 
              !\UART_Logs:BUART:rx_state_2\ * !Net_2889 * 
              \UART_Logs:BUART:rx_last\
            + !\UART_Logs:BUART:tx_ctrl_mark_last\ * 
              \UART_Logs:BUART:rx_state_0\ * !\UART_Logs:BUART:rx_state_3\ * 
              !\UART_Logs:BUART:rx_state_2\ * !\UART_Logs:BUART:rx_count_6\ * 
              !\UART_Logs:BUART:rx_count_5\
            + !\UART_Logs:BUART:tx_ctrl_mark_last\ * 
              \UART_Logs:BUART:rx_state_0\ * !\UART_Logs:BUART:rx_state_3\ * 
              !\UART_Logs:BUART:rx_state_2\ * !\UART_Logs:BUART:rx_count_6\ * 
              !\UART_Logs:BUART:rx_count_4\
        );
        Output = \UART_Logs:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_Logs:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Logs:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Logs:BUART:rx_count_2\ * !\UART_Logs:BUART:rx_count_1\ * 
              !\UART_Logs:BUART:rx_count_0\
        );
        Output = \UART_Logs:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_Logs:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Logs:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_Logs:BUART:tx_ctrl_mark_last\ * 
              !\UART_Logs:BUART:rx_state_0\ * \UART_Logs:BUART:rx_state_3\ * 
              \UART_Logs:BUART:rx_state_2\
        );
        Output = \UART_Logs:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_Logs:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Logs:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Logs:BUART:rx_count_2\ * !\UART_Logs:BUART:rx_count_1\ * 
              !\UART_Logs:BUART:pollcount_1\ * Net_2889 * 
              \UART_Logs:BUART:pollcount_0\
            + !\UART_Logs:BUART:rx_count_2\ * !\UART_Logs:BUART:rx_count_1\ * 
              \UART_Logs:BUART:pollcount_1\ * !Net_2889
            + !\UART_Logs:BUART:rx_count_2\ * !\UART_Logs:BUART:rx_count_1\ * 
              \UART_Logs:BUART:pollcount_1\ * !\UART_Logs:BUART:pollcount_0\
        );
        Output = \UART_Logs:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_Logs:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Logs:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Logs:BUART:rx_count_2\ * !\UART_Logs:BUART:rx_count_1\ * 
              !Net_2889 * \UART_Logs:BUART:pollcount_0\
            + !\UART_Logs:BUART:rx_count_2\ * !\UART_Logs:BUART:rx_count_1\ * 
              Net_2889 * !\UART_Logs:BUART:pollcount_0\
        );
        Output = \UART_Logs:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_Logs:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Logs:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Logs:BUART:tx_ctrl_mark_last\ * 
              !\UART_Logs:BUART:rx_state_0\ * 
              \UART_Logs:BUART:rx_bitclk_enable\ * 
              \UART_Logs:BUART:rx_state_3\ * \UART_Logs:BUART:rx_state_2\ * 
              !\UART_Logs:BUART:pollcount_1\ * !Net_2889
            + !\UART_Logs:BUART:tx_ctrl_mark_last\ * 
              !\UART_Logs:BUART:rx_state_0\ * 
              \UART_Logs:BUART:rx_bitclk_enable\ * 
              \UART_Logs:BUART:rx_state_3\ * \UART_Logs:BUART:rx_state_2\ * 
              !\UART_Logs:BUART:pollcount_1\ * !\UART_Logs:BUART:pollcount_0\
        );
        Output = \UART_Logs:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_Logs:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Logs:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2889
        );
        Output = \UART_Logs:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\PWM_led_red:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_310) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_led_red:PWMUDB:control_7\
        );
        Output = \PWM_led_red:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_led_red:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_310) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_led_red:PWMUDB:cmp1_less\
        );
        Output = \PWM_led_red:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_led_red:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_310) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_led_red:PWMUDB:prevCompare1\ * 
              \PWM_led_red:PWMUDB:cmp1_less\
        );
        Output = \PWM_led_red:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_452, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_310) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_led_red:PWMUDB:runmode_enable\ * 
              \PWM_led_red:PWMUDB:cmp1_less\
        );
        Output = Net_452 (fanout=1)

    MacroCell: Name=\PWM_led_yellow:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_310) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_led_yellow:PWMUDB:control_7\
        );
        Output = \PWM_led_yellow:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_led_yellow:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_310) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_led_yellow:PWMUDB:cmp1_less\
        );
        Output = \PWM_led_yellow:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_led_yellow:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_310) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_led_yellow:PWMUDB:prevCompare1\ * 
              \PWM_led_yellow:PWMUDB:cmp1_less\
        );
        Output = \PWM_led_yellow:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_387, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_310) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_led_yellow:PWMUDB:runmode_enable\ * 
              \PWM_led_yellow:PWMUDB:cmp1_less\
        );
        Output = Net_387 (fanout=1)

    MacroCell: Name=\PWM_led_green:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_310) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_led_green:PWMUDB:control_7\
        );
        Output = \PWM_led_green:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_led_green:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_310) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_led_green:PWMUDB:cmp1_less\
        );
        Output = \PWM_led_green:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_led_green:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_310) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_led_green:PWMUDB:prevCompare1\ * 
              \PWM_led_green:PWMUDB:cmp1_less\
        );
        Output = \PWM_led_green:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_450, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_310) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_led_green:PWMUDB:runmode_enable\ * 
              \PWM_led_green:PWMUDB:cmp1_less\
        );
        Output = Net_450 (fanout=1)

    MacroCell: Name=\PWM_RGB_green:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_310) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RGB_green:PWMUDB:control_7\
        );
        Output = \PWM_RGB_green:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_RGB_green:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_310) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RGB_green:PWMUDB:cmp1_less\
        );
        Output = \PWM_RGB_green:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_RGB_green:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_310) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_RGB_green:PWMUDB:prevCompare1\ * 
              \PWM_RGB_green:PWMUDB:cmp1_less\
        );
        Output = \PWM_RGB_green:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_267, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_310) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RGB_green:PWMUDB:runmode_enable\ * 
              \PWM_RGB_green:PWMUDB:cmp1_less\
        );
        Output = Net_267 (fanout=1)

    MacroCell: Name=\PWM_RGB_red:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_310) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RGB_red:PWMUDB:control_7\
        );
        Output = \PWM_RGB_red:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_RGB_red:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_310) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RGB_red:PWMUDB:cmp1_less\
        );
        Output = \PWM_RGB_red:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_RGB_red:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_310) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_RGB_red:PWMUDB:prevCompare1\ * 
              \PWM_RGB_red:PWMUDB:cmp1_less\
        );
        Output = \PWM_RGB_red:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_2451, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_310) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RGB_red:PWMUDB:runmode_enable\ * 
              \PWM_RGB_red:PWMUDB:cmp1_less\
        );
        Output = Net_2451 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_RGB_blue:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_310 ,
            cs_addr_2 => \PWM_RGB_blue:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_RGB_blue:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_RGB_blue:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_RGB_blue:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_RGB_blue:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_310 ,
            cs_addr_2 => \PWM_RGB_blue:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_RGB_blue:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_RGB_blue:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_RGB_blue:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_RGB_blue:PWMUDB:status_3\ ,
            chain_in => \PWM_RGB_blue:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_RGB_blue:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\UART_Logs:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_Logs:Net_9\ ,
            cs_addr_2 => \UART_Logs:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_Logs:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_Logs:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_Logs:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_Logs:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_Logs:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_Logs:Net_9\ ,
            cs_addr_0 => \UART_Logs:BUART:counter_load_not\ ,
            ce0_reg => \UART_Logs:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_Logs:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_Logs:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_Logs:Net_9\ ,
            cs_addr_2 => \UART_Logs:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_Logs:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_Logs:BUART:rx_bitclk_enable\ ,
            route_si => \UART_Logs:BUART:rx_postpoll\ ,
            f0_load => \UART_Logs:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_Logs:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_Logs:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_led_red:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_310 ,
            cs_addr_2 => \PWM_led_red:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_led_red:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_led_red:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_led_red:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_led_red:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_led_yellow:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_310 ,
            cs_addr_2 => \PWM_led_yellow:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_led_yellow:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_led_yellow:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_led_yellow:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_led_yellow:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_led_green:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_310 ,
            cs_addr_2 => \PWM_led_green:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_led_green:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_led_green:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_led_green:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_led_green:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_RGB_green:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_310 ,
            cs_addr_2 => \PWM_RGB_green:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_RGB_green:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_RGB_green:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_RGB_green:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_RGB_green:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_310 ,
            cs_addr_2 => \PWM_RGB_green:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_RGB_green:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_RGB_green:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_RGB_green:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_RGB_green:PWMUDB:status_3\ ,
            chain_in => \PWM_RGB_green:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_RGB_green:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_RGB_red:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_310 ,
            cs_addr_2 => \PWM_RGB_red:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_RGB_red:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_RGB_red:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_RGB_red:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_RGB_red:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_310 ,
            cs_addr_2 => \PWM_RGB_red:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_RGB_red:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_RGB_red:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_RGB_red:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_RGB_red:PWMUDB:status_3\ ,
            chain_in => \PWM_RGB_red:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_RGB_red:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM_RGB_blue:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_310 ,
            status_3 => \PWM_RGB_blue:PWMUDB:status_3\ ,
            status_2 => \PWM_RGB_blue:PWMUDB:status_2\ ,
            status_0 => \PWM_RGB_blue:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_Logs:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_Logs:Net_9\ ,
            status_3 => \UART_Logs:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_Logs:BUART:tx_status_2\ ,
            status_1 => \UART_Logs:BUART:tx_fifo_empty\ ,
            status_0 => \UART_Logs:BUART:tx_status_0\ ,
            interrupt => Net_2911 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_Logs:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_Logs:Net_9\ ,
            status_5 => \UART_Logs:BUART:rx_status_5\ ,
            status_4 => \UART_Logs:BUART:rx_status_4\ ,
            status_3 => \UART_Logs:BUART:rx_status_3\ ,
            interrupt => Net_2907 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_led_red:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_310 ,
            status_3 => \PWM_led_red:PWMUDB:status_3\ ,
            status_2 => \PWM_led_red:PWMUDB:status_2\ ,
            status_0 => \PWM_led_red:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_led_yellow:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_310 ,
            status_3 => \PWM_led_yellow:PWMUDB:status_3\ ,
            status_2 => \PWM_led_yellow:PWMUDB:status_2\ ,
            status_0 => \PWM_led_yellow:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_led_green:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_310 ,
            status_3 => \PWM_led_green:PWMUDB:status_3\ ,
            status_2 => \PWM_led_green:PWMUDB:status_2\ ,
            status_0 => \PWM_led_green:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_RGB_green:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_310 ,
            status_3 => \PWM_RGB_green:PWMUDB:status_3\ ,
            status_2 => \PWM_RGB_green:PWMUDB:status_2\ ,
            status_0 => \PWM_RGB_green:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_RGB_red:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_310 ,
            status_3 => \PWM_RGB_red:PWMUDB:status_3\ ,
            status_2 => \PWM_RGB_red:PWMUDB:status_2\ ,
            status_0 => \PWM_RGB_red:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_RGB_blue:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_310 ,
            control_7 => \PWM_RGB_blue:PWMUDB:control_7\ ,
            control_6 => \PWM_RGB_blue:PWMUDB:control_6\ ,
            control_5 => \PWM_RGB_blue:PWMUDB:control_5\ ,
            control_4 => \PWM_RGB_blue:PWMUDB:control_4\ ,
            control_3 => \PWM_RGB_blue:PWMUDB:control_3\ ,
            control_2 => \PWM_RGB_blue:PWMUDB:control_2\ ,
            control_1 => \PWM_RGB_blue:PWMUDB:control_1\ ,
            control_0 => \PWM_RGB_blue:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\SEVEN_reg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_4482 ,
            control_6 => Net_4850 ,
            control_5 => Net_4851 ,
            control_4 => Net_4488 ,
            control_3 => Net_4849 ,
            control_2 => Net_4848 ,
            control_1 => Net_4852 ,
            control_0 => Net_4496 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PWM_led_red:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_310 ,
            control_7 => \PWM_led_red:PWMUDB:control_7\ ,
            control_6 => \PWM_led_red:PWMUDB:control_6\ ,
            control_5 => \PWM_led_red:PWMUDB:control_5\ ,
            control_4 => \PWM_led_red:PWMUDB:control_4\ ,
            control_3 => \PWM_led_red:PWMUDB:control_3\ ,
            control_2 => \PWM_led_red:PWMUDB:control_2\ ,
            control_1 => \PWM_led_red:PWMUDB:control_1\ ,
            control_0 => \PWM_led_red:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_led_yellow:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_310 ,
            control_7 => \PWM_led_yellow:PWMUDB:control_7\ ,
            control_6 => \PWM_led_yellow:PWMUDB:control_6\ ,
            control_5 => \PWM_led_yellow:PWMUDB:control_5\ ,
            control_4 => \PWM_led_yellow:PWMUDB:control_4\ ,
            control_3 => \PWM_led_yellow:PWMUDB:control_3\ ,
            control_2 => \PWM_led_yellow:PWMUDB:control_2\ ,
            control_1 => \PWM_led_yellow:PWMUDB:control_1\ ,
            control_0 => \PWM_led_yellow:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_led_green:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_310 ,
            control_7 => \PWM_led_green:PWMUDB:control_7\ ,
            control_6 => \PWM_led_green:PWMUDB:control_6\ ,
            control_5 => \PWM_led_green:PWMUDB:control_5\ ,
            control_4 => \PWM_led_green:PWMUDB:control_4\ ,
            control_3 => \PWM_led_green:PWMUDB:control_3\ ,
            control_2 => \PWM_led_green:PWMUDB:control_2\ ,
            control_1 => \PWM_led_green:PWMUDB:control_1\ ,
            control_0 => \PWM_led_green:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_RGB_green:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_310 ,
            control_7 => \PWM_RGB_green:PWMUDB:control_7\ ,
            control_6 => \PWM_RGB_green:PWMUDB:control_6\ ,
            control_5 => \PWM_RGB_green:PWMUDB:control_5\ ,
            control_4 => \PWM_RGB_green:PWMUDB:control_4\ ,
            control_3 => \PWM_RGB_green:PWMUDB:control_3\ ,
            control_2 => \PWM_RGB_green:PWMUDB:control_2\ ,
            control_1 => \PWM_RGB_green:PWMUDB:control_1\ ,
            control_0 => \PWM_RGB_green:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_RGB_red:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_310 ,
            control_7 => \PWM_RGB_red:PWMUDB:control_7\ ,
            control_6 => \PWM_RGB_red:PWMUDB:control_6\ ,
            control_5 => \PWM_RGB_red:PWMUDB:control_5\ ,
            control_4 => \PWM_RGB_red:PWMUDB:control_4\ ,
            control_3 => \PWM_RGB_red:PWMUDB:control_3\ ,
            control_2 => \PWM_RGB_red:PWMUDB:control_2\ ,
            control_1 => \PWM_RGB_red:PWMUDB:control_1\ ,
            control_0 => \PWM_RGB_red:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_Logs:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_Logs:Net_9\ ,
            load => \UART_Logs:BUART:rx_counter_load\ ,
            count_6 => \UART_Logs:BUART:rx_count_6\ ,
            count_5 => \UART_Logs:BUART:rx_count_5\ ,
            count_4 => \UART_Logs:BUART:rx_count_4\ ,
            count_3 => \UART_Logs:BUART:rx_count_3\ ,
            count_2 => \UART_Logs:BUART:rx_count_2\ ,
            count_1 => \UART_Logs:BUART:rx_count_1\ ,
            count_0 => \UART_Logs:BUART:rx_count_0\ ,
            tc => \UART_Logs:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_timer
        PORT MAP (
            interrupt => Net_16 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART_Logs:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_2911 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART_Logs:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_2907 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_buttons
        PORT MAP (
            interrupt => Net_2881 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    4 :   28 :   32 : 12.50 %
IO                            :   21 :   27 :   48 : 43.75 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   56 :  136 :  192 : 29.17 %
  Unique P-terms              :   75 :  309 :  384 : 19.53 %
  Total P-terms               :   84 :      :      :        
  Datapath Cells              :   12 :   12 :   24 : 50.00 %
  Status Cells                :    9 :   15 :   24 : 37.50 %
    StatusI Registers         :    8 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    8 :   16 :   24 : 33.33 %
    Control Registers         :    7 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.203ms
Tech Mapping phase: Elapsed time ==> 0s.313ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_3@[IOP=(0)][IoId=(3)] : Button_Left_1(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Button_Left_2(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Button_Right_1(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : Button_Right_2(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : DEBUG_RX(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : DEBUG_TX(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : RGB_blue(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : RGB_green(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : RGB_red(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : SEVEN_A(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : SEVEN_B(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : SEVEN_C(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : SEVEN_D(0) (fixed)
IO_0@[IOP=(1)][IoId=(0)] : SEVEN_DP(0) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : SEVEN_E(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : SEVEN_F(0) (fixed)
IO_1@[IOP=(1)][IoId=(1)] : SEVEN_G(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : SEVEN_SELECT(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : led_green(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : led_red(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : led_yellow(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.047ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.329ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   26 :   22 :   48 :  54.17%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.50
                   Pterms :            3.15
               Macrocells :            2.15
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.078ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         15 :       7.67 :       3.73
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_Logs:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Logs:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Logs:BUART:tx_ctrl_mark_last\ * 
              !\UART_Logs:BUART:rx_state_0\ * 
              \UART_Logs:BUART:rx_bitclk_enable\ * 
              \UART_Logs:BUART:rx_state_3\ * \UART_Logs:BUART:rx_state_2\ * 
              !\UART_Logs:BUART:pollcount_1\ * !Net_2889
            + !\UART_Logs:BUART:tx_ctrl_mark_last\ * 
              !\UART_Logs:BUART:rx_state_0\ * 
              \UART_Logs:BUART:rx_bitclk_enable\ * 
              \UART_Logs:BUART:rx_state_3\ * \UART_Logs:BUART:rx_state_2\ * 
              !\UART_Logs:BUART:pollcount_1\ * !\UART_Logs:BUART:pollcount_0\
        );
        Output = \UART_Logs:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_Logs:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Logs:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_Logs:BUART:tx_ctrl_mark_last\ * 
              !\UART_Logs:BUART:rx_state_0\ * 
              \UART_Logs:BUART:rx_bitclk_enable\ * 
              \UART_Logs:BUART:rx_state_3\
            + !\UART_Logs:BUART:tx_ctrl_mark_last\ * 
              !\UART_Logs:BUART:rx_state_0\ * 
              \UART_Logs:BUART:rx_bitclk_enable\ * 
              \UART_Logs:BUART:rx_state_2\
            + !\UART_Logs:BUART:tx_ctrl_mark_last\ * 
              !\UART_Logs:BUART:rx_state_0\ * !\UART_Logs:BUART:rx_state_3\ * 
              !\UART_Logs:BUART:rx_state_2\ * !Net_2889 * 
              \UART_Logs:BUART:rx_last\
            + !\UART_Logs:BUART:tx_ctrl_mark_last\ * 
              \UART_Logs:BUART:rx_state_0\ * !\UART_Logs:BUART:rx_state_3\ * 
              !\UART_Logs:BUART:rx_state_2\ * !\UART_Logs:BUART:rx_count_6\ * 
              !\UART_Logs:BUART:rx_count_5\
            + !\UART_Logs:BUART:tx_ctrl_mark_last\ * 
              \UART_Logs:BUART:rx_state_0\ * !\UART_Logs:BUART:rx_state_3\ * 
              !\UART_Logs:BUART:rx_state_2\ * !\UART_Logs:BUART:rx_count_6\ * 
              !\UART_Logs:BUART:rx_count_4\
        );
        Output = \UART_Logs:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_Logs:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Logs:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2889
        );
        Output = \UART_Logs:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_led_red:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_310 ,
        cs_addr_2 => \PWM_led_red:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_led_red:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_led_red:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_led_red:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_led_red:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\SEVEN_reg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_4482 ,
        control_6 => Net_4850 ,
        control_5 => Net_4851 ,
        control_4 => Net_4488 ,
        control_3 => Net_4849 ,
        control_2 => Net_4848 ,
        control_1 => Net_4852 ,
        control_0 => Net_4496 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_RGB_blue:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RGB_blue:PWMUDB:runmode_enable\ * 
              \PWM_RGB_blue:PWMUDB:tc_i\
        );
        Output = \PWM_RGB_blue:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_led_red:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_310) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_led_red:PWMUDB:control_7\
        );
        Output = \PWM_led_red:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_RGB_blue:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_310) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_RGB_blue:PWMUDB:prevCompare1\ * 
              \PWM_RGB_blue:PWMUDB:cmp1_less\
        );
        Output = \PWM_RGB_blue:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_RGB_blue:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_310) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RGB_blue:PWMUDB:cmp1_less\
        );
        Output = \PWM_RGB_blue:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_RGB_blue:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_310 ,
        cs_addr_2 => \PWM_RGB_blue:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_RGB_blue:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_RGB_blue:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_RGB_blue:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_RGB_blue:PWMUDB:status_3\ ,
        chain_in => \PWM_RGB_blue:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_RGB_blue:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_RGB_blue:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_310 ,
        status_3 => \PWM_RGB_blue:PWMUDB:status_3\ ,
        status_2 => \PWM_RGB_blue:PWMUDB:status_2\ ,
        status_0 => \PWM_RGB_blue:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_led_red:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_310 ,
        control_7 => \PWM_led_red:PWMUDB:control_7\ ,
        control_6 => \PWM_led_red:PWMUDB:control_6\ ,
        control_5 => \PWM_led_red:PWMUDB:control_5\ ,
        control_4 => \PWM_led_red:PWMUDB:control_4\ ,
        control_3 => \PWM_led_red:PWMUDB:control_3\ ,
        control_2 => \PWM_led_red:PWMUDB:control_2\ ,
        control_1 => \PWM_led_red:PWMUDB:control_1\ ,
        control_0 => \PWM_led_red:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_led_red:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_310) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_led_red:PWMUDB:prevCompare1\ * 
              \PWM_led_red:PWMUDB:cmp1_less\
        );
        Output = \PWM_led_red:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_RGB_red:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_310) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RGB_red:PWMUDB:control_7\
        );
        Output = \PWM_RGB_red:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_led_red:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_310) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_led_red:PWMUDB:cmp1_less\
        );
        Output = \PWM_led_red:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_led_red:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_led_red:PWMUDB:runmode_enable\ * \PWM_led_red:PWMUDB:tc_i\
        );
        Output = \PWM_led_red:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_RGB_red:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_310 ,
        cs_addr_2 => \PWM_RGB_red:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_RGB_red:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_RGB_red:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_RGB_red:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\PWM_led_red:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_310 ,
        status_3 => \PWM_led_red:PWMUDB:status_3\ ,
        status_2 => \PWM_led_red:PWMUDB:status_2\ ,
        status_0 => \PWM_led_red:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_RGB_red:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_310 ,
        control_7 => \PWM_RGB_red:PWMUDB:control_7\ ,
        control_6 => \PWM_RGB_red:PWMUDB:control_6\ ,
        control_5 => \PWM_RGB_red:PWMUDB:control_5\ ,
        control_4 => \PWM_RGB_red:PWMUDB:control_4\ ,
        control_3 => \PWM_RGB_red:PWMUDB:control_3\ ,
        control_2 => \PWM_RGB_red:PWMUDB:control_2\ ,
        control_1 => \PWM_RGB_red:PWMUDB:control_1\ ,
        control_0 => \PWM_RGB_red:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_452, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_310) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_led_red:PWMUDB:runmode_enable\ * 
              \PWM_led_red:PWMUDB:cmp1_less\
        );
        Output = Net_452 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_RGB_green:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RGB_green:PWMUDB:runmode_enable\ * 
              \PWM_RGB_green:PWMUDB:tc_i\
        );
        Output = \PWM_RGB_green:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_268, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_310) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RGB_blue:PWMUDB:runmode_enable\ * 
              \PWM_RGB_blue:PWMUDB:cmp1_less\
        );
        Output = Net_268 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_RGB_green:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_310) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RGB_green:PWMUDB:cmp1_less\
        );
        Output = \PWM_RGB_green:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_RGB_green:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_310) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_RGB_green:PWMUDB:prevCompare1\ * 
              \PWM_RGB_green:PWMUDB:cmp1_less\
        );
        Output = \PWM_RGB_green:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_267, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_310) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RGB_green:PWMUDB:runmode_enable\ * 
              \PWM_RGB_green:PWMUDB:cmp1_less\
        );
        Output = Net_267 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_RGB_green:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_310) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RGB_green:PWMUDB:control_7\
        );
        Output = \PWM_RGB_green:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_RGB_green:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_310 ,
        cs_addr_2 => \PWM_RGB_green:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_RGB_green:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_RGB_green:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_RGB_green:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_RGB_green:PWMUDB:status_3\ ,
        chain_in => \PWM_RGB_green:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_RGB_green:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_RGB_green:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_310 ,
        status_3 => \PWM_RGB_green:PWMUDB:status_3\ ,
        status_2 => \PWM_RGB_green:PWMUDB:status_2\ ,
        status_0 => \PWM_RGB_green:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_RGB_green:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_310 ,
        control_7 => \PWM_RGB_green:PWMUDB:control_7\ ,
        control_6 => \PWM_RGB_green:PWMUDB:control_6\ ,
        control_5 => \PWM_RGB_green:PWMUDB:control_5\ ,
        control_4 => \PWM_RGB_green:PWMUDB:control_4\ ,
        control_3 => \PWM_RGB_green:PWMUDB:control_3\ ,
        control_2 => \PWM_RGB_green:PWMUDB:control_2\ ,
        control_1 => \PWM_RGB_green:PWMUDB:control_1\ ,
        control_0 => \PWM_RGB_green:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_2888, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Logs:BUART:txn\
        );
        Output = Net_2888 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_Logs:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Logs:BUART:tx_ctrl_mark_last\ * 
              !\UART_Logs:BUART:rx_state_0\ * !\UART_Logs:BUART:rx_state_3\ * 
              !\UART_Logs:BUART:rx_state_2\
        );
        Output = \UART_Logs:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=8, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_Logs:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Logs:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Logs:BUART:tx_ctrl_mark_last\ * 
              !\UART_Logs:BUART:rx_state_0\ * 
              \UART_Logs:BUART:rx_bitclk_enable\ * 
              \UART_Logs:BUART:rx_state_3\ * !\UART_Logs:BUART:rx_state_2\
            + !\UART_Logs:BUART:tx_ctrl_mark_last\ * 
              \UART_Logs:BUART:rx_state_0\ * !\UART_Logs:BUART:rx_state_3\ * 
              !\UART_Logs:BUART:rx_state_2\ * !\UART_Logs:BUART:rx_count_6\ * 
              !\UART_Logs:BUART:rx_count_5\
            + !\UART_Logs:BUART:tx_ctrl_mark_last\ * 
              \UART_Logs:BUART:rx_state_0\ * !\UART_Logs:BUART:rx_state_3\ * 
              !\UART_Logs:BUART:rx_state_2\ * !\UART_Logs:BUART:rx_count_6\ * 
              !\UART_Logs:BUART:rx_count_4\
        );
        Output = \UART_Logs:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

count7cell: Name =\UART_Logs:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_Logs:Net_9\ ,
        load => \UART_Logs:BUART:rx_counter_load\ ,
        count_6 => \UART_Logs:BUART:rx_count_6\ ,
        count_5 => \UART_Logs:BUART:rx_count_5\ ,
        count_4 => \UART_Logs:BUART:rx_count_4\ ,
        count_3 => \UART_Logs:BUART:rx_count_3\ ,
        count_2 => \UART_Logs:BUART:rx_count_2\ ,
        count_1 => \UART_Logs:BUART:rx_count_1\ ,
        count_0 => \UART_Logs:BUART:rx_count_0\ ,
        tc => \UART_Logs:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=11, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_Logs:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Logs:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Logs:BUART:tx_ctrl_mark_last\ * 
              !\UART_Logs:BUART:rx_state_0\ * 
              \UART_Logs:BUART:rx_bitclk_enable\ * 
              !\UART_Logs:BUART:rx_state_3\ * \UART_Logs:BUART:rx_state_2\ * 
              !\UART_Logs:BUART:pollcount_1\ * !Net_2889
            + !\UART_Logs:BUART:tx_ctrl_mark_last\ * 
              !\UART_Logs:BUART:rx_state_0\ * 
              \UART_Logs:BUART:rx_bitclk_enable\ * 
              !\UART_Logs:BUART:rx_state_3\ * \UART_Logs:BUART:rx_state_2\ * 
              !\UART_Logs:BUART:pollcount_1\ * !\UART_Logs:BUART:pollcount_0\
            + !\UART_Logs:BUART:tx_ctrl_mark_last\ * 
              \UART_Logs:BUART:rx_state_0\ * !\UART_Logs:BUART:rx_state_3\ * 
              !\UART_Logs:BUART:rx_state_2\ * !\UART_Logs:BUART:rx_count_6\ * 
              !\UART_Logs:BUART:rx_count_5\
            + !\UART_Logs:BUART:tx_ctrl_mark_last\ * 
              \UART_Logs:BUART:rx_state_0\ * !\UART_Logs:BUART:rx_state_3\ * 
              !\UART_Logs:BUART:rx_state_2\ * !\UART_Logs:BUART:rx_count_6\ * 
              !\UART_Logs:BUART:rx_count_4\
        );
        Output = \UART_Logs:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=1, #inputs=8, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_Logs:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Logs:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Logs:BUART:tx_ctrl_mark_last\ * 
              !\UART_Logs:BUART:rx_state_0\ * 
              \UART_Logs:BUART:rx_bitclk_enable\ * 
              \UART_Logs:BUART:rx_state_3\ * \UART_Logs:BUART:rx_state_2\
            + !\UART_Logs:BUART:tx_ctrl_mark_last\ * 
              \UART_Logs:BUART:rx_state_0\ * !\UART_Logs:BUART:rx_state_3\ * 
              !\UART_Logs:BUART:rx_state_2\ * !\UART_Logs:BUART:rx_count_6\ * 
              !\UART_Logs:BUART:rx_count_5\
            + !\UART_Logs:BUART:tx_ctrl_mark_last\ * 
              \UART_Logs:BUART:rx_state_0\ * !\UART_Logs:BUART:rx_state_3\ * 
              !\UART_Logs:BUART:rx_state_2\ * !\UART_Logs:BUART:rx_count_6\ * 
              !\UART_Logs:BUART:rx_count_4\
        );
        Output = \UART_Logs:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_RGB_blue:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_310 ,
        cs_addr_2 => \PWM_RGB_blue:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_RGB_blue:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_RGB_blue:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_RGB_blue:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_RGB_blue:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_310) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RGB_blue:PWMUDB:control_7\
        );
        Output = \PWM_RGB_blue:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_RGB_red:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_310) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RGB_red:PWMUDB:cmp1_less\
        );
        Output = \PWM_RGB_red:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_RGB_red:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_310) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_RGB_red:PWMUDB:prevCompare1\ * 
              \PWM_RGB_red:PWMUDB:cmp1_less\
        );
        Output = \PWM_RGB_red:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_RGB_red:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RGB_red:PWMUDB:runmode_enable\ * \PWM_RGB_red:PWMUDB:tc_i\
        );
        Output = \PWM_RGB_red:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_RGB_red:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_310 ,
        cs_addr_2 => \PWM_RGB_red:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_RGB_red:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_RGB_red:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_RGB_red:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_RGB_red:PWMUDB:status_3\ ,
        chain_in => \PWM_RGB_red:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_RGB_red:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_RGB_red:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_310 ,
        status_3 => \PWM_RGB_red:PWMUDB:status_3\ ,
        status_2 => \PWM_RGB_red:PWMUDB:status_2\ ,
        status_0 => \PWM_RGB_red:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_RGB_blue:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_310 ,
        control_7 => \PWM_RGB_blue:PWMUDB:control_7\ ,
        control_6 => \PWM_RGB_blue:PWMUDB:control_6\ ,
        control_5 => \PWM_RGB_blue:PWMUDB:control_5\ ,
        control_4 => \PWM_RGB_blue:PWMUDB:control_4\ ,
        control_3 => \PWM_RGB_blue:PWMUDB:control_3\ ,
        control_2 => \PWM_RGB_blue:PWMUDB:control_2\ ,
        control_1 => \PWM_RGB_blue:PWMUDB:control_1\ ,
        control_0 => \PWM_RGB_blue:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_2451, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_310) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RGB_red:PWMUDB:runmode_enable\ * 
              \PWM_RGB_red:PWMUDB:cmp1_less\
        );
        Output = Net_2451 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_RGB_green:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_310 ,
        cs_addr_2 => \PWM_RGB_green:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_RGB_green:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_RGB_green:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_RGB_green:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_Logs:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Logs:BUART:rx_load_fifo\ * \UART_Logs:BUART:rx_fifofull\
        );
        Output = \UART_Logs:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Logs:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Logs:BUART:tx_state_1\ * !\UART_Logs:BUART:tx_state_0\ * 
              \UART_Logs:BUART:tx_bitclk_enable_pre\ * 
              \UART_Logs:BUART:tx_fifo_empty\ * \UART_Logs:BUART:tx_state_2\
        );
        Output = \UART_Logs:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Logs:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Logs:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Logs:BUART:rx_count_2\ * !\UART_Logs:BUART:rx_count_1\ * 
              !\UART_Logs:BUART:pollcount_1\ * Net_2889 * 
              \UART_Logs:BUART:pollcount_0\
            + !\UART_Logs:BUART:rx_count_2\ * !\UART_Logs:BUART:rx_count_1\ * 
              \UART_Logs:BUART:pollcount_1\ * !Net_2889
            + !\UART_Logs:BUART:rx_count_2\ * !\UART_Logs:BUART:rx_count_1\ * 
              \UART_Logs:BUART:pollcount_1\ * !\UART_Logs:BUART:pollcount_0\
        );
        Output = \UART_Logs:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_Logs:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Logs:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Logs:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=4, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_Logs:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Logs:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_Logs:BUART:tx_ctrl_mark_last\ * 
              !\UART_Logs:BUART:rx_state_0\ * \UART_Logs:BUART:rx_state_3\ * 
              \UART_Logs:BUART:rx_state_2\
        );
        Output = \UART_Logs:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Logs:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_Logs:BUART:pollcount_1\
            + Net_2889 * \UART_Logs:BUART:pollcount_0\
        );
        Output = \UART_Logs:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Logs:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Logs:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Logs:BUART:rx_count_2\ * !\UART_Logs:BUART:rx_count_1\ * 
              !\UART_Logs:BUART:rx_count_0\
        );
        Output = \UART_Logs:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_Logs:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Logs:BUART:rx_fifonotempty\ * 
              \UART_Logs:BUART:rx_state_stop1_reg\
        );
        Output = \UART_Logs:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_Logs:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_Logs:Net_9\ ,
        cs_addr_2 => \UART_Logs:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_Logs:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_Logs:BUART:rx_bitclk_enable\ ,
        route_si => \UART_Logs:BUART:rx_postpoll\ ,
        f0_load => \UART_Logs:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_Logs:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_Logs:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_Logs:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_Logs:Net_9\ ,
        status_5 => \UART_Logs:BUART:rx_status_5\ ,
        status_4 => \UART_Logs:BUART:rx_status_4\ ,
        status_3 => \UART_Logs:BUART:rx_status_3\ ,
        interrupt => Net_2907 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_Logs:BUART:txn\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Logs:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_Logs:BUART:txn\ * \UART_Logs:BUART:tx_state_1\ * 
              !\UART_Logs:BUART:tx_bitclk\
            + \UART_Logs:BUART:txn\ * \UART_Logs:BUART:tx_state_2\
            + !\UART_Logs:BUART:tx_state_1\ * \UART_Logs:BUART:tx_state_0\ * 
              !\UART_Logs:BUART:tx_shift_out\ * !\UART_Logs:BUART:tx_state_2\
            + !\UART_Logs:BUART:tx_state_1\ * \UART_Logs:BUART:tx_state_0\ * 
              !\UART_Logs:BUART:tx_state_2\ * !\UART_Logs:BUART:tx_bitclk\
            + \UART_Logs:BUART:tx_state_1\ * !\UART_Logs:BUART:tx_state_0\ * 
              !\UART_Logs:BUART:tx_shift_out\ * !\UART_Logs:BUART:tx_state_2\ * 
              !\UART_Logs:BUART:tx_counter_dp\ * \UART_Logs:BUART:tx_bitclk\
        );
        Output = \UART_Logs:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_Logs:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Logs:BUART:tx_fifo_notfull\
        );
        Output = \UART_Logs:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_Logs:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Logs:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Logs:BUART:tx_state_1\ * !\UART_Logs:BUART:tx_state_0\ * 
              \UART_Logs:BUART:tx_bitclk_enable_pre\ * 
              !\UART_Logs:BUART:tx_fifo_empty\
            + !\UART_Logs:BUART:tx_state_1\ * !\UART_Logs:BUART:tx_state_0\ * 
              !\UART_Logs:BUART:tx_fifo_empty\ * 
              !\UART_Logs:BUART:tx_state_2\
            + \UART_Logs:BUART:tx_state_1\ * \UART_Logs:BUART:tx_state_0\ * 
              \UART_Logs:BUART:tx_bitclk_enable_pre\ * 
              \UART_Logs:BUART:tx_fifo_empty\ * \UART_Logs:BUART:tx_state_2\
            + \UART_Logs:BUART:tx_state_0\ * !\UART_Logs:BUART:tx_state_2\ * 
              \UART_Logs:BUART:tx_bitclk\
        );
        Output = \UART_Logs:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Logs:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Logs:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Logs:BUART:rx_count_2\ * !\UART_Logs:BUART:rx_count_1\ * 
              !Net_2889 * \UART_Logs:BUART:pollcount_0\
            + !\UART_Logs:BUART:rx_count_2\ * !\UART_Logs:BUART:rx_count_1\ * 
              Net_2889 * !\UART_Logs:BUART:pollcount_0\
        );
        Output = \UART_Logs:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_Logs:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Logs:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_Logs:BUART:tx_state_1\ * !\UART_Logs:BUART:tx_state_0\ * 
              \UART_Logs:BUART:tx_state_2\
            + !\UART_Logs:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_Logs:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_Logs:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_Logs:Net_9\ ,
        cs_addr_2 => \UART_Logs:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_Logs:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_Logs:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_Logs:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_Logs:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_Logs:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_Logs:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_Logs:Net_9\ ,
        status_3 => \UART_Logs:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_Logs:BUART:tx_status_2\ ,
        status_1 => \UART_Logs:BUART:tx_fifo_empty\ ,
        status_0 => \UART_Logs:BUART:tx_status_0\ ,
        interrupt => Net_2911 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_led_yellow:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_310) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_led_yellow:PWMUDB:cmp1_less\
        );
        Output = \PWM_led_yellow:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_led_yellow:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_led_yellow:PWMUDB:runmode_enable\ * 
              \PWM_led_yellow:PWMUDB:tc_i\
        );
        Output = \PWM_led_yellow:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_led_yellow:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_310) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_led_yellow:PWMUDB:prevCompare1\ * 
              \PWM_led_yellow:PWMUDB:cmp1_less\
        );
        Output = \PWM_led_yellow:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_387, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_310) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_led_yellow:PWMUDB:runmode_enable\ * 
              \PWM_led_yellow:PWMUDB:cmp1_less\
        );
        Output = Net_387 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_led_yellow:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_310 ,
        cs_addr_2 => \PWM_led_yellow:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_led_yellow:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_led_yellow:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_led_yellow:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_led_yellow:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_led_yellow:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_310 ,
        status_3 => \PWM_led_yellow:PWMUDB:status_3\ ,
        status_2 => \PWM_led_yellow:PWMUDB:status_2\ ,
        status_0 => \PWM_led_yellow:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_Logs:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_Logs:BUART:tx_state_1\ * !\UART_Logs:BUART:tx_state_0\ * 
              \UART_Logs:BUART:tx_bitclk_enable_pre\
            + !\UART_Logs:BUART:tx_state_1\ * !\UART_Logs:BUART:tx_state_0\ * 
              !\UART_Logs:BUART:tx_state_2\
        );
        Output = \UART_Logs:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_Logs:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Logs:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Logs:BUART:tx_state_1\ * !\UART_Logs:BUART:tx_state_0\ * 
              \UART_Logs:BUART:tx_bitclk_enable_pre\ * 
              \UART_Logs:BUART:tx_state_2\
            + \UART_Logs:BUART:tx_state_1\ * \UART_Logs:BUART:tx_state_0\ * 
              \UART_Logs:BUART:tx_bitclk_enable_pre\ * 
              \UART_Logs:BUART:tx_state_2\
            + \UART_Logs:BUART:tx_state_1\ * \UART_Logs:BUART:tx_state_0\ * 
              !\UART_Logs:BUART:tx_state_2\ * \UART_Logs:BUART:tx_bitclk\
            + \UART_Logs:BUART:tx_state_1\ * !\UART_Logs:BUART:tx_state_2\ * 
              \UART_Logs:BUART:tx_counter_dp\ * \UART_Logs:BUART:tx_bitclk\
        );
        Output = \UART_Logs:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Logs:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Logs:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_Logs:BUART:tx_state_1\ * \UART_Logs:BUART:tx_state_0\ * 
              \UART_Logs:BUART:tx_bitclk_enable_pre\ * 
              \UART_Logs:BUART:tx_state_2\
            + \UART_Logs:BUART:tx_state_1\ * !\UART_Logs:BUART:tx_state_2\ * 
              \UART_Logs:BUART:tx_counter_dp\ * \UART_Logs:BUART:tx_bitclk\
            + \UART_Logs:BUART:tx_state_0\ * !\UART_Logs:BUART:tx_state_2\ * 
              \UART_Logs:BUART:tx_bitclk\
        );
        Output = \UART_Logs:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_led_yellow:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_310) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_led_yellow:PWMUDB:control_7\
        );
        Output = \PWM_led_yellow:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_Logs:Net_9\ ,
        cs_addr_0 => \UART_Logs:BUART:counter_load_not\ ,
        ce0_reg => \UART_Logs:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_Logs:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_led_yellow:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_310 ,
        control_7 => \PWM_led_yellow:PWMUDB:control_7\ ,
        control_6 => \PWM_led_yellow:PWMUDB:control_6\ ,
        control_5 => \PWM_led_yellow:PWMUDB:control_5\ ,
        control_4 => \PWM_led_yellow:PWMUDB:control_4\ ,
        control_3 => \PWM_led_yellow:PWMUDB:control_3\ ,
        control_2 => \PWM_led_yellow:PWMUDB:control_2\ ,
        control_1 => \PWM_led_yellow:PWMUDB:control_1\ ,
        control_0 => \PWM_led_yellow:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_2881, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_2882 * !Net_2886 * !Net_2771 * !Net_2884
        );
        Output = Net_2881 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_led_green:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_310) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_led_green:PWMUDB:cmp1_less\
        );
        Output = \PWM_led_green:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_led_green:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_310) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_led_green:PWMUDB:control_7\
        );
        Output = \PWM_led_green:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_led_green:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_310) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_led_green:PWMUDB:prevCompare1\ * 
              \PWM_led_green:PWMUDB:cmp1_less\
        );
        Output = \PWM_led_green:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_450, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_310) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_led_green:PWMUDB:runmode_enable\ * 
              \PWM_led_green:PWMUDB:cmp1_less\
        );
        Output = Net_450 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_led_green:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_led_green:PWMUDB:runmode_enable\ * 
              \PWM_led_green:PWMUDB:tc_i\
        );
        Output = \PWM_led_green:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_led_green:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_310 ,
        cs_addr_2 => \PWM_led_green:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_led_green:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_led_green:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_led_green:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_led_green:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_led_green:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_310 ,
        status_3 => \PWM_led_green:PWMUDB:status_3\ ,
        status_2 => \PWM_led_green:PWMUDB:status_2\ ,
        status_0 => \PWM_led_green:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_led_green:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_310 ,
        control_7 => \PWM_led_green:PWMUDB:control_7\ ,
        control_6 => \PWM_led_green:PWMUDB:control_6\ ,
        control_5 => \PWM_led_green:PWMUDB:control_5\ ,
        control_4 => \PWM_led_green:PWMUDB:control_4\ ,
        control_3 => \PWM_led_green:PWMUDB:control_3\ ,
        control_2 => \PWM_led_green:PWMUDB:control_2\ ,
        control_1 => \PWM_led_green:PWMUDB:control_1\ ,
        control_0 => \PWM_led_green:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ZERO__, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = __ZERO__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\UART_Logs:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_2907 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\UART_Logs:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_2911 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =isr_buttons
        PORT MAP (
            interrupt => Net_2881 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =isr_timer
        PORT MAP (
            interrupt => Net_16 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=3]: 
Pin : Name = Button_Left_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button_Left_1(0)__PA ,
        fb => Net_2886 ,
        pad => Button_Left_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Button_Right_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button_Right_1(0)__PA ,
        fb => Net_2882 ,
        pad => Button_Right_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Button_Left_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button_Left_2(0)__PA ,
        fb => Net_2771 ,
        pad => Button_Left_2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = led_red(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => led_red(0)__PA ,
        pin_input => Net_452 ,
        pad => led_red(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = led_green(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => led_green(0)__PA ,
        pin_input => Net_450 ,
        pad => led_green(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = SEVEN_DP(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_DP(0)__PA ,
        pin_input => Net_4496 ,
        pad => SEVEN_DP(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SEVEN_G(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_G(0)__PA ,
        pin_input => Net_4852 ,
        pad => SEVEN_G(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SEVEN_F(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_F(0)__PA ,
        pin_input => Net_4848 ,
        pad => SEVEN_F(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SEVEN_E(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_E(0)__PA ,
        pin_input => Net_4849 ,
        pad => SEVEN_E(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SEVEN_D(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_D(0)__PA ,
        pin_input => Net_4488 ,
        pad => SEVEN_D(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SEVEN_C(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_C(0)__PA ,
        pin_input => Net_4851 ,
        pad => SEVEN_C(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SEVEN_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_B(0)__PA ,
        pin_input => Net_4850 ,
        pad => SEVEN_B(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SEVEN_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_A(0)__PA ,
        pin_input => Net_4482 ,
        pad => SEVEN_A(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = led_yellow(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => led_yellow(0)__PA ,
        pin_input => Net_387 ,
        pad => led_yellow(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = RGB_blue(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RGB_blue(0)__PA ,
        pin_input => Net_268 ,
        pad => RGB_blue(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = RGB_green(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RGB_green(0)__PA ,
        pin_input => Net_267 ,
        pad => RGB_green(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = RGB_red(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RGB_red(0)__PA ,
        pin_input => Net_2451 ,
        pad => RGB_red(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=2]: 
Pin : Name = Button_Right_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button_Right_2(0)__PA ,
        fb => Net_2884 ,
        pad => Button_Right_2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SEVEN_SELECT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_SELECT(0)__PA ,
        pad => SEVEN_SELECT(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=6]: 
Pin : Name = DEBUG_RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DEBUG_RX(0)__PA ,
        fb => Net_2889 ,
        pad => DEBUG_RX(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = DEBUG_TX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DEBUG_TX(0)__PA ,
        pin_input => Net_2888 ,
        pad => DEBUG_TX(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_310 ,
            dclk_0 => Net_310_local ,
            dclk_glb_1 => \UART_Logs:Net_9\ ,
            dclk_1 => \UART_Logs:Net_9_local\ ,
            dclk_glb_2 => Net_4 ,
            dclk_2 => Net_4_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Counter:CounterHW\
        PORT MAP (
            clock => Net_4 ,
            enable => __ZERO__ ,
            timer_reset => Net_4833 ,
            tc => Net_4833 ,
            cmp => \Counter:Net_47\ ,
            irq => Net_16 );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                   | 
Port | Pin | Fixed |      Type |       Drive Mode |              Name | Connections
-----+-----+-------+-----------+------------------+-------------------+-------------
   0 |   3 |     * |      NONE |     HI_Z_DIGITAL |  Button_Left_1(0) | FB(Net_2886)
     |   4 |     * |      NONE |     HI_Z_DIGITAL | Button_Right_1(0) | FB(Net_2882)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |  Button_Left_2(0) | FB(Net_2771)
     |   6 |     * |      NONE |         CMOS_OUT |        led_red(0) | In(Net_452)
     |   7 |     * |      NONE |         CMOS_OUT |      led_green(0) | In(Net_450)
-----+-----+-------+-----------+------------------+-------------------+-------------
   1 |   0 |     * |      NONE |         CMOS_OUT |       SEVEN_DP(0) | In(Net_4496)
     |   1 |     * |      NONE |         CMOS_OUT |        SEVEN_G(0) | In(Net_4852)
     |   2 |     * |      NONE |         CMOS_OUT |        SEVEN_F(0) | In(Net_4848)
     |   3 |     * |      NONE |         CMOS_OUT |        SEVEN_E(0) | In(Net_4849)
     |   4 |     * |      NONE |         CMOS_OUT |        SEVEN_D(0) | In(Net_4488)
     |   5 |     * |      NONE |         CMOS_OUT |        SEVEN_C(0) | In(Net_4851)
     |   6 |     * |      NONE |         CMOS_OUT |        SEVEN_B(0) | In(Net_4850)
     |   7 |     * |      NONE |         CMOS_OUT |        SEVEN_A(0) | In(Net_4482)
-----+-----+-------+-----------+------------------+-------------------+-------------
   2 |   0 |     * |      NONE |         CMOS_OUT |     led_yellow(0) | In(Net_387)
     |   3 |     * |      NONE |         CMOS_OUT |       RGB_blue(0) | In(Net_268)
     |   4 |     * |      NONE |         CMOS_OUT |      RGB_green(0) | In(Net_267)
     |   5 |     * |      NONE |         CMOS_OUT |        RGB_red(0) | In(Net_2451)
-----+-----+-------+-----------+------------------+-------------------+-------------
   3 |   2 |     * |      NONE |     HI_Z_DIGITAL | Button_Right_2(0) | FB(Net_2884)
     |   5 |     * |      NONE |         CMOS_OUT |   SEVEN_SELECT(0) | 
-----+-----+-------+-----------+------------------+-------------------+-------------
  12 |   6 |     * |      NONE |     HI_Z_DIGITAL |       DEBUG_RX(0) | FB(Net_2889)
     |   7 |     * |      NONE |         CMOS_OUT |       DEBUG_TX(0) | In(Net_2888)
------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.088ms
Digital Placement phase: Elapsed time ==> 1s.948ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "RG_r.vh2" --pcf-path "RG.pco" --des-name "RG" --dsf-path "RG.dsf" --sdc-path "RG.sdc" --lib-path "RG_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.162ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.173ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.047ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in RG_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.596ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.370ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 7s.098ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 7s.098ms
API generation phase: Elapsed time ==> 5s.235ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.000ms
