{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1735382592292 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1735382592293 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 28 14:13:12 2024 " "Processing started: Sat Dec 28 14:13:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1735382592293 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1735382592293 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DigitalModulation -c DigitalModulation " "Command: quartus_map --read_settings_files=on --write_settings_files=off DigitalModulation -c DigitalModulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1735382592293 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1735382592527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file upcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 UpCounter " "Found entity 1: UpCounter" {  } { { "UpCounter.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/UpCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735382592552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735382592552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file up_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_counter " "Found entity 1: up_counter" {  } { { "up_counter.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/up_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735382592554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735382592554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_s_complement.v 1 1 " "Found 1 design units, including 1 entities, in source file two_s_complement.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_s_complement " "Found entity 1: two_s_complement" {  } { { "two_s_complement.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/two_s_complement.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735382592555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735382592555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_one_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file two_one_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_one_mux " "Found entity 1: two_one_mux" {  } { { "two_one_mux.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/two_one_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735382592556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735382592556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_to_two_s_comp.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_to_two_s_comp.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_to_two_s_comp " "Found entity 1: sign_to_two_s_comp" {  } { { "sign_to_two_s_comp.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/sign_to_two_s_comp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735382592557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735382592557 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ShiftRegister.v(9) " "Verilog HDL information at ShiftRegister.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "ShiftRegister.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/ShiftRegister.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1735382592558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregister.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister " "Found entity 1: ShiftRegister" {  } { { "ShiftRegister.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/ShiftRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735382592558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735382592558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/ROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735382592560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735382592560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_accumulator.v 1 1 " "Found 1 design units, including 1 entities, in source file phase_accumulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_accumulator " "Found entity 1: phase_accumulator" {  } { { "phase_accumulator.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/phase_accumulator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735382592561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735382592561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "messageprocess.v 1 1 " "Found 1 design units, including 1 entities, in source file messageprocess.v" { { "Info" "ISGN_ENTITY_NAME" "1 MessageProcess " "Found entity 1: MessageProcess" {  } { { "MessageProcess.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/MessageProcess.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735382592561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735382592561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencydivider.v 1 1 " "Found 1 design units, including 1 entities, in source file frequencydivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrequencyDivider " "Found entity 1: FrequencyDivider" {  } { { "FrequencyDivider.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/FrequencyDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735382592563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735382592563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdivhl.v 1 1 " "Found 1 design units, including 1 entities, in source file freqdivhl.v" { { "Info" "ISGN_ENTITY_NAME" "1 FreqDivHL " "Found entity 1: FreqDivHL" {  } { { "FreqDivHL.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/FreqDivHL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735382592564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735382592564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds.v 1 1 " "Found 1 design units, including 1 entities, in source file dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS " "Found entity 1: DDS" {  } { { "DDS.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/DDS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735382592565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735382592565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735382592567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735382592567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac_pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file dac_pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 dac_pwm " "Found entity 1: dac_pwm" {  } { { "dac_pwm.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/dac_pwm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735382592568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735382592568 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UpCounter UpCounter.v(3) " "Verilog HDL Parameter Declaration warning at UpCounter.v(3): Parameter Declaration in module \"UpCounter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UpCounter.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/UpCounter.v" 3 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1735382592568 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1735382592585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrequencyDivider FrequencyDivider:FreqDivH " "Elaborating entity \"FrequencyDivider\" for hierarchy \"FrequencyDivider:FreqDivH\"" {  } { { "datapath.v" "FreqDivH" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/datapath.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735382592587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MessageProcess MessageProcess:MsgPrcs1 " "Elaborating entity \"MessageProcess\" for hierarchy \"MessageProcess:MsgPrcs1\"" {  } { { "datapath.v" "MsgPrcs1" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/datapath.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735382592589 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MessageProcess.v(27) " "Verilog HDL assignment warning at MessageProcess.v(27): truncated value with size 32 to match size of target (1)" {  } { { "MessageProcess.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/MessageProcess.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735382592590 "|datapath|MessageProcess:MsgPrcs1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MessageProcess.v(32) " "Verilog HDL assignment warning at MessageProcess.v(32): truncated value with size 32 to match size of target (1)" {  } { { "MessageProcess.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/MessageProcess.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735382592590 "|datapath|MessageProcess:MsgPrcs1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MessageProcess.v(34) " "Verilog HDL assignment warning at MessageProcess.v(34): truncated value with size 32 to match size of target (1)" {  } { { "MessageProcess.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/MessageProcess.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735382592590 "|datapath|MessageProcess:MsgPrcs1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MessageProcess.v(35) " "Verilog HDL assignment warning at MessageProcess.v(35): truncated value with size 32 to match size of target (1)" {  } { { "MessageProcess.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/MessageProcess.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735382592590 "|datapath|MessageProcess:MsgPrcs1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRegister MessageProcess:MsgPrcs1\|ShiftRegister:MSG_REG " "Elaborating entity \"ShiftRegister\" for hierarchy \"MessageProcess:MsgPrcs1\|ShiftRegister:MSG_REG\"" {  } { { "MessageProcess.v" "MSG_REG" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/MessageProcess.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735382592590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UpCounter MessageProcess:MsgPrcs1\|UpCounter:SineMaker " "Elaborating entity \"UpCounter\" for hierarchy \"MessageProcess:MsgPrcs1\|UpCounter:SineMaker\"" {  } { { "MessageProcess.v" "SineMaker" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/MessageProcess.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735382592592 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 UpCounter.v(16) " "Verilog HDL assignment warning at UpCounter.v(16): truncated value with size 32 to match size of target (10)" {  } { { "UpCounter.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/UpCounter.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735382592592 "|datapath|MessageProcess:MsgPrcs1|UpCounter:SineMaker"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UpCounter MessageProcess:MsgPrcs1\|UpCounter:SineCounter " "Elaborating entity \"UpCounter\" for hierarchy \"MessageProcess:MsgPrcs1\|UpCounter:SineCounter\"" {  } { { "MessageProcess.v" "SineCounter" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/MessageProcess.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735382592593 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UpCounter.v(16) " "Verilog HDL assignment warning at UpCounter.v(16): truncated value with size 32 to match size of target (4)" {  } { { "UpCounter.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/UpCounter.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735382592593 "|datapath|MessageProcess:MsgPrcs1|UpCounter:SineCounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_one_mux two_one_mux:FreqMux " "Elaborating entity \"two_one_mux\" for hierarchy \"two_one_mux:FreqMux\"" {  } { { "datapath.v" "FreqMux" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/datapath.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735382592594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDS DDS:DDS1 " "Elaborating entity \"DDS\" for hierarchy \"DDS:DDS1\"" {  } { { "datapath.v" "DDS1" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/datapath.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735382592596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase_accumulator DDS:DDS1\|phase_accumulator:PA " "Elaborating entity \"phase_accumulator\" for hierarchy \"DDS:DDS1\|phase_accumulator:PA\"" {  } { { "DDS.v" "PA" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/DDS.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735382592597 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "phase_accumulator.v(19) " "Verilog HDL warning at phase_accumulator.v(19): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "phase_accumulator.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/phase_accumulator.v" 19 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1735382592597 "|datapath|DDS:DDS1|phase_accumulator:PA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_counter DDS:DDS1\|phase_accumulator:PA\|up_counter:UC1 " "Elaborating entity \"up_counter\" for hierarchy \"DDS:DDS1\|phase_accumulator:PA\|up_counter:UC1\"" {  } { { "phase_accumulator.v" "UC1" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/phase_accumulator.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735382592598 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 up_counter.v(14) " "Verilog HDL assignment warning at up_counter.v(14): truncated value with size 32 to match size of target (6)" {  } { { "up_counter.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/up_counter.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735382592598 "|datapath|DDS:DDS1|phase_accumulator:PA|up_counter:UC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 up_counter.v(16) " "Verilog HDL assignment warning at up_counter.v(16): truncated value with size 32 to match size of target (6)" {  } { { "up_counter.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/up_counter.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735382592598 "|datapath|DDS:DDS1|phase_accumulator:PA|up_counter:UC1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_s_complement DDS:DDS1\|two_s_complement:compl1 " "Elaborating entity \"two_s_complement\" for hierarchy \"DDS:DDS1\|two_s_complement:compl1\"" {  } { { "DDS.v" "compl1" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/DDS.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735382592599 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 two_s_complement.v(4) " "Verilog HDL assignment warning at two_s_complement.v(4): truncated value with size 32 to match size of target (6)" {  } { { "two_s_complement.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/two_s_complement.v" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735382592600 "|datapath|DDS:DDS1|two_s_complement:compl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_one_mux DDS:DDS1\|two_one_mux:mux1 " "Elaborating entity \"two_one_mux\" for hierarchy \"DDS:DDS1\|two_one_mux:mux1\"" {  } { { "DDS.v" "mux1" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/DDS.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735382592601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM DDS:DDS1\|ROM:sine_ROM " "Elaborating entity \"ROM\" for hierarchy \"DDS:DDS1\|ROM:sine_ROM\"" {  } { { "DDS.v" "sine_ROM" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/DDS.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735382592601 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "LUT ROM.v(4) " "Verilog HDL warning at ROM.v(4): object LUT used but never assigned" {  } { { "ROM.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/ROM.v" 4 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1735382592602 "|datapath|DDS:DDS1|ROM:sine_ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_one_mux DDS:DDS1\|two_one_mux:mux2 " "Elaborating entity \"two_one_mux\" for hierarchy \"DDS:DDS1\|two_one_mux:mux2\"" {  } { { "DDS.v" "mux2" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/DDS.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735382592603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_to_two_s_comp DDS:DDS1\|sign_to_two_s_comp:compl2 " "Elaborating entity \"sign_to_two_s_comp\" for hierarchy \"DDS:DDS1\|sign_to_two_s_comp:compl2\"" {  } { { "DDS.v" "compl2" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/DDS.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735382592604 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sign_to_two_s_comp.v(7) " "Verilog HDL assignment warning at sign_to_two_s_comp.v(7): truncated value with size 32 to match size of target (8)" {  } { { "sign_to_two_s_comp.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/sign_to_two_s_comp.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735382592604 "|datapath|DDS:DDS1|sign_to_two_s_comp:compl2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac_pwm dac_pwm:PWM1 " "Elaborating entity \"dac_pwm\" for hierarchy \"dac_pwm:PWM1\"" {  } { { "datapath.v" "PWM1" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/datapath.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735382592605 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "two_one_mux:FreqMux\|c\[0\] " "Found clock multiplexer two_one_mux:FreqMux\|c\[0\]" {  } { { "two_one_mux.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/two_one_mux.v" 4 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1735382592647 "|datapath|two_one_mux:FreqMux|c[0]"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1735382592647 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DDS:DDS1\|ROM:sine_ROM\|LUT " "RAM logic \"DDS:DDS1\|ROM:sine_ROM\|LUT\" is uninferred due to asynchronous read logic" {  } { { "ROM.v" "LUT" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/ROM.v" 4 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1735382592671 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1735382592671 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "192 256 0 1 1 " "192 out of 256 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "64 255 " "Addresses ranging from 64 to 255 are not initialized" {  } { { "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/sine.mif" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/sine.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1735382592671 ""}  } { { "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/sine.mif" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/sine.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 -1 1735382592671 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "64 256 E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/sine.mif " "Memory depth (64) in the design file differs from memory depth (256) in the Memory Initialization File \"E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/sine.mif\" -- truncated remaining initial content value to fit RAM" {  } {  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Quartus II" 0 -1 1735382592671 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1735382592783 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "FrequencyDivider.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/FrequencyDivider.v" 19 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1735382592790 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1735382592790 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FrequencyDivider:FreqDivH\|cnt\[7\] FrequencyDivider:FreqDivH\|cnt\[7\]~_emulated FrequencyDivider:FreqDivH\|cnt\[7\]~1 " "Register \"FrequencyDivider:FreqDivH\|cnt\[7\]\" is converted into an equivalent circuit using register \"FrequencyDivider:FreqDivH\|cnt\[7\]~_emulated\" and latch \"FrequencyDivider:FreqDivH\|cnt\[7\]~1\"" {  } { { "FrequencyDivider.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/FrequencyDivider.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1735382592791 "|datapath|FrequencyDivider:FreqDivH|cnt[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FrequencyDivider:FreqDivH\|cnt\[6\] FrequencyDivider:FreqDivH\|cnt\[6\]~_emulated FrequencyDivider:FreqDivH\|cnt\[6\]~5 " "Register \"FrequencyDivider:FreqDivH\|cnt\[6\]\" is converted into an equivalent circuit using register \"FrequencyDivider:FreqDivH\|cnt\[6\]~_emulated\" and latch \"FrequencyDivider:FreqDivH\|cnt\[6\]~5\"" {  } { { "FrequencyDivider.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/FrequencyDivider.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1735382592791 "|datapath|FrequencyDivider:FreqDivH|cnt[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FrequencyDivider:FreqDivH\|cnt\[5\] FrequencyDivider:FreqDivH\|cnt\[5\]~_emulated FrequencyDivider:FreqDivH\|cnt\[5\]~9 " "Register \"FrequencyDivider:FreqDivH\|cnt\[5\]\" is converted into an equivalent circuit using register \"FrequencyDivider:FreqDivH\|cnt\[5\]~_emulated\" and latch \"FrequencyDivider:FreqDivH\|cnt\[5\]~9\"" {  } { { "FrequencyDivider.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/FrequencyDivider.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1735382592791 "|datapath|FrequencyDivider:FreqDivH|cnt[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FrequencyDivider:FreqDivL\|cnt\[7\] FrequencyDivider:FreqDivL\|cnt\[7\]~_emulated FrequencyDivider:FreqDivH\|cnt\[7\]~1 " "Register \"FrequencyDivider:FreqDivL\|cnt\[7\]\" is converted into an equivalent circuit using register \"FrequencyDivider:FreqDivL\|cnt\[7\]~_emulated\" and latch \"FrequencyDivider:FreqDivH\|cnt\[7\]~1\"" {  } { { "FrequencyDivider.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/FrequencyDivider.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1735382592791 "|datapath|FrequencyDivider:FreqDivL|cnt[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FrequencyDivider:FreqDivL\|cnt\[6\] FrequencyDivider:FreqDivL\|cnt\[6\]~_emulated FrequencyDivider:FreqDivH\|cnt\[6\]~5 " "Register \"FrequencyDivider:FreqDivL\|cnt\[6\]\" is converted into an equivalent circuit using register \"FrequencyDivider:FreqDivL\|cnt\[6\]~_emulated\" and latch \"FrequencyDivider:FreqDivH\|cnt\[6\]~5\"" {  } { { "FrequencyDivider.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/FrequencyDivider.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1735382592791 "|datapath|FrequencyDivider:FreqDivL|cnt[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FrequencyDivider:FreqDivL\|cnt\[5\] FrequencyDivider:FreqDivL\|cnt\[5\]~_emulated FrequencyDivider:FreqDivH\|cnt\[5\]~9 " "Register \"FrequencyDivider:FreqDivL\|cnt\[5\]\" is converted into an equivalent circuit using register \"FrequencyDivider:FreqDivL\|cnt\[5\]~_emulated\" and latch \"FrequencyDivider:FreqDivH\|cnt\[5\]~9\"" {  } { { "FrequencyDivider.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/FrequencyDivider.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1735382592791 "|datapath|FrequencyDivider:FreqDivL|cnt[5]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1735382592791 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/output_files/DigitalModulation.map.smsg " "Generated suppressed messages file E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus2/output_files/DigitalModulation.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1735382593012 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1735382593113 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735382593113 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "193 " "Implemented 193 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1735382593136 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1735382593136 ""} { "Info" "ICUT_CUT_TM_LCELLS" "179 " "Implemented 179 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1735382593136 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1735382593136 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4606 " "Peak virtual memory: 4606 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1735382593154 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 28 14:13:13 2024 " "Processing ended: Sat Dec 28 14:13:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1735382593154 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1735382593154 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1735382593154 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1735382593154 ""}
