<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2020.02.27.19:40:30"
 outputDirectory="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone IV E"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="EP4CE115F29C7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="7"
     onHdl="0"
     affectsHdl="1" />
 </perimeter>
 <entity
   path=""
   parameterizationKey="disenyo_qsys_tb:1.0:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=7,AUTO_GENERATION_ID=1582828821,AUTO_UNIQUE_ID=(disenyo_qsys:1.0:AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_CLOCK_RATE=0,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=7,AUTO_GENERATION_ID=1582828821,AUTO_UNIQUE_ID=disenyo_qsys(altpll:19.1:AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_INCLK_INTERFACE_CLOCK_RATE=50000000,AVALON_USE_SEPARATE_SYSCLK=NO,BANDWIDTH=,BANDWIDTH_TYPE=AUTO,CLK0_DIVIDE_BY=1,CLK0_DUTY_CYCLE=50,CLK0_MULTIPLY_BY=2,CLK0_PHASE_SHIFT=0,CLK1_DIVIDE_BY=,CLK1_DUTY_CYCLE=,CLK1_MULTIPLY_BY=,CLK1_PHASE_SHIFT=,CLK2_DIVIDE_BY=,CLK2_DUTY_CYCLE=,CLK2_MULTIPLY_BY=,CLK2_PHASE_SHIFT=,CLK3_DIVIDE_BY=,CLK3_DUTY_CYCLE=,CLK3_MULTIPLY_BY=,CLK3_PHASE_SHIFT=,CLK4_DIVIDE_BY=,CLK4_DUTY_CYCLE=,CLK4_MULTIPLY_BY=,CLK4_PHASE_SHIFT=,CLK5_DIVIDE_BY=,CLK5_DUTY_CYCLE=,CLK5_MULTIPLY_BY=,CLK5_PHASE_SHIFT=,CLK6_DIVIDE_BY=,CLK6_DUTY_CYCLE=,CLK6_MULTIPLY_BY=,CLK6_PHASE_SHIFT=,CLK7_DIVIDE_BY=,CLK7_DUTY_CYCLE=,CLK7_MULTIPLY_BY=,CLK7_PHASE_SHIFT=,CLK8_DIVIDE_BY=,CLK8_DUTY_CYCLE=,CLK8_MULTIPLY_BY=,CLK8_PHASE_SHIFT=,CLK9_DIVIDE_BY=,CLK9_DUTY_CYCLE=,CLK9_MULTIPLY_BY=,CLK9_PHASE_SHIFT=,COMPENSATE_CLOCK=CLK0,DOWN_SPREAD=,DPA_DIVIDER=,DPA_DIVIDE_BY=,DPA_MULTIPLY_BY=,ENABLE_SWITCH_OVER_COUNTER=,EXTCLK0_DIVIDE_BY=,EXTCLK0_DUTY_CYCLE=,EXTCLK0_MULTIPLY_BY=,EXTCLK0_PHASE_SHIFT=,EXTCLK1_DIVIDE_BY=,EXTCLK1_DUTY_CYCLE=,EXTCLK1_MULTIPLY_BY=,EXTCLK1_PHASE_SHIFT=,EXTCLK2_DIVIDE_BY=,EXTCLK2_DUTY_CYCLE=,EXTCLK2_MULTIPLY_BY=,EXTCLK2_PHASE_SHIFT=,EXTCLK3_DIVIDE_BY=,EXTCLK3_DUTY_CYCLE=,EXTCLK3_MULTIPLY_BY=,EXTCLK3_PHASE_SHIFT=,FEEDBACK_SOURCE=,GATE_LOCK_COUNTER=,GATE_LOCK_SIGNAL=,HIDDEN_CONSTANTS=CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_UNUSED CT#PORT_clk1 PORT_UNUSED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 2 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 20000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#PORT_ARESET PORT_USED CT#BANDWIDTH_TYPE AUTO CT#INTENDED_DEVICE_FAMILY {Cyclone IV E} CT#PORT_SCANREAD PORT_UNUSED CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 1 CT#PORT_LOCKED PORT_USED,HIDDEN_CUSTOM_ELABORATION=altpll_avalon_elaboration,HIDDEN_CUSTOM_POST_EDIT=altpll_avalon_post_edit,HIDDEN_IF_PORTS=IF#phasecounterselect {input 4} IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#phaseupdown {input 0} IF#scandone {output 0} IF#readdata {output 32} IF#write {input 0} IF#scanclk {input 0} IF#phasedone {output 0} IF#address {input 2} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0} IF#scanclkena {input 0} IF#scandataout {output 0} IF#configupdate {input 0} IF#phasestep {input 0} IF#scandata {input 0},HIDDEN_IS_FIRST_EDIT=0,HIDDEN_IS_NUMERIC=IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#PLL_ENHPLL_CHECK 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1,HIDDEN_MF_PORTS=MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1,HIDDEN_PRIVATES=PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 1 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 1 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ0 100.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 1 PT#SPREAD_PERCENT 0.000 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE0 100.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK0 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#CLKLOSS_CHECK 0 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE0 50.00000000 PT#INTENDED_DEVICE_FAMILY {Cyclone IV E} PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1578839446449250.mif PT#ACTIVECLK_CHECK 0,HIDDEN_USED_PORTS=UP#locked used UP#c0 used UP#areset used UP#inclk0 used,INCLK0_INPUT_FREQUENCY=20000,INCLK1_INPUT_FREQUENCY=,INTENDED_DEVICE_FAMILY=Cyclone IV E,INVALID_LOCK_MULTIPLIER=,LOCK_HIGH=,LOCK_LOW=,OPERATION_MODE=NORMAL,PLL_TYPE=AUTO,PORT_ACTIVECLOCK=PORT_UNUSED,PORT_ARESET=PORT_USED,PORT_CLKBAD0=PORT_UNUSED,PORT_CLKBAD1=PORT_UNUSED,PORT_CLKLOSS=PORT_UNUSED,PORT_CLKSWITCH=PORT_UNUSED,PORT_CONFIGUPDATE=PORT_UNUSED,PORT_ENABLE0=,PORT_ENABLE1=,PORT_FBIN=PORT_UNUSED,PORT_FBOUT=,PORT_INCLK0=PORT_USED,PORT_INCLK1=PORT_UNUSED,PORT_LOCKED=PORT_USED,PORT_PFDENA=PORT_UNUSED,PORT_PHASECOUNTERSELECT=PORT_UNUSED,PORT_PHASEDONE=PORT_UNUSED,PORT_PHASESTEP=PORT_UNUSED,PORT_PHASEUPDOWN=PORT_UNUSED,PORT_PLLENA=PORT_UNUSED,PORT_SCANACLR=PORT_UNUSED,PORT_SCANCLK=PORT_UNUSED,PORT_SCANCLKENA=PORT_UNUSED,PORT_SCANDATA=PORT_UNUSED,PORT_SCANDATAOUT=PORT_UNUSED,PORT_SCANDONE=PORT_UNUSED,PORT_SCANREAD=PORT_UNUSED,PORT_SCANWRITE=PORT_UNUSED,PORT_SCLKOUT0=,PORT_SCLKOUT1=,PORT_VCOOVERRANGE=,PORT_VCOUNDERRANGE=,PORT_clk0=PORT_USED,PORT_clk1=PORT_UNUSED,PORT_clk2=PORT_UNUSED,PORT_clk3=PORT_UNUSED,PORT_clk4=PORT_UNUSED,PORT_clk5=PORT_UNUSED,PORT_clk6=,PORT_clk7=,PORT_clk8=,PORT_clk9=,PORT_clkena0=PORT_UNUSED,PORT_clkena1=PORT_UNUSED,PORT_clkena2=PORT_UNUSED,PORT_clkena3=PORT_UNUSED,PORT_clkena4=PORT_UNUSED,PORT_clkena5=PORT_UNUSED,PORT_extclk0=PORT_UNUSED,PORT_extclk1=PORT_UNUSED,PORT_extclk2=PORT_UNUSED,PORT_extclk3=PORT_UNUSED,PORT_extclkena0=,PORT_extclkena1=,PORT_extclkena2=,PORT_extclkena3=,PRIMARY_CLOCK=,QUALIFY_CONF_DONE=,SCAN_CHAIN=,SCAN_CHAIN_MIF_FILE=,SCLKOUT0_PHASE_SHIFT=,SCLKOUT1_PHASE_SHIFT=,SELF_RESET_ON_GATED_LOSS_LOCK=,SELF_RESET_ON_LOSS_LOCK=,SKIP_VCO=,SPREAD_FREQUENCY=,SWITCH_OVER_COUNTER=,SWITCH_OVER_ON_GATED_LOCK=,SWITCH_OVER_ON_LOSSCLK=,SWITCH_OVER_TYPE=,USING_FBMIMICBIDIR_PORT=,VALID_LOCK_MULTIPLIER=,VCO_DIVIDE_BY=,VCO_FREQUENCY_CONTROL=,VCO_MULTIPLY_BY=,VCO_PHASE_SHIFT_STEP=,WIDTH_CLOCK=5,WIDTH_PHASECOUNTERSELECT=)(clock_source:19.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(ensamblado_procesador:1.0:AUTO_INTERRUPT_RECEIVER_INTERRUPTS_USED=1)(altera_jtag_avalon_master:19.1:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=7,COMPONENT_CLOCK=0,FAST_VER=0,FIFO_DEPTHS=2,PLI_PORT=50000,USE_PLI=0(altera_clock_bridge:19.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:19.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_jtag_dc_streaming:19.1:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0)(timing_adapter:19.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_sc_fifo:19.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_st_bytes_to_packets:19.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_st_packets_to_bytes:19.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_packets_to_master:19.1:EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1)(channel_adapter:19.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(channel_adapter:19.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:))(altera_avalon_new_sdram_controller:19.1:TAC=5.5,TMRD=3,TRCD=20.0,TRFC=70.0,TRP=20.0,TWR=14.0,addressWidth=25,bankWidth=2,casLatency=3,clockRate=50000000,columnWidth=10,componentName=disenyo_qsys_new_sdram_controller_0,dataWidth=32,generateSimulationModel=true,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=0,model=single_Micron_MT48LC4M32B2_7_chip,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=100.0,refreshPeriod=15.625,registerDataIn=true,rowWidth=13,size=134217728)(altera_up_avalon_ps2:18.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,avalon_bus_type=Memory Mapped,ref_clk_freq=5.0E7)(altera_up_avalon_sram:18.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,board=DE2-115,pixel_buffer=true)(altera_up_avalon_sys_sdram_pll:18.0:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_SPEEDGRADE=7,CIII_boards=DE0,CIV_boards=DE2-115,CV_boards=DE10-Standard,MAX10_boards=DE10-Lite,board=DE2-115,device_family=Cyclone IV E,gui_outclk=50.0,gui_refclk=50.0,other_boards=None,outclk=50.0,refclk=50.0(altera_up_altpll:18.0:DEVICE_FAMILY=Cyclone IV,OUTCLK0_DIV=1,OUTCLK0_MULT=1,OUTCLK1_DIV=1,OUTCLK1_MULT=1,OUTCLK2_DIV=1,OUTCLK2_MULT=1,PHASE_SHIFT=-3000,audio_clk_freq=12.288,gui_device_family=Cyclone IV E,type=System/SDRAM,video_in=5MP Digital Camera (THDB_D5M),video_out=4.3&quot; LCD (TRDB_LTM))(altera_up_avalon_reset_from_locked_signal:18.0:)(conduit:19.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0))(altera_up_avalon_video_dma_controller:18.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,addr_mode=Consecutive,back_start_address=136314880,color_bits=10,color_planes=3,dma_enabled=true,height=480,mode=From Memory to Stream,start_address=136314880,width=640)(altera_up_avalon_video_dual_clock_buffer:18.0:AUTO_CLOCK_STREAM_IN_CLOCK_RATE=50000000,AUTO_CLOCK_STREAM_OUT_CLOCK_RATE=25000000,AUTO_DEVICE_FAMILY=Cyclone IV E,color_bits=10,color_planes=3)(altera_up_avalon_video_pll:18.0:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_SPEEDGRADE=7,camera=5MP Digital Camera (THDB_D5M),device_family=Cyclone IV E,gui_refclk=50.0,gui_resolution=VGA 640x480,lcd=7&quot; LCD on VEEK-MT and MTL/MTL2 Modules,lcd_clk_en=false,refclk=50.0,resolution=VGA 640x480,vga_clk_en=true,video_in_clk_en=false(altera_up_altpll:18.0:DEVICE_FAMILY=Cyclone IV,OUTCLK0_DIV=2,OUTCLK0_MULT=1,OUTCLK1_DIV=2,OUTCLK1_MULT=1,OUTCLK2_DIV=3,OUTCLK2_MULT=2,PHASE_SHIFT=0,audio_clk_freq=12.288,gui_device_family=Cyclone IV E,type=Video,video_in=5MP Digital Camera (THDB_D5M),video_out=7&quot; LCD on VEEK-MT and MTL/MTL2 Modules)(altera_up_avalon_reset_from_locked_signal:18.0:)(conduit:19.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0))(altera_up_avalon_video_vga_controller:18.0:AUTO_CLK_CLOCK_RATE=25000000,AUTO_DEVICE_FAMILY=Cyclone IV E,board=DE2-115,device=VGA Connector,resolution=VGA 640x480,underflow_flag=false)(avalon:19.1:arbitrationPriority=1,baseAddress=0x08200000,defaultConnection=false)(avalon:19.1:arbitrationPriority=1,baseAddress=0x08000010,defaultConnection=false)(avalon:19.1:arbitrationPriority=1,baseAddress=0x08000000,defaultConnection=false)(avalon:19.1:arbitrationPriority=1,baseAddress=0x08200000,defaultConnection=false)(avalon:19.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:19.1:arbitrationPriority=1,baseAddress=0x08000010,defaultConnection=false)(avalon:19.1:arbitrationPriority=1,baseAddress=0x08000000,defaultConnection=false)(avalon:19.1:arbitrationPriority=1,baseAddress=0x08200000,defaultConnection=false)(avalon:19.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(interrupt:19.1:irqNumber=0)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:))(altera_avalon_clock_source:19.1:CLOCK_RATE=50000000,CLOCK_UNIT=1)(altera_avalon_reset_source:19.1:ASSERT_HIGH_RESET=0,INITIAL_RESET_CYCLES=50)(altera_sdram_partner_module:11.0:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone IV E,CAS_LATENCY=3,CONTR_NAME=disenyo_qsys_new_sdram_controller_0,SDRAM_BANK_WIDTH=2,SDRAM_COL_WIDTH=10,SDRAM_DATA_WIDTH=32,SDRAM_NUM_CHIPSELECTS=1,SDRAM_ROW_WIDTH=13)(altera_avalon_clock_source:19.1:CLOCK_RATE=50000000,CLOCK_UNIT=1)(clock:19.1:)(clock:19.1:)(clock:19.1:)(conduit:19.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(reset:19.1:)"
   instancePathKey="disenyo_qsys_tb"
   kind="disenyo_qsys_tb"
   version="1.0"
   name="disenyo_qsys_tb">
  <parameter name="AUTO_GENERATION_ID" value="1582828821" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <generatedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/disenyo_qsys_tb.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys.v"
       type="VERILOG" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_altpll_0.v"
       type="VERILOG" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/constantes.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/retardos.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/tipos.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/mux2_32.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/mux3_32.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/reg32.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/reg32pe.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/mux4_32.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/componentes_procesador.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/ensamblado_procesador.vhd"
       type="VHDL"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/componentesUC.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/ensambladoUC.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/automata_estado.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/componentes_decoder.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/decoder.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/decoExcep.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/decoFMT.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/decoMem.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/decoSec.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/decocamino.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/decoopALU.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/componentesUP.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/ensambladoUP.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/ALU.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/BR.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/FMTE.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/FMTI.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/FMTL.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/fuerza_bit_0.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/componentesSYS.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/ensambladoSYS.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/BR_CSR.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/ALU_CSR.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/camino_SYS.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/componentes_camino_SYS.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/componentes_control_SYS.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/control_SYS.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/automata_estado_SYS.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/componentes_decoSYS.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/decoSYS.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/decoCamino_SYS.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/decoExcep_SYS.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/gestorEventos.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/decoder_procedimientos_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/automata_estado_procedimientos_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/CLINT.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/BR_CSR_procedimientos.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_master_0.v"
       type="VERILOG" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_master_0_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_master_0_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_master_0_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_new_sdram_controller_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_new_sdram_controller_0_test_component.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_up_ps2.v"
       type="VERILOG" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_up_ps2_command_out.v"
       type="VERILOG" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_up_ps2_data_in.v"
       type="VERILOG" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_ps2_0.v"
       type="VERILOG" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_sram_0.v"
       type="VERILOG" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_sys_sdram_pll_0.v"
       type="VERILOG" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_up_altpll.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_up_avalon_reset_from_locked_signal.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_up_video_dma_control_slave.v"
       type="VERILOG" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_up_video_dma_to_memory.v"
       type="VERILOG" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_up_video_dma_to_stream.v"
       type="VERILOG" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_video_dma_controller_0.v"
       type="VERILOG" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_video_dual_clock_buffer_0.v"
       type="VERILOG" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_video_pll_0.v"
       type="VERILOG" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_up_avalon_video_vga_timing.v"
       type="VERILOG" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_video_vga_controller_0.v"
       type="VERILOG" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001.v"
       type="VERILOG" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/verbosity_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_clock_source.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/verbosity_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_reset_source.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_sdram_partner_module.v"
       type="VERILOG" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/CODIGO/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys/testbench/disenyo_qsys_tb.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/CODIGO/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/sopc_builder_ip/altera_avalon_altpll/altera_avalon_altpll_hw.tcl" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/CODIGO/ensamblado_placa/COMPONENTES/disenyo_qsys/ensamblado_UC_UP_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/altera_avalon_new_sdram_controller_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/university_program/input_output/altera_up_avalon_ps2/altera_up_avalon_ps2_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/university_program/input_output/altera_up_avalon_ps2/hdl/altera_up_ps2.v" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/university_program/input_output/altera_up_avalon_ps2/hdl/altera_up_ps2_command_out.v" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/university_program/input_output/altera_up_avalon_ps2/hdl/altera_up_ps2_data_in.v" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/university_program/memory/altera_up_avalon_sram/altera_up_avalon_sram_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/university_program/clocks/altera_up_avalon_sys_sdram_pll/altera_up_avalon_sys_sdram_pll_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/university_program/clocks/altera_up_altpll/altera_up_altpll_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/university_program/clocks/altera_up_avalon_reset_from_locked_signal/altera_up_avalon_reset_from_locked_signal_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/altera_up_avalon_video_dma_controller_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_control_slave.v" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_memory.v" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_stream.v" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dual_clock_buffer/altera_up_avalon_video_dual_clock_buffer_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/university_program/clocks/altera_up_avalon_video_pll/altera_up_avalon_video_pll_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/university_program/clocks/altera_up_altpll/altera_up_altpll_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/university_program/clocks/altera_up_avalon_reset_from_locked_signal/altera_up_avalon_reset_from_locked_signal_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_vga_controller/altera_up_avalon_video_vga_controller_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_vga_controller/hdl/altera_up_avalon_video_vga_timing.v" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/sopc_builder_ip/verification/altera_avalon_clock_source/altera_avalon_clock_source_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/sopc_builder_ip/verification/altera_avalon_reset_source/altera_avalon_reset_source_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/alt_mem_if/alt_mem_if_mem_models/altera_sdram_partner_module/sdram_partner_module_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 0 starting:disenyo_qsys_tb "disenyo_qsys_tb"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="disenyo_qsys_tb"><![CDATA["<b>disenyo_qsys_tb</b>" reuses <b>disenyo_qsys</b> "<b>submodules/disenyo_qsys</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb"><![CDATA["<b>disenyo_qsys_tb</b>" reuses <b>altera_avalon_clock_source</b> "<b>submodules/altera_avalon_clock_source</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb"><![CDATA["<b>disenyo_qsys_tb</b>" reuses <b>altera_avalon_reset_source</b> "<b>submodules/altera_avalon_reset_source</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb"><![CDATA["<b>disenyo_qsys_tb</b>" reuses <b>altera_sdram_partner_module</b> "<b>submodules/altera_sdram_partner_module</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb"><![CDATA["<b>disenyo_qsys_tb</b>" reuses <b>altera_avalon_clock_source</b> "<b>submodules/altera_avalon_clock_source</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 4 starting:disenyo_qsys "submodules/disenyo_qsys"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>12</b> modules, <b>36</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>8</b> modules, <b>21</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>15</b> modules, <b>42</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces video_dma_controller_0.avalon_dma_master and video_dma_controller_0_avalon_dma_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces ensamblado_procesador_0.avalon_master and ensamblado_procesador_0_avalon_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces master_0.master and master_0_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sram_0_avalon_sram_slave_translator.avalon_anti_slave_0 and sram_0.avalon_sram_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces video_dma_controller_0_avalon_dma_control_slave_translator.avalon_anti_slave_0 and video_dma_controller_0.avalon_dma_control_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces ps2_0_avalon_ps2_slave_translator.avalon_anti_slave_0 and ps2_0.avalon_ps2_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces new_sdram_controller_0_s1_translator.avalon_anti_slave_0 and new_sdram_controller_0.s1</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>29</b> modules, <b>108</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>36</b> modules, <b>129</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>38</b> modules, <b>137</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_burst_transform"><![CDATA[After transform: <b>39</b> modules, <b>140</b> connections]]></message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>52</b> modules, <b>172</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>54</b> modules, <b>178</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_003.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux_002.src3 and cmd_mux_003.sink1</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux_001.sink3</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_003.src1 and rsp_mux_002.sink3</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>58</b> modules, <b>198</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>58</b> modules, <b>200</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>63</b> modules, <b>265</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>13</b> modules, <b>39</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>13</b> modules, <b>39</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_interrupt_mapper_transform"><![CDATA[After transform: <b>14</b> modules, <b>42</b> connections]]></message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>17</b> modules, <b>48</b> connections]]></message>
   <message level="Debug" culprit="disenyo_qsys_inst"><![CDATA["<b>disenyo_qsys_inst</b>" reuses <b>altpll</b> "<b>submodules/disenyo_qsys_altpll_0</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_inst"><![CDATA["<b>disenyo_qsys_inst</b>" reuses <b>ensamblado_procesador</b> "<b>submodules/ensamblado_procesador</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_inst"><![CDATA["<b>disenyo_qsys_inst</b>" reuses <b>altera_jtag_avalon_master</b> "<b>submodules/disenyo_qsys_master_0</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_inst"><![CDATA["<b>disenyo_qsys_inst</b>" reuses <b>altera_avalon_new_sdram_controller</b> "<b>submodules/disenyo_qsys_new_sdram_controller_0</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_inst"><![CDATA["<b>disenyo_qsys_inst</b>" reuses <b>altera_up_avalon_ps2</b> "<b>submodules/disenyo_qsys_ps2_0</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_inst"><![CDATA["<b>disenyo_qsys_inst</b>" reuses <b>altera_up_avalon_sram</b> "<b>submodules/disenyo_qsys_sram_0</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_inst"><![CDATA["<b>disenyo_qsys_inst</b>" reuses <b>altera_up_avalon_sys_sdram_pll</b> "<b>submodules/disenyo_qsys_sys_sdram_pll_0</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_inst"><![CDATA["<b>disenyo_qsys_inst</b>" reuses <b>altera_up_avalon_video_dma_controller</b> "<b>submodules/disenyo_qsys_video_dma_controller_0</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_inst"><![CDATA["<b>disenyo_qsys_inst</b>" reuses <b>altera_up_avalon_video_dual_clock_buffer</b> "<b>submodules/disenyo_qsys_video_dual_clock_buffer_0</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_inst"><![CDATA["<b>disenyo_qsys_inst</b>" reuses <b>altera_up_avalon_video_pll</b> "<b>submodules/disenyo_qsys_video_pll_0</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_inst"><![CDATA["<b>disenyo_qsys_inst</b>" reuses <b>altera_up_avalon_video_vga_controller</b> "<b>submodules/disenyo_qsys_video_vga_controller_0</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_inst"><![CDATA["<b>disenyo_qsys_inst</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/disenyo_qsys_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_inst"><![CDATA["<b>disenyo_qsys_inst</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/disenyo_qsys_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_inst"><![CDATA["<b>disenyo_qsys_inst</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_inst"><![CDATA["<b>disenyo_qsys_inst</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_inst"><![CDATA["<b>disenyo_qsys_inst</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="disenyo_qsys_inst"><![CDATA["<b>disenyo_qsys_tb</b>" instantiated <b>disenyo_qsys</b> "<b>disenyo_qsys_inst</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 15 starting:altpll "submodules/disenyo_qsys_altpll_0"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: /home/gerard/intelFPGA_lite/19.1/quartus/linux64/quartus_map not_a_project --generate_hdl_interface=/tmp/alt8319_1578282439392929242.dir/0005_sopcgen/disenyo_qsys_altpll_0.v --source=/tmp/alt8319_1578282439392929242.dir/0005_sopcgen/disenyo_qsys_altpll_0.v --set=HDL_INTERFACE_OUTPUT_PATH=/tmp/alt8319_1578282439392929242.dir/0006_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 1.159s</message>
   <message level="Info" culprit="altpll_0"><![CDATA["<b>disenyo_qsys_inst</b>" instantiated <b>altpll</b> "<b>altpll_0</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 14 starting:ensamblado_procesador "submodules/ensamblado_procesador"</message>
   <message level="Info" culprit="ensamblado_procesador_0"><![CDATA["<b>disenyo_qsys_inst</b>" instantiated <b>ensamblado_procesador</b> "<b>ensamblado_procesador_0</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 13 starting:altera_jtag_avalon_master "submodules/disenyo_qsys_master_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_jtag_dc_streaming</b> "<b>submodules/altera_avalon_st_jtag_interface</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>timing_adapter</b> "<b>submodules/disenyo_qsys_master_0_timing_adt</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_st_bytes_to_packets</b> "<b>submodules/altera_avalon_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_packets_to_master</b> "<b>submodules/altera_avalon_packets_to_master</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>channel_adapter</b> "<b>submodules/disenyo_qsys_master_0_b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>channel_adapter</b> "<b>submodules/disenyo_qsys_master_0_p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="master_0"><![CDATA["<b>disenyo_qsys_inst</b>" instantiated <b>altera_jtag_avalon_master</b> "<b>master_0</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 66 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>master_0</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 65 starting:timing_adapter "submodules/disenyo_qsys_master_0_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>master_0</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 64 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 63 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 62 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 61 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 60 starting:channel_adapter "submodules/disenyo_qsys_master_0_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>master_0</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 59 starting:channel_adapter "submodules/disenyo_qsys_master_0_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>master_0</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 69 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>disenyo_qsys_inst</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 21 starting:altera_avalon_new_sdram_controller "submodules/disenyo_qsys_new_sdram_controller_0"</message>
   <message level="Info" culprit="new_sdram_controller_0">Starting RTL generation for module 'disenyo_qsys_new_sdram_controller_0'</message>
   <message level="Info" culprit="new_sdram_controller_0">  Generation command is [exec /home/gerard/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/gerard/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/gerard/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/gerard/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/gerard/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/gerard/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=disenyo_qsys_new_sdram_controller_0 --dir=/tmp/alt8319_1578282439392929242.dir/0008_new_sdram_controller_0_gen/ --quartus_dir=/home/gerard/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8319_1578282439392929242.dir/0008_new_sdram_controller_0_gen//disenyo_qsys_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="new_sdram_controller_0">Done RTL generation for module 'disenyo_qsys_new_sdram_controller_0'</message>
   <message level="Info" culprit="new_sdram_controller_0"><![CDATA["<b>disenyo_qsys_inst</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>new_sdram_controller_0</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 20 starting:altera_up_avalon_ps2 "submodules/disenyo_qsys_ps2_0"</message>
   <message level="Info" culprit="ps2_0">Starting Generation of PS2 Controller</message>
   <message level="Info" culprit="ps2_0"><![CDATA["<b>disenyo_qsys_inst</b>" instantiated <b>altera_up_avalon_ps2</b> "<b>ps2_0</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 19 starting:altera_up_avalon_sram "submodules/disenyo_qsys_sram_0"</message>
   <message level="Info" culprit="sram_0">Starting Generation of the SRAM Controller</message>
   <message level="Info" culprit="sram_0"><![CDATA["<b>disenyo_qsys_inst</b>" instantiated <b>altera_up_avalon_sram</b> "<b>sram_0</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 18 starting:altera_up_avalon_sys_sdram_pll "submodules/disenyo_qsys_sys_sdram_pll_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>1</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="sys_sdram_pll_0"><![CDATA["<b>sys_sdram_pll_0</b>" reuses <b>altera_up_altpll</b> "<b>submodules/altera_up_altpll</b>"]]></message>
   <message level="Debug" culprit="sys_sdram_pll_0"><![CDATA["<b>sys_sdram_pll_0</b>" reuses <b>altera_up_avalon_reset_from_locked_signal</b> "<b>submodules/altera_up_avalon_reset_from_locked_signal</b>"]]></message>
   <message level="Info" culprit="sys_sdram_pll_0"><![CDATA["<b>disenyo_qsys_inst</b>" instantiated <b>altera_up_avalon_sys_sdram_pll</b> "<b>sys_sdram_pll_0</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 57 starting:altera_up_altpll "submodules/altera_up_altpll"</message>
   <message level="Info" culprit="sys_pll"><![CDATA["<b>sys_sdram_pll_0</b>" instantiated <b>altera_up_altpll</b> "<b>sys_pll</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 56 starting:altera_up_avalon_reset_from_locked_signal "submodules/altera_up_avalon_reset_from_locked_signal"</message>
   <message level="Info" culprit="reset_from_locked"><![CDATA["<b>sys_sdram_pll_0</b>" instantiated <b>altera_up_avalon_reset_from_locked_signal</b> "<b>reset_from_locked</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 19 starting:altera_up_avalon_video_dma_controller "submodules/disenyo_qsys_video_dma_controller_0"</message>
   <message level="Info" culprit="video_dma_controller_0">Starting Generation of Video DMA Controller</message>
   <message level="Info" culprit="video_dma_controller_0"><![CDATA["<b>disenyo_qsys_inst</b>" instantiated <b>altera_up_avalon_video_dma_controller</b> "<b>video_dma_controller_0</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 18 starting:altera_up_avalon_video_dual_clock_buffer "submodules/disenyo_qsys_video_dual_clock_buffer_0"</message>
   <message level="Info" culprit="video_dual_clock_buffer_0">Starting Generation of the Dual Clock Buffer</message>
   <message level="Info" culprit="video_dual_clock_buffer_0"><![CDATA["<b>disenyo_qsys_inst</b>" instantiated <b>altera_up_avalon_video_dual_clock_buffer</b> "<b>video_dual_clock_buffer_0</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 17 starting:altera_up_avalon_video_pll "submodules/disenyo_qsys_video_pll_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>1</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="video_pll_0"><![CDATA["<b>video_pll_0</b>" reuses <b>altera_up_altpll</b> "<b>submodules/altera_up_altpll</b>"]]></message>
   <message level="Debug" culprit="video_pll_0"><![CDATA["<b>video_pll_0</b>" reuses <b>altera_up_avalon_reset_from_locked_signal</b> "<b>submodules/altera_up_avalon_reset_from_locked_signal</b>"]]></message>
   <message level="Info" culprit="video_pll_0"><![CDATA["<b>disenyo_qsys_inst</b>" instantiated <b>altera_up_avalon_video_pll</b> "<b>video_pll_0</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 57 starting:altera_up_altpll "submodules/altera_up_altpll"</message>
   <message level="Info" culprit="sys_pll"><![CDATA["<b>sys_sdram_pll_0</b>" instantiated <b>altera_up_altpll</b> "<b>sys_pll</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 56 starting:altera_up_avalon_reset_from_locked_signal "submodules/altera_up_avalon_reset_from_locked_signal"</message>
   <message level="Info" culprit="reset_from_locked"><![CDATA["<b>sys_sdram_pll_0</b>" instantiated <b>altera_up_avalon_reset_from_locked_signal</b> "<b>reset_from_locked</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 18 starting:altera_up_avalon_video_vga_controller "submodules/disenyo_qsys_video_vga_controller_0"</message>
   <message level="Info" culprit="video_vga_controller_0">Starting Generation of VGA Controller</message>
   <message level="Info" culprit="video_vga_controller_0"><![CDATA["<b>disenyo_qsys_inst</b>" instantiated <b>altera_up_avalon_video_vga_controller</b> "<b>video_vga_controller_0</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 17 starting:altera_mm_interconnect "submodules/disenyo_qsys_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>55</b> modules, <b>184</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>55</b> modules, <b>184</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>55</b> modules, <b>184</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>55</b> modules, <b>184</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>55</b> modules, <b>184</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>55</b> modules, <b>184</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>55</b> modules, <b>184</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>55</b> modules, <b>184</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.040s/0.044s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.017s/0.018s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.020s/0.024s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.024s/0.028s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>59</b> modules, <b>196</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>disenyo_qsys_inst</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 53 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message
       level="Info"
       culprit="video_dma_controller_0_avalon_dma_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>video_dma_controller_0_avalon_dma_master_translator</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 50 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="sram_0_avalon_sram_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>sram_0_avalon_sram_slave_translator</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 46 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="video_dma_controller_0_avalon_dma_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>video_dma_controller_0_avalon_dma_master_agent</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 43 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="sram_0_avalon_sram_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>sram_0_avalon_sram_slave_agent</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 64 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 33 starting:altera_merlin_router "submodules/disenyo_qsys_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 32 starting:altera_merlin_router "submodules/disenyo_qsys_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 30 starting:altera_merlin_router "submodules/disenyo_qsys_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 29 starting:altera_merlin_router "submodules/disenyo_qsys_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 26 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="ensamblado_procesador_0_avalon_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>ensamblado_procesador_0_avalon_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 24 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="sram_0_avalon_sram_slave_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>sram_0_avalon_sram_slave_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 23 starting:altera_merlin_demultiplexer "submodules/disenyo_qsys_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 22 starting:altera_merlin_demultiplexer "submodules/disenyo_qsys_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 20 starting:altera_merlin_multiplexer "submodules/disenyo_qsys_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 19 starting:altera_merlin_multiplexer "submodules/disenyo_qsys_mm_interconnect_0_cmd_mux_001"</message>
   <message level="Info" culprit="cmd_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 16 starting:altera_merlin_demultiplexer "submodules/disenyo_qsys_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 15 starting:altera_merlin_demultiplexer "submodules/disenyo_qsys_mm_interconnect_0_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 12 starting:altera_merlin_multiplexer "submodules/disenyo_qsys_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 11 starting:altera_merlin_multiplexer "submodules/disenyo_qsys_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 9 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="sram_0_avalon_sram_slave_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>sram_0_avalon_sram_slave_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 7 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 3 starting:altera_avalon_st_adapter "submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 1 starting:error_adapter "submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 3 starting:altera_avalon_st_adapter "submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>error_adapter</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 0 starting:error_adapter "submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 70 starting:altera_irq_mapper "submodules/disenyo_qsys_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>disenyo_qsys_inst</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 69 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>disenyo_qsys_inst</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 19 starting:altera_avalon_clock_source "submodules/altera_avalon_clock_source"</message>
   <message level="Info" culprit="disenyo_qsys_inst_clk_bfm"><![CDATA["<b>disenyo_qsys_tb</b>" instantiated <b>altera_avalon_clock_source</b> "<b>disenyo_qsys_inst_clk_bfm</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 18 starting:altera_avalon_reset_source "submodules/altera_avalon_reset_source"</message>
   <message level="Info" culprit="disenyo_qsys_inst_reset_bfm"><![CDATA["<b>disenyo_qsys_tb</b>" instantiated <b>altera_avalon_reset_source</b> "<b>disenyo_qsys_inst_reset_bfm</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/verbosity_pkg.sv</b>]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 17 starting:altera_sdram_partner_module "submodules/altera_sdram_partner_module"</message>
   <message level="Info" culprit="new_sdram_controller_0_my_partner">Starting RTL generation for partner module 'altera_sdram_partner_module'</message>
   <message level="Info" culprit="new_sdram_controller_0_my_partner">  Generation command is [exec /home/gerard/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/gerard/intelFPGA_lite/19.1/quartus/linux64/perl/lib -I /home/gerard/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/gerard/intelFPGA_lite/19.1/quartus/sopc_builder/bin/perl_lib -I /home/gerard/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/gerard/intelFPGA_lite/19.1/ip/altera/alt_mem_if/alt_mem_if_mem_models/altera_sdram_partner_module/ -I /home/gerard/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_sdram_partner_module -- /home/gerard/intelFPGA_lite/19.1/ip/altera/alt_mem_if/alt_mem_if_mem_models/altera_sdram_partner_module//em_altera_sodimm.pl --output_dir=/tmp/alt8319_1578282439392929242.dir/0004_sopcgen/ --quartus_dir=/home/gerard/intelFPGA_lite/19.1/quartus --language=verilog --sdram_data_width=32 --sdram_bank_width=2 --sdram_col_width=10 --sdram_row_width=13 --sdram_num_chipselects=1 --module_name=altera_sdram_partner_module --cas_latency=3]</message>
   <message level="Info" culprit="new_sdram_controller_0_my_partner"># 2020.02.27 19:40:26 (*) Starting SDRAM Simulation Partner Module generation</message>
   <message level="Info" culprit="new_sdram_controller_0_my_partner">Done RTL generation for module 'altera_sdram_partner_module'</message>
   <message level="Info" culprit="new_sdram_controller_0_my_partner"><![CDATA["<b>disenyo_qsys_tb</b>" instantiated <b>altera_sdram_partner_module</b> "<b>new_sdram_controller_0_my_partner</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="disenyo_qsys:1.0:AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_CLOCK_RATE=0,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=7,AUTO_GENERATION_ID=1582828821,AUTO_UNIQUE_ID=disenyo_qsys(altpll:19.1:AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_INCLK_INTERFACE_CLOCK_RATE=50000000,AVALON_USE_SEPARATE_SYSCLK=NO,BANDWIDTH=,BANDWIDTH_TYPE=AUTO,CLK0_DIVIDE_BY=1,CLK0_DUTY_CYCLE=50,CLK0_MULTIPLY_BY=2,CLK0_PHASE_SHIFT=0,CLK1_DIVIDE_BY=,CLK1_DUTY_CYCLE=,CLK1_MULTIPLY_BY=,CLK1_PHASE_SHIFT=,CLK2_DIVIDE_BY=,CLK2_DUTY_CYCLE=,CLK2_MULTIPLY_BY=,CLK2_PHASE_SHIFT=,CLK3_DIVIDE_BY=,CLK3_DUTY_CYCLE=,CLK3_MULTIPLY_BY=,CLK3_PHASE_SHIFT=,CLK4_DIVIDE_BY=,CLK4_DUTY_CYCLE=,CLK4_MULTIPLY_BY=,CLK4_PHASE_SHIFT=,CLK5_DIVIDE_BY=,CLK5_DUTY_CYCLE=,CLK5_MULTIPLY_BY=,CLK5_PHASE_SHIFT=,CLK6_DIVIDE_BY=,CLK6_DUTY_CYCLE=,CLK6_MULTIPLY_BY=,CLK6_PHASE_SHIFT=,CLK7_DIVIDE_BY=,CLK7_DUTY_CYCLE=,CLK7_MULTIPLY_BY=,CLK7_PHASE_SHIFT=,CLK8_DIVIDE_BY=,CLK8_DUTY_CYCLE=,CLK8_MULTIPLY_BY=,CLK8_PHASE_SHIFT=,CLK9_DIVIDE_BY=,CLK9_DUTY_CYCLE=,CLK9_MULTIPLY_BY=,CLK9_PHASE_SHIFT=,COMPENSATE_CLOCK=CLK0,DOWN_SPREAD=,DPA_DIVIDER=,DPA_DIVIDE_BY=,DPA_MULTIPLY_BY=,ENABLE_SWITCH_OVER_COUNTER=,EXTCLK0_DIVIDE_BY=,EXTCLK0_DUTY_CYCLE=,EXTCLK0_MULTIPLY_BY=,EXTCLK0_PHASE_SHIFT=,EXTCLK1_DIVIDE_BY=,EXTCLK1_DUTY_CYCLE=,EXTCLK1_MULTIPLY_BY=,EXTCLK1_PHASE_SHIFT=,EXTCLK2_DIVIDE_BY=,EXTCLK2_DUTY_CYCLE=,EXTCLK2_MULTIPLY_BY=,EXTCLK2_PHASE_SHIFT=,EXTCLK3_DIVIDE_BY=,EXTCLK3_DUTY_CYCLE=,EXTCLK3_MULTIPLY_BY=,EXTCLK3_PHASE_SHIFT=,FEEDBACK_SOURCE=,GATE_LOCK_COUNTER=,GATE_LOCK_SIGNAL=,HIDDEN_CONSTANTS=CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_UNUSED CT#PORT_clk1 PORT_UNUSED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 2 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 20000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#PORT_ARESET PORT_USED CT#BANDWIDTH_TYPE AUTO CT#INTENDED_DEVICE_FAMILY {Cyclone IV E} CT#PORT_SCANREAD PORT_UNUSED CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 1 CT#PORT_LOCKED PORT_USED,HIDDEN_CUSTOM_ELABORATION=altpll_avalon_elaboration,HIDDEN_CUSTOM_POST_EDIT=altpll_avalon_post_edit,HIDDEN_IF_PORTS=IF#phasecounterselect {input 4} IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#phaseupdown {input 0} IF#scandone {output 0} IF#readdata {output 32} IF#write {input 0} IF#scanclk {input 0} IF#phasedone {output 0} IF#address {input 2} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0} IF#scanclkena {input 0} IF#scandataout {output 0} IF#configupdate {input 0} IF#phasestep {input 0} IF#scandata {input 0},HIDDEN_IS_FIRST_EDIT=0,HIDDEN_IS_NUMERIC=IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#PLL_ENHPLL_CHECK 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1,HIDDEN_MF_PORTS=MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1,HIDDEN_PRIVATES=PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 1 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 1 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ0 100.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 1 PT#SPREAD_PERCENT 0.000 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE0 100.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK0 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#CLKLOSS_CHECK 0 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE0 50.00000000 PT#INTENDED_DEVICE_FAMILY {Cyclone IV E} PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1578839446449250.mif PT#ACTIVECLK_CHECK 0,HIDDEN_USED_PORTS=UP#locked used UP#c0 used UP#areset used UP#inclk0 used,INCLK0_INPUT_FREQUENCY=20000,INCLK1_INPUT_FREQUENCY=,INTENDED_DEVICE_FAMILY=Cyclone IV E,INVALID_LOCK_MULTIPLIER=,LOCK_HIGH=,LOCK_LOW=,OPERATION_MODE=NORMAL,PLL_TYPE=AUTO,PORT_ACTIVECLOCK=PORT_UNUSED,PORT_ARESET=PORT_USED,PORT_CLKBAD0=PORT_UNUSED,PORT_CLKBAD1=PORT_UNUSED,PORT_CLKLOSS=PORT_UNUSED,PORT_CLKSWITCH=PORT_UNUSED,PORT_CONFIGUPDATE=PORT_UNUSED,PORT_ENABLE0=,PORT_ENABLE1=,PORT_FBIN=PORT_UNUSED,PORT_FBOUT=,PORT_INCLK0=PORT_USED,PORT_INCLK1=PORT_UNUSED,PORT_LOCKED=PORT_USED,PORT_PFDENA=PORT_UNUSED,PORT_PHASECOUNTERSELECT=PORT_UNUSED,PORT_PHASEDONE=PORT_UNUSED,PORT_PHASESTEP=PORT_UNUSED,PORT_PHASEUPDOWN=PORT_UNUSED,PORT_PLLENA=PORT_UNUSED,PORT_SCANACLR=PORT_UNUSED,PORT_SCANCLK=PORT_UNUSED,PORT_SCANCLKENA=PORT_UNUSED,PORT_SCANDATA=PORT_UNUSED,PORT_SCANDATAOUT=PORT_UNUSED,PORT_SCANDONE=PORT_UNUSED,PORT_SCANREAD=PORT_UNUSED,PORT_SCANWRITE=PORT_UNUSED,PORT_SCLKOUT0=,PORT_SCLKOUT1=,PORT_VCOOVERRANGE=,PORT_VCOUNDERRANGE=,PORT_clk0=PORT_USED,PORT_clk1=PORT_UNUSED,PORT_clk2=PORT_UNUSED,PORT_clk3=PORT_UNUSED,PORT_clk4=PORT_UNUSED,PORT_clk5=PORT_UNUSED,PORT_clk6=,PORT_clk7=,PORT_clk8=,PORT_clk9=,PORT_clkena0=PORT_UNUSED,PORT_clkena1=PORT_UNUSED,PORT_clkena2=PORT_UNUSED,PORT_clkena3=PORT_UNUSED,PORT_clkena4=PORT_UNUSED,PORT_clkena5=PORT_UNUSED,PORT_extclk0=PORT_UNUSED,PORT_extclk1=PORT_UNUSED,PORT_extclk2=PORT_UNUSED,PORT_extclk3=PORT_UNUSED,PORT_extclkena0=,PORT_extclkena1=,PORT_extclkena2=,PORT_extclkena3=,PRIMARY_CLOCK=,QUALIFY_CONF_DONE=,SCAN_CHAIN=,SCAN_CHAIN_MIF_FILE=,SCLKOUT0_PHASE_SHIFT=,SCLKOUT1_PHASE_SHIFT=,SELF_RESET_ON_GATED_LOSS_LOCK=,SELF_RESET_ON_LOSS_LOCK=,SKIP_VCO=,SPREAD_FREQUENCY=,SWITCH_OVER_COUNTER=,SWITCH_OVER_ON_GATED_LOCK=,SWITCH_OVER_ON_LOSSCLK=,SWITCH_OVER_TYPE=,USING_FBMIMICBIDIR_PORT=,VALID_LOCK_MULTIPLIER=,VCO_DIVIDE_BY=,VCO_FREQUENCY_CONTROL=,VCO_MULTIPLY_BY=,VCO_PHASE_SHIFT_STEP=,WIDTH_CLOCK=5,WIDTH_PHASECOUNTERSELECT=)(clock_source:19.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(ensamblado_procesador:1.0:AUTO_INTERRUPT_RECEIVER_INTERRUPTS_USED=1)(altera_jtag_avalon_master:19.1:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=7,COMPONENT_CLOCK=0,FAST_VER=0,FIFO_DEPTHS=2,PLI_PORT=50000,USE_PLI=0(altera_clock_bridge:19.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:19.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_jtag_dc_streaming:19.1:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0)(timing_adapter:19.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_sc_fifo:19.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_st_bytes_to_packets:19.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_st_packets_to_bytes:19.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_packets_to_master:19.1:EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1)(channel_adapter:19.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(channel_adapter:19.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:))(altera_avalon_new_sdram_controller:19.1:TAC=5.5,TMRD=3,TRCD=20.0,TRFC=70.0,TRP=20.0,TWR=14.0,addressWidth=25,bankWidth=2,casLatency=3,clockRate=50000000,columnWidth=10,componentName=disenyo_qsys_new_sdram_controller_0,dataWidth=32,generateSimulationModel=true,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=0,model=single_Micron_MT48LC4M32B2_7_chip,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=100.0,refreshPeriod=15.625,registerDataIn=true,rowWidth=13,size=134217728)(altera_up_avalon_ps2:18.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,avalon_bus_type=Memory Mapped,ref_clk_freq=5.0E7)(altera_up_avalon_sram:18.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,board=DE2-115,pixel_buffer=true)(altera_up_avalon_sys_sdram_pll:18.0:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_SPEEDGRADE=7,CIII_boards=DE0,CIV_boards=DE2-115,CV_boards=DE10-Standard,MAX10_boards=DE10-Lite,board=DE2-115,device_family=Cyclone IV E,gui_outclk=50.0,gui_refclk=50.0,other_boards=None,outclk=50.0,refclk=50.0(altera_up_altpll:18.0:DEVICE_FAMILY=Cyclone IV,OUTCLK0_DIV=1,OUTCLK0_MULT=1,OUTCLK1_DIV=1,OUTCLK1_MULT=1,OUTCLK2_DIV=1,OUTCLK2_MULT=1,PHASE_SHIFT=-3000,audio_clk_freq=12.288,gui_device_family=Cyclone IV E,type=System/SDRAM,video_in=5MP Digital Camera (THDB_D5M),video_out=4.3&quot; LCD (TRDB_LTM))(altera_up_avalon_reset_from_locked_signal:18.0:)(conduit:19.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0))(altera_up_avalon_video_dma_controller:18.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,addr_mode=Consecutive,back_start_address=136314880,color_bits=10,color_planes=3,dma_enabled=true,height=480,mode=From Memory to Stream,start_address=136314880,width=640)(altera_up_avalon_video_dual_clock_buffer:18.0:AUTO_CLOCK_STREAM_IN_CLOCK_RATE=50000000,AUTO_CLOCK_STREAM_OUT_CLOCK_RATE=25000000,AUTO_DEVICE_FAMILY=Cyclone IV E,color_bits=10,color_planes=3)(altera_up_avalon_video_pll:18.0:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_SPEEDGRADE=7,camera=5MP Digital Camera (THDB_D5M),device_family=Cyclone IV E,gui_refclk=50.0,gui_resolution=VGA 640x480,lcd=7&quot; LCD on VEEK-MT and MTL/MTL2 Modules,lcd_clk_en=false,refclk=50.0,resolution=VGA 640x480,vga_clk_en=true,video_in_clk_en=false(altera_up_altpll:18.0:DEVICE_FAMILY=Cyclone IV,OUTCLK0_DIV=2,OUTCLK0_MULT=1,OUTCLK1_DIV=2,OUTCLK1_MULT=1,OUTCLK2_DIV=3,OUTCLK2_MULT=2,PHASE_SHIFT=0,audio_clk_freq=12.288,gui_device_family=Cyclone IV E,type=Video,video_in=5MP Digital Camera (THDB_D5M),video_out=7&quot; LCD on VEEK-MT and MTL/MTL2 Modules)(altera_up_avalon_reset_from_locked_signal:18.0:)(conduit:19.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0))(altera_up_avalon_video_vga_controller:18.0:AUTO_CLK_CLOCK_RATE=25000000,AUTO_DEVICE_FAMILY=Cyclone IV E,board=DE2-115,device=VGA Connector,resolution=VGA 640x480,underflow_flag=false)(avalon:19.1:arbitrationPriority=1,baseAddress=0x08200000,defaultConnection=false)(avalon:19.1:arbitrationPriority=1,baseAddress=0x08000010,defaultConnection=false)(avalon:19.1:arbitrationPriority=1,baseAddress=0x08000000,defaultConnection=false)(avalon:19.1:arbitrationPriority=1,baseAddress=0x08200000,defaultConnection=false)(avalon:19.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:19.1:arbitrationPriority=1,baseAddress=0x08000010,defaultConnection=false)(avalon:19.1:arbitrationPriority=1,baseAddress=0x08000000,defaultConnection=false)(avalon:19.1:arbitrationPriority=1,baseAddress=0x08200000,defaultConnection=false)(avalon:19.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(interrupt:19.1:irqNumber=0)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)"
   instancePathKey="disenyo_qsys_tb:.:disenyo_qsys_inst"
   kind="disenyo_qsys"
   version="1.0"
   name="disenyo_qsys">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="AUTO_GENERATION_ID" value="1582828821" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_UNIQUE_ID" value="disenyo_qsys" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <generatedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_altpll_0.v"
       type="VERILOG" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/constantes.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/retardos.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/tipos.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/mux2_32.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/mux3_32.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/reg32.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/reg32pe.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/mux4_32.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/componentes_procesador.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/ensamblado_procesador.vhd"
       type="VHDL"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/componentesUC.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/ensambladoUC.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/automata_estado.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/componentes_decoder.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/decoder.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/decoExcep.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/decoFMT.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/decoMem.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/decoSec.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/decocamino.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/decoopALU.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/componentesUP.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/ensambladoUP.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/ALU.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/BR.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/FMTE.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/FMTI.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/FMTL.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/fuerza_bit_0.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/componentesSYS.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/ensambladoSYS.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/BR_CSR.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/ALU_CSR.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/camino_SYS.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/componentes_camino_SYS.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/componentes_control_SYS.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/control_SYS.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/automata_estado_SYS.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/componentes_decoSYS.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/decoSYS.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/decoCamino_SYS.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/decoExcep_SYS.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/gestorEventos.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/decoder_procedimientos_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/automata_estado_procedimientos_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/CLINT.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/BR_CSR_procedimientos.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_master_0.v"
       type="VERILOG" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_master_0_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_master_0_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_master_0_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_new_sdram_controller_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_new_sdram_controller_0_test_component.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_up_ps2.v"
       type="VERILOG" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_up_ps2_command_out.v"
       type="VERILOG" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_up_ps2_data_in.v"
       type="VERILOG" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_ps2_0.v"
       type="VERILOG" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_sram_0.v"
       type="VERILOG" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_sys_sdram_pll_0.v"
       type="VERILOG" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_up_altpll.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_up_avalon_reset_from_locked_signal.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_up_video_dma_control_slave.v"
       type="VERILOG" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_up_video_dma_to_memory.v"
       type="VERILOG" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_up_video_dma_to_stream.v"
       type="VERILOG" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_video_dma_controller_0.v"
       type="VERILOG" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_video_dual_clock_buffer_0.v"
       type="VERILOG" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_video_pll_0.v"
       type="VERILOG" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_up_avalon_video_vga_timing.v"
       type="VERILOG" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_video_vga_controller_0.v"
       type="VERILOG" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001.v"
       type="VERILOG" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/CODIGO/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/sopc_builder_ip/altera_avalon_altpll/altera_avalon_altpll_hw.tcl" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/CODIGO/ensamblado_placa/COMPONENTES/disenyo_qsys/ensamblado_UC_UP_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/altera_avalon_new_sdram_controller_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/university_program/input_output/altera_up_avalon_ps2/altera_up_avalon_ps2_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/university_program/input_output/altera_up_avalon_ps2/hdl/altera_up_ps2.v" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/university_program/input_output/altera_up_avalon_ps2/hdl/altera_up_ps2_command_out.v" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/university_program/input_output/altera_up_avalon_ps2/hdl/altera_up_ps2_data_in.v" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/university_program/memory/altera_up_avalon_sram/altera_up_avalon_sram_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/university_program/clocks/altera_up_avalon_sys_sdram_pll/altera_up_avalon_sys_sdram_pll_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/university_program/clocks/altera_up_altpll/altera_up_altpll_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/university_program/clocks/altera_up_avalon_reset_from_locked_signal/altera_up_avalon_reset_from_locked_signal_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/altera_up_avalon_video_dma_controller_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_control_slave.v" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_memory.v" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_stream.v" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dual_clock_buffer/altera_up_avalon_video_dual_clock_buffer_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/university_program/clocks/altera_up_avalon_video_pll/altera_up_avalon_video_pll_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/university_program/clocks/altera_up_altpll/altera_up_altpll_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/university_program/clocks/altera_up_avalon_reset_from_locked_signal/altera_up_avalon_reset_from_locked_signal_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_vga_controller/altera_up_avalon_video_vga_controller_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_vga_controller/hdl/altera_up_avalon_video_vga_timing.v" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="disenyo_qsys_tb" as="disenyo_qsys_inst" />
  <messages>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 4 starting:disenyo_qsys "submodules/disenyo_qsys"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>12</b> modules, <b>36</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>8</b> modules, <b>21</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>15</b> modules, <b>42</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces video_dma_controller_0.avalon_dma_master and video_dma_controller_0_avalon_dma_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces ensamblado_procesador_0.avalon_master and ensamblado_procesador_0_avalon_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces master_0.master and master_0_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sram_0_avalon_sram_slave_translator.avalon_anti_slave_0 and sram_0.avalon_sram_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces video_dma_controller_0_avalon_dma_control_slave_translator.avalon_anti_slave_0 and video_dma_controller_0.avalon_dma_control_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces ps2_0_avalon_ps2_slave_translator.avalon_anti_slave_0 and ps2_0.avalon_ps2_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces new_sdram_controller_0_s1_translator.avalon_anti_slave_0 and new_sdram_controller_0.s1</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>29</b> modules, <b>108</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>36</b> modules, <b>129</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>38</b> modules, <b>137</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_burst_transform"><![CDATA[After transform: <b>39</b> modules, <b>140</b> connections]]></message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>52</b> modules, <b>172</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>54</b> modules, <b>178</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_003.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux_002.src3 and cmd_mux_003.sink1</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux_001.sink3</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_003.src1 and rsp_mux_002.sink3</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>58</b> modules, <b>198</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>58</b> modules, <b>200</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>63</b> modules, <b>265</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>13</b> modules, <b>39</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>13</b> modules, <b>39</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_interrupt_mapper_transform"><![CDATA[After transform: <b>14</b> modules, <b>42</b> connections]]></message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>17</b> modules, <b>48</b> connections]]></message>
   <message level="Debug" culprit="disenyo_qsys_inst"><![CDATA["<b>disenyo_qsys_inst</b>" reuses <b>altpll</b> "<b>submodules/disenyo_qsys_altpll_0</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_inst"><![CDATA["<b>disenyo_qsys_inst</b>" reuses <b>ensamblado_procesador</b> "<b>submodules/ensamblado_procesador</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_inst"><![CDATA["<b>disenyo_qsys_inst</b>" reuses <b>altera_jtag_avalon_master</b> "<b>submodules/disenyo_qsys_master_0</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_inst"><![CDATA["<b>disenyo_qsys_inst</b>" reuses <b>altera_avalon_new_sdram_controller</b> "<b>submodules/disenyo_qsys_new_sdram_controller_0</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_inst"><![CDATA["<b>disenyo_qsys_inst</b>" reuses <b>altera_up_avalon_ps2</b> "<b>submodules/disenyo_qsys_ps2_0</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_inst"><![CDATA["<b>disenyo_qsys_inst</b>" reuses <b>altera_up_avalon_sram</b> "<b>submodules/disenyo_qsys_sram_0</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_inst"><![CDATA["<b>disenyo_qsys_inst</b>" reuses <b>altera_up_avalon_sys_sdram_pll</b> "<b>submodules/disenyo_qsys_sys_sdram_pll_0</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_inst"><![CDATA["<b>disenyo_qsys_inst</b>" reuses <b>altera_up_avalon_video_dma_controller</b> "<b>submodules/disenyo_qsys_video_dma_controller_0</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_inst"><![CDATA["<b>disenyo_qsys_inst</b>" reuses <b>altera_up_avalon_video_dual_clock_buffer</b> "<b>submodules/disenyo_qsys_video_dual_clock_buffer_0</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_inst"><![CDATA["<b>disenyo_qsys_inst</b>" reuses <b>altera_up_avalon_video_pll</b> "<b>submodules/disenyo_qsys_video_pll_0</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_inst"><![CDATA["<b>disenyo_qsys_inst</b>" reuses <b>altera_up_avalon_video_vga_controller</b> "<b>submodules/disenyo_qsys_video_vga_controller_0</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_inst"><![CDATA["<b>disenyo_qsys_inst</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/disenyo_qsys_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_inst"><![CDATA["<b>disenyo_qsys_inst</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/disenyo_qsys_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_inst"><![CDATA["<b>disenyo_qsys_inst</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_inst"><![CDATA["<b>disenyo_qsys_inst</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_inst"><![CDATA["<b>disenyo_qsys_inst</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="disenyo_qsys_inst"><![CDATA["<b>disenyo_qsys_tb</b>" instantiated <b>disenyo_qsys</b> "<b>disenyo_qsys_inst</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 15 starting:altpll "submodules/disenyo_qsys_altpll_0"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: /home/gerard/intelFPGA_lite/19.1/quartus/linux64/quartus_map not_a_project --generate_hdl_interface=/tmp/alt8319_1578282439392929242.dir/0005_sopcgen/disenyo_qsys_altpll_0.v --source=/tmp/alt8319_1578282439392929242.dir/0005_sopcgen/disenyo_qsys_altpll_0.v --set=HDL_INTERFACE_OUTPUT_PATH=/tmp/alt8319_1578282439392929242.dir/0006_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 1.159s</message>
   <message level="Info" culprit="altpll_0"><![CDATA["<b>disenyo_qsys_inst</b>" instantiated <b>altpll</b> "<b>altpll_0</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 14 starting:ensamblado_procesador "submodules/ensamblado_procesador"</message>
   <message level="Info" culprit="ensamblado_procesador_0"><![CDATA["<b>disenyo_qsys_inst</b>" instantiated <b>ensamblado_procesador</b> "<b>ensamblado_procesador_0</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 13 starting:altera_jtag_avalon_master "submodules/disenyo_qsys_master_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_jtag_dc_streaming</b> "<b>submodules/altera_avalon_st_jtag_interface</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>timing_adapter</b> "<b>submodules/disenyo_qsys_master_0_timing_adt</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_st_bytes_to_packets</b> "<b>submodules/altera_avalon_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_packets_to_master</b> "<b>submodules/altera_avalon_packets_to_master</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>channel_adapter</b> "<b>submodules/disenyo_qsys_master_0_b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>channel_adapter</b> "<b>submodules/disenyo_qsys_master_0_p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="master_0"><![CDATA["<b>disenyo_qsys_inst</b>" instantiated <b>altera_jtag_avalon_master</b> "<b>master_0</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 66 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>master_0</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 65 starting:timing_adapter "submodules/disenyo_qsys_master_0_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>master_0</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 64 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 63 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 62 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 61 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 60 starting:channel_adapter "submodules/disenyo_qsys_master_0_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>master_0</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 59 starting:channel_adapter "submodules/disenyo_qsys_master_0_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>master_0</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 69 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>disenyo_qsys_inst</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 21 starting:altera_avalon_new_sdram_controller "submodules/disenyo_qsys_new_sdram_controller_0"</message>
   <message level="Info" culprit="new_sdram_controller_0">Starting RTL generation for module 'disenyo_qsys_new_sdram_controller_0'</message>
   <message level="Info" culprit="new_sdram_controller_0">  Generation command is [exec /home/gerard/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/gerard/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/gerard/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/gerard/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/gerard/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/gerard/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=disenyo_qsys_new_sdram_controller_0 --dir=/tmp/alt8319_1578282439392929242.dir/0008_new_sdram_controller_0_gen/ --quartus_dir=/home/gerard/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8319_1578282439392929242.dir/0008_new_sdram_controller_0_gen//disenyo_qsys_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="new_sdram_controller_0">Done RTL generation for module 'disenyo_qsys_new_sdram_controller_0'</message>
   <message level="Info" culprit="new_sdram_controller_0"><![CDATA["<b>disenyo_qsys_inst</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>new_sdram_controller_0</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 20 starting:altera_up_avalon_ps2 "submodules/disenyo_qsys_ps2_0"</message>
   <message level="Info" culprit="ps2_0">Starting Generation of PS2 Controller</message>
   <message level="Info" culprit="ps2_0"><![CDATA["<b>disenyo_qsys_inst</b>" instantiated <b>altera_up_avalon_ps2</b> "<b>ps2_0</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 19 starting:altera_up_avalon_sram "submodules/disenyo_qsys_sram_0"</message>
   <message level="Info" culprit="sram_0">Starting Generation of the SRAM Controller</message>
   <message level="Info" culprit="sram_0"><![CDATA["<b>disenyo_qsys_inst</b>" instantiated <b>altera_up_avalon_sram</b> "<b>sram_0</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 18 starting:altera_up_avalon_sys_sdram_pll "submodules/disenyo_qsys_sys_sdram_pll_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>1</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="sys_sdram_pll_0"><![CDATA["<b>sys_sdram_pll_0</b>" reuses <b>altera_up_altpll</b> "<b>submodules/altera_up_altpll</b>"]]></message>
   <message level="Debug" culprit="sys_sdram_pll_0"><![CDATA["<b>sys_sdram_pll_0</b>" reuses <b>altera_up_avalon_reset_from_locked_signal</b> "<b>submodules/altera_up_avalon_reset_from_locked_signal</b>"]]></message>
   <message level="Info" culprit="sys_sdram_pll_0"><![CDATA["<b>disenyo_qsys_inst</b>" instantiated <b>altera_up_avalon_sys_sdram_pll</b> "<b>sys_sdram_pll_0</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 57 starting:altera_up_altpll "submodules/altera_up_altpll"</message>
   <message level="Info" culprit="sys_pll"><![CDATA["<b>sys_sdram_pll_0</b>" instantiated <b>altera_up_altpll</b> "<b>sys_pll</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 56 starting:altera_up_avalon_reset_from_locked_signal "submodules/altera_up_avalon_reset_from_locked_signal"</message>
   <message level="Info" culprit="reset_from_locked"><![CDATA["<b>sys_sdram_pll_0</b>" instantiated <b>altera_up_avalon_reset_from_locked_signal</b> "<b>reset_from_locked</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 19 starting:altera_up_avalon_video_dma_controller "submodules/disenyo_qsys_video_dma_controller_0"</message>
   <message level="Info" culprit="video_dma_controller_0">Starting Generation of Video DMA Controller</message>
   <message level="Info" culprit="video_dma_controller_0"><![CDATA["<b>disenyo_qsys_inst</b>" instantiated <b>altera_up_avalon_video_dma_controller</b> "<b>video_dma_controller_0</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 18 starting:altera_up_avalon_video_dual_clock_buffer "submodules/disenyo_qsys_video_dual_clock_buffer_0"</message>
   <message level="Info" culprit="video_dual_clock_buffer_0">Starting Generation of the Dual Clock Buffer</message>
   <message level="Info" culprit="video_dual_clock_buffer_0"><![CDATA["<b>disenyo_qsys_inst</b>" instantiated <b>altera_up_avalon_video_dual_clock_buffer</b> "<b>video_dual_clock_buffer_0</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 17 starting:altera_up_avalon_video_pll "submodules/disenyo_qsys_video_pll_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>1</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="video_pll_0"><![CDATA["<b>video_pll_0</b>" reuses <b>altera_up_altpll</b> "<b>submodules/altera_up_altpll</b>"]]></message>
   <message level="Debug" culprit="video_pll_0"><![CDATA["<b>video_pll_0</b>" reuses <b>altera_up_avalon_reset_from_locked_signal</b> "<b>submodules/altera_up_avalon_reset_from_locked_signal</b>"]]></message>
   <message level="Info" culprit="video_pll_0"><![CDATA["<b>disenyo_qsys_inst</b>" instantiated <b>altera_up_avalon_video_pll</b> "<b>video_pll_0</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 57 starting:altera_up_altpll "submodules/altera_up_altpll"</message>
   <message level="Info" culprit="sys_pll"><![CDATA["<b>sys_sdram_pll_0</b>" instantiated <b>altera_up_altpll</b> "<b>sys_pll</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 56 starting:altera_up_avalon_reset_from_locked_signal "submodules/altera_up_avalon_reset_from_locked_signal"</message>
   <message level="Info" culprit="reset_from_locked"><![CDATA["<b>sys_sdram_pll_0</b>" instantiated <b>altera_up_avalon_reset_from_locked_signal</b> "<b>reset_from_locked</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 18 starting:altera_up_avalon_video_vga_controller "submodules/disenyo_qsys_video_vga_controller_0"</message>
   <message level="Info" culprit="video_vga_controller_0">Starting Generation of VGA Controller</message>
   <message level="Info" culprit="video_vga_controller_0"><![CDATA["<b>disenyo_qsys_inst</b>" instantiated <b>altera_up_avalon_video_vga_controller</b> "<b>video_vga_controller_0</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 17 starting:altera_mm_interconnect "submodules/disenyo_qsys_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>55</b> modules, <b>184</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>55</b> modules, <b>184</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>55</b> modules, <b>184</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>55</b> modules, <b>184</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>55</b> modules, <b>184</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>55</b> modules, <b>184</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>55</b> modules, <b>184</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>55</b> modules, <b>184</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.040s/0.044s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.017s/0.018s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.020s/0.024s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.024s/0.028s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>59</b> modules, <b>196</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>disenyo_qsys_inst</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 53 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message
       level="Info"
       culprit="video_dma_controller_0_avalon_dma_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>video_dma_controller_0_avalon_dma_master_translator</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 50 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="sram_0_avalon_sram_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>sram_0_avalon_sram_slave_translator</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 46 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="video_dma_controller_0_avalon_dma_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>video_dma_controller_0_avalon_dma_master_agent</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 43 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="sram_0_avalon_sram_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>sram_0_avalon_sram_slave_agent</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 64 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 33 starting:altera_merlin_router "submodules/disenyo_qsys_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 32 starting:altera_merlin_router "submodules/disenyo_qsys_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 30 starting:altera_merlin_router "submodules/disenyo_qsys_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 29 starting:altera_merlin_router "submodules/disenyo_qsys_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 26 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="ensamblado_procesador_0_avalon_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>ensamblado_procesador_0_avalon_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 24 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="sram_0_avalon_sram_slave_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>sram_0_avalon_sram_slave_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 23 starting:altera_merlin_demultiplexer "submodules/disenyo_qsys_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 22 starting:altera_merlin_demultiplexer "submodules/disenyo_qsys_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 20 starting:altera_merlin_multiplexer "submodules/disenyo_qsys_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 19 starting:altera_merlin_multiplexer "submodules/disenyo_qsys_mm_interconnect_0_cmd_mux_001"</message>
   <message level="Info" culprit="cmd_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 16 starting:altera_merlin_demultiplexer "submodules/disenyo_qsys_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 15 starting:altera_merlin_demultiplexer "submodules/disenyo_qsys_mm_interconnect_0_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 12 starting:altera_merlin_multiplexer "submodules/disenyo_qsys_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 11 starting:altera_merlin_multiplexer "submodules/disenyo_qsys_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 9 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="sram_0_avalon_sram_slave_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>sram_0_avalon_sram_slave_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 7 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 3 starting:altera_avalon_st_adapter "submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 1 starting:error_adapter "submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 3 starting:altera_avalon_st_adapter "submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>error_adapter</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 0 starting:error_adapter "submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 70 starting:altera_irq_mapper "submodules/disenyo_qsys_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>disenyo_qsys_inst</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 69 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>disenyo_qsys_inst</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_clock_source:19.1:CLOCK_RATE=50000000,CLOCK_UNIT=1"
   instancePathKey="disenyo_qsys_tb:.:disenyo_qsys_inst_clk_bfm"
   kind="altera_avalon_clock_source"
   version="19.1"
   name="altera_avalon_clock_source">
  <generatedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/verbosity_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_clock_source.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/sopc_builder_ip/verification/altera_avalon_clock_source/altera_avalon_clock_source_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="disenyo_qsys_tb"
     as="disenyo_qsys_inst_clk_bfm,new_sdram_controller_0_my_partner_clk_bfm" />
  <messages>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 19 starting:altera_avalon_clock_source "submodules/altera_avalon_clock_source"</message>
   <message level="Info" culprit="disenyo_qsys_inst_clk_bfm"><![CDATA["<b>disenyo_qsys_tb</b>" instantiated <b>altera_avalon_clock_source</b> "<b>disenyo_qsys_inst_clk_bfm</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_reset_source:19.1:ASSERT_HIGH_RESET=0,INITIAL_RESET_CYCLES=50"
   instancePathKey="disenyo_qsys_tb:.:disenyo_qsys_inst_reset_bfm"
   kind="altera_avalon_reset_source"
   version="19.1"
   name="altera_avalon_reset_source">
  <generatedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/verbosity_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_reset_source.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/sopc_builder_ip/verification/altera_avalon_reset_source/altera_avalon_reset_source_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="disenyo_qsys_tb" as="disenyo_qsys_inst_reset_bfm" />
  <messages>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 18 starting:altera_avalon_reset_source "submodules/altera_avalon_reset_source"</message>
   <message level="Info" culprit="disenyo_qsys_inst_reset_bfm"><![CDATA["<b>disenyo_qsys_tb</b>" instantiated <b>altera_avalon_reset_source</b> "<b>disenyo_qsys_inst_reset_bfm</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/verbosity_pkg.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_sdram_partner_module:11.0:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone IV E,CAS_LATENCY=3,CONTR_NAME=disenyo_qsys_new_sdram_controller_0,SDRAM_BANK_WIDTH=2,SDRAM_COL_WIDTH=10,SDRAM_DATA_WIDTH=32,SDRAM_NUM_CHIPSELECTS=1,SDRAM_ROW_WIDTH=13"
   instancePathKey="disenyo_qsys_tb:.:new_sdram_controller_0_my_partner"
   kind="altera_sdram_partner_module"
   version="11.0"
   name="altera_sdram_partner_module">
  <parameter name="CAS_LATENCY" value="3" />
  <parameter name="CONTR_NAME" value="disenyo_qsys_new_sdram_controller_0" />
  <parameter name="SDRAM_DATA_WIDTH" value="32" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="SDRAM_BANK_WIDTH" value="2" />
  <parameter name="SDRAM_NUM_CHIPSELECTS" value="1" />
  <parameter name="SDRAM_ROW_WIDTH" value="13" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="SDRAM_COL_WIDTH" value="10" />
  <generatedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_sdram_partner_module.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/alt_mem_if/alt_mem_if_mem_models/altera_sdram_partner_module/sdram_partner_module_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="disenyo_qsys_tb" as="new_sdram_controller_0_my_partner" />
  <messages>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 17 starting:altera_sdram_partner_module "submodules/altera_sdram_partner_module"</message>
   <message level="Info" culprit="new_sdram_controller_0_my_partner">Starting RTL generation for partner module 'altera_sdram_partner_module'</message>
   <message level="Info" culprit="new_sdram_controller_0_my_partner">  Generation command is [exec /home/gerard/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/gerard/intelFPGA_lite/19.1/quartus/linux64/perl/lib -I /home/gerard/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/gerard/intelFPGA_lite/19.1/quartus/sopc_builder/bin/perl_lib -I /home/gerard/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/gerard/intelFPGA_lite/19.1/ip/altera/alt_mem_if/alt_mem_if_mem_models/altera_sdram_partner_module/ -I /home/gerard/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_sdram_partner_module -- /home/gerard/intelFPGA_lite/19.1/ip/altera/alt_mem_if/alt_mem_if_mem_models/altera_sdram_partner_module//em_altera_sodimm.pl --output_dir=/tmp/alt8319_1578282439392929242.dir/0004_sopcgen/ --quartus_dir=/home/gerard/intelFPGA_lite/19.1/quartus --language=verilog --sdram_data_width=32 --sdram_bank_width=2 --sdram_col_width=10 --sdram_row_width=13 --sdram_num_chipselects=1 --module_name=altera_sdram_partner_module --cas_latency=3]</message>
   <message level="Info" culprit="new_sdram_controller_0_my_partner"># 2020.02.27 19:40:26 (*) Starting SDRAM Simulation Partner Module generation</message>
   <message level="Info" culprit="new_sdram_controller_0_my_partner">Done RTL generation for module 'altera_sdram_partner_module'</message>
   <message level="Info" culprit="new_sdram_controller_0_my_partner"><![CDATA["<b>disenyo_qsys_tb</b>" instantiated <b>altera_sdram_partner_module</b> "<b>new_sdram_controller_0_my_partner</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altpll:19.1:AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_INCLK_INTERFACE_CLOCK_RATE=50000000,AVALON_USE_SEPARATE_SYSCLK=NO,BANDWIDTH=,BANDWIDTH_TYPE=AUTO,CLK0_DIVIDE_BY=1,CLK0_DUTY_CYCLE=50,CLK0_MULTIPLY_BY=2,CLK0_PHASE_SHIFT=0,CLK1_DIVIDE_BY=,CLK1_DUTY_CYCLE=,CLK1_MULTIPLY_BY=,CLK1_PHASE_SHIFT=,CLK2_DIVIDE_BY=,CLK2_DUTY_CYCLE=,CLK2_MULTIPLY_BY=,CLK2_PHASE_SHIFT=,CLK3_DIVIDE_BY=,CLK3_DUTY_CYCLE=,CLK3_MULTIPLY_BY=,CLK3_PHASE_SHIFT=,CLK4_DIVIDE_BY=,CLK4_DUTY_CYCLE=,CLK4_MULTIPLY_BY=,CLK4_PHASE_SHIFT=,CLK5_DIVIDE_BY=,CLK5_DUTY_CYCLE=,CLK5_MULTIPLY_BY=,CLK5_PHASE_SHIFT=,CLK6_DIVIDE_BY=,CLK6_DUTY_CYCLE=,CLK6_MULTIPLY_BY=,CLK6_PHASE_SHIFT=,CLK7_DIVIDE_BY=,CLK7_DUTY_CYCLE=,CLK7_MULTIPLY_BY=,CLK7_PHASE_SHIFT=,CLK8_DIVIDE_BY=,CLK8_DUTY_CYCLE=,CLK8_MULTIPLY_BY=,CLK8_PHASE_SHIFT=,CLK9_DIVIDE_BY=,CLK9_DUTY_CYCLE=,CLK9_MULTIPLY_BY=,CLK9_PHASE_SHIFT=,COMPENSATE_CLOCK=CLK0,DOWN_SPREAD=,DPA_DIVIDER=,DPA_DIVIDE_BY=,DPA_MULTIPLY_BY=,ENABLE_SWITCH_OVER_COUNTER=,EXTCLK0_DIVIDE_BY=,EXTCLK0_DUTY_CYCLE=,EXTCLK0_MULTIPLY_BY=,EXTCLK0_PHASE_SHIFT=,EXTCLK1_DIVIDE_BY=,EXTCLK1_DUTY_CYCLE=,EXTCLK1_MULTIPLY_BY=,EXTCLK1_PHASE_SHIFT=,EXTCLK2_DIVIDE_BY=,EXTCLK2_DUTY_CYCLE=,EXTCLK2_MULTIPLY_BY=,EXTCLK2_PHASE_SHIFT=,EXTCLK3_DIVIDE_BY=,EXTCLK3_DUTY_CYCLE=,EXTCLK3_MULTIPLY_BY=,EXTCLK3_PHASE_SHIFT=,FEEDBACK_SOURCE=,GATE_LOCK_COUNTER=,GATE_LOCK_SIGNAL=,HIDDEN_CONSTANTS=CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_UNUSED CT#PORT_clk1 PORT_UNUSED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 2 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 20000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#PORT_ARESET PORT_USED CT#BANDWIDTH_TYPE AUTO CT#INTENDED_DEVICE_FAMILY {Cyclone IV E} CT#PORT_SCANREAD PORT_UNUSED CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 1 CT#PORT_LOCKED PORT_USED,HIDDEN_CUSTOM_ELABORATION=altpll_avalon_elaboration,HIDDEN_CUSTOM_POST_EDIT=altpll_avalon_post_edit,HIDDEN_IF_PORTS=IF#phasecounterselect {input 4} IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#phaseupdown {input 0} IF#scandone {output 0} IF#readdata {output 32} IF#write {input 0} IF#scanclk {input 0} IF#phasedone {output 0} IF#address {input 2} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0} IF#scanclkena {input 0} IF#scandataout {output 0} IF#configupdate {input 0} IF#phasestep {input 0} IF#scandata {input 0},HIDDEN_IS_FIRST_EDIT=0,HIDDEN_IS_NUMERIC=IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#PLL_ENHPLL_CHECK 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1,HIDDEN_MF_PORTS=MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1,HIDDEN_PRIVATES=PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 1 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 1 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ0 100.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 1 PT#SPREAD_PERCENT 0.000 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE0 100.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK0 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#CLKLOSS_CHECK 0 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE0 50.00000000 PT#INTENDED_DEVICE_FAMILY {Cyclone IV E} PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1578839446449250.mif PT#ACTIVECLK_CHECK 0,HIDDEN_USED_PORTS=UP#locked used UP#c0 used UP#areset used UP#inclk0 used,INCLK0_INPUT_FREQUENCY=20000,INCLK1_INPUT_FREQUENCY=,INTENDED_DEVICE_FAMILY=Cyclone IV E,INVALID_LOCK_MULTIPLIER=,LOCK_HIGH=,LOCK_LOW=,OPERATION_MODE=NORMAL,PLL_TYPE=AUTO,PORT_ACTIVECLOCK=PORT_UNUSED,PORT_ARESET=PORT_USED,PORT_CLKBAD0=PORT_UNUSED,PORT_CLKBAD1=PORT_UNUSED,PORT_CLKLOSS=PORT_UNUSED,PORT_CLKSWITCH=PORT_UNUSED,PORT_CONFIGUPDATE=PORT_UNUSED,PORT_ENABLE0=,PORT_ENABLE1=,PORT_FBIN=PORT_UNUSED,PORT_FBOUT=,PORT_INCLK0=PORT_USED,PORT_INCLK1=PORT_UNUSED,PORT_LOCKED=PORT_USED,PORT_PFDENA=PORT_UNUSED,PORT_PHASECOUNTERSELECT=PORT_UNUSED,PORT_PHASEDONE=PORT_UNUSED,PORT_PHASESTEP=PORT_UNUSED,PORT_PHASEUPDOWN=PORT_UNUSED,PORT_PLLENA=PORT_UNUSED,PORT_SCANACLR=PORT_UNUSED,PORT_SCANCLK=PORT_UNUSED,PORT_SCANCLKENA=PORT_UNUSED,PORT_SCANDATA=PORT_UNUSED,PORT_SCANDATAOUT=PORT_UNUSED,PORT_SCANDONE=PORT_UNUSED,PORT_SCANREAD=PORT_UNUSED,PORT_SCANWRITE=PORT_UNUSED,PORT_SCLKOUT0=,PORT_SCLKOUT1=,PORT_VCOOVERRANGE=,PORT_VCOUNDERRANGE=,PORT_clk0=PORT_USED,PORT_clk1=PORT_UNUSED,PORT_clk2=PORT_UNUSED,PORT_clk3=PORT_UNUSED,PORT_clk4=PORT_UNUSED,PORT_clk5=PORT_UNUSED,PORT_clk6=,PORT_clk7=,PORT_clk8=,PORT_clk9=,PORT_clkena0=PORT_UNUSED,PORT_clkena1=PORT_UNUSED,PORT_clkena2=PORT_UNUSED,PORT_clkena3=PORT_UNUSED,PORT_clkena4=PORT_UNUSED,PORT_clkena5=PORT_UNUSED,PORT_extclk0=PORT_UNUSED,PORT_extclk1=PORT_UNUSED,PORT_extclk2=PORT_UNUSED,PORT_extclk3=PORT_UNUSED,PORT_extclkena0=,PORT_extclkena1=,PORT_extclkena2=,PORT_extclkena3=,PRIMARY_CLOCK=,QUALIFY_CONF_DONE=,SCAN_CHAIN=,SCAN_CHAIN_MIF_FILE=,SCLKOUT0_PHASE_SHIFT=,SCLKOUT1_PHASE_SHIFT=,SELF_RESET_ON_GATED_LOSS_LOCK=,SELF_RESET_ON_LOSS_LOCK=,SKIP_VCO=,SPREAD_FREQUENCY=,SWITCH_OVER_COUNTER=,SWITCH_OVER_ON_GATED_LOCK=,SWITCH_OVER_ON_LOSSCLK=,SWITCH_OVER_TYPE=,USING_FBMIMICBIDIR_PORT=,VALID_LOCK_MULTIPLIER=,VCO_DIVIDE_BY=,VCO_FREQUENCY_CONTROL=,VCO_MULTIPLY_BY=,VCO_PHASE_SHIFT_STEP=,WIDTH_CLOCK=5,WIDTH_PHASECOUNTERSELECT="
   instancePathKey="disenyo_qsys_tb:.:disenyo_qsys_inst:.:altpll_0"
   kind="altpll"
   version="19.1"
   name="disenyo_qsys_altpll_0">
  <parameter name="CLK3_PHASE_SHIFT" value="" />
  <parameter name="PORT_LOCKED" value="PORT_USED" />
  <parameter name="CLK2_PHASE_SHIFT" value="" />
  <parameter name="CLK4_PHASE_SHIFT" value="" />
  <parameter name="CLK5_DUTY_CYCLE" value="" />
  <parameter name="PORT_SCANDATAOUT" value="PORT_UNUSED" />
  <parameter name="CLK1_PHASE_SHIFT" value="" />
  <parameter name="CLK5_PHASE_SHIFT" value="" />
  <parameter name="HIDDEN_CUSTOM_ELABORATION" value="altpll_avalon_elaboration" />
  <parameter name="CLK8_DUTY_CYCLE" value="" />
  <parameter name="CLK0_DIVIDE_BY" value="1" />
  <parameter name="CLK7_PHASE_SHIFT" value="" />
  <parameter name="CLK0_PHASE_SHIFT" value="0" />
  <parameter name="CLK6_PHASE_SHIFT" value="" />
  <parameter name="CLK8_PHASE_SHIFT" value="" />
  <parameter name="PORT_clk8" value="" />
  <parameter name="INVALID_LOCK_MULTIPLIER" value="" />
  <parameter name="PORT_clk9" value="" />
  <parameter name="PORT_clk6" value="" />
  <parameter name="PORT_clk7" value="" />
  <parameter name="EXTCLK2_DIVIDE_BY" value="" />
  <parameter name="PORT_clk4" value="PORT_UNUSED" />
  <parameter name="PORT_clk5" value="PORT_UNUSED" />
  <parameter name="PORT_clk2" value="PORT_UNUSED" />
  <parameter name="EXTCLK3_DUTY_CYCLE" value="" />
  <parameter name="PORT_clk3" value="PORT_UNUSED" />
  <parameter name="PORT_clk0" value="PORT_USED" />
  <parameter name="PORT_clk1" value="PORT_UNUSED" />
  <parameter name="INCLK0_INPUT_FREQUENCY" value="20000" />
  <parameter name="PORT_extclkena0" value="" />
  <parameter name="SKIP_VCO" value="" />
  <parameter name="PORT_extclkena1" value="" />
  <parameter name="PORT_extclkena2" value="" />
  <parameter name="CLK2_DUTY_CYCLE" value="" />
  <parameter name="PORT_extclkena3" value="" />
  <parameter name="PORT_CONFIGUPDATE" value="PORT_UNUSED" />
  <parameter name="GATE_LOCK_SIGNAL" value="" />
  <parameter name="CLK7_DIVIDE_BY" value="" />
  <parameter name="CLK8_DIVIDE_BY" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_INCLK_INTERFACE_CLOCK_RATE" value="50000000" />
  <parameter name="PORT_ENABLE1" value="" />
  <parameter name="PORT_VCOUNDERRANGE" value="" />
  <parameter name="GATE_LOCK_COUNTER" value="" />
  <parameter name="ENABLE_SWITCH_OVER_COUNTER" value="" />
  <parameter name="SWITCH_OVER_TYPE" value="" />
  <parameter name="PORT_ENABLE0" value="" />
  <parameter name="EXTCLK3_DIVIDE_BY" value="" />
  <parameter name="PORT_SCANACLR" value="PORT_UNUSED" />
  <parameter name="CLK1_DIVIDE_BY" value="" />
  <parameter name="CLK9_DIVIDE_BY" value="" />
  <parameter name="FEEDBACK_SOURCE" value="" />
  <parameter name="CLK1_DUTY_CYCLE" value="" />
  <parameter name="BANDWIDTH_TYPE" value="AUTO" />
  <parameter name="SPREAD_FREQUENCY" value="" />
  <parameter name="PORT_PLLENA" value="PORT_UNUSED" />
  <parameter name="LOCK_HIGH" value="" />
  <parameter
     name="HIDDEN_USED_PORTS"
     value="UP#locked used UP#c0 used UP#areset used UP#inclk0 used" />
  <parameter name="EXTCLK1_DIVIDE_BY" value="" />
  <parameter name="DOWN_SPREAD" value="" />
  <parameter name="PORT_SCANDONE" value="PORT_UNUSED" />
  <parameter name="SWITCH_OVER_ON_LOSSCLK" value="" />
  <parameter name="PORT_SCANCLKENA" value="PORT_UNUSED" />
  <parameter name="PORT_FBOUT" value="" />
  <parameter name="VCO_FREQUENCY_CONTROL" value="" />
  <parameter
     name="HIDDEN_IF_PORTS"
     value="IF#phasecounterselect {input 4} IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#phaseupdown {input 0} IF#scandone {output 0} IF#readdata {output 32} IF#write {input 0} IF#scanclk {input 0} IF#phasedone {output 0} IF#address {input 2} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0} IF#scanclkena {input 0} IF#scandataout {output 0} IF#configupdate {input 0} IF#phasestep {input 0} IF#scandata {input 0}" />
  <parameter
     name="HIDDEN_MF_PORTS"
     value="MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1" />
  <parameter name="CLK9_PHASE_SHIFT" value="" />
  <parameter name="CLK6_DIVIDE_BY" value="" />
  <parameter name="CLK3_DIVIDE_BY" value="" />
  <parameter name="EXTCLK0_MULTIPLY_BY" value="" />
  <parameter name="PORT_PHASEUPDOWN" value="PORT_UNUSED" />
  <parameter name="BANDWIDTH" value="" />
  <parameter name="CLK0_DUTY_CYCLE" value="50" />
  <parameter name="WIDTH_CLOCK" value="5" />
  <parameter name="EXTCLK1_MULTIPLY_BY" value="" />
  <parameter name="VCO_PHASE_SHIFT_STEP" value="" />
  <parameter name="PLL_TYPE" value="AUTO" />
  <parameter name="EXTCLK2_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK3_MULTIPLY_BY" value="" />
  <parameter name="CLK4_DIVIDE_BY" value="" />
  <parameter name="PORT_FBIN" value="PORT_UNUSED" />
  <parameter name="SWITCH_OVER_ON_GATED_LOCK" value="" />
  <parameter name="PORT_PHASECOUNTERSELECT" value="PORT_UNUSED" />
  <parameter name="PORT_VCOOVERRANGE" value="" />
  <parameter name="DPA_DIVIDE_BY" value="" />
  <parameter
     name="HIDDEN_PRIVATES"
     value="PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 1 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 1 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ0 100.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 1 PT#SPREAD_PERCENT 0.000 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE0 100.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK0 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#CLKLOSS_CHECK 0 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE0 50.00000000 PT#INTENDED_DEVICE_FAMILY {Cyclone IV E} PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1578839446449250.mif PT#ACTIVECLK_CHECK 0" />
  <parameter name="VCO_DIVIDE_BY" value="" />
  <parameter name="CLK3_DUTY_CYCLE" value="" />
  <parameter name="SCAN_CHAIN" value="" />
  <parameter name="LOCK_LOW" value="" />
  <parameter name="CLK0_MULTIPLY_BY" value="2" />
  <parameter name="PORT_SCANWRITE" value="PORT_UNUSED" />
  <parameter name="CLK1_MULTIPLY_BY" value="" />
  <parameter name="PORT_SCLKOUT1" value="" />
  <parameter
     name="HIDDEN_IS_NUMERIC"
     value="IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#PLL_ENHPLL_CHECK 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1" />
  <parameter name="CLK3_MULTIPLY_BY" value="" />
  <parameter name="PORT_CLKLOSS" value="PORT_UNUSED" />
  <parameter name="CLK2_MULTIPLY_BY" value="" />
  <parameter name="CLK4_MULTIPLY_BY" value="" />
  <parameter name="PORT_SCLKOUT0" value="" />
  <parameter name="PORT_SCANREAD" value="PORT_UNUSED" />
  <parameter name="CLK4_DUTY_CYCLE" value="" />
  <parameter name="PORT_clkena0" value="PORT_UNUSED" />
  <parameter name="PORT_PHASEDONE" value="PORT_UNUSED" />
  <parameter name="PORT_clkena1" value="PORT_UNUSED" />
  <parameter name="PORT_clkena2" value="PORT_UNUSED" />
  <parameter name="PORT_PFDENA" value="PORT_UNUSED" />
  <parameter name="PORT_clkena3" value="PORT_UNUSED" />
  <parameter name="PORT_SCANDATA" value="PORT_UNUSED" />
  <parameter name="CLK6_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK0_DIVIDE_BY" value="" />
  <parameter name="CLK5_MULTIPLY_BY" value="" />
  <parameter name="INTENDED_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="OPERATION_MODE" value="NORMAL" />
  <parameter name="EXTCLK2_DUTY_CYCLE" value="" />
  <parameter name="WIDTH_PHASECOUNTERSELECT" value="" />
  <parameter name="SWITCH_OVER_COUNTER" value="" />
  <parameter name="CLK7_MULTIPLY_BY" value="" />
  <parameter name="PORT_clkena4" value="PORT_UNUSED" />
  <parameter name="PORT_clkena5" value="PORT_UNUSED" />
  <parameter name="SCAN_CHAIN_MIF_FILE" value="" />
  <parameter name="CLK8_MULTIPLY_BY" value="" />
  <parameter name="CLK9_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK2_PHASE_SHIFT" value="" />
  <parameter name="COMPENSATE_CLOCK" value="CLK0" />
  <parameter name="PORT_INCLK0" value="PORT_USED" />
  <parameter name="PORT_CLKSWITCH" value="PORT_UNUSED" />
  <parameter name="EXTCLK3_PHASE_SHIFT" value="" />
  <parameter name="PORT_INCLK1" value="PORT_UNUSED" />
  <parameter name="CLK5_DIVIDE_BY" value="" />
  <parameter name="CLK9_DUTY_CYCLE" value="" />
  <parameter name="CLK6_DUTY_CYCLE" value="" />
  <parameter name="DPA_DIVIDER" value="" />
  <parameter name="VCO_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK1_PHASE_SHIFT" value="" />
  <parameter
     name="HIDDEN_CONSTANTS"
     value="CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_UNUSED CT#PORT_clk1 PORT_UNUSED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 2 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 20000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#PORT_ARESET PORT_USED CT#BANDWIDTH_TYPE AUTO CT#INTENDED_DEVICE_FAMILY {Cyclone IV E} CT#PORT_SCANREAD PORT_UNUSED CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 1 CT#PORT_LOCKED PORT_USED" />
  <parameter name="EXTCLK0_PHASE_SHIFT" value="" />
  <parameter name="AVALON_USE_SEPARATE_SYSCLK" value="NO" />
  <parameter name="SELF_RESET_ON_LOSS_LOCK" value="" />
  <parameter name="CLK2_DIVIDE_BY" value="" />
  <parameter name="PORT_PHASESTEP" value="PORT_UNUSED" />
  <parameter name="USING_FBMIMICBIDIR_PORT" value="" />
  <parameter name="PORT_CLKBAD1" value="PORT_UNUSED" />
  <parameter name="QUALIFY_CONF_DONE" value="" />
  <parameter name="PORT_ARESET" value="PORT_USED" />
  <parameter name="DPA_MULTIPLY_BY" value="" />
  <parameter name="INCLK1_INPUT_FREQUENCY" value="" />
  <parameter name="CLK7_DUTY_CYCLE" value="" />
  <parameter name="EXTCLK0_DUTY_CYCLE" value="" />
  <parameter name="HIDDEN_CUSTOM_POST_EDIT" value="altpll_avalon_post_edit" />
  <parameter name="HIDDEN_IS_FIRST_EDIT" value="0" />
  <parameter name="VALID_LOCK_MULTIPLIER" value="" />
  <parameter name="PRIMARY_CLOCK" value="" />
  <parameter name="SELF_RESET_ON_GATED_LOSS_LOCK" value="" />
  <parameter name="SCLKOUT0_PHASE_SHIFT" value="" />
  <parameter name="PORT_ACTIVECLOCK" value="PORT_UNUSED" />
  <parameter name="PORT_SCANCLK" value="PORT_UNUSED" />
  <parameter name="SCLKOUT1_PHASE_SHIFT" value="" />
  <parameter name="PORT_extclk3" value="PORT_UNUSED" />
  <parameter name="EXTCLK1_DUTY_CYCLE" value="" />
  <parameter name="PORT_extclk0" value="PORT_UNUSED" />
  <parameter name="PORT_CLKBAD0" value="PORT_UNUSED" />
  <parameter name="PORT_extclk2" value="PORT_UNUSED" />
  <parameter name="PORT_extclk1" value="PORT_UNUSED" />
  <generatedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_altpll_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/sopc_builder_ip/altera_avalon_altpll/altera_avalon_altpll_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="disenyo_qsys" as="altpll_0" />
  <messages>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 15 starting:altpll "submodules/disenyo_qsys_altpll_0"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: /home/gerard/intelFPGA_lite/19.1/quartus/linux64/quartus_map not_a_project --generate_hdl_interface=/tmp/alt8319_1578282439392929242.dir/0005_sopcgen/disenyo_qsys_altpll_0.v --source=/tmp/alt8319_1578282439392929242.dir/0005_sopcgen/disenyo_qsys_altpll_0.v --set=HDL_INTERFACE_OUTPUT_PATH=/tmp/alt8319_1578282439392929242.dir/0006_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 1.159s</message>
   <message level="Info" culprit="altpll_0"><![CDATA["<b>disenyo_qsys_inst</b>" instantiated <b>altpll</b> "<b>altpll_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="ensamblado_procesador:1.0:AUTO_INTERRUPT_RECEIVER_INTERRUPTS_USED=1"
   instancePathKey="disenyo_qsys_tb:.:disenyo_qsys_inst:.:ensamblado_procesador_0"
   kind="ensamblado_procesador"
   version="1.0"
   name="ensamblado_procesador">
  <parameter name="AUTO_INTERRUPT_RECEIVER_INTERRUPTS_USED" value="1" />
  <generatedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/constantes.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/retardos.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/tipos.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/mux2_32.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/mux3_32.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/reg32.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/reg32pe.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/mux4_32.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/componentes_procesador.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/ensamblado_procesador.vhd"
       type="VHDL"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/componentesUC.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/ensambladoUC.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/automata_estado.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/componentes_decoder.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/decoder.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/decoExcep.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/decoFMT.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/decoMem.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/decoSec.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/decocamino.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/decoopALU.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/componentesUP.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/ensambladoUP.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/ALU.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/BR.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/FMTE.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/FMTI.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/FMTL.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/fuerza_bit_0.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/componentesSYS.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/ensambladoSYS.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/BR_CSR.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/ALU_CSR.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/camino_SYS.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/componentes_camino_SYS.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/componentes_control_SYS.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/control_SYS.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/automata_estado_SYS.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/componentes_decoSYS.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/decoSYS.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/decoCamino_SYS.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/decoExcep_SYS.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/gestorEventos.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/decoder_procedimientos_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/automata_estado_procedimientos_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/CLINT.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/BR_CSR_procedimientos.vhd"
       type="VHDL"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/CODIGO/ensamblado_placa/COMPONENTES/disenyo_qsys/ensamblado_UC_UP_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="disenyo_qsys" as="ensamblado_procesador_0" />
  <messages>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 14 starting:ensamblado_procesador "submodules/ensamblado_procesador"</message>
   <message level="Info" culprit="ensamblado_procesador_0"><![CDATA["<b>disenyo_qsys_inst</b>" instantiated <b>ensamblado_procesador</b> "<b>ensamblado_procesador_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_jtag_avalon_master:19.1:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=7,COMPONENT_CLOCK=0,FAST_VER=0,FIFO_DEPTHS=2,PLI_PORT=50000,USE_PLI=0(altera_clock_bridge:19.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:19.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_jtag_dc_streaming:19.1:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0)(timing_adapter:19.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_sc_fifo:19.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_st_bytes_to_packets:19.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_st_packets_to_bytes:19.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_packets_to_master:19.1:EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1)(channel_adapter:19.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(channel_adapter:19.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)"
   instancePathKey="disenyo_qsys_tb:.:disenyo_qsys_inst:.:master_0"
   kind="altera_jtag_avalon_master"
   version="19.1"
   name="disenyo_qsys_master_0">
  <parameter name="FAST_VER" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="USE_PLI" value="0" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="FIFO_DEPTHS" value="2" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <generatedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_master_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_master_0_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_master_0_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_master_0_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="disenyo_qsys" as="master_0" />
  <messages>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 13 starting:altera_jtag_avalon_master "submodules/disenyo_qsys_master_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_jtag_dc_streaming</b> "<b>submodules/altera_avalon_st_jtag_interface</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>timing_adapter</b> "<b>submodules/disenyo_qsys_master_0_timing_adt</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_st_bytes_to_packets</b> "<b>submodules/altera_avalon_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_packets_to_master</b> "<b>submodules/altera_avalon_packets_to_master</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>channel_adapter</b> "<b>submodules/disenyo_qsys_master_0_b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>channel_adapter</b> "<b>submodules/disenyo_qsys_master_0_p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="master_0"><![CDATA["<b>disenyo_qsys_inst</b>" instantiated <b>altera_jtag_avalon_master</b> "<b>master_0</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 66 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>master_0</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 65 starting:timing_adapter "submodules/disenyo_qsys_master_0_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>master_0</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 64 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 63 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 62 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 61 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 60 starting:channel_adapter "submodules/disenyo_qsys_master_0_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>master_0</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 59 starting:channel_adapter "submodules/disenyo_qsys_master_0_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>master_0</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 69 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>disenyo_qsys_inst</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_new_sdram_controller:19.1:TAC=5.5,TMRD=3,TRCD=20.0,TRFC=70.0,TRP=20.0,TWR=14.0,addressWidth=25,bankWidth=2,casLatency=3,clockRate=50000000,columnWidth=10,componentName=disenyo_qsys_new_sdram_controller_0,dataWidth=32,generateSimulationModel=true,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=0,model=single_Micron_MT48LC4M32B2_7_chip,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=100.0,refreshPeriod=15.625,registerDataIn=true,rowWidth=13,size=134217728"
   instancePathKey="disenyo_qsys_tb:.:disenyo_qsys_inst:.:new_sdram_controller_0"
   kind="altera_avalon_new_sdram_controller"
   version="19.1"
   name="disenyo_qsys_new_sdram_controller_0">
  <parameter name="registerDataIn" value="true" />
  <parameter name="casLatency" value="3" />
  <parameter name="refreshPeriod" value="15.625" />
  <parameter name="masteredTristateBridgeSlave" value="0" />
  <parameter name="TMRD" value="3" />
  <parameter name="pinsSharedViaTriState" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="TRP" value="20.0" />
  <parameter name="numberOfChipSelects" value="1" />
  <parameter name="columnWidth" value="10" />
  <parameter name="componentName" value="disenyo_qsys_new_sdram_controller_0" />
  <parameter name="TRFC" value="70.0" />
  <parameter name="generateSimulationModel" value="true" />
  <parameter name="dataWidth" value="32" />
  <parameter name="rowWidth" value="13" />
  <parameter name="bankWidth" value="2" />
  <parameter name="powerUpDelay" value="100.0" />
  <parameter name="TWR" value="14.0" />
  <parameter name="size" value="134217728" />
  <parameter name="TAC" value="5.5" />
  <parameter name="initRefreshCommands" value="2" />
  <parameter name="TRCD" value="20.0" />
  <parameter name="initNOPDelay" value="0.0" />
  <parameter name="addressWidth" value="25" />
  <parameter name="numberOfBanks" value="4" />
  <generatedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_new_sdram_controller_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_new_sdram_controller_0_test_component.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/altera_avalon_new_sdram_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="disenyo_qsys" as="new_sdram_controller_0" />
  <messages>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 21 starting:altera_avalon_new_sdram_controller "submodules/disenyo_qsys_new_sdram_controller_0"</message>
   <message level="Info" culprit="new_sdram_controller_0">Starting RTL generation for module 'disenyo_qsys_new_sdram_controller_0'</message>
   <message level="Info" culprit="new_sdram_controller_0">  Generation command is [exec /home/gerard/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/gerard/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/gerard/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/gerard/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/gerard/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/gerard/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=disenyo_qsys_new_sdram_controller_0 --dir=/tmp/alt8319_1578282439392929242.dir/0008_new_sdram_controller_0_gen/ --quartus_dir=/home/gerard/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8319_1578282439392929242.dir/0008_new_sdram_controller_0_gen//disenyo_qsys_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="new_sdram_controller_0">Done RTL generation for module 'disenyo_qsys_new_sdram_controller_0'</message>
   <message level="Info" culprit="new_sdram_controller_0"><![CDATA["<b>disenyo_qsys_inst</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>new_sdram_controller_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_ps2:18.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,avalon_bus_type=Memory Mapped,ref_clk_freq=5.0E7"
   instancePathKey="disenyo_qsys_tb:.:disenyo_qsys_inst:.:ps2_0"
   kind="altera_up_avalon_ps2"
   version="18.0"
   name="disenyo_qsys_ps2_0">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="ref_clk_freq" value="5.0E7" />
  <parameter name="avalon_bus_type" value="Memory Mapped" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <generatedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_up_ps2.v"
       type="VERILOG" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_up_ps2_command_out.v"
       type="VERILOG" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_up_ps2_data_in.v"
       type="VERILOG" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_ps2_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/university_program/input_output/altera_up_avalon_ps2/altera_up_avalon_ps2_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/university_program/input_output/altera_up_avalon_ps2/hdl/altera_up_ps2.v" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/university_program/input_output/altera_up_avalon_ps2/hdl/altera_up_ps2_command_out.v" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/university_program/input_output/altera_up_avalon_ps2/hdl/altera_up_ps2_data_in.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="disenyo_qsys" as="ps2_0" />
  <messages>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 20 starting:altera_up_avalon_ps2 "submodules/disenyo_qsys_ps2_0"</message>
   <message level="Info" culprit="ps2_0">Starting Generation of PS2 Controller</message>
   <message level="Info" culprit="ps2_0"><![CDATA["<b>disenyo_qsys_inst</b>" instantiated <b>altera_up_avalon_ps2</b> "<b>ps2_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_sram:18.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,board=DE2-115,pixel_buffer=true"
   instancePathKey="disenyo_qsys_tb:.:disenyo_qsys_inst:.:sram_0"
   kind="altera_up_avalon_sram"
   version="18.0"
   name="disenyo_qsys_sram_0">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="pixel_buffer" value="true" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="board" value="DE2-115" />
  <generatedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_sram_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/university_program/memory/altera_up_avalon_sram/altera_up_avalon_sram_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="disenyo_qsys" as="sram_0" />
  <messages>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 19 starting:altera_up_avalon_sram "submodules/disenyo_qsys_sram_0"</message>
   <message level="Info" culprit="sram_0">Starting Generation of the SRAM Controller</message>
   <message level="Info" culprit="sram_0"><![CDATA["<b>disenyo_qsys_inst</b>" instantiated <b>altera_up_avalon_sram</b> "<b>sram_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_sys_sdram_pll:18.0:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_SPEEDGRADE=7,CIII_boards=DE0,CIV_boards=DE2-115,CV_boards=DE10-Standard,MAX10_boards=DE10-Lite,board=DE2-115,device_family=Cyclone IV E,gui_outclk=50.0,gui_refclk=50.0,other_boards=None,outclk=50.0,refclk=50.0(altera_up_altpll:18.0:DEVICE_FAMILY=Cyclone IV,OUTCLK0_DIV=1,OUTCLK0_MULT=1,OUTCLK1_DIV=1,OUTCLK1_MULT=1,OUTCLK2_DIV=1,OUTCLK2_MULT=1,PHASE_SHIFT=-3000,audio_clk_freq=12.288,gui_device_family=Cyclone IV E,type=System/SDRAM,video_in=5MP Digital Camera (THDB_D5M),video_out=4.3&quot; LCD (TRDB_LTM))(altera_up_avalon_reset_from_locked_signal:18.0:)(conduit:19.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)"
   instancePathKey="disenyo_qsys_tb:.:disenyo_qsys_inst:.:sys_sdram_pll_0"
   kind="altera_up_avalon_sys_sdram_pll"
   version="18.0"
   name="disenyo_qsys_sys_sdram_pll_0">
  <parameter name="outclk" value="50.0" />
  <parameter name="other_boards" value="None" />
  <parameter name="refclk" value="50.0" />
  <parameter name="device_family" value="Cyclone IV E" />
  <parameter name="CIV_boards" value="DE2-115" />
  <parameter name="MAX10_boards" value="DE10-Lite" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="gui_refclk" value="50.0" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="gui_outclk" value="50.0" />
  <parameter name="CV_boards" value="DE10-Standard" />
  <parameter name="CIII_boards" value="DE0" />
  <parameter name="board" value="DE2-115" />
  <generatedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_sys_sdram_pll_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_up_altpll.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_up_avalon_reset_from_locked_signal.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/university_program/clocks/altera_up_avalon_sys_sdram_pll/altera_up_avalon_sys_sdram_pll_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/university_program/clocks/altera_up_altpll/altera_up_altpll_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/university_program/clocks/altera_up_avalon_reset_from_locked_signal/altera_up_avalon_reset_from_locked_signal_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="disenyo_qsys" as="sys_sdram_pll_0" />
  <messages>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 18 starting:altera_up_avalon_sys_sdram_pll "submodules/disenyo_qsys_sys_sdram_pll_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>1</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="sys_sdram_pll_0"><![CDATA["<b>sys_sdram_pll_0</b>" reuses <b>altera_up_altpll</b> "<b>submodules/altera_up_altpll</b>"]]></message>
   <message level="Debug" culprit="sys_sdram_pll_0"><![CDATA["<b>sys_sdram_pll_0</b>" reuses <b>altera_up_avalon_reset_from_locked_signal</b> "<b>submodules/altera_up_avalon_reset_from_locked_signal</b>"]]></message>
   <message level="Info" culprit="sys_sdram_pll_0"><![CDATA["<b>disenyo_qsys_inst</b>" instantiated <b>altera_up_avalon_sys_sdram_pll</b> "<b>sys_sdram_pll_0</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 57 starting:altera_up_altpll "submodules/altera_up_altpll"</message>
   <message level="Info" culprit="sys_pll"><![CDATA["<b>sys_sdram_pll_0</b>" instantiated <b>altera_up_altpll</b> "<b>sys_pll</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 56 starting:altera_up_avalon_reset_from_locked_signal "submodules/altera_up_avalon_reset_from_locked_signal"</message>
   <message level="Info" culprit="reset_from_locked"><![CDATA["<b>sys_sdram_pll_0</b>" instantiated <b>altera_up_avalon_reset_from_locked_signal</b> "<b>reset_from_locked</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_dma_controller:18.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,addr_mode=Consecutive,back_start_address=136314880,color_bits=10,color_planes=3,dma_enabled=true,height=480,mode=From Memory to Stream,start_address=136314880,width=640"
   instancePathKey="disenyo_qsys_tb:.:disenyo_qsys_inst:.:video_dma_controller_0"
   kind="altera_up_avalon_video_dma_controller"
   version="18.0"
   name="disenyo_qsys_video_dma_controller_0">
  <parameter name="mode" value="From Memory to Stream" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="dma_enabled" value="true" />
  <parameter name="color_bits" value="10" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="start_address" value="136314880" />
  <parameter name="addr_mode" value="Consecutive" />
  <parameter name="width" value="640" />
  <parameter name="color_planes" value="3" />
  <parameter name="back_start_address" value="136314880" />
  <parameter name="height" value="480" />
  <generatedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_up_video_dma_control_slave.v"
       type="VERILOG" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_up_video_dma_to_memory.v"
       type="VERILOG" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_up_video_dma_to_stream.v"
       type="VERILOG" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_video_dma_controller_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/altera_up_avalon_video_dma_controller_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_control_slave.v" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_memory.v" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_stream.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="disenyo_qsys" as="video_dma_controller_0" />
  <messages>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 19 starting:altera_up_avalon_video_dma_controller "submodules/disenyo_qsys_video_dma_controller_0"</message>
   <message level="Info" culprit="video_dma_controller_0">Starting Generation of Video DMA Controller</message>
   <message level="Info" culprit="video_dma_controller_0"><![CDATA["<b>disenyo_qsys_inst</b>" instantiated <b>altera_up_avalon_video_dma_controller</b> "<b>video_dma_controller_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_dual_clock_buffer:18.0:AUTO_CLOCK_STREAM_IN_CLOCK_RATE=50000000,AUTO_CLOCK_STREAM_OUT_CLOCK_RATE=25000000,AUTO_DEVICE_FAMILY=Cyclone IV E,color_bits=10,color_planes=3"
   instancePathKey="disenyo_qsys_tb:.:disenyo_qsys_inst:.:video_dual_clock_buffer_0"
   kind="altera_up_avalon_video_dual_clock_buffer"
   version="18.0"
   name="disenyo_qsys_video_dual_clock_buffer_0">
  <parameter name="color_bits" value="10" />
  <parameter name="AUTO_CLOCK_STREAM_OUT_CLOCK_RATE" value="25000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLOCK_STREAM_IN_CLOCK_RATE" value="50000000" />
  <parameter name="color_planes" value="3" />
  <generatedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_video_dual_clock_buffer_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dual_clock_buffer/altera_up_avalon_video_dual_clock_buffer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="disenyo_qsys" as="video_dual_clock_buffer_0" />
  <messages>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 18 starting:altera_up_avalon_video_dual_clock_buffer "submodules/disenyo_qsys_video_dual_clock_buffer_0"</message>
   <message level="Info" culprit="video_dual_clock_buffer_0">Starting Generation of the Dual Clock Buffer</message>
   <message level="Info" culprit="video_dual_clock_buffer_0"><![CDATA["<b>disenyo_qsys_inst</b>" instantiated <b>altera_up_avalon_video_dual_clock_buffer</b> "<b>video_dual_clock_buffer_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_pll:18.0:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_SPEEDGRADE=7,camera=5MP Digital Camera (THDB_D5M),device_family=Cyclone IV E,gui_refclk=50.0,gui_resolution=VGA 640x480,lcd=7&quot; LCD on VEEK-MT and MTL/MTL2 Modules,lcd_clk_en=false,refclk=50.0,resolution=VGA 640x480,vga_clk_en=true,video_in_clk_en=false(altera_up_altpll:18.0:DEVICE_FAMILY=Cyclone IV,OUTCLK0_DIV=2,OUTCLK0_MULT=1,OUTCLK1_DIV=2,OUTCLK1_MULT=1,OUTCLK2_DIV=3,OUTCLK2_MULT=2,PHASE_SHIFT=0,audio_clk_freq=12.288,gui_device_family=Cyclone IV E,type=Video,video_in=5MP Digital Camera (THDB_D5M),video_out=7&quot; LCD on VEEK-MT and MTL/MTL2 Modules)(altera_up_avalon_reset_from_locked_signal:18.0:)(conduit:19.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)"
   instancePathKey="disenyo_qsys_tb:.:disenyo_qsys_inst:.:video_pll_0"
   kind="altera_up_avalon_video_pll"
   version="18.0"
   name="disenyo_qsys_video_pll_0">
  <parameter name="lcd_clk_en" value="false" />
  <parameter name="gui_refclk" value="50.0" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="refclk" value="50.0" />
  <parameter name="device_family" value="Cyclone IV E" />
  <parameter name="gui_resolution" value="VGA 640x480" />
  <parameter name="video_in_clk_en" value="false" />
  <parameter name="camera" value="5MP Digital Camera (THDB_D5M)" />
  <parameter name="lcd" value="7&quot; LCD on VEEK-MT and MTL/MTL2 Modules" />
  <parameter name="vga_clk_en" value="true" />
  <parameter name="resolution" value="VGA 640x480" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <generatedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_video_pll_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_up_altpll.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_up_avalon_reset_from_locked_signal.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/university_program/clocks/altera_up_avalon_video_pll/altera_up_avalon_video_pll_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/university_program/clocks/altera_up_altpll/altera_up_altpll_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/university_program/clocks/altera_up_avalon_reset_from_locked_signal/altera_up_avalon_reset_from_locked_signal_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="disenyo_qsys" as="video_pll_0" />
  <messages>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 17 starting:altera_up_avalon_video_pll "submodules/disenyo_qsys_video_pll_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>1</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="video_pll_0"><![CDATA["<b>video_pll_0</b>" reuses <b>altera_up_altpll</b> "<b>submodules/altera_up_altpll</b>"]]></message>
   <message level="Debug" culprit="video_pll_0"><![CDATA["<b>video_pll_0</b>" reuses <b>altera_up_avalon_reset_from_locked_signal</b> "<b>submodules/altera_up_avalon_reset_from_locked_signal</b>"]]></message>
   <message level="Info" culprit="video_pll_0"><![CDATA["<b>disenyo_qsys_inst</b>" instantiated <b>altera_up_avalon_video_pll</b> "<b>video_pll_0</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 57 starting:altera_up_altpll "submodules/altera_up_altpll"</message>
   <message level="Info" culprit="sys_pll"><![CDATA["<b>sys_sdram_pll_0</b>" instantiated <b>altera_up_altpll</b> "<b>sys_pll</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 56 starting:altera_up_avalon_reset_from_locked_signal "submodules/altera_up_avalon_reset_from_locked_signal"</message>
   <message level="Info" culprit="reset_from_locked"><![CDATA["<b>sys_sdram_pll_0</b>" instantiated <b>altera_up_avalon_reset_from_locked_signal</b> "<b>reset_from_locked</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_vga_controller:18.0:AUTO_CLK_CLOCK_RATE=25000000,AUTO_DEVICE_FAMILY=Cyclone IV E,board=DE2-115,device=VGA Connector,resolution=VGA 640x480,underflow_flag=false"
   instancePathKey="disenyo_qsys_tb:.:disenyo_qsys_inst:.:video_vga_controller_0"
   kind="altera_up_avalon_video_vga_controller"
   version="18.0"
   name="disenyo_qsys_video_vga_controller_0">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="25000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="underflow_flag" value="false" />
  <parameter name="device" value="VGA Connector" />
  <parameter name="resolution" value="VGA 640x480" />
  <parameter name="board" value="DE2-115" />
  <generatedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_up_avalon_video_vga_timing.v"
       type="VERILOG" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_video_vga_controller_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_vga_controller/altera_up_avalon_video_vga_controller_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_vga_controller/hdl/altera_up_avalon_video_vga_timing.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="disenyo_qsys" as="video_vga_controller_0" />
  <messages>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 18 starting:altera_up_avalon_video_vga_controller "submodules/disenyo_qsys_video_vga_controller_0"</message>
   <message level="Info" culprit="video_vga_controller_0">Starting Generation of VGA Controller</message>
   <message level="Info" culprit="video_vga_controller_0"><![CDATA["<b>disenyo_qsys_inst</b>" instantiated <b>altera_up_avalon_video_vga_controller</b> "<b>video_vga_controller_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:19.1:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {video_dma_controller_0_avalon_dma_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {USE_READDATA} {1};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {USE_READ} {1};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {USE_WRITE} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {USE_LOCK} {1};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {SYNC_RESET} {0};add_instance {ensamblado_procesador_0_avalon_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {AV_ADDRESS_W} {28};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {USE_READDATA} {1};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {USE_READ} {1};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {USE_WRITE} {1};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {USE_LOCK} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {SYNC_RESET} {0};add_instance {master_0_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {master_0_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {master_0_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {master_0_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {master_0_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {master_0_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {master_0_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {master_0_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {master_0_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {master_0_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {master_0_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {master_0_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {master_0_master_translator} {USE_READDATA} {1};set_instance_parameter_value {master_0_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {master_0_master_translator} {USE_READ} {1};set_instance_parameter_value {master_0_master_translator} {USE_WRITE} {1};set_instance_parameter_value {master_0_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {master_0_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {master_0_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {master_0_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {master_0_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {master_0_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {master_0_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {master_0_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {master_0_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {master_0_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {master_0_master_translator} {USE_LOCK} {0};set_instance_parameter_value {master_0_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {master_0_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {master_0_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {master_0_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {master_0_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {master_0_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {master_0_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {master_0_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {master_0_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {master_0_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {master_0_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {master_0_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {master_0_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {master_0_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {master_0_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {master_0_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {master_0_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {master_0_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {master_0_master_translator} {SYNC_RESET} {0};add_instance {sram_0_avalon_sram_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_ADDRESS_W} {20};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_DATA_W} {16};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {UAV_DATA_W} {16};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_READ} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {2};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {video_dma_controller_0_avalon_dma_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {USE_READ} {1};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {ps2_0_avalon_ps2_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {USE_READ} {1};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {new_sdram_controller_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_ADDRESS_W} {25};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_READ} {1};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {7};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {video_dma_controller_0_avalon_dma_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_QOS_H} {86};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_QOS_L} {86};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_DATA_SIDEBAND_H} {84};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_DATA_SIDEBAND_L} {84};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_ADDR_SIDEBAND_H} {83};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_ADDR_SIDEBAND_L} {83};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_BURST_TYPE_H} {82};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_BURST_TYPE_L} {81};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_CACHE_H} {98};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_CACHE_L} {95};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_THREAD_ID_H} {91};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_THREAD_ID_L} {91};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_PROTECTION_H} {94};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_PROTECTION_L} {92};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_SRC_ID_H} {88};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_DEST_ID_H} {90};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_DEST_ID_L} {89};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {ST_DATA_W} {104};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;sram_0_avalon_sram_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008200000&quot;
   end=&quot;0x00000000008400000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {ID} {2};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {USE_WRITERESPONSE} {0};add_instance {ensamblado_procesador_0_avalon_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_QOS_H} {86};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_QOS_L} {86};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_DATA_SIDEBAND_H} {84};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_DATA_SIDEBAND_L} {84};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_ADDR_SIDEBAND_H} {83};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_ADDR_SIDEBAND_L} {83};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_BURST_TYPE_H} {82};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_BURST_TYPE_L} {81};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_CACHE_H} {98};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_CACHE_L} {95};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_THREAD_ID_H} {91};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_THREAD_ID_L} {91};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_PROTECTION_H} {94};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_PROTECTION_L} {92};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_SRC_ID_H} {88};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_DEST_ID_H} {90};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_DEST_ID_L} {89};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {ST_DATA_W} {104};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;sram_0_avalon_sram_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008200000&quot;
   end=&quot;0x00000000008400000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;new_sdram_controller_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;video_dma_controller_0_avalon_dma_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000010&quot;
   end=&quot;0x00000000008000020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;ps2_0_avalon_ps2_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000008000008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {ID} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {USE_WRITERESPONSE} {0};add_instance {master_0_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {master_0_master_agent} {PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {master_0_master_agent} {PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {master_0_master_agent} {PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {master_0_master_agent} {PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {master_0_master_agent} {PKT_QOS_H} {86};set_instance_parameter_value {master_0_master_agent} {PKT_QOS_L} {86};set_instance_parameter_value {master_0_master_agent} {PKT_DATA_SIDEBAND_H} {84};set_instance_parameter_value {master_0_master_agent} {PKT_DATA_SIDEBAND_L} {84};set_instance_parameter_value {master_0_master_agent} {PKT_ADDR_SIDEBAND_H} {83};set_instance_parameter_value {master_0_master_agent} {PKT_ADDR_SIDEBAND_L} {83};set_instance_parameter_value {master_0_master_agent} {PKT_BURST_TYPE_H} {82};set_instance_parameter_value {master_0_master_agent} {PKT_BURST_TYPE_L} {81};set_instance_parameter_value {master_0_master_agent} {PKT_CACHE_H} {98};set_instance_parameter_value {master_0_master_agent} {PKT_CACHE_L} {95};set_instance_parameter_value {master_0_master_agent} {PKT_THREAD_ID_H} {91};set_instance_parameter_value {master_0_master_agent} {PKT_THREAD_ID_L} {91};set_instance_parameter_value {master_0_master_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {master_0_master_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {master_0_master_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {master_0_master_agent} {PKT_PROTECTION_H} {94};set_instance_parameter_value {master_0_master_agent} {PKT_PROTECTION_L} {92};set_instance_parameter_value {master_0_master_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {master_0_master_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {master_0_master_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {master_0_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {master_0_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {master_0_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {master_0_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {master_0_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {master_0_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {master_0_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {master_0_master_agent} {PKT_SRC_ID_H} {88};set_instance_parameter_value {master_0_master_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {master_0_master_agent} {PKT_DEST_ID_H} {90};set_instance_parameter_value {master_0_master_agent} {PKT_DEST_ID_L} {89};set_instance_parameter_value {master_0_master_agent} {ST_DATA_W} {104};set_instance_parameter_value {master_0_master_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {master_0_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {master_0_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {master_0_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {master_0_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {master_0_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;sram_0_avalon_sram_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008200000&quot;
   end=&quot;0x00000000008400000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;video_dma_controller_0_avalon_dma_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000010&quot;
   end=&quot;0x00000000008000020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;ps2_0_avalon_ps2_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000008000008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;new_sdram_controller_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {master_0_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {master_0_master_agent} {ID} {1};set_instance_parameter_value {master_0_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {master_0_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {master_0_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {master_0_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {master_0_master_agent} {USE_WRITERESPONSE} {0};add_instance {sram_0_avalon_sram_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PKT_PROTECTION_H} {76};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PKT_PROTECTION_L} {74};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PKT_DATA_H} {15};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PKT_SRC_ID_H} {70};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PKT_DEST_ID_H} {72};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PKT_DEST_ID_L} {71};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {ST_DATA_W} {86};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:71) src_id(70:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {ID} {2};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {ECC_ENABLE} {0};add_instance {sram_0_avalon_sram_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sram_0_avalon_sram_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {87};set_instance_parameter_value {sram_0_avalon_sram_slave_agent_rsp_fifo} {FIFO_DEPTH} {3};set_instance_parameter_value {sram_0_avalon_sram_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sram_0_avalon_sram_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sram_0_avalon_sram_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sram_0_avalon_sram_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {18};set_instance_parameter_value {sram_0_avalon_sram_slave_agent_rdata_fifo} {FIFO_DEPTH} {3};set_instance_parameter_value {sram_0_avalon_sram_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sram_0_avalon_sram_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {video_dma_controller_0_avalon_dma_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PKT_PROTECTION_H} {94};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PKT_PROTECTION_L} {92};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PKT_SRC_ID_H} {88};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PKT_DEST_ID_H} {90};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PKT_DEST_ID_L} {89};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {ST_DATA_W} {104};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {ID} {3};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {ECC_ENABLE} {0};add_instance {video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {105};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ps2_0_avalon_ps2_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PKT_PROTECTION_H} {94};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PKT_PROTECTION_L} {92};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PKT_SRC_ID_H} {88};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PKT_DEST_ID_H} {90};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PKT_DEST_ID_L} {89};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {ST_DATA_W} {104};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {ID} {1};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {ECC_ENABLE} {0};add_instance {ps2_0_avalon_ps2_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {105};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {new_sdram_controller_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_PROTECTION_H} {94};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_PROTECTION_L} {92};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_SRC_ID_H} {88};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_DEST_ID_H} {90};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_DEST_ID_L} {89};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {ST_DATA_W} {104};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {ID} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {ECC_ENABLE} {0};add_instance {new_sdram_controller_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {105};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {new_sdram_controller_0_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rdata_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {2 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x8200000 };set_instance_parameter_value {router} {END_ADDRESS} {0x8400000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {94};set_instance_parameter_value {router} {PKT_PROTECTION_L} {92};set_instance_parameter_value {router} {PKT_DEST_ID_H} {90};set_instance_parameter_value {router} {PKT_DEST_ID_L} {89};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {104};set_instance_parameter_value {router} {ST_CHANNEL_W} {4};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {2};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 1 3 2 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1000 0100 0010 0001 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 0x8000000 0x8000010 0x8200000 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x8000000 0x8000008 0x8000020 0x8400000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {94};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {92};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {90};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {89};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {104};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {3};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 1 3 2 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1000 0100 0010 0001 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both both both both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x8000000 0x8000010 0x8200000 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x8000000 0x8000008 0x8000020 0x8400000 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {94};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {92};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {90};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {89};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {104};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {3};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {2 0 1 };set_instance_parameter_value {router_003} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {read both both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {49};set_instance_parameter_value {router_003} {PKT_ADDR_L} {18};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {76};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {74};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {72};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {71};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_003} {ST_DATA_W} {86};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:71) src_id(70:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_004} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {67};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {94};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {92};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {90};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {89};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_004} {ST_DATA_W} {104};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_005} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {67};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {94};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {92};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {90};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {89};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_005} {ST_DATA_W} {104};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_006} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {67};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {94};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {92};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {90};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {89};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_006} {ST_DATA_W} {104};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {ensamblado_procesador_0_avalon_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_limiter} {PKT_DEST_ID_H} {90};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_limiter} {PKT_DEST_ID_L} {89};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_limiter} {PKT_SRC_ID_H} {88};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_limiter} {PKT_SRC_ID_L} {87};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_limiter} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_limiter} {PKT_THREAD_ID_H} {91};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_limiter} {PKT_THREAD_ID_L} {91};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_limiter} {MAX_OUTSTANDING_RESPONSES} {11};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_limiter} {PIPELINED} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_limiter} {ST_DATA_W} {104};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_limiter} {ST_CHANNEL_W} {4};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_limiter} {VALID_WIDTH} {4};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_limiter} {REORDER} {0};add_instance {master_0_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {master_0_master_limiter} {PKT_DEST_ID_H} {90};set_instance_parameter_value {master_0_master_limiter} {PKT_DEST_ID_L} {89};set_instance_parameter_value {master_0_master_limiter} {PKT_SRC_ID_H} {88};set_instance_parameter_value {master_0_master_limiter} {PKT_SRC_ID_L} {87};set_instance_parameter_value {master_0_master_limiter} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {master_0_master_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {master_0_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {master_0_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {master_0_master_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {master_0_master_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {master_0_master_limiter} {PKT_THREAD_ID_H} {91};set_instance_parameter_value {master_0_master_limiter} {PKT_THREAD_ID_L} {91};set_instance_parameter_value {master_0_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {master_0_master_limiter} {MAX_OUTSTANDING_RESPONSES} {11};set_instance_parameter_value {master_0_master_limiter} {PIPELINED} {0};set_instance_parameter_value {master_0_master_limiter} {ST_DATA_W} {104};set_instance_parameter_value {master_0_master_limiter} {ST_CHANNEL_W} {4};set_instance_parameter_value {master_0_master_limiter} {VALID_WIDTH} {4};set_instance_parameter_value {master_0_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {master_0_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {master_0_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {master_0_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {master_0_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {master_0_master_limiter} {REORDER} {0};add_instance {sram_0_avalon_sram_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {PKT_ADDR_H} {49};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {PKT_BURST_TYPE_H} {64};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {PKT_BURST_TYPE_L} {63};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {PKT_TRANS_READ} {53};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {ST_DATA_W} {86};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {ST_CHANNEL_W} {4};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {OUT_BYTE_CNT_H} {57};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {OUT_BURSTWRAP_H} {59};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:71) src_id(70:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {104};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {104};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {4};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {4};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {104};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {4};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {4};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {104};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {3};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {104};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {104};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {104};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {104};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {3};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {104};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {104};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {104};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {104};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {104};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {4};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {104};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {4};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 1 1 1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {sram_0_avalon_sram_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {49};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {52};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {59};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {59};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {62};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {60};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {64};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {63};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {IN_ST_DATA_W} {86};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {80};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {78};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {82};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {81};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {OUT_ST_DATA_W} {104};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {ST_CHANNEL_W} {4};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:71) src_id(70:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sram_0_avalon_sram_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {77};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {77};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {80};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {78};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {82};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {81};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {IN_ST_DATA_W} {104};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {49};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {62};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {60};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {64};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {63};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {OUT_ST_DATA_W} {86};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {ST_CHANNEL_W} {4};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:71) src_id(70:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {104};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {104};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {4};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {104};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {104};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {4};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_002} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_002} {DATA_WIDTH} {104};set_instance_parameter_value {crosser_002} {BITS_PER_SYMBOL} {104};set_instance_parameter_value {crosser_002} {USE_PACKETS} {1};set_instance_parameter_value {crosser_002} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_002} {CHANNEL_WIDTH} {4};set_instance_parameter_value {crosser_002} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_002} {USE_ERROR} {0};set_instance_parameter_value {crosser_002} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_002} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_003} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_003} {DATA_WIDTH} {104};set_instance_parameter_value {crosser_003} {BITS_PER_SYMBOL} {104};set_instance_parameter_value {crosser_003} {USE_PACKETS} {1};set_instance_parameter_value {crosser_003} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_003} {CHANNEL_WIDTH} {4};set_instance_parameter_value {crosser_003} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_003} {USE_ERROR} {0};set_instance_parameter_value {crosser_003} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_003} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {USE_OUTPUT_PIPELINE} {0};add_instance {video_dma_controller_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {video_dma_controller_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {video_dma_controller_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {video_dma_controller_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {video_dma_controller_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {master_0_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {master_0_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {master_0_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {master_0_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {master_0_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {new_sdram_controller_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {new_sdram_controller_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {new_sdram_controller_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {new_sdram_controller_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {new_sdram_controller_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {sys_sdram_pll_0_sys_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {sys_sdram_pll_0_sys_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {sys_sdram_pll_0_sys_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {video_dma_controller_0_avalon_dma_master_translator.avalon_universal_master_0} {video_dma_controller_0_avalon_dma_master_agent.av} {avalon};set_connection_parameter_value {video_dma_controller_0_avalon_dma_master_translator.avalon_universal_master_0/video_dma_controller_0_avalon_dma_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {video_dma_controller_0_avalon_dma_master_translator.avalon_universal_master_0/video_dma_controller_0_avalon_dma_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {video_dma_controller_0_avalon_dma_master_translator.avalon_universal_master_0/video_dma_controller_0_avalon_dma_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {video_dma_controller_0_avalon_dma_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/video_dma_controller_0_avalon_dma_master_agent.rp} {qsys_mm.response};add_connection {ensamblado_procesador_0_avalon_master_translator.avalon_universal_master_0} {ensamblado_procesador_0_avalon_master_agent.av} {avalon};set_connection_parameter_value {ensamblado_procesador_0_avalon_master_translator.avalon_universal_master_0/ensamblado_procesador_0_avalon_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {ensamblado_procesador_0_avalon_master_translator.avalon_universal_master_0/ensamblado_procesador_0_avalon_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {ensamblado_procesador_0_avalon_master_translator.avalon_universal_master_0/ensamblado_procesador_0_avalon_master_agent.av} {defaultConnection} {false};add_connection {master_0_master_translator.avalon_universal_master_0} {master_0_master_agent.av} {avalon};set_connection_parameter_value {master_0_master_translator.avalon_universal_master_0/master_0_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {master_0_master_translator.avalon_universal_master_0/master_0_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {master_0_master_translator.avalon_universal_master_0/master_0_master_agent.av} {defaultConnection} {false};add_connection {sram_0_avalon_sram_slave_agent.m0} {sram_0_avalon_sram_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sram_0_avalon_sram_slave_agent.m0/sram_0_avalon_sram_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sram_0_avalon_sram_slave_agent.m0/sram_0_avalon_sram_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sram_0_avalon_sram_slave_agent.m0/sram_0_avalon_sram_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sram_0_avalon_sram_slave_agent.rf_source} {sram_0_avalon_sram_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {sram_0_avalon_sram_slave_agent_rsp_fifo.out} {sram_0_avalon_sram_slave_agent.rf_sink} {avalon_streaming};add_connection {sram_0_avalon_sram_slave_agent.rdata_fifo_src} {sram_0_avalon_sram_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {sram_0_avalon_sram_slave_agent_rdata_fifo.out} {sram_0_avalon_sram_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {video_dma_controller_0_avalon_dma_control_slave_agent.m0} {video_dma_controller_0_avalon_dma_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent.m0/video_dma_controller_0_avalon_dma_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent.m0/video_dma_controller_0_avalon_dma_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent.m0/video_dma_controller_0_avalon_dma_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {video_dma_controller_0_avalon_dma_control_slave_agent.rf_source} {video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo.out} {video_dma_controller_0_avalon_dma_control_slave_agent.rf_sink} {avalon_streaming};add_connection {video_dma_controller_0_avalon_dma_control_slave_agent.rdata_fifo_src} {video_dma_controller_0_avalon_dma_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {video_dma_controller_0_avalon_dma_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/video_dma_controller_0_avalon_dma_control_slave_agent.cp} {qsys_mm.command};add_connection {ps2_0_avalon_ps2_slave_agent.m0} {ps2_0_avalon_ps2_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ps2_0_avalon_ps2_slave_agent.m0/ps2_0_avalon_ps2_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ps2_0_avalon_ps2_slave_agent.m0/ps2_0_avalon_ps2_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ps2_0_avalon_ps2_slave_agent.m0/ps2_0_avalon_ps2_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ps2_0_avalon_ps2_slave_agent.rf_source} {ps2_0_avalon_ps2_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {ps2_0_avalon_ps2_slave_agent_rsp_fifo.out} {ps2_0_avalon_ps2_slave_agent.rf_sink} {avalon_streaming};add_connection {ps2_0_avalon_ps2_slave_agent.rdata_fifo_src} {ps2_0_avalon_ps2_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {ps2_0_avalon_ps2_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/ps2_0_avalon_ps2_slave_agent.cp} {qsys_mm.command};add_connection {new_sdram_controller_0_s1_agent.m0} {new_sdram_controller_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {new_sdram_controller_0_s1_agent.m0/new_sdram_controller_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {new_sdram_controller_0_s1_agent.m0/new_sdram_controller_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {new_sdram_controller_0_s1_agent.m0/new_sdram_controller_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {new_sdram_controller_0_s1_agent.rf_source} {new_sdram_controller_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {new_sdram_controller_0_s1_agent_rsp_fifo.out} {new_sdram_controller_0_s1_agent.rf_sink} {avalon_streaming};add_connection {new_sdram_controller_0_s1_agent.rdata_fifo_src} {new_sdram_controller_0_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {new_sdram_controller_0_s1_agent_rdata_fifo.out} {new_sdram_controller_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {new_sdram_controller_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/new_sdram_controller_0_s1_agent.cp} {qsys_mm.command};add_connection {video_dma_controller_0_avalon_dma_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {video_dma_controller_0_avalon_dma_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {ensamblado_procesador_0_avalon_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {ensamblado_procesador_0_avalon_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {master_0_master_agent.cp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {master_0_master_agent.cp/router_002.sink} {qsys_mm.command};add_connection {sram_0_avalon_sram_slave_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {sram_0_avalon_sram_slave_agent.rp/router_003.sink} {qsys_mm.response};add_connection {video_dma_controller_0_avalon_dma_control_slave_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {video_dma_controller_0_avalon_dma_control_slave_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {ps2_0_avalon_ps2_slave_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {ps2_0_avalon_ps2_slave_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {new_sdram_controller_0_s1_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {new_sdram_controller_0_s1_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {router_001.src} {ensamblado_procesador_0_avalon_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_001.src/ensamblado_procesador_0_avalon_master_limiter.cmd_sink} {qsys_mm.command};add_connection {ensamblado_procesador_0_avalon_master_limiter.cmd_src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {ensamblado_procesador_0_avalon_master_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {ensamblado_procesador_0_avalon_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/ensamblado_procesador_0_avalon_master_limiter.rsp_sink} {qsys_mm.response};add_connection {ensamblado_procesador_0_avalon_master_limiter.rsp_src} {ensamblado_procesador_0_avalon_master_agent.rp} {avalon_streaming};preview_set_connection_tag {ensamblado_procesador_0_avalon_master_limiter.rsp_src/ensamblado_procesador_0_avalon_master_agent.rp} {qsys_mm.response};add_connection {router_002.src} {master_0_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_002.src/master_0_master_limiter.cmd_sink} {qsys_mm.command};add_connection {master_0_master_limiter.cmd_src} {cmd_demux_002.sink} {avalon_streaming};preview_set_connection_tag {master_0_master_limiter.cmd_src/cmd_demux_002.sink} {qsys_mm.command};add_connection {rsp_mux_002.src} {master_0_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_002.src/master_0_master_limiter.rsp_sink} {qsys_mm.response};add_connection {master_0_master_limiter.rsp_src} {master_0_master_agent.rp} {avalon_streaming};preview_set_connection_tag {master_0_master_limiter.rsp_src/master_0_master_agent.rp} {qsys_mm.response};add_connection {sram_0_avalon_sram_slave_burst_adapter.source0} {sram_0_avalon_sram_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {sram_0_avalon_sram_slave_burst_adapter.source0/sram_0_avalon_sram_slave_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux_002.src0} {cmd_mux.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src0/cmd_mux.sink2} {qsys_mm.command};add_connection {cmd_demux_002.src1} {cmd_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src1/cmd_mux_001.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src2} {cmd_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src2/cmd_mux_002.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux.src2} {rsp_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src2/rsp_mux_002.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux_001.sink1} {qsys_mm.response};add_connection {rsp_demux_001.src1} {rsp_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src1/rsp_mux_002.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux_001.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux_001.sink2} {qsys_mm.response};add_connection {rsp_demux_002.src1} {rsp_mux_002.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src1/rsp_mux_002.sink2} {qsys_mm.response};add_connection {router_003.src} {sram_0_avalon_sram_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/sram_0_avalon_sram_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {sram_0_avalon_sram_slave_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {sram_0_avalon_sram_slave_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_mux.src} {sram_0_avalon_sram_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/sram_0_avalon_sram_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {sram_0_avalon_sram_slave_cmd_width_adapter.src} {sram_0_avalon_sram_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {sram_0_avalon_sram_slave_cmd_width_adapter.src/sram_0_avalon_sram_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src3} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src3/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux_002.src3} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src3/crosser_001.in} {qsys_mm.command};add_connection {crosser_001.out} {cmd_mux_003.sink1} {avalon_streaming};preview_set_connection_tag {crosser_001.out/cmd_mux_003.sink1} {qsys_mm.command};add_connection {rsp_demux_003.src0} {crosser_002.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/crosser_002.in} {qsys_mm.response};add_connection {crosser_002.out} {rsp_mux_001.sink3} {avalon_streaming};preview_set_connection_tag {crosser_002.out/rsp_mux_001.sink3} {qsys_mm.response};add_connection {rsp_demux_003.src1} {crosser_003.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src1/crosser_003.in} {qsys_mm.response};add_connection {crosser_003.out} {rsp_mux_002.sink3} {avalon_streaming};preview_set_connection_tag {crosser_003.out/rsp_mux_002.sink3} {qsys_mm.response};add_connection {ensamblado_procesador_0_avalon_master_limiter.cmd_valid} {cmd_demux_001.sink_valid} {avalon_streaming};add_connection {master_0_master_limiter.cmd_valid} {cmd_demux_002.sink_valid} {avalon_streaming};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {video_dma_controller_0_avalon_dma_master_translator.reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {ensamblado_procesador_0_avalon_master_translator.reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {master_0_master_translator.reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {sram_0_avalon_sram_slave_translator.reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {video_dma_controller_0_avalon_dma_control_slave_translator.reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {ps2_0_avalon_ps2_slave_translator.reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {video_dma_controller_0_avalon_dma_master_agent.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {ensamblado_procesador_0_avalon_master_agent.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {master_0_master_agent.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {sram_0_avalon_sram_slave_agent.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {sram_0_avalon_sram_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {sram_0_avalon_sram_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {video_dma_controller_0_avalon_dma_control_slave_agent.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {ps2_0_avalon_ps2_slave_agent.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {ps2_0_avalon_ps2_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {ensamblado_procesador_0_avalon_master_limiter.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {master_0_master_limiter.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {sram_0_avalon_sram_slave_burst_adapter.cr0_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {sram_0_avalon_sram_slave_rsp_width_adapter.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {sram_0_avalon_sram_slave_cmd_width_adapter.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {crosser_002.out_clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {crosser_003.out_clk_reset} {reset};add_connection {new_sdram_controller_0_reset_reset_bridge.out_reset} {new_sdram_controller_0_s1_translator.reset} {reset};add_connection {new_sdram_controller_0_reset_reset_bridge.out_reset} {new_sdram_controller_0_s1_agent.clk_reset} {reset};add_connection {new_sdram_controller_0_reset_reset_bridge.out_reset} {new_sdram_controller_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {new_sdram_controller_0_reset_reset_bridge.out_reset} {new_sdram_controller_0_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {new_sdram_controller_0_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {new_sdram_controller_0_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {new_sdram_controller_0_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {new_sdram_controller_0_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {new_sdram_controller_0_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {new_sdram_controller_0_reset_reset_bridge.out_reset} {crosser_002.in_clk_reset} {reset};add_connection {new_sdram_controller_0_reset_reset_bridge.out_reset} {crosser_003.in_clk_reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {video_dma_controller_0_avalon_dma_master_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {ensamblado_procesador_0_avalon_master_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {master_0_master_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sram_0_avalon_sram_slave_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {video_dma_controller_0_avalon_dma_control_slave_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {ps2_0_avalon_ps2_slave_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {video_dma_controller_0_avalon_dma_master_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {ensamblado_procesador_0_avalon_master_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {master_0_master_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sram_0_avalon_sram_slave_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sram_0_avalon_sram_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sram_0_avalon_sram_slave_agent_rdata_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {video_dma_controller_0_avalon_dma_control_slave_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {ps2_0_avalon_ps2_slave_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {ps2_0_avalon_ps2_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {ensamblado_procesador_0_avalon_master_limiter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {master_0_master_limiter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sram_0_avalon_sram_slave_burst_adapter.cr0} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sram_0_avalon_sram_slave_rsp_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sram_0_avalon_sram_slave_cmd_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {crosser_002.out_clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {crosser_003.out_clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {video_dma_controller_0_reset_reset_bridge.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {master_0_clk_reset_reset_bridge.clk} {clock};add_connection {sys_sdram_pll_0_sys_clk_clock_bridge.out_clk} {new_sdram_controller_0_s1_translator.clk} {clock};add_connection {sys_sdram_pll_0_sys_clk_clock_bridge.out_clk} {new_sdram_controller_0_s1_agent.clk} {clock};add_connection {sys_sdram_pll_0_sys_clk_clock_bridge.out_clk} {new_sdram_controller_0_s1_agent_rsp_fifo.clk} {clock};add_connection {sys_sdram_pll_0_sys_clk_clock_bridge.out_clk} {new_sdram_controller_0_s1_agent_rdata_fifo.clk} {clock};add_connection {sys_sdram_pll_0_sys_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {sys_sdram_pll_0_sys_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {sys_sdram_pll_0_sys_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {sys_sdram_pll_0_sys_clk_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {sys_sdram_pll_0_sys_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {sys_sdram_pll_0_sys_clk_clock_bridge.out_clk} {crosser_002.in_clk} {clock};add_connection {sys_sdram_pll_0_sys_clk_clock_bridge.out_clk} {crosser_003.in_clk} {clock};add_connection {sys_sdram_pll_0_sys_clk_clock_bridge.out_clk} {new_sdram_controller_0_reset_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {sys_sdram_pll_0_sys_clk} {clock} {slave};set_interface_property {sys_sdram_pll_0_sys_clk} {EXPORT_OF} {sys_sdram_pll_0_sys_clk_clock_bridge.in_clk};add_interface {master_0_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {master_0_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {master_0_clk_reset_reset_bridge.in_reset};add_interface {new_sdram_controller_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {new_sdram_controller_0_reset_reset_bridge_in_reset} {EXPORT_OF} {new_sdram_controller_0_reset_reset_bridge.in_reset};add_interface {video_dma_controller_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {video_dma_controller_0_reset_reset_bridge_in_reset} {EXPORT_OF} {video_dma_controller_0_reset_reset_bridge.in_reset};add_interface {ensamblado_procesador_0_avalon_master} {avalon} {slave};set_interface_property {ensamblado_procesador_0_avalon_master} {EXPORT_OF} {ensamblado_procesador_0_avalon_master_translator.avalon_anti_master_0};add_interface {master_0_master} {avalon} {slave};set_interface_property {master_0_master} {EXPORT_OF} {master_0_master_translator.avalon_anti_master_0};add_interface {video_dma_controller_0_avalon_dma_master} {avalon} {slave};set_interface_property {video_dma_controller_0_avalon_dma_master} {EXPORT_OF} {video_dma_controller_0_avalon_dma_master_translator.avalon_anti_master_0};add_interface {new_sdram_controller_0_s1} {avalon} {master};set_interface_property {new_sdram_controller_0_s1} {EXPORT_OF} {new_sdram_controller_0_s1_translator.avalon_anti_slave_0};add_interface {ps2_0_avalon_ps2_slave} {avalon} {master};set_interface_property {ps2_0_avalon_ps2_slave} {EXPORT_OF} {ps2_0_avalon_ps2_slave_translator.avalon_anti_slave_0};add_interface {sram_0_avalon_sram_slave} {avalon} {master};set_interface_property {sram_0_avalon_sram_slave} {EXPORT_OF} {sram_0_avalon_sram_slave_translator.avalon_anti_slave_0};add_interface {video_dma_controller_0_avalon_dma_control_slave} {avalon} {master};set_interface_property {video_dma_controller_0_avalon_dma_control_slave} {EXPORT_OF} {video_dma_controller_0_avalon_dma_control_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.ensamblado_procesador_0.avalon_master} {0};set_module_assignment {interconnect_id.master_0.master} {1};set_module_assignment {interconnect_id.new_sdram_controller_0.s1} {0};set_module_assignment {interconnect_id.ps2_0.avalon_ps2_slave} {1};set_module_assignment {interconnect_id.sram_0.avalon_sram_slave} {2};set_module_assignment {interconnect_id.video_dma_controller_0.avalon_dma_control_slave} {3};set_module_assignment {interconnect_id.video_dma_controller_0.avalon_dma_master} {2};(altera_merlin_master_translator:19.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=1,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_master_translator:19.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=28,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:19.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:19.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=20,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=2,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:19.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:19.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:19.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=25,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=7,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:19.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;sram_0_avalon_sram_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008200000&quot;
   end=&quot;0x00000000008400000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=2,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=83,PKT_ADDR_SIDEBAND_L=83,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BURST_TYPE_H=82,PKT_BURST_TYPE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_CACHE_H=98,PKT_CACHE_L=95,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=84,PKT_DATA_SIDEBAND_L=84,PKT_DEST_ID_H=90,PKT_DEST_ID_L=89,PKT_ORI_BURST_SIZE_H=103,PKT_ORI_BURST_SIZE_L=101,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_QOS_H=86,PKT_QOS_L=86,PKT_RESPONSE_STATUS_H=100,PKT_RESPONSE_STATUS_L=99,PKT_SRC_ID_H=88,PKT_SRC_ID_L=87,PKT_THREAD_ID_H=91,PKT_THREAD_ID_L=91,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=4,ST_DATA_W=104,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:19.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;sram_0_avalon_sram_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008200000&quot;
   end=&quot;0x00000000008400000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;new_sdram_controller_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;video_dma_controller_0_avalon_dma_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000010&quot;
   end=&quot;0x00000000008000020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;ps2_0_avalon_ps2_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000008000008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=83,PKT_ADDR_SIDEBAND_L=83,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BURST_TYPE_H=82,PKT_BURST_TYPE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_CACHE_H=98,PKT_CACHE_L=95,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=84,PKT_DATA_SIDEBAND_L=84,PKT_DEST_ID_H=90,PKT_DEST_ID_L=89,PKT_ORI_BURST_SIZE_H=103,PKT_ORI_BURST_SIZE_L=101,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_QOS_H=86,PKT_QOS_L=86,PKT_RESPONSE_STATUS_H=100,PKT_RESPONSE_STATUS_L=99,PKT_SRC_ID_H=88,PKT_SRC_ID_L=87,PKT_THREAD_ID_H=91,PKT_THREAD_ID_L=91,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=4,ST_DATA_W=104,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:19.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;sram_0_avalon_sram_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008200000&quot;
   end=&quot;0x00000000008400000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;video_dma_controller_0_avalon_dma_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000010&quot;
   end=&quot;0x00000000008000020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;ps2_0_avalon_ps2_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000008000008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;new_sdram_controller_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=83,PKT_ADDR_SIDEBAND_L=83,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BURST_TYPE_H=82,PKT_BURST_TYPE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_CACHE_H=98,PKT_CACHE_L=95,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=84,PKT_DATA_SIDEBAND_L=84,PKT_DEST_ID_H=90,PKT_DEST_ID_L=89,PKT_ORI_BURST_SIZE_H=103,PKT_ORI_BURST_SIZE_L=101,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_QOS_H=86,PKT_QOS_L=86,PKT_RESPONSE_STATUS_H=100,PKT_RESPONSE_STATUS_L=99,PKT_SRC_ID_H=88,PKT_SRC_ID_L=87,PKT_THREAD_ID_H=91,PKT_THREAD_ID_L=91,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=4,ST_DATA_W=104,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:19.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=2,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=2,MAX_BURSTWRAP=1,MAX_BYTE_CNT=2,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:71) src_id(70:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_DATA_H=15,PKT_DATA_L=0,PKT_DEST_ID_H=72,PKT_DEST_ID_L=71,PKT_ORI_BURST_SIZE_H=85,PKT_ORI_BURST_SIZE_L=83,PKT_PROTECTION_H=76,PKT_PROTECTION_L=74,PKT_RESPONSE_STATUS_H=82,PKT_RESPONSE_STATUS_L=81,PKT_SRC_ID_H=70,PKT_SRC_ID_L=69,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=4,ST_DATA_W=86,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:19.1:BITS_PER_SYMBOL=87,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=3,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:19.1:BITS_PER_SYMBOL=18,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=3,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:19.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=3,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=90,PKT_DEST_ID_L=89,PKT_ORI_BURST_SIZE_H=103,PKT_ORI_BURST_SIZE_L=101,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_RESPONSE_STATUS_H=100,PKT_RESPONSE_STATUS_L=99,PKT_SRC_ID_H=88,PKT_SRC_ID_L=87,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=4,ST_DATA_W=104,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:19.1:BITS_PER_SYMBOL=105,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:19.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=90,PKT_DEST_ID_L=89,PKT_ORI_BURST_SIZE_H=103,PKT_ORI_BURST_SIZE_L=101,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_RESPONSE_STATUS_H=100,PKT_RESPONSE_STATUS_L=99,PKT_SRC_ID_H=88,PKT_SRC_ID_L=87,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=4,ST_DATA_W=104,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:19.1:BITS_PER_SYMBOL=105,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:19.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=90,PKT_DEST_ID_L=89,PKT_ORI_BURST_SIZE_H=103,PKT_ORI_BURST_SIZE_L=101,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_RESPONSE_STATUS_H=100,PKT_RESPONSE_STATUS_L=99,PKT_SRC_ID_H=88,PKT_SRC_ID_L=87,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=4,ST_DATA_W=104,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:19.1:BITS_PER_SYMBOL=105,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:19.1:BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_router:19.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,END_ADDRESS=0x8400000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=90,PKT_DEST_ID_L=89,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=2:1:0x8200000:0x8400000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x8200000,ST_CHANNEL_W=4,ST_DATA_W=104,TYPE_OF_TRANSACTION=both)(altera_merlin_router:19.1:CHANNEL_ID=1000,0100,0010,0001,DECODER_TYPE=0,DEFAULT_CHANNEL=3,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,3,2,END_ADDRESS=0x8000000,0x8000008,0x8000020,0x8400000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=90,PKT_DEST_ID_L=89,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,SLAVES_INFO=0:1000:0x0:0x8000000:both:1:0:0:1,1:0100:0x8000000:0x8000008:both:1:0:0:1,3:0010:0x8000010:0x8000020:both:1:0:0:1,2:0001:0x8200000:0x8400000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x8000000,0x8000010,0x8200000,ST_CHANNEL_W=4,ST_DATA_W=104,TYPE_OF_TRANSACTION=both,both,both,both)(altera_merlin_router:19.1:CHANNEL_ID=1000,0100,0010,0001,DECODER_TYPE=0,DEFAULT_CHANNEL=3,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,3,2,END_ADDRESS=0x8000000,0x8000008,0x8000020,0x8400000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=90,PKT_DEST_ID_L=89,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,SLAVES_INFO=0:1000:0x0:0x8000000:both:1:0:0:1,1:0100:0x8000000:0x8000008:both:1:0:0:1,3:0010:0x8000010:0x8000020:both:1:0:0:1,2:0001:0x8200000:0x8400000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x8000000,0x8000010,0x8200000,ST_CHANNEL_W=4,ST_DATA_W=104,TYPE_OF_TRANSACTION=both,both,both,both)(altera_merlin_router:19.1:CHANNEL_ID=001,010,100,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,0,1,END_ADDRESS=0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:71) src_id(70:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_DEST_ID_H=72,PKT_DEST_ID_L=71,PKT_PROTECTION_H=76,PKT_PROTECTION_L=74,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=2:001:0x0:0x0:read:1:0:0:1,0:010:0x0:0x0:both:1:0:0:1,1:100:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,ST_CHANNEL_W=4,ST_DATA_W=86,TYPE_OF_TRANSACTION=read,both,both)(altera_merlin_router:19.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=90,PKT_DEST_ID_L=89,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=4,ST_DATA_W=104,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:19.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=90,PKT_DEST_ID_L=89,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=4,ST_DATA_W=104,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:19.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=90,PKT_DEST_ID_L=89,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=4,ST_DATA_W=104,TYPE_OF_TRANSACTION=both,both)(altera_merlin_traffic_limiter:19.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=11,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DEST_ID_H=90,PKT_DEST_ID_L=89,PKT_SRC_ID_H=88,PKT_SRC_ID_L=87,PKT_THREAD_ID_H=91,PKT_THREAD_ID_L=91,PKT_TRANS_POSTED=69,PKT_TRANS_WRITE=70,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=4,ST_DATA_W=104,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=4)(altera_merlin_traffic_limiter:19.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=11,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DEST_ID_H=90,PKT_DEST_ID_L=89,PKT_SRC_ID_H=88,PKT_SRC_ID_L=87,PKT_THREAD_ID_H=91,PKT_THREAD_ID_L=91,PKT_TRANS_POSTED=69,PKT_TRANS_WRITE=70,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=4,ST_DATA_W=104,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=4)(altera_merlin_burst_adapter:19.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:71) src_id(70:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=59,OUT_BYTE_CNT_H=57,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BURST_TYPE_H=64,PKT_BURST_TYPE_L=63,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,ST_CHANNEL_W=4,ST_DATA_W=86)(altera_merlin_demultiplexer:19.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=4,ST_DATA_W=104,VALID_WIDTH=1)(altera_merlin_demultiplexer:19.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=4,ST_CHANNEL_W=4,ST_DATA_W=104,VALID_WIDTH=4)(altera_merlin_demultiplexer:19.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=4,ST_CHANNEL_W=4,ST_DATA_W=104,VALID_WIDTH=4)(altera_merlin_multiplexer:19.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=4,ST_DATA_W=104,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:19.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=4,ST_DATA_W=104,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:19.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=4,ST_DATA_W=104,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:19.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=4,ST_DATA_W=104,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:19.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=4,ST_DATA_W=104,VALID_WIDTH=1)(altera_merlin_demultiplexer:19.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=4,ST_DATA_W=104,VALID_WIDTH=1)(altera_merlin_demultiplexer:19.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=4,ST_DATA_W=104,VALID_WIDTH=1)(altera_merlin_demultiplexer:19.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=4,ST_DATA_W=104,VALID_WIDTH=1)(altera_merlin_multiplexer:19.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=4,ST_DATA_W=104,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:19.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=4,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=4,ST_DATA_W=104,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:19.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=4,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=4,ST_DATA_W=104,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:19.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:71) src_id(70:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=49,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=59,IN_PKT_BURSTWRAP_L=59,IN_PKT_BURST_SIZE_H=62,IN_PKT_BURST_SIZE_L=60,IN_PKT_BURST_TYPE_H=64,IN_PKT_BURST_TYPE_L=63,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=58,IN_PKT_BYTE_CNT_L=56,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=85,IN_PKT_ORI_BURST_SIZE_L=83,IN_PKT_RESPONSE_STATUS_H=82,IN_PKT_RESPONSE_STATUS_L=81,IN_PKT_TRANS_COMPRESSED_READ=50,IN_PKT_TRANS_EXCLUSIVE=55,IN_PKT_TRANS_WRITE=52,IN_ST_DATA_W=86,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=80,OUT_PKT_BURST_SIZE_L=78,OUT_PKT_BURST_TYPE_H=82,OUT_PKT_BURST_TYPE_L=81,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=76,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=103,OUT_PKT_ORI_BURST_SIZE_L=101,OUT_PKT_RESPONSE_STATUS_H=100,OUT_PKT_RESPONSE_STATUS_L=99,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=104,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=4)(altera_merlin_width_adapter:19.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=77,IN_PKT_BURSTWRAP_L=77,IN_PKT_BURST_SIZE_H=80,IN_PKT_BURST_SIZE_L=78,IN_PKT_BURST_TYPE_H=82,IN_PKT_BURST_TYPE_L=81,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=76,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=103,IN_PKT_ORI_BURST_SIZE_L=101,IN_PKT_RESPONSE_STATUS_H=100,IN_PKT_RESPONSE_STATUS_L=99,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=104,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:71) src_id(70:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),OUT_PKT_ADDR_H=49,OUT_PKT_ADDR_L=18,OUT_PKT_BURST_SIZE_H=62,OUT_PKT_BURST_SIZE_L=60,OUT_PKT_BURST_TYPE_H=64,OUT_PKT_BURST_TYPE_L=63,OUT_PKT_BYTEEN_H=17,OUT_PKT_BYTEEN_L=16,OUT_PKT_BYTE_CNT_H=58,OUT_PKT_BYTE_CNT_L=56,OUT_PKT_DATA_H=15,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=85,OUT_PKT_ORI_BURST_SIZE_L=83,OUT_PKT_RESPONSE_STATUS_H=82,OUT_PKT_RESPONSE_STATUS_L=81,OUT_PKT_TRANS_COMPRESSED_READ=50,OUT_PKT_TRANS_EXCLUSIVE=55,OUT_ST_DATA_W=86,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=4)(altera_avalon_st_handshake_clock_crosser:19.1:AUTO_IN_CLK_CLOCK_RATE=50000000,AUTO_OUT_CLK_CLOCK_RATE=50000000,BITS_PER_SYMBOL=104,CHANNEL_WIDTH=4,DATA_WIDTH=104,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:19.1:AUTO_IN_CLK_CLOCK_RATE=50000000,AUTO_OUT_CLK_CLOCK_RATE=50000000,BITS_PER_SYMBOL=104,CHANNEL_WIDTH=4,DATA_WIDTH=104,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:19.1:AUTO_IN_CLK_CLOCK_RATE=50000000,AUTO_OUT_CLK_CLOCK_RATE=50000000,BITS_PER_SYMBOL=104,CHANNEL_WIDTH=4,DATA_WIDTH=104,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:19.1:AUTO_IN_CLK_CLOCK_RATE=50000000,AUTO_OUT_CLK_CLOCK_RATE=50000000,BITS_PER_SYMBOL=104,CHANNEL_WIDTH=4,DATA_WIDTH=104,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_reset_bridge:19.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:19.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:19.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:19.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=50000000,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:19.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=50000000,NUM_CLOCK_OUTPUTS=1)(avalon:19.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:19.1:)(avalon:19.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:19.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:19.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon:19.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon:19.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon:19.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(avalon_streaming:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(reset:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)(clock:19.1:)"
   instancePathKey="disenyo_qsys_tb:.:disenyo_qsys_inst:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="19.1"
   name="disenyo_qsys_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {video_dma_controller_0_avalon_dma_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {USE_READDATA} {1};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {USE_READ} {1};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {USE_WRITE} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {USE_LOCK} {1};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_translator} {SYNC_RESET} {0};add_instance {ensamblado_procesador_0_avalon_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {AV_ADDRESS_W} {28};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {USE_READDATA} {1};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {USE_READ} {1};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {USE_WRITE} {1};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {USE_LOCK} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_translator} {SYNC_RESET} {0};add_instance {master_0_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {master_0_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {master_0_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {master_0_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {master_0_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {master_0_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {master_0_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {master_0_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {master_0_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {master_0_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {master_0_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {master_0_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {master_0_master_translator} {USE_READDATA} {1};set_instance_parameter_value {master_0_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {master_0_master_translator} {USE_READ} {1};set_instance_parameter_value {master_0_master_translator} {USE_WRITE} {1};set_instance_parameter_value {master_0_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {master_0_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {master_0_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {master_0_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {master_0_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {master_0_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {master_0_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {master_0_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {master_0_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {master_0_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {master_0_master_translator} {USE_LOCK} {0};set_instance_parameter_value {master_0_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {master_0_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {master_0_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {master_0_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {master_0_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {master_0_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {master_0_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {master_0_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {master_0_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {master_0_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {master_0_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {master_0_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {master_0_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {master_0_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {master_0_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {master_0_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {master_0_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {master_0_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {master_0_master_translator} {SYNC_RESET} {0};add_instance {sram_0_avalon_sram_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_ADDRESS_W} {20};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_DATA_W} {16};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {UAV_DATA_W} {16};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_READ} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {2};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {video_dma_controller_0_avalon_dma_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {USE_READ} {1};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {ps2_0_avalon_ps2_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {USE_READ} {1};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {new_sdram_controller_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_ADDRESS_W} {25};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_READ} {1};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {7};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {video_dma_controller_0_avalon_dma_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_QOS_H} {86};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_QOS_L} {86};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_DATA_SIDEBAND_H} {84};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_DATA_SIDEBAND_L} {84};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_ADDR_SIDEBAND_H} {83};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_ADDR_SIDEBAND_L} {83};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_BURST_TYPE_H} {82};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_BURST_TYPE_L} {81};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_CACHE_H} {98};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_CACHE_L} {95};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_THREAD_ID_H} {91};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_THREAD_ID_L} {91};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_PROTECTION_H} {94};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_PROTECTION_L} {92};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_SRC_ID_H} {88};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_DEST_ID_H} {90};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {PKT_DEST_ID_L} {89};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {ST_DATA_W} {104};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;sram_0_avalon_sram_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008200000&quot;
   end=&quot;0x00000000008400000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {ID} {2};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_master_agent} {USE_WRITERESPONSE} {0};add_instance {ensamblado_procesador_0_avalon_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_QOS_H} {86};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_QOS_L} {86};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_DATA_SIDEBAND_H} {84};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_DATA_SIDEBAND_L} {84};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_ADDR_SIDEBAND_H} {83};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_ADDR_SIDEBAND_L} {83};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_BURST_TYPE_H} {82};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_BURST_TYPE_L} {81};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_CACHE_H} {98};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_CACHE_L} {95};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_THREAD_ID_H} {91};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_THREAD_ID_L} {91};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_PROTECTION_H} {94};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_PROTECTION_L} {92};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_SRC_ID_H} {88};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_DEST_ID_H} {90};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {PKT_DEST_ID_L} {89};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {ST_DATA_W} {104};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;sram_0_avalon_sram_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008200000&quot;
   end=&quot;0x00000000008400000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;new_sdram_controller_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;video_dma_controller_0_avalon_dma_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000010&quot;
   end=&quot;0x00000000008000020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;ps2_0_avalon_ps2_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000008000008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {ID} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_agent} {USE_WRITERESPONSE} {0};add_instance {master_0_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {master_0_master_agent} {PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {master_0_master_agent} {PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {master_0_master_agent} {PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {master_0_master_agent} {PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {master_0_master_agent} {PKT_QOS_H} {86};set_instance_parameter_value {master_0_master_agent} {PKT_QOS_L} {86};set_instance_parameter_value {master_0_master_agent} {PKT_DATA_SIDEBAND_H} {84};set_instance_parameter_value {master_0_master_agent} {PKT_DATA_SIDEBAND_L} {84};set_instance_parameter_value {master_0_master_agent} {PKT_ADDR_SIDEBAND_H} {83};set_instance_parameter_value {master_0_master_agent} {PKT_ADDR_SIDEBAND_L} {83};set_instance_parameter_value {master_0_master_agent} {PKT_BURST_TYPE_H} {82};set_instance_parameter_value {master_0_master_agent} {PKT_BURST_TYPE_L} {81};set_instance_parameter_value {master_0_master_agent} {PKT_CACHE_H} {98};set_instance_parameter_value {master_0_master_agent} {PKT_CACHE_L} {95};set_instance_parameter_value {master_0_master_agent} {PKT_THREAD_ID_H} {91};set_instance_parameter_value {master_0_master_agent} {PKT_THREAD_ID_L} {91};set_instance_parameter_value {master_0_master_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {master_0_master_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {master_0_master_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {master_0_master_agent} {PKT_PROTECTION_H} {94};set_instance_parameter_value {master_0_master_agent} {PKT_PROTECTION_L} {92};set_instance_parameter_value {master_0_master_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {master_0_master_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {master_0_master_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {master_0_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {master_0_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {master_0_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {master_0_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {master_0_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {master_0_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {master_0_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {master_0_master_agent} {PKT_SRC_ID_H} {88};set_instance_parameter_value {master_0_master_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {master_0_master_agent} {PKT_DEST_ID_H} {90};set_instance_parameter_value {master_0_master_agent} {PKT_DEST_ID_L} {89};set_instance_parameter_value {master_0_master_agent} {ST_DATA_W} {104};set_instance_parameter_value {master_0_master_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {master_0_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {master_0_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {master_0_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {master_0_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {master_0_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;sram_0_avalon_sram_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008200000&quot;
   end=&quot;0x00000000008400000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;video_dma_controller_0_avalon_dma_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000010&quot;
   end=&quot;0x00000000008000020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;ps2_0_avalon_ps2_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000008000008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;new_sdram_controller_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {master_0_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {master_0_master_agent} {ID} {1};set_instance_parameter_value {master_0_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {master_0_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {master_0_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {master_0_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {master_0_master_agent} {USE_WRITERESPONSE} {0};add_instance {sram_0_avalon_sram_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PKT_PROTECTION_H} {76};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PKT_PROTECTION_L} {74};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PKT_DATA_H} {15};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PKT_SRC_ID_H} {70};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PKT_DEST_ID_H} {72};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PKT_DEST_ID_L} {71};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {ST_DATA_W} {86};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:71) src_id(70:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {ID} {2};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_agent} {ECC_ENABLE} {0};add_instance {sram_0_avalon_sram_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sram_0_avalon_sram_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {87};set_instance_parameter_value {sram_0_avalon_sram_slave_agent_rsp_fifo} {FIFO_DEPTH} {3};set_instance_parameter_value {sram_0_avalon_sram_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sram_0_avalon_sram_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sram_0_avalon_sram_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sram_0_avalon_sram_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {18};set_instance_parameter_value {sram_0_avalon_sram_slave_agent_rdata_fifo} {FIFO_DEPTH} {3};set_instance_parameter_value {sram_0_avalon_sram_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sram_0_avalon_sram_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {video_dma_controller_0_avalon_dma_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PKT_PROTECTION_H} {94};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PKT_PROTECTION_L} {92};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PKT_SRC_ID_H} {88};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PKT_DEST_ID_H} {90};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PKT_DEST_ID_L} {89};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {ST_DATA_W} {104};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {ID} {3};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent} {ECC_ENABLE} {0};add_instance {video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {105};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ps2_0_avalon_ps2_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PKT_PROTECTION_H} {94};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PKT_PROTECTION_L} {92};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PKT_SRC_ID_H} {88};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PKT_DEST_ID_H} {90};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PKT_DEST_ID_L} {89};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {ST_DATA_W} {104};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {ID} {1};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent} {ECC_ENABLE} {0};add_instance {ps2_0_avalon_ps2_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {105};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ps2_0_avalon_ps2_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {new_sdram_controller_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_PROTECTION_H} {94};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_PROTECTION_L} {92};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_SRC_ID_H} {88};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_DEST_ID_H} {90};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_DEST_ID_L} {89};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {ST_DATA_W} {104};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {ID} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {ECC_ENABLE} {0};add_instance {new_sdram_controller_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {105};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {new_sdram_controller_0_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rdata_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {2 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x8200000 };set_instance_parameter_value {router} {END_ADDRESS} {0x8400000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {94};set_instance_parameter_value {router} {PKT_PROTECTION_L} {92};set_instance_parameter_value {router} {PKT_DEST_ID_H} {90};set_instance_parameter_value {router} {PKT_DEST_ID_L} {89};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {104};set_instance_parameter_value {router} {ST_CHANNEL_W} {4};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {2};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 1 3 2 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1000 0100 0010 0001 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 0x8000000 0x8000010 0x8200000 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x8000000 0x8000008 0x8000020 0x8400000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {94};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {92};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {90};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {89};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {104};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {3};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 1 3 2 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1000 0100 0010 0001 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both both both both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x8000000 0x8000010 0x8200000 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x8000000 0x8000008 0x8000020 0x8400000 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {94};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {92};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {90};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {89};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {104};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {3};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {2 0 1 };set_instance_parameter_value {router_003} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {read both both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {49};set_instance_parameter_value {router_003} {PKT_ADDR_L} {18};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {76};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {74};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {72};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {71};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_003} {ST_DATA_W} {86};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:71) src_id(70:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_004} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {67};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {94};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {92};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {90};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {89};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_004} {ST_DATA_W} {104};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_005} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {67};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {94};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {92};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {90};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {89};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_005} {ST_DATA_W} {104};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_006} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {67};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {94};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {92};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {90};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {89};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_006} {ST_DATA_W} {104};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {ensamblado_procesador_0_avalon_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_limiter} {PKT_DEST_ID_H} {90};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_limiter} {PKT_DEST_ID_L} {89};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_limiter} {PKT_SRC_ID_H} {88};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_limiter} {PKT_SRC_ID_L} {87};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_limiter} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_limiter} {PKT_THREAD_ID_H} {91};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_limiter} {PKT_THREAD_ID_L} {91};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_limiter} {MAX_OUTSTANDING_RESPONSES} {11};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_limiter} {PIPELINED} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_limiter} {ST_DATA_W} {104};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_limiter} {ST_CHANNEL_W} {4};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_limiter} {VALID_WIDTH} {4};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ensamblado_procesador_0_avalon_master_limiter} {REORDER} {0};add_instance {master_0_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {master_0_master_limiter} {PKT_DEST_ID_H} {90};set_instance_parameter_value {master_0_master_limiter} {PKT_DEST_ID_L} {89};set_instance_parameter_value {master_0_master_limiter} {PKT_SRC_ID_H} {88};set_instance_parameter_value {master_0_master_limiter} {PKT_SRC_ID_L} {87};set_instance_parameter_value {master_0_master_limiter} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {master_0_master_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {master_0_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {master_0_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {master_0_master_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {master_0_master_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {master_0_master_limiter} {PKT_THREAD_ID_H} {91};set_instance_parameter_value {master_0_master_limiter} {PKT_THREAD_ID_L} {91};set_instance_parameter_value {master_0_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {master_0_master_limiter} {MAX_OUTSTANDING_RESPONSES} {11};set_instance_parameter_value {master_0_master_limiter} {PIPELINED} {0};set_instance_parameter_value {master_0_master_limiter} {ST_DATA_W} {104};set_instance_parameter_value {master_0_master_limiter} {ST_CHANNEL_W} {4};set_instance_parameter_value {master_0_master_limiter} {VALID_WIDTH} {4};set_instance_parameter_value {master_0_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {master_0_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {master_0_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {master_0_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {master_0_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {master_0_master_limiter} {REORDER} {0};add_instance {sram_0_avalon_sram_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {PKT_ADDR_H} {49};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {PKT_BURST_TYPE_H} {64};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {PKT_BURST_TYPE_L} {63};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {PKT_TRANS_READ} {53};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {ST_DATA_W} {86};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {ST_CHANNEL_W} {4};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {OUT_BYTE_CNT_H} {57};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {OUT_BURSTWRAP_H} {59};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:71) src_id(70:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {104};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {104};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {4};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {4};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {104};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {4};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {4};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {104};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {3};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {104};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {104};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {104};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {104};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {3};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {104};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {104};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {104};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {104};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {104};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {4};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {104};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {4};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 1 1 1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {sram_0_avalon_sram_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {49};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {52};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {59};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {59};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {62};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {60};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {64};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {63};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {IN_ST_DATA_W} {86};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {80};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {78};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {82};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {81};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {OUT_ST_DATA_W} {104};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {ST_CHANNEL_W} {4};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:71) src_id(70:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sram_0_avalon_sram_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sram_0_avalon_sram_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {77};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {77};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {80};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {78};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {82};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {81};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {IN_ST_DATA_W} {104};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {49};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {62};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {60};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {64};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {63};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {OUT_ST_DATA_W} {86};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {ST_CHANNEL_W} {4};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:71) src_id(70:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sram_0_avalon_sram_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {104};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {104};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {4};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {104};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {104};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {4};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_002} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_002} {DATA_WIDTH} {104};set_instance_parameter_value {crosser_002} {BITS_PER_SYMBOL} {104};set_instance_parameter_value {crosser_002} {USE_PACKETS} {1};set_instance_parameter_value {crosser_002} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_002} {CHANNEL_WIDTH} {4};set_instance_parameter_value {crosser_002} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_002} {USE_ERROR} {0};set_instance_parameter_value {crosser_002} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_002} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_003} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_003} {DATA_WIDTH} {104};set_instance_parameter_value {crosser_003} {BITS_PER_SYMBOL} {104};set_instance_parameter_value {crosser_003} {USE_PACKETS} {1};set_instance_parameter_value {crosser_003} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_003} {CHANNEL_WIDTH} {4};set_instance_parameter_value {crosser_003} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_003} {USE_ERROR} {0};set_instance_parameter_value {crosser_003} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_003} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {USE_OUTPUT_PIPELINE} {0};add_instance {video_dma_controller_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {video_dma_controller_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {video_dma_controller_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {video_dma_controller_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {video_dma_controller_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {master_0_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {master_0_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {master_0_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {master_0_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {master_0_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {new_sdram_controller_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {new_sdram_controller_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {new_sdram_controller_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {new_sdram_controller_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {new_sdram_controller_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {sys_sdram_pll_0_sys_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {sys_sdram_pll_0_sys_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {sys_sdram_pll_0_sys_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {video_dma_controller_0_avalon_dma_master_translator.avalon_universal_master_0} {video_dma_controller_0_avalon_dma_master_agent.av} {avalon};set_connection_parameter_value {video_dma_controller_0_avalon_dma_master_translator.avalon_universal_master_0/video_dma_controller_0_avalon_dma_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {video_dma_controller_0_avalon_dma_master_translator.avalon_universal_master_0/video_dma_controller_0_avalon_dma_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {video_dma_controller_0_avalon_dma_master_translator.avalon_universal_master_0/video_dma_controller_0_avalon_dma_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {video_dma_controller_0_avalon_dma_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/video_dma_controller_0_avalon_dma_master_agent.rp} {qsys_mm.response};add_connection {ensamblado_procesador_0_avalon_master_translator.avalon_universal_master_0} {ensamblado_procesador_0_avalon_master_agent.av} {avalon};set_connection_parameter_value {ensamblado_procesador_0_avalon_master_translator.avalon_universal_master_0/ensamblado_procesador_0_avalon_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {ensamblado_procesador_0_avalon_master_translator.avalon_universal_master_0/ensamblado_procesador_0_avalon_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {ensamblado_procesador_0_avalon_master_translator.avalon_universal_master_0/ensamblado_procesador_0_avalon_master_agent.av} {defaultConnection} {false};add_connection {master_0_master_translator.avalon_universal_master_0} {master_0_master_agent.av} {avalon};set_connection_parameter_value {master_0_master_translator.avalon_universal_master_0/master_0_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {master_0_master_translator.avalon_universal_master_0/master_0_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {master_0_master_translator.avalon_universal_master_0/master_0_master_agent.av} {defaultConnection} {false};add_connection {sram_0_avalon_sram_slave_agent.m0} {sram_0_avalon_sram_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sram_0_avalon_sram_slave_agent.m0/sram_0_avalon_sram_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sram_0_avalon_sram_slave_agent.m0/sram_0_avalon_sram_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sram_0_avalon_sram_slave_agent.m0/sram_0_avalon_sram_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sram_0_avalon_sram_slave_agent.rf_source} {sram_0_avalon_sram_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {sram_0_avalon_sram_slave_agent_rsp_fifo.out} {sram_0_avalon_sram_slave_agent.rf_sink} {avalon_streaming};add_connection {sram_0_avalon_sram_slave_agent.rdata_fifo_src} {sram_0_avalon_sram_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {sram_0_avalon_sram_slave_agent_rdata_fifo.out} {sram_0_avalon_sram_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {video_dma_controller_0_avalon_dma_control_slave_agent.m0} {video_dma_controller_0_avalon_dma_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent.m0/video_dma_controller_0_avalon_dma_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent.m0/video_dma_controller_0_avalon_dma_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {video_dma_controller_0_avalon_dma_control_slave_agent.m0/video_dma_controller_0_avalon_dma_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {video_dma_controller_0_avalon_dma_control_slave_agent.rf_source} {video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo.out} {video_dma_controller_0_avalon_dma_control_slave_agent.rf_sink} {avalon_streaming};add_connection {video_dma_controller_0_avalon_dma_control_slave_agent.rdata_fifo_src} {video_dma_controller_0_avalon_dma_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {video_dma_controller_0_avalon_dma_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/video_dma_controller_0_avalon_dma_control_slave_agent.cp} {qsys_mm.command};add_connection {ps2_0_avalon_ps2_slave_agent.m0} {ps2_0_avalon_ps2_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ps2_0_avalon_ps2_slave_agent.m0/ps2_0_avalon_ps2_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ps2_0_avalon_ps2_slave_agent.m0/ps2_0_avalon_ps2_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ps2_0_avalon_ps2_slave_agent.m0/ps2_0_avalon_ps2_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ps2_0_avalon_ps2_slave_agent.rf_source} {ps2_0_avalon_ps2_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {ps2_0_avalon_ps2_slave_agent_rsp_fifo.out} {ps2_0_avalon_ps2_slave_agent.rf_sink} {avalon_streaming};add_connection {ps2_0_avalon_ps2_slave_agent.rdata_fifo_src} {ps2_0_avalon_ps2_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {ps2_0_avalon_ps2_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/ps2_0_avalon_ps2_slave_agent.cp} {qsys_mm.command};add_connection {new_sdram_controller_0_s1_agent.m0} {new_sdram_controller_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {new_sdram_controller_0_s1_agent.m0/new_sdram_controller_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {new_sdram_controller_0_s1_agent.m0/new_sdram_controller_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {new_sdram_controller_0_s1_agent.m0/new_sdram_controller_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {new_sdram_controller_0_s1_agent.rf_source} {new_sdram_controller_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {new_sdram_controller_0_s1_agent_rsp_fifo.out} {new_sdram_controller_0_s1_agent.rf_sink} {avalon_streaming};add_connection {new_sdram_controller_0_s1_agent.rdata_fifo_src} {new_sdram_controller_0_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {new_sdram_controller_0_s1_agent_rdata_fifo.out} {new_sdram_controller_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {new_sdram_controller_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/new_sdram_controller_0_s1_agent.cp} {qsys_mm.command};add_connection {video_dma_controller_0_avalon_dma_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {video_dma_controller_0_avalon_dma_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {ensamblado_procesador_0_avalon_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {ensamblado_procesador_0_avalon_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {master_0_master_agent.cp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {master_0_master_agent.cp/router_002.sink} {qsys_mm.command};add_connection {sram_0_avalon_sram_slave_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {sram_0_avalon_sram_slave_agent.rp/router_003.sink} {qsys_mm.response};add_connection {video_dma_controller_0_avalon_dma_control_slave_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {video_dma_controller_0_avalon_dma_control_slave_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {ps2_0_avalon_ps2_slave_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {ps2_0_avalon_ps2_slave_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {new_sdram_controller_0_s1_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {new_sdram_controller_0_s1_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {router_001.src} {ensamblado_procesador_0_avalon_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_001.src/ensamblado_procesador_0_avalon_master_limiter.cmd_sink} {qsys_mm.command};add_connection {ensamblado_procesador_0_avalon_master_limiter.cmd_src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {ensamblado_procesador_0_avalon_master_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {ensamblado_procesador_0_avalon_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/ensamblado_procesador_0_avalon_master_limiter.rsp_sink} {qsys_mm.response};add_connection {ensamblado_procesador_0_avalon_master_limiter.rsp_src} {ensamblado_procesador_0_avalon_master_agent.rp} {avalon_streaming};preview_set_connection_tag {ensamblado_procesador_0_avalon_master_limiter.rsp_src/ensamblado_procesador_0_avalon_master_agent.rp} {qsys_mm.response};add_connection {router_002.src} {master_0_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_002.src/master_0_master_limiter.cmd_sink} {qsys_mm.command};add_connection {master_0_master_limiter.cmd_src} {cmd_demux_002.sink} {avalon_streaming};preview_set_connection_tag {master_0_master_limiter.cmd_src/cmd_demux_002.sink} {qsys_mm.command};add_connection {rsp_mux_002.src} {master_0_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_002.src/master_0_master_limiter.rsp_sink} {qsys_mm.response};add_connection {master_0_master_limiter.rsp_src} {master_0_master_agent.rp} {avalon_streaming};preview_set_connection_tag {master_0_master_limiter.rsp_src/master_0_master_agent.rp} {qsys_mm.response};add_connection {sram_0_avalon_sram_slave_burst_adapter.source0} {sram_0_avalon_sram_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {sram_0_avalon_sram_slave_burst_adapter.source0/sram_0_avalon_sram_slave_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux_002.src0} {cmd_mux.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src0/cmd_mux.sink2} {qsys_mm.command};add_connection {cmd_demux_002.src1} {cmd_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src1/cmd_mux_001.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src2} {cmd_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src2/cmd_mux_002.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux.src2} {rsp_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src2/rsp_mux_002.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux_001.sink1} {qsys_mm.response};add_connection {rsp_demux_001.src1} {rsp_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src1/rsp_mux_002.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux_001.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux_001.sink2} {qsys_mm.response};add_connection {rsp_demux_002.src1} {rsp_mux_002.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src1/rsp_mux_002.sink2} {qsys_mm.response};add_connection {router_003.src} {sram_0_avalon_sram_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/sram_0_avalon_sram_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {sram_0_avalon_sram_slave_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {sram_0_avalon_sram_slave_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_mux.src} {sram_0_avalon_sram_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/sram_0_avalon_sram_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {sram_0_avalon_sram_slave_cmd_width_adapter.src} {sram_0_avalon_sram_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {sram_0_avalon_sram_slave_cmd_width_adapter.src/sram_0_avalon_sram_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src3} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src3/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux_002.src3} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src3/crosser_001.in} {qsys_mm.command};add_connection {crosser_001.out} {cmd_mux_003.sink1} {avalon_streaming};preview_set_connection_tag {crosser_001.out/cmd_mux_003.sink1} {qsys_mm.command};add_connection {rsp_demux_003.src0} {crosser_002.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/crosser_002.in} {qsys_mm.response};add_connection {crosser_002.out} {rsp_mux_001.sink3} {avalon_streaming};preview_set_connection_tag {crosser_002.out/rsp_mux_001.sink3} {qsys_mm.response};add_connection {rsp_demux_003.src1} {crosser_003.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src1/crosser_003.in} {qsys_mm.response};add_connection {crosser_003.out} {rsp_mux_002.sink3} {avalon_streaming};preview_set_connection_tag {crosser_003.out/rsp_mux_002.sink3} {qsys_mm.response};add_connection {ensamblado_procesador_0_avalon_master_limiter.cmd_valid} {cmd_demux_001.sink_valid} {avalon_streaming};add_connection {master_0_master_limiter.cmd_valid} {cmd_demux_002.sink_valid} {avalon_streaming};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {video_dma_controller_0_avalon_dma_master_translator.reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {ensamblado_procesador_0_avalon_master_translator.reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {master_0_master_translator.reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {sram_0_avalon_sram_slave_translator.reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {video_dma_controller_0_avalon_dma_control_slave_translator.reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {ps2_0_avalon_ps2_slave_translator.reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {video_dma_controller_0_avalon_dma_master_agent.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {ensamblado_procesador_0_avalon_master_agent.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {master_0_master_agent.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {sram_0_avalon_sram_slave_agent.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {sram_0_avalon_sram_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {sram_0_avalon_sram_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {video_dma_controller_0_avalon_dma_control_slave_agent.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {ps2_0_avalon_ps2_slave_agent.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {ps2_0_avalon_ps2_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {ensamblado_procesador_0_avalon_master_limiter.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {master_0_master_limiter.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {sram_0_avalon_sram_slave_burst_adapter.cr0_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {sram_0_avalon_sram_slave_rsp_width_adapter.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {sram_0_avalon_sram_slave_cmd_width_adapter.clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {crosser_002.out_clk_reset} {reset};add_connection {video_dma_controller_0_reset_reset_bridge.out_reset} {crosser_003.out_clk_reset} {reset};add_connection {new_sdram_controller_0_reset_reset_bridge.out_reset} {new_sdram_controller_0_s1_translator.reset} {reset};add_connection {new_sdram_controller_0_reset_reset_bridge.out_reset} {new_sdram_controller_0_s1_agent.clk_reset} {reset};add_connection {new_sdram_controller_0_reset_reset_bridge.out_reset} {new_sdram_controller_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {new_sdram_controller_0_reset_reset_bridge.out_reset} {new_sdram_controller_0_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {new_sdram_controller_0_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {new_sdram_controller_0_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {new_sdram_controller_0_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {new_sdram_controller_0_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {new_sdram_controller_0_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {new_sdram_controller_0_reset_reset_bridge.out_reset} {crosser_002.in_clk_reset} {reset};add_connection {new_sdram_controller_0_reset_reset_bridge.out_reset} {crosser_003.in_clk_reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {video_dma_controller_0_avalon_dma_master_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {ensamblado_procesador_0_avalon_master_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {master_0_master_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sram_0_avalon_sram_slave_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {video_dma_controller_0_avalon_dma_control_slave_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {ps2_0_avalon_ps2_slave_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {video_dma_controller_0_avalon_dma_master_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {ensamblado_procesador_0_avalon_master_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {master_0_master_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sram_0_avalon_sram_slave_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sram_0_avalon_sram_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sram_0_avalon_sram_slave_agent_rdata_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {video_dma_controller_0_avalon_dma_control_slave_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {ps2_0_avalon_ps2_slave_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {ps2_0_avalon_ps2_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {ensamblado_procesador_0_avalon_master_limiter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {master_0_master_limiter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sram_0_avalon_sram_slave_burst_adapter.cr0} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sram_0_avalon_sram_slave_rsp_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sram_0_avalon_sram_slave_cmd_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {crosser_002.out_clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {crosser_003.out_clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {video_dma_controller_0_reset_reset_bridge.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {master_0_clk_reset_reset_bridge.clk} {clock};add_connection {sys_sdram_pll_0_sys_clk_clock_bridge.out_clk} {new_sdram_controller_0_s1_translator.clk} {clock};add_connection {sys_sdram_pll_0_sys_clk_clock_bridge.out_clk} {new_sdram_controller_0_s1_agent.clk} {clock};add_connection {sys_sdram_pll_0_sys_clk_clock_bridge.out_clk} {new_sdram_controller_0_s1_agent_rsp_fifo.clk} {clock};add_connection {sys_sdram_pll_0_sys_clk_clock_bridge.out_clk} {new_sdram_controller_0_s1_agent_rdata_fifo.clk} {clock};add_connection {sys_sdram_pll_0_sys_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {sys_sdram_pll_0_sys_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {sys_sdram_pll_0_sys_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {sys_sdram_pll_0_sys_clk_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {sys_sdram_pll_0_sys_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {sys_sdram_pll_0_sys_clk_clock_bridge.out_clk} {crosser_002.in_clk} {clock};add_connection {sys_sdram_pll_0_sys_clk_clock_bridge.out_clk} {crosser_003.in_clk} {clock};add_connection {sys_sdram_pll_0_sys_clk_clock_bridge.out_clk} {new_sdram_controller_0_reset_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {sys_sdram_pll_0_sys_clk} {clock} {slave};set_interface_property {sys_sdram_pll_0_sys_clk} {EXPORT_OF} {sys_sdram_pll_0_sys_clk_clock_bridge.in_clk};add_interface {master_0_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {master_0_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {master_0_clk_reset_reset_bridge.in_reset};add_interface {new_sdram_controller_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {new_sdram_controller_0_reset_reset_bridge_in_reset} {EXPORT_OF} {new_sdram_controller_0_reset_reset_bridge.in_reset};add_interface {video_dma_controller_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {video_dma_controller_0_reset_reset_bridge_in_reset} {EXPORT_OF} {video_dma_controller_0_reset_reset_bridge.in_reset};add_interface {ensamblado_procesador_0_avalon_master} {avalon} {slave};set_interface_property {ensamblado_procesador_0_avalon_master} {EXPORT_OF} {ensamblado_procesador_0_avalon_master_translator.avalon_anti_master_0};add_interface {master_0_master} {avalon} {slave};set_interface_property {master_0_master} {EXPORT_OF} {master_0_master_translator.avalon_anti_master_0};add_interface {video_dma_controller_0_avalon_dma_master} {avalon} {slave};set_interface_property {video_dma_controller_0_avalon_dma_master} {EXPORT_OF} {video_dma_controller_0_avalon_dma_master_translator.avalon_anti_master_0};add_interface {new_sdram_controller_0_s1} {avalon} {master};set_interface_property {new_sdram_controller_0_s1} {EXPORT_OF} {new_sdram_controller_0_s1_translator.avalon_anti_slave_0};add_interface {ps2_0_avalon_ps2_slave} {avalon} {master};set_interface_property {ps2_0_avalon_ps2_slave} {EXPORT_OF} {ps2_0_avalon_ps2_slave_translator.avalon_anti_slave_0};add_interface {sram_0_avalon_sram_slave} {avalon} {master};set_interface_property {sram_0_avalon_sram_slave} {EXPORT_OF} {sram_0_avalon_sram_slave_translator.avalon_anti_slave_0};add_interface {video_dma_controller_0_avalon_dma_control_slave} {avalon} {master};set_interface_property {video_dma_controller_0_avalon_dma_control_slave} {EXPORT_OF} {video_dma_controller_0_avalon_dma_control_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.ensamblado_procesador_0.avalon_master} {0};set_module_assignment {interconnect_id.master_0.master} {1};set_module_assignment {interconnect_id.new_sdram_controller_0.s1} {0};set_module_assignment {interconnect_id.ps2_0.avalon_ps2_slave} {1};set_module_assignment {interconnect_id.sram_0.avalon_sram_slave} {2};set_module_assignment {interconnect_id.video_dma_controller_0.avalon_dma_control_slave} {3};set_module_assignment {interconnect_id.video_dma_controller_0.avalon_dma_master} {2};" />
  <generatedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001.v"
       type="VERILOG" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="disenyo_qsys" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 17 starting:altera_mm_interconnect "submodules/disenyo_qsys_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>55</b> modules, <b>184</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>55</b> modules, <b>184</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>55</b> modules, <b>184</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>55</b> modules, <b>184</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>55</b> modules, <b>184</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>55</b> modules, <b>184</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>55</b> modules, <b>184</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>55</b> modules, <b>184</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.040s/0.044s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.017s/0.018s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.020s/0.024s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.024s/0.028s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>59</b> modules, <b>196</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>disenyo_qsys_inst</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 53 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message
       level="Info"
       culprit="video_dma_controller_0_avalon_dma_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>video_dma_controller_0_avalon_dma_master_translator</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 50 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="sram_0_avalon_sram_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>sram_0_avalon_sram_slave_translator</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 46 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="video_dma_controller_0_avalon_dma_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>video_dma_controller_0_avalon_dma_master_agent</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 43 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="sram_0_avalon_sram_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>sram_0_avalon_sram_slave_agent</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 64 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 33 starting:altera_merlin_router "submodules/disenyo_qsys_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 32 starting:altera_merlin_router "submodules/disenyo_qsys_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 30 starting:altera_merlin_router "submodules/disenyo_qsys_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 29 starting:altera_merlin_router "submodules/disenyo_qsys_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 26 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="ensamblado_procesador_0_avalon_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>ensamblado_procesador_0_avalon_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 24 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="sram_0_avalon_sram_slave_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>sram_0_avalon_sram_slave_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 23 starting:altera_merlin_demultiplexer "submodules/disenyo_qsys_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 22 starting:altera_merlin_demultiplexer "submodules/disenyo_qsys_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 20 starting:altera_merlin_multiplexer "submodules/disenyo_qsys_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 19 starting:altera_merlin_multiplexer "submodules/disenyo_qsys_mm_interconnect_0_cmd_mux_001"</message>
   <message level="Info" culprit="cmd_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 16 starting:altera_merlin_demultiplexer "submodules/disenyo_qsys_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 15 starting:altera_merlin_demultiplexer "submodules/disenyo_qsys_mm_interconnect_0_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 12 starting:altera_merlin_multiplexer "submodules/disenyo_qsys_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 11 starting:altera_merlin_multiplexer "submodules/disenyo_qsys_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 9 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="sram_0_avalon_sram_slave_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>sram_0_avalon_sram_slave_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 7 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 3 starting:altera_avalon_st_adapter "submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 1 starting:error_adapter "submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 3 starting:altera_avalon_st_adapter "submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>error_adapter</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 0 starting:error_adapter "submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_irq_mapper:19.1:AUTO_DEVICE_FAMILY=Cyclone IV E,IRQ_MAP=0:0,NUM_RCVRS=1,SENDER_IRQ_WIDTH=1"
   instancePathKey="disenyo_qsys_tb:.:disenyo_qsys_inst:.:irq_mapper"
   kind="altera_irq_mapper"
   version="19.1"
   name="disenyo_qsys_irq_mapper">
  <parameter name="NUM_RCVRS" value="1" />
  <parameter name="IRQ_MAP" value="0:0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="SENDER_IRQ_WIDTH" value="1" />
  <generatedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="disenyo_qsys" as="irq_mapper" />
  <messages>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 70 starting:altera_irq_mapper "submodules/disenyo_qsys_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>disenyo_qsys_inst</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:19.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="disenyo_qsys_tb:.:disenyo_qsys_inst:.:rst_controller"
   kind="altera_reset_controller"
   version="19.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="disenyo_qsys"
     as="rst_controller,rst_controller_001,rst_controller_002" />
  <instantiator instantiator="disenyo_qsys_master_0" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 69 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>disenyo_qsys_inst</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_jtag_dc_streaming:19.1:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0"
   instancePathKey="disenyo_qsys_tb:.:disenyo_qsys_inst:.:master_0:.:jtag_phy_embedded_in_jtag_master"
   kind="altera_jtag_dc_streaming"
   version="19.1"
   name="altera_avalon_st_jtag_interface">
  <parameter name="UPSTREAM_FIFO_SIZE" value="0" />
  <parameter name="USE_DOWNSTREAM_READY" value="0" />
  <parameter name="FABRIC" value="2.0" />
  <parameter name="DOWNSTREAM_FIFO_SIZE" value="64" />
  <parameter name="MGMT_CHANNEL_WIDTH" value="-1" />
  <parameter name="PURPOSE" value="1" />
  <parameter name="USE_PLI" value="0" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="EXPORT_JTAG" value="0" />
  <generatedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="disenyo_qsys_master_0"
     as="jtag_phy_embedded_in_jtag_master" />
  <messages>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 66 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>master_0</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:19.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true"
   instancePathKey="disenyo_qsys_tb:.:disenyo_qsys_inst:.:master_0:.:timing_adt"
   kind="timing_adapter"
   version="19.1"
   name="disenyo_qsys_master_0_timing_adt">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseValid" value="true" />
  <parameter name="inUseReady" value="false" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="true" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_master_0_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="disenyo_qsys_master_0" as="timing_adt" />
  <messages>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 65 starting:timing_adapter "submodules/disenyo_qsys_master_0_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>master_0</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:19.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0"
   instancePathKey="disenyo_qsys_tb:.:disenyo_qsys_inst:.:master_0:.:fifo"
   kind="altera_avalon_sc_fifo"
   version="19.1"
   name="altera_avalon_sc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="disenyo_qsys_master_0" as="fifo" />
  <instantiator
     instantiator="disenyo_qsys_mm_interconnect_0"
     as="sram_0_avalon_sram_slave_agent_rsp_fifo,sram_0_avalon_sram_slave_agent_rdata_fifo,video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo,ps2_0_avalon_ps2_slave_agent_rsp_fifo,new_sdram_controller_0_s1_agent_rsp_fifo,new_sdram_controller_0_s1_agent_rdata_fifo" />
  <messages>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 64 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_bytes_to_packets:19.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0"
   instancePathKey="disenyo_qsys_tb:.:disenyo_qsys_inst:.:master_0:.:b2p"
   kind="altera_avalon_st_bytes_to_packets"
   version="19.1"
   name="altera_avalon_st_bytes_to_packets">
  <parameter name="CHANNEL_WIDTH_DERIVED" value="8" />
  <parameter name="ENCODING" value="0" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="disenyo_qsys_master_0" as="b2p" />
  <messages>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 63 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_packets_to_bytes:19.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0"
   instancePathKey="disenyo_qsys_tb:.:disenyo_qsys_inst:.:master_0:.:p2b"
   kind="altera_avalon_st_packets_to_bytes"
   version="19.1"
   name="altera_avalon_st_packets_to_bytes">
  <parameter name="CHANNEL_WIDTH_DERIVED" value="8" />
  <parameter name="ENCODING" value="0" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="disenyo_qsys_master_0" as="p2b" />
  <messages>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 62 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_packets_to_master:19.1:EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1"
   instancePathKey="disenyo_qsys_tb:.:disenyo_qsys_inst:.:master_0:.:transacto"
   kind="altera_avalon_packets_to_master"
   version="19.1"
   name="altera_avalon_packets_to_master">
  <parameter name="EXPORT_MASTER_SIGNALS" value="0" />
  <parameter name="FAST_VER" value="0" />
  <parameter name="FIFO_WIDTHU" value="1" />
  <parameter name="FIFO_DEPTHS" value="2" />
  <generatedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="disenyo_qsys_master_0" as="transacto" />
  <messages>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 61 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="channel_adapter:19.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0"
   instancePathKey="disenyo_qsys_tb:.:disenyo_qsys_inst:.:master_0:.:b2p_adapter"
   kind="channel_adapter"
   version="19.1"
   name="disenyo_qsys_master_0_b2p_adapter">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="8" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="inMaxChannel" value="255" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_master_0_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="disenyo_qsys_master_0" as="b2p_adapter" />
  <messages>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 60 starting:channel_adapter "submodules/disenyo_qsys_master_0_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>master_0</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="channel_adapter:19.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255"
   instancePathKey="disenyo_qsys_tb:.:disenyo_qsys_inst:.:master_0:.:p2b_adapter"
   kind="channel_adapter"
   version="19.1"
   name="disenyo_qsys_master_0_p2b_adapter">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="outChannelWidth" value="8" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outMaxChannel" value="255" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_master_0_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="disenyo_qsys_master_0" as="p2b_adapter" />
  <messages>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 59 starting:channel_adapter "submodules/disenyo_qsys_master_0_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>master_0</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_altpll:18.0:DEVICE_FAMILY=Cyclone IV,OUTCLK0_DIV=1,OUTCLK0_MULT=1,OUTCLK1_DIV=1,OUTCLK1_MULT=1,OUTCLK2_DIV=1,OUTCLK2_MULT=1,PHASE_SHIFT=-3000,audio_clk_freq=12.288,gui_device_family=Cyclone IV E,type=System/SDRAM,video_in=5MP Digital Camera (THDB_D5M),video_out=4.3&quot; LCD (TRDB_LTM)"
   instancePathKey="disenyo_qsys_tb:.:disenyo_qsys_inst:.:sys_sdram_pll_0:.:sys_pll"
   kind="altera_up_altpll"
   version="18.0"
   name="altera_up_altpll">
  <parameter name="OUTCLK0_DIV" value="1" />
  <parameter name="OUTCLK2_MULT" value="1" />
  <parameter name="PHASE_SHIFT" value="-3000" />
  <parameter name="OUTCLK1_DIV" value="1" />
  <parameter name="OUTCLK0_MULT" value="1" />
  <parameter name="DEVICE_FAMILY" value="Cyclone IV" />
  <parameter name="video_in" value="5MP Digital Camera (THDB_D5M)" />
  <parameter name="gui_device_family" value="Cyclone IV E" />
  <parameter name="OUTCLK2_DIV" value="1" />
  <parameter name="OUTCLK1_MULT" value="1" />
  <generatedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_up_altpll.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/university_program/clocks/altera_up_altpll/altera_up_altpll_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="disenyo_qsys_sys_sdram_pll_0" as="sys_pll" />
  <instantiator instantiator="disenyo_qsys_video_pll_0" as="video_pll" />
  <messages>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 57 starting:altera_up_altpll "submodules/altera_up_altpll"</message>
   <message level="Info" culprit="sys_pll"><![CDATA["<b>sys_sdram_pll_0</b>" instantiated <b>altera_up_altpll</b> "<b>sys_pll</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_reset_from_locked_signal:18.0:"
   instancePathKey="disenyo_qsys_tb:.:disenyo_qsys_inst:.:sys_sdram_pll_0:.:reset_from_locked"
   kind="altera_up_avalon_reset_from_locked_signal"
   version="18.0"
   name="altera_up_avalon_reset_from_locked_signal">
  <generatedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_up_avalon_reset_from_locked_signal.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/university_program/clocks/altera_up_avalon_reset_from_locked_signal/altera_up_avalon_reset_from_locked_signal_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="disenyo_qsys_sys_sdram_pll_0" as="reset_from_locked" />
  <instantiator instantiator="disenyo_qsys_video_pll_0" as="reset_from_locked" />
  <messages>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 56 starting:altera_up_avalon_reset_from_locked_signal "submodules/altera_up_avalon_reset_from_locked_signal"</message>
   <message level="Info" culprit="reset_from_locked"><![CDATA["<b>sys_sdram_pll_0</b>" instantiated <b>altera_up_avalon_reset_from_locked_signal</b> "<b>reset_from_locked</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:19.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=1,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0"
   instancePathKey="disenyo_qsys_tb:.:disenyo_qsys_inst:.:mm_interconnect_0:.:video_dma_controller_0_avalon_dma_master_translator"
   kind="altera_merlin_master_translator"
   version="19.1"
   name="altera_merlin_master_translator">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="disenyo_qsys_mm_interconnect_0"
     as="video_dma_controller_0_avalon_dma_master_translator,ensamblado_procesador_0_avalon_master_translator,master_0_master_translator" />
  <messages>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 53 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message
       level="Info"
       culprit="video_dma_controller_0_avalon_dma_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>video_dma_controller_0_avalon_dma_master_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:19.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=20,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=2,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="disenyo_qsys_tb:.:disenyo_qsys_inst:.:mm_interconnect_0:.:sram_0_avalon_sram_slave_translator"
   kind="altera_merlin_slave_translator"
   version="19.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="disenyo_qsys_mm_interconnect_0"
     as="sram_0_avalon_sram_slave_translator,video_dma_controller_0_avalon_dma_control_slave_translator,ps2_0_avalon_ps2_slave_translator,new_sdram_controller_0_s1_translator" />
  <messages>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 50 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="sram_0_avalon_sram_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>sram_0_avalon_sram_slave_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:19.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;sram_0_avalon_sram_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008200000&quot;
   end=&quot;0x00000000008400000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=2,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=83,PKT_ADDR_SIDEBAND_L=83,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BURST_TYPE_H=82,PKT_BURST_TYPE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_CACHE_H=98,PKT_CACHE_L=95,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=84,PKT_DATA_SIDEBAND_L=84,PKT_DEST_ID_H=90,PKT_DEST_ID_L=89,PKT_ORI_BURST_SIZE_H=103,PKT_ORI_BURST_SIZE_L=101,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_QOS_H=86,PKT_QOS_L=86,PKT_RESPONSE_STATUS_H=100,PKT_RESPONSE_STATUS_L=99,PKT_SRC_ID_H=88,PKT_SRC_ID_L=87,PKT_THREAD_ID_H=91,PKT_THREAD_ID_L=91,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=4,ST_DATA_W=104,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="disenyo_qsys_tb:.:disenyo_qsys_inst:.:mm_interconnect_0:.:video_dma_controller_0_avalon_dma_master_agent"
   kind="altera_merlin_master_agent"
   version="19.1"
   name="altera_merlin_master_agent">
  <generatedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="disenyo_qsys_mm_interconnect_0"
     as="video_dma_controller_0_avalon_dma_master_agent,ensamblado_procesador_0_avalon_master_agent,master_0_master_agent" />
  <messages>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 46 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="video_dma_controller_0_avalon_dma_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>video_dma_controller_0_avalon_dma_master_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:19.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=2,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=2,MAX_BURSTWRAP=1,MAX_BYTE_CNT=2,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:71) src_id(70:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_DATA_H=15,PKT_DATA_L=0,PKT_DEST_ID_H=72,PKT_DEST_ID_L=71,PKT_ORI_BURST_SIZE_H=85,PKT_ORI_BURST_SIZE_L=83,PKT_PROTECTION_H=76,PKT_PROTECTION_L=74,PKT_RESPONSE_STATUS_H=82,PKT_RESPONSE_STATUS_L=81,PKT_SRC_ID_H=70,PKT_SRC_ID_L=69,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=4,ST_DATA_W=86,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="disenyo_qsys_tb:.:disenyo_qsys_inst:.:mm_interconnect_0:.:sram_0_avalon_sram_slave_agent"
   kind="altera_merlin_slave_agent"
   version="19.1"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="disenyo_qsys_mm_interconnect_0"
     as="sram_0_avalon_sram_slave_agent,video_dma_controller_0_avalon_dma_control_slave_agent,ps2_0_avalon_ps2_slave_agent,new_sdram_controller_0_s1_agent" />
  <messages>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 43 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="sram_0_avalon_sram_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>sram_0_avalon_sram_slave_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:19.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,END_ADDRESS=0x8400000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=90,PKT_DEST_ID_L=89,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=2:1:0x8200000:0x8400000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x8200000,ST_CHANNEL_W=4,ST_DATA_W=104,TYPE_OF_TRANSACTION=both"
   instancePathKey="disenyo_qsys_tb:.:disenyo_qsys_inst:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="19.1"
   name="disenyo_qsys_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x8200000" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="2:1:0x8200000:0x8400000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="90" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="89" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="104" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="94" />
  <parameter name="END_ADDRESS" value="0x8400000" />
  <parameter name="PKT_PROTECTION_L" value="92" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="2" />
  <parameter name="DESTINATION_ID" value="2" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="disenyo_qsys_mm_interconnect_0" as="router" />
  <messages>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 33 starting:altera_merlin_router "submodules/disenyo_qsys_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:19.1:CHANNEL_ID=1000,0100,0010,0001,DECODER_TYPE=0,DEFAULT_CHANNEL=3,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,3,2,END_ADDRESS=0x8000000,0x8000008,0x8000020,0x8400000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=90,PKT_DEST_ID_L=89,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,SLAVES_INFO=0:1000:0x0:0x8000000:both:1:0:0:1,1:0100:0x8000000:0x8000008:both:1:0:0:1,3:0010:0x8000010:0x8000020:both:1:0:0:1,2:0001:0x8200000:0x8400000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x8000000,0x8000010,0x8200000,ST_CHANNEL_W=4,ST_DATA_W=104,TYPE_OF_TRANSACTION=both,both,both,both"
   instancePathKey="disenyo_qsys_tb:.:disenyo_qsys_inst:.:mm_interconnect_0:.:router_001"
   kind="altera_merlin_router"
   version="19.1"
   name="disenyo_qsys_mm_interconnect_0_router_001">
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0x8000000,0x8000010,0x8200000" />
  <parameter name="DEFAULT_CHANNEL" value="3" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:1000:0x0:0x8000000:both:1:0:0:1,1:0100:0x8000000:0x8000008:both:1:0:0:1,3:0010:0x8000010:0x8000020:both:1:0:0:1,2:0001:0x8200000:0x8400000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="90" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="89" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1000,0100,0010,0001" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="104" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="94" />
  <parameter name="END_ADDRESS" value="0x8000000,0x8000008,0x8000020,0x8400000" />
  <parameter name="PKT_PROTECTION_L" value="92" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1,3,2" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1" />
  <generatedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="disenyo_qsys_mm_interconnect_0"
     as="router_001,router_002" />
  <messages>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 32 starting:altera_merlin_router "submodules/disenyo_qsys_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:19.1:CHANNEL_ID=001,010,100,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,0,1,END_ADDRESS=0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:71) src_id(70:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_DEST_ID_H=72,PKT_DEST_ID_L=71,PKT_PROTECTION_H=76,PKT_PROTECTION_L=74,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=2:001:0x0:0x0:read:1:0:0:1,0:010:0x0:0x0:both:1:0:0:1,1:100:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,ST_CHANNEL_W=4,ST_DATA_W=86,TYPE_OF_TRANSACTION=read,both,both"
   instancePathKey="disenyo_qsys_tb:.:disenyo_qsys_inst:.:mm_interconnect_0:.:router_003"
   kind="altera_merlin_router"
   version="19.1"
   name="disenyo_qsys_mm_interconnect_0_router_003">
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="53" />
  <parameter name="START_ADDRESS" value="0x0,0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="2:001:0x0:0x0:read:1:0:0:1,0:010:0x0:0x0:both:1:0:0:1,1:100:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="49" />
  <parameter name="PKT_DEST_ID_H" value="72" />
  <parameter name="PKT_ADDR_L" value="18" />
  <parameter name="PKT_DEST_ID_L" value="71" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:71) src_id(70:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="CHANNEL_ID" value="001,010,100" />
  <parameter name="TYPE_OF_TRANSACTION" value="read,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="86" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="76" />
  <parameter name="END_ADDRESS" value="0x0,0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="74" />
  <parameter name="PKT_TRANS_WRITE" value="52" />
  <parameter name="DEFAULT_DESTID" value="2" />
  <parameter name="DESTINATION_ID" value="2,0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1,1" />
  <generatedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="disenyo_qsys_mm_interconnect_0" as="router_003" />
  <messages>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 30 starting:altera_merlin_router "submodules/disenyo_qsys_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:19.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=90,PKT_DEST_ID_L=89,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=4,ST_DATA_W=104,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="disenyo_qsys_tb:.:disenyo_qsys_inst:.:mm_interconnect_0:.:router_004"
   kind="altera_merlin_router"
   version="19.1"
   name="disenyo_qsys_mm_interconnect_0_router_004">
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="90" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="89" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="104" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="94" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="92" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="disenyo_qsys_mm_interconnect_0"
     as="router_004,router_005,router_006" />
  <messages>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 29 starting:altera_merlin_router "submodules/disenyo_qsys_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_traffic_limiter:19.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=11,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DEST_ID_H=90,PKT_DEST_ID_L=89,PKT_SRC_ID_H=88,PKT_SRC_ID_L=87,PKT_THREAD_ID_H=91,PKT_THREAD_ID_L=91,PKT_TRANS_POSTED=69,PKT_TRANS_WRITE=70,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=4,ST_DATA_W=104,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=4"
   instancePathKey="disenyo_qsys_tb:.:disenyo_qsys_inst:.:mm_interconnect_0:.:ensamblado_procesador_0_avalon_master_limiter"
   kind="altera_merlin_traffic_limiter"
   version="19.1"
   name="altera_merlin_traffic_limiter">
  <generatedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="disenyo_qsys_mm_interconnect_0"
     as="ensamblado_procesador_0_avalon_master_limiter,master_0_master_limiter" />
  <messages>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 26 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="ensamblado_procesador_0_avalon_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>ensamblado_procesador_0_avalon_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_burst_adapter:19.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:71) src_id(70:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=59,OUT_BYTE_CNT_H=57,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BURST_TYPE_H=64,PKT_BURST_TYPE_L=63,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,ST_CHANNEL_W=4,ST_DATA_W=86"
   instancePathKey="disenyo_qsys_tb:.:disenyo_qsys_inst:.:mm_interconnect_0:.:sram_0_avalon_sram_slave_burst_adapter"
   kind="altera_merlin_burst_adapter"
   version="19.1"
   name="altera_merlin_burst_adapter">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:71) src_id(70:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="50" />
  <generatedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="disenyo_qsys_mm_interconnect_0"
     as="sram_0_avalon_sram_slave_burst_adapter" />
  <messages>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 24 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="sram_0_avalon_sram_slave_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>sram_0_avalon_sram_slave_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:19.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=4,ST_DATA_W=104,VALID_WIDTH=1"
   instancePathKey="disenyo_qsys_tb:.:disenyo_qsys_inst:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="19.1"
   name="disenyo_qsys_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="104" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="disenyo_qsys_mm_interconnect_0" as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 23 starting:altera_merlin_demultiplexer "submodules/disenyo_qsys_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:19.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=4,ST_CHANNEL_W=4,ST_DATA_W=104,VALID_WIDTH=4"
   instancePathKey="disenyo_qsys_tb:.:disenyo_qsys_inst:.:mm_interconnect_0:.:cmd_demux_001"
   kind="altera_merlin_demultiplexer"
   version="19.1"
   name="disenyo_qsys_mm_interconnect_0_cmd_demux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="4" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="104" />
  <parameter name="NUM_OUTPUTS" value="4" />
  <generatedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="disenyo_qsys_mm_interconnect_0"
     as="cmd_demux_001,cmd_demux_002" />
  <messages>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 22 starting:altera_merlin_demultiplexer "submodules/disenyo_qsys_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:19.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=4,ST_DATA_W=104,USE_EXTERNAL_ARB=0"
   instancePathKey="disenyo_qsys_tb:.:disenyo_qsys_inst:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="19.1"
   name="disenyo_qsys_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1" />
  <parameter name="NUM_INPUTS" value="3" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="104" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="disenyo_qsys_mm_interconnect_0" as="cmd_mux" />
  <messages>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 20 starting:altera_merlin_multiplexer "submodules/disenyo_qsys_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:19.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=4,ST_DATA_W=104,USE_EXTERNAL_ARB=0"
   instancePathKey="disenyo_qsys_tb:.:disenyo_qsys_inst:.:mm_interconnect_0:.:cmd_mux_001"
   kind="altera_merlin_multiplexer"
   version="19.1"
   name="disenyo_qsys_mm_interconnect_0_cmd_mux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="104" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="disenyo_qsys_mm_interconnect_0"
     as="cmd_mux_001,cmd_mux_002,cmd_mux_003" />
  <messages>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 19 starting:altera_merlin_multiplexer "submodules/disenyo_qsys_mm_interconnect_0_cmd_mux_001"</message>
   <message level="Info" culprit="cmd_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:19.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=4,ST_DATA_W=104,VALID_WIDTH=1"
   instancePathKey="disenyo_qsys_tb:.:disenyo_qsys_inst:.:mm_interconnect_0:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="19.1"
   name="disenyo_qsys_mm_interconnect_0_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="104" />
  <parameter name="NUM_OUTPUTS" value="3" />
  <generatedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="disenyo_qsys_mm_interconnect_0" as="rsp_demux" />
  <messages>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 16 starting:altera_merlin_demultiplexer "submodules/disenyo_qsys_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:19.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=4,ST_DATA_W=104,VALID_WIDTH=1"
   instancePathKey="disenyo_qsys_tb:.:disenyo_qsys_inst:.:mm_interconnect_0:.:rsp_demux_001"
   kind="altera_merlin_demultiplexer"
   version="19.1"
   name="disenyo_qsys_mm_interconnect_0_rsp_demux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="104" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="disenyo_qsys_mm_interconnect_0"
     as="rsp_demux_001,rsp_demux_002,rsp_demux_003" />
  <messages>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 15 starting:altera_merlin_demultiplexer "submodules/disenyo_qsys_mm_interconnect_0_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:19.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=4,ST_DATA_W=104,USE_EXTERNAL_ARB=0"
   instancePathKey="disenyo_qsys_tb:.:disenyo_qsys_inst:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="19.1"
   name="disenyo_qsys_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="104" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="disenyo_qsys_mm_interconnect_0" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 12 starting:altera_merlin_multiplexer "submodules/disenyo_qsys_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:19.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=4,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=4,ST_DATA_W=104,USE_EXTERNAL_ARB=0"
   instancePathKey="disenyo_qsys_tb:.:disenyo_qsys_inst:.:mm_interconnect_0:.:rsp_mux_001"
   kind="altera_merlin_multiplexer"
   version="19.1"
   name="disenyo_qsys_mm_interconnect_0_rsp_mux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1" />
  <parameter name="NUM_INPUTS" value="4" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="104" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="disenyo_qsys_mm_interconnect_0"
     as="rsp_mux_001,rsp_mux_002" />
  <messages>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 11 starting:altera_merlin_multiplexer "submodules/disenyo_qsys_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_width_adapter:19.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:71) src_id(70:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=49,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=59,IN_PKT_BURSTWRAP_L=59,IN_PKT_BURST_SIZE_H=62,IN_PKT_BURST_SIZE_L=60,IN_PKT_BURST_TYPE_H=64,IN_PKT_BURST_TYPE_L=63,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=58,IN_PKT_BYTE_CNT_L=56,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=85,IN_PKT_ORI_BURST_SIZE_L=83,IN_PKT_RESPONSE_STATUS_H=82,IN_PKT_RESPONSE_STATUS_L=81,IN_PKT_TRANS_COMPRESSED_READ=50,IN_PKT_TRANS_EXCLUSIVE=55,IN_PKT_TRANS_WRITE=52,IN_ST_DATA_W=86,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=80,OUT_PKT_BURST_SIZE_L=78,OUT_PKT_BURST_TYPE_H=82,OUT_PKT_BURST_TYPE_L=81,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=76,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=103,OUT_PKT_ORI_BURST_SIZE_L=101,OUT_PKT_RESPONSE_STATUS_H=100,OUT_PKT_RESPONSE_STATUS_L=99,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=104,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=4"
   instancePathKey="disenyo_qsys_tb:.:disenyo_qsys_inst:.:mm_interconnect_0:.:sram_0_avalon_sram_slave_rsp_width_adapter"
   kind="altera_merlin_width_adapter"
   version="19.1"
   name="altera_merlin_width_adapter">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="103" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="101" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="85" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:71) src_id(70:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="83" />
  <generatedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="disenyo_qsys_mm_interconnect_0"
     as="sram_0_avalon_sram_slave_rsp_width_adapter,sram_0_avalon_sram_slave_cmd_width_adapter" />
  <messages>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 9 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="sram_0_avalon_sram_slave_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>sram_0_avalon_sram_slave_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_handshake_clock_crosser:19.1:AUTO_IN_CLK_CLOCK_RATE=50000000,AUTO_OUT_CLK_CLOCK_RATE=50000000,BITS_PER_SYMBOL=104,CHANNEL_WIDTH=4,DATA_WIDTH=104,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2"
   instancePathKey="disenyo_qsys_tb:.:disenyo_qsys_inst:.:mm_interconnect_0:.:crosser"
   kind="altera_avalon_st_handshake_clock_crosser"
   version="19.1"
   name="altera_avalon_st_handshake_clock_crosser">
  <parameter name="AUTO_OUT_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="104" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="1" />
  <parameter name="AUTO_IN_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="USE_ERROR" value="0" />
  <parameter name="CHANNEL_WIDTH" value="4" />
  <parameter name="USE_CHANNEL" value="1" />
  <generatedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="disenyo_qsys_mm_interconnect_0"
     as="crosser,crosser_001,crosser_002,crosser_003" />
  <messages>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 7 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:19.1:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=18,inChannelWidth=0,inDataWidth=18,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=18,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:19.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:19.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:19.1:inBitsPerSymbol=18,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:19.1:)(clock:19.1:)(reset:19.1:)"
   instancePathKey="disenyo_qsys_tb:.:disenyo_qsys_inst:.:mm_interconnect_0:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="19.1"
   name="disenyo_qsys_mm_interconnect_0_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="18" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="outDataWidth" value="18" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="inDataWidth" value="18" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="disenyo_qsys_mm_interconnect_0" as="avalon_st_adapter" />
  <messages>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 3 starting:altera_avalon_st_adapter "submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 1 starting:error_adapter "submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:19.1:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=34,inChannelWidth=0,inDataWidth=34,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=34,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:19.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:19.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:19.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:19.1:)(clock:19.1:)(reset:19.1:)"
   instancePathKey="disenyo_qsys_tb:.:disenyo_qsys_inst:.:mm_interconnect_0:.:avalon_st_adapter_001"
   kind="altera_avalon_st_adapter"
   version="19.1"
   name="disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="outDataWidth" value="34" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="inDataWidth" value="34" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="disenyo_qsys_mm_interconnect_0"
     as="avalon_st_adapter_001,avalon_st_adapter_002,avalon_st_adapter_003" />
  <messages>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 3 starting:altera_avalon_st_adapter "submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>error_adapter</b> "<b>submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 0 starting:error_adapter "submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:19.1:inBitsPerSymbol=18,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="disenyo_qsys_tb:.:disenyo_qsys_inst:.:mm_interconnect_0:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="19.1"
   name="disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="18" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="disenyo_qsys_mm_interconnect_0_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 1 starting:error_adapter "submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:19.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="disenyo_qsys_tb:.:disenyo_qsys_inst:.:mm_interconnect_0:.:avalon_st_adapter_001:.:error_adapter_0"
   kind="error_adapter"
   version="19.1"
   name="disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys_tb/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gerard/intelFPGA_lite/19.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="disenyo_qsys_tb">queue size: 0 starting:error_adapter "submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
