// Seed: 967938435
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input tri0 id_2,
    input id_3,
    input tri0 id_4,
    output id_5,
    input id_6
);
  type_21(
      id_6, 1 ? 1'b0 : 1, id_4[1]
  ); type_22(
      id_2[1], 1
  );
  assign id_5 = id_1;
  assign id_5[1] = 1;
  always #1;
  assign id_5[1] = 1'b0;
  logic id_7;
  type_24 id_8 (
      .id_0(),
      .id_1("" >> (1'h0)),
      .id_2(1)
  );
  logic id_9;
  always @(1);
  logic id_10;
  logic id_11, id_12;
  logic id_13 = 1;
  assign id_9 = id_7;
  logic id_14;
  reg   id_15;
  assign id_15 = 1'b0 >> 1;
  always @(posedge id_0)
    if (id_4[1] > id_15) id_11 = 1'b0;
    else begin
      for (id_13 = 1 - id_6; 1'b0; id_9 = id_14) id_15 <= id_6;
    end
  assign id_13 = id_3[1];
  assign id_13 = !id_10;
  logic   id_16;
  type_30 id_17 = id_8;
  logic   id_18;
  assign id_11 = id_11;
  assign id_11 = id_16;
  assign id_14 = id_13;
endmodule
