

Implementation tool: Xilinx Vivado v.2018.3
Project:             fir_filter
Solution:            LoopUnrollingFactor2Solution
Device target:       xc7z020clg484-1
Report date:         Fri Apr 26 14:18:20 +0200 2024

#=== Post-Implementation Resource usage ===
SLICE:           68
LUT:            217
FF:             119
DSP:              4
BRAM:             2
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    5.745
CP achieved post-implementation:    5.692
Timing met
