/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [10:0] _05_;
  wire [12:0] _06_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [16:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [18:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [8:0] celloutsig_0_22z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [7:0] celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_38z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [2:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [8:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [13:0] celloutsig_1_6z;
  wire [5:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_38z = ~(celloutsig_0_18z & out_data[40]);
  assign celloutsig_0_2z = ~celloutsig_0_1z[3];
  assign celloutsig_0_14z = ~((celloutsig_0_9z | celloutsig_0_6z) & celloutsig_0_2z);
  assign celloutsig_0_12z = ~((_00_ | celloutsig_0_9z) & (celloutsig_0_7z | celloutsig_0_11z[13]));
  assign celloutsig_0_34z = celloutsig_0_11z[14] | ~(celloutsig_0_20z);
  assign celloutsig_1_4z = celloutsig_1_3z[4] | ~(_01_);
  assign celloutsig_0_9z = celloutsig_0_6z | ~(_02_);
  assign celloutsig_1_14z = celloutsig_1_13z | _03_;
  assign celloutsig_0_16z = celloutsig_0_0z | celloutsig_0_14z;
  assign celloutsig_1_19z = ~(_04_ ^ in_data[157]);
  assign celloutsig_0_30z = ~(celloutsig_0_18z ^ celloutsig_0_4z);
  assign celloutsig_1_18z = { celloutsig_1_6z[0], 1'h0, celloutsig_1_12z, celloutsig_1_9z } + { in_data[136:130], celloutsig_1_17z, celloutsig_1_0z };
  reg [19:0] _19_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _19_ <= 20'h00000;
    else _19_ <= { celloutsig_0_32z[2:0], celloutsig_0_29z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_22z, celloutsig_0_34z, celloutsig_0_0z, celloutsig_0_16z };
  assign out_data[51:32] = _19_;
  reg [12:0] _20_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _20_ <= 13'h0000;
    else _20_ <= in_data[159:147];
  assign { _06_[12], _01_, _06_[10:7], _03_, _04_, _06_[4:0] } = _20_;
  reg [10:0] _21_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _21_ <= 11'h000;
    else _21_ <= celloutsig_0_1z[13:3];
  assign { _05_[10:9], _00_, _05_[7], _02_, _05_[5:0] } = _21_;
  assign celloutsig_0_18z = { in_data[83:81], celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_13z } == { celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_11z };
  assign celloutsig_0_8z = { celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_5z } === celloutsig_0_1z[17:15];
  assign celloutsig_0_13z = celloutsig_0_11z[13:6] === { celloutsig_0_11z[9:3], celloutsig_0_8z };
  assign celloutsig_0_17z = { _05_[9], _00_, _05_[7], _02_, _05_[5:0] } === { celloutsig_0_1z[17:12], celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_0_19z = { celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_17z } === { celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_7z };
  assign celloutsig_1_12z = { celloutsig_1_6z[2:0], celloutsig_1_11z } > in_data[136:133];
  assign celloutsig_0_21z = { celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_19z } > { _05_[2:1], celloutsig_0_8z };
  assign celloutsig_0_6z = { _05_[7], _02_, _05_[5:0], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z } <= { _05_[10:9], _00_, _05_[7], _02_, _05_[5:0], celloutsig_0_4z };
  assign celloutsig_0_20z = in_data[91] & ~(celloutsig_0_7z);
  assign celloutsig_1_16z = { _06_[9:8], celloutsig_1_5z } * { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_14z };
  assign celloutsig_0_32z = celloutsig_0_5z ? { celloutsig_0_11z[12:7], celloutsig_0_2z, celloutsig_0_30z } : { celloutsig_0_21z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_21z, celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_16z };
  assign celloutsig_1_9z = _04_ ? { celloutsig_1_6z[9:5], celloutsig_1_0z } : { _06_[12], _01_, _06_[10:7] };
  assign celloutsig_1_0z = in_data[163:158] != in_data[120:115];
  assign celloutsig_1_2z = { in_data[183:157], celloutsig_1_0z } != { _06_[0], celloutsig_1_0z, _06_[12], _01_, _06_[10:7], _03_, _04_, _06_[4:0], _06_[12], _01_, _06_[10:7], _03_, _04_, _06_[4:0] };
  assign celloutsig_1_13z = { in_data[113:105], celloutsig_1_5z } != { celloutsig_1_3z[3:2], celloutsig_1_9z, 2'h0 };
  assign celloutsig_0_0z = in_data[91:89] !== in_data[75:73];
  assign celloutsig_0_4z = { _05_[5], celloutsig_0_0z, celloutsig_0_0z } !== { celloutsig_0_1z[13:12], celloutsig_0_2z };
  assign celloutsig_0_15z = { in_data[32:30], celloutsig_0_9z } !== { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_7z };
  assign celloutsig_0_7z = & { celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_10z = & { celloutsig_0_5z, celloutsig_0_1z[18:3] };
  assign celloutsig_0_29z = & { celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_1_5z = | { _06_[7], _03_, _04_, _06_[4:2], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_11z = ~^ in_data[136:129];
  assign celloutsig_0_5z = ~^ in_data[73:66];
  assign celloutsig_0_11z = { in_data[89:74], celloutsig_0_7z } >> { in_data[21:18], _05_[10:9], _00_, _05_[7], _02_, _05_[5:0], celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_0_22z = { celloutsig_0_14z, celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_19z, celloutsig_0_21z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_4z } >> { celloutsig_0_21z, celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_20z, celloutsig_0_6z, celloutsig_0_12z };
  assign celloutsig_1_3z = in_data[124:119] >> in_data[190:185];
  assign celloutsig_1_6z = { celloutsig_1_3z[2:0], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z } >> { _03_, _04_, _06_[4:0], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_1z = { in_data[85:70], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } <<< in_data[71:53];
  assign celloutsig_1_17z = ~((celloutsig_1_13z & celloutsig_1_6z[11]) | celloutsig_1_16z[0]);
  assign { _05_[8], _05_[6] } = { _00_, _02_ };
  assign { _06_[11], _06_[6:5] } = { _01_, _03_, _04_ };
  assign { out_data[136:128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z };
endmodule
