Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Dec  7 01:06:03 2024
| Host         : LHeysemK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file traffic_light_system_timing_summary_routed.rpt -pb traffic_light_system_timing_summary_routed.pb -rpx traffic_light_system_timing_summary_routed.rpx -warn_on_violation
| Design       : traffic_light_system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (33)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (66)
5. checking no_input_delay (3)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (33)
-------------------------
 There are 30 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line26/slow_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (66)
-------------------------------------------------
 There are 66 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   70          inf        0.000                      0                   70           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            70 Endpoints
Min Delay            70 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LA_leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.786ns  (logic 4.416ns (40.946%)  route 6.370ns (59.054%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE                         0.000     0.000 r  FSM_sequential_current_state_reg[0]/C
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.596     0.596 f  FSM_sequential_current_state_reg[0]/Q
                         net (fo=7, routed)           0.895     1.491    current_state[0]
    SLICE_X0Y19          LUT3 (Prop_lut3_I0_O)        0.299     1.790 r  LA_leds_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.475     7.265    LA_leds_OBUF[0]
    L1                   OBUF (Prop_obuf_I_O)         3.521    10.786 r  LA_leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.786    LA_leds[0]
    L1                                                                r  LA_leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LA_leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.779ns  (logic 4.272ns (43.689%)  route 5.507ns (56.311%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE                         0.000     0.000 r  FSM_sequential_current_state_reg[2]/C
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.633     0.633 r  FSM_sequential_current_state_reg[2]/Q
                         net (fo=6, routed)           0.884     1.517    current_state[2]
    SLICE_X0Y19          LUT3 (Prop_lut3_I0_O)        0.124     1.641 r  LA_leds_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.623     6.264    LA_leds_OBUF[1]
    P1                   OBUF (Prop_obuf_I_O)         3.515     9.779 r  LA_leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.779    LA_leds[1]
    P1                                                                r  LA_leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LB_leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.671ns  (logic 4.287ns (55.880%)  route 3.385ns (44.120%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE                         0.000     0.000 r  FSM_sequential_current_state_reg[2]/C
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.633     0.633 r  FSM_sequential_current_state_reg[2]/Q
                         net (fo=6, routed)           0.885     1.518    current_state[2]
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.124     1.642 r  LB_leds_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.499     4.142    LB_leds_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     7.671 r  LB_leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.671    LB_leds[1]
    E19                                                               r  LB_leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LB_leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.198ns  (logic 4.632ns (64.355%)  route 2.566ns (35.645%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE                         0.000     0.000 r  FSM_sequential_current_state_reg[0]/C
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.596     0.596 f  FSM_sequential_current_state_reg[0]/Q
                         net (fo=7, routed)           0.895     1.491    current_state[0]
    SLICE_X0Y19          LUT3 (Prop_lut3_I0_O)        0.327     1.818 r  LB_leds_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.671     3.489    LB_leds_OBUF[0]
    U19                  OBUF (Prop_obuf_I_O)         3.709     7.198 r  LB_leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.198    LB_leds[0]
    U19                                                               r  LB_leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line26/counter_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line26/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.326ns  (logic 1.047ns (24.200%)  route 3.279ns (75.800%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDCE                         0.000     0.000 r  nolabel_line26/counter_reg[27]/C
    SLICE_X2Y21          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  nolabel_line26/counter_reg[27]/Q
                         net (fo=2, routed)           0.980     1.458    nolabel_line26/counter[27]
    SLICE_X4Y19          LUT5 (Prop_lut5_I1_O)        0.295     1.753 r  nolabel_line26/counter[28]_i_6/O
                         net (fo=1, routed)           0.959     2.711    nolabel_line26/counter[28]_i_6_n_0
    SLICE_X2Y19          LUT6 (Prop_lut6_I5_O)        0.124     2.835 r  nolabel_line26/counter[28]_i_2/O
                         net (fo=29, routed)          1.341     4.176    nolabel_line26/counter[28]_i_2_n_0
    SLICE_X2Y15          LUT4 (Prop_lut4_I0_O)        0.150     4.326 r  nolabel_line26/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     4.326    nolabel_line26/counter_0[3]
    SLICE_X2Y15          FDCE                                         r  nolabel_line26/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line26/counter_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line26/counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.300ns  (logic 1.021ns (23.742%)  route 3.279ns (76.258%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDCE                         0.000     0.000 r  nolabel_line26/counter_reg[27]/C
    SLICE_X2Y21          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  nolabel_line26/counter_reg[27]/Q
                         net (fo=2, routed)           0.980     1.458    nolabel_line26/counter[27]
    SLICE_X4Y19          LUT5 (Prop_lut5_I1_O)        0.295     1.753 r  nolabel_line26/counter[28]_i_6/O
                         net (fo=1, routed)           0.959     2.711    nolabel_line26/counter[28]_i_6_n_0
    SLICE_X2Y19          LUT6 (Prop_lut6_I5_O)        0.124     2.835 r  nolabel_line26/counter[28]_i_2/O
                         net (fo=29, routed)          1.341     4.176    nolabel_line26/counter[28]_i_2_n_0
    SLICE_X2Y15          LUT4 (Prop_lut4_I0_O)        0.124     4.300 r  nolabel_line26/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     4.300    nolabel_line26/counter_0[2]
    SLICE_X2Y15          FDCE                                         r  nolabel_line26/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line26/counter_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line26/slow_clk_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.192ns  (logic 1.049ns (25.025%)  route 3.143ns (74.975%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDCE                         0.000     0.000 r  nolabel_line26/counter_reg[27]/C
    SLICE_X2Y21          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  nolabel_line26/counter_reg[27]/Q
                         net (fo=2, routed)           0.980     1.458    nolabel_line26/counter[27]
    SLICE_X4Y19          LUT5 (Prop_lut5_I1_O)        0.295     1.753 r  nolabel_line26/counter[28]_i_6/O
                         net (fo=1, routed)           0.959     2.711    nolabel_line26/counter[28]_i_6_n_0
    SLICE_X2Y19          LUT6 (Prop_lut6_I5_O)        0.124     2.835 r  nolabel_line26/counter[28]_i_2/O
                         net (fo=29, routed)          1.204     4.040    nolabel_line26/counter[28]_i_2_n_0
    SLICE_X2Y17          LUT4 (Prop_lut4_I0_O)        0.152     4.192 r  nolabel_line26/slow_clk_i_1/O
                         net (fo=1, routed)           0.000     4.192    nolabel_line26/slow_clk_i_1_n_0
    SLICE_X2Y17          FDCE                                         r  nolabel_line26/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line26/counter_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line26/counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.186ns  (logic 1.047ns (25.010%)  route 3.139ns (74.990%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDCE                         0.000     0.000 r  nolabel_line26/counter_reg[27]/C
    SLICE_X2Y21          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  nolabel_line26/counter_reg[27]/Q
                         net (fo=2, routed)           0.980     1.458    nolabel_line26/counter[27]
    SLICE_X4Y19          LUT5 (Prop_lut5_I1_O)        0.295     1.753 r  nolabel_line26/counter[28]_i_6/O
                         net (fo=1, routed)           0.959     2.711    nolabel_line26/counter[28]_i_6_n_0
    SLICE_X2Y19          LUT6 (Prop_lut6_I5_O)        0.124     2.835 r  nolabel_line26/counter[28]_i_2/O
                         net (fo=29, routed)          1.201     4.036    nolabel_line26/counter[28]_i_2_n_0
    SLICE_X2Y16          LUT4 (Prop_lut4_I0_O)        0.150     4.186 r  nolabel_line26/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     4.186    nolabel_line26/counter_0[5]
    SLICE_X2Y16          FDCE                                         r  nolabel_line26/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line26/counter_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line26/counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.178ns  (logic 1.049ns (25.106%)  route 3.129ns (74.894%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDCE                         0.000     0.000 r  nolabel_line26/counter_reg[27]/C
    SLICE_X2Y21          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  nolabel_line26/counter_reg[27]/Q
                         net (fo=2, routed)           0.980     1.458    nolabel_line26/counter[27]
    SLICE_X4Y19          LUT5 (Prop_lut5_I1_O)        0.295     1.753 r  nolabel_line26/counter[28]_i_6/O
                         net (fo=1, routed)           0.959     2.711    nolabel_line26/counter[28]_i_6_n_0
    SLICE_X2Y19          LUT6 (Prop_lut6_I5_O)        0.124     2.835 r  nolabel_line26/counter[28]_i_2/O
                         net (fo=29, routed)          1.191     4.026    nolabel_line26/counter[28]_i_2_n_0
    SLICE_X2Y16          LUT4 (Prop_lut4_I0_O)        0.152     4.178 r  nolabel_line26/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     4.178    nolabel_line26/counter_0[7]
    SLICE_X2Y16          FDCE                                         r  nolabel_line26/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line26/counter_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line26/counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.164ns  (logic 1.021ns (24.520%)  route 3.143ns (75.480%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDCE                         0.000     0.000 r  nolabel_line26/counter_reg[27]/C
    SLICE_X2Y21          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  nolabel_line26/counter_reg[27]/Q
                         net (fo=2, routed)           0.980     1.458    nolabel_line26/counter[27]
    SLICE_X4Y19          LUT5 (Prop_lut5_I1_O)        0.295     1.753 r  nolabel_line26/counter[28]_i_6/O
                         net (fo=1, routed)           0.959     2.711    nolabel_line26/counter[28]_i_6_n_0
    SLICE_X2Y19          LUT6 (Prop_lut6_I5_O)        0.124     2.835 r  nolabel_line26/counter[28]_i_2/O
                         net (fo=29, routed)          1.204     4.040    nolabel_line26/counter[28]_i_2_n_0
    SLICE_X2Y17          LUT4 (Prop_lut4_I0_O)        0.124     4.164 r  nolabel_line26/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     4.164    nolabel_line26/counter_0[1]
    SLICE_X2Y17          FDCE                                         r  nolabel_line26/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_current_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.281ns (72.845%)  route 0.105ns (27.155%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE                         0.000     0.000 r  FSM_sequential_current_state_reg[0]/C
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.182     0.182 r  FSM_sequential_current_state_reg[0]/Q
                         net (fo=7, routed)           0.105     0.287    current_state[0]
    SLICE_X0Y19          LUT2 (Prop_lut2_I0_O)        0.099     0.386 r  FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.386    next_state[1]
    SLICE_X0Y19          FDCE                                         r  FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line26/slow_clk_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line26/slow_clk_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.491ns  (logic 0.247ns (50.307%)  route 0.244ns (49.693%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE                         0.000     0.000 r  nolabel_line26/slow_clk_reg/C
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  nolabel_line26/slow_clk_reg/Q
                         net (fo=4, routed)           0.244     0.392    nolabel_line26/CLK
    SLICE_X2Y17          LUT4 (Prop_lut4_I3_O)        0.099     0.491 r  nolabel_line26/slow_clk_i_1/O
                         net (fo=1, routed)           0.000     0.491    nolabel_line26/slow_clk_i_1_n_0
    SLICE_X2Y17          FDCE                                         r  nolabel_line26/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line26/counter_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line26/counter_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.502ns  (logic 0.254ns (50.619%)  route 0.248ns (49.381%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE                         0.000     0.000 r  nolabel_line26/counter_reg[20]/C
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  nolabel_line26/counter_reg[20]/Q
                         net (fo=2, routed)           0.124     0.288    nolabel_line26/counter[20]
    SLICE_X2Y19          LUT6 (Prop_lut6_I1_O)        0.045     0.333 r  nolabel_line26/counter[28]_i_2/O
                         net (fo=29, routed)          0.124     0.457    nolabel_line26/counter[28]_i_2_n_0
    SLICE_X2Y19          LUT4 (Prop_lut4_I0_O)        0.045     0.502 r  nolabel_line26/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     0.502    nolabel_line26/counter_0[20]
    SLICE_X2Y19          FDCE                                         r  nolabel_line26/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line26/counter_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line26/counter_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.506ns  (logic 0.258ns (51.009%)  route 0.248ns (48.991%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE                         0.000     0.000 r  nolabel_line26/counter_reg[20]/C
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  nolabel_line26/counter_reg[20]/Q
                         net (fo=2, routed)           0.124     0.288    nolabel_line26/counter[20]
    SLICE_X2Y19          LUT6 (Prop_lut6_I1_O)        0.045     0.333 r  nolabel_line26/counter[28]_i_2/O
                         net (fo=29, routed)          0.124     0.457    nolabel_line26/counter[28]_i_2_n_0
    SLICE_X2Y19          LUT4 (Prop_lut4_I0_O)        0.049     0.506 r  nolabel_line26/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     0.506    nolabel_line26/counter_0[21]
    SLICE_X2Y19          FDCE                                         r  nolabel_line26/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.591ns  (logic 0.280ns (47.376%)  route 0.311ns (52.624%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE                         0.000     0.000 r  FSM_sequential_current_state_reg[0]/C
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.182     0.182 f  FSM_sequential_current_state_reg[0]/Q
                         net (fo=7, routed)           0.183     0.365    current_state[0]
    SLICE_X0Y19          LUT5 (Prop_lut5_I0_O)        0.098     0.463 r  FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.128     0.591    next_state[0]
    SLICE_X0Y19          FDCE                                         r  FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line26/counter_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line26/counter_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.637ns  (logic 0.254ns (39.888%)  route 0.383ns (60.112%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE                         0.000     0.000 r  nolabel_line26/counter_reg[20]/C
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  nolabel_line26/counter_reg[20]/Q
                         net (fo=2, routed)           0.124     0.288    nolabel_line26/counter[20]
    SLICE_X2Y19          LUT6 (Prop_lut6_I1_O)        0.045     0.333 r  nolabel_line26/counter[28]_i_2/O
                         net (fo=29, routed)          0.259     0.592    nolabel_line26/counter[28]_i_2_n_0
    SLICE_X2Y19          LUT4 (Prop_lut4_I0_O)        0.045     0.637 r  nolabel_line26/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     0.637    nolabel_line26/counter_0[18]
    SLICE_X2Y19          FDCE                                         r  nolabel_line26/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line26/counter_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line26/counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.637ns  (logic 0.254ns (39.888%)  route 0.383ns (60.112%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE                         0.000     0.000 r  nolabel_line26/counter_reg[20]/C
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  nolabel_line26/counter_reg[20]/Q
                         net (fo=2, routed)           0.124     0.288    nolabel_line26/counter[20]
    SLICE_X2Y19          LUT6 (Prop_lut6_I1_O)        0.045     0.333 r  nolabel_line26/counter[28]_i_2/O
                         net (fo=29, routed)          0.259     0.592    nolabel_line26/counter[28]_i_2_n_0
    SLICE_X2Y19          LUT4 (Prop_lut4_I0_O)        0.045     0.637 r  nolabel_line26/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     0.637    nolabel_line26/counter_0[19]
    SLICE_X2Y19          FDCE                                         r  nolabel_line26/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line26/counter_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line26/counter_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.644ns  (logic 0.254ns (39.426%)  route 0.390ns (60.574%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE                         0.000     0.000 r  nolabel_line26/counter_reg[20]/C
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  nolabel_line26/counter_reg[20]/Q
                         net (fo=2, routed)           0.124     0.288    nolabel_line26/counter[20]
    SLICE_X2Y19          LUT6 (Prop_lut6_I1_O)        0.045     0.333 r  nolabel_line26/counter[28]_i_2/O
                         net (fo=29, routed)          0.267     0.599    nolabel_line26/counter[28]_i_2_n_0
    SLICE_X2Y19          LUT4 (Prop_lut4_I0_O)        0.045     0.644 r  nolabel_line26/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     0.644    nolabel_line26/counter_0[16]
    SLICE_X2Y19          FDCE                                         r  nolabel_line26/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line26/counter_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line26/counter_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.645ns  (logic 0.255ns (39.520%)  route 0.390ns (60.480%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE                         0.000     0.000 r  nolabel_line26/counter_reg[20]/C
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  nolabel_line26/counter_reg[20]/Q
                         net (fo=2, routed)           0.124     0.288    nolabel_line26/counter[20]
    SLICE_X2Y19          LUT6 (Prop_lut6_I1_O)        0.045     0.333 r  nolabel_line26/counter[28]_i_2/O
                         net (fo=29, routed)          0.267     0.599    nolabel_line26/counter[28]_i_2_n_0
    SLICE_X2Y19          LUT4 (Prop_lut4_I0_O)        0.046     0.645 r  nolabel_line26/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     0.645    nolabel_line26/counter_0[17]
    SLICE_X2Y19          FDCE                                         r  nolabel_line26/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line26/counter_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line26/counter_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.669ns  (logic 0.382ns (57.082%)  route 0.287ns (42.918%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDCE                         0.000     0.000 r  nolabel_line26/counter_reg[24]/C
    SLICE_X2Y20          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  nolabel_line26/counter_reg[24]/Q
                         net (fo=2, routed)           0.063     0.227    nolabel_line26/counter[24]
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.335 r  nolabel_line26/counter0_carry__4/O[3]
                         net (fo=1, routed)           0.224     0.559    nolabel_line26/data0[24]
    SLICE_X2Y20          LUT4 (Prop_lut4_I3_O)        0.110     0.669 r  nolabel_line26/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     0.669    nolabel_line26/counter_0[24]
    SLICE_X2Y20          FDCE                                         r  nolabel_line26/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------





