{
  "Top": "top_kernel",
  "RtlTop": "top_kernel",
  "RtlPrefix": "",
  "RtlSubPrefix": "top_kernel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "A_in": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<24, 8, AP_RND, AP_SAT, 0> const *",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem0",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "A_in_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "A_in_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "A_out": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_fixed<24, 8, AP_RND, AP_SAT, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem1",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "A_out_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "A_out_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_unroll -tripcount_threshold=0",
      "config_compile -pipeline_loops=0",
      "config_export -flow=impl",
      "config_export -format=ip_catalog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "top_kernel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "65793",
    "Latency": "65901"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "top_kernel",
    "Version": "1.0",
    "DisplayName": "Top_kernel",
    "Revision": "2114492564",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_top_kernel_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/top.cpp"],
    "TestBench": ["..\/..\/host.cpp"],
    "Vhdl": [
      "impl\/vhdl\/top_kernel_control_s_axi.vhd",
      "impl\/vhdl\/top_kernel_entry_proc.vhd",
      "impl\/vhdl\/top_kernel_fifo_w24_d512_A.vhd",
      "impl\/vhdl\/top_kernel_fifo_w64_d33_A.vhd",
      "impl\/vhdl\/top_kernel_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/top_kernel_gmem0_m_axi.vhd",
      "impl\/vhdl\/top_kernel_gmem1_m_axi.vhd",
      "impl\/vhdl\/top_kernel_mul_39s_24ns_63_1_1.vhd",
      "impl\/vhdl\/top_kernel_mul_39s_26ns_65_1_1.vhd",
      "impl\/vhdl\/top_kernel_read_input.vhd",
      "impl\/vhdl\/top_kernel_start_for_stencil_stage_1_U0.vhd",
      "impl\/vhdl\/top_kernel_start_for_stencil_stage_2_U0.vhd",
      "impl\/vhdl\/top_kernel_start_for_stencil_stage_3_U0.vhd",
      "impl\/vhdl\/top_kernel_start_for_stencil_stage_4_U0.vhd",
      "impl\/vhdl\/top_kernel_start_for_stencil_stage_5_U0.vhd",
      "impl\/vhdl\/top_kernel_start_for_stencil_stage_6_U0.vhd",
      "impl\/vhdl\/top_kernel_start_for_stencil_stage_7_U0.vhd",
      "impl\/vhdl\/top_kernel_start_for_stencil_stage_8_U0.vhd",
      "impl\/vhdl\/top_kernel_start_for_stencil_stage_9_U0.vhd",
      "impl\/vhdl\/top_kernel_start_for_stencil_stage_10_U0.vhd",
      "impl\/vhdl\/top_kernel_start_for_stencil_stage_11_U0.vhd",
      "impl\/vhdl\/top_kernel_start_for_stencil_stage_12_U0.vhd",
      "impl\/vhdl\/top_kernel_start_for_stencil_stage_13_U0.vhd",
      "impl\/vhdl\/top_kernel_start_for_stencil_stage_14_U0.vhd",
      "impl\/vhdl\/top_kernel_start_for_stencil_stage_15_U0.vhd",
      "impl\/vhdl\/top_kernel_start_for_stencil_stage_16_U0.vhd",
      "impl\/vhdl\/top_kernel_start_for_stencil_stage_17_U0.vhd",
      "impl\/vhdl\/top_kernel_start_for_stencil_stage_18_U0.vhd",
      "impl\/vhdl\/top_kernel_start_for_stencil_stage_19_U0.vhd",
      "impl\/vhdl\/top_kernel_start_for_stencil_stage_20_U0.vhd",
      "impl\/vhdl\/top_kernel_start_for_stencil_stage_21_U0.vhd",
      "impl\/vhdl\/top_kernel_start_for_stencil_stage_22_U0.vhd",
      "impl\/vhdl\/top_kernel_start_for_stencil_stage_23_U0.vhd",
      "impl\/vhdl\/top_kernel_start_for_stencil_stage_24_U0.vhd",
      "impl\/vhdl\/top_kernel_start_for_stencil_stage_25_U0.vhd",
      "impl\/vhdl\/top_kernel_start_for_stencil_stage_26_U0.vhd",
      "impl\/vhdl\/top_kernel_start_for_stencil_stage_27_U0.vhd",
      "impl\/vhdl\/top_kernel_start_for_stencil_stage_28_U0.vhd",
      "impl\/vhdl\/top_kernel_start_for_stencil_stage_29_U0.vhd",
      "impl\/vhdl\/top_kernel_start_for_stencil_stage_U0.vhd",
      "impl\/vhdl\/top_kernel_start_for_write_output_U0.vhd",
      "impl\/vhdl\/top_kernel_stencil_stage.vhd",
      "impl\/vhdl\/top_kernel_stencil_stage_1.vhd",
      "impl\/vhdl\/top_kernel_stencil_stage_1_line_buf_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_stencil_stage_2.vhd",
      "impl\/vhdl\/top_kernel_stencil_stage_3.vhd",
      "impl\/vhdl\/top_kernel_stencil_stage_4.vhd",
      "impl\/vhdl\/top_kernel_stencil_stage_5.vhd",
      "impl\/vhdl\/top_kernel_stencil_stage_6.vhd",
      "impl\/vhdl\/top_kernel_stencil_stage_7.vhd",
      "impl\/vhdl\/top_kernel_stencil_stage_8.vhd",
      "impl\/vhdl\/top_kernel_stencil_stage_9.vhd",
      "impl\/vhdl\/top_kernel_stencil_stage_10.vhd",
      "impl\/vhdl\/top_kernel_stencil_stage_11.vhd",
      "impl\/vhdl\/top_kernel_stencil_stage_12.vhd",
      "impl\/vhdl\/top_kernel_stencil_stage_13.vhd",
      "impl\/vhdl\/top_kernel_stencil_stage_14.vhd",
      "impl\/vhdl\/top_kernel_stencil_stage_15.vhd",
      "impl\/vhdl\/top_kernel_stencil_stage_16.vhd",
      "impl\/vhdl\/top_kernel_stencil_stage_17.vhd",
      "impl\/vhdl\/top_kernel_stencil_stage_18.vhd",
      "impl\/vhdl\/top_kernel_stencil_stage_19.vhd",
      "impl\/vhdl\/top_kernel_stencil_stage_20.vhd",
      "impl\/vhdl\/top_kernel_stencil_stage_21.vhd",
      "impl\/vhdl\/top_kernel_stencil_stage_22.vhd",
      "impl\/vhdl\/top_kernel_stencil_stage_23.vhd",
      "impl\/vhdl\/top_kernel_stencil_stage_24.vhd",
      "impl\/vhdl\/top_kernel_stencil_stage_25.vhd",
      "impl\/vhdl\/top_kernel_stencil_stage_26.vhd",
      "impl\/vhdl\/top_kernel_stencil_stage_27.vhd",
      "impl\/vhdl\/top_kernel_stencil_stage_28.vhd",
      "impl\/vhdl\/top_kernel_stencil_stage_29.vhd",
      "impl\/vhdl\/top_kernel_write_output.vhd",
      "impl\/vhdl\/top_kernel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/top_kernel_control_s_axi.v",
      "impl\/verilog\/top_kernel_entry_proc.v",
      "impl\/verilog\/top_kernel_fifo_w24_d512_A.v",
      "impl\/verilog\/top_kernel_fifo_w64_d33_A.v",
      "impl\/verilog\/top_kernel_flow_control_loop_pipe.v",
      "impl\/verilog\/top_kernel_gmem0_m_axi.v",
      "impl\/verilog\/top_kernel_gmem1_m_axi.v",
      "impl\/verilog\/top_kernel_hls_deadlock_detection_unit.v",
      "impl\/verilog\/top_kernel_hls_deadlock_detector.vh",
      "impl\/verilog\/top_kernel_hls_deadlock_report_unit.vh",
      "impl\/verilog\/top_kernel_mul_39s_24ns_63_1_1.v",
      "impl\/verilog\/top_kernel_mul_39s_26ns_65_1_1.v",
      "impl\/verilog\/top_kernel_read_input.v",
      "impl\/verilog\/top_kernel_start_for_stencil_stage_1_U0.v",
      "impl\/verilog\/top_kernel_start_for_stencil_stage_2_U0.v",
      "impl\/verilog\/top_kernel_start_for_stencil_stage_3_U0.v",
      "impl\/verilog\/top_kernel_start_for_stencil_stage_4_U0.v",
      "impl\/verilog\/top_kernel_start_for_stencil_stage_5_U0.v",
      "impl\/verilog\/top_kernel_start_for_stencil_stage_6_U0.v",
      "impl\/verilog\/top_kernel_start_for_stencil_stage_7_U0.v",
      "impl\/verilog\/top_kernel_start_for_stencil_stage_8_U0.v",
      "impl\/verilog\/top_kernel_start_for_stencil_stage_9_U0.v",
      "impl\/verilog\/top_kernel_start_for_stencil_stage_10_U0.v",
      "impl\/verilog\/top_kernel_start_for_stencil_stage_11_U0.v",
      "impl\/verilog\/top_kernel_start_for_stencil_stage_12_U0.v",
      "impl\/verilog\/top_kernel_start_for_stencil_stage_13_U0.v",
      "impl\/verilog\/top_kernel_start_for_stencil_stage_14_U0.v",
      "impl\/verilog\/top_kernel_start_for_stencil_stage_15_U0.v",
      "impl\/verilog\/top_kernel_start_for_stencil_stage_16_U0.v",
      "impl\/verilog\/top_kernel_start_for_stencil_stage_17_U0.v",
      "impl\/verilog\/top_kernel_start_for_stencil_stage_18_U0.v",
      "impl\/verilog\/top_kernel_start_for_stencil_stage_19_U0.v",
      "impl\/verilog\/top_kernel_start_for_stencil_stage_20_U0.v",
      "impl\/verilog\/top_kernel_start_for_stencil_stage_21_U0.v",
      "impl\/verilog\/top_kernel_start_for_stencil_stage_22_U0.v",
      "impl\/verilog\/top_kernel_start_for_stencil_stage_23_U0.v",
      "impl\/verilog\/top_kernel_start_for_stencil_stage_24_U0.v",
      "impl\/verilog\/top_kernel_start_for_stencil_stage_25_U0.v",
      "impl\/verilog\/top_kernel_start_for_stencil_stage_26_U0.v",
      "impl\/verilog\/top_kernel_start_for_stencil_stage_27_U0.v",
      "impl\/verilog\/top_kernel_start_for_stencil_stage_28_U0.v",
      "impl\/verilog\/top_kernel_start_for_stencil_stage_29_U0.v",
      "impl\/verilog\/top_kernel_start_for_stencil_stage_U0.v",
      "impl\/verilog\/top_kernel_start_for_write_output_U0.v",
      "impl\/verilog\/top_kernel_stencil_stage.v",
      "impl\/verilog\/top_kernel_stencil_stage_1.v",
      "impl\/verilog\/top_kernel_stencil_stage_1_line_buf_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_stencil_stage_2.v",
      "impl\/verilog\/top_kernel_stencil_stage_3.v",
      "impl\/verilog\/top_kernel_stencil_stage_4.v",
      "impl\/verilog\/top_kernel_stencil_stage_5.v",
      "impl\/verilog\/top_kernel_stencil_stage_6.v",
      "impl\/verilog\/top_kernel_stencil_stage_7.v",
      "impl\/verilog\/top_kernel_stencil_stage_8.v",
      "impl\/verilog\/top_kernel_stencil_stage_9.v",
      "impl\/verilog\/top_kernel_stencil_stage_10.v",
      "impl\/verilog\/top_kernel_stencil_stage_11.v",
      "impl\/verilog\/top_kernel_stencil_stage_12.v",
      "impl\/verilog\/top_kernel_stencil_stage_13.v",
      "impl\/verilog\/top_kernel_stencil_stage_14.v",
      "impl\/verilog\/top_kernel_stencil_stage_15.v",
      "impl\/verilog\/top_kernel_stencil_stage_16.v",
      "impl\/verilog\/top_kernel_stencil_stage_17.v",
      "impl\/verilog\/top_kernel_stencil_stage_18.v",
      "impl\/verilog\/top_kernel_stencil_stage_19.v",
      "impl\/verilog\/top_kernel_stencil_stage_20.v",
      "impl\/verilog\/top_kernel_stencil_stage_21.v",
      "impl\/verilog\/top_kernel_stencil_stage_22.v",
      "impl\/verilog\/top_kernel_stencil_stage_23.v",
      "impl\/verilog\/top_kernel_stencil_stage_24.v",
      "impl\/verilog\/top_kernel_stencil_stage_25.v",
      "impl\/verilog\/top_kernel_stencil_stage_26.v",
      "impl\/verilog\/top_kernel_stencil_stage_27.v",
      "impl\/verilog\/top_kernel_stencil_stage_28.v",
      "impl\/verilog\/top_kernel_stencil_stage_29.v",
      "impl\/verilog\/top_kernel_write_output.v",
      "impl\/verilog\/top_kernel.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/top_kernel_v1_0\/data\/top_kernel.mdd",
      "impl\/misc\/drivers\/top_kernel_v1_0\/data\/top_kernel.tcl",
      "impl\/misc\/drivers\/top_kernel_v1_0\/data\/top_kernel.yaml",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel.c",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel.h",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel_hw.h",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel_linux.c",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/top_kernel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_gmem1",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "A_in_1",
          "access": "W",
          "description": "Data signal of A_in",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "A_in",
              "access": "W",
              "description": "Bit 31 to 0 of A_in"
            }]
        },
        {
          "offset": "0x14",
          "name": "A_in_2",
          "access": "W",
          "description": "Data signal of A_in",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "A_in",
              "access": "W",
              "description": "Bit 63 to 32 of A_in"
            }]
        },
        {
          "offset": "0x1c",
          "name": "A_out_1",
          "access": "W",
          "description": "Data signal of A_out",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "A_out",
              "access": "W",
              "description": "Bit 31 to 0 of A_out"
            }]
        },
        {
          "offset": "0x20",
          "name": "A_out_2",
          "access": "W",
          "description": "Data signal of A_out",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "A_out",
              "access": "W",
              "description": "Bit 63 to 32 of A_out"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "A_in"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "A_out"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem0:m_axi_gmem1",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem0": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem0_",
      "paramPrefix": "C_M_AXI_GMEM0_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem0_ARADDR",
        "m_axi_gmem0_ARBURST",
        "m_axi_gmem0_ARCACHE",
        "m_axi_gmem0_ARID",
        "m_axi_gmem0_ARLEN",
        "m_axi_gmem0_ARLOCK",
        "m_axi_gmem0_ARPROT",
        "m_axi_gmem0_ARQOS",
        "m_axi_gmem0_ARREADY",
        "m_axi_gmem0_ARREGION",
        "m_axi_gmem0_ARSIZE",
        "m_axi_gmem0_ARUSER",
        "m_axi_gmem0_ARVALID",
        "m_axi_gmem0_AWADDR",
        "m_axi_gmem0_AWBURST",
        "m_axi_gmem0_AWCACHE",
        "m_axi_gmem0_AWID",
        "m_axi_gmem0_AWLEN",
        "m_axi_gmem0_AWLOCK",
        "m_axi_gmem0_AWPROT",
        "m_axi_gmem0_AWQOS",
        "m_axi_gmem0_AWREADY",
        "m_axi_gmem0_AWREGION",
        "m_axi_gmem0_AWSIZE",
        "m_axi_gmem0_AWUSER",
        "m_axi_gmem0_AWVALID",
        "m_axi_gmem0_BID",
        "m_axi_gmem0_BREADY",
        "m_axi_gmem0_BRESP",
        "m_axi_gmem0_BUSER",
        "m_axi_gmem0_BVALID",
        "m_axi_gmem0_RDATA",
        "m_axi_gmem0_RID",
        "m_axi_gmem0_RLAST",
        "m_axi_gmem0_RREADY",
        "m_axi_gmem0_RRESP",
        "m_axi_gmem0_RUSER",
        "m_axi_gmem0_RVALID",
        "m_axi_gmem0_WDATA",
        "m_axi_gmem0_WID",
        "m_axi_gmem0_WLAST",
        "m_axi_gmem0_WREADY",
        "m_axi_gmem0_WSTRB",
        "m_axi_gmem0_WUSER",
        "m_axi_gmem0_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "A_in"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "A_in"
        }
      ]
    },
    "m_axi_gmem1": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem1_",
      "paramPrefix": "C_M_AXI_GMEM1_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem1_ARADDR",
        "m_axi_gmem1_ARBURST",
        "m_axi_gmem1_ARCACHE",
        "m_axi_gmem1_ARID",
        "m_axi_gmem1_ARLEN",
        "m_axi_gmem1_ARLOCK",
        "m_axi_gmem1_ARPROT",
        "m_axi_gmem1_ARQOS",
        "m_axi_gmem1_ARREADY",
        "m_axi_gmem1_ARREGION",
        "m_axi_gmem1_ARSIZE",
        "m_axi_gmem1_ARUSER",
        "m_axi_gmem1_ARVALID",
        "m_axi_gmem1_AWADDR",
        "m_axi_gmem1_AWBURST",
        "m_axi_gmem1_AWCACHE",
        "m_axi_gmem1_AWID",
        "m_axi_gmem1_AWLEN",
        "m_axi_gmem1_AWLOCK",
        "m_axi_gmem1_AWPROT",
        "m_axi_gmem1_AWQOS",
        "m_axi_gmem1_AWREADY",
        "m_axi_gmem1_AWREGION",
        "m_axi_gmem1_AWSIZE",
        "m_axi_gmem1_AWUSER",
        "m_axi_gmem1_AWVALID",
        "m_axi_gmem1_BID",
        "m_axi_gmem1_BREADY",
        "m_axi_gmem1_BRESP",
        "m_axi_gmem1_BUSER",
        "m_axi_gmem1_BVALID",
        "m_axi_gmem1_RDATA",
        "m_axi_gmem1_RID",
        "m_axi_gmem1_RLAST",
        "m_axi_gmem1_RREADY",
        "m_axi_gmem1_RRESP",
        "m_axi_gmem1_RUSER",
        "m_axi_gmem1_RVALID",
        "m_axi_gmem1_WDATA",
        "m_axi_gmem1_WID",
        "m_axi_gmem1_WLAST",
        "m_axi_gmem1_WREADY",
        "m_axi_gmem1_WSTRB",
        "m_axi_gmem1_WUSER",
        "m_axi_gmem1_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "A_out"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "A_out"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem0_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem0_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem1_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "top_kernel",
      "BindInstances": "A_out_c_U inter_strm_U inter_strm_1_U inter_strm_2_U inter_strm_3_U inter_strm_4_U inter_strm_5_U inter_strm_6_U inter_strm_7_U inter_strm_8_U inter_strm_9_U inter_strm_10_U inter_strm_11_U inter_strm_12_U inter_strm_13_U inter_strm_14_U inter_strm_15_U inter_strm_16_U inter_strm_17_U inter_strm_18_U inter_strm_19_U inter_strm_20_U inter_strm_21_U inter_strm_22_U inter_strm_23_U inter_strm_24_U inter_strm_25_U inter_strm_26_U inter_strm_27_U inter_strm_28_U inter_strm_29_U inter_strm_30_U control_s_axi_U gmem0_m_axi_U gmem1_m_axi_U",
      "Instances": [
        {
          "ModuleName": "entry_proc",
          "InstanceName": "entry_proc_U0"
        },
        {
          "ModuleName": "read_input",
          "InstanceName": "read_input_U0",
          "BindInstances": "i_fu_109_p2 icmp_ln531_fu_115_p2"
        },
        {
          "ModuleName": "stencil_stage_1",
          "InstanceName": "stencil_stage_1_U0",
          "BindInstances": "line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_256_fu_301_p2 empty_257_fu_307_p2 empty_258_fu_313_p2 empty_259_fu_319_p2 empty_260_fu_325_p2 empty_261_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_262_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U7 mul_39s_24ns_63_1_1_U6 add_ln525_fu_533_p2 add_ln525_57_fu_543_p2 out_57_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_29_fu_604_p2 xor_ln525_57_fu_610_p2 xor_ln525_58_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_58_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_57_fu_735_p2 icmp_ln526_58_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_113_fu_755_p2 and_ln526_141_fu_761_p2 select_ln526_85_fu_767_p3 and_ln526_142_fu_775_p2 xor_ln526_114_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_115_fu_793_p2 and_ln526_143_fu_799_p2 and_ln526_144_fu_805_p2 or_ln526_30_fu_811_p2 xor_ln526_116_fu_817_p2 and_ln526_145_fu_823_p2 select_ln526_86_fu_829_p3 or_ln526_29_fu_837_p2 select_ln526_87_fu_843_p3 icmp_ln548_fu_331_p2"
        },
        {
          "ModuleName": "stencil_stage_2",
          "InstanceName": "stencil_stage_2_U0",
          "BindInstances": "line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_179_fu_301_p2 empty_180_fu_307_p2 empty_181_fu_313_p2 empty_182_fu_319_p2 empty_183_fu_325_p2 empty_184_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_185_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U14 mul_39s_24ns_63_1_1_U13 add_ln525_fu_533_p2 add_ln525_35_fu_543_p2 out_35_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_18_fu_604_p2 xor_ln525_35_fu_610_p2 xor_ln525_36_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_36_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_35_fu_735_p2 icmp_ln526_36_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_69_fu_755_p2 and_ln526_86_fu_761_p2 select_ln526_52_fu_767_p3 and_ln526_87_fu_775_p2 xor_ln526_70_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_71_fu_793_p2 and_ln526_88_fu_799_p2 and_ln526_89_fu_805_p2 or_ln526_19_fu_811_p2 xor_ln526_72_fu_817_p2 and_ln526_90_fu_823_p2 select_ln526_53_fu_829_p3 or_ln526_18_fu_837_p2 select_ln526_54_fu_843_p3 icmp_ln548_fu_331_p2"
        },
        {
          "ModuleName": "stencil_stage_3",
          "InstanceName": "stencil_stage_3_U0",
          "BindInstances": "line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_102_fu_301_p2 empty_103_fu_307_p2 empty_104_fu_313_p2 empty_105_fu_319_p2 empty_106_fu_325_p2 empty_107_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_108_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U18 mul_39s_24ns_63_1_1_U17 add_ln525_fu_533_p2 add_ln525_13_fu_543_p2 out_13_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_7_fu_604_p2 xor_ln525_13_fu_610_p2 xor_ln525_14_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_14_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_13_fu_735_p2 icmp_ln526_14_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_25_fu_755_p2 and_ln526_31_fu_761_p2 select_ln526_19_fu_767_p3 and_ln526_32_fu_775_p2 xor_ln526_26_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_27_fu_793_p2 and_ln526_33_fu_799_p2 and_ln526_34_fu_805_p2 or_ln526_8_fu_811_p2 xor_ln526_28_fu_817_p2 and_ln526_35_fu_823_p2 select_ln526_20_fu_829_p3 or_ln526_7_fu_837_p2 select_ln526_21_fu_843_p3 icmp_ln548_fu_331_p2"
        },
        {
          "ModuleName": "stencil_stage_4",
          "InstanceName": "stencil_stage_4_U0",
          "BindInstances": "line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_95_fu_301_p2 empty_96_fu_307_p2 empty_97_fu_313_p2 empty_98_fu_319_p2 empty_99_fu_325_p2 empty_100_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_101_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U22 mul_39s_24ns_63_1_1_U21 add_ln525_fu_533_p2 add_ln525_11_fu_543_p2 out_11_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_6_fu_604_p2 xor_ln525_11_fu_610_p2 xor_ln525_12_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_12_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_11_fu_735_p2 icmp_ln526_12_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_21_fu_755_p2 and_ln526_26_fu_761_p2 select_ln526_16_fu_767_p3 and_ln526_27_fu_775_p2 xor_ln526_22_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_23_fu_793_p2 and_ln526_28_fu_799_p2 and_ln526_29_fu_805_p2 or_ln526_7_fu_811_p2 xor_ln526_24_fu_817_p2 and_ln526_30_fu_823_p2 select_ln526_17_fu_829_p3 or_ln526_6_fu_837_p2 select_ln526_18_fu_843_p3 icmp_ln548_fu_331_p2"
        },
        {
          "ModuleName": "stencil_stage_5",
          "InstanceName": "stencil_stage_5_U0",
          "BindInstances": "line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_88_fu_301_p2 empty_89_fu_307_p2 empty_90_fu_313_p2 empty_91_fu_319_p2 empty_92_fu_325_p2 empty_93_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_94_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U26 mul_39s_24ns_63_1_1_U25 add_ln525_fu_533_p2 add_ln525_9_fu_543_p2 out_9_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_5_fu_604_p2 xor_ln525_9_fu_610_p2 xor_ln525_10_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_10_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_9_fu_735_p2 icmp_ln526_10_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_17_fu_755_p2 and_ln526_21_fu_761_p2 select_ln526_13_fu_767_p3 and_ln526_22_fu_775_p2 xor_ln526_18_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_19_fu_793_p2 and_ln526_23_fu_799_p2 and_ln526_24_fu_805_p2 or_ln526_6_fu_811_p2 xor_ln526_20_fu_817_p2 and_ln526_25_fu_823_p2 select_ln526_14_fu_829_p3 or_ln526_5_fu_837_p2 select_ln526_15_fu_843_p3 icmp_ln548_fu_331_p2"
        },
        {
          "ModuleName": "stencil_stage_6",
          "InstanceName": "stencil_stage_6_U0",
          "BindInstances": "line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_81_fu_301_p2 empty_82_fu_307_p2 empty_83_fu_313_p2 empty_84_fu_319_p2 empty_85_fu_325_p2 empty_86_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_87_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U30 mul_39s_24ns_63_1_1_U29 add_ln525_fu_533_p2 add_ln525_7_fu_543_p2 out_7_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_4_fu_604_p2 xor_ln525_7_fu_610_p2 xor_ln525_8_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_8_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_7_fu_735_p2 icmp_ln526_8_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_13_fu_755_p2 and_ln526_16_fu_761_p2 select_ln526_10_fu_767_p3 and_ln526_17_fu_775_p2 xor_ln526_14_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_15_fu_793_p2 and_ln526_18_fu_799_p2 and_ln526_19_fu_805_p2 or_ln526_5_fu_811_p2 xor_ln526_16_fu_817_p2 and_ln526_20_fu_823_p2 select_ln526_11_fu_829_p3 or_ln526_4_fu_837_p2 select_ln526_12_fu_843_p3 icmp_ln548_fu_331_p2"
        },
        {
          "ModuleName": "stencil_stage_7",
          "InstanceName": "stencil_stage_7_U0",
          "BindInstances": "line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_74_fu_301_p2 empty_75_fu_307_p2 empty_76_fu_313_p2 empty_77_fu_319_p2 empty_78_fu_325_p2 empty_79_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_80_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U34 mul_39s_24ns_63_1_1_U33 add_ln525_fu_533_p2 add_ln525_5_fu_543_p2 out_5_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_3_fu_604_p2 xor_ln525_5_fu_610_p2 xor_ln525_6_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_6_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_5_fu_735_p2 icmp_ln526_6_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_9_fu_755_p2 and_ln526_11_fu_761_p2 select_ln526_7_fu_767_p3 and_ln526_12_fu_775_p2 xor_ln526_10_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_11_fu_793_p2 and_ln526_13_fu_799_p2 and_ln526_14_fu_805_p2 or_ln526_4_fu_811_p2 xor_ln526_12_fu_817_p2 and_ln526_15_fu_823_p2 select_ln526_8_fu_829_p3 or_ln526_3_fu_837_p2 select_ln526_9_fu_843_p3 icmp_ln548_fu_331_p2"
        },
        {
          "ModuleName": "stencil_stage_8",
          "InstanceName": "stencil_stage_8_U0",
          "BindInstances": "line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_67_fu_301_p2 empty_68_fu_307_p2 empty_69_fu_313_p2 empty_70_fu_319_p2 empty_71_fu_325_p2 empty_72_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_73_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U38 mul_39s_24ns_63_1_1_U37 add_ln525_fu_533_p2 add_ln525_3_fu_543_p2 out_3_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_2_fu_604_p2 xor_ln525_3_fu_610_p2 xor_ln525_4_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_4_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_3_fu_735_p2 icmp_ln526_4_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_5_fu_755_p2 and_ln526_6_fu_761_p2 select_ln526_4_fu_767_p3 and_ln526_7_fu_775_p2 xor_ln526_6_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_7_fu_793_p2 and_ln526_8_fu_799_p2 and_ln526_9_fu_805_p2 or_ln526_3_fu_811_p2 xor_ln526_8_fu_817_p2 and_ln526_10_fu_823_p2 select_ln526_5_fu_829_p3 or_ln526_2_fu_837_p2 select_ln526_6_fu_843_p3 icmp_ln548_fu_331_p2"
        },
        {
          "ModuleName": "stencil_stage_9",
          "InstanceName": "stencil_stage_9_U0",
          "BindInstances": "line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_60_fu_301_p2 empty_61_fu_307_p2 empty_62_fu_313_p2 empty_63_fu_319_p2 empty_64_fu_325_p2 empty_65_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_66_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U42 mul_39s_24ns_63_1_1_U41 add_ln525_fu_533_p2 add_ln525_1_fu_543_p2 out_1_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_1_fu_604_p2 xor_ln525_1_fu_610_p2 xor_ln525_2_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_2_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_1_fu_735_p2 icmp_ln526_2_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_1_fu_755_p2 and_ln526_1_fu_761_p2 select_ln526_1_fu_767_p3 and_ln526_2_fu_775_p2 xor_ln526_2_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_3_fu_793_p2 and_ln526_3_fu_799_p2 and_ln526_4_fu_805_p2 or_ln526_2_fu_811_p2 xor_ln526_4_fu_817_p2 and_ln526_5_fu_823_p2 select_ln526_2_fu_829_p3 or_ln526_1_fu_837_p2 select_ln526_3_fu_843_p3 icmp_ln548_fu_331_p2"
        },
        {
          "ModuleName": "stencil_stage_10",
          "InstanceName": "stencil_stage_10_U0",
          "BindInstances": "line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_249_fu_301_p2 empty_250_fu_307_p2 empty_251_fu_313_p2 empty_252_fu_319_p2 empty_253_fu_325_p2 empty_254_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_255_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U46 mul_39s_24ns_63_1_1_U45 add_ln525_fu_533_p2 add_ln525_55_fu_543_p2 out_55_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_28_fu_604_p2 xor_ln525_55_fu_610_p2 xor_ln525_56_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_56_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_55_fu_735_p2 icmp_ln526_56_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_109_fu_755_p2 and_ln526_136_fu_761_p2 select_ln526_82_fu_767_p3 and_ln526_137_fu_775_p2 xor_ln526_110_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_111_fu_793_p2 and_ln526_138_fu_799_p2 and_ln526_139_fu_805_p2 or_ln526_29_fu_811_p2 xor_ln526_112_fu_817_p2 and_ln526_140_fu_823_p2 select_ln526_83_fu_829_p3 or_ln526_28_fu_837_p2 select_ln526_84_fu_843_p3 icmp_ln548_fu_331_p2"
        },
        {
          "ModuleName": "stencil_stage_11",
          "InstanceName": "stencil_stage_11_U0",
          "BindInstances": "line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_242_fu_301_p2 empty_243_fu_307_p2 empty_244_fu_313_p2 empty_245_fu_319_p2 empty_246_fu_325_p2 empty_247_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_248_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U50 mul_39s_24ns_63_1_1_U49 add_ln525_fu_533_p2 add_ln525_53_fu_543_p2 out_53_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_27_fu_604_p2 xor_ln525_53_fu_610_p2 xor_ln525_54_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_54_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_53_fu_735_p2 icmp_ln526_54_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_105_fu_755_p2 and_ln526_131_fu_761_p2 select_ln526_79_fu_767_p3 and_ln526_132_fu_775_p2 xor_ln526_106_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_107_fu_793_p2 and_ln526_133_fu_799_p2 and_ln526_134_fu_805_p2 or_ln526_28_fu_811_p2 xor_ln526_108_fu_817_p2 and_ln526_135_fu_823_p2 select_ln526_80_fu_829_p3 or_ln526_27_fu_837_p2 select_ln526_81_fu_843_p3 icmp_ln548_fu_331_p2"
        },
        {
          "ModuleName": "stencil_stage_12",
          "InstanceName": "stencil_stage_12_U0",
          "BindInstances": "line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_235_fu_301_p2 empty_236_fu_307_p2 empty_237_fu_313_p2 empty_238_fu_319_p2 empty_239_fu_325_p2 empty_240_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_241_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U54 mul_39s_24ns_63_1_1_U53 add_ln525_fu_533_p2 add_ln525_51_fu_543_p2 out_51_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_26_fu_604_p2 xor_ln525_51_fu_610_p2 xor_ln525_52_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_52_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_51_fu_735_p2 icmp_ln526_52_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_101_fu_755_p2 and_ln526_126_fu_761_p2 select_ln526_76_fu_767_p3 and_ln526_127_fu_775_p2 xor_ln526_102_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_103_fu_793_p2 and_ln526_128_fu_799_p2 and_ln526_129_fu_805_p2 or_ln526_27_fu_811_p2 xor_ln526_104_fu_817_p2 and_ln526_130_fu_823_p2 select_ln526_77_fu_829_p3 or_ln526_26_fu_837_p2 select_ln526_78_fu_843_p3 icmp_ln548_fu_331_p2"
        },
        {
          "ModuleName": "stencil_stage_13",
          "InstanceName": "stencil_stage_13_U0",
          "BindInstances": "line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_228_fu_301_p2 empty_229_fu_307_p2 empty_230_fu_313_p2 empty_231_fu_319_p2 empty_232_fu_325_p2 empty_233_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_234_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U58 mul_39s_24ns_63_1_1_U57 add_ln525_fu_533_p2 add_ln525_49_fu_543_p2 out_49_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_25_fu_604_p2 xor_ln525_49_fu_610_p2 xor_ln525_50_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_50_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_49_fu_735_p2 icmp_ln526_50_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_97_fu_755_p2 and_ln526_121_fu_761_p2 select_ln526_73_fu_767_p3 and_ln526_122_fu_775_p2 xor_ln526_98_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_99_fu_793_p2 and_ln526_123_fu_799_p2 and_ln526_124_fu_805_p2 or_ln526_26_fu_811_p2 xor_ln526_100_fu_817_p2 and_ln526_125_fu_823_p2 select_ln526_74_fu_829_p3 or_ln526_25_fu_837_p2 select_ln526_75_fu_843_p3 icmp_ln548_fu_331_p2"
        },
        {
          "ModuleName": "stencil_stage_14",
          "InstanceName": "stencil_stage_14_U0",
          "BindInstances": "line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_221_fu_301_p2 empty_222_fu_307_p2 empty_223_fu_313_p2 empty_224_fu_319_p2 empty_225_fu_325_p2 empty_226_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_227_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U62 mul_39s_24ns_63_1_1_U61 add_ln525_fu_533_p2 add_ln525_47_fu_543_p2 out_47_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_24_fu_604_p2 xor_ln525_47_fu_610_p2 xor_ln525_48_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_48_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_47_fu_735_p2 icmp_ln526_48_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_93_fu_755_p2 and_ln526_116_fu_761_p2 select_ln526_70_fu_767_p3 and_ln526_117_fu_775_p2 xor_ln526_94_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_95_fu_793_p2 and_ln526_118_fu_799_p2 and_ln526_119_fu_805_p2 or_ln526_25_fu_811_p2 xor_ln526_96_fu_817_p2 and_ln526_120_fu_823_p2 select_ln526_71_fu_829_p3 or_ln526_24_fu_837_p2 select_ln526_72_fu_843_p3 icmp_ln548_fu_331_p2"
        },
        {
          "ModuleName": "stencil_stage_15",
          "InstanceName": "stencil_stage_15_U0",
          "BindInstances": "line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_214_fu_301_p2 empty_215_fu_307_p2 empty_216_fu_313_p2 empty_217_fu_319_p2 empty_218_fu_325_p2 empty_219_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_220_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U66 mul_39s_24ns_63_1_1_U65 add_ln525_fu_533_p2 add_ln525_45_fu_543_p2 out_45_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_23_fu_604_p2 xor_ln525_45_fu_610_p2 xor_ln525_46_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_46_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_45_fu_735_p2 icmp_ln526_46_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_89_fu_755_p2 and_ln526_111_fu_761_p2 select_ln526_67_fu_767_p3 and_ln526_112_fu_775_p2 xor_ln526_90_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_91_fu_793_p2 and_ln526_113_fu_799_p2 and_ln526_114_fu_805_p2 or_ln526_24_fu_811_p2 xor_ln526_92_fu_817_p2 and_ln526_115_fu_823_p2 select_ln526_68_fu_829_p3 or_ln526_23_fu_837_p2 select_ln526_69_fu_843_p3 icmp_ln548_fu_331_p2"
        },
        {
          "ModuleName": "stencil_stage_16",
          "InstanceName": "stencil_stage_16_U0",
          "BindInstances": "line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_207_fu_301_p2 empty_208_fu_307_p2 empty_209_fu_313_p2 empty_210_fu_319_p2 empty_211_fu_325_p2 empty_212_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_213_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U70 mul_39s_24ns_63_1_1_U69 add_ln525_fu_533_p2 add_ln525_43_fu_543_p2 out_43_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_22_fu_604_p2 xor_ln525_43_fu_610_p2 xor_ln525_44_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_44_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_43_fu_735_p2 icmp_ln526_44_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_85_fu_755_p2 and_ln526_106_fu_761_p2 select_ln526_64_fu_767_p3 and_ln526_107_fu_775_p2 xor_ln526_86_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_87_fu_793_p2 and_ln526_108_fu_799_p2 and_ln526_109_fu_805_p2 or_ln526_23_fu_811_p2 xor_ln526_88_fu_817_p2 and_ln526_110_fu_823_p2 select_ln526_65_fu_829_p3 or_ln526_22_fu_837_p2 select_ln526_66_fu_843_p3 icmp_ln548_fu_331_p2"
        },
        {
          "ModuleName": "stencil_stage_17",
          "InstanceName": "stencil_stage_17_U0",
          "BindInstances": "line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_200_fu_301_p2 empty_201_fu_307_p2 empty_202_fu_313_p2 empty_203_fu_319_p2 empty_204_fu_325_p2 empty_205_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_206_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U74 mul_39s_24ns_63_1_1_U73 add_ln525_fu_533_p2 add_ln525_41_fu_543_p2 out_41_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_21_fu_604_p2 xor_ln525_41_fu_610_p2 xor_ln525_42_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_42_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_41_fu_735_p2 icmp_ln526_42_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_81_fu_755_p2 and_ln526_101_fu_761_p2 select_ln526_61_fu_767_p3 and_ln526_102_fu_775_p2 xor_ln526_82_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_83_fu_793_p2 and_ln526_103_fu_799_p2 and_ln526_104_fu_805_p2 or_ln526_22_fu_811_p2 xor_ln526_84_fu_817_p2 and_ln526_105_fu_823_p2 select_ln526_62_fu_829_p3 or_ln526_21_fu_837_p2 select_ln526_63_fu_843_p3 icmp_ln548_fu_331_p2"
        },
        {
          "ModuleName": "stencil_stage_18",
          "InstanceName": "stencil_stage_18_U0",
          "BindInstances": "line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_193_fu_301_p2 empty_194_fu_307_p2 empty_195_fu_313_p2 empty_196_fu_319_p2 empty_197_fu_325_p2 empty_198_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_199_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U78 mul_39s_24ns_63_1_1_U77 add_ln525_fu_533_p2 add_ln525_39_fu_543_p2 out_39_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_20_fu_604_p2 xor_ln525_39_fu_610_p2 xor_ln525_40_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_40_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_39_fu_735_p2 icmp_ln526_40_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_77_fu_755_p2 and_ln526_96_fu_761_p2 select_ln526_58_fu_767_p3 and_ln526_97_fu_775_p2 xor_ln526_78_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_79_fu_793_p2 and_ln526_98_fu_799_p2 and_ln526_99_fu_805_p2 or_ln526_21_fu_811_p2 xor_ln526_80_fu_817_p2 and_ln526_100_fu_823_p2 select_ln526_59_fu_829_p3 or_ln526_20_fu_837_p2 select_ln526_60_fu_843_p3 icmp_ln548_fu_331_p2"
        },
        {
          "ModuleName": "stencil_stage_19",
          "InstanceName": "stencil_stage_19_U0",
          "BindInstances": "line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_186_fu_301_p2 empty_187_fu_307_p2 empty_188_fu_313_p2 empty_189_fu_319_p2 empty_190_fu_325_p2 empty_191_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_192_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U82 mul_39s_24ns_63_1_1_U81 add_ln525_fu_533_p2 add_ln525_37_fu_543_p2 out_37_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_19_fu_604_p2 xor_ln525_37_fu_610_p2 xor_ln525_38_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_38_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_37_fu_735_p2 icmp_ln526_38_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_73_fu_755_p2 and_ln526_91_fu_761_p2 select_ln526_55_fu_767_p3 and_ln526_92_fu_775_p2 xor_ln526_74_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_75_fu_793_p2 and_ln526_93_fu_799_p2 and_ln526_94_fu_805_p2 or_ln526_20_fu_811_p2 xor_ln526_76_fu_817_p2 and_ln526_95_fu_823_p2 select_ln526_56_fu_829_p3 or_ln526_19_fu_837_p2 select_ln526_57_fu_843_p3 icmp_ln548_fu_331_p2"
        },
        {
          "ModuleName": "stencil_stage_20",
          "InstanceName": "stencil_stage_20_U0",
          "BindInstances": "line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_172_fu_301_p2 empty_173_fu_307_p2 empty_174_fu_313_p2 empty_175_fu_319_p2 empty_176_fu_325_p2 empty_177_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_178_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U86 mul_39s_24ns_63_1_1_U85 add_ln525_fu_533_p2 add_ln525_33_fu_543_p2 out_33_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_17_fu_604_p2 xor_ln525_33_fu_610_p2 xor_ln525_34_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_34_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_33_fu_735_p2 icmp_ln526_34_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_65_fu_755_p2 and_ln526_81_fu_761_p2 select_ln526_49_fu_767_p3 and_ln526_82_fu_775_p2 xor_ln526_66_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_67_fu_793_p2 and_ln526_83_fu_799_p2 and_ln526_84_fu_805_p2 or_ln526_18_fu_811_p2 xor_ln526_68_fu_817_p2 and_ln526_85_fu_823_p2 select_ln526_50_fu_829_p3 or_ln526_17_fu_837_p2 select_ln526_51_fu_843_p3 icmp_ln548_fu_331_p2"
        },
        {
          "ModuleName": "stencil_stage_21",
          "InstanceName": "stencil_stage_21_U0",
          "BindInstances": "line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_165_fu_301_p2 empty_166_fu_307_p2 empty_167_fu_313_p2 empty_168_fu_319_p2 empty_169_fu_325_p2 empty_170_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_171_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U90 mul_39s_24ns_63_1_1_U89 add_ln525_fu_533_p2 add_ln525_31_fu_543_p2 out_31_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_16_fu_604_p2 xor_ln525_31_fu_610_p2 xor_ln525_32_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_32_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_31_fu_735_p2 icmp_ln526_32_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_61_fu_755_p2 and_ln526_76_fu_761_p2 select_ln526_46_fu_767_p3 and_ln526_77_fu_775_p2 xor_ln526_62_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_63_fu_793_p2 and_ln526_78_fu_799_p2 and_ln526_79_fu_805_p2 or_ln526_17_fu_811_p2 xor_ln526_64_fu_817_p2 and_ln526_80_fu_823_p2 select_ln526_47_fu_829_p3 or_ln526_16_fu_837_p2 select_ln526_48_fu_843_p3 icmp_ln548_fu_331_p2"
        },
        {
          "ModuleName": "stencil_stage_22",
          "InstanceName": "stencil_stage_22_U0",
          "BindInstances": "line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_158_fu_301_p2 empty_159_fu_307_p2 empty_160_fu_313_p2 empty_161_fu_319_p2 empty_162_fu_325_p2 empty_163_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_164_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U94 mul_39s_24ns_63_1_1_U93 add_ln525_fu_533_p2 add_ln525_29_fu_543_p2 out_29_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_15_fu_604_p2 xor_ln525_29_fu_610_p2 xor_ln525_30_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_30_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_29_fu_735_p2 icmp_ln526_30_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_57_fu_755_p2 and_ln526_71_fu_761_p2 select_ln526_43_fu_767_p3 and_ln526_72_fu_775_p2 xor_ln526_58_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_59_fu_793_p2 and_ln526_73_fu_799_p2 and_ln526_74_fu_805_p2 or_ln526_16_fu_811_p2 xor_ln526_60_fu_817_p2 and_ln526_75_fu_823_p2 select_ln526_44_fu_829_p3 or_ln526_15_fu_837_p2 select_ln526_45_fu_843_p3 icmp_ln548_fu_331_p2"
        },
        {
          "ModuleName": "stencil_stage_23",
          "InstanceName": "stencil_stage_23_U0",
          "BindInstances": "line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_151_fu_301_p2 empty_152_fu_307_p2 empty_153_fu_313_p2 empty_154_fu_319_p2 empty_155_fu_325_p2 empty_156_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_157_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U98 mul_39s_24ns_63_1_1_U97 add_ln525_fu_533_p2 add_ln525_27_fu_543_p2 out_27_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_14_fu_604_p2 xor_ln525_27_fu_610_p2 xor_ln525_28_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_28_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_27_fu_735_p2 icmp_ln526_28_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_53_fu_755_p2 and_ln526_66_fu_761_p2 select_ln526_40_fu_767_p3 and_ln526_67_fu_775_p2 xor_ln526_54_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_55_fu_793_p2 and_ln526_68_fu_799_p2 and_ln526_69_fu_805_p2 or_ln526_15_fu_811_p2 xor_ln526_56_fu_817_p2 and_ln526_70_fu_823_p2 select_ln526_41_fu_829_p3 or_ln526_14_fu_837_p2 select_ln526_42_fu_843_p3 icmp_ln548_fu_331_p2"
        },
        {
          "ModuleName": "stencil_stage_24",
          "InstanceName": "stencil_stage_24_U0",
          "BindInstances": "line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_144_fu_301_p2 empty_145_fu_307_p2 empty_146_fu_313_p2 empty_147_fu_319_p2 empty_148_fu_325_p2 empty_149_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_150_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U102 mul_39s_24ns_63_1_1_U101 add_ln525_fu_533_p2 add_ln525_25_fu_543_p2 out_25_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_13_fu_604_p2 xor_ln525_25_fu_610_p2 xor_ln525_26_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_26_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_25_fu_735_p2 icmp_ln526_26_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_49_fu_755_p2 and_ln526_61_fu_761_p2 select_ln526_37_fu_767_p3 and_ln526_62_fu_775_p2 xor_ln526_50_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_51_fu_793_p2 and_ln526_63_fu_799_p2 and_ln526_64_fu_805_p2 or_ln526_14_fu_811_p2 xor_ln526_52_fu_817_p2 and_ln526_65_fu_823_p2 select_ln526_38_fu_829_p3 or_ln526_13_fu_837_p2 select_ln526_39_fu_843_p3 icmp_ln548_fu_331_p2"
        },
        {
          "ModuleName": "stencil_stage_25",
          "InstanceName": "stencil_stage_25_U0",
          "BindInstances": "line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_137_fu_301_p2 empty_138_fu_307_p2 empty_139_fu_313_p2 empty_140_fu_319_p2 empty_141_fu_325_p2 empty_142_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_143_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U106 mul_39s_24ns_63_1_1_U105 add_ln525_fu_533_p2 add_ln525_23_fu_543_p2 out_23_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_12_fu_604_p2 xor_ln525_23_fu_610_p2 xor_ln525_24_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_24_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_23_fu_735_p2 icmp_ln526_24_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_45_fu_755_p2 and_ln526_56_fu_761_p2 select_ln526_34_fu_767_p3 and_ln526_57_fu_775_p2 xor_ln526_46_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_47_fu_793_p2 and_ln526_58_fu_799_p2 and_ln526_59_fu_805_p2 or_ln526_13_fu_811_p2 xor_ln526_48_fu_817_p2 and_ln526_60_fu_823_p2 select_ln526_35_fu_829_p3 or_ln526_12_fu_837_p2 select_ln526_36_fu_843_p3 icmp_ln548_fu_331_p2"
        },
        {
          "ModuleName": "stencil_stage_26",
          "InstanceName": "stencil_stage_26_U0",
          "BindInstances": "line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_130_fu_301_p2 empty_131_fu_307_p2 empty_132_fu_313_p2 empty_133_fu_319_p2 empty_134_fu_325_p2 empty_135_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_136_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U110 mul_39s_24ns_63_1_1_U109 add_ln525_fu_533_p2 add_ln525_21_fu_543_p2 out_21_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_11_fu_604_p2 xor_ln525_21_fu_610_p2 xor_ln525_22_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_22_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_21_fu_735_p2 icmp_ln526_22_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_41_fu_755_p2 and_ln526_51_fu_761_p2 select_ln526_31_fu_767_p3 and_ln526_52_fu_775_p2 xor_ln526_42_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_43_fu_793_p2 and_ln526_53_fu_799_p2 and_ln526_54_fu_805_p2 or_ln526_12_fu_811_p2 xor_ln526_44_fu_817_p2 and_ln526_55_fu_823_p2 select_ln526_32_fu_829_p3 or_ln526_11_fu_837_p2 select_ln526_33_fu_843_p3 icmp_ln548_fu_331_p2"
        },
        {
          "ModuleName": "stencil_stage_27",
          "InstanceName": "stencil_stage_27_U0",
          "BindInstances": "line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_123_fu_301_p2 empty_124_fu_307_p2 empty_125_fu_313_p2 empty_126_fu_319_p2 empty_127_fu_325_p2 empty_128_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_129_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U114 mul_39s_24ns_63_1_1_U113 add_ln525_fu_533_p2 add_ln525_19_fu_543_p2 out_19_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_10_fu_604_p2 xor_ln525_19_fu_610_p2 xor_ln525_20_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_20_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_19_fu_735_p2 icmp_ln526_20_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_37_fu_755_p2 and_ln526_46_fu_761_p2 select_ln526_28_fu_767_p3 and_ln526_47_fu_775_p2 xor_ln526_38_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_39_fu_793_p2 and_ln526_48_fu_799_p2 and_ln526_49_fu_805_p2 or_ln526_11_fu_811_p2 xor_ln526_40_fu_817_p2 and_ln526_50_fu_823_p2 select_ln526_29_fu_829_p3 or_ln526_10_fu_837_p2 select_ln526_30_fu_843_p3 icmp_ln548_fu_331_p2"
        },
        {
          "ModuleName": "stencil_stage_28",
          "InstanceName": "stencil_stage_28_U0",
          "BindInstances": "line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_116_fu_301_p2 empty_117_fu_307_p2 empty_118_fu_313_p2 empty_119_fu_319_p2 empty_120_fu_325_p2 empty_121_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_122_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U118 mul_39s_24ns_63_1_1_U117 add_ln525_fu_533_p2 add_ln525_17_fu_543_p2 out_17_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_9_fu_604_p2 xor_ln525_17_fu_610_p2 xor_ln525_18_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_18_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_17_fu_735_p2 icmp_ln526_18_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_33_fu_755_p2 and_ln526_41_fu_761_p2 select_ln526_25_fu_767_p3 and_ln526_42_fu_775_p2 xor_ln526_34_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_35_fu_793_p2 and_ln526_43_fu_799_p2 and_ln526_44_fu_805_p2 or_ln526_10_fu_811_p2 xor_ln526_36_fu_817_p2 and_ln526_45_fu_823_p2 select_ln526_26_fu_829_p3 or_ln526_9_fu_837_p2 select_ln526_27_fu_843_p3 icmp_ln548_fu_331_p2"
        },
        {
          "ModuleName": "stencil_stage_29",
          "InstanceName": "stencil_stage_29_U0",
          "BindInstances": "line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_109_fu_301_p2 empty_110_fu_307_p2 empty_111_fu_313_p2 empty_112_fu_319_p2 empty_113_fu_325_p2 empty_114_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_115_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U122 mul_39s_24ns_63_1_1_U121 add_ln525_fu_533_p2 add_ln525_15_fu_543_p2 out_15_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_8_fu_604_p2 xor_ln525_15_fu_610_p2 xor_ln525_16_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_16_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_15_fu_735_p2 icmp_ln526_16_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_29_fu_755_p2 and_ln526_36_fu_761_p2 select_ln526_22_fu_767_p3 and_ln526_37_fu_775_p2 xor_ln526_30_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_31_fu_793_p2 and_ln526_38_fu_799_p2 and_ln526_39_fu_805_p2 or_ln526_9_fu_811_p2 xor_ln526_32_fu_817_p2 and_ln526_40_fu_823_p2 select_ln526_23_fu_829_p3 or_ln526_8_fu_837_p2 select_ln526_24_fu_843_p3 icmp_ln548_fu_331_p2"
        },
        {
          "ModuleName": "stencil_stage",
          "InstanceName": "stencil_stage_U0",
          "BindInstances": "line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_263_fu_301_p2 empty_264_fu_307_p2 empty_265_fu_313_p2 empty_266_fu_319_p2 empty_267_fu_325_p2 empty_268_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_269_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U126 mul_39s_24ns_63_1_1_U125 add_ln525_fu_533_p2 add_ln525_59_fu_543_p2 out_59_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_30_fu_604_p2 xor_ln525_59_fu_610_p2 xor_ln525_60_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_60_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_59_fu_735_p2 icmp_ln526_60_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_117_fu_755_p2 and_ln526_146_fu_761_p2 select_ln526_88_fu_767_p3 and_ln526_147_fu_775_p2 xor_ln526_118_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_119_fu_793_p2 and_ln526_148_fu_799_p2 and_ln526_149_fu_805_p2 or_ln526_31_fu_811_p2 xor_ln526_120_fu_817_p2 and_ln526_150_fu_823_p2 select_ln526_89_fu_829_p3 or_ln526_30_fu_837_p2 select_ln526_90_fu_843_p3 icmp_ln548_fu_331_p2"
        },
        {
          "ModuleName": "write_output",
          "InstanceName": "write_output_U0",
          "BindInstances": "i_fu_130_p2 icmp_ln594_fu_136_p2"
        }
      ]
    },
    "Info": {
      "entry_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "read_input": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "stencil_stage_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "stencil_stage_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "stencil_stage_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "stencil_stage_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "stencil_stage_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "stencil_stage_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "stencil_stage_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "stencil_stage_8": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "stencil_stage_9": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "stencil_stage_10": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "stencil_stage_11": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "stencil_stage_12": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "stencil_stage_13": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "stencil_stage_14": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "stencil_stage_15": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "stencil_stage_16": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "stencil_stage_17": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "stencil_stage_18": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "stencil_stage_19": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "stencil_stage_20": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "stencil_stage_21": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "stencil_stage_22": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "stencil_stage_23": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "stencil_stage_24": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "stencil_stage_25": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "stencil_stage_26": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "stencil_stage_27": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "stencil_stage_28": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "stencil_stage_29": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "stencil_stage": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "write_output": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "entry_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.849"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "29",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "read_input": {
        "Latency": {
          "LatencyBest": "65547",
          "LatencyAvg": "65547",
          "LatencyWorst": "65547",
          "PipelineII": "65536",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_531_1",
            "TripCount": "65536",
            "Latency": "65545",
            "PipelineII": "1",
            "PipelineDepth": "11"
          }],
        "Area": {
          "FF": "129",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "132",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "stencil_stage_1": {
        "Latency": {
          "LatencyBest": "65797",
          "LatencyAvg": "65797",
          "LatencyWorst": "65797",
          "PipelineII": "65793",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.855"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_548_1",
            "TripCount": "65793",
            "Latency": "65795",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "~0",
          "DSP": "6",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "1",
          "FF": "549",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1033",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "stencil_stage_2": {
        "Latency": {
          "LatencyBest": "65797",
          "LatencyAvg": "65797",
          "LatencyWorst": "65797",
          "PipelineII": "65793",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.855"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_548_1",
            "TripCount": "65793",
            "Latency": "65795",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "~0",
          "DSP": "6",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "1",
          "FF": "549",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1033",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "stencil_stage_3": {
        "Latency": {
          "LatencyBest": "65797",
          "LatencyAvg": "65797",
          "LatencyWorst": "65797",
          "PipelineII": "65793",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.855"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_548_1",
            "TripCount": "65793",
            "Latency": "65795",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "~0",
          "DSP": "6",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "1",
          "FF": "549",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1033",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "stencil_stage_4": {
        "Latency": {
          "LatencyBest": "65797",
          "LatencyAvg": "65797",
          "LatencyWorst": "65797",
          "PipelineII": "65793",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.855"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_548_1",
            "TripCount": "65793",
            "Latency": "65795",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "~0",
          "DSP": "6",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "1",
          "FF": "549",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1033",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "stencil_stage_5": {
        "Latency": {
          "LatencyBest": "65797",
          "LatencyAvg": "65797",
          "LatencyWorst": "65797",
          "PipelineII": "65793",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.855"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_548_1",
            "TripCount": "65793",
            "Latency": "65795",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "~0",
          "DSP": "6",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "1",
          "FF": "549",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1033",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "stencil_stage_6": {
        "Latency": {
          "LatencyBest": "65797",
          "LatencyAvg": "65797",
          "LatencyWorst": "65797",
          "PipelineII": "65793",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.855"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_548_1",
            "TripCount": "65793",
            "Latency": "65795",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "~0",
          "DSP": "6",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "1",
          "FF": "549",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1033",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "stencil_stage_7": {
        "Latency": {
          "LatencyBest": "65797",
          "LatencyAvg": "65797",
          "LatencyWorst": "65797",
          "PipelineII": "65793",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.855"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_548_1",
            "TripCount": "65793",
            "Latency": "65795",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "~0",
          "DSP": "6",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "1",
          "FF": "549",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1033",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "stencil_stage_8": {
        "Latency": {
          "LatencyBest": "65797",
          "LatencyAvg": "65797",
          "LatencyWorst": "65797",
          "PipelineII": "65793",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.855"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_548_1",
            "TripCount": "65793",
            "Latency": "65795",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "~0",
          "DSP": "6",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "1",
          "FF": "549",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1033",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "stencil_stage_9": {
        "Latency": {
          "LatencyBest": "65797",
          "LatencyAvg": "65797",
          "LatencyWorst": "65797",
          "PipelineII": "65793",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.855"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_548_1",
            "TripCount": "65793",
            "Latency": "65795",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "~0",
          "DSP": "6",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "1",
          "FF": "549",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1033",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "stencil_stage_10": {
        "Latency": {
          "LatencyBest": "65797",
          "LatencyAvg": "65797",
          "LatencyWorst": "65797",
          "PipelineII": "65793",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.855"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_548_1",
            "TripCount": "65793",
            "Latency": "65795",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "~0",
          "DSP": "6",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "1",
          "FF": "549",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1033",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "stencil_stage_11": {
        "Latency": {
          "LatencyBest": "65797",
          "LatencyAvg": "65797",
          "LatencyWorst": "65797",
          "PipelineII": "65793",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.855"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_548_1",
            "TripCount": "65793",
            "Latency": "65795",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "~0",
          "DSP": "6",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "1",
          "FF": "549",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1033",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "stencil_stage_12": {
        "Latency": {
          "LatencyBest": "65797",
          "LatencyAvg": "65797",
          "LatencyWorst": "65797",
          "PipelineII": "65793",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.855"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_548_1",
            "TripCount": "65793",
            "Latency": "65795",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "~0",
          "DSP": "6",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "1",
          "FF": "549",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1033",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "stencil_stage_13": {
        "Latency": {
          "LatencyBest": "65797",
          "LatencyAvg": "65797",
          "LatencyWorst": "65797",
          "PipelineII": "65793",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.855"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_548_1",
            "TripCount": "65793",
            "Latency": "65795",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "~0",
          "DSP": "6",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "1",
          "FF": "549",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1033",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "stencil_stage_14": {
        "Latency": {
          "LatencyBest": "65797",
          "LatencyAvg": "65797",
          "LatencyWorst": "65797",
          "PipelineII": "65793",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.855"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_548_1",
            "TripCount": "65793",
            "Latency": "65795",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "~0",
          "DSP": "6",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "1",
          "FF": "549",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1033",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "stencil_stage_15": {
        "Latency": {
          "LatencyBest": "65797",
          "LatencyAvg": "65797",
          "LatencyWorst": "65797",
          "PipelineII": "65793",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.855"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_548_1",
            "TripCount": "65793",
            "Latency": "65795",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "~0",
          "DSP": "6",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "1",
          "FF": "549",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1033",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "stencil_stage_16": {
        "Latency": {
          "LatencyBest": "65797",
          "LatencyAvg": "65797",
          "LatencyWorst": "65797",
          "PipelineII": "65793",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.855"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_548_1",
            "TripCount": "65793",
            "Latency": "65795",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "~0",
          "DSP": "6",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "1",
          "FF": "549",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1033",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "stencil_stage_17": {
        "Latency": {
          "LatencyBest": "65797",
          "LatencyAvg": "65797",
          "LatencyWorst": "65797",
          "PipelineII": "65793",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.855"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_548_1",
            "TripCount": "65793",
            "Latency": "65795",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "~0",
          "DSP": "6",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "1",
          "FF": "549",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1033",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "stencil_stage_18": {
        "Latency": {
          "LatencyBest": "65797",
          "LatencyAvg": "65797",
          "LatencyWorst": "65797",
          "PipelineII": "65793",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.855"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_548_1",
            "TripCount": "65793",
            "Latency": "65795",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "~0",
          "DSP": "6",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "1",
          "FF": "549",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1033",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "stencil_stage_19": {
        "Latency": {
          "LatencyBest": "65797",
          "LatencyAvg": "65797",
          "LatencyWorst": "65797",
          "PipelineII": "65793",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.855"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_548_1",
            "TripCount": "65793",
            "Latency": "65795",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "~0",
          "DSP": "6",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "1",
          "FF": "549",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1033",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "stencil_stage_20": {
        "Latency": {
          "LatencyBest": "65797",
          "LatencyAvg": "65797",
          "LatencyWorst": "65797",
          "PipelineII": "65793",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.855"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_548_1",
            "TripCount": "65793",
            "Latency": "65795",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "~0",
          "DSP": "6",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "1",
          "FF": "549",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1033",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "stencil_stage_21": {
        "Latency": {
          "LatencyBest": "65797",
          "LatencyAvg": "65797",
          "LatencyWorst": "65797",
          "PipelineII": "65793",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.855"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_548_1",
            "TripCount": "65793",
            "Latency": "65795",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "~0",
          "DSP": "6",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "1",
          "FF": "549",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1033",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "stencil_stage_22": {
        "Latency": {
          "LatencyBest": "65797",
          "LatencyAvg": "65797",
          "LatencyWorst": "65797",
          "PipelineII": "65793",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.855"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_548_1",
            "TripCount": "65793",
            "Latency": "65795",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "~0",
          "DSP": "6",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "1",
          "FF": "549",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1033",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "stencil_stage_23": {
        "Latency": {
          "LatencyBest": "65797",
          "LatencyAvg": "65797",
          "LatencyWorst": "65797",
          "PipelineII": "65793",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.855"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_548_1",
            "TripCount": "65793",
            "Latency": "65795",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "~0",
          "DSP": "6",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "1",
          "FF": "549",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1033",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "stencil_stage_24": {
        "Latency": {
          "LatencyBest": "65797",
          "LatencyAvg": "65797",
          "LatencyWorst": "65797",
          "PipelineII": "65793",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.855"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_548_1",
            "TripCount": "65793",
            "Latency": "65795",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "~0",
          "DSP": "6",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "1",
          "FF": "549",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1033",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "stencil_stage_25": {
        "Latency": {
          "LatencyBest": "65797",
          "LatencyAvg": "65797",
          "LatencyWorst": "65797",
          "PipelineII": "65793",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.855"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_548_1",
            "TripCount": "65793",
            "Latency": "65795",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "~0",
          "DSP": "6",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "1",
          "FF": "549",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1033",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "stencil_stage_26": {
        "Latency": {
          "LatencyBest": "65797",
          "LatencyAvg": "65797",
          "LatencyWorst": "65797",
          "PipelineII": "65793",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.855"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_548_1",
            "TripCount": "65793",
            "Latency": "65795",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "~0",
          "DSP": "6",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "1",
          "FF": "549",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1033",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "stencil_stage_27": {
        "Latency": {
          "LatencyBest": "65797",
          "LatencyAvg": "65797",
          "LatencyWorst": "65797",
          "PipelineII": "65793",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.855"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_548_1",
            "TripCount": "65793",
            "Latency": "65795",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "~0",
          "DSP": "6",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "1",
          "FF": "549",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1033",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "stencil_stage_28": {
        "Latency": {
          "LatencyBest": "65797",
          "LatencyAvg": "65797",
          "LatencyWorst": "65797",
          "PipelineII": "65793",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.855"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_548_1",
            "TripCount": "65793",
            "Latency": "65795",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "~0",
          "DSP": "6",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "1",
          "FF": "549",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1033",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "stencil_stage_29": {
        "Latency": {
          "LatencyBest": "65797",
          "LatencyAvg": "65797",
          "LatencyWorst": "65797",
          "PipelineII": "65793",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.855"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_548_1",
            "TripCount": "65793",
            "Latency": "65795",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "~0",
          "DSP": "6",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "1",
          "FF": "549",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1033",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "stencil_stage": {
        "Latency": {
          "LatencyBest": "65797",
          "LatencyAvg": "65797",
          "LatencyWorst": "65797",
          "PipelineII": "65793",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.855"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_548_1",
            "TripCount": "65793",
            "Latency": "65795",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "~0",
          "DSP": "6",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "1",
          "FF": "548",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1024",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "write_output": {
        "Latency": {
          "LatencyBest": "65545",
          "LatencyAvg": "65545",
          "LatencyWorst": "65545",
          "PipelineII": "65536",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_594_1",
            "TripCount": "65536",
            "Latency": "65543",
            "PipelineII": "1",
            "PipelineDepth": "9"
          }],
        "Area": {
          "FF": "187",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "179",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel": {
        "Latency": {
          "LatencyBest": "65901",
          "LatencyAvg": "65901",
          "LatencyWorst": "65901",
          "PipelineII": "65793",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "128",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "29",
          "DSP": "180",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "50",
          "FF": "23392",
          "AVAIL_FF": "141120",
          "UTIL_FF": "16",
          "LUT": "34701",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "49",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2026-02-23 00:44:27 EST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.1.1"
  }
}
