-----------------------------------------------------------------
Checker: LEDA v F-2011.09
Date: Tue Jan 29 17:16:50 2013


Command line: /package/eda/synopsys/leda-F-2011.09/amd64/bin/leda source/cpu.vhd source/a1bitaddr.vhd source/a32bitaddr.vhd source/a32bitsubr.vhd source/shifter.vhd source/registerFile.vhd source/SSC.vhd source/Extender.vhd source/ramd.vhd source/rami.vhd source/mycpu.vhd source/alu.vhd source/a1bitaddr.vhd source/a32bitaddr.vhd source/a32bitsubr.vhd source/shifter.vhd source/alu.vhd -top cpu 

-----------------------------------------------------------------
Environment variables:
LEDA_PATH /package/eda/synopsys/leda-F-2011.09
LEDA_CONFIG Not defined
LEDA_RESOURCES Not defined
search_path Not defined
link_library Not defined
leda plibs files: /package/eda/synopsys/leda-F-2011.09/resources/resource_93/plibs

-----------------------------------------------------------------

-----------------------------------------------------------------
Checker Deselection Pragma summary:

-----------------------------------------------------------------
--                  VHDL violations                            --
-----------------------------------------------------------------

	Violations in library /home/ecegrid/a/mg204/ece437/project1/.leda_work 



Violations per unit:
	1 violations in unit BEHAVIORAL/CPU (/home/ecegrid/a/mg204/ece437/project1/source/cpu.vhd)
	10 violations in unit COMBINATIONAL/SHIFTER (/home/ecegrid/a/mg204/ece437/project1/source/shifter.vhd)
	1 violations in unit REGFILE_ARCH/REGISTERFILE (/home/ecegrid/a/mg204/ece437/project1/source/registerFile.vhd)
	1 violations in unit RAMD (/home/ecegrid/a/mg204/ece437/project1/source/ramd.vhd)
	1 violations in unit RAMI (/home/ecegrid/a/mg204/ece437/project1/source/rami.vhd)
	9 violations in unit BEHAVIORAL/MYCPU (/home/ecegrid/a/mg204/ece437/project1/source/mycpu.vhd)
Unit without violation:
	0 violations in unit CPU (/home/ecegrid/a/mg204/ece437/project1/source/cpu.vhd)
	0 violations in unit A1BITADDR (/home/ecegrid/a/mg204/ece437/project1/source/a1bitaddr.vhd)
	0 violations in unit COMBINATIONAL/A1BITADDR (/home/ecegrid/a/mg204/ece437/project1/source/a1bitaddr.vhd)
	0 violations in unit A32BITADDR (/home/ecegrid/a/mg204/ece437/project1/source/a32bitaddr.vhd)
	0 violations in unit COMBINATIONAL/A32BITADDR (/home/ecegrid/a/mg204/ece437/project1/source/a32bitaddr.vhd)
	0 violations in unit A32BITSUBR (/home/ecegrid/a/mg204/ece437/project1/source/a32bitsubr.vhd)
	0 violations in unit COMBINATIONAL/A32BITSUBR (/home/ecegrid/a/mg204/ece437/project1/source/a32bitsubr.vhd)
	0 violations in unit SHIFTER (/home/ecegrid/a/mg204/ece437/project1/source/shifter.vhd)
	0 violations in unit REGISTERFILE (/home/ecegrid/a/mg204/ece437/project1/source/registerFile.vhd)
	0 violations in unit SSC (/home/ecegrid/a/mg204/ece437/project1/source/SSC.vhd)
	0 violations in unit BEHAVIORAL/SSC (/home/ecegrid/a/mg204/ece437/project1/source/SSC.vhd)
	0 violations in unit EXTENDER (/home/ecegrid/a/mg204/ece437/project1/source/Extender.vhd)
	0 violations in unit BEHAVIORAL/EXTENDER (/home/ecegrid/a/mg204/ece437/project1/source/Extender.vhd)
	0 violations in unit SYN/RAMD (/home/ecegrid/a/mg204/ece437/project1/source/ramd.vhd)
	0 violations in unit SYN/RAMI (/home/ecegrid/a/mg204/ece437/project1/source/rami.vhd)
	0 violations in unit MYCPU (/home/ecegrid/a/mg204/ece437/project1/source/mycpu.vhd)
	0 violations in unit ALU (/home/ecegrid/a/mg204/ece437/project1/source/alu.vhd)
	0 violations in unit STRUCTURAL/ALU (/home/ecegrid/a/mg204/ece437/project1/source/alu.vhd)

Violations per file:
	1 violations in file /home/ecegrid/a/mg204/ece437/project1/source/cpu.vhd (61 lines)
	10 violations in file /home/ecegrid/a/mg204/ece437/project1/source/shifter.vhd (106 lines)
	1 violations in file /home/ecegrid/a/mg204/ece437/project1/source/registerFile.vhd (165 lines)
	1 violations in file /home/ecegrid/a/mg204/ece437/project1/source/ramd.vhd (120 lines)
	1 violations in file /home/ecegrid/a/mg204/ece437/project1/source/rami.vhd (120 lines)
	9 violations in file /home/ecegrid/a/mg204/ece437/project1/source/mycpu.vhd (267 lines)
File without violation:

Total number of violations: 23
Total number of source code lines: 1282

Violations per rule:

Policy "RMM_RTL_CODING_GUIDELINES", Ruleset "BASIC_CODING_PRACTICES":
	<violated>/<checked> x <label> [<severity>]:<message>
	--------------------   ------- ----------------------
	0/165 x R_521_10 [ERROR]: "Always use descending range for multi-bit signals and ports"
	1/1140 x R_529_1 [ERROR]: "VHDL or Verilog reserved words (<%item>) cannot be used as identifiers"

Policy "LEDA", Ruleset "DESIGN_STRUCTURE":
	<violated>/<checked> x <label> [<severity>]:<message>
	--------------------   ------- ----------------------
	2/311 x B_1002 [WARNING]: "Port declaration <%item> is unused or partially unused"

Policy "LEDA", Ruleset "CLOCKS":
	<violated>/<checked> x <label> [<severity>]:<message>
	--------------------   ------- ----------------------
	0/3 x B_1204 [WARNING]: "Multi-bit expression used as clock"

Policy "LEDA", Ruleset "RTL_SYNTHESIS":
	<violated>/<checked> x <label> [<severity>]:<message>
	--------------------   ------- ----------------------
	0/20 x B_2011 [WARNING]: "Variable is not always initialized in process body before being read"

Policy "LEDA", Ruleset "STATEMENTS":
	<violated>/<checked> x <label> [<severity>]:<message>
	--------------------   ------- ----------------------
	0/5 x B_3410 [WARNING]: "X in case expression"
	0/20 x B_3419 [ERROR]: "Missing signal <%item> in sensitivity list"

Policy "LEDA", Ruleset "STATE_MACHINES":
	<violated>/<checked> x <label> [<severity>]:<message>
	--------------------   ------- ----------------------
	0/1 x B_3602 [WARNING]: "Moore style description of state machines is recommended"
	1/1 x B_3604 [WARNING]: "Assign a default state to the state machines"
	0/1 x B_3605_B [WARNING]: "Use an enumerated type to define the state vector of a state machine"
	0/1 x B_3607 [WARNING]: "The number of states in a state machine should be a power of 2"

Policy "DC", Ruleset "RTL":
	<violated>/<checked> x <label> [<severity>]:<message>
	--------------------   ------- ----------------------
	0/27 x DCHDL_115 [ERROR]: "Illegal mixing of named and unnamed port association"
	10/10 x DCHDL_178 [WARNING]: "Only simple variables are checked in the sensitivity list."

Policy "FORMALITY", Ruleset "SIMULATION_MISMATCH":
	<violated>/<checked> x <label> [<severity>]:<message>
	--------------------   ------- ----------------------
	0/5 x FM_2_10 [ERROR]: "Using X,Z values or ? in case items is not recommended (such items may be ignored by synthesis tools)"
	0/4284 x FM_2_4 [ERROR]: "Assignment to X is not recommended (handled differently by simulation and synthesis tools)"
	9/27 x FM_2_7 [WARNING]: "Use named association in port map"
	0/95 x FM_2_9 [ERROR]: "Using X,Z values or ? for comparison is not recommended (differently handled by simulation/synthesis tools)"


-----------------------------------------------------------------
--                    DESIGN violations                        --
-----------------------------------------------------------------

Violations per rule:

Policy: LEDA  Ruleset: DESIGN_STRUCTURE
	<violated>/<checked> x <label> [<severity>]:<message>
	------- --------------------- ----------------------
	0/1 x C_1001 [ERROR]: "Flipflop with fixed value data input is detected"

Policy: ELAB  Ruleset: ELB
	<violated>/<checked> x <label> [<severity>]:<message>
	------- --------------------- ----------------------
	2/1 x ELB093A [WARNING]: Instance %s of module/entity/cell %s is inferred as a black-box and will be considered so during the next checks.
Total number of violations: 2

Policy: DESIGN  Ruleset: CLOCKS
	<violated>/<checked> x <label> [<severity>]:<message>
	---------- ------------------- ----------------------
	0/1 x NTL_CLK04 [ERROR]: "Do not use internally generated clock"
	0/1 x NTL_CLK09 [ERROR]: "All clock signals should be generated in a module driven by a single external clock"


Policy: DESIGN  Ruleset: DFT
	<violated>/<checked> x <label> [<severity>]:<message>
	---------- ------------------- ----------------------
	0/1 x NTL_DFT38 [ERROR]: "Flip-flop without reset detected"


Policy: DESIGN  Ruleset: RESETS
	<violated>/<checked> x <label> [<severity>]:<message>
	---------- ------------------- ----------------------
	0/1 x NTL_RST06 [ERROR]: "Avoid internally generated resets"


Policy: DESIGN  Ruleset: STRUCTURE
	<violated>/<checked> x <label> [<severity>]:<message>
	---------- ------------------- ----------------------
	5/1 x NTL_STR06 [ERROR]: "Top level output should be registered"
	0/1 x NTL_STR29 [ERROR]: "Pulse generator"
	0/1 x NTL_STR33 [ERROR]: "Asynchronous feedback loop detected at"
	0/1 x NTL_STR47 [ERROR]: "Do not use latch"
	0/1 x NTL_STR61 [ERROR]: "Do not use clock or enable signals as data inputs"
	0/1 x NTL_STR72 [ERROR]: "A non-tristate net can have only one non-tristate driver"


-----------------------------------------------------------------
--                    DESIGN REPORT                            --
-----------------------------------------------------------------

Name of the top:        CPU

Library containing the top unit:        /home/ecegrid/a/mg204/ece437/project1/.leda_work

Number of design pins:  179

Number of hierarchy levels in the design:       5

Number of flipflops and latches that LEDA tools has inferred
        Number of flipflops:    1025
        Number of latches:      0

Number of clock origins:	1
Number of reset origins:	1
List of clock origins:
        CPU.CLK

List of reset origins:
        CPU.NRESET

