{
  "module_name": "pinctrl-tegra234.c",
  "hash_id": "9972b631918d2582d8a82ef99f9e10bb7588b2244a689cd5016c6d31682b4942",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/tegra/pinctrl-tegra234.c",
  "human_readable_source": "\n \n\n#include <linux/mod_devicetable.h>\n#include <linux/module.h>\n#include <linux/platform_device.h>\n#include <linux/property.h>\n\n#include <linux/pinctrl/pinctrl.h>\n#include <linux/pinctrl/pinmux.h>\n\n#include \"pinctrl-tegra.h\"\n\n \nenum {\n\tTEGRA_PIN_DAP6_SCLK_PA0,\n\tTEGRA_PIN_DAP6_DOUT_PA1,\n\tTEGRA_PIN_DAP6_DIN_PA2,\n\tTEGRA_PIN_DAP6_FS_PA3,\n\tTEGRA_PIN_DAP4_SCLK_PA4,\n\tTEGRA_PIN_DAP4_DOUT_PA5,\n\tTEGRA_PIN_DAP4_DIN_PA6,\n\tTEGRA_PIN_DAP4_FS_PA7,\n\tTEGRA_PIN_SOC_GPIO08_PB0,\n\tTEGRA_PIN_QSPI0_SCK_PC0,\n\tTEGRA_PIN_QSPI0_CS_N_PC1,\n\tTEGRA_PIN_QSPI0_IO0_PC2,\n\tTEGRA_PIN_QSPI0_IO1_PC3,\n\tTEGRA_PIN_QSPI0_IO2_PC4,\n\tTEGRA_PIN_QSPI0_IO3_PC5,\n\tTEGRA_PIN_QSPI1_SCK_PC6,\n\tTEGRA_PIN_QSPI1_CS_N_PC7,\n\tTEGRA_PIN_QSPI1_IO0_PD0,\n\tTEGRA_PIN_QSPI1_IO1_PD1,\n\tTEGRA_PIN_QSPI1_IO2_PD2,\n\tTEGRA_PIN_QSPI1_IO3_PD3,\n\tTEGRA_PIN_EQOS_TXC_PE0,\n\tTEGRA_PIN_EQOS_TD0_PE1,\n\tTEGRA_PIN_EQOS_TD1_PE2,\n\tTEGRA_PIN_EQOS_TD2_PE3,\n\tTEGRA_PIN_EQOS_TD3_PE4,\n\tTEGRA_PIN_EQOS_TX_CTL_PE5,\n\tTEGRA_PIN_EQOS_RD0_PE6,\n\tTEGRA_PIN_EQOS_RD1_PE7,\n\tTEGRA_PIN_EQOS_RD2_PF0,\n\tTEGRA_PIN_EQOS_RD3_PF1,\n\tTEGRA_PIN_EQOS_RX_CTL_PF2,\n\tTEGRA_PIN_EQOS_RXC_PF3,\n\tTEGRA_PIN_EQOS_SMA_MDIO_PF4,\n\tTEGRA_PIN_EQOS_SMA_MDC_PF5,\n\tTEGRA_PIN_SOC_GPIO13_PG0,\n\tTEGRA_PIN_SOC_GPIO14_PG1,\n\tTEGRA_PIN_SOC_GPIO15_PG2,\n\tTEGRA_PIN_SOC_GPIO16_PG3,\n\tTEGRA_PIN_SOC_GPIO17_PG4,\n\tTEGRA_PIN_SOC_GPIO18_PG5,\n\tTEGRA_PIN_SOC_GPIO19_PG6,\n\tTEGRA_PIN_SOC_GPIO20_PG7,\n\tTEGRA_PIN_SOC_GPIO21_PH0,\n\tTEGRA_PIN_SOC_GPIO22_PH1,\n\tTEGRA_PIN_SOC_GPIO06_PH2,\n\tTEGRA_PIN_UART4_TX_PH3,\n\tTEGRA_PIN_UART4_RX_PH4,\n\tTEGRA_PIN_UART4_RTS_PH5,\n\tTEGRA_PIN_UART4_CTS_PH6,\n\tTEGRA_PIN_SOC_GPIO41_PH7,\n\tTEGRA_PIN_SOC_GPIO42_PI0,\n\tTEGRA_PIN_SOC_GPIO43_PI1,\n\tTEGRA_PIN_SOC_GPIO44_PI2,\n\tTEGRA_PIN_GEN1_I2C_SCL_PI3,\n\tTEGRA_PIN_GEN1_I2C_SDA_PI4,\n\tTEGRA_PIN_CPU_PWR_REQ_PI5,\n\tTEGRA_PIN_SOC_GPIO07_PI6,\n\tTEGRA_PIN_SDMMC1_CLK_PJ0,\n\tTEGRA_PIN_SDMMC1_CMD_PJ1,\n\tTEGRA_PIN_SDMMC1_DAT0_PJ2,\n\tTEGRA_PIN_SDMMC1_DAT1_PJ3,\n\tTEGRA_PIN_SDMMC1_DAT2_PJ4,\n\tTEGRA_PIN_SDMMC1_DAT3_PJ5,\n\tTEGRA_PIN_PEX_L0_CLKREQ_N_PK0,\n\tTEGRA_PIN_PEX_L0_RST_N_PK1,\n\tTEGRA_PIN_PEX_L1_CLKREQ_N_PK2,\n\tTEGRA_PIN_PEX_L1_RST_N_PK3,\n\tTEGRA_PIN_PEX_L2_CLKREQ_N_PK4,\n\tTEGRA_PIN_PEX_L2_RST_N_PK5,\n\tTEGRA_PIN_PEX_L3_CLKREQ_N_PK6,\n\tTEGRA_PIN_PEX_L3_RST_N_PK7,\n\tTEGRA_PIN_PEX_L4_CLKREQ_N_PL0,\n\tTEGRA_PIN_PEX_L4_RST_N_PL1,\n\tTEGRA_PIN_PEX_WAKE_N_PL2,\n\tTEGRA_PIN_SOC_GPIO34_PL3,\n\tTEGRA_PIN_DP_AUX_CH0_HPD_PM0,\n\tTEGRA_PIN_DP_AUX_CH1_HPD_PM1,\n\tTEGRA_PIN_DP_AUX_CH2_HPD_PM2,\n\tTEGRA_PIN_DP_AUX_CH3_HPD_PM3,\n\tTEGRA_PIN_SOC_GPIO55_PM4,\n\tTEGRA_PIN_SOC_GPIO36_PM5,\n\tTEGRA_PIN_SOC_GPIO53_PM6,\n\tTEGRA_PIN_SOC_GPIO38_PM7,\n\tTEGRA_PIN_DP_AUX_CH3_N_PN0,\n\tTEGRA_PIN_SOC_GPIO39_PN1,\n\tTEGRA_PIN_SOC_GPIO40_PN2,\n\tTEGRA_PIN_DP_AUX_CH1_P_PN3,\n\tTEGRA_PIN_DP_AUX_CH1_N_PN4,\n\tTEGRA_PIN_DP_AUX_CH2_P_PN5,\n\tTEGRA_PIN_DP_AUX_CH2_N_PN6,\n\tTEGRA_PIN_DP_AUX_CH3_P_PN7,\n\tTEGRA_PIN_EXTPERIPH1_CLK_PP0,\n\tTEGRA_PIN_EXTPERIPH2_CLK_PP1,\n\tTEGRA_PIN_CAM_I2C_SCL_PP2,\n\tTEGRA_PIN_CAM_I2C_SDA_PP3,\n\tTEGRA_PIN_SOC_GPIO23_PP4,\n\tTEGRA_PIN_SOC_GPIO24_PP5,\n\tTEGRA_PIN_SOC_GPIO25_PP6,\n\tTEGRA_PIN_PWR_I2C_SCL_PP7,\n\tTEGRA_PIN_PWR_I2C_SDA_PQ0,\n\tTEGRA_PIN_SOC_GPIO28_PQ1,\n\tTEGRA_PIN_SOC_GPIO29_PQ2,\n\tTEGRA_PIN_SOC_GPIO30_PQ3,\n\tTEGRA_PIN_SOC_GPIO31_PQ4,\n\tTEGRA_PIN_SOC_GPIO32_PQ5,\n\tTEGRA_PIN_SOC_GPIO33_PQ6,\n\tTEGRA_PIN_SOC_GPIO35_PQ7,\n\tTEGRA_PIN_SOC_GPIO37_PR0,\n\tTEGRA_PIN_SOC_GPIO56_PR1,\n\tTEGRA_PIN_UART1_TX_PR2,\n\tTEGRA_PIN_UART1_RX_PR3,\n\tTEGRA_PIN_UART1_RTS_PR4,\n\tTEGRA_PIN_UART1_CTS_PR5,\n\tTEGRA_PIN_GPU_PWR_REQ_PX0,\n\tTEGRA_PIN_CV_PWR_REQ_PX1,\n\tTEGRA_PIN_GP_PWM2_PX2,\n\tTEGRA_PIN_GP_PWM3_PX3,\n\tTEGRA_PIN_UART2_TX_PX4,\n\tTEGRA_PIN_UART2_RX_PX5,\n\tTEGRA_PIN_UART2_RTS_PX6,\n\tTEGRA_PIN_UART2_CTS_PX7,\n\tTEGRA_PIN_SPI3_SCK_PY0,\n\tTEGRA_PIN_SPI3_MISO_PY1,\n\tTEGRA_PIN_SPI3_MOSI_PY2,\n\tTEGRA_PIN_SPI3_CS0_PY3,\n\tTEGRA_PIN_SPI3_CS1_PY4,\n\tTEGRA_PIN_UART5_TX_PY5,\n\tTEGRA_PIN_UART5_RX_PY6,\n\tTEGRA_PIN_UART5_RTS_PY7,\n\tTEGRA_PIN_UART5_CTS_PZ0,\n\tTEGRA_PIN_USB_VBUS_EN0_PZ1,\n\tTEGRA_PIN_USB_VBUS_EN1_PZ2,\n\tTEGRA_PIN_SPI1_SCK_PZ3,\n\tTEGRA_PIN_SPI1_MISO_PZ4,\n\tTEGRA_PIN_SPI1_MOSI_PZ5,\n\tTEGRA_PIN_SPI1_CS0_PZ6,\n\tTEGRA_PIN_SPI1_CS1_PZ7,\n\tTEGRA_PIN_SPI5_SCK_PAC0,\n\tTEGRA_PIN_SPI5_MISO_PAC1,\n\tTEGRA_PIN_SPI5_MOSI_PAC2,\n\tTEGRA_PIN_SPI5_CS0_PAC3,\n\tTEGRA_PIN_SOC_GPIO57_PAC4,\n\tTEGRA_PIN_SOC_GPIO58_PAC5,\n\tTEGRA_PIN_SOC_GPIO59_PAC6,\n\tTEGRA_PIN_SOC_GPIO60_PAC7,\n\tTEGRA_PIN_SOC_GPIO45_PAD0,\n\tTEGRA_PIN_SOC_GPIO46_PAD1,\n\tTEGRA_PIN_SOC_GPIO47_PAD2,\n\tTEGRA_PIN_SOC_GPIO48_PAD3,\n\tTEGRA_PIN_UFS0_REF_CLK_PAE0,\n\tTEGRA_PIN_UFS0_RST_N_PAE1,\n\tTEGRA_PIN_PEX_L5_CLKREQ_N_PAF0,\n\tTEGRA_PIN_PEX_L5_RST_N_PAF1,\n\tTEGRA_PIN_PEX_L6_CLKREQ_N_PAF2,\n\tTEGRA_PIN_PEX_L6_RST_N_PAF3,\n\tTEGRA_PIN_PEX_L7_CLKREQ_N_PAG0,\n\tTEGRA_PIN_PEX_L7_RST_N_PAG1,\n\tTEGRA_PIN_PEX_L8_CLKREQ_N_PAG2,\n\tTEGRA_PIN_PEX_L8_RST_N_PAG3,\n\tTEGRA_PIN_PEX_L9_CLKREQ_N_PAG4,\n\tTEGRA_PIN_PEX_L9_RST_N_PAG5,\n\tTEGRA_PIN_PEX_L10_CLKREQ_N_PAG6,\n\tTEGRA_PIN_PEX_L10_RST_N_PAG7,\n\tTEGRA_PIN_EQOS_COMP,\n\tTEGRA_PIN_QSPI_COMP,\n\tTEGRA_PIN_SDMMC1_COMP,\n};\n\nenum {\n\tTEGRA_PIN_CAN0_DOUT_PAA0,\n\tTEGRA_PIN_CAN0_DIN_PAA1,\n\tTEGRA_PIN_CAN1_DOUT_PAA2,\n\tTEGRA_PIN_CAN1_DIN_PAA3,\n\tTEGRA_PIN_CAN0_STB_PAA4,\n\tTEGRA_PIN_CAN0_EN_PAA5,\n\tTEGRA_PIN_SOC_GPIO49_PAA6,\n\tTEGRA_PIN_CAN0_ERR_PAA7,\n\tTEGRA_PIN_CAN1_STB_PBB0,\n\tTEGRA_PIN_CAN1_EN_PBB1,\n\tTEGRA_PIN_SOC_GPIO50_PBB2,\n\tTEGRA_PIN_CAN1_ERR_PBB3,\n\tTEGRA_PIN_SPI2_SCK_PCC0,\n\tTEGRA_PIN_SPI2_MISO_PCC1,\n\tTEGRA_PIN_SPI2_MOSI_PCC2,\n\tTEGRA_PIN_SPI2_CS0_PCC3,\n\tTEGRA_PIN_TOUCH_CLK_PCC4,\n\tTEGRA_PIN_UART3_TX_PCC5,\n\tTEGRA_PIN_UART3_RX_PCC6,\n\tTEGRA_PIN_GEN2_I2C_SCL_PCC7,\n\tTEGRA_PIN_GEN2_I2C_SDA_PDD0,\n\tTEGRA_PIN_GEN8_I2C_SCL_PDD1,\n\tTEGRA_PIN_GEN8_I2C_SDA_PDD2,\n\tTEGRA_PIN_SCE_ERROR_PEE0,\n\tTEGRA_PIN_VCOMP_ALERT_PEE1,\n\tTEGRA_PIN_AO_RETENTION_N_PEE2,\n\tTEGRA_PIN_BATT_OC_PEE3,\n\tTEGRA_PIN_POWER_ON_PEE4,\n\tTEGRA_PIN_SOC_GPIO26_PEE5,\n\tTEGRA_PIN_SOC_GPIO27_PEE6,\n\tTEGRA_PIN_BOOTV_CTL_N_PEE7,\n\tTEGRA_PIN_HDMI_CEC_PGG0,\n};\n\n \nstatic const struct pinctrl_pin_desc tegra234_pins[] = {\n\tPINCTRL_PIN(TEGRA_PIN_DAP6_SCLK_PA0, \"DAP6_SCLK_PA0\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP6_DOUT_PA1, \"DAP6_DOUT_PA1\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP6_DIN_PA2, \"DAP6_DIN_PA2\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP6_FS_PA3, \"DAP6_FS_PA3\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP4_SCLK_PA4, \"DAP4_SCLK_PA4\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP4_DOUT_PA5, \"DAP4_DOUT_PA5\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP4_DIN_PA6, \"DAP4_DIN_PA6\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP4_FS_PA7, \"DAP4_FS_PA7\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO08_PB0, \"SOC_GPIO08_PB0\"),\n\tPINCTRL_PIN(TEGRA_PIN_QSPI0_SCK_PC0, \"QSPI0_SCK_PC0\"),\n\tPINCTRL_PIN(TEGRA_PIN_QSPI0_CS_N_PC1, \"QSPI0_CS_N_PC1\"),\n\tPINCTRL_PIN(TEGRA_PIN_QSPI0_IO0_PC2, \"QSPI0_IO0_PC2\"),\n\tPINCTRL_PIN(TEGRA_PIN_QSPI0_IO1_PC3, \"QSPI0_IO1_PC3\"),\n\tPINCTRL_PIN(TEGRA_PIN_QSPI0_IO2_PC4, \"QSPI0_IO2_PC4\"),\n\tPINCTRL_PIN(TEGRA_PIN_QSPI0_IO3_PC5, \"QSPI0_IO3_PC5\"),\n\tPINCTRL_PIN(TEGRA_PIN_QSPI1_SCK_PC6, \"QSPI1_SCK_PC6\"),\n\tPINCTRL_PIN(TEGRA_PIN_QSPI1_CS_N_PC7, \"QSPI1_CS_N_PC7\"),\n\tPINCTRL_PIN(TEGRA_PIN_QSPI1_IO0_PD0, \"QSPI1_IO0_PD0\"),\n\tPINCTRL_PIN(TEGRA_PIN_QSPI1_IO1_PD1, \"QSPI1_IO1_PD1\"),\n\tPINCTRL_PIN(TEGRA_PIN_QSPI1_IO2_PD2, \"QSPI1_IO2_PD2\"),\n\tPINCTRL_PIN(TEGRA_PIN_QSPI1_IO3_PD3, \"QSPI1_IO3_PD3\"),\n\tPINCTRL_PIN(TEGRA_PIN_EQOS_TXC_PE0, \"EQOS_TXC_PE0\"),\n\tPINCTRL_PIN(TEGRA_PIN_EQOS_TD0_PE1, \"EQOS_TD0_PE1\"),\n\tPINCTRL_PIN(TEGRA_PIN_EQOS_TD1_PE2, \"EQOS_TD1_PE2\"),\n\tPINCTRL_PIN(TEGRA_PIN_EQOS_TD2_PE3, \"EQOS_TD2_PE3\"),\n\tPINCTRL_PIN(TEGRA_PIN_EQOS_TD3_PE4, \"EQOS_TD3_PE4\"),\n\tPINCTRL_PIN(TEGRA_PIN_EQOS_TX_CTL_PE5, \"EQOS_TX_CTL_PE5\"),\n\tPINCTRL_PIN(TEGRA_PIN_EQOS_RD0_PE6, \"EQOS_RD0_PE6\"),\n\tPINCTRL_PIN(TEGRA_PIN_EQOS_RD1_PE7, \"EQOS_RD1_PE7\"),\n\tPINCTRL_PIN(TEGRA_PIN_EQOS_RD2_PF0, \"EQOS_RD2_PF0\"),\n\tPINCTRL_PIN(TEGRA_PIN_EQOS_RD3_PF1, \"EQOS_RD3_PF1\"),\n\tPINCTRL_PIN(TEGRA_PIN_EQOS_RX_CTL_PF2, \"EQOS_RX_CTL_PF2\"),\n\tPINCTRL_PIN(TEGRA_PIN_EQOS_RXC_PF3, \"EQOS_RXC_PF3\"),\n\tPINCTRL_PIN(TEGRA_PIN_EQOS_SMA_MDIO_PF4, \"EQOS_SMA_MDIO_PF4\"),\n\tPINCTRL_PIN(TEGRA_PIN_EQOS_SMA_MDC_PF5, \"EQOS_SMA_MDC_PF5\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO13_PG0, \"SOC_GPIO13_PG0\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO14_PG1, \"SOC_GPIO14_PG1\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO15_PG2, \"SOC_GPIO15_PG2\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO16_PG3, \"SOC_GPIO16_PG3\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO17_PG4, \"SOC_GPIO17_PG4\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO18_PG5, \"SOC_GPIO18_PG5\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO19_PG6, \"SOC_GPIO19_PG6\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO20_PG7, \"SOC_GPIO20_PG7\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO21_PH0, \"SOC_GPIO21_PH0\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO22_PH1, \"SOC_GPIO22_PH1\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO06_PH2, \"SOC_GPIO06_PH2\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART4_TX_PH3, \"UART4_TX_PH3\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART4_RX_PH4, \"UART4_RX_PH4\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART4_RTS_PH5, \"UART4_RTS_PH5\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART4_CTS_PH6, \"UART4_CTS_PH6\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO41_PH7, \"SOC_GPIO41_PH7\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO42_PI0, \"SOC_GPIO42_PI0\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO43_PI1, \"SOC_GPIO43_PI1\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO44_PI2, \"SOC_GPIO44_PI2\"),\n\tPINCTRL_PIN(TEGRA_PIN_GEN1_I2C_SCL_PI3, \"GEN1_I2C_SCL_PI3\"),\n\tPINCTRL_PIN(TEGRA_PIN_GEN1_I2C_SDA_PI4, \"GEN1_I2C_SDA_PI4\"),\n\tPINCTRL_PIN(TEGRA_PIN_CPU_PWR_REQ_PI5, \"CPU_PWR_REQ_PI5\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO07_PI6, \"SOC_GPIO07_PI6\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC1_CLK_PJ0, \"SDMMC1_CLK_PJ0\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC1_CMD_PJ1, \"SDMMC1_CMD_PJ1\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC1_DAT0_PJ2, \"SDMMC1_DAT0_PJ2\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC1_DAT1_PJ3, \"SDMMC1_DAT1_PJ3\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC1_DAT2_PJ4, \"SDMMC1_DAT2_PJ4\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC1_DAT3_PJ5, \"SDMMC1_DAT3_PJ5\"),\n\tPINCTRL_PIN(TEGRA_PIN_PEX_L0_CLKREQ_N_PK0, \"PEX_L0_CLKREQ_N_PK0\"),\n\tPINCTRL_PIN(TEGRA_PIN_PEX_L0_RST_N_PK1, \"PEX_L0_RST_N_PK1\"),\n\tPINCTRL_PIN(TEGRA_PIN_PEX_L1_CLKREQ_N_PK2, \"PEX_L1_CLKREQ_N_PK2\"),\n\tPINCTRL_PIN(TEGRA_PIN_PEX_L1_RST_N_PK3, \"PEX_L1_RST_N_PK3\"),\n\tPINCTRL_PIN(TEGRA_PIN_PEX_L2_CLKREQ_N_PK4, \"PEX_L2_CLKREQ_N_PK4\"),\n\tPINCTRL_PIN(TEGRA_PIN_PEX_L2_RST_N_PK5, \"PEX_L2_RST_N_PK5\"),\n\tPINCTRL_PIN(TEGRA_PIN_PEX_L3_CLKREQ_N_PK6, \"PEX_L3_CLKREQ_N_PK6\"),\n\tPINCTRL_PIN(TEGRA_PIN_PEX_L3_RST_N_PK7, \"PEX_L3_RST_N_PK7\"),\n\tPINCTRL_PIN(TEGRA_PIN_PEX_L4_CLKREQ_N_PL0, \"PEX_L4_CLKREQ_N_PL0\"),\n\tPINCTRL_PIN(TEGRA_PIN_PEX_L4_RST_N_PL1, \"PEX_L4_RST_N_PL1\"),\n\tPINCTRL_PIN(TEGRA_PIN_PEX_WAKE_N_PL2, \"PEX_WAKE_N_PL2\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO34_PL3, \"SOC_GPIO34_PL3\"),\n\tPINCTRL_PIN(TEGRA_PIN_DP_AUX_CH0_HPD_PM0, \"DP_AUX_CH0_HPD_PM0\"),\n\tPINCTRL_PIN(TEGRA_PIN_DP_AUX_CH1_HPD_PM1, \"DP_AUX_CH1_HPD_PM1\"),\n\tPINCTRL_PIN(TEGRA_PIN_DP_AUX_CH2_HPD_PM2, \"DP_AUX_CH2_HPD_PM2\"),\n\tPINCTRL_PIN(TEGRA_PIN_DP_AUX_CH3_HPD_PM3, \"DP_AUX_CH3_HPD_PM3\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO55_PM4, \"SOC_GPIO55_PM4\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO36_PM5, \"SOC_GPIO36_PM5\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO53_PM6, \"SOC_GPIO53_PM6\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO38_PM7, \"SOC_GPIO38_PM7\"),\n\tPINCTRL_PIN(TEGRA_PIN_DP_AUX_CH3_N_PN0, \"DP_AUX_CH3_N_PN0\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO39_PN1, \"SOC_GPIO39_PN1\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO40_PN2, \"SOC_GPIO40_PN2\"),\n\tPINCTRL_PIN(TEGRA_PIN_DP_AUX_CH1_P_PN3, \"DP_AUX_CH1_P_PN3\"),\n\tPINCTRL_PIN(TEGRA_PIN_DP_AUX_CH1_N_PN4, \"DP_AUX_CH1_N_PN4\"),\n\tPINCTRL_PIN(TEGRA_PIN_DP_AUX_CH2_P_PN5, \"DP_AUX_CH2_P_PN5\"),\n\tPINCTRL_PIN(TEGRA_PIN_DP_AUX_CH2_N_PN6, \"DP_AUX_CH2_N_PN6\"),\n\tPINCTRL_PIN(TEGRA_PIN_DP_AUX_CH3_P_PN7, \"DP_AUX_CH3_P_PN7\"),\n\tPINCTRL_PIN(TEGRA_PIN_EXTPERIPH1_CLK_PP0, \"EXTPERIPH1_CLK_PP0\"),\n\tPINCTRL_PIN(TEGRA_PIN_EXTPERIPH2_CLK_PP1, \"EXTPERIPH2_CLK_PP1\"),\n\tPINCTRL_PIN(TEGRA_PIN_CAM_I2C_SCL_PP2, \"CAM_I2C_SCL_PP2\"),\n\tPINCTRL_PIN(TEGRA_PIN_CAM_I2C_SDA_PP3, \"CAM_I2C_SDA_PP3\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO23_PP4, \"SOC_GPIO23_PP4\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO24_PP5, \"SOC_GPIO24_PP5\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO25_PP6, \"SOC_GPIO25_PP6\"),\n\tPINCTRL_PIN(TEGRA_PIN_PWR_I2C_SCL_PP7, \"PWR_I2C_SCL_PP7\"),\n\tPINCTRL_PIN(TEGRA_PIN_PWR_I2C_SDA_PQ0, \"PWR_I2C_SDA_PQ0\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO28_PQ1, \"SOC_GPIO28_PQ1\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO29_PQ2, \"SOC_GPIO29_PQ2\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO30_PQ3, \"SOC_GPIO30_PQ3\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO31_PQ4, \"SOC_GPIO31_PQ4\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO32_PQ5, \"SOC_GPIO32_PQ5\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO33_PQ6, \"SOC_GPIO33_PQ6\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO35_PQ7, \"SOC_GPIO35_PQ7\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO37_PR0, \"SOC_GPIO37_PR0\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO56_PR1, \"SOC_GPIO56_PR1\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART1_TX_PR2, \"UART1_TX_PR2\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART1_RX_PR3, \"UART1_RX_PR3\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART1_RTS_PR4, \"UART1_RTS_PR4\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART1_CTS_PR5, \"UART1_CTS_PR5\"),\n\tPINCTRL_PIN(TEGRA_PIN_GPU_PWR_REQ_PX0, \"GPU_PWR_REQ_PX0\"),\n\tPINCTRL_PIN(TEGRA_PIN_CV_PWR_REQ_PX1, \"CV_PWR_REQ_PX1\"),\n\tPINCTRL_PIN(TEGRA_PIN_GP_PWM2_PX2, \"GP_PWM2_PX2\"),\n\tPINCTRL_PIN(TEGRA_PIN_GP_PWM3_PX3, \"GP_PWM3_PX3\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART2_TX_PX4, \"UART2_TX_PX4\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART2_RX_PX5, \"UART2_RX_PX5\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART2_RTS_PX6, \"UART2_RTS_PX6\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART2_CTS_PX7, \"UART2_CTS_PX7\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPI3_SCK_PY0, \"SPI3_SCK_PY0\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPI3_MISO_PY1, \"SPI3_MISO_PY1\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPI3_MOSI_PY2, \"SPI3_MOSI_PY2\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPI3_CS0_PY3, \"SPI3_CS0_PY3\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPI3_CS1_PY4, \"SPI3_CS1_PY4\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART5_TX_PY5, \"UART5_TX_PY5\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART5_RX_PY6, \"UART5_RX_PY6\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART5_RTS_PY7, \"UART5_RTS_PY7\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART5_CTS_PZ0, \"UART5_CTS_PZ0\"),\n\tPINCTRL_PIN(TEGRA_PIN_USB_VBUS_EN0_PZ1, \"USB_VBUS_EN0_PZ1\"),\n\tPINCTRL_PIN(TEGRA_PIN_USB_VBUS_EN1_PZ2, \"USB_VBUS_EN1_PZ2\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPI1_SCK_PZ3, \"SPI1_SCK_PZ3\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPI1_MISO_PZ4, \"SPI1_MISO_PZ4\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPI1_MOSI_PZ5, \"SPI1_MOSI_PZ5\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPI1_CS0_PZ6, \"SPI1_CS0_PZ6\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPI1_CS1_PZ7, \"SPI1_CS1_PZ7\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPI5_SCK_PAC0, \"SPI5_SCK_PAC0\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPI5_MISO_PAC1, \"SPI5_MISO_PAC1\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPI5_MOSI_PAC2, \"SPI5_MOSI_PAC2\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPI5_CS0_PAC3, \"SPI5_CS0_PAC3\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO57_PAC4, \"SOC_GPIO57_PAC4\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO58_PAC5, \"SOC_GPIO58_PAC5\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO59_PAC6, \"SOC_GPIO59_PAC6\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO60_PAC7, \"SOC_GPIO60_PAC7\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO45_PAD0, \"SOC_GPIO45_PAD0\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO46_PAD1, \"SOC_GPIO46_PAD1\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO47_PAD2, \"SOC_GPIO47_PAD2\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO48_PAD3, \"SOC_GPIO48_PAD3\"),\n\tPINCTRL_PIN(TEGRA_PIN_UFS0_REF_CLK_PAE0, \"UFS0_REF_CLK_PAE0\"),\n\tPINCTRL_PIN(TEGRA_PIN_UFS0_RST_N_PAE1, \"UFS0_RST_N_PAE1\"),\n\tPINCTRL_PIN(TEGRA_PIN_PEX_L5_CLKREQ_N_PAF0, \"PEX_L5_CLKREQ_N_PAF0\"),\n\tPINCTRL_PIN(TEGRA_PIN_PEX_L5_RST_N_PAF1, \"PEX_L5_RST_N_PAF1\"),\n\tPINCTRL_PIN(TEGRA_PIN_PEX_L6_CLKREQ_N_PAF2, \"PEX_L6_CLKREQ_N_PAF2\"),\n\tPINCTRL_PIN(TEGRA_PIN_PEX_L6_RST_N_PAF3, \"PEX_L6_RST_N_PAF3\"),\n\tPINCTRL_PIN(TEGRA_PIN_PEX_L7_CLKREQ_N_PAG0, \"PEX_L7_CLKREQ_N_PAG0\"),\n\tPINCTRL_PIN(TEGRA_PIN_PEX_L7_RST_N_PAG1, \"PEX_L7_RST_N_PAG1\"),\n\tPINCTRL_PIN(TEGRA_PIN_PEX_L8_CLKREQ_N_PAG2, \"PEX_L8_CLKREQ_N_PAG2\"),\n\tPINCTRL_PIN(TEGRA_PIN_PEX_L8_RST_N_PAG3, \"PEX_L8_RST_N_PAG3\"),\n\tPINCTRL_PIN(TEGRA_PIN_PEX_L9_CLKREQ_N_PAG4, \"PEX_L9_CLKREQ_N_PAG4\"),\n\tPINCTRL_PIN(TEGRA_PIN_PEX_L9_RST_N_PAG5, \"PEX_L9_RST_N_PAG5\"),\n\tPINCTRL_PIN(TEGRA_PIN_PEX_L10_CLKREQ_N_PAG6, \"PEX_L10_CLKREQ_N_PAG6\"),\n\tPINCTRL_PIN(TEGRA_PIN_PEX_L10_RST_N_PAG7, \"PEX_L10_RST_N_PAG7\"),\n\tPINCTRL_PIN(TEGRA_PIN_EQOS_COMP, \"EQOS_COMP\"),\n\tPINCTRL_PIN(TEGRA_PIN_QSPI_COMP, \"QSPI_COMP\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC1_COMP, \"SDMMC1_COMP\"),\n};\n\nstatic const unsigned int dap6_sclk_pa0_pins[] = {\n\tTEGRA_PIN_DAP6_SCLK_PA0,\n};\n\nstatic const unsigned int dap6_dout_pa1_pins[] = {\n\tTEGRA_PIN_DAP6_DOUT_PA1,\n};\n\nstatic const unsigned int dap6_din_pa2_pins[] = {\n\tTEGRA_PIN_DAP6_DIN_PA2,\n};\n\nstatic const unsigned int dap6_fs_pa3_pins[] = {\n\tTEGRA_PIN_DAP6_FS_PA3,\n};\n\nstatic const unsigned int dap4_sclk_pa4_pins[] = {\n\tTEGRA_PIN_DAP4_SCLK_PA4,\n};\n\nstatic const unsigned int dap4_dout_pa5_pins[] = {\n\tTEGRA_PIN_DAP4_DOUT_PA5,\n};\n\nstatic const unsigned int dap4_din_pa6_pins[] = {\n\tTEGRA_PIN_DAP4_DIN_PA6,\n};\n\nstatic const unsigned int dap4_fs_pa7_pins[] = {\n\tTEGRA_PIN_DAP4_FS_PA7,\n};\n\nstatic const unsigned int soc_gpio08_pb0_pins[] = {\n\tTEGRA_PIN_SOC_GPIO08_PB0,\n};\n\nstatic const unsigned int qspi0_sck_pc0_pins[] = {\n\tTEGRA_PIN_QSPI0_SCK_PC0,\n};\n\nstatic const unsigned int qspi0_cs_n_pc1_pins[] = {\n\tTEGRA_PIN_QSPI0_CS_N_PC1,\n};\n\nstatic const unsigned int qspi0_io0_pc2_pins[] = {\n\tTEGRA_PIN_QSPI0_IO0_PC2,\n};\n\nstatic const unsigned int qspi0_io1_pc3_pins[] = {\n\tTEGRA_PIN_QSPI0_IO1_PC3,\n};\n\nstatic const unsigned int qspi0_io2_pc4_pins[] = {\n\tTEGRA_PIN_QSPI0_IO2_PC4,\n};\n\nstatic const unsigned int qspi0_io3_pc5_pins[] = {\n\tTEGRA_PIN_QSPI0_IO3_PC5,\n};\n\nstatic const unsigned int qspi1_sck_pc6_pins[] = {\n\tTEGRA_PIN_QSPI1_SCK_PC6,\n};\n\nstatic const unsigned int qspi1_cs_n_pc7_pins[] = {\n\tTEGRA_PIN_QSPI1_CS_N_PC7,\n};\n\nstatic const unsigned int qspi1_io0_pd0_pins[] = {\n\tTEGRA_PIN_QSPI1_IO0_PD0,\n};\n\nstatic const unsigned int qspi1_io1_pd1_pins[] = {\n\tTEGRA_PIN_QSPI1_IO1_PD1,\n};\n\nstatic const unsigned int qspi1_io2_pd2_pins[] = {\n\tTEGRA_PIN_QSPI1_IO2_PD2,\n};\n\nstatic const unsigned int qspi1_io3_pd3_pins[] = {\n\tTEGRA_PIN_QSPI1_IO3_PD3,\n};\n\nstatic const unsigned int eqos_txc_pe0_pins[] = {\n\tTEGRA_PIN_EQOS_TXC_PE0,\n};\n\nstatic const unsigned int eqos_td0_pe1_pins[] = {\n\tTEGRA_PIN_EQOS_TD0_PE1,\n};\n\nstatic const unsigned int eqos_td1_pe2_pins[] = {\n\tTEGRA_PIN_EQOS_TD1_PE2,\n};\n\nstatic const unsigned int eqos_td2_pe3_pins[] = {\n\tTEGRA_PIN_EQOS_TD2_PE3,\n};\n\nstatic const unsigned int eqos_td3_pe4_pins[] = {\n\tTEGRA_PIN_EQOS_TD3_PE4,\n};\n\nstatic const unsigned int eqos_tx_ctl_pe5_pins[] = {\n\tTEGRA_PIN_EQOS_TX_CTL_PE5,\n};\n\nstatic const unsigned int eqos_rd0_pe6_pins[] = {\n\tTEGRA_PIN_EQOS_RD0_PE6,\n};\n\nstatic const unsigned int eqos_rd1_pe7_pins[] = {\n\tTEGRA_PIN_EQOS_RD1_PE7,\n};\n\nstatic const unsigned int eqos_rd2_pf0_pins[] = {\n\tTEGRA_PIN_EQOS_RD2_PF0,\n};\n\nstatic const unsigned int eqos_rd3_pf1_pins[] = {\n\tTEGRA_PIN_EQOS_RD3_PF1,\n};\n\nstatic const unsigned int eqos_rx_ctl_pf2_pins[] = {\n\tTEGRA_PIN_EQOS_RX_CTL_PF2,\n};\n\nstatic const unsigned int eqos_rxc_pf3_pins[] = {\n\tTEGRA_PIN_EQOS_RXC_PF3,\n};\n\nstatic const unsigned int eqos_sma_mdio_pf4_pins[] = {\n\tTEGRA_PIN_EQOS_SMA_MDIO_PF4,\n};\n\nstatic const unsigned int eqos_sma_mdc_pf5_pins[] = {\n\tTEGRA_PIN_EQOS_SMA_MDC_PF5,\n};\n\nstatic const unsigned int soc_gpio13_pg0_pins[] = {\n\tTEGRA_PIN_SOC_GPIO13_PG0,\n};\n\nstatic const unsigned int soc_gpio14_pg1_pins[] = {\n\tTEGRA_PIN_SOC_GPIO14_PG1,\n};\n\nstatic const unsigned int soc_gpio15_pg2_pins[] = {\n\tTEGRA_PIN_SOC_GPIO15_PG2,\n};\n\nstatic const unsigned int soc_gpio16_pg3_pins[] = {\n\tTEGRA_PIN_SOC_GPIO16_PG3,\n};\n\nstatic const unsigned int soc_gpio17_pg4_pins[] = {\n\tTEGRA_PIN_SOC_GPIO17_PG4,\n};\n\nstatic const unsigned int soc_gpio18_pg5_pins[] = {\n\tTEGRA_PIN_SOC_GPIO18_PG5,\n};\n\nstatic const unsigned int soc_gpio19_pg6_pins[] = {\n\tTEGRA_PIN_SOC_GPIO19_PG6,\n};\n\nstatic const unsigned int soc_gpio20_pg7_pins[] = {\n\tTEGRA_PIN_SOC_GPIO20_PG7,\n};\n\nstatic const unsigned int soc_gpio21_ph0_pins[] = {\n\tTEGRA_PIN_SOC_GPIO21_PH0,\n};\n\nstatic const unsigned int soc_gpio22_ph1_pins[] = {\n\tTEGRA_PIN_SOC_GPIO22_PH1,\n};\n\nstatic const unsigned int soc_gpio06_ph2_pins[] = {\n\tTEGRA_PIN_SOC_GPIO06_PH2,\n};\n\nstatic const unsigned int uart4_tx_ph3_pins[] = {\n\tTEGRA_PIN_UART4_TX_PH3,\n};\n\nstatic const unsigned int uart4_rx_ph4_pins[] = {\n\tTEGRA_PIN_UART4_RX_PH4,\n};\n\nstatic const unsigned int uart4_rts_ph5_pins[] = {\n\tTEGRA_PIN_UART4_RTS_PH5,\n};\n\nstatic const unsigned int uart4_cts_ph6_pins[] = {\n\tTEGRA_PIN_UART4_CTS_PH6,\n};\n\nstatic const unsigned int soc_gpio41_ph7_pins[] = {\n\tTEGRA_PIN_SOC_GPIO41_PH7,\n};\n\nstatic const unsigned int soc_gpio42_pi0_pins[] = {\n\tTEGRA_PIN_SOC_GPIO42_PI0,\n};\n\nstatic const unsigned int soc_gpio43_pi1_pins[] = {\n\tTEGRA_PIN_SOC_GPIO43_PI1,\n};\n\nstatic const unsigned int soc_gpio44_pi2_pins[] = {\n\tTEGRA_PIN_SOC_GPIO44_PI2,\n};\n\nstatic const unsigned int gen1_i2c_scl_pi3_pins[] = {\n\tTEGRA_PIN_GEN1_I2C_SCL_PI3,\n};\n\nstatic const unsigned int gen1_i2c_sda_pi4_pins[] = {\n\tTEGRA_PIN_GEN1_I2C_SDA_PI4,\n};\n\nstatic const unsigned int cpu_pwr_req_pi5_pins[] = {\n\tTEGRA_PIN_CPU_PWR_REQ_PI5,\n};\n\nstatic const unsigned int soc_gpio07_pi6_pins[] = {\n\tTEGRA_PIN_SOC_GPIO07_PI6,\n};\n\nstatic const unsigned int sdmmc1_clk_pj0_pins[] = {\n\tTEGRA_PIN_SDMMC1_CLK_PJ0,\n};\n\nstatic const unsigned int sdmmc1_cmd_pj1_pins[] = {\n\tTEGRA_PIN_SDMMC1_CMD_PJ1,\n};\n\nstatic const unsigned int sdmmc1_dat0_pj2_pins[] = {\n\tTEGRA_PIN_SDMMC1_DAT0_PJ2,\n};\n\nstatic const unsigned int sdmmc1_dat1_pj3_pins[] = {\n\tTEGRA_PIN_SDMMC1_DAT1_PJ3,\n};\n\nstatic const unsigned int sdmmc1_dat2_pj4_pins[] = {\n\tTEGRA_PIN_SDMMC1_DAT2_PJ4,\n};\n\nstatic const unsigned int sdmmc1_dat3_pj5_pins[] = {\n\tTEGRA_PIN_SDMMC1_DAT3_PJ5,\n};\n\nstatic const unsigned int pex_l0_clkreq_n_pk0_pins[] = {\n\tTEGRA_PIN_PEX_L0_CLKREQ_N_PK0,\n};\n\nstatic const unsigned int pex_l0_rst_n_pk1_pins[] = {\n\tTEGRA_PIN_PEX_L0_RST_N_PK1,\n};\n\nstatic const unsigned int pex_l1_clkreq_n_pk2_pins[] = {\n\tTEGRA_PIN_PEX_L1_CLKREQ_N_PK2,\n};\n\nstatic const unsigned int pex_l1_rst_n_pk3_pins[] = {\n\tTEGRA_PIN_PEX_L1_RST_N_PK3,\n};\n\nstatic const unsigned int pex_l2_clkreq_n_pk4_pins[] = {\n\tTEGRA_PIN_PEX_L2_CLKREQ_N_PK4,\n};\n\nstatic const unsigned int pex_l2_rst_n_pk5_pins[] = {\n\tTEGRA_PIN_PEX_L2_RST_N_PK5,\n};\n\nstatic const unsigned int pex_l3_clkreq_n_pk6_pins[] = {\n\tTEGRA_PIN_PEX_L3_CLKREQ_N_PK6,\n};\n\nstatic const unsigned int pex_l3_rst_n_pk7_pins[] = {\n\tTEGRA_PIN_PEX_L3_RST_N_PK7,\n};\n\nstatic const unsigned int pex_l4_clkreq_n_pl0_pins[] = {\n\tTEGRA_PIN_PEX_L4_CLKREQ_N_PL0,\n};\n\nstatic const unsigned int pex_l4_rst_n_pl1_pins[] = {\n\tTEGRA_PIN_PEX_L4_RST_N_PL1,\n};\n\nstatic const unsigned int pex_wake_n_pl2_pins[] = {\n\tTEGRA_PIN_PEX_WAKE_N_PL2,\n};\n\nstatic const unsigned int soc_gpio34_pl3_pins[] = {\n\tTEGRA_PIN_SOC_GPIO34_PL3,\n};\n\nstatic const unsigned int dp_aux_ch0_hpd_pm0_pins[] = {\n\tTEGRA_PIN_DP_AUX_CH0_HPD_PM0,\n};\n\nstatic const unsigned int dp_aux_ch1_hpd_pm1_pins[] = {\n\tTEGRA_PIN_DP_AUX_CH1_HPD_PM1,\n};\n\nstatic const unsigned int dp_aux_ch2_hpd_pm2_pins[] = {\n\tTEGRA_PIN_DP_AUX_CH2_HPD_PM2,\n};\n\nstatic const unsigned int dp_aux_ch3_hpd_pm3_pins[] = {\n\tTEGRA_PIN_DP_AUX_CH3_HPD_PM3,\n};\n\nstatic const unsigned int soc_gpio55_pm4_pins[] = {\n\tTEGRA_PIN_SOC_GPIO55_PM4,\n};\n\nstatic const unsigned int soc_gpio36_pm5_pins[] = {\n\tTEGRA_PIN_SOC_GPIO36_PM5,\n};\n\nstatic const unsigned int soc_gpio53_pm6_pins[] = {\n\tTEGRA_PIN_SOC_GPIO53_PM6,\n};\n\nstatic const unsigned int soc_gpio38_pm7_pins[] = {\n\tTEGRA_PIN_SOC_GPIO38_PM7,\n};\n\nstatic const unsigned int dp_aux_ch3_n_pn0_pins[] = {\n\tTEGRA_PIN_DP_AUX_CH3_N_PN0,\n};\n\nstatic const unsigned int soc_gpio39_pn1_pins[] = {\n\tTEGRA_PIN_SOC_GPIO39_PN1,\n};\n\nstatic const unsigned int soc_gpio40_pn2_pins[] = {\n\tTEGRA_PIN_SOC_GPIO40_PN2,\n};\n\nstatic const unsigned int dp_aux_ch1_p_pn3_pins[] = {\n\tTEGRA_PIN_DP_AUX_CH1_P_PN3,\n};\n\nstatic const unsigned int dp_aux_ch1_n_pn4_pins[] = {\n\tTEGRA_PIN_DP_AUX_CH1_N_PN4,\n};\n\nstatic const unsigned int dp_aux_ch2_p_pn5_pins[] = {\n\tTEGRA_PIN_DP_AUX_CH2_P_PN5,\n};\n\nstatic const unsigned int dp_aux_ch2_n_pn6_pins[] = {\n\tTEGRA_PIN_DP_AUX_CH2_N_PN6,\n};\n\nstatic const unsigned int dp_aux_ch3_p_pn7_pins[] = {\n\tTEGRA_PIN_DP_AUX_CH3_P_PN7,\n};\n\nstatic const unsigned int extperiph1_clk_pp0_pins[] = {\n\tTEGRA_PIN_EXTPERIPH1_CLK_PP0,\n};\n\nstatic const unsigned int extperiph2_clk_pp1_pins[] = {\n\tTEGRA_PIN_EXTPERIPH2_CLK_PP1,\n};\n\nstatic const unsigned int cam_i2c_scl_pp2_pins[] = {\n\tTEGRA_PIN_CAM_I2C_SCL_PP2,\n};\n\nstatic const unsigned int cam_i2c_sda_pp3_pins[] = {\n\tTEGRA_PIN_CAM_I2C_SDA_PP3,\n};\n\nstatic const unsigned int soc_gpio23_pp4_pins[] = {\n\tTEGRA_PIN_SOC_GPIO23_PP4,\n};\n\nstatic const unsigned int soc_gpio24_pp5_pins[] = {\n\tTEGRA_PIN_SOC_GPIO24_PP5,\n};\n\nstatic const unsigned int soc_gpio25_pp6_pins[] = {\n\tTEGRA_PIN_SOC_GPIO25_PP6,\n};\n\nstatic const unsigned int pwr_i2c_scl_pp7_pins[] = {\n\tTEGRA_PIN_PWR_I2C_SCL_PP7,\n};\n\nstatic const unsigned int pwr_i2c_sda_pq0_pins[] = {\n\tTEGRA_PIN_PWR_I2C_SDA_PQ0,\n};\n\nstatic const unsigned int soc_gpio28_pq1_pins[] = {\n\tTEGRA_PIN_SOC_GPIO28_PQ1,\n};\n\nstatic const unsigned int soc_gpio29_pq2_pins[] = {\n\tTEGRA_PIN_SOC_GPIO29_PQ2,\n};\n\nstatic const unsigned int soc_gpio30_pq3_pins[] = {\n\tTEGRA_PIN_SOC_GPIO30_PQ3,\n};\n\nstatic const unsigned int soc_gpio31_pq4_pins[] = {\n\tTEGRA_PIN_SOC_GPIO31_PQ4,\n};\n\nstatic const unsigned int soc_gpio32_pq5_pins[] = {\n\tTEGRA_PIN_SOC_GPIO32_PQ5,\n};\n\nstatic const unsigned int soc_gpio33_pq6_pins[] = {\n\tTEGRA_PIN_SOC_GPIO33_PQ6,\n};\n\nstatic const unsigned int soc_gpio35_pq7_pins[] = {\n\tTEGRA_PIN_SOC_GPIO35_PQ7,\n};\n\nstatic const unsigned int soc_gpio37_pr0_pins[] = {\n\tTEGRA_PIN_SOC_GPIO37_PR0,\n};\n\nstatic const unsigned int soc_gpio56_pr1_pins[] = {\n\tTEGRA_PIN_SOC_GPIO56_PR1,\n};\n\nstatic const unsigned int uart1_tx_pr2_pins[] = {\n\tTEGRA_PIN_UART1_TX_PR2,\n};\n\nstatic const unsigned int uart1_rx_pr3_pins[] = {\n\tTEGRA_PIN_UART1_RX_PR3,\n};\n\nstatic const unsigned int uart1_rts_pr4_pins[] = {\n\tTEGRA_PIN_UART1_RTS_PR4,\n};\n\nstatic const unsigned int uart1_cts_pr5_pins[] = {\n\tTEGRA_PIN_UART1_CTS_PR5,\n};\n\nstatic const unsigned int gpu_pwr_req_px0_pins[] = {\n\tTEGRA_PIN_GPU_PWR_REQ_PX0,\n};\n\nstatic const unsigned int cv_pwr_req_px1_pins[] = {\n\tTEGRA_PIN_CV_PWR_REQ_PX1,\n};\n\nstatic const unsigned int gp_pwm2_px2_pins[] = {\n\tTEGRA_PIN_GP_PWM2_PX2,\n};\n\nstatic const unsigned int gp_pwm3_px3_pins[] = {\n\tTEGRA_PIN_GP_PWM3_PX3,\n};\n\nstatic const unsigned int uart2_tx_px4_pins[] = {\n\tTEGRA_PIN_UART2_TX_PX4,\n};\n\nstatic const unsigned int uart2_rx_px5_pins[] = {\n\tTEGRA_PIN_UART2_RX_PX5,\n};\n\nstatic const unsigned int uart2_rts_px6_pins[] = {\n\tTEGRA_PIN_UART2_RTS_PX6,\n};\n\nstatic const unsigned int uart2_cts_px7_pins[] = {\n\tTEGRA_PIN_UART2_CTS_PX7,\n};\n\nstatic const unsigned int spi3_sck_py0_pins[] = {\n\tTEGRA_PIN_SPI3_SCK_PY0,\n};\n\nstatic const unsigned int spi3_miso_py1_pins[] = {\n\tTEGRA_PIN_SPI3_MISO_PY1,\n};\n\nstatic const unsigned int spi3_mosi_py2_pins[] = {\n\tTEGRA_PIN_SPI3_MOSI_PY2,\n};\n\nstatic const unsigned int spi3_cs0_py3_pins[] = {\n\tTEGRA_PIN_SPI3_CS0_PY3,\n};\n\nstatic const unsigned int spi3_cs1_py4_pins[] = {\n\tTEGRA_PIN_SPI3_CS1_PY4,\n};\n\nstatic const unsigned int uart5_tx_py5_pins[] = {\n\tTEGRA_PIN_UART5_TX_PY5,\n};\n\nstatic const unsigned int uart5_rx_py6_pins[] = {\n\tTEGRA_PIN_UART5_RX_PY6,\n};\n\nstatic const unsigned int uart5_rts_py7_pins[] = {\n\tTEGRA_PIN_UART5_RTS_PY7,\n};\n\nstatic const unsigned int uart5_cts_pz0_pins[] = {\n\tTEGRA_PIN_UART5_CTS_PZ0,\n};\n\nstatic const unsigned int usb_vbus_en0_pz1_pins[] = {\n\tTEGRA_PIN_USB_VBUS_EN0_PZ1,\n};\n\nstatic const unsigned int usb_vbus_en1_pz2_pins[] = {\n\tTEGRA_PIN_USB_VBUS_EN1_PZ2,\n};\n\nstatic const unsigned int spi1_sck_pz3_pins[] = {\n\tTEGRA_PIN_SPI1_SCK_PZ3,\n};\n\nstatic const unsigned int spi1_miso_pz4_pins[] = {\n\tTEGRA_PIN_SPI1_MISO_PZ4,\n};\n\nstatic const unsigned int spi1_mosi_pz5_pins[] = {\n\tTEGRA_PIN_SPI1_MOSI_PZ5,\n};\n\nstatic const unsigned int spi1_cs0_pz6_pins[] = {\n\tTEGRA_PIN_SPI1_CS0_PZ6,\n};\n\nstatic const unsigned int spi1_cs1_pz7_pins[] = {\n\tTEGRA_PIN_SPI1_CS1_PZ7,\n};\n\nstatic const unsigned int can0_dout_paa0_pins[] = {\n\tTEGRA_PIN_CAN0_DOUT_PAA0,\n};\n\nstatic const unsigned int can0_din_paa1_pins[] = {\n\tTEGRA_PIN_CAN0_DIN_PAA1,\n};\n\nstatic const unsigned int can1_dout_paa2_pins[] = {\n\tTEGRA_PIN_CAN1_DOUT_PAA2,\n};\n\nstatic const unsigned int can1_din_paa3_pins[] = {\n\tTEGRA_PIN_CAN1_DIN_PAA3,\n};\n\nstatic const unsigned int can0_stb_paa4_pins[] = {\n\tTEGRA_PIN_CAN0_STB_PAA4,\n};\n\nstatic const unsigned int can0_en_paa5_pins[] = {\n\tTEGRA_PIN_CAN0_EN_PAA5,\n};\n\nstatic const unsigned int soc_gpio49_paa6_pins[] = {\n\tTEGRA_PIN_SOC_GPIO49_PAA6,\n};\n\nstatic const unsigned int can0_err_paa7_pins[] = {\n\tTEGRA_PIN_CAN0_ERR_PAA7,\n};\n\nstatic const unsigned int spi5_sck_pac0_pins[] = {\n\tTEGRA_PIN_SPI5_SCK_PAC0,\n};\n\nstatic const unsigned int spi5_miso_pac1_pins[] = {\n\tTEGRA_PIN_SPI5_MISO_PAC1,\n};\n\nstatic const unsigned int spi5_mosi_pac2_pins[] = {\n\tTEGRA_PIN_SPI5_MOSI_PAC2,\n};\n\nstatic const unsigned int spi5_cs0_pac3_pins[] = {\n\tTEGRA_PIN_SPI5_CS0_PAC3,\n};\n\nstatic const unsigned int soc_gpio57_pac4_pins[] = {\n\tTEGRA_PIN_SOC_GPIO57_PAC4,\n};\n\nstatic const unsigned int soc_gpio58_pac5_pins[] = {\n\tTEGRA_PIN_SOC_GPIO58_PAC5,\n};\n\nstatic const unsigned int soc_gpio59_pac6_pins[] = {\n\tTEGRA_PIN_SOC_GPIO59_PAC6,\n};\n\nstatic const unsigned int soc_gpio60_pac7_pins[] = {\n\tTEGRA_PIN_SOC_GPIO60_PAC7,\n};\n\nstatic const unsigned int soc_gpio45_pad0_pins[] = {\n\tTEGRA_PIN_SOC_GPIO45_PAD0,\n};\n\nstatic const unsigned int soc_gpio46_pad1_pins[] = {\n\tTEGRA_PIN_SOC_GPIO46_PAD1,\n};\n\nstatic const unsigned int soc_gpio47_pad2_pins[] = {\n\tTEGRA_PIN_SOC_GPIO47_PAD2,\n};\n\nstatic const unsigned int soc_gpio48_pad3_pins[] = {\n\tTEGRA_PIN_SOC_GPIO48_PAD3,\n};\n\nstatic const unsigned int ufs0_ref_clk_pae0_pins[] = {\n\tTEGRA_PIN_UFS0_REF_CLK_PAE0,\n};\n\nstatic const unsigned int ufs0_rst_n_pae1_pins[] = {\n\tTEGRA_PIN_UFS0_RST_N_PAE1,\n};\n\nstatic const unsigned int pex_l5_clkreq_n_paf0_pins[] = {\n\tTEGRA_PIN_PEX_L5_CLKREQ_N_PAF0,\n};\n\nstatic const unsigned int pex_l5_rst_n_paf1_pins[] = {\n\tTEGRA_PIN_PEX_L5_RST_N_PAF1,\n};\n\nstatic const unsigned int pex_l6_clkreq_n_paf2_pins[] = {\n\tTEGRA_PIN_PEX_L6_CLKREQ_N_PAF2,\n};\n\nstatic const unsigned int pex_l6_rst_n_paf3_pins[] = {\n\tTEGRA_PIN_PEX_L6_RST_N_PAF3,\n};\n\nstatic const unsigned int pex_l7_clkreq_n_pag0_pins[] = {\n\tTEGRA_PIN_PEX_L7_CLKREQ_N_PAG0,\n};\n\nstatic const unsigned int pex_l7_rst_n_pag1_pins[] = {\n\tTEGRA_PIN_PEX_L7_RST_N_PAG1,\n};\n\nstatic const unsigned int pex_l8_clkreq_n_pag2_pins[] = {\n\tTEGRA_PIN_PEX_L8_CLKREQ_N_PAG2,\n};\n\nstatic const unsigned int pex_l8_rst_n_pag3_pins[] = {\n\tTEGRA_PIN_PEX_L8_RST_N_PAG3,\n};\n\nstatic const unsigned int pex_l9_clkreq_n_pag4_pins[] = {\n\tTEGRA_PIN_PEX_L9_CLKREQ_N_PAG4,\n};\n\nstatic const unsigned int pex_l9_rst_n_pag5_pins[] = {\n\tTEGRA_PIN_PEX_L9_RST_N_PAG5,\n};\n\nstatic const unsigned int pex_l10_clkreq_n_pag6_pins[] = {\n\tTEGRA_PIN_PEX_L10_CLKREQ_N_PAG6,\n};\n\nstatic const unsigned int pex_l10_rst_n_pag7_pins[] = {\n\tTEGRA_PIN_PEX_L10_RST_N_PAG7,\n};\n\nstatic const unsigned int can1_stb_pbb0_pins[] = {\n\tTEGRA_PIN_CAN1_STB_PBB0,\n};\n\nstatic const unsigned int can1_en_pbb1_pins[] = {\n\tTEGRA_PIN_CAN1_EN_PBB1,\n};\n\nstatic const unsigned int soc_gpio50_pbb2_pins[] = {\n\tTEGRA_PIN_SOC_GPIO50_PBB2,\n};\n\nstatic const unsigned int can1_err_pbb3_pins[] = {\n\tTEGRA_PIN_CAN1_ERR_PBB3,\n};\n\nstatic const unsigned int spi2_sck_pcc0_pins[] = {\n\tTEGRA_PIN_SPI2_SCK_PCC0,\n};\n\nstatic const unsigned int spi2_miso_pcc1_pins[] = {\n\tTEGRA_PIN_SPI2_MISO_PCC1,\n};\n\nstatic const unsigned int spi2_mosi_pcc2_pins[] = {\n\tTEGRA_PIN_SPI2_MOSI_PCC2,\n};\n\nstatic const unsigned int spi2_cs0_pcc3_pins[] = {\n\tTEGRA_PIN_SPI2_CS0_PCC3,\n};\n\nstatic const unsigned int touch_clk_pcc4_pins[] = {\n\tTEGRA_PIN_TOUCH_CLK_PCC4,\n};\n\nstatic const unsigned int uart3_tx_pcc5_pins[] = {\n\tTEGRA_PIN_UART3_TX_PCC5,\n};\n\nstatic const unsigned int uart3_rx_pcc6_pins[] = {\n\tTEGRA_PIN_UART3_RX_PCC6,\n};\n\nstatic const unsigned int gen2_i2c_scl_pcc7_pins[] = {\n\tTEGRA_PIN_GEN2_I2C_SCL_PCC7,\n};\n\nstatic const unsigned int gen2_i2c_sda_pdd0_pins[] = {\n\tTEGRA_PIN_GEN2_I2C_SDA_PDD0,\n};\n\nstatic const unsigned int gen8_i2c_scl_pdd1_pins[] = {\n\tTEGRA_PIN_GEN8_I2C_SCL_PDD1,\n};\n\nstatic const unsigned int gen8_i2c_sda_pdd2_pins[] = {\n\tTEGRA_PIN_GEN8_I2C_SDA_PDD2,\n};\n\nstatic const unsigned int sce_error_pee0_pins[] = {\n\tTEGRA_PIN_SCE_ERROR_PEE0,\n};\n\nstatic const unsigned int vcomp_alert_pee1_pins[] = {\n\tTEGRA_PIN_VCOMP_ALERT_PEE1,\n};\n\nstatic const unsigned int ao_retention_n_pee2_pins[] = {\n\tTEGRA_PIN_AO_RETENTION_N_PEE2,\n};\n\nstatic const unsigned int batt_oc_pee3_pins[] = {\n\tTEGRA_PIN_BATT_OC_PEE3,\n};\n\nstatic const unsigned int power_on_pee4_pins[] = {\n\tTEGRA_PIN_POWER_ON_PEE4,\n};\n\nstatic const unsigned int soc_gpio26_pee5_pins[] = {\n\tTEGRA_PIN_SOC_GPIO26_PEE5,\n};\n\nstatic const unsigned int soc_gpio27_pee6_pins[] = {\n\tTEGRA_PIN_SOC_GPIO27_PEE6,\n};\n\nstatic const unsigned int bootv_ctl_n_pee7_pins[] = {\n\tTEGRA_PIN_BOOTV_CTL_N_PEE7,\n};\n\nstatic const unsigned int hdmi_cec_pgg0_pins[] = {\n\tTEGRA_PIN_HDMI_CEC_PGG0,\n};\n\nstatic const unsigned int eqos_comp_pins[] = {\n\tTEGRA_PIN_EQOS_COMP,\n};\n\nstatic const unsigned int qspi_comp_pins[] = {\n\tTEGRA_PIN_QSPI_COMP,\n};\n\nstatic const unsigned int sdmmc1_comp_pins[] = {\n\tTEGRA_PIN_SDMMC1_COMP,\n};\n\n \nenum tegra_mux_dt {\n\tTEGRA_MUX_GP,\n\tTEGRA_MUX_UARTC,\n\tTEGRA_MUX_I2C8,\n\tTEGRA_MUX_SPI2,\n\tTEGRA_MUX_I2C2,\n\tTEGRA_MUX_CAN1,\n\tTEGRA_MUX_CAN0,\n\tTEGRA_MUX_RSVD0,\n\tTEGRA_MUX_ETH0,\n\tTEGRA_MUX_ETH2,\n\tTEGRA_MUX_ETH1,\n\tTEGRA_MUX_DP,\n\tTEGRA_MUX_ETH3,\n\tTEGRA_MUX_I2C4,\n\tTEGRA_MUX_I2C7,\n\tTEGRA_MUX_I2C9,\n\tTEGRA_MUX_EQOS,\n\tTEGRA_MUX_PE2,\n\tTEGRA_MUX_PE1,\n\tTEGRA_MUX_PE0,\n\tTEGRA_MUX_PE3,\n\tTEGRA_MUX_PE4,\n\tTEGRA_MUX_PE5,\n\tTEGRA_MUX_PE6,\n\tTEGRA_MUX_PE10,\n\tTEGRA_MUX_PE7,\n\tTEGRA_MUX_PE8,\n\tTEGRA_MUX_PE9,\n\tTEGRA_MUX_QSPI0,\n\tTEGRA_MUX_QSPI1,\n\tTEGRA_MUX_QSPI,\n\tTEGRA_MUX_SDMMC1,\n\tTEGRA_MUX_SCE,\n\tTEGRA_MUX_SOC,\n\tTEGRA_MUX_GPIO,\n\tTEGRA_MUX_HDMI,\n\tTEGRA_MUX_UFS0,\n\tTEGRA_MUX_SPI3,\n\tTEGRA_MUX_SPI1,\n\tTEGRA_MUX_UARTB,\n\tTEGRA_MUX_UARTE,\n\tTEGRA_MUX_USB,\n\tTEGRA_MUX_EXTPERIPH2,\n\tTEGRA_MUX_EXTPERIPH1,\n\tTEGRA_MUX_I2C3,\n\tTEGRA_MUX_VI0,\n\tTEGRA_MUX_I2C5,\n\tTEGRA_MUX_UARTA,\n\tTEGRA_MUX_UARTD,\n\tTEGRA_MUX_I2C1,\n\tTEGRA_MUX_I2S4,\n\tTEGRA_MUX_I2S6,\n\tTEGRA_MUX_AUD,\n\tTEGRA_MUX_SPI5,\n\tTEGRA_MUX_TOUCH,\n\tTEGRA_MUX_UARTJ,\n\tTEGRA_MUX_RSVD1,\n\tTEGRA_MUX_WDT,\n\tTEGRA_MUX_TSC,\n\tTEGRA_MUX_DMIC3,\n\tTEGRA_MUX_LED,\n\tTEGRA_MUX_VI0_ALT,\n\tTEGRA_MUX_I2S5,\n\tTEGRA_MUX_NV,\n\tTEGRA_MUX_EXTPERIPH3,\n\tTEGRA_MUX_EXTPERIPH4,\n\tTEGRA_MUX_SPI4,\n\tTEGRA_MUX_CCLA,\n\tTEGRA_MUX_I2S2,\n\tTEGRA_MUX_I2S1,\n\tTEGRA_MUX_I2S8,\n\tTEGRA_MUX_I2S3,\n\tTEGRA_MUX_RSVD2,\n\tTEGRA_MUX_DMIC5,\n\tTEGRA_MUX_DCA,\n\tTEGRA_MUX_DISPLAYB,\n\tTEGRA_MUX_DISPLAYA,\n\tTEGRA_MUX_VI1,\n\tTEGRA_MUX_DCB,\n\tTEGRA_MUX_DMIC1,\n\tTEGRA_MUX_DMIC4,\n\tTEGRA_MUX_I2S7,\n\tTEGRA_MUX_DMIC2,\n\tTEGRA_MUX_DSPK0,\n\tTEGRA_MUX_RSVD3,\n\tTEGRA_MUX_TSC_ALT,\n\tTEGRA_MUX_ISTCTRL,\n\tTEGRA_MUX_VI1_ALT,\n\tTEGRA_MUX_DSPK1,\n\tTEGRA_MUX_IGPU,\n};\n\n \n#define TEGRA_PIN_FUNCTION(lid) #lid\n\nstatic const char * const tegra234_functions[] = {\n\tTEGRA_PIN_FUNCTION(gp),\n\tTEGRA_PIN_FUNCTION(uartc),\n\tTEGRA_PIN_FUNCTION(i2c8),\n\tTEGRA_PIN_FUNCTION(spi2),\n\tTEGRA_PIN_FUNCTION(i2c2),\n\tTEGRA_PIN_FUNCTION(can1),\n\tTEGRA_PIN_FUNCTION(can0),\n\tTEGRA_PIN_FUNCTION(rsvd0),\n\tTEGRA_PIN_FUNCTION(eth0),\n\tTEGRA_PIN_FUNCTION(eth2),\n\tTEGRA_PIN_FUNCTION(eth1),\n\tTEGRA_PIN_FUNCTION(dp),\n\tTEGRA_PIN_FUNCTION(eth3),\n\tTEGRA_PIN_FUNCTION(i2c4),\n\tTEGRA_PIN_FUNCTION(i2c7),\n\tTEGRA_PIN_FUNCTION(i2c9),\n\tTEGRA_PIN_FUNCTION(eqos),\n\tTEGRA_PIN_FUNCTION(pe2),\n\tTEGRA_PIN_FUNCTION(pe1),\n\tTEGRA_PIN_FUNCTION(pe0),\n\tTEGRA_PIN_FUNCTION(pe3),\n\tTEGRA_PIN_FUNCTION(pe4),\n\tTEGRA_PIN_FUNCTION(pe5),\n\tTEGRA_PIN_FUNCTION(pe6),\n\tTEGRA_PIN_FUNCTION(pe10),\n\tTEGRA_PIN_FUNCTION(pe7),\n\tTEGRA_PIN_FUNCTION(pe8),\n\tTEGRA_PIN_FUNCTION(pe9),\n\tTEGRA_PIN_FUNCTION(qspi0),\n\tTEGRA_PIN_FUNCTION(qspi1),\n\tTEGRA_PIN_FUNCTION(qspi),\n\tTEGRA_PIN_FUNCTION(sdmmc1),\n\tTEGRA_PIN_FUNCTION(sce),\n\tTEGRA_PIN_FUNCTION(soc),\n\tTEGRA_PIN_FUNCTION(gpio),\n\tTEGRA_PIN_FUNCTION(hdmi),\n\tTEGRA_PIN_FUNCTION(ufs0),\n\tTEGRA_PIN_FUNCTION(spi3),\n\tTEGRA_PIN_FUNCTION(spi1),\n\tTEGRA_PIN_FUNCTION(uartb),\n\tTEGRA_PIN_FUNCTION(uarte),\n\tTEGRA_PIN_FUNCTION(usb),\n\tTEGRA_PIN_FUNCTION(extperiph2),\n\tTEGRA_PIN_FUNCTION(extperiph1),\n\tTEGRA_PIN_FUNCTION(i2c3),\n\tTEGRA_PIN_FUNCTION(vi0),\n\tTEGRA_PIN_FUNCTION(i2c5),\n\tTEGRA_PIN_FUNCTION(uarta),\n\tTEGRA_PIN_FUNCTION(uartd),\n\tTEGRA_PIN_FUNCTION(i2c1),\n\tTEGRA_PIN_FUNCTION(i2s4),\n\tTEGRA_PIN_FUNCTION(i2s6),\n\tTEGRA_PIN_FUNCTION(aud),\n\tTEGRA_PIN_FUNCTION(spi5),\n\tTEGRA_PIN_FUNCTION(touch),\n\tTEGRA_PIN_FUNCTION(uartj),\n\tTEGRA_PIN_FUNCTION(rsvd1),\n\tTEGRA_PIN_FUNCTION(wdt),\n\tTEGRA_PIN_FUNCTION(tsc),\n\tTEGRA_PIN_FUNCTION(dmic3),\n\tTEGRA_PIN_FUNCTION(led),\n\tTEGRA_PIN_FUNCTION(vi0_alt),\n\tTEGRA_PIN_FUNCTION(i2s5),\n\tTEGRA_PIN_FUNCTION(nv),\n\tTEGRA_PIN_FUNCTION(extperiph3),\n\tTEGRA_PIN_FUNCTION(extperiph4),\n\tTEGRA_PIN_FUNCTION(spi4),\n\tTEGRA_PIN_FUNCTION(ccla),\n\tTEGRA_PIN_FUNCTION(i2s2),\n\tTEGRA_PIN_FUNCTION(i2s1),\n\tTEGRA_PIN_FUNCTION(i2s8),\n\tTEGRA_PIN_FUNCTION(i2s3),\n\tTEGRA_PIN_FUNCTION(rsvd2),\n\tTEGRA_PIN_FUNCTION(dmic5),\n\tTEGRA_PIN_FUNCTION(dca),\n\tTEGRA_PIN_FUNCTION(displayb),\n\tTEGRA_PIN_FUNCTION(displaya),\n\tTEGRA_PIN_FUNCTION(vi1),\n\tTEGRA_PIN_FUNCTION(dcb),\n\tTEGRA_PIN_FUNCTION(dmic1),\n\tTEGRA_PIN_FUNCTION(dmic4),\n\tTEGRA_PIN_FUNCTION(i2s7),\n\tTEGRA_PIN_FUNCTION(dmic2),\n\tTEGRA_PIN_FUNCTION(dspk0),\n\tTEGRA_PIN_FUNCTION(rsvd3),\n\tTEGRA_PIN_FUNCTION(tsc_alt),\n\tTEGRA_PIN_FUNCTION(istctrl),\n\tTEGRA_PIN_FUNCTION(vi1_alt),\n\tTEGRA_PIN_FUNCTION(dspk1),\n\tTEGRA_PIN_FUNCTION(igpu),\n};\n\n#define PINGROUP_REG_Y(r) ((r))\n#define PINGROUP_REG_N(r) -1\n\n#define DRV_PINGROUP_Y(r) ((r))\n#define DRV_PINGROUP_N(r) -1\n\n#define DRV_PINGROUP_ENTRY_N(pg_name)\t\t\t\t\\\n\t\t.drv_reg = -1,\t\t\t\t\t\\\n\t\t.drv_bank = -1,\t\t\t\t\t\\\n\t\t.drvdn_bit = -1,\t\t\t\t\\\n\t\t.drvup_bit = -1,\t\t\t\t\\\n\t\t.slwr_bit = -1,\t\t\t\t\t\\\n\t\t.slwf_bit = -1\n\n#define DRV_PINGROUP_ENTRY_Y(r, drvdn_b, drvdn_w, drvup_b,\t\\\n\t\t\t     drvup_w, slwr_b, slwr_w, slwf_b,\t\\\n\t\t\t     slwf_w, bank)\t\t\t\\\n\t\t.drv_reg = DRV_PINGROUP_Y(r),\t\t\t\\\n\t\t.drv_bank = bank,\t\t\t\t\\\n\t\t.drvdn_bit = drvdn_b,\t\t\t\t\\\n\t\t.drvdn_width = drvdn_w,\t\t\t\t\\\n\t\t.drvup_bit = drvup_b,\t\t\t\t\\\n\t\t.drvup_width = drvup_w,\t\t\t\t\\\n\t\t.slwr_bit = slwr_b,\t\t\t\t\\\n\t\t.slwr_width = slwr_w,\t\t\t\t\\\n\t\t.slwf_bit = slwf_b,\t\t\t\t\\\n\t\t.slwf_width = slwf_w\n\n#define PIN_PINGROUP_ENTRY_N(pg_name)\t\t\t\t\\\n\t\t.mux_reg = -1,\t\t\t\t\t\\\n\t\t.pupd_reg = -1,\t\t\t\t\t\\\n\t\t.tri_reg = -1,\t\t\t\t\t\\\n\t\t.einput_bit = -1,\t\t\t\t\\\n\t\t.e_io_hv_bit = -1,\t\t\t\t\\\n\t\t.odrain_bit = -1,\t\t\t\t\\\n\t\t.lock_bit = -1,\t\t\t\t\t\\\n\t\t.parked_bit = -1,\t\t\t\t\\\n\t\t.lpmd_bit = -1,\t\t\t\t\t\\\n\t\t.drvtype_bit = -1,\t\t\t\t\\\n\t\t.lpdr_bit = -1,\t\t\t\t\t\\\n\t\t.pbias_buf_bit = -1,\t\t\t\t\\\n\t\t.preemp_bit = -1,\t\t\t\t\\\n\t\t.rfu_in_bit = -1\n\n#define PIN_PINGROUP_ENTRY_Y(r, bank, pupd, e_io_hv, e_lpbk, e_input,\t\\\n\t\t\t\te_lpdr, e_pbias_buf, gpio_sfio_sel,\t\\\n\t\t\t\tschmitt_b)\t\t\t\t\\\n\t\t.mux_reg = PINGROUP_REG_Y(r),\t\t\t\\\n\t\t.lpmd_bit = -1,\t\t\t\t\t\\\n\t\t.lock_bit = -1,\t\t\t\t\t\\\n\t\t.hsm_bit = -1,\t\t\t\t\t\\\n\t\t.mux_bank = bank,\t\t\t\t\\\n\t\t.mux_bit = 0,\t\t\t\t\t\\\n\t\t.pupd_reg = PINGROUP_REG_##pupd(r),\t\t\\\n\t\t.pupd_bank = bank,\t\t\t\t\\\n\t\t.pupd_bit = 2,\t\t\t\t\t\\\n\t\t.tri_reg = PINGROUP_REG_Y(r),\t\t\t\\\n\t\t.tri_bank = bank,\t\t\t\t\\\n\t\t.tri_bit = 4,\t\t\t\t\t\\\n\t\t.einput_bit = e_input,\t\t\t\t\\\n\t\t.sfsel_bit = gpio_sfio_sel,\t\t\t\\\n\t\t.schmitt_bit = schmitt_b,\t\t\t\\\n\t\t.drvtype_bit = 13,\t\t\t\t\\\n\t\t.lpdr_bit = e_lpdr,\t\t\t\t\\\n\n \n#define\tdrive_soc_gpio08_pb0\t\t\tDRV_PINGROUP_ENTRY_Y(0x500c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_soc_gpio36_pm5\t\t\tDRV_PINGROUP_ENTRY_Y(0x10004,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_soc_gpio53_pm6\t\t\tDRV_PINGROUP_ENTRY_Y(0x1000c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_soc_gpio55_pm4\t\t\tDRV_PINGROUP_ENTRY_Y(0x10014,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_soc_gpio38_pm7\t\t\tDRV_PINGROUP_ENTRY_Y(0x1001c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_soc_gpio39_pn1\t\t\tDRV_PINGROUP_ENTRY_Y(0x10024,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_soc_gpio40_pn2\t\t\tDRV_PINGROUP_ENTRY_Y(0x1002c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_dp_aux_ch0_hpd_pm0\t\tDRV_PINGROUP_ENTRY_Y(0x10034,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_dp_aux_ch1_hpd_pm1\t\tDRV_PINGROUP_ENTRY_Y(0x1003c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_dp_aux_ch2_hpd_pm2\t\tDRV_PINGROUP_ENTRY_Y(0x10044,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_dp_aux_ch3_hpd_pm3\t\tDRV_PINGROUP_ENTRY_Y(0x1004c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_dp_aux_ch1_p_pn3\t\t\tDRV_PINGROUP_ENTRY_Y(0x10054,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_dp_aux_ch1_n_pn4\t\t\tDRV_PINGROUP_ENTRY_Y(0x1005c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_dp_aux_ch2_p_pn5\t\t\tDRV_PINGROUP_ENTRY_Y(0x10064,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_dp_aux_ch2_n_pn6\t\t\tDRV_PINGROUP_ENTRY_Y(0x1006c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_dp_aux_ch3_p_pn7\t\t\tDRV_PINGROUP_ENTRY_Y(0x10074,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_dp_aux_ch3_n_pn0\t\t\tDRV_PINGROUP_ENTRY_Y(0x1007c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_pex_l2_clkreq_n_pk4\t\tDRV_PINGROUP_ENTRY_Y(0x7004,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_pex_wake_n_pl2\t\t\tDRV_PINGROUP_ENTRY_Y(0x700c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_pex_l1_clkreq_n_pk2\t\tDRV_PINGROUP_ENTRY_Y(0x7014,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_pex_l1_rst_n_pk3\t\t\tDRV_PINGROUP_ENTRY_Y(0x701c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_pex_l0_clkreq_n_pk0\t\tDRV_PINGROUP_ENTRY_Y(0x7024,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_pex_l0_rst_n_pk1\t\t\tDRV_PINGROUP_ENTRY_Y(0x702c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_pex_l2_rst_n_pk5\t\t\tDRV_PINGROUP_ENTRY_Y(0x7034,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_pex_l3_clkreq_n_pk6\t\tDRV_PINGROUP_ENTRY_Y(0x703c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_pex_l3_rst_n_pk7\t\t\tDRV_PINGROUP_ENTRY_Y(0x7044,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_pex_l4_clkreq_n_pl0\t\tDRV_PINGROUP_ENTRY_Y(0x704c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_pex_l4_rst_n_pl1\t\t\tDRV_PINGROUP_ENTRY_Y(0x7054,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_soc_gpio34_pl3\t\t\tDRV_PINGROUP_ENTRY_Y(0x705c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_pex_l5_clkreq_n_paf0\t\tDRV_PINGROUP_ENTRY_Y(0x14004,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_pex_l5_rst_n_paf1\t\t\tDRV_PINGROUP_ENTRY_Y(0x1400c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_pex_l6_clkreq_n_paf2\t\tDRV_PINGROUP_ENTRY_Y(0x14014,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_pex_l6_rst_n_paf3\t\t\tDRV_PINGROUP_ENTRY_Y(0x1401c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_pex_l10_clkreq_n_pag6\t\tDRV_PINGROUP_ENTRY_Y(0x19004,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_pex_l10_rst_n_pag7\t\tDRV_PINGROUP_ENTRY_Y(0x1900c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_pex_l7_clkreq_n_pag0\t\tDRV_PINGROUP_ENTRY_Y(0x19014,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_pex_l7_rst_n_pag1\t\t\tDRV_PINGROUP_ENTRY_Y(0x1901c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_pex_l8_clkreq_n_pag2\t\tDRV_PINGROUP_ENTRY_Y(0x19024,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_pex_l8_rst_n_pag3\t\t\tDRV_PINGROUP_ENTRY_Y(0x1902c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_pex_l9_clkreq_n_pag4\t\tDRV_PINGROUP_ENTRY_Y(0x19034,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_pex_l9_rst_n_pag5\t\t\tDRV_PINGROUP_ENTRY_Y(0x1903c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_sdmmc1_clk_pj0\t\t\tDRV_PINGROUP_ENTRY_Y(0x8004,\t28,\t2,\t30,\t2,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_sdmmc1_cmd_pj1\t\t\tDRV_PINGROUP_ENTRY_Y(0x800c,\t28,\t2,\t30,\t2,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_sdmmc1_dat3_pj5\t\t\tDRV_PINGROUP_ENTRY_Y(0x801c,\t28,\t2,\t30,\t2,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_sdmmc1_dat2_pj4\t\t\tDRV_PINGROUP_ENTRY_Y(0x8024,\t28,\t2,\t30,\t2,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_sdmmc1_dat1_pj3\t\t\tDRV_PINGROUP_ENTRY_Y(0x802c,\t28,\t2,\t30,\t2,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_sdmmc1_dat0_pj2\t\t\tDRV_PINGROUP_ENTRY_Y(0x8034,\t28,\t2,\t30,\t2,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_ufs0_rst_n_pae1\t\t\tDRV_PINGROUP_ENTRY_Y(0x11004,\t12,\t5,\t24,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_ufs0_ref_clk_pae0\t\t\tDRV_PINGROUP_ENTRY_Y(0x1100c,\t12,\t5,\t24,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_spi3_miso_py1\t\t\tDRV_PINGROUP_ENTRY_Y(0xd004,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_spi1_cs0_pz6\t\t\tDRV_PINGROUP_ENTRY_Y(0xd00c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_spi3_cs0_py3\t\t\tDRV_PINGROUP_ENTRY_Y(0xd014,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_spi1_miso_pz4\t\t\tDRV_PINGROUP_ENTRY_Y(0xd01c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_spi3_cs1_py4\t\t\tDRV_PINGROUP_ENTRY_Y(0xd024,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_spi1_sck_pz3\t\t\tDRV_PINGROUP_ENTRY_Y(0xd02c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_spi3_sck_py0\t\t\tDRV_PINGROUP_ENTRY_Y(0xd034,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_spi1_cs1_pz7\t\t\tDRV_PINGROUP_ENTRY_Y(0xd03c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_spi1_mosi_pz5\t\t\tDRV_PINGROUP_ENTRY_Y(0xd044,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_spi3_mosi_py2\t\t\tDRV_PINGROUP_ENTRY_Y(0xd04c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_uart2_tx_px4\t\t\tDRV_PINGROUP_ENTRY_Y(0xd054,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_uart2_rx_px5\t\t\tDRV_PINGROUP_ENTRY_Y(0xd05c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_uart2_rts_px6\t\t\tDRV_PINGROUP_ENTRY_Y(0xd064,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_uart2_cts_px7\t\t\tDRV_PINGROUP_ENTRY_Y(0xd06c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_uart5_tx_py5\t\t\tDRV_PINGROUP_ENTRY_Y(0xd074,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_uart5_rx_py6\t\t\tDRV_PINGROUP_ENTRY_Y(0xd07c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_uart5_rts_py7\t\t\tDRV_PINGROUP_ENTRY_Y(0xd084,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_uart5_cts_pz0\t\t\tDRV_PINGROUP_ENTRY_Y(0xd08c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_gpu_pwr_req_px0\t\t\tDRV_PINGROUP_ENTRY_Y(0xd094,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_gp_pwm3_px3\t\t\tDRV_PINGROUP_ENTRY_Y(0xd09c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_gp_pwm2_px2\t\t\tDRV_PINGROUP_ENTRY_Y(0xd0a4,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_cv_pwr_req_px1\t\t\tDRV_PINGROUP_ENTRY_Y(0xd0ac,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_usb_vbus_en0_pz1\t\t\tDRV_PINGROUP_ENTRY_Y(0xd0b4,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_usb_vbus_en1_pz2\t\t\tDRV_PINGROUP_ENTRY_Y(0xd0bc,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_extperiph2_clk_pp1\t\tDRV_PINGROUP_ENTRY_Y(0x0004,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_extperiph1_clk_pp0\t\tDRV_PINGROUP_ENTRY_Y(0x000c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_cam_i2c_sda_pp3\t\t\tDRV_PINGROUP_ENTRY_Y(0x0014,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_cam_i2c_scl_pp2\t\t\tDRV_PINGROUP_ENTRY_Y(0x001c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_soc_gpio23_pp4\t\t\tDRV_PINGROUP_ENTRY_Y(0x0024,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_soc_gpio24_pp5\t\t\tDRV_PINGROUP_ENTRY_Y(0x002c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_soc_gpio25_pp6\t\t\tDRV_PINGROUP_ENTRY_Y(0x0034,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_pwr_i2c_scl_pp7\t\t\tDRV_PINGROUP_ENTRY_Y(0x003c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_pwr_i2c_sda_pq0\t\t\tDRV_PINGROUP_ENTRY_Y(0x0044,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_soc_gpio28_pq1\t\t\tDRV_PINGROUP_ENTRY_Y(0x004c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_soc_gpio29_pq2\t\t\tDRV_PINGROUP_ENTRY_Y(0x0054,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_soc_gpio30_pq3\t\t\tDRV_PINGROUP_ENTRY_Y(0x005c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_soc_gpio31_pq4\t\t\tDRV_PINGROUP_ENTRY_Y(0x0064,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_soc_gpio32_pq5\t\t\tDRV_PINGROUP_ENTRY_Y(0x006c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_soc_gpio33_pq6\t\t\tDRV_PINGROUP_ENTRY_Y(0x0074,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_soc_gpio35_pq7\t\t\tDRV_PINGROUP_ENTRY_Y(0x007c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_soc_gpio37_pr0\t\t\tDRV_PINGROUP_ENTRY_Y(0x0084,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_soc_gpio56_pr1\t\t\tDRV_PINGROUP_ENTRY_Y(0x008c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_uart1_cts_pr5\t\t\tDRV_PINGROUP_ENTRY_Y(0x0094,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_uart1_rts_pr4\t\t\tDRV_PINGROUP_ENTRY_Y(0x009c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_uart1_rx_pr3\t\t\tDRV_PINGROUP_ENTRY_Y(0x00a4,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_uart1_tx_pr2\t\t\tDRV_PINGROUP_ENTRY_Y(0x00ac,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_cpu_pwr_req_pi5\t\t\tDRV_PINGROUP_ENTRY_Y(0x4004,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_uart4_cts_ph6\t\t\tDRV_PINGROUP_ENTRY_Y(0x400c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_uart4_rts_ph5\t\t\tDRV_PINGROUP_ENTRY_Y(0x4014,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_uart4_rx_ph4\t\t\tDRV_PINGROUP_ENTRY_Y(0x401c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_uart4_tx_ph3\t\t\tDRV_PINGROUP_ENTRY_Y(0x4024,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_gen1_i2c_scl_pi3\t\t\tDRV_PINGROUP_ENTRY_Y(0x402c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_gen1_i2c_sda_pi4\t\t\tDRV_PINGROUP_ENTRY_Y(0x4034,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_soc_gpio20_pg7\t\t\tDRV_PINGROUP_ENTRY_Y(0x403c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_soc_gpio21_ph0\t\t\tDRV_PINGROUP_ENTRY_Y(0x4044,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_soc_gpio22_ph1\t\t\tDRV_PINGROUP_ENTRY_Y(0x404c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_soc_gpio13_pg0\t\t\tDRV_PINGROUP_ENTRY_Y(0x4054,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_soc_gpio14_pg1\t\t\tDRV_PINGROUP_ENTRY_Y(0x405c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_soc_gpio15_pg2\t\t\tDRV_PINGROUP_ENTRY_Y(0x4064,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_soc_gpio16_pg3\t\t\tDRV_PINGROUP_ENTRY_Y(0x406c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_soc_gpio17_pg4\t\t\tDRV_PINGROUP_ENTRY_Y(0x4074,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_soc_gpio18_pg5\t\t\tDRV_PINGROUP_ENTRY_Y(0x407c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_soc_gpio19_pg6\t\t\tDRV_PINGROUP_ENTRY_Y(0x4084,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_soc_gpio41_ph7\t\t\tDRV_PINGROUP_ENTRY_Y(0x408c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_soc_gpio42_pi0\t\t\tDRV_PINGROUP_ENTRY_Y(0x4094,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_soc_gpio43_pi1\t\t\tDRV_PINGROUP_ENTRY_Y(0x409c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_soc_gpio44_pi2\t\t\tDRV_PINGROUP_ENTRY_Y(0x40a4,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_soc_gpio06_ph2\t\t\tDRV_PINGROUP_ENTRY_Y(0x40ac,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_soc_gpio07_pi6\t\t\tDRV_PINGROUP_ENTRY_Y(0x40b4,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_dap4_sclk_pa4\t\t\tDRV_PINGROUP_ENTRY_Y(0x2004,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_dap4_dout_pa5\t\t\tDRV_PINGROUP_ENTRY_Y(0x200c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_dap4_din_pa6\t\t\tDRV_PINGROUP_ENTRY_Y(0x2014,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_dap4_fs_pa7\t\t\tDRV_PINGROUP_ENTRY_Y(0x201c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_dap6_sclk_pa0\t\t\tDRV_PINGROUP_ENTRY_Y(0x2024,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_dap6_dout_pa1\t\t\tDRV_PINGROUP_ENTRY_Y(0x202c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_dap6_din_pa2\t\t\tDRV_PINGROUP_ENTRY_Y(0x2034,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_dap6_fs_pa3\t\t\tDRV_PINGROUP_ENTRY_Y(0x203c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_soc_gpio45_pad0\t\t\tDRV_PINGROUP_ENTRY_Y(0x18004,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_soc_gpio46_pad1\t\t\tDRV_PINGROUP_ENTRY_Y(0x1800c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_soc_gpio47_pad2\t\t\tDRV_PINGROUP_ENTRY_Y(0x18014,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_soc_gpio48_pad3\t\t\tDRV_PINGROUP_ENTRY_Y(0x1801c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_soc_gpio57_pac4\t\t\tDRV_PINGROUP_ENTRY_Y(0x18024,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_soc_gpio58_pac5\t\t\tDRV_PINGROUP_ENTRY_Y(0x1802c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_soc_gpio59_pac6\t\t\tDRV_PINGROUP_ENTRY_Y(0x18034,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_soc_gpio60_pac7\t\t\tDRV_PINGROUP_ENTRY_Y(0x1803c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_spi5_cs0_pac3\t\t\tDRV_PINGROUP_ENTRY_Y(0x18044,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_spi5_miso_pac1\t\t\tDRV_PINGROUP_ENTRY_Y(0x1804c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_spi5_mosi_pac2\t\t\tDRV_PINGROUP_ENTRY_Y(0x18054,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_spi5_sck_pac0\t\t\tDRV_PINGROUP_ENTRY_Y(0x1805c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_eqos_td3_pe4\t\t\tDRV_PINGROUP_ENTRY_N(no_entry)\n#define\tdrive_eqos_td2_pe3\t\t\tDRV_PINGROUP_ENTRY_N(no_entry)\n#define\tdrive_eqos_td1_pe2\t\t\tDRV_PINGROUP_ENTRY_N(no_entry)\n#define\tdrive_eqos_td0_pe1\t\t\tDRV_PINGROUP_ENTRY_N(no_entry)\n#define\tdrive_eqos_rd3_pf1\t\t\tDRV_PINGROUP_ENTRY_N(no_entry)\n#define\tdrive_eqos_rd2_pf0\t\t\tDRV_PINGROUP_ENTRY_N(no_entry)\n#define\tdrive_eqos_rd1_pe7\t\t\tDRV_PINGROUP_ENTRY_N(no_entry)\n#define\tdrive_eqos_sma_mdio_pf4\t\t\tDRV_PINGROUP_ENTRY_N(no_entry)\n#define\tdrive_eqos_rd0_pe6\t\t\tDRV_PINGROUP_ENTRY_N(no_entry)\n#define\tdrive_eqos_sma_mdc_pf5\t\t\tDRV_PINGROUP_ENTRY_N(no_entry)\n#define\tdrive_eqos_comp\t\t\t\tDRV_PINGROUP_ENTRY_N(no_entry)\n#define\tdrive_eqos_txc_pe0\t\t\tDRV_PINGROUP_ENTRY_N(no_entry)\n#define\tdrive_eqos_rxc_pf3\t\t\tDRV_PINGROUP_ENTRY_N(no_entry)\n#define\tdrive_eqos_tx_ctl_pe5\t\t\tDRV_PINGROUP_ENTRY_N(no_entry)\n#define\tdrive_eqos_rx_ctl_pf2\t\t\tDRV_PINGROUP_ENTRY_N(no_entry)\n#define\tdrive_qspi0_io3_pc5\t\t\tDRV_PINGROUP_ENTRY_N(no_entry)\n#define\tdrive_qspi0_io2_pc4\t\t\tDRV_PINGROUP_ENTRY_N(no_entry)\n#define\tdrive_qspi0_io1_pc3\t\t\tDRV_PINGROUP_ENTRY_N(no_entry)\n#define\tdrive_qspi0_io0_pc2\t\t\tDRV_PINGROUP_ENTRY_N(no_entry)\n#define\tdrive_qspi0_sck_pc0\t\t\tDRV_PINGROUP_ENTRY_N(no_entry)\n#define\tdrive_qspi0_cs_n_pc1\t\t\tDRV_PINGROUP_ENTRY_N(no_entry)\n#define\tdrive_qspi1_io3_pd3\t\t\tDRV_PINGROUP_ENTRY_N(no_entry)\n#define\tdrive_qspi1_io2_pd2\t\t\tDRV_PINGROUP_ENTRY_N(no_entry)\n#define\tdrive_qspi1_io1_pd1\t\t\tDRV_PINGROUP_ENTRY_N(no_entry)\n#define\tdrive_qspi1_io0_pd0\t\t\tDRV_PINGROUP_ENTRY_N(no_entry)\n#define\tdrive_qspi1_sck_pc6\t\t\tDRV_PINGROUP_ENTRY_N(no_entry)\n#define\tdrive_qspi1_cs_n_pc7\t\t\tDRV_PINGROUP_ENTRY_N(no_entry)\n#define\tdrive_qspi_comp\t\t\t\tDRV_PINGROUP_ENTRY_N(no_entry)\n#define\tdrive_sdmmc1_comp\t\t\tDRV_PINGROUP_ENTRY_N(no_entry)\n\n#define PINGROUP(pg_name, f0, f1, f2, f3, r, bank, pupd, e_io_hv, e_lpbk, e_input, e_lpdr, e_pbias_buf,\t\\\n\t\t\tgpio_sfio_sel, schmitt_b)\t\t\t\t\t\t\t\\\n\t{\t\t\t\t\t\t\t\t\\\n\t\t.name = #pg_name,\t\t\t\t\t\\\n\t\t.pins = pg_name##_pins,\t\t\t\t\t\\\n\t\t.npins = ARRAY_SIZE(pg_name##_pins),\t\t\t\\\n\t\t\t.funcs = {\t\t\t\t\t\\\n\t\t\t\tTEGRA_MUX_##f0,\t\t\t\t\\\n\t\t\t\tTEGRA_MUX_##f1,\t\t\t\t\\\n\t\t\t\tTEGRA_MUX_##f2,\t\t\t\t\\\n\t\t\t\tTEGRA_MUX_##f3,\t\t\t\t\\\n\t\t\t},\t\t\t\t\t\t\\\n\t\tPIN_PINGROUP_ENTRY_Y(r, bank, pupd, e_io_hv, e_lpbk,\t\\\n\t\t\t\t\te_input, e_lpdr, e_pbias_buf,\t\\\n\t\t\t\t\tgpio_sfio_sel, schmitt_b)\t\\\n\t\tdrive_##pg_name,\t\t\t\t\t\\\n\t}\n\nstatic const struct tegra_pingroup tegra234_groups[] = {\n\tPINGROUP(soc_gpio08_pb0,\tRSVD0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x5008,\t\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(soc_gpio36_pm5,\tETH0,\t\tRSVD1,\t\tDCA,\t\tRSVD3,\t\t0x10000,\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(soc_gpio53_pm6,\tETH0,\t\tRSVD1,\t\tDCA,\t\tRSVD3,\t\t0x10008,\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(soc_gpio55_pm4,\tETH2,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x10010,\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(soc_gpio38_pm7,\tETH1,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x10018,\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(soc_gpio39_pn1,\tGP,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x10020,\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(soc_gpio40_pn2,\tETH1,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x10028,\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(dp_aux_ch0_hpd_pm0,\tDP,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x10030,\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(dp_aux_ch1_hpd_pm1,\tETH3,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x10038,\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(dp_aux_ch2_hpd_pm2,\tETH3,\t\tRSVD1,\t\tDISPLAYB,\tRSVD3,\t\t0x10040,\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(dp_aux_ch3_hpd_pm3,\tETH2,\t\tRSVD1,\t\tDISPLAYA,\tRSVD3,\t\t0x10048,\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(dp_aux_ch1_p_pn3,\tI2C4,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x10050,\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(dp_aux_ch1_n_pn4,\tI2C4,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x10058,\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(dp_aux_ch2_p_pn5,\tI2C7,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x10060,\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(dp_aux_ch2_n_pn6,\tI2C7,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x10068,\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(dp_aux_ch3_p_pn7,\tI2C9,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x10070,\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(dp_aux_ch3_n_pn0,\tI2C9,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x10078,\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(eqos_td3_pe4,\t\tEQOS,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x15000,\t0,\tY,\t-1,\t5,\t6,\t-1,\t-1,\t10,\t12),\n\tPINGROUP(eqos_td2_pe3,\t\tEQOS,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x15008,\t0,\tY,\t-1,\t5,\t6,\t-1,\t-1,\t10,\t12),\n\tPINGROUP(eqos_td1_pe2,\t\tEQOS,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x15010,\t0,\tY,\t-1,\t5,\t6,\t-1,\t-1,\t10,\t12),\n\tPINGROUP(eqos_td0_pe1,\t\tEQOS,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x15018,\t0,\tY,\t-1,\t5,\t6,\t-1,\t-1,\t10,\t12),\n\tPINGROUP(eqos_rd3_pf1,\t\tEQOS,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x15020,\t0,\tY,\t-1,\t5,\t6,\t-1,\t-1,\t10,\t12),\n\tPINGROUP(eqos_rd2_pf0,\t\tEQOS,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x15028,\t0,\tY,\t-1,\t5,\t6,\t-1,\t-1,\t10,\t12),\n\tPINGROUP(eqos_rd1_pe7,\t\tEQOS,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x15030,\t0,\tY,\t-1,\t5,\t6,\t-1,\t-1,\t10,\t12),\n\tPINGROUP(eqos_sma_mdio_pf4,\tEQOS,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x15038,\t0,\tY,\t-1,\t5,\t6,\t-1,\t-1,\t10,\t12),\n\tPINGROUP(eqos_rd0_pe6,\t\tEQOS,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x15040,\t0,\tY,\t-1,\t5,\t6,\t-1,\t-1,\t10,\t12),\n\tPINGROUP(eqos_sma_mdc_pf5,\tEQOS,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x15048,\t0,\tY,\t-1,\t5,\t6,\t-1,\t-1,\t10,\t12),\n\tPINGROUP(eqos_comp,\t\tEQOS,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x15050,\t0,\tN,\t-1,\t-1,\t-1,\t-1,\t-1,\t-1,\t-1),\n\tPINGROUP(eqos_txc_pe0,\t\tEQOS,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x15058,\t0,\tY,\t-1,\t5,\t6,\t-1,\t-1,\t10,\t12),\n\tPINGROUP(eqos_rxc_pf3,\t\tEQOS,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x15060,\t0,\tY,\t-1,\t5,\t6,\t-1,\t-1,\t10,\t12),\n\tPINGROUP(eqos_tx_ctl_pe5,\tEQOS,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x15068,\t0,\tY,\t-1,\t5,\t6,\t-1,\t-1,\t10,\t12),\n\tPINGROUP(eqos_rx_ctl_pf2,\tEQOS,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x15070,\t0,\tY,\t-1,\t5,\t6,\t-1,\t-1,\t10,\t12),\n\tPINGROUP(pex_l2_clkreq_n_pk4,\tPE2,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x7000,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(pex_wake_n_pl2,\tRSVD0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x7008,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(pex_l1_clkreq_n_pk2,\tPE1,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x7010,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(pex_l1_rst_n_pk3,\tPE1,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x7018,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(pex_l0_clkreq_n_pk0,\tPE0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x7020,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(pex_l0_rst_n_pk1,\tPE0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x7028,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(pex_l2_rst_n_pk5,\tPE2,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x7030,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(pex_l3_clkreq_n_pk6,\tPE3,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x7038,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(pex_l3_rst_n_pk7,\tPE3,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x7040,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(pex_l4_clkreq_n_pl0,\tPE4,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x7048,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(pex_l4_rst_n_pl1,\tPE4,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x7050,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(soc_gpio34_pl3,\tRSVD0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x7058,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(pex_l5_clkreq_n_paf0,\tPE5,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x14000,\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(pex_l5_rst_n_paf1,\tPE5,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x14008,\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(pex_l6_clkreq_n_paf2,  PE6,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x14010,\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(pex_l6_rst_n_paf3,\tPE6,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x14018,\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(pex_l10_clkreq_n_pag6,\tPE10,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x19000,\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(pex_l10_rst_n_pag7,\tPE10,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x19008,\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(pex_l7_clkreq_n_pag0,\tPE7,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x19010,\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(pex_l7_rst_n_pag1,\tPE7,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x19018,\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(pex_l8_clkreq_n_pag2,\tPE8,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x19020,\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(pex_l8_rst_n_pag3,\tPE8,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x19028,\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(pex_l9_clkreq_n_pag4,\tPE9,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x19030,\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(pex_l9_rst_n_pag5,\tPE9,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x19038,\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(qspi0_io3_pc5,\t\tQSPI0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xB000,\t\t0,\tY,\t-1,\t5,\t6,\t-1,\t-1,\t10,\t12),\n\tPINGROUP(qspi0_io2_pc4,\t\tQSPI0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xB008,\t\t0,\tY,\t-1,\t5,\t6,\t-1,\t-1,\t10,\t12),\n\tPINGROUP(qspi0_io1_pc3,\t\tQSPI0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xB010,\t\t0,\tY,\t-1,\t5,\t6,\t-1,\t-1,\t10,\t12),\n\tPINGROUP(qspi0_io0_pc2,\t\tQSPI0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xB018,\t\t0,\tY,\t-1,\t5,\t6,\t-1,\t-1,\t10,\t12),\n\tPINGROUP(qspi0_sck_pc0,\t\tQSPI0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xB020,\t\t0,\tY,\t-1,\t5,\t6,\t-1,\t-1,\t10,\t12),\n\tPINGROUP(qspi0_cs_n_pc1,\tQSPI0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xB028,\t\t0,\tY,\t-1,\t5,\t6,\t-1,\t-1,\t10,\t12),\n\tPINGROUP(qspi1_io3_pd3,\t\tQSPI1,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xB030,\t\t0,\tY,\t-1,\t5,\t6,\t-1,\t-1,\t10,\t12),\n\tPINGROUP(qspi1_io2_pd2,\t\tQSPI1,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xB038,\t\t0,\tY,\t-1,\t5,\t6,\t-1,\t-1,\t10,\t12),\n\tPINGROUP(qspi1_io1_pd1,\t\tQSPI1,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xB040,\t\t0,\tY,\t-1,\t5,\t6,\t-1,\t-1,\t10,\t12),\n\tPINGROUP(qspi1_io0_pd0,\t\tQSPI1,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xB048,\t\t0,\tY,\t-1,\t5,\t6,\t-1,\t-1,\t10,\t12),\n\tPINGROUP(qspi1_sck_pc6,\t\tQSPI1,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xB050,\t\t0,\tY,\t-1,\t5,\t6,\t-1,\t-1,\t10,\t12),\n\tPINGROUP(qspi1_cs_n_pc7,\tQSPI1,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xB058,\t\t0,\tY,\t-1,\t5,\t6,\t-1,\t-1,\t10,\t12),\n\tPINGROUP(qspi_comp,\t\tQSPI,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xB060,\t\t0,\tN,\t-1,\t-1,\t-1,\t-1,\t-1,\t-1,\t-1),\n\tPINGROUP(sdmmc1_clk_pj0,\tSDMMC1,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x8000,\t\t0,\tY,\t-1,\t5,\t6,\t-1,\t9,\t10,\t12),\n\tPINGROUP(sdmmc1_cmd_pj1,\tSDMMC1,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x8008,\t\t0,\tY,\t-1,\t5,\t6,\t-1,\t9,\t10,\t12),\n\tPINGROUP(sdmmc1_comp,\t\tSDMMC1,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x8010,\t\t0,\tN,\t-1,\t-1,\t-1,\t-1,\t-1,\t-1,\t-1),\n\tPINGROUP(sdmmc1_dat3_pj5,\tSDMMC1,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x8018,\t\t0,\tY,\t-1,\t5,\t6,\t-1,\t9,\t10,\t12),\n\tPINGROUP(sdmmc1_dat2_pj4,\tSDMMC1,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x8020,\t\t0,\tY,\t-1,\t5,\t6,\t-1,\t9,\t10,\t12),\n\tPINGROUP(sdmmc1_dat1_pj3,\tSDMMC1,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x8028,\t\t0,\tY,\t-1,\t5,\t6,\t-1,\t9,\t10,\t12),\n\tPINGROUP(sdmmc1_dat0_pj2,\tSDMMC1,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x8030,\t\t0,\tY,\t-1,\t5,\t6,\t-1,\t9,\t10,\t12),\n\tPINGROUP(ufs0_rst_n_pae1,\tUFS0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x11000,\t0,\tY,\t-1,\t5,\t6,\t-1,\t-1,\t10,\t12),\n\tPINGROUP(ufs0_ref_clk_pae0,\tUFS0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x11008,\t0,\tY,\t-1,\t5,\t6,\t-1,\t-1,\t10,\t12),\n\tPINGROUP(spi3_miso_py1,\t\tSPI3,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xD000,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(spi1_cs0_pz6,\t\tSPI1,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xD008,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(spi3_cs0_py3,\t\tSPI3,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xD010,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(spi1_miso_pz4,\t\tSPI1,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xD018,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(spi3_cs1_py4,\t\tSPI3,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xD020,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(spi1_sck_pz3,\t\tSPI1,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xD028,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(spi3_sck_py0,\t\tSPI3,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xD030,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(spi1_cs1_pz7,\t\tSPI1,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xD038,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(spi1_mosi_pz5,\t\tSPI1,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xD040,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(spi3_mosi_py2,\t\tSPI3,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xD048,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(uart2_tx_px4,\t\tUARTB,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xD050,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(uart2_rx_px5,\t\tUARTB,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xD058,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(uart2_rts_px6,\t\tUARTB,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xD060,\t\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(uart2_cts_px7,\t\tUARTB,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xD068,\t\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(uart5_tx_py5,\t\tUARTE,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xD070,\t\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(uart5_rx_py6,\t\tUARTE,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xD078,\t\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(uart5_rts_py7,\t\tUARTE,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xD080,\t\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(uart5_cts_pz0,\t\tUARTE,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xD088,\t\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(gpu_pwr_req_px0,\tRSVD0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xD090,\t\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(gp_pwm3_px3,\t\tGP,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xD098,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(gp_pwm2_px2,\t\tGP,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xD0A0,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(cv_pwr_req_px1,\tRSVD0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xD0A8,\t\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(usb_vbus_en0_pz1,\tUSB,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xD0B0,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(usb_vbus_en1_pz2,\tUSB,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xD0B8,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(extperiph2_clk_pp1,\tEXTPERIPH2,\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x0000,\t\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(extperiph1_clk_pp0,\tEXTPERIPH1,\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x0008,\t\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(cam_i2c_sda_pp3,\tI2C3,\t\tVI0,\t\tRSVD2,\t\tVI1,\t\t0x0010,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(cam_i2c_scl_pp2,\tI2C3,\t\tVI0,\t\tVI0_ALT,\tVI1,\t\t0x0018,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(soc_gpio23_pp4,\tVI0,\t\tVI0_ALT,\tVI1,\t\tVI1_ALT,\t0x0020,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(soc_gpio24_pp5,\tVI0,\t\tSOC,\t\tVI1,\t\tVI1_ALT,\t0x0028,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(soc_gpio25_pp6,\tVI0,\t\tI2S5,\t\tVI1,\t\tDMIC1,\t\t0x0030,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(pwr_i2c_scl_pp7,\tI2C5,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x0038,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(pwr_i2c_sda_pq0,\tI2C5,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x0040,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(soc_gpio28_pq1,\tVI0,\t\tRSVD1,\t\tVI1,\t\tRSVD3,\t\t0x0048,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(soc_gpio29_pq2,\tRSVD0,\t\tNV,\t\tRSVD2,\t\tRSVD3,\t\t0x0050,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(soc_gpio30_pq3,\tRSVD0,\t\tWDT,\t\tRSVD2,\t\tRSVD3,\t\t0x0058,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(soc_gpio31_pq4,\tRSVD0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x0060,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(soc_gpio32_pq5,\tRSVD0,\t\tEXTPERIPH3,\tDCB,\t\tRSVD3,\t\t0x0068,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(soc_gpio33_pq6,\tRSVD0,\t\tEXTPERIPH4,\tDCB,\t\tRSVD3,\t\t0x0070,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(soc_gpio35_pq7,\tRSVD0,\t\tI2S5,\t\tDMIC1,\t\tRSVD3,\t\t0x0078,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(soc_gpio37_pr0,\tGP,\t\tI2S5,\t\tDMIC4,\t\tDSPK1,\t\t0x0080,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(soc_gpio56_pr1,\tRSVD0,\t\tI2S5,\t\tDMIC4,\t\tDSPK1,\t\t0x0088,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(uart1_cts_pr5,\t\tUARTA,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x0090,\t\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(uart1_rts_pr4,\t\tUARTA,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x0098,\t\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(uart1_rx_pr3,\t\tUARTA,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x00A0,\t\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(uart1_tx_pr2,\t\tUARTA,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x00A8,\t\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(cpu_pwr_req_pi5,\tRSVD0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x4000,\t\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(uart4_cts_ph6,\t\tUARTD,\t\tRSVD1,\t\tI2S7,\t\tRSVD3,\t\t0x4008,\t\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(uart4_rts_ph5,\t\tUARTD,\t\tSPI4,\t\tRSVD2,\t\tRSVD3,\t\t0x4010,\t\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(uart4_rx_ph4,\t\tUARTD,\t\tRSVD1,\t\tI2S7,\t\tRSVD3,\t\t0x4018,\t\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(uart4_tx_ph3,\t\tUARTD,\t\tSPI4,\t\tRSVD2,\t\tRSVD3,\t\t0x4020,\t\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(gen1_i2c_scl_pi3,\tI2C1,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x4028,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(gen1_i2c_sda_pi4,\tI2C1,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x4030,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(soc_gpio20_pg7,\tRSVD0,\t\tSDMMC1,\t\tRSVD2,\t\tRSVD3,\t\t0x4038,\t\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(soc_gpio21_ph0,\tRSVD0,\t\tGP,\t\tI2S7,\t\tRSVD3,\t\t0x4040,\t\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(soc_gpio22_ph1,\tRSVD0,\t\tRSVD1,\t\tI2S7,\t\tRSVD3,\t\t0x4048,\t\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(soc_gpio13_pg0,\tRSVD0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x4050,\t\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(soc_gpio14_pg1,\tRSVD0,\t\tSPI4,\t\tRSVD2,\t\tRSVD3,\t\t0x4058,\t\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(soc_gpio15_pg2,\tRSVD0,\t\tSPI4,\t\tRSVD2,\t\tRSVD3,\t\t0x4060,\t\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(soc_gpio16_pg3,\tRSVD0,\t\tSPI4,\t\tRSVD2,\t\tRSVD3,\t\t0x4068,\t\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(soc_gpio17_pg4,\tRSVD0,\t\tCCLA,\t\tRSVD2,\t\tRSVD3,\t\t0x4070,\t\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(soc_gpio18_pg5,\tRSVD0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x4078,\t\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(soc_gpio19_pg6,\tGP,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x4080,\t\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(soc_gpio41_ph7,\tRSVD0,\t\tI2S2,\t\tRSVD2,\t\tRSVD3,\t\t0x4088,\t\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(soc_gpio42_pi0,\tRSVD0,\t\tI2S2,\t\tRSVD2,\t\tRSVD3,\t\t0x4090,\t\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(soc_gpio43_pi1,\tRSVD0,\t\tI2S2,\t\tRSVD2,\t\tRSVD3,\t\t0x4098,\t\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(soc_gpio44_pi2,\tRSVD0,\t\tI2S2,\t\tRSVD2,\t\tRSVD3,\t\t0x40A0,\t\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(soc_gpio06_ph2,\tRSVD0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x40A8,\t\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(soc_gpio07_pi6,\tGP,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x40B0,\t\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(dap4_sclk_pa4,\t\tI2S4,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x2000,\t\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(dap4_dout_pa5,\t\tI2S4,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x2008,\t\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(dap4_din_pa6,\t\tI2S4,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x2010,\t\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(dap4_fs_pa7,\t\tI2S4,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x2018,\t\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(dap6_sclk_pa0,\t\tI2S6,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x2020,\t\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(dap6_dout_pa1,\t\tI2S6,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x2028,\t\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(dap6_din_pa2,\t\tI2S6,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x2030,\t\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(dap6_fs_pa3,\t\tI2S6,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x2038,\t\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(soc_gpio45_pad0,\tRSVD0,\t\tI2S1,\t\tRSVD2,\t\tRSVD3,\t\t0x18000,\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(soc_gpio46_pad1,\tRSVD0,\t\tI2S1,\t\tRSVD2,\t\tRSVD3,\t\t0x18008,\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(soc_gpio47_pad2,\tRSVD0,\t\tI2S1,\t\tRSVD2,\t\tRSVD3,\t\t0x18010,\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(soc_gpio48_pad3,\tRSVD0,\t\tI2S1,\t\tRSVD2,\t\tRSVD3,\t\t0x18018,\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(soc_gpio57_pac4,\tRSVD0,\t\tI2S8,\t\tRSVD2,\t\tSDMMC1,\t\t0x18020,\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(soc_gpio58_pac5,\tRSVD0,\t\tI2S8,\t\tRSVD2,\t\tSDMMC1,\t\t0x18028,\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(soc_gpio59_pac6,\tAUD,\t\tI2S8,\t\tRSVD2,\t\tRSVD3,\t\t0x18030,\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(soc_gpio60_pac7,\tRSVD0,\t\tI2S8,\t\tNV,\t\tIGPU,\t\t0x18038,\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(spi5_cs0_pac3,\t\tSPI5,\t\tI2S3,\t\tDMIC2,\t\tRSVD3,\t\t0x18040,\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(spi5_miso_pac1,\tSPI5,\t\tI2S3,\t\tDSPK0,\t\tRSVD3,\t\t0x18048,\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(spi5_mosi_pac2,\tSPI5,\t\tI2S3,\t\tDMIC2,\t\tRSVD3,\t\t0x18050,\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(spi5_sck_pac0,\t\tSPI5,\t\tI2S3,\t\tDSPK0,\t\tRSVD3,\t\t0x18058,\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\n};\n\nstatic const struct tegra_pinctrl_soc_data tegra234_pinctrl = {\n\t.pins = tegra234_pins,\n\t.npins = ARRAY_SIZE(tegra234_pins),\n\t.functions = tegra234_functions,\n\t.nfunctions = ARRAY_SIZE(tegra234_functions),\n\t.groups = tegra234_groups,\n\t.ngroups = ARRAY_SIZE(tegra234_groups),\n\t.hsm_in_mux = false,\n\t.schmitt_in_mux = true,\n\t.drvtype_in_mux = true,\n\t.sfsel_in_mux = true,\n};\n\nstatic const struct pinctrl_pin_desc tegra234_aon_pins[] = {\n\tPINCTRL_PIN(TEGRA_PIN_CAN0_DOUT_PAA0, \"CAN0_DOUT_PAA0\"),\n\tPINCTRL_PIN(TEGRA_PIN_CAN0_DIN_PAA1, \"CAN0_DIN_PAA1\"),\n\tPINCTRL_PIN(TEGRA_PIN_CAN1_DOUT_PAA2, \"CAN1_DOUT_PAA2\"),\n\tPINCTRL_PIN(TEGRA_PIN_CAN1_DIN_PAA3, \"CAN1_DIN_PAA3\"),\n\tPINCTRL_PIN(TEGRA_PIN_CAN0_STB_PAA4, \"CAN0_STB_PAA4\"),\n\tPINCTRL_PIN(TEGRA_PIN_CAN0_EN_PAA5, \"CAN0_EN_PAA5\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO49_PAA6, \"SOC_GPIO49_PAA6\"),\n\tPINCTRL_PIN(TEGRA_PIN_CAN0_ERR_PAA7, \"CAN0_ERR_PAA7\"),\n\tPINCTRL_PIN(TEGRA_PIN_CAN1_STB_PBB0, \"CAN1_STB_PBB0\"),\n\tPINCTRL_PIN(TEGRA_PIN_CAN1_EN_PBB1, \"CAN1_EN_PBB1\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO50_PBB2, \"SOC_GPIO50_PBB2\"),\n\tPINCTRL_PIN(TEGRA_PIN_CAN1_ERR_PBB3, \"CAN1_ERR_PBB3\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPI2_SCK_PCC0, \"SPI2_SCK_PCC0\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPI2_MISO_PCC1, \"SPI2_MISO_PCC1\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPI2_MOSI_PCC2, \"SPI2_MOSI_PCC2\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPI2_CS0_PCC3, \"SPI2_CS0_PCC3\"),\n\tPINCTRL_PIN(TEGRA_PIN_TOUCH_CLK_PCC4, \"TOUCH_CLK_PCC4\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART3_TX_PCC5, \"UART3_TX_PCC5\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART3_RX_PCC6, \"UART3_RX_PCC6\"),\n\tPINCTRL_PIN(TEGRA_PIN_GEN2_I2C_SCL_PCC7, \"GEN2_I2C_SCL_PCC7\"),\n\tPINCTRL_PIN(TEGRA_PIN_GEN2_I2C_SDA_PDD0, \"GEN2_I2C_SDA_PDD0\"),\n\tPINCTRL_PIN(TEGRA_PIN_GEN8_I2C_SCL_PDD1, \"GEN8_I2C_SCL_PDD1\"),\n\tPINCTRL_PIN(TEGRA_PIN_GEN8_I2C_SDA_PDD2, \"GEN8_I2C_SDA_PDD2\"),\n\tPINCTRL_PIN(TEGRA_PIN_SCE_ERROR_PEE0, \"SCE_ERROR_PEE0\"),\n\tPINCTRL_PIN(TEGRA_PIN_VCOMP_ALERT_PEE1, \"VCOMP_ALERT_PEE1\"),\n\tPINCTRL_PIN(TEGRA_PIN_AO_RETENTION_N_PEE2, \"AO_RETENTION_N_PEE2\"),\n\tPINCTRL_PIN(TEGRA_PIN_BATT_OC_PEE3, \"BATT_OC_PEE3\"),\n\tPINCTRL_PIN(TEGRA_PIN_POWER_ON_PEE4, \"POWER_ON_PEE4\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO26_PEE5, \"SOC_GPIO26_PEE5\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO27_PEE6, \"SOC_GPIO27_PEE6\"),\n\tPINCTRL_PIN(TEGRA_PIN_BOOTV_CTL_N_PEE7, \"BOOTV_CTL_N_PEE7\"),\n\tPINCTRL_PIN(TEGRA_PIN_HDMI_CEC_PGG0, \"HDMI_CEC_PGG0\"),\n};\n\n \n#define\tdrive_touch_clk_pcc4\t\t\tDRV_PINGROUP_ENTRY_Y(0x2004,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_uart3_rx_pcc6\t\t\tDRV_PINGROUP_ENTRY_Y(0x200c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_uart3_tx_pcc5\t\t\tDRV_PINGROUP_ENTRY_Y(0x2014,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_gen8_i2c_sda_pdd2\t\t\tDRV_PINGROUP_ENTRY_Y(0x201c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_gen8_i2c_scl_pdd1\t\t\tDRV_PINGROUP_ENTRY_Y(0x2024,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_spi2_mosi_pcc2\t\t\tDRV_PINGROUP_ENTRY_Y(0x202c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_gen2_i2c_scl_pcc7\t\t\tDRV_PINGROUP_ENTRY_Y(0x2034,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_spi2_cs0_pcc3\t\t\tDRV_PINGROUP_ENTRY_Y(0x203c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_gen2_i2c_sda_pdd0\t\t\tDRV_PINGROUP_ENTRY_Y(0x2044,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_spi2_sck_pcc0\t\t\tDRV_PINGROUP_ENTRY_Y(0x204c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_spi2_miso_pcc1\t\t\tDRV_PINGROUP_ENTRY_Y(0x2054,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_can1_dout_paa2\t\t\tDRV_PINGROUP_ENTRY_Y(0x3004,\t28,\t2,\t30,\t2,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_can1_din_paa3\t\t\tDRV_PINGROUP_ENTRY_Y(0x300c,\t28,\t2,\t30,\t2,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_can0_dout_paa0\t\t\tDRV_PINGROUP_ENTRY_Y(0x3014,\t28,\t2,\t30,\t2,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_can0_din_paa1\t\t\tDRV_PINGROUP_ENTRY_Y(0x301c,\t28,\t2,\t30,\t2,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_can0_stb_paa4\t\t\tDRV_PINGROUP_ENTRY_Y(0x3024,\t28,\t2,\t30,\t2,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_can0_en_paa5\t\t\tDRV_PINGROUP_ENTRY_Y(0x302c,\t28,\t2,\t30,\t2,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_soc_gpio49_paa6\t\t\tDRV_PINGROUP_ENTRY_Y(0x3034,\t28,\t2,\t30,\t2,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_can0_err_paa7\t\t\tDRV_PINGROUP_ENTRY_Y(0x303c,\t28,\t2,\t30,\t2,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_can1_stb_pbb0\t\t\tDRV_PINGROUP_ENTRY_Y(0x3044,\t28,\t2,\t30,\t2,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_can1_en_pbb1\t\t\tDRV_PINGROUP_ENTRY_Y(0x304c,\t28,\t2,\t30,\t2,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_soc_gpio50_pbb2\t\t\tDRV_PINGROUP_ENTRY_Y(0x3054,\t28,\t2,\t30,\t2,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_can1_err_pbb3\t\t\tDRV_PINGROUP_ENTRY_Y(0x305c,\t28,\t2,\t30,\t2,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_sce_error_pee0\t\t\tDRV_PINGROUP_ENTRY_Y(0x1014,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_batt_oc_pee3\t\t\tDRV_PINGROUP_ENTRY_Y(0x1024,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_bootv_ctl_n_pee7\t\t\tDRV_PINGROUP_ENTRY_Y(0x102c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_power_on_pee4\t\t\tDRV_PINGROUP_ENTRY_Y(0x103c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_soc_gpio26_pee5\t\t\tDRV_PINGROUP_ENTRY_Y(0x1044,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_soc_gpio27_pee6\t\t\tDRV_PINGROUP_ENTRY_Y(0x104c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_ao_retention_n_pee2\t\tDRV_PINGROUP_ENTRY_Y(0x1054,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_vcomp_alert_pee1\t\t\tDRV_PINGROUP_ENTRY_Y(0x105c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define\tdrive_hdmi_cec_pgg0\t\t\tDRV_PINGROUP_ENTRY_Y(0x1064,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n\nstatic const struct tegra_pingroup tegra234_aon_groups[] = {\n\tPINGROUP(touch_clk_pcc4,\tGP,\t\tTOUCH,\t\tRSVD2,\t\tRSVD3,\t\t0x2000,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(uart3_rx_pcc6,\t\tUARTC,\t\tUARTJ,\t\tRSVD2,\t\tRSVD3,\t\t0x2008,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(uart3_tx_pcc5,\t\tUARTC,\t\tUARTJ,\t\tRSVD2,\t\tRSVD3,\t\t0x2010,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(gen8_i2c_sda_pdd2,\tI2C8,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x2018,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(gen8_i2c_scl_pdd1,\tI2C8,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x2020,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(spi2_mosi_pcc2,\tSPI2,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x2028,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(gen2_i2c_scl_pcc7,\tI2C2,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x2030,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(spi2_cs0_pcc3,\t\tSPI2,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x2038,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(gen2_i2c_sda_pdd0,\tI2C2,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x2040,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(spi2_sck_pcc0,\t\tSPI2,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x2048,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(spi2_miso_pcc1,\tSPI2,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x2050,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(can1_dout_paa2,\tCAN1,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x3000,\t\t0,\tY,\t-1,\t5,\t6,\t-1,\t9,\t10,\t12),\n\tPINGROUP(can1_din_paa3,\t\tCAN1,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x3008,\t\t0,\tY,\t-1,\t5,\t6,\t-1,\t9,\t10,\t12),\n\tPINGROUP(can0_dout_paa0,\tCAN0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x3010,\t\t0,\tY,\t-1,\t5,\t6,\t-1,\t9,\t10,\t12),\n\tPINGROUP(can0_din_paa1,\t\tCAN0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x3018,\t\t0,\tY,\t-1,\t5,\t6,\t-1,\t9,\t10,\t12),\n\tPINGROUP(can0_stb_paa4,\t\tRSVD0,\t\tWDT,\t\tTSC,\t\tTSC_ALT,\t0x3020,\t\t0,\tY,\t-1,\t5,\t6,\t-1,\t9,\t10,\t12),\n\tPINGROUP(can0_en_paa5,\t\tRSVD0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x3028,\t\t0,\tY,\t-1,\t5,\t6,\t-1,\t9,\t10,\t12),\n\tPINGROUP(soc_gpio49_paa6,\tRSVD0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x3030,\t\t0,\tY,\t-1,\t5,\t6,\t-1,\t9,\t10,\t12),\n\tPINGROUP(can0_err_paa7,\t\tRSVD0,\t\tTSC,\t\tRSVD2,\t\tTSC_ALT,\t0x3038,\t\t0,\tY,\t-1,\t5,\t6,\t-1,\t9,\t10,\t12),\n\tPINGROUP(can1_stb_pbb0,\t\tRSVD0,\t\tDMIC3,\t\tDMIC5,\t\tRSVD3,\t\t0x3040,\t\t0,\tY,\t-1,\t5,\t6,\t-1,\t9,\t10,\t12),\n\tPINGROUP(can1_en_pbb1,\t\tRSVD0,\t\tDMIC3,\t\tDMIC5,\t\tRSVD3,\t\t0x3048,\t\t0,\tY,\t-1,\t5,\t6,\t-1,\t9,\t10,\t12),\n\tPINGROUP(soc_gpio50_pbb2,\tRSVD0,\t\tTSC,\t\tRSVD2,\t\tTSC_ALT,\t0x3050,\t\t0,\tY,\t-1,\t5,\t6,\t-1,\t9,\t10,\t12),\n\tPINGROUP(can1_err_pbb3,\t\tRSVD0,\t\tTSC,\t\tRSVD2,\t\tTSC_ALT,\t0x3058,\t\t0,\tY,\t-1,\t5,\t6,\t-1,\t9,\t10,\t12),\n\tPINGROUP(sce_error_pee0,\tSCE,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x1010,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(batt_oc_pee3,\t\tSOC,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x1020,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(bootv_ctl_n_pee7,\tRSVD0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x1028,\t\t0,\tY,\t-1,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(power_on_pee4,\t\tRSVD0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x1038,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(soc_gpio26_pee5,\tRSVD0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x1040,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(soc_gpio27_pee6,\tRSVD0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x1048,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(ao_retention_n_pee2,\tGPIO,\t\tLED,\t\tRSVD2,\t\tISTCTRL,\t0x1050,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(vcomp_alert_pee1,\tSOC,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x1058,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n\tPINGROUP(hdmi_cec_pgg0,\t\tHDMI,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x1060,\t\t0,\tY,\t5,\t7,\t6,\t8,\t-1,\t10,\t12),\n};\n\nstatic const struct tegra_pinctrl_soc_data tegra234_pinctrl_aon = {\n\t.pins = tegra234_aon_pins,\n\t.npins = ARRAY_SIZE(tegra234_aon_pins),\n\t.functions = tegra234_functions,\n\t.nfunctions = ARRAY_SIZE(tegra234_functions),\n\t.groups = tegra234_aon_groups,\n\t.ngroups = ARRAY_SIZE(tegra234_aon_groups),\n\t.hsm_in_mux = false,\n\t.schmitt_in_mux = true,\n\t.drvtype_in_mux = true,\n\t.sfsel_in_mux = true,\n};\n\nstatic int tegra234_pinctrl_probe(struct platform_device *pdev)\n{\n\tconst struct tegra_pinctrl_soc_data *soc = device_get_match_data(&pdev->dev);\n\n\treturn tegra_pinctrl_probe(pdev, soc);\n}\n\nstatic const struct of_device_id tegra234_pinctrl_of_match[] = {\n\t{ .compatible = \"nvidia,tegra234-pinmux\", .data = &tegra234_pinctrl},\n\t{ .compatible = \"nvidia,tegra234-pinmux-aon\", .data = &tegra234_pinctrl_aon },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, tegra234_pinctrl_of_match);\n\nstatic struct platform_driver tegra234_pinctrl_driver = {\n\t.driver = {\n\t\t.name = \"tegra234-pinctrl\",\n\t\t.of_match_table = tegra234_pinctrl_of_match,\n\t},\n\t.probe = tegra234_pinctrl_probe,\n};\n\nstatic int __init tegra234_pinctrl_init(void)\n{\n\treturn platform_driver_register(&tegra234_pinctrl_driver);\n}\narch_initcall(tegra234_pinctrl_init);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}