/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [21:0] _01_;
  wire [21:0] _02_;
  wire [24:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [3:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [21:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [6:0] celloutsig_0_34z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire celloutsig_0_63z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_63z = celloutsig_0_43z ? celloutsig_0_21z : celloutsig_0_38z;
  assign celloutsig_0_14z = !(celloutsig_0_11z ? celloutsig_0_13z : celloutsig_0_6z);
  assign celloutsig_0_7z = celloutsig_0_0z | ~(celloutsig_0_6z);
  assign celloutsig_1_5z = in_data[125] | celloutsig_1_1z;
  assign celloutsig_0_10z = ~(celloutsig_0_5z[1] ^ celloutsig_0_1z);
  assign celloutsig_0_15z = ~(celloutsig_0_2z ^ celloutsig_0_11z);
  assign celloutsig_0_3z = ~(celloutsig_0_0z ^ celloutsig_0_1z);
  assign celloutsig_0_28z = { celloutsig_0_4z, celloutsig_0_25z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_20z, celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_0z, _01_[8:1], celloutsig_0_2z } + { in_data[46:37], celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_7z, _02_[8:6], celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_16z };
  reg [2:0] _12_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _12_ <= 3'h0;
    else _12_ <= celloutsig_0_5z;
  assign _02_[8:6] = _12_;
  reg [7:0] _13_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _13_ <= 8'h00;
    else _13_ <= { celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_7z };
  assign _01_[8:1] = _13_;
  reg [24:0] _14_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _14_ <= 25'h0000000;
    else _14_ <= { celloutsig_0_25z, celloutsig_0_2z, celloutsig_0_28z, celloutsig_0_2z };
  assign { _03_[24:4], _00_, _03_[2:0] } = _14_;
  assign celloutsig_0_23z = { in_data[77:75], celloutsig_0_10z } / { 1'h1, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_19z };
  assign celloutsig_0_0z = in_data[55:51] === in_data[82:78];
  assign celloutsig_0_31z = { _01_[7:6], celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_2z } === { celloutsig_0_22z, celloutsig_0_29z, celloutsig_0_6z, celloutsig_0_23z };
  assign celloutsig_1_18z = { in_data[129:113], celloutsig_1_15z, celloutsig_1_4z } === { celloutsig_1_4z[5:4], celloutsig_1_13z, 1'h1, celloutsig_1_13z, celloutsig_1_5z, 1'h1, celloutsig_1_15z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_14z, celloutsig_1_17z, celloutsig_1_3z, celloutsig_1_15z };
  assign celloutsig_0_11z = { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z, _02_[8:6], celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_2z, _02_[7:6], celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_3z, _02_[8], _02_[6] } === { _02_[6], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_5z[2:1], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_10z };
  assign celloutsig_0_13z = { celloutsig_0_6z, _02_[8:6], _02_[8:6], celloutsig_0_6z } === { in_data[16:11], celloutsig_0_9z, celloutsig_0_7z };
  assign celloutsig_0_22z = { in_data[20:15], celloutsig_0_5z } === { celloutsig_0_11z, _01_[8:1] };
  assign celloutsig_1_1z = { in_data[163:162], celloutsig_1_0z } <= { celloutsig_1_0z[2:1], celloutsig_1_0z };
  assign celloutsig_1_12z = { celloutsig_1_0z[4:3], celloutsig_1_3z, celloutsig_1_8z } && 1'h1;
  assign celloutsig_0_9z = { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z } && { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_1_8z = ! { celloutsig_1_0z[3:1], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_6z };
  assign celloutsig_0_6z = { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z } < { in_data[13], celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_1_2z = { in_data[126], celloutsig_1_0z, celloutsig_1_1z } !== in_data[158:150];
  assign celloutsig_1_6z = celloutsig_1_4z !== { celloutsig_1_0z[6:2], celloutsig_1_1z };
  assign celloutsig_1_7z = { celloutsig_1_4z[3:2], celloutsig_1_6z } !== celloutsig_1_3z;
  assign celloutsig_0_16z = { celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_6z } !== { _02_[8:6], celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_9z };
  assign celloutsig_0_25z = { celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_4z, celloutsig_0_10z } !== { in_data[2], _02_[8:6], celloutsig_0_7z };
  assign celloutsig_0_26z = _01_[8:1] !== { _01_[6:5], celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_25z };
  assign celloutsig_1_3z = celloutsig_1_0z[2:0] | in_data[101:99];
  assign celloutsig_0_38z = & celloutsig_0_34z[6:1];
  assign celloutsig_1_14z = & { celloutsig_1_5z, celloutsig_1_4z[4:3], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_19z = & celloutsig_1_3z;
  assign celloutsig_0_1z = & in_data[89:86];
  assign celloutsig_0_4z = celloutsig_0_1z & celloutsig_0_3z;
  assign celloutsig_0_19z = celloutsig_0_16z & celloutsig_0_14z;
  assign celloutsig_0_2z = ~^ { in_data[65:64], celloutsig_0_1z };
  assign celloutsig_0_29z = ~^ { celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_26z, celloutsig_0_26z, celloutsig_0_23z, celloutsig_0_0z };
  assign celloutsig_0_5z = { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z } << { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_4z = in_data[149:144] << { celloutsig_1_0z[5:3], celloutsig_1_3z };
  assign celloutsig_0_34z = { celloutsig_0_13z, celloutsig_0_29z, celloutsig_0_10z, celloutsig_0_29z, celloutsig_0_31z, celloutsig_0_21z, celloutsig_0_11z } - { _02_[7:6], _02_[8:6], celloutsig_0_19z, celloutsig_0_9z };
  assign celloutsig_1_0z = in_data[189:183] - in_data[108:102];
  assign celloutsig_0_43z = ~((celloutsig_0_11z & celloutsig_0_22z) | celloutsig_0_10z);
  assign celloutsig_1_15z = ~((celloutsig_1_1z & celloutsig_1_0z[6]) | celloutsig_1_6z);
  assign celloutsig_1_16z = ~((celloutsig_1_5z & celloutsig_1_6z) | in_data[191]);
  assign celloutsig_0_12z = ~((celloutsig_0_0z & _02_[8]) | celloutsig_0_6z);
  assign celloutsig_0_21z = ~((celloutsig_0_12z & celloutsig_0_2z) | celloutsig_0_16z);
  assign celloutsig_0_62z = ~((celloutsig_0_16z & _03_[24]) | (celloutsig_0_43z & celloutsig_0_22z));
  assign celloutsig_1_13z = ~((celloutsig_1_1z & celloutsig_1_5z) | (celloutsig_1_1z & celloutsig_1_2z));
  assign celloutsig_1_17z = ~((celloutsig_1_8z & celloutsig_1_16z) | (celloutsig_1_12z & celloutsig_1_2z));
  assign celloutsig_0_20z = ~((celloutsig_0_10z & celloutsig_0_5z[0]) | (celloutsig_0_7z & celloutsig_0_7z));
  assign { _01_[21:9], _01_[0] } = { celloutsig_0_4z, celloutsig_0_25z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_20z, celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_2z };
  assign { _02_[21:9], _02_[5:0] } = { in_data[46:37], celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_16z };
  assign _03_[3] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_62z, celloutsig_0_63z };
endmodule
