This DFX project demonstrates internal clocks of 2 RPs sharing one VNOC column
<p align="center"><sup>Copyright&copy; 2021 Xilinx</sup></p>
