Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Dec  4 15:01:57 2024
| Host         : Macbook-SE-M16-Pepper running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Display_system_timing_summary_routed.rpt -pb Display_system_timing_summary_routed.pb -rpx Display_system_timing_summary_routed.rpx -warn_on_violation
| Design       : Display_system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     149         
TIMING-18  Warning           Missing input or output delay   15          
TIMING-20  Warning           Non-clocked latch               8           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (297)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (363)
5. checking no_input_delay (11)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (297)
--------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg_rep/DOADO[0] (HIGH)

 There are 127 register/latch pins with no clock driven by root clock pin: clk_div_inst/clk_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divClock_inst/clk_out_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (363)
--------------------------------------------------
 There are 363 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.780        0.000                      0                 3313        0.069        0.000                      0                 3313        4.500        0.000                       0                  1708  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.780        0.000                      0                 3313        0.069        0.000                      0                 3313        4.500        0.000                       0                  1708  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.780ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 cdisplay/memory/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[3][0][22]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.013ns  (logic 2.038ns (22.613%)  route 6.975ns (77.387%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.560     5.081    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X34Y37         FDCE                                         r  cdisplay/memory/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDCE (Prop_fdce_C_Q)         0.518     5.599 f  cdisplay/memory/col_reg[31]/Q
                         net (fo=8, routed)           0.828     6.427    cdisplay/memory/col_reg_n_0_[31]
    SLICE_X36Y37         LUT4 (Prop_lut4_I1_O)        0.124     6.551 f  cdisplay/memory/memory_array[3][15][23]_i_35/O
                         net (fo=1, routed)           0.940     7.491    cdisplay/memory/memory_array[3][15][23]_i_35_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I2_O)        0.124     7.615 f  cdisplay/memory/memory_array[3][15][23]_i_29/O
                         net (fo=2, routed)           0.660     8.275    cdisplay/memory/memory_array[3][15][23]_i_29_n_0
    SLICE_X36Y36         LUT3 (Prop_lut3_I0_O)        0.150     8.425 f  cdisplay/memory/memory_array[3][15][23]_i_17/O
                         net (fo=2, routed)           0.661     9.086    cdisplay/memory/memory_array[3][15][23]_i_17_n_0
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.352     9.438 f  cdisplay/memory/memory_array[3][8][23]_i_5/O
                         net (fo=6, routed)           0.621    10.059    cdisplay/memory/memory_array[3][8][23]_i_5_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I0_O)        0.326    10.385 f  cdisplay/memory/memory_array[3][1][23]_i_4/O
                         net (fo=5, routed)           0.722    11.107    cdisplay/memory/memory_array[3][1][23]_i_4_n_0
    SLICE_X40Y43         LUT2 (Prop_lut2_I1_O)        0.118    11.225 r  cdisplay/memory/memory_array[3][1][23]_i_3/O
                         net (fo=2, routed)           0.903    12.128    cdisplay/memory/memory_array[3][1][23]_i_3_n_0
    SLICE_X37Y40         LUT6 (Prop_lut6_I2_O)        0.326    12.454 r  cdisplay/memory/memory_array[3][0][23]_i_1/O
                         net (fo=24, routed)          1.640    14.094    cdisplay/memory/memory_array[3][0][23]_i_1_n_0
    SLICE_X5Y37          FDCE                                         r  cdisplay/memory/memory_array_reg[3][0][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.513    14.854    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X5Y37          FDCE                                         r  cdisplay/memory/memory_array_reg[3][0][22]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X5Y37          FDCE (Setup_fdce_C_CE)      -0.205    14.874    cdisplay/memory/memory_array_reg[3][0][22]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                         -14.094    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.797ns  (required time - arrival time)
  Source:                 cdisplay/memory/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[3][0][0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.990ns  (logic 2.038ns (22.671%)  route 6.952ns (77.329%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.560     5.081    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X34Y37         FDCE                                         r  cdisplay/memory/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDCE (Prop_fdce_C_Q)         0.518     5.599 f  cdisplay/memory/col_reg[31]/Q
                         net (fo=8, routed)           0.828     6.427    cdisplay/memory/col_reg_n_0_[31]
    SLICE_X36Y37         LUT4 (Prop_lut4_I1_O)        0.124     6.551 f  cdisplay/memory/memory_array[3][15][23]_i_35/O
                         net (fo=1, routed)           0.940     7.491    cdisplay/memory/memory_array[3][15][23]_i_35_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I2_O)        0.124     7.615 f  cdisplay/memory/memory_array[3][15][23]_i_29/O
                         net (fo=2, routed)           0.660     8.275    cdisplay/memory/memory_array[3][15][23]_i_29_n_0
    SLICE_X36Y36         LUT3 (Prop_lut3_I0_O)        0.150     8.425 f  cdisplay/memory/memory_array[3][15][23]_i_17/O
                         net (fo=2, routed)           0.661     9.086    cdisplay/memory/memory_array[3][15][23]_i_17_n_0
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.352     9.438 f  cdisplay/memory/memory_array[3][8][23]_i_5/O
                         net (fo=6, routed)           0.621    10.059    cdisplay/memory/memory_array[3][8][23]_i_5_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I0_O)        0.326    10.385 f  cdisplay/memory/memory_array[3][1][23]_i_4/O
                         net (fo=5, routed)           0.722    11.107    cdisplay/memory/memory_array[3][1][23]_i_4_n_0
    SLICE_X40Y43         LUT2 (Prop_lut2_I1_O)        0.118    11.225 r  cdisplay/memory/memory_array[3][1][23]_i_3/O
                         net (fo=2, routed)           0.903    12.128    cdisplay/memory/memory_array[3][1][23]_i_3_n_0
    SLICE_X37Y40         LUT6 (Prop_lut6_I2_O)        0.326    12.454 r  cdisplay/memory/memory_array[3][0][23]_i_1/O
                         net (fo=24, routed)          1.617    14.071    cdisplay/memory/memory_array[3][0][23]_i_1_n_0
    SLICE_X7Y31          FDCE                                         r  cdisplay/memory/memory_array_reg[3][0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.507    14.848    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X7Y31          FDCE                                         r  cdisplay/memory/memory_array_reg[3][0][0]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X7Y31          FDCE (Setup_fdce_C_CE)      -0.205    14.868    cdisplay/memory/memory_array_reg[3][0][0]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                         -14.071    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.797ns  (required time - arrival time)
  Source:                 cdisplay/memory/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[3][0][1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.990ns  (logic 2.038ns (22.671%)  route 6.952ns (77.329%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.560     5.081    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X34Y37         FDCE                                         r  cdisplay/memory/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDCE (Prop_fdce_C_Q)         0.518     5.599 f  cdisplay/memory/col_reg[31]/Q
                         net (fo=8, routed)           0.828     6.427    cdisplay/memory/col_reg_n_0_[31]
    SLICE_X36Y37         LUT4 (Prop_lut4_I1_O)        0.124     6.551 f  cdisplay/memory/memory_array[3][15][23]_i_35/O
                         net (fo=1, routed)           0.940     7.491    cdisplay/memory/memory_array[3][15][23]_i_35_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I2_O)        0.124     7.615 f  cdisplay/memory/memory_array[3][15][23]_i_29/O
                         net (fo=2, routed)           0.660     8.275    cdisplay/memory/memory_array[3][15][23]_i_29_n_0
    SLICE_X36Y36         LUT3 (Prop_lut3_I0_O)        0.150     8.425 f  cdisplay/memory/memory_array[3][15][23]_i_17/O
                         net (fo=2, routed)           0.661     9.086    cdisplay/memory/memory_array[3][15][23]_i_17_n_0
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.352     9.438 f  cdisplay/memory/memory_array[3][8][23]_i_5/O
                         net (fo=6, routed)           0.621    10.059    cdisplay/memory/memory_array[3][8][23]_i_5_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I0_O)        0.326    10.385 f  cdisplay/memory/memory_array[3][1][23]_i_4/O
                         net (fo=5, routed)           0.722    11.107    cdisplay/memory/memory_array[3][1][23]_i_4_n_0
    SLICE_X40Y43         LUT2 (Prop_lut2_I1_O)        0.118    11.225 r  cdisplay/memory/memory_array[3][1][23]_i_3/O
                         net (fo=2, routed)           0.903    12.128    cdisplay/memory/memory_array[3][1][23]_i_3_n_0
    SLICE_X37Y40         LUT6 (Prop_lut6_I2_O)        0.326    12.454 r  cdisplay/memory/memory_array[3][0][23]_i_1/O
                         net (fo=24, routed)          1.617    14.071    cdisplay/memory/memory_array[3][0][23]_i_1_n_0
    SLICE_X7Y31          FDCE                                         r  cdisplay/memory/memory_array_reg[3][0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.507    14.848    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X7Y31          FDCE                                         r  cdisplay/memory/memory_array_reg[3][0][1]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X7Y31          FDCE (Setup_fdce_C_CE)      -0.205    14.868    cdisplay/memory/memory_array_reg[3][0][1]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                         -14.071    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.797ns  (required time - arrival time)
  Source:                 cdisplay/memory/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[3][0][5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.990ns  (logic 2.038ns (22.671%)  route 6.952ns (77.329%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.560     5.081    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X34Y37         FDCE                                         r  cdisplay/memory/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDCE (Prop_fdce_C_Q)         0.518     5.599 f  cdisplay/memory/col_reg[31]/Q
                         net (fo=8, routed)           0.828     6.427    cdisplay/memory/col_reg_n_0_[31]
    SLICE_X36Y37         LUT4 (Prop_lut4_I1_O)        0.124     6.551 f  cdisplay/memory/memory_array[3][15][23]_i_35/O
                         net (fo=1, routed)           0.940     7.491    cdisplay/memory/memory_array[3][15][23]_i_35_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I2_O)        0.124     7.615 f  cdisplay/memory/memory_array[3][15][23]_i_29/O
                         net (fo=2, routed)           0.660     8.275    cdisplay/memory/memory_array[3][15][23]_i_29_n_0
    SLICE_X36Y36         LUT3 (Prop_lut3_I0_O)        0.150     8.425 f  cdisplay/memory/memory_array[3][15][23]_i_17/O
                         net (fo=2, routed)           0.661     9.086    cdisplay/memory/memory_array[3][15][23]_i_17_n_0
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.352     9.438 f  cdisplay/memory/memory_array[3][8][23]_i_5/O
                         net (fo=6, routed)           0.621    10.059    cdisplay/memory/memory_array[3][8][23]_i_5_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I0_O)        0.326    10.385 f  cdisplay/memory/memory_array[3][1][23]_i_4/O
                         net (fo=5, routed)           0.722    11.107    cdisplay/memory/memory_array[3][1][23]_i_4_n_0
    SLICE_X40Y43         LUT2 (Prop_lut2_I1_O)        0.118    11.225 r  cdisplay/memory/memory_array[3][1][23]_i_3/O
                         net (fo=2, routed)           0.903    12.128    cdisplay/memory/memory_array[3][1][23]_i_3_n_0
    SLICE_X37Y40         LUT6 (Prop_lut6_I2_O)        0.326    12.454 r  cdisplay/memory/memory_array[3][0][23]_i_1/O
                         net (fo=24, routed)          1.617    14.071    cdisplay/memory/memory_array[3][0][23]_i_1_n_0
    SLICE_X7Y31          FDCE                                         r  cdisplay/memory/memory_array_reg[3][0][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.507    14.848    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X7Y31          FDCE                                         r  cdisplay/memory/memory_array_reg[3][0][5]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X7Y31          FDCE (Setup_fdce_C_CE)      -0.205    14.868    cdisplay/memory/memory_array_reg[3][0][5]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                         -14.071    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.864ns  (required time - arrival time)
  Source:                 cdisplay/memory/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[3][0][18]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.860ns  (logic 2.038ns (23.003%)  route 6.822ns (76.997%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.560     5.081    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X34Y37         FDCE                                         r  cdisplay/memory/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDCE (Prop_fdce_C_Q)         0.518     5.599 f  cdisplay/memory/col_reg[31]/Q
                         net (fo=8, routed)           0.828     6.427    cdisplay/memory/col_reg_n_0_[31]
    SLICE_X36Y37         LUT4 (Prop_lut4_I1_O)        0.124     6.551 f  cdisplay/memory/memory_array[3][15][23]_i_35/O
                         net (fo=1, routed)           0.940     7.491    cdisplay/memory/memory_array[3][15][23]_i_35_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I2_O)        0.124     7.615 f  cdisplay/memory/memory_array[3][15][23]_i_29/O
                         net (fo=2, routed)           0.660     8.275    cdisplay/memory/memory_array[3][15][23]_i_29_n_0
    SLICE_X36Y36         LUT3 (Prop_lut3_I0_O)        0.150     8.425 f  cdisplay/memory/memory_array[3][15][23]_i_17/O
                         net (fo=2, routed)           0.661     9.086    cdisplay/memory/memory_array[3][15][23]_i_17_n_0
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.352     9.438 f  cdisplay/memory/memory_array[3][8][23]_i_5/O
                         net (fo=6, routed)           0.621    10.059    cdisplay/memory/memory_array[3][8][23]_i_5_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I0_O)        0.326    10.385 f  cdisplay/memory/memory_array[3][1][23]_i_4/O
                         net (fo=5, routed)           0.722    11.107    cdisplay/memory/memory_array[3][1][23]_i_4_n_0
    SLICE_X40Y43         LUT2 (Prop_lut2_I1_O)        0.118    11.225 r  cdisplay/memory/memory_array[3][1][23]_i_3/O
                         net (fo=2, routed)           0.903    12.128    cdisplay/memory/memory_array[3][1][23]_i_3_n_0
    SLICE_X37Y40         LUT6 (Prop_lut6_I2_O)        0.326    12.454 r  cdisplay/memory/memory_array[3][0][23]_i_1/O
                         net (fo=24, routed)          1.487    13.941    cdisplay/memory/memory_array[3][0][23]_i_1_n_0
    SLICE_X9Y34          FDCE                                         r  cdisplay/memory/memory_array_reg[3][0][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.444    14.785    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X9Y34          FDCE                                         r  cdisplay/memory/memory_array_reg[3][0][18]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X9Y34          FDCE (Setup_fdce_C_CE)      -0.205    14.805    cdisplay/memory/memory_array_reg[3][0][18]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -13.941    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.864ns  (required time - arrival time)
  Source:                 cdisplay/memory/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[3][0][19]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.860ns  (logic 2.038ns (23.003%)  route 6.822ns (76.997%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.560     5.081    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X34Y37         FDCE                                         r  cdisplay/memory/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDCE (Prop_fdce_C_Q)         0.518     5.599 f  cdisplay/memory/col_reg[31]/Q
                         net (fo=8, routed)           0.828     6.427    cdisplay/memory/col_reg_n_0_[31]
    SLICE_X36Y37         LUT4 (Prop_lut4_I1_O)        0.124     6.551 f  cdisplay/memory/memory_array[3][15][23]_i_35/O
                         net (fo=1, routed)           0.940     7.491    cdisplay/memory/memory_array[3][15][23]_i_35_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I2_O)        0.124     7.615 f  cdisplay/memory/memory_array[3][15][23]_i_29/O
                         net (fo=2, routed)           0.660     8.275    cdisplay/memory/memory_array[3][15][23]_i_29_n_0
    SLICE_X36Y36         LUT3 (Prop_lut3_I0_O)        0.150     8.425 f  cdisplay/memory/memory_array[3][15][23]_i_17/O
                         net (fo=2, routed)           0.661     9.086    cdisplay/memory/memory_array[3][15][23]_i_17_n_0
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.352     9.438 f  cdisplay/memory/memory_array[3][8][23]_i_5/O
                         net (fo=6, routed)           0.621    10.059    cdisplay/memory/memory_array[3][8][23]_i_5_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I0_O)        0.326    10.385 f  cdisplay/memory/memory_array[3][1][23]_i_4/O
                         net (fo=5, routed)           0.722    11.107    cdisplay/memory/memory_array[3][1][23]_i_4_n_0
    SLICE_X40Y43         LUT2 (Prop_lut2_I1_O)        0.118    11.225 r  cdisplay/memory/memory_array[3][1][23]_i_3/O
                         net (fo=2, routed)           0.903    12.128    cdisplay/memory/memory_array[3][1][23]_i_3_n_0
    SLICE_X37Y40         LUT6 (Prop_lut6_I2_O)        0.326    12.454 r  cdisplay/memory/memory_array[3][0][23]_i_1/O
                         net (fo=24, routed)          1.487    13.941    cdisplay/memory/memory_array[3][0][23]_i_1_n_0
    SLICE_X9Y34          FDCE                                         r  cdisplay/memory/memory_array_reg[3][0][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.444    14.785    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X9Y34          FDCE                                         r  cdisplay/memory/memory_array_reg[3][0][19]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X9Y34          FDCE (Setup_fdce_C_CE)      -0.205    14.805    cdisplay/memory/memory_array_reg[3][0][19]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -13.941    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.864ns  (required time - arrival time)
  Source:                 cdisplay/memory/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[3][0][20]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.860ns  (logic 2.038ns (23.003%)  route 6.822ns (76.997%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.560     5.081    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X34Y37         FDCE                                         r  cdisplay/memory/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDCE (Prop_fdce_C_Q)         0.518     5.599 f  cdisplay/memory/col_reg[31]/Q
                         net (fo=8, routed)           0.828     6.427    cdisplay/memory/col_reg_n_0_[31]
    SLICE_X36Y37         LUT4 (Prop_lut4_I1_O)        0.124     6.551 f  cdisplay/memory/memory_array[3][15][23]_i_35/O
                         net (fo=1, routed)           0.940     7.491    cdisplay/memory/memory_array[3][15][23]_i_35_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I2_O)        0.124     7.615 f  cdisplay/memory/memory_array[3][15][23]_i_29/O
                         net (fo=2, routed)           0.660     8.275    cdisplay/memory/memory_array[3][15][23]_i_29_n_0
    SLICE_X36Y36         LUT3 (Prop_lut3_I0_O)        0.150     8.425 f  cdisplay/memory/memory_array[3][15][23]_i_17/O
                         net (fo=2, routed)           0.661     9.086    cdisplay/memory/memory_array[3][15][23]_i_17_n_0
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.352     9.438 f  cdisplay/memory/memory_array[3][8][23]_i_5/O
                         net (fo=6, routed)           0.621    10.059    cdisplay/memory/memory_array[3][8][23]_i_5_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I0_O)        0.326    10.385 f  cdisplay/memory/memory_array[3][1][23]_i_4/O
                         net (fo=5, routed)           0.722    11.107    cdisplay/memory/memory_array[3][1][23]_i_4_n_0
    SLICE_X40Y43         LUT2 (Prop_lut2_I1_O)        0.118    11.225 r  cdisplay/memory/memory_array[3][1][23]_i_3/O
                         net (fo=2, routed)           0.903    12.128    cdisplay/memory/memory_array[3][1][23]_i_3_n_0
    SLICE_X37Y40         LUT6 (Prop_lut6_I2_O)        0.326    12.454 r  cdisplay/memory/memory_array[3][0][23]_i_1/O
                         net (fo=24, routed)          1.487    13.941    cdisplay/memory/memory_array[3][0][23]_i_1_n_0
    SLICE_X9Y34          FDCE                                         r  cdisplay/memory/memory_array_reg[3][0][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.444    14.785    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X9Y34          FDCE                                         r  cdisplay/memory/memory_array_reg[3][0][20]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X9Y34          FDCE (Setup_fdce_C_CE)      -0.205    14.805    cdisplay/memory/memory_array_reg[3][0][20]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -13.941    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.911ns  (required time - arrival time)
  Source:                 cdisplay/memory/row_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/col_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.845ns  (logic 1.556ns (17.592%)  route 7.289ns (82.408%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.560     5.081    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X31Y36         FDCE                                         r  cdisplay/memory/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  cdisplay/memory/row_reg[0]/Q
                         net (fo=12, routed)          0.668     6.205    cdisplay/memory/row[0]
    SLICE_X31Y36         LUT2 (Prop_lut2_I1_O)        0.153     6.358 f  cdisplay/memory/memory_array[1][15][23]_i_10/O
                         net (fo=245, routed)         1.726     8.084    cdisplay/memory/memory_array[1][15][23]_i_10_n_0
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.327     8.411 r  cdisplay/memory/col[31]_i_479/O
                         net (fo=1, routed)           0.567     8.978    cdisplay/memory/col[31]_i_479_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I0_O)        0.124     9.102 f  cdisplay/memory/col[31]_i_167/O
                         net (fo=1, routed)           0.963    10.065    cdisplay/memory/col[31]_i_167_n_0
    SLICE_X6Y44          LUT6 (Prop_lut6_I4_O)        0.124    10.189 r  cdisplay/memory/col[31]_i_56/O
                         net (fo=1, routed)           0.744    10.933    cdisplay/memory/col[31]_i_56_n_0
    SLICE_X8Y44          LUT5 (Prop_lut5_I1_O)        0.124    11.057 r  cdisplay/memory/col[31]_i_21/O
                         net (fo=1, routed)           1.265    12.322    cdisplay/memory/col[31]_i_21_n_0
    SLICE_X31Y32         LUT6 (Prop_lut6_I2_O)        0.124    12.446 f  cdisplay/memory/col[31]_i_4/O
                         net (fo=3, routed)           0.426    12.872    cdisplay/memory/col[31]_i_4_n_0
    SLICE_X31Y33         LUT6 (Prop_lut6_I2_O)        0.124    12.996 r  cdisplay/memory/col[31]_i_1/O
                         net (fo=32, routed)          0.931    13.926    cdisplay/memory/col[31]_i_1_n_0
    SLICE_X34Y37         FDCE                                         r  cdisplay/memory/col_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.440    14.781    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X34Y37         FDCE                                         r  cdisplay/memory/col_reg[30]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X34Y37         FDCE (Setup_fdce_C_CE)      -0.169    14.837    cdisplay/memory/col_reg[30]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -13.926    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.911ns  (required time - arrival time)
  Source:                 cdisplay/memory/row_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/col_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.845ns  (logic 1.556ns (17.592%)  route 7.289ns (82.408%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.560     5.081    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X31Y36         FDCE                                         r  cdisplay/memory/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  cdisplay/memory/row_reg[0]/Q
                         net (fo=12, routed)          0.668     6.205    cdisplay/memory/row[0]
    SLICE_X31Y36         LUT2 (Prop_lut2_I1_O)        0.153     6.358 f  cdisplay/memory/memory_array[1][15][23]_i_10/O
                         net (fo=245, routed)         1.726     8.084    cdisplay/memory/memory_array[1][15][23]_i_10_n_0
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.327     8.411 r  cdisplay/memory/col[31]_i_479/O
                         net (fo=1, routed)           0.567     8.978    cdisplay/memory/col[31]_i_479_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I0_O)        0.124     9.102 f  cdisplay/memory/col[31]_i_167/O
                         net (fo=1, routed)           0.963    10.065    cdisplay/memory/col[31]_i_167_n_0
    SLICE_X6Y44          LUT6 (Prop_lut6_I4_O)        0.124    10.189 r  cdisplay/memory/col[31]_i_56/O
                         net (fo=1, routed)           0.744    10.933    cdisplay/memory/col[31]_i_56_n_0
    SLICE_X8Y44          LUT5 (Prop_lut5_I1_O)        0.124    11.057 r  cdisplay/memory/col[31]_i_21/O
                         net (fo=1, routed)           1.265    12.322    cdisplay/memory/col[31]_i_21_n_0
    SLICE_X31Y32         LUT6 (Prop_lut6_I2_O)        0.124    12.446 f  cdisplay/memory/col[31]_i_4/O
                         net (fo=3, routed)           0.426    12.872    cdisplay/memory/col[31]_i_4_n_0
    SLICE_X31Y33         LUT6 (Prop_lut6_I2_O)        0.124    12.996 r  cdisplay/memory/col[31]_i_1/O
                         net (fo=32, routed)          0.931    13.926    cdisplay/memory/col[31]_i_1_n_0
    SLICE_X34Y37         FDCE                                         r  cdisplay/memory/col_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.440    14.781    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X34Y37         FDCE                                         r  cdisplay/memory/col_reg[31]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X34Y37         FDCE (Setup_fdce_C_CE)      -0.169    14.837    cdisplay/memory/col_reg[31]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -13.926    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 cdisplay/memory/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[3][0][23]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.919ns  (logic 2.038ns (22.849%)  route 6.881ns (77.151%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.560     5.081    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X34Y37         FDCE                                         r  cdisplay/memory/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDCE (Prop_fdce_C_Q)         0.518     5.599 f  cdisplay/memory/col_reg[31]/Q
                         net (fo=8, routed)           0.828     6.427    cdisplay/memory/col_reg_n_0_[31]
    SLICE_X36Y37         LUT4 (Prop_lut4_I1_O)        0.124     6.551 f  cdisplay/memory/memory_array[3][15][23]_i_35/O
                         net (fo=1, routed)           0.940     7.491    cdisplay/memory/memory_array[3][15][23]_i_35_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I2_O)        0.124     7.615 f  cdisplay/memory/memory_array[3][15][23]_i_29/O
                         net (fo=2, routed)           0.660     8.275    cdisplay/memory/memory_array[3][15][23]_i_29_n_0
    SLICE_X36Y36         LUT3 (Prop_lut3_I0_O)        0.150     8.425 f  cdisplay/memory/memory_array[3][15][23]_i_17/O
                         net (fo=2, routed)           0.661     9.086    cdisplay/memory/memory_array[3][15][23]_i_17_n_0
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.352     9.438 f  cdisplay/memory/memory_array[3][8][23]_i_5/O
                         net (fo=6, routed)           0.621    10.059    cdisplay/memory/memory_array[3][8][23]_i_5_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I0_O)        0.326    10.385 f  cdisplay/memory/memory_array[3][1][23]_i_4/O
                         net (fo=5, routed)           0.722    11.107    cdisplay/memory/memory_array[3][1][23]_i_4_n_0
    SLICE_X40Y43         LUT2 (Prop_lut2_I1_O)        0.118    11.225 r  cdisplay/memory/memory_array[3][1][23]_i_3/O
                         net (fo=2, routed)           0.903    12.128    cdisplay/memory/memory_array[3][1][23]_i_3_n_0
    SLICE_X37Y40         LUT6 (Prop_lut6_I2_O)        0.326    12.454 r  cdisplay/memory/memory_array[3][0][23]_i_1/O
                         net (fo=24, routed)          1.546    14.001    cdisplay/memory/memory_array[3][0][23]_i_1_n_0
    SLICE_X2Y41          FDCE                                         r  cdisplay/memory/memory_array_reg[3][0][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.518    14.859    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X2Y41          FDCE                                         r  cdisplay/memory/memory_array_reg[3][0][23]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X2Y41          FDCE (Setup_fdce_C_CE)      -0.169    14.915    cdisplay/memory/memory_array_reg[3][0][23]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                         -14.001    
  -------------------------------------------------------------------
                         slack                                  0.914    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 cdisplay/memory/memory_array_reg[1][11][17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[0][11][17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.973%)  route 0.237ns (56.027%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.555     1.438    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X35Y31         FDCE                                         r  cdisplay/memory/memory_array_reg[1][11][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  cdisplay/memory/memory_array_reg[1][11][17]/Q
                         net (fo=3, routed)           0.237     1.816    cdisplay/memory/memory_array_reg_n_0_[1][11][17]
    SLICE_X37Y31         LUT4 (Prop_lut4_I3_O)        0.045     1.861 r  cdisplay/memory/memory_array[0][11][17]_i_1/O
                         net (fo=1, routed)           0.000     1.861    cdisplay/memory/memory_array[0][11][17]_i_1_n_0
    SLICE_X37Y31         FDCE                                         r  cdisplay/memory/memory_array_reg[0][11][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.823     1.950    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X37Y31         FDCE                                         r  cdisplay/memory/memory_array_reg[0][11][17]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X37Y31         FDCE (Hold_fdce_C_D)         0.091     1.792    cdisplay/memory/memory_array_reg[0][11][17]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 cdisplay/memory/memory_array_reg[1][12][18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[0][12][18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.209ns (44.687%)  route 0.259ns (55.313%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.567     1.450    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X14Y48         FDCE                                         r  cdisplay/memory/memory_array_reg[1][12][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDCE (Prop_fdce_C_Q)         0.164     1.614 r  cdisplay/memory/memory_array_reg[1][12][18]/Q
                         net (fo=3, routed)           0.259     1.873    cdisplay/memory/memory_array_reg_n_0_[1][12][18]
    SLICE_X12Y50         LUT4 (Prop_lut4_I3_O)        0.045     1.918 r  cdisplay/memory/memory_array[0][12][18]_i_1/O
                         net (fo=1, routed)           0.000     1.918    cdisplay/memory/memory_array[0][12][18]_i_1_n_0
    SLICE_X12Y50         FDCE                                         r  cdisplay/memory/memory_array_reg[0][12][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.834     1.962    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X12Y50         FDCE                                         r  cdisplay/memory/memory_array_reg[0][12][18]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X12Y50         FDCE (Hold_fdce_C_D)         0.120     1.838    cdisplay/memory/memory_array_reg[0][12][18]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 cdisplay/memory/memory_array_reg[3][13][18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[2][13][18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.209ns (43.033%)  route 0.277ns (56.967%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.567     1.450    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X14Y49         FDCE                                         r  cdisplay/memory/memory_array_reg[3][13][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDCE (Prop_fdce_C_Q)         0.164     1.614 r  cdisplay/memory/memory_array_reg[3][13][18]/Q
                         net (fo=3, routed)           0.277     1.891    cdisplay/memory/memory_array_reg_n_0_[3][13][18]
    SLICE_X14Y50         LUT4 (Prop_lut4_I3_O)        0.045     1.936 r  cdisplay/memory/memory_array[2][13][18]_i_1/O
                         net (fo=1, routed)           0.000     1.936    cdisplay/memory/memory_array[2][13][18]_i_1_n_0
    SLICE_X14Y50         FDCE                                         r  cdisplay/memory/memory_array_reg[2][13][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.834     1.962    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X14Y50         FDCE                                         r  cdisplay/memory/memory_array_reg[2][13][18]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X14Y50         FDCE (Hold_fdce_C_D)         0.120     1.838    cdisplay/memory/memory_array_reg[2][13][18]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 cdisplay/memory/memory_array_reg[1][10][18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[0][10][18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.464%)  route 0.310ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.565     1.448    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X9Y50          FDCE                                         r  cdisplay/memory/memory_array_reg[1][10][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  cdisplay/memory/memory_array_reg[1][10][18]/Q
                         net (fo=3, routed)           0.310     1.900    cdisplay/memory/memory_array_reg_n_0_[1][10][18]
    SLICE_X10Y49         LUT4 (Prop_lut4_I3_O)        0.045     1.945 r  cdisplay/memory/memory_array[0][10][18]_i_1/O
                         net (fo=1, routed)           0.000     1.945    cdisplay/memory/memory_array[0][10][18]_i_1_n_0
    SLICE_X10Y49         FDCE                                         r  cdisplay/memory/memory_array_reg[0][10][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.837     1.964    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X10Y49         FDCE                                         r  cdisplay/memory/memory_array_reg[0][10][18]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X10Y49         FDCE (Hold_fdce_C_D)         0.120     1.840    cdisplay/memory/memory_array_reg[0][10][18]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 cdisplay/memory/memory_array_reg[1][7][15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[0][7][15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.209ns (44.616%)  route 0.259ns (55.384%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.552     1.435    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X34Y28         FDCE                                         r  cdisplay/memory/memory_array_reg[1][7][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDCE (Prop_fdce_C_Q)         0.164     1.599 r  cdisplay/memory/memory_array_reg[1][7][15]/Q
                         net (fo=3, routed)           0.259     1.859    cdisplay/memory/memory_array_reg_n_0_[1][7][15]
    SLICE_X37Y30         LUT4 (Prop_lut4_I3_O)        0.045     1.904 r  cdisplay/memory/memory_array[0][7][15]_i_1/O
                         net (fo=1, routed)           0.000     1.904    cdisplay/memory/memory_array[0][7][15]_i_1_n_0
    SLICE_X37Y30         FDCE                                         r  cdisplay/memory/memory_array_reg[0][7][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.822     1.949    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X37Y30         FDCE                                         r  cdisplay/memory/memory_array_reg[0][7][15]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X37Y30         FDCE (Hold_fdce_C_D)         0.092     1.792    cdisplay/memory/memory_array_reg[0][7][15]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 cdisplay/memory/memory_array_reg[1][15][7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[0][15][7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.186ns (38.921%)  route 0.292ns (61.079%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.553     1.436    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X35Y29         FDCE                                         r  cdisplay/memory/memory_array_reg[1][15][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  cdisplay/memory/memory_array_reg[1][15][7]/Q
                         net (fo=3, routed)           0.292     1.869    cdisplay/memory/memory_array_reg_n_0_[1][15][7]
    SLICE_X37Y34         LUT4 (Prop_lut4_I3_O)        0.045     1.914 r  cdisplay/memory/memory_array[0][15][7]_i_1/O
                         net (fo=1, routed)           0.000     1.914    cdisplay/memory/memory_array[0][15][7]_i_1_n_0
    SLICE_X37Y34         FDCE                                         r  cdisplay/memory/memory_array_reg[0][15][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.826     1.953    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X37Y34         FDCE                                         r  cdisplay/memory/memory_array_reg[0][15][7]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X37Y34         FDCE (Hold_fdce_C_D)         0.091     1.795    cdisplay/memory/memory_array_reg[0][15][7]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 cdisplay/memory/memory_array_reg[3][12][9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[2][12][9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.186ns (39.108%)  route 0.290ns (60.892%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.560     1.443    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X33Y37         FDCE                                         r  cdisplay/memory/memory_array_reg[3][12][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  cdisplay/memory/memory_array_reg[3][12][9]/Q
                         net (fo=3, routed)           0.290     1.874    cdisplay/memory/memory_array_reg_n_0_[3][12][9]
    SLICE_X40Y37         LUT4 (Prop_lut4_I3_O)        0.045     1.919 r  cdisplay/memory/memory_array[2][12][9]_i_1/O
                         net (fo=1, routed)           0.000     1.919    cdisplay/memory/memory_array[2][12][9]_i_1_n_0
    SLICE_X40Y37         FDCE                                         r  cdisplay/memory/memory_array_reg[2][12][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.829     1.956    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X40Y37         FDCE                                         r  cdisplay/memory/memory_array_reg[2][12][9]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X40Y37         FDCE (Hold_fdce_C_D)         0.092     1.799    cdisplay/memory/memory_array_reg[2][12][9]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 cdisplay/memory/memory_array_reg[3][12][10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[2][12][10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.186ns (38.883%)  route 0.292ns (61.117%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.560     1.443    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X33Y37         FDCE                                         r  cdisplay/memory/memory_array_reg[3][12][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  cdisplay/memory/memory_array_reg[3][12][10]/Q
                         net (fo=3, routed)           0.292     1.876    cdisplay/memory/memory_array_reg_n_0_[3][12][10]
    SLICE_X40Y37         LUT4 (Prop_lut4_I3_O)        0.045     1.921 r  cdisplay/memory/memory_array[2][12][10]_i_1/O
                         net (fo=1, routed)           0.000     1.921    cdisplay/memory/memory_array[2][12][10]_i_1_n_0
    SLICE_X40Y37         FDCE                                         r  cdisplay/memory/memory_array_reg[2][12][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.829     1.956    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X40Y37         FDCE                                         r  cdisplay/memory/memory_array_reg[2][12][10]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X40Y37         FDCE (Hold_fdce_C_D)         0.091     1.798    cdisplay/memory/memory_array_reg[2][12][10]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 cdisplay/memory/memory_array_reg[3][4][15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[2][4][15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.554     1.437    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X43Y29         FDCE                                         r  cdisplay/memory/memory_array_reg[3][4][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  cdisplay/memory/memory_array_reg[3][4][15]/Q
                         net (fo=3, routed)           0.077     1.655    cdisplay/memory/memory_array_reg_n_0_[3][4][15]
    SLICE_X42Y29         LUT4 (Prop_lut4_I3_O)        0.045     1.700 r  cdisplay/memory/memory_array[2][4][15]_i_1/O
                         net (fo=1, routed)           0.000     1.700    cdisplay/memory/memory_array[2][4][15]_i_1_n_0
    SLICE_X42Y29         FDCE                                         r  cdisplay/memory/memory_array_reg[2][4][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.822     1.949    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X42Y29         FDCE                                         r  cdisplay/memory/memory_array_reg[2][4][15]/C
                         clock pessimism             -0.499     1.450    
    SLICE_X42Y29         FDCE (Hold_fdce_C_D)         0.121     1.571    cdisplay/memory/memory_array_reg[2][4][15]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 cdisplay/memory/memory_array_reg[1][5][9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[0][5][9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.355%)  route 0.078ns (29.645%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.564     1.447    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X13Y38         FDCE                                         r  cdisplay/memory/memory_array_reg[1][5][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  cdisplay/memory/memory_array_reg[1][5][9]/Q
                         net (fo=3, routed)           0.078     1.667    cdisplay/memory/memory_array_reg_n_0_[1][5][9]
    SLICE_X12Y38         LUT4 (Prop_lut4_I3_O)        0.045     1.712 r  cdisplay/memory/memory_array[0][5][9]_i_1/O
                         net (fo=1, routed)           0.000     1.712    cdisplay/memory/memory_array[0][5][9]_i_1_n_0
    SLICE_X12Y38         FDCE                                         r  cdisplay/memory/memory_array_reg[0][5][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.834     1.961    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X12Y38         FDCE                                         r  cdisplay/memory/memory_array_reg[0][5][9]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X12Y38         FDCE (Hold_fdce_C_D)         0.121     1.581    cdisplay/memory/memory_array_reg[0][5][9]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4    cdisplay/rom1/addr_reg_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6    cdisplay/rom2/addr_reg_reg_rep/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y15    rgb_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y19    rgb_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y19    rgb_reg_reg[11]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y19    rgb_reg_reg[11]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y19    rgb_reg_reg[11]_lopt_replica_3/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y19    rgb_reg_reg[11]_lopt_replica_4/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y19    rgb_reg_reg[11]_lopt_replica_5/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y15    rgb_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y15    rgb_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y19    rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y19    rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y19    rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y19    rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y19    rgb_reg_reg[11]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y19    rgb_reg_reg[11]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y19    rgb_reg_reg[11]_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y19    rgb_reg_reg[11]_lopt_replica_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y15    rgb_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y15    rgb_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y19    rgb_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y19    rgb_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y19    rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y19    rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y19    rgb_reg_reg[11]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y19    rgb_reg_reg[11]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y19    rgb_reg_reg[11]_lopt_replica_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y19    rgb_reg_reg[11]_lopt_replica_3/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           337 Endpoints
Min Delay           337 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx_utf8_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.886ns  (logic 4.518ns (30.353%)  route 10.368ns (69.647%))
  Logic Levels:           6  (FDRE=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE                         0.000     0.000 r  tx_utf8_data_reg[5]/C
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tx_utf8_data_reg[5]/Q
                         net (fo=82, routed)          6.421     6.939    display/tx_utf8_data[5]
    SLICE_X48Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.063 r  display/seg_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.280     7.343    display/seg_OBUF[5]_inst_i_6_n_0
    SLICE_X48Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.467 r  display/seg_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.159     7.626    display/seg_OBUF[5]_inst_i_5_n_0
    SLICE_X48Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.750 r  display/seg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.797     8.547    display/seg_OBUF[5]_inst_i_3_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.671 r  display/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.711    11.382    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.886 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.886    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_utf8_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.240ns  (logic 4.295ns (30.162%)  route 9.945ns (69.838%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE                         0.000     0.000 r  tx_utf8_data_reg[5]/C
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tx_utf8_data_reg[5]/Q
                         net (fo=82, routed)          6.529     7.047    display/tx_utf8_data[5]
    SLICE_X49Y33         LUT6 (Prop_lut6_I2_O)        0.124     7.171 r  display/seg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.870     8.042    display/seg_OBUF[1]_inst_i_2_n_0
    SLICE_X48Y33         LUT4 (Prop_lut4_I0_O)        0.124     8.166 r  display/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.546    10.711    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.240 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.240    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_utf8_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.180ns  (logic 4.277ns (30.159%)  route 9.904ns (69.841%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE                         0.000     0.000 r  tx_utf8_data_reg[5]/C
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tx_utf8_data_reg[5]/Q
                         net (fo=82, routed)          6.317     6.835    display/tx_utf8_data[5]
    SLICE_X49Y37         LUT6 (Prop_lut6_I3_O)        0.124     6.959 r  display/seg_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.870     7.830    display/seg_OBUF[0]_inst_i_4_n_0
    SLICE_X48Y37         LUT4 (Prop_lut4_I2_O)        0.124     7.954 r  display/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.716    10.670    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.180 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.180    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_utf8_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.162ns  (logic 4.297ns (30.345%)  route 9.865ns (69.655%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE                         0.000     0.000 r  tx_utf8_data_reg[5]/C
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tx_utf8_data_reg[5]/Q
                         net (fo=82, routed)          6.232     6.750    display/tx_utf8_data[5]
    SLICE_X49Y35         LUT6 (Prop_lut6_I4_O)        0.124     6.874 r  display/seg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.658     7.533    display/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X48Y35         LUT4 (Prop_lut4_I0_O)        0.124     7.657 r  display/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.974    10.631    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.162 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.162    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_utf8_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.845ns  (logic 4.286ns (30.957%)  route 9.559ns (69.043%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE                         0.000     0.000 r  tx_utf8_data_reg[5]/C
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  tx_utf8_data_reg[5]/Q
                         net (fo=82, routed)          5.898     6.416    display/tx_utf8_data[5]
    SLICE_X49Y38         LUT6 (Prop_lut6_I5_O)        0.124     6.540 r  display/seg_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.870     7.411    display/seg_OBUF[4]_inst_i_5_n_0
    SLICE_X48Y38         LUT4 (Prop_lut4_I3_O)        0.124     7.535 r  display/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.790    10.325    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.845 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.845    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_utf8_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.694ns  (logic 4.301ns (31.410%)  route 9.392ns (68.590%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE                         0.000     0.000 r  tx_utf8_data_reg[5]/C
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tx_utf8_data_reg[5]/Q
                         net (fo=82, routed)          6.123     6.641    display/tx_utf8_data[5]
    SLICE_X49Y35         LUT6 (Prop_lut6_I3_O)        0.124     6.765 r  display/seg_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.544     7.310    display/seg_OBUF[2]_inst_i_4_n_0
    SLICE_X49Y36         LUT4 (Prop_lut4_I2_O)        0.124     7.434 r  display/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.725    10.158    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.694 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.694    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_utf8_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.461ns  (logic 4.302ns (31.957%)  route 9.159ns (68.043%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE                         0.000     0.000 r  tx_utf8_data_reg[5]/C
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tx_utf8_data_reg[5]/Q
                         net (fo=82, routed)          6.120     6.638    display/tx_utf8_data[5]
    SLICE_X49Y35         LUT6 (Prop_lut6_I3_O)        0.124     6.762 r  display/seg_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.296     7.058    display/seg_OBUF[3]_inst_i_5_n_0
    SLICE_X49Y36         LUT4 (Prop_lut4_I3_O)        0.124     7.182 r  display/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.743     9.925    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.461 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.461    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            tx_inst/tx_out_reg/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.471ns  (logic 1.441ns (12.564%)  route 10.030ns (87.436%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1752, routed)       10.030    11.471    tx_inst/btnC_IBUF
    SLICE_X28Y47         FDPE                                         f  tx_inst/tx_out_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            tx_inst/bit_counter_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.467ns  (logic 1.441ns (12.569%)  route 10.026ns (87.431%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1752, routed)       10.026    11.467    tx_inst/btnC_IBUF
    SLICE_X29Y47         FDCE                                         f  tx_inst/bit_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            tx_inst/bit_counter_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.432ns  (logic 1.441ns (12.608%)  route 9.991ns (87.392%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1752, routed)        9.991    11.432    tx_inst/btnC_IBUF
    SLICE_X29Y48         FDCE                                         f  tx_inst/bit_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_inst/rx_data_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_utf8_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.946%)  route 0.114ns (47.054%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE                         0.000     0.000 r  rx_inst/rx_data_reg[8]/C
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  rx_inst/rx_data_reg[8]/Q
                         net (fo=1, routed)           0.114     0.242    rx_utf8_data[8]
    SLICE_X9Y19          FDRE                                         r  tx_utf8_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/rx_data_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_utf8_data_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE                         0.000     0.000 r  rx_inst/rx_data_reg[18]/C
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rx_inst/rx_data_reg[18]/Q
                         net (fo=1, routed)           0.110     0.251    rx_utf8_data[18]
    SLICE_X9Y19          FDRE                                         r  tx_utf8_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/rx_data_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_utf8_data_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.965%)  route 0.116ns (45.035%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE                         0.000     0.000 r  rx_inst/rx_data_reg[20]/C
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rx_inst/rx_data_reg[20]/Q
                         net (fo=1, routed)           0.116     0.257    rx_utf8_data[20]
    SLICE_X9Y20          FDRE                                         r  tx_utf8_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/rx_data_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_utf8_data_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.965%)  route 0.116ns (45.035%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE                         0.000     0.000 r  rx_inst/rx_data_reg[22]/C
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rx_inst/rx_data_reg[22]/Q
                         net (fo=1, routed)           0.116     0.257    rx_utf8_data[22]
    SLICE_X9Y20          FDRE                                         r  tx_utf8_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/rx_data_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_utf8_data_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.965%)  route 0.116ns (45.035%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE                         0.000     0.000 r  rx_inst/rx_data_reg[23]/C
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rx_inst/rx_data_reg[23]/Q
                         net (fo=1, routed)           0.116     0.257    rx_utf8_data[23]
    SLICE_X9Y20          FDRE                                         r  tx_utf8_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_inst/tx_shift_reg_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            tx_inst/tx_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDPE                         0.000     0.000 r  tx_inst/tx_shift_reg_reg[0]/C
    SLICE_X29Y46         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  tx_inst/tx_shift_reg_reg[0]/Q
                         net (fo=1, routed)           0.118     0.259    tx_inst/tx_shift_reg_reg_n_0_[0]
    SLICE_X28Y47         FDPE                                         r  tx_inst/tx_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/utf8_buffer_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_inst/rx_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.421%)  route 0.131ns (50.579%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE                         0.000     0.000 r  rx_inst/utf8_buffer_reg[3]/C
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  rx_inst/utf8_buffer_reg[3]/Q
                         net (fo=2, routed)           0.131     0.259    rx_inst/utf8_buffer__0[3]
    SLICE_X9Y18          FDRE                                         r  rx_inst/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[7].dFF2/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[7].dFF/state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.148ns (56.059%)  route 0.116ns (43.941%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE                         0.000     0.000 r  genblk1[7].dFF2/state_reg/C
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  genblk1[7].dFF2/state_reg/Q
                         net (fo=1, routed)           0.116     0.264    genblk1[7].dFF/state_reg_0
    SLICE_X8Y14          FDRE                                         r  genblk1[7].dFF/state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/rx_data_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_utf8_data_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.148ns (55.965%)  route 0.116ns (44.035%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE                         0.000     0.000 r  rx_inst/rx_data_reg[21]/C
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  rx_inst/rx_data_reg[21]/Q
                         net (fo=1, routed)           0.116     0.264    rx_utf8_data[21]
    SLICE_X13Y18         FDRE                                         r  tx_utf8_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/rx_data_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_utf8_data_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.148ns (55.965%)  route 0.116ns (44.035%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y19         FDRE                         0.000     0.000 r  rx_inst/rx_data_reg[9]/C
    SLICE_X14Y19         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  rx_inst/rx_data_reg[9]/Q
                         net (fo=1, routed)           0.116     0.264    rx_utf8_data[9]
    SLICE_X15Y19         FDRE                                         r  tx_utf8_data_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            52 Endpoints
Min Delay            52 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cdisplay/rom2/addr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/rom2/data_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.317ns  (logic 1.669ns (22.811%)  route 5.648ns (77.189%))
  Logic Levels:           5  (LUT6=3 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.567     5.088    cdisplay/rom2/clk_IBUF_BUFG
    SLICE_X8Y9           FDRE                                         r  cdisplay/rom2/addr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.518     5.606 r  cdisplay/rom2/addr_reg_reg[4]/Q
                         net (fo=120, routed)         3.253     8.859    cdisplay/rom2/addr_reg[4]
    SLICE_X1Y1           LUT6 (Prop_lut6_I2_O)        0.124     8.983 r  cdisplay/rom2/data_reg[2]_i_32/O
                         net (fo=1, routed)           0.000     8.983    cdisplay/rom2/data_reg[2]_i_32_n_0
    SLICE_X1Y1           MUXF7 (Prop_muxf7_I1_O)      0.217     9.200 r  cdisplay/rom2/data_reg[2]_i_25/O
                         net (fo=1, routed)           0.816    10.016    cdisplay/rom2/data_reg[2]_i_25_n_0
    SLICE_X2Y1           LUT6 (Prop_lut6_I3_O)        0.299    10.315 r  cdisplay/rom2/data_reg[2]_i_11/O
                         net (fo=1, routed)           0.000    10.315    cdisplay/rom2/data_reg[2]_i_11_n_0
    SLICE_X2Y1           MUXF7 (Prop_muxf7_I1_O)      0.214    10.529 r  cdisplay/rom2/data_reg[2]_i_4/O
                         net (fo=1, routed)           1.027    11.555    cdisplay/rom2/data_reg[2]_i_4_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I5_O)        0.297    11.852 r  cdisplay/rom2/data_reg[2]_i_1/O
                         net (fo=1, routed)           0.553    12.405    cdisplay/rom2/data_reg[2]_i_1_n_0
    SLICE_X4Y7           LDCE                                         r  cdisplay/rom2/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cdisplay/rom2/addr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/rom2/data_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.000ns  (logic 0.952ns (13.600%)  route 6.048ns (86.400%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.633     5.154    cdisplay/rom2/clk_IBUF_BUFG
    SLICE_X7Y9           FDRE                                         r  cdisplay/rom2/addr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDRE (Prop_fdre_C_Q)         0.456     5.610 r  cdisplay/rom2/addr_reg_reg[7]/Q
                         net (fo=121, routed)         3.130     8.740    cdisplay/rom2/addr_reg[7]
    SLICE_X1Y4           LUT6 (Prop_lut6_I0_O)        0.124     8.864 r  cdisplay/rom2/data_reg[3]_i_25/O
                         net (fo=1, routed)           0.954     9.819    cdisplay/rom2/data_reg[3]_i_25_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I0_O)        0.124     9.943 r  cdisplay/rom2/data_reg[3]_i_11/O
                         net (fo=1, routed)           0.466    10.409    cdisplay/rom2/data_reg[3]_i_11_n_0
    SLICE_X2Y4           LUT5 (Prop_lut5_I0_O)        0.124    10.533 r  cdisplay/rom2/data_reg[3]_i_4/O
                         net (fo=1, routed)           0.873    11.406    cdisplay/rom2/data_reg[3]_i_4_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I3_O)        0.124    11.530 r  cdisplay/rom2/data_reg[3]_i_1/O
                         net (fo=1, routed)           0.624    12.154    cdisplay/rom2/data_reg[3]_i_1_n_0
    SLICE_X6Y7           LDCE                                         r  cdisplay/rom2/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.687ns  (logic 3.986ns (59.615%)  route 2.701ns (40.385%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.626     5.147    clk_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  rgb_reg_reg[11]_lopt_replica_3/Q
                         net (fo=1, routed)           2.701     8.304    rgb_reg_reg[11]_lopt_replica_3_1
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.834 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.834    rgb[4]
    D17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cdisplay/rom2/addr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/rom2/data_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.640ns  (logic 1.272ns (19.156%)  route 5.368ns (80.844%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.567     5.088    cdisplay/rom2/clk_IBUF_BUFG
    SLICE_X8Y9           FDRE                                         r  cdisplay/rom2/addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.518     5.606 r  cdisplay/rom2/addr_reg_reg[5]/Q
                         net (fo=120, routed)         3.221     8.827    cdisplay/rom2/addr_reg[5]
    SLICE_X7Y2           LUT6 (Prop_lut6_I3_O)        0.124     8.951 r  cdisplay/rom2/data_reg[5]_i_21/O
                         net (fo=1, routed)           0.795     9.746    cdisplay/rom2/data_reg[5]_i_21_n_0
    SLICE_X6Y2           LUT6 (Prop_lut6_I4_O)        0.124     9.870 r  cdisplay/rom2/data_reg[5]_i_9/O
                         net (fo=1, routed)           0.000     9.870    cdisplay/rom2/data_reg[5]_i_9_n_0
    SLICE_X6Y2           MUXF7 (Prop_muxf7_I0_O)      0.209    10.079 r  cdisplay/rom2/data_reg[5]_i_4/O
                         net (fo=1, routed)           0.738    10.817    cdisplay/rom2/data_reg[5]_i_4_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I5_O)        0.297    11.114 r  cdisplay/rom2/data_reg[5]_i_1/O
                         net (fo=1, routed)           0.614    11.729    cdisplay/rom2/data_reg[5]_i_1_n_0
    SLICE_X7Y8           LDCE                                         r  cdisplay/rom2/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cdisplay/rom2/addr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/rom2/data_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.601ns  (logic 1.277ns (19.346%)  route 5.324ns (80.654%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.567     5.088    cdisplay/rom2/clk_IBUF_BUFG
    SLICE_X8Y9           FDRE                                         r  cdisplay/rom2/addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.518     5.606 r  cdisplay/rom2/addr_reg_reg[5]/Q
                         net (fo=120, routed)         3.151     8.757    cdisplay/rom2/addr_reg[5]
    SLICE_X7Y4           LUT6 (Prop_lut6_I5_O)        0.124     8.881 r  cdisplay/rom2/data_reg[1]_i_16/O
                         net (fo=1, routed)           0.000     8.881    cdisplay/rom2/data_reg[1]_i_16_n_0
    SLICE_X7Y4           MUXF7 (Prop_muxf7_I0_O)      0.212     9.093 r  cdisplay/rom2/data_reg[1]_i_8/O
                         net (fo=1, routed)           0.433     9.527    cdisplay/rom2/data_reg[1]_i_8_n_0
    SLICE_X7Y4           LUT6 (Prop_lut6_I2_O)        0.299     9.826 r  cdisplay/rom2/data_reg[1]_i_3/O
                         net (fo=1, routed)           0.950    10.775    cdisplay/rom2/data_reg[1]_i_3_n_0
    SLICE_X7Y7           LUT6 (Prop_lut6_I1_O)        0.124    10.899 r  cdisplay/rom2/data_reg[1]_i_1/O
                         net (fo=1, routed)           0.790    11.689    cdisplay/rom2/data_reg[1]_i_1_n_0
    SLICE_X7Y8           LDCE                                         r  cdisplay/rom2/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.475ns  (logic 3.980ns (61.465%)  route 2.495ns (38.535%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.626     5.147    clk_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  rgb_reg_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           2.495     8.098    rgb_reg_reg[11]_lopt_replica_2_1
    G19                  OBUF (Prop_obuf_I_O)         3.524    11.622 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.622    rgb[11]
    G19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.352ns  (logic 3.981ns (62.673%)  route 2.371ns (37.327%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.631     5.152    clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           2.371     7.979    rgb_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.504 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.504    rgb[0]
    J18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.347ns  (logic 4.021ns (63.360%)  route 2.325ns (36.640%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.631     5.152    clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  rgb_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  rgb_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           2.325     7.996    rgb_reg_reg[3]_lopt_replica_2_1
    L18                  OBUF (Prop_obuf_I_O)         3.503    11.499 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.499    rgb[2]
    L18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.341ns  (logic 3.985ns (62.845%)  route 2.356ns (37.155%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.626     5.147    clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  rgb_reg_reg[11]_lopt_replica_4/Q
                         net (fo=1, routed)           2.356     7.959    rgb_reg_reg[11]_lopt_replica_4_1
    G17                  OBUF (Prop_obuf_I_O)         3.529    11.488 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.488    rgb[5]
    G17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.328ns  (logic 4.037ns (63.797%)  route 2.291ns (36.203%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.631     5.152    clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  rgb_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  rgb_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.291     7.961    rgb_reg_reg[3]_lopt_replica_1
    K18                  OBUF (Prop_obuf_I_O)         3.519    11.480 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.480    rgb[1]
    K18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.644%)  route 0.097ns (34.356%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.562     1.445    vga/clk_IBUF_BUFG
    SLICE_X9Y13          FDCE                                         r  vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  vga/h_count_reg_reg[5]/Q
                         net (fo=57, routed)          0.097     1.683    vga/Q[5]
    SLICE_X8Y13          LUT6 (Prop_lut6_I5_O)        0.045     1.728 r  vga/h_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.728    vga/h_count_next[5]
    SLICE_X8Y13          FDCE                                         r  vga/h_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.562     1.445    vga/clk_IBUF_BUFG
    SLICE_X9Y13          FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  vga/h_count_reg_reg[4]/Q
                         net (fo=112, routed)         0.099     1.685    vga/Q[4]
    SLICE_X8Y13          LUT5 (Prop_lut5_I4_O)        0.045     1.730 r  vga/h_count_next[4]_i_1/O
                         net (fo=1, routed)           0.000     1.730    vga/h_count_next[4]
    SLICE_X8Y13          FDCE                                         r  vga/h_count_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.184%)  route 0.099ns (34.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.562     1.445    vga/clk_IBUF_BUFG
    SLICE_X9Y13          FDCE                                         r  vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  vga/h_count_reg_reg[5]/Q
                         net (fo=57, routed)          0.099     1.685    vga/Q[5]
    SLICE_X8Y13          LUT6 (Prop_lut6_I2_O)        0.045     1.730 r  vga/h_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.730    vga/h_count_next[8]
    SLICE_X8Y13          FDCE                                         r  vga/h_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.186ns (63.210%)  route 0.108ns (36.790%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.589     1.472    vga/clk_IBUF_BUFG
    SLICE_X5Y14          FDCE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  vga/v_count_reg_reg[1]/Q
                         net (fo=12, routed)          0.108     1.721    vga/D[1]
    SLICE_X4Y14          LUT6 (Prop_lut6_I5_O)        0.045     1.766 r  vga/v_count_next[9]_i_2/O
                         net (fo=1, routed)           0.000     1.766    vga/v_count_next[9]_i_2_n_0
    SLICE_X4Y14          FDCE                                         r  vga/v_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.123%)  route 0.123ns (39.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.589     1.472    vga/clk_IBUF_BUFG
    SLICE_X5Y13          FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  vga/h_count_reg_reg[0]/Q
                         net (fo=10, routed)          0.123     1.736    vga/Q[0]
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.045     1.781 r  vga/h_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.781    vga/h_count_next[3]
    SLICE_X4Y13          FDCE                                         r  vga/h_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cdisplay/rom2/addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/rom2/data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.215%)  route 0.145ns (43.785%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.592     1.475    cdisplay/rom2/clk_IBUF_BUFG
    SLICE_X4Y9           FDRE                                         r  cdisplay/rom2/addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDRE (Prop_fdre_C_Q)         0.141     1.616 f  cdisplay/rom2/addr_reg_reg[1]/Q
                         net (fo=34, routed)          0.145     1.761    cdisplay/rom2/addr_reg[1]
    SLICE_X7Y8           LUT5 (Prop_lut5_I1_O)        0.045     1.806 r  cdisplay/rom2/data_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.806    cdisplay/rom2/data_reg[7]_i_1_n_0
    SLICE_X7Y8           LDCE                                         r  cdisplay/rom2/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.186ns (55.603%)  route 0.149ns (44.397%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.589     1.472    vga/clk_IBUF_BUFG
    SLICE_X5Y14          FDCE                                         r  vga/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     1.613 f  vga/v_count_reg_reg[3]/Q
                         net (fo=11, routed)          0.149     1.762    vga/D[3]
    SLICE_X4Y14          LUT5 (Prop_lut5_I0_O)        0.045     1.807 r  vga/v_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.807    vga/v_count_next[2]_i_1_n_0
    SLICE_X4Y14          FDCE                                         r  vga/v_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.192ns (56.385%)  route 0.149ns (43.615%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.589     1.472    vga/clk_IBUF_BUFG
    SLICE_X5Y14          FDCE                                         r  vga/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  vga/v_count_reg_reg[3]/Q
                         net (fo=11, routed)          0.149     1.762    vga/D[3]
    SLICE_X4Y14          LUT5 (Prop_lut5_I1_O)        0.051     1.813 r  vga/v_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.813    vga/v_count_next[3]_i_1_n_0
    SLICE_X4Y14          FDCE                                         r  vga/v_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.186ns (50.223%)  route 0.184ns (49.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.562     1.445    vga/clk_IBUF_BUFG
    SLICE_X9Y13          FDCE                                         r  vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  vga/h_count_reg_reg[5]/Q
                         net (fo=57, routed)          0.184     1.770    vga/Q[5]
    SLICE_X8Y13          LUT3 (Prop_lut3_I0_O)        0.045     1.815 r  vga/h_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.815    vga/h_count_next[6]
    SLICE_X8Y13          FDCE                                         r  vga/h_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.188ns (50.491%)  route 0.184ns (49.509%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.562     1.445    vga/clk_IBUF_BUFG
    SLICE_X9Y13          FDCE                                         r  vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  vga/h_count_reg_reg[5]/Q
                         net (fo=57, routed)          0.184     1.770    vga/Q[5]
    SLICE_X8Y13          LUT4 (Prop_lut4_I1_O)        0.047     1.817 r  vga/h_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.817    vga/h_count_next[7]
    SLICE_X8Y13          FDCE                                         r  vga/h_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          4904 Endpoints
Min Delay          4904 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx_utf8_data_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cdisplay/memory/memory_array_reg[1][3][8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.207ns  (logic 1.214ns (9.192%)  route 11.993ns (90.808%))
  Logic Levels:           6  (FDRE=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE                         0.000     0.000 r  tx_utf8_data_reg[21]/C
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  tx_utf8_data_reg[21]/Q
                         net (fo=53, routed)          4.972     5.391    cdisplay/memory/tx_utf8_data[21]
    SLICE_X29Y44         LUT6 (Prop_lut6_I4_O)        0.299     5.690 r  cdisplay/memory/row[31]_i_46/O
                         net (fo=1, routed)           0.151     5.841    cdisplay/memory/row[31]_i_46_n_0
    SLICE_X29Y44         LUT6 (Prop_lut6_I0_O)        0.124     5.965 r  cdisplay/memory/row[31]_i_25/O
                         net (fo=3, routed)           0.929     6.894    cdisplay/memory/row[31]_i_25_n_0
    SLICE_X41Y44         LUT4 (Prop_lut4_I3_O)        0.124     7.018 f  cdisplay/memory/memory_array[1][15][23]_i_3/O
                         net (fo=66, routed)          3.639    10.657    cdisplay/memory/memory_array[1][15][23]_i_3_n_0
    SLICE_X14Y44         LUT6 (Prop_lut6_I4_O)        0.124    10.781 f  cdisplay/memory/memory_array[0][13][23]_i_6/O
                         net (fo=126, routed)         1.772    12.554    cdisplay/memory/memory_array[0][13][23]_i_6_n_0
    SLICE_X6Y34          LUT4 (Prop_lut4_I2_O)        0.124    12.678 r  cdisplay/memory/memory_array[1][3][8]_i_1/O
                         net (fo=1, routed)           0.529    13.207    cdisplay/memory/memory_array[1][3][8]_i_1_n_0
    SLICE_X6Y34          FDCE                                         r  cdisplay/memory/memory_array_reg[1][3][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.511     4.852    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X6Y34          FDCE                                         r  cdisplay/memory/memory_array_reg[1][3][8]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cdisplay/memory/memory_array_reg[2][0][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.150ns  (logic 1.214ns (9.232%)  route 11.936ns (90.768%))
  Logic Levels:           6  (FDRE=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE                         0.000     0.000 r  tx_utf8_data_reg[21]/C
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  tx_utf8_data_reg[21]/Q
                         net (fo=53, routed)          4.972     5.391    cdisplay/memory/tx_utf8_data[21]
    SLICE_X29Y44         LUT6 (Prop_lut6_I4_O)        0.299     5.690 r  cdisplay/memory/row[31]_i_46/O
                         net (fo=1, routed)           0.151     5.841    cdisplay/memory/row[31]_i_46_n_0
    SLICE_X29Y44         LUT6 (Prop_lut6_I0_O)        0.124     5.965 r  cdisplay/memory/row[31]_i_25/O
                         net (fo=3, routed)           0.929     6.894    cdisplay/memory/row[31]_i_25_n_0
    SLICE_X41Y44         LUT4 (Prop_lut4_I3_O)        0.124     7.018 f  cdisplay/memory/memory_array[1][15][23]_i_3/O
                         net (fo=66, routed)          3.639    10.657    cdisplay/memory/memory_array[1][15][23]_i_3_n_0
    SLICE_X14Y44         LUT6 (Prop_lut6_I4_O)        0.124    10.781 f  cdisplay/memory/memory_array[0][13][23]_i_6/O
                         net (fo=126, routed)         1.633    12.414    cdisplay/memory/memory_array[0][13][23]_i_6_n_0
    SLICE_X6Y31          LUT4 (Prop_lut4_I2_O)        0.124    12.538 r  cdisplay/memory/memory_array[2][0][5]_i_1/O
                         net (fo=1, routed)           0.612    13.150    cdisplay/memory/memory_array[2][0][5]_i_1_n_0
    SLICE_X6Y31          FDCE                                         r  cdisplay/memory/memory_array_reg[2][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.507     4.848    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X6Y31          FDCE                                         r  cdisplay/memory/memory_array_reg[2][0][5]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cdisplay/memory/memory_array_reg[2][2][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.036ns  (logic 1.214ns (9.313%)  route 11.822ns (90.687%))
  Logic Levels:           6  (FDRE=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE                         0.000     0.000 r  tx_utf8_data_reg[21]/C
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  tx_utf8_data_reg[21]/Q
                         net (fo=53, routed)          4.972     5.391    cdisplay/memory/tx_utf8_data[21]
    SLICE_X29Y44         LUT6 (Prop_lut6_I4_O)        0.299     5.690 r  cdisplay/memory/row[31]_i_46/O
                         net (fo=1, routed)           0.151     5.841    cdisplay/memory/row[31]_i_46_n_0
    SLICE_X29Y44         LUT6 (Prop_lut6_I0_O)        0.124     5.965 r  cdisplay/memory/row[31]_i_25/O
                         net (fo=3, routed)           0.929     6.894    cdisplay/memory/row[31]_i_25_n_0
    SLICE_X41Y44         LUT4 (Prop_lut4_I3_O)        0.124     7.018 f  cdisplay/memory/memory_array[1][15][23]_i_3/O
                         net (fo=66, routed)          3.639    10.657    cdisplay/memory/memory_array[1][15][23]_i_3_n_0
    SLICE_X14Y44         LUT6 (Prop_lut6_I4_O)        0.124    10.781 f  cdisplay/memory/memory_array[0][13][23]_i_6/O
                         net (fo=126, routed)         2.131    12.912    cdisplay/memory/memory_array[0][13][23]_i_6_n_0
    SLICE_X1Y31          LUT4 (Prop_lut4_I2_O)        0.124    13.036 r  cdisplay/memory/memory_array[2][2][1]_i_1/O
                         net (fo=1, routed)           0.000    13.036    cdisplay/memory/memory_array[2][2][1]_i_1_n_0
    SLICE_X1Y31          FDCE                                         r  cdisplay/memory/memory_array_reg[2][2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.509     4.850    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X1Y31          FDCE                                         r  cdisplay/memory/memory_array_reg[2][2][1]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cdisplay/memory/memory_array_reg[0][0][18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.962ns  (logic 1.214ns (9.366%)  route 11.748ns (90.634%))
  Logic Levels:           6  (FDRE=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE                         0.000     0.000 r  tx_utf8_data_reg[21]/C
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  tx_utf8_data_reg[21]/Q
                         net (fo=53, routed)          4.972     5.391    cdisplay/memory/tx_utf8_data[21]
    SLICE_X29Y44         LUT6 (Prop_lut6_I4_O)        0.299     5.690 r  cdisplay/memory/row[31]_i_46/O
                         net (fo=1, routed)           0.151     5.841    cdisplay/memory/row[31]_i_46_n_0
    SLICE_X29Y44         LUT6 (Prop_lut6_I0_O)        0.124     5.965 r  cdisplay/memory/row[31]_i_25/O
                         net (fo=3, routed)           0.929     6.894    cdisplay/memory/row[31]_i_25_n_0
    SLICE_X41Y44         LUT4 (Prop_lut4_I3_O)        0.124     7.018 f  cdisplay/memory/memory_array[1][15][23]_i_3/O
                         net (fo=66, routed)          3.639    10.657    cdisplay/memory/memory_array[1][15][23]_i_3_n_0
    SLICE_X14Y44         LUT6 (Prop_lut6_I4_O)        0.124    10.781 f  cdisplay/memory/memory_array[0][13][23]_i_6/O
                         net (fo=126, routed)         1.488    12.270    cdisplay/memory/memory_array[0][13][23]_i_6_n_0
    SLICE_X8Y35          LUT4 (Prop_lut4_I2_O)        0.124    12.394 r  cdisplay/memory/memory_array[0][0][18]_i_1/O
                         net (fo=1, routed)           0.568    12.962    cdisplay/memory/memory_array[0][0][18]_i_1_n_0
    SLICE_X8Y35          FDCE                                         r  cdisplay/memory/memory_array_reg[0][0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.445     4.786    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X8Y35          FDCE                                         r  cdisplay/memory/memory_array_reg[0][0][18]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cdisplay/memory/memory_array_reg[0][3][8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.944ns  (logic 1.214ns (9.379%)  route 11.730ns (90.621%))
  Logic Levels:           6  (FDRE=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE                         0.000     0.000 r  tx_utf8_data_reg[21]/C
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  tx_utf8_data_reg[21]/Q
                         net (fo=53, routed)          4.972     5.391    cdisplay/memory/tx_utf8_data[21]
    SLICE_X29Y44         LUT6 (Prop_lut6_I4_O)        0.299     5.690 r  cdisplay/memory/row[31]_i_46/O
                         net (fo=1, routed)           0.151     5.841    cdisplay/memory/row[31]_i_46_n_0
    SLICE_X29Y44         LUT6 (Prop_lut6_I0_O)        0.124     5.965 r  cdisplay/memory/row[31]_i_25/O
                         net (fo=3, routed)           0.929     6.894    cdisplay/memory/row[31]_i_25_n_0
    SLICE_X41Y44         LUT4 (Prop_lut4_I3_O)        0.124     7.018 f  cdisplay/memory/memory_array[1][15][23]_i_3/O
                         net (fo=66, routed)          3.639    10.657    cdisplay/memory/memory_array[1][15][23]_i_3_n_0
    SLICE_X14Y44         LUT6 (Prop_lut6_I4_O)        0.124    10.781 f  cdisplay/memory/memory_array[0][13][23]_i_6/O
                         net (fo=126, routed)         1.660    12.441    cdisplay/memory/memory_array[0][13][23]_i_6_n_0
    SLICE_X5Y34          LUT4 (Prop_lut4_I2_O)        0.124    12.565 r  cdisplay/memory/memory_array[0][3][8]_i_1/O
                         net (fo=1, routed)           0.379    12.944    cdisplay/memory/memory_array[0][3][8]_i_1_n_0
    SLICE_X5Y34          FDCE                                         r  cdisplay/memory/memory_array_reg[0][3][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.511     4.852    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X5Y34          FDCE                                         r  cdisplay/memory/memory_array_reg[0][3][8]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cdisplay/memory/memory_array_reg[1][0][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.874ns  (logic 1.214ns (9.430%)  route 11.660ns (90.570%))
  Logic Levels:           6  (FDRE=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE                         0.000     0.000 r  tx_utf8_data_reg[21]/C
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  tx_utf8_data_reg[21]/Q
                         net (fo=53, routed)          4.972     5.391    cdisplay/memory/tx_utf8_data[21]
    SLICE_X29Y44         LUT6 (Prop_lut6_I4_O)        0.299     5.690 r  cdisplay/memory/row[31]_i_46/O
                         net (fo=1, routed)           0.151     5.841    cdisplay/memory/row[31]_i_46_n_0
    SLICE_X29Y44         LUT6 (Prop_lut6_I0_O)        0.124     5.965 r  cdisplay/memory/row[31]_i_25/O
                         net (fo=3, routed)           0.929     6.894    cdisplay/memory/row[31]_i_25_n_0
    SLICE_X41Y44         LUT4 (Prop_lut4_I3_O)        0.124     7.018 f  cdisplay/memory/memory_array[1][15][23]_i_3/O
                         net (fo=66, routed)          3.639    10.657    cdisplay/memory/memory_array[1][15][23]_i_3_n_0
    SLICE_X14Y44         LUT6 (Prop_lut6_I4_O)        0.124    10.781 f  cdisplay/memory/memory_array[0][13][23]_i_6/O
                         net (fo=126, routed)         1.440    12.221    cdisplay/memory/memory_array[0][13][23]_i_6_n_0
    SLICE_X6Y32          LUT4 (Prop_lut4_I2_O)        0.124    12.345 r  cdisplay/memory/memory_array[1][0][5]_i_1/O
                         net (fo=1, routed)           0.529    12.874    cdisplay/memory/memory_array[1][0][5]_i_1_n_0
    SLICE_X7Y32          FDCE                                         r  cdisplay/memory/memory_array_reg[1][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.509     4.850    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X7Y32          FDCE                                         r  cdisplay/memory/memory_array_reg[1][0][5]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cdisplay/memory/memory_array_reg[1][2][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.824ns  (logic 1.214ns (9.466%)  route 11.610ns (90.534%))
  Logic Levels:           6  (FDRE=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE                         0.000     0.000 r  tx_utf8_data_reg[21]/C
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  tx_utf8_data_reg[21]/Q
                         net (fo=53, routed)          4.972     5.391    cdisplay/memory/tx_utf8_data[21]
    SLICE_X29Y44         LUT6 (Prop_lut6_I4_O)        0.299     5.690 r  cdisplay/memory/row[31]_i_46/O
                         net (fo=1, routed)           0.151     5.841    cdisplay/memory/row[31]_i_46_n_0
    SLICE_X29Y44         LUT6 (Prop_lut6_I0_O)        0.124     5.965 r  cdisplay/memory/row[31]_i_25/O
                         net (fo=3, routed)           0.929     6.894    cdisplay/memory/row[31]_i_25_n_0
    SLICE_X41Y44         LUT4 (Prop_lut4_I3_O)        0.124     7.018 f  cdisplay/memory/memory_array[1][15][23]_i_3/O
                         net (fo=66, routed)          3.639    10.657    cdisplay/memory/memory_array[1][15][23]_i_3_n_0
    SLICE_X14Y44         LUT6 (Prop_lut6_I4_O)        0.124    10.781 f  cdisplay/memory/memory_array[0][13][23]_i_6/O
                         net (fo=126, routed)         1.919    12.700    cdisplay/memory/memory_array[0][13][23]_i_6_n_0
    SLICE_X0Y31          LUT4 (Prop_lut4_I2_O)        0.124    12.824 r  cdisplay/memory/memory_array[1][2][1]_i_1/O
                         net (fo=1, routed)           0.000    12.824    cdisplay/memory/memory_array[1][2][1]_i_1_n_0
    SLICE_X0Y31          FDCE                                         r  cdisplay/memory/memory_array_reg[1][2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.509     4.850    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X0Y31          FDCE                                         r  cdisplay/memory/memory_array_reg[1][2][1]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cdisplay/memory/memory_array_reg[1][2][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.813ns  (logic 1.214ns (9.475%)  route 11.599ns (90.525%))
  Logic Levels:           6  (FDRE=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE                         0.000     0.000 r  tx_utf8_data_reg[21]/C
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  tx_utf8_data_reg[21]/Q
                         net (fo=53, routed)          4.972     5.391    cdisplay/memory/tx_utf8_data[21]
    SLICE_X29Y44         LUT6 (Prop_lut6_I4_O)        0.299     5.690 r  cdisplay/memory/row[31]_i_46/O
                         net (fo=1, routed)           0.151     5.841    cdisplay/memory/row[31]_i_46_n_0
    SLICE_X29Y44         LUT6 (Prop_lut6_I0_O)        0.124     5.965 r  cdisplay/memory/row[31]_i_25/O
                         net (fo=3, routed)           0.929     6.894    cdisplay/memory/row[31]_i_25_n_0
    SLICE_X41Y44         LUT4 (Prop_lut4_I3_O)        0.124     7.018 f  cdisplay/memory/memory_array[1][15][23]_i_3/O
                         net (fo=66, routed)          3.639    10.657    cdisplay/memory/memory_array[1][15][23]_i_3_n_0
    SLICE_X14Y44         LUT6 (Prop_lut6_I4_O)        0.124    10.781 f  cdisplay/memory/memory_array[0][13][23]_i_6/O
                         net (fo=126, routed)         1.908    12.689    cdisplay/memory/memory_array[0][13][23]_i_6_n_0
    SLICE_X0Y31          LUT4 (Prop_lut4_I2_O)        0.124    12.813 r  cdisplay/memory/memory_array[1][2][0]_i_1/O
                         net (fo=1, routed)           0.000    12.813    cdisplay/memory/memory_array[1][2][0]_i_1_n_0
    SLICE_X0Y31          FDCE                                         r  cdisplay/memory/memory_array_reg[1][2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.509     4.850    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X0Y31          FDCE                                         r  cdisplay/memory/memory_array_reg[1][2][0]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cdisplay/memory/memory_array_reg[2][2][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.811ns  (logic 1.214ns (9.476%)  route 11.597ns (90.524%))
  Logic Levels:           6  (FDRE=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE                         0.000     0.000 r  tx_utf8_data_reg[21]/C
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  tx_utf8_data_reg[21]/Q
                         net (fo=53, routed)          4.972     5.391    cdisplay/memory/tx_utf8_data[21]
    SLICE_X29Y44         LUT6 (Prop_lut6_I4_O)        0.299     5.690 r  cdisplay/memory/row[31]_i_46/O
                         net (fo=1, routed)           0.151     5.841    cdisplay/memory/row[31]_i_46_n_0
    SLICE_X29Y44         LUT6 (Prop_lut6_I0_O)        0.124     5.965 r  cdisplay/memory/row[31]_i_25/O
                         net (fo=3, routed)           0.929     6.894    cdisplay/memory/row[31]_i_25_n_0
    SLICE_X41Y44         LUT4 (Prop_lut4_I3_O)        0.124     7.018 f  cdisplay/memory/memory_array[1][15][23]_i_3/O
                         net (fo=66, routed)          3.639    10.657    cdisplay/memory/memory_array[1][15][23]_i_3_n_0
    SLICE_X14Y44         LUT6 (Prop_lut6_I4_O)        0.124    10.781 f  cdisplay/memory/memory_array[0][13][23]_i_6/O
                         net (fo=126, routed)         1.906    12.687    cdisplay/memory/memory_array[0][13][23]_i_6_n_0
    SLICE_X1Y31          LUT4 (Prop_lut4_I2_O)        0.124    12.811 r  cdisplay/memory/memory_array[2][2][3]_i_1/O
                         net (fo=1, routed)           0.000    12.811    cdisplay/memory/memory_array[2][2][3]_i_1_n_0
    SLICE_X1Y31          FDCE                                         r  cdisplay/memory/memory_array_reg[2][2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.509     4.850    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X1Y31          FDCE                                         r  cdisplay/memory/memory_array_reg[2][2][3]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cdisplay/memory/memory_array_reg[2][0][19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.784ns  (logic 1.214ns (9.497%)  route 11.570ns (90.503%))
  Logic Levels:           6  (FDRE=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE                         0.000     0.000 r  tx_utf8_data_reg[21]/C
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  tx_utf8_data_reg[21]/Q
                         net (fo=53, routed)          4.972     5.391    cdisplay/memory/tx_utf8_data[21]
    SLICE_X29Y44         LUT6 (Prop_lut6_I4_O)        0.299     5.690 r  cdisplay/memory/row[31]_i_46/O
                         net (fo=1, routed)           0.151     5.841    cdisplay/memory/row[31]_i_46_n_0
    SLICE_X29Y44         LUT6 (Prop_lut6_I0_O)        0.124     5.965 r  cdisplay/memory/row[31]_i_25/O
                         net (fo=3, routed)           0.929     6.894    cdisplay/memory/row[31]_i_25_n_0
    SLICE_X41Y44         LUT4 (Prop_lut4_I3_O)        0.124     7.018 f  cdisplay/memory/memory_array[1][15][23]_i_3/O
                         net (fo=66, routed)          3.639    10.657    cdisplay/memory/memory_array[1][15][23]_i_3_n_0
    SLICE_X14Y44         LUT6 (Prop_lut6_I4_O)        0.124    10.781 f  cdisplay/memory/memory_array[0][13][23]_i_6/O
                         net (fo=126, routed)         1.310    12.091    cdisplay/memory/memory_array[0][13][23]_i_6_n_0
    SLICE_X10Y34         LUT4 (Prop_lut4_I2_O)        0.124    12.215 r  cdisplay/memory/memory_array[2][0][19]_i_1/O
                         net (fo=1, routed)           0.568    12.784    cdisplay/memory/memory_array[2][0][19]_i_1_n_0
    SLICE_X10Y34         FDCE                                         r  cdisplay/memory/memory_array_reg[2][0][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.445     4.786    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X10Y34         FDCE                                         r  cdisplay/memory/memory_array_reg[2][0][19]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE                         0.000     0.000 r  vga/v_count_next_reg[8]/C
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/v_count_next_reg[8]/Q
                         net (fo=1, routed)           0.059     0.187    vga/v_count_next_reg_n_0_[8]
    SLICE_X2Y13          FDCE                                         r  vga/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.861     1.988    vga/clk_IBUF_BUFG
    SLICE_X2Y13          FDCE                                         r  vga/v_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.328%)  route 0.059ns (28.672%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDCE                         0.000     0.000 r  vga/h_count_next_reg[7]/C
    SLICE_X8Y13          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  vga/h_count_next_reg[7]/Q
                         net (fo=1, routed)           0.059     0.207    vga/h_count_next_reg_n_0_[7]
    SLICE_X9Y13          FDCE                                         r  vga/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.831     1.958    vga/clk_IBUF_BUFG
    SLICE_X9Y13          FDCE                                         r  vga/h_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.775%)  route 0.124ns (49.225%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE                         0.000     0.000 r  vga/v_count_next_reg[1]/C
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/v_count_next_reg[1]/Q
                         net (fo=1, routed)           0.124     0.252    vga/v_count_next_reg_n_0_[1]
    SLICE_X5Y14          FDCE                                         r  vga/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.859     1.986    vga/clk_IBUF_BUFG
    SLICE_X5Y14          FDCE                                         r  vga/v_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDCE                         0.000     0.000 r  vga/h_count_next_reg[9]/C
    SLICE_X9Y14          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[9]/Q
                         net (fo=1, routed)           0.112     0.253    vga/h_count_next_reg_n_0_[9]
    SLICE_X9Y13          FDCE                                         r  vga/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.831     1.958    vga/clk_IBUF_BUFG
    SLICE_X9Y13          FDCE                                         r  vga/h_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDCE                         0.000     0.000 r  vga/h_count_next_reg[0]/C
    SLICE_X6Y13          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/h_count_next_reg[0]/Q
                         net (fo=1, routed)           0.100     0.264    vga/h_count_next_reg_n_0_[0]
    SLICE_X5Y13          FDCE                                         r  vga/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.859     1.986    vga/clk_IBUF_BUFG
    SLICE_X5Y13          FDCE                                         r  vga/h_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.928%)  route 0.105ns (39.072%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDCE                         0.000     0.000 r  vga/h_count_next_reg[4]/C
    SLICE_X8Y13          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/h_count_next_reg[4]/Q
                         net (fo=1, routed)           0.105     0.269    vga/h_count_next_reg_n_0_[4]
    SLICE_X9Y13          FDCE                                         r  vga/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.831     1.958    vga/clk_IBUF_BUFG
    SLICE_X9Y13          FDCE                                         r  vga/h_count_reg_reg[4]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDCE                         0.000     0.000 r  vga/h_count_next_reg[8]/C
    SLICE_X8Y13          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/h_count_next_reg[8]/Q
                         net (fo=1, routed)           0.113     0.277    vga/h_count_next_reg_n_0_[8]
    SLICE_X9Y13          FDCE                                         r  vga/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.831     1.958    vga/clk_IBUF_BUFG
    SLICE_X9Y13          FDCE                                         r  vga/h_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.431%)  route 0.174ns (57.569%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE                         0.000     0.000 r  vga/v_count_next_reg[3]/C
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/v_count_next_reg[3]/Q
                         net (fo=1, routed)           0.174     0.302    vga/v_count_next_reg_n_0_[3]
    SLICE_X5Y14          FDCE                                         r  vga/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.859     1.986    vga/clk_IBUF_BUFG
    SLICE_X5Y14          FDCE                                         r  vga/v_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.588%)  route 0.157ns (51.412%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDCE                         0.000     0.000 r  vga/h_count_next_reg[2]/C
    SLICE_X6Y13          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  vga/h_count_next_reg[2]/Q
                         net (fo=1, routed)           0.157     0.305    vga/h_count_next_reg_n_0_[2]
    SLICE_X5Y13          FDCE                                         r  vga/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.859     1.986    vga/clk_IBUF_BUFG
    SLICE_X5Y13          FDCE                                         r  vga/h_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE                         0.000     0.000 r  vga/v_count_next_reg[7]/C
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[7]/Q
                         net (fo=1, routed)           0.170     0.311    vga/v_count_next_reg_n_0_[7]
    SLICE_X2Y13          FDCE                                         r  vga/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.861     1.988    vga/clk_IBUF_BUFG
    SLICE_X2Y13          FDCE                                         r  vga/v_count_reg_reg[7]/C





