

================================================================
== Vitis HLS Report for 'guitar_effects_Pipeline_WAH_LOOP'
================================================================
* Date:           Wed Apr 10 17:07:03 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Guitar_Effects
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      106|      106|  1.060 us|  1.060 us|  106|  106|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- WAH_LOOP  |      104|      104|         6|          1|          1|   100|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    159|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    2|     165|     50|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|     266|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|     431|    286|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+-----+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +------------------------+--------------------+---------+----+-----+----+-----+
    |mul_32s_16s_48_2_1_U49  |mul_32s_16s_48_2_1  |        0|   2|  165|  50|    0|
    +------------------------+--------------------+---------+----+-----+----+-----+
    |Total                   |                    |        0|   2|  165|  50|    0|
    +------------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln229_fu_123_p2               |         +|   0|  0|  14|           7|           1|
    |result_1_fu_221_p2                |         +|   0|  0|  39|          32|          32|
    |ret_V_9_fu_198_p2                 |         +|   0|  0|  23|          16|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |empty_68_fu_134_p2                |      icmp|   0|  0|  10|           7|           6|
    |icmp_ln1049_fu_193_p2             |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln227_fu_117_p2              |      icmp|   0|  0|  10|           7|           6|
    |coeff_index_fu_139_p3             |    select|   0|  0|   7|           1|           1|
    |ret_V_10_fu_210_p3                |    select|   0|  0|  16|           1|          16|
    |select_ln1048_fu_203_p3           |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 159|         107|          84|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_7     |   9|          2|    7|         14|
    |gmem_blk_n_R             |   9|          2|    1|          2|
    |i_fu_70                  |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   17|         34|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln229_reg_259                 |   7|   0|    7|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |gmem_addr_read_reg_275            |  16|   0|   16|          0|
    |i_fu_70                           |   7|   0|    7|          0|
    |icmp_ln227_reg_255                |   1|   0|    1|          0|
    |r_V_22_reg_290                    |  48|   0|   48|          0|
    |r_V_reg_270                       |  32|   0|   32|          0|
    |result_fu_66                      |  32|   0|   32|          0|
    |ret_V_reg_295                     |  16|   0|   16|          0|
    |trunc_ln1049_reg_302              |  32|   0|   32|          0|
    |icmp_ln227_reg_255                |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 266|  32|  203|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+----------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+----------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  guitar_effects_Pipeline_WAH_LOOP|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  guitar_effects_Pipeline_WAH_LOOP|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  guitar_effects_Pipeline_WAH_LOOP|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  guitar_effects_Pipeline_WAH_LOOP|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  guitar_effects_Pipeline_WAH_LOOP|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  guitar_effects_Pipeline_WAH_LOOP|  return value|
|m_axi_gmem_AWVALID          |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWREADY          |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWADDR           |  out|   64|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWID             |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWLEN            |  out|   32|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWSIZE           |  out|    3|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWBURST          |  out|    2|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWLOCK           |  out|    2|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWCACHE          |  out|    4|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWPROT           |  out|    3|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWQOS            |  out|    4|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWREGION         |  out|    4|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWUSER           |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_WVALID           |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_WREADY           |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_WDATA            |  out|   16|       m_axi|                              gmem|       pointer|
|m_axi_gmem_WSTRB            |  out|    2|       m_axi|                              gmem|       pointer|
|m_axi_gmem_WLAST            |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_WID              |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_WUSER            |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARVALID          |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARREADY          |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARADDR           |  out|   64|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARID             |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARLEN            |  out|   32|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARSIZE           |  out|    3|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARBURST          |  out|    2|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARLOCK           |  out|    2|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARCACHE          |  out|    4|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARPROT           |  out|    3|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARQOS            |  out|    4|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARREGION         |  out|    4|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARUSER           |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_RVALID           |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_RREADY           |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_RDATA            |   in|   16|       m_axi|                              gmem|       pointer|
|m_axi_gmem_RLAST            |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_RID              |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_RFIFONUM         |   in|   10|       m_axi|                              gmem|       pointer|
|m_axi_gmem_RUSER            |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_RRESP            |   in|    2|       m_axi|                              gmem|       pointer|
|m_axi_gmem_BVALID           |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_BREADY           |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_BRESP            |   in|    2|       m_axi|                              gmem|       pointer|
|m_axi_gmem_BID              |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_BUSER            |   in|    1|       m_axi|                              gmem|       pointer|
|sext_ln227                  |   in|   63|     ap_none|                        sext_ln227|        scalar|
|wah_values_buffer_address0  |  out|    7|   ap_memory|                 wah_values_buffer|         array|
|wah_values_buffer_ce0       |  out|    1|   ap_memory|                 wah_values_buffer|         array|
|wah_values_buffer_q0        |   in|   32|   ap_memory|                 wah_values_buffer|         array|
|result_2_out                |  out|   32|      ap_vld|                      result_2_out|       pointer|
|result_2_out_ap_vld         |  out|    1|      ap_vld|                      result_2_out|       pointer|
+----------------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.45>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%result = alloca i32 1"   --->   Operation 9 'alloca' 'result' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln227_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln227"   --->   Operation 11 'read' 'sext_ln227_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln227_cast = sext i63 %sext_ln227_read"   --->   Operation 12 'sext' 'sext_ln227_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_15, i32 0, i32 0, void @empty_16, i32 0, i32 2000, void @empty_12, void @empty_13, void @empty_16, i32 16, i32 16, i32 16, i32 16, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_7 = load i7 %i" [guitar_effects.cpp:229]   --->   Operation 16 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.48ns)   --->   "%icmp_ln227 = icmp_eq  i7 %i_7, i7 100" [guitar_effects.cpp:227]   --->   Operation 17 'icmp' 'icmp_ln227' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.87ns)   --->   "%add_ln229 = add i7 %i_7, i7 1" [guitar_effects.cpp:229]   --->   Operation 18 'add' 'add_ln229' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln227 = br i1 %icmp_ln227, void %for.body.i.split_ifconv, void %if.end27.loopexit.exitStub" [guitar_effects.cpp:227]   --->   Operation 19 'br' 'br_ln227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln227 = store i7 %add_ln229, i7 %i" [guitar_effects.cpp:227]   --->   Operation 20 'store' 'store_ln227' <Predicate = (!icmp_ln227)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.73>
ST_2 : Operation 21 [1/1] (1.48ns)   --->   "%empty_68 = icmp_eq  i7 %add_ln229, i7 100" [guitar_effects.cpp:229]   --->   Operation 21 'icmp' 'empty_68' <Predicate = (!icmp_ln227)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.99ns)   --->   "%coeff_index = select i1 %empty_68, i7 0, i7 %add_ln229" [guitar_effects.cpp:229]   --->   Operation 22 'select' 'coeff_index' <Predicate = (!icmp_ln227)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln230 = zext i7 %coeff_index" [guitar_effects.cpp:230]   --->   Operation 23 'zext' 'zext_ln230' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%wah_values_buffer_addr = getelementptr i32 %wah_values_buffer, i64 0, i64 %zext_ln230" [guitar_effects.cpp:230]   --->   Operation 24 'getelementptr' 'wah_values_buffer_addr' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (3.25ns)   --->   "%r_V = load i7 %wah_values_buffer_addr" [guitar_effects.cpp:230]   --->   Operation 25 'load' 'r_V' <Predicate = (!icmp_ln227)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i64 %sext_ln227_cast" [guitar_effects.cpp:227]   --->   Operation 27 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 28 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/2] (3.25ns)   --->   "%r_V = load i7 %wah_values_buffer_addr" [guitar_effects.cpp:230]   --->   Operation 30 'load' 'r_V' <Predicate = (!icmp_ln227)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 31 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i64 %gmem_addr"   --->   Operation 31 'read' 'gmem_addr_read' <Predicate = (!icmp_ln227)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln1317 = sext i32 %r_V"   --->   Operation 32 'sext' 'sext_ln1317' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln1319 = sext i16 %gmem_addr_read"   --->   Operation 33 'sext' 'sext_ln1319' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [2/2] (6.91ns)   --->   "%r_V_22 = mul i48 %sext_ln1317, i48 %sext_ln1319"   --->   Operation 34 'mul' 'r_V_22' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 35 [1/2] (6.91ns)   --->   "%r_V_22 = mul i48 %sext_ln1317, i48 %sext_ln1319"   --->   Operation 35 'mul' 'r_V_22' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%ret_V = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %r_V_22, i32 32, i32 47"   --->   Operation 36 'partselect' 'ret_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln1049 = trunc i48 %r_V_22"   --->   Operation 37 'trunc' 'trunc_ln1049' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%result_load = load i32 %result"   --->   Operation 49 'load' 'result_load' <Predicate = (icmp_ln227)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %result_2_out, i32 %result_load"   --->   Operation 50 'write' 'write_ln0' <Predicate = (icmp_ln227)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (icmp_ln227)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.02>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%result_load_1 = load i32 %result" [guitar_effects.cpp:230]   --->   Operation 38 'load' 'result_load_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln226 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [guitar_effects.cpp:226]   --->   Operation 39 'specloopname' 'specloopname_ln226' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node result_1)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %r_V_22, i32 47"   --->   Operation 40 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (2.47ns)   --->   "%icmp_ln1049 = icmp_eq  i32 %trunc_ln1049, i32 0"   --->   Operation 41 'icmp' 'icmp_ln1049' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 42 [1/1] (2.07ns)   --->   "%ret_V_9 = add i16 %ret_V, i16 1"   --->   Operation 42 'add' 'ret_V_9' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node result_1)   --->   "%select_ln1048 = select i1 %icmp_ln1049, i16 %ret_V, i16 %ret_V_9"   --->   Operation 43 'select' 'select_ln1048' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node result_1)   --->   "%ret_V_10 = select i1 %p_Result_s, i16 %select_ln1048, i16 %ret_V"   --->   Operation 44 'select' 'ret_V_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node result_1)   --->   "%sext_ln598 = sext i16 %ret_V_10"   --->   Operation 45 'sext' 'sext_ln598' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (2.55ns) (out node of the LUT)   --->   "%result_1 = add i32 %sext_ln598, i32 %result_load_1" [guitar_effects.cpp:230]   --->   Operation 46 'add' 'result_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%store_ln227 = store i32 %result_1, i32 %result" [guitar_effects.cpp:227]   --->   Operation 47 'store' 'store_ln227' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln227 = br void %for.body.i" [guitar_effects.cpp:227]   --->   Operation 48 'br' 'br_ln227' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln227]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wah_values_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ result_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
result                 (alloca           ) [ 0111111]
i                      (alloca           ) [ 0100000]
sext_ln227_read        (read             ) [ 0000000]
sext_ln227_cast        (sext             ) [ 0111000]
specinterface_ln0      (specinterface    ) [ 0000000]
store_ln0              (store            ) [ 0000000]
br_ln0                 (br               ) [ 0000000]
i_7                    (load             ) [ 0000000]
icmp_ln227             (icmp             ) [ 0111110]
add_ln229              (add              ) [ 0110000]
br_ln227               (br               ) [ 0000000]
store_ln227            (store            ) [ 0000000]
empty_68               (icmp             ) [ 0000000]
coeff_index            (select           ) [ 0000000]
zext_ln230             (zext             ) [ 0000000]
wah_values_buffer_addr (getelementptr    ) [ 0101000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000]
gmem_addr              (getelementptr    ) [ 0000000]
specpipeline_ln0       (specpipeline     ) [ 0000000]
empty                  (speclooptripcount) [ 0000000]
r_V                    (load             ) [ 0100100]
gmem_addr_read         (read             ) [ 0100100]
sext_ln1317            (sext             ) [ 0100010]
sext_ln1319            (sext             ) [ 0100010]
r_V_22                 (mul              ) [ 0100001]
ret_V                  (partselect       ) [ 0100001]
trunc_ln1049           (trunc            ) [ 0100001]
result_load_1          (load             ) [ 0000000]
specloopname_ln226     (specloopname     ) [ 0000000]
p_Result_s             (bitselect        ) [ 0000000]
icmp_ln1049            (icmp             ) [ 0000000]
ret_V_9                (add              ) [ 0000000]
select_ln1048          (select           ) [ 0000000]
ret_V_10               (select           ) [ 0000000]
sext_ln598             (sext             ) [ 0000000]
result_1               (add              ) [ 0000000]
store_ln227            (store            ) [ 0000000]
br_ln227               (br               ) [ 0000000]
result_load            (load             ) [ 0000000]
write_ln0              (write            ) [ 0000000]
ret_ln0                (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln227">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln227"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="wah_values_buffer">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wah_values_buffer"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="result_2_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_2_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i63"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i48.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="result_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="result/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="i_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="sext_ln227_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="63" slack="0"/>
<pin id="76" dir="0" index="1" bw="63" slack="0"/>
<pin id="77" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln227_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="gmem_addr_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="0"/>
<pin id="83" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/3 "/>
</bind>
</comp>

<comp id="85" class="1004" name="write_ln0_write_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="0" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="0"/>
<pin id="88" dir="0" index="2" bw="32" slack="0"/>
<pin id="89" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 "/>
</bind>
</comp>

<comp id="92" class="1004" name="wah_values_buffer_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="7" slack="0"/>
<pin id="96" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wah_values_buffer_addr/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="7" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="sext_ln227_cast_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="63" slack="0"/>
<pin id="107" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln227_cast/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="store_ln0_store_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="0"/>
<pin id="111" dir="0" index="1" bw="7" slack="0"/>
<pin id="112" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="i_7_load_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="7" slack="0"/>
<pin id="116" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_7/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="icmp_ln227_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="7" slack="0"/>
<pin id="119" dir="0" index="1" bw="7" slack="0"/>
<pin id="120" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln227/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="add_ln229_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="7" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln229/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln227_store_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="7" slack="0"/>
<pin id="131" dir="0" index="1" bw="7" slack="0"/>
<pin id="132" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln227/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="empty_68_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="7" slack="1"/>
<pin id="136" dir="0" index="1" bw="7" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_68/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="coeff_index_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="0"/>
<pin id="141" dir="0" index="1" bw="7" slack="0"/>
<pin id="142" dir="0" index="2" bw="7" slack="1"/>
<pin id="143" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="coeff_index/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="zext_ln230_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="7" slack="0"/>
<pin id="148" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln230/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="gmem_addr_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="64" slack="0"/>
<pin id="153" dir="0" index="1" bw="64" slack="2"/>
<pin id="154" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="sext_ln1317_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="1"/>
<pin id="159" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1317/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="sext_ln1319_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="1"/>
<pin id="162" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1319/4 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="16" slack="0"/>
<pin id="166" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_22/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="ret_V_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="16" slack="0"/>
<pin id="171" dir="0" index="1" bw="48" slack="0"/>
<pin id="172" dir="0" index="2" bw="7" slack="0"/>
<pin id="173" dir="0" index="3" bw="7" slack="0"/>
<pin id="174" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V/5 "/>
</bind>
</comp>

<comp id="179" class="1004" name="trunc_ln1049_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="48" slack="0"/>
<pin id="181" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1049/5 "/>
</bind>
</comp>

<comp id="183" class="1004" name="result_load_1_load_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="5"/>
<pin id="185" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="result_load_1/6 "/>
</bind>
</comp>

<comp id="186" class="1004" name="p_Result_s_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="48" slack="1"/>
<pin id="189" dir="0" index="2" bw="7" slack="0"/>
<pin id="190" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/6 "/>
</bind>
</comp>

<comp id="193" class="1004" name="icmp_ln1049_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="1"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049/6 "/>
</bind>
</comp>

<comp id="198" class="1004" name="ret_V_9_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="1"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_9/6 "/>
</bind>
</comp>

<comp id="203" class="1004" name="select_ln1048_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="16" slack="1"/>
<pin id="206" dir="0" index="2" bw="16" slack="0"/>
<pin id="207" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1048/6 "/>
</bind>
</comp>

<comp id="210" class="1004" name="ret_V_10_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="16" slack="0"/>
<pin id="213" dir="0" index="2" bw="16" slack="1"/>
<pin id="214" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret_V_10/6 "/>
</bind>
</comp>

<comp id="217" class="1004" name="sext_ln598_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="16" slack="0"/>
<pin id="219" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln598/6 "/>
</bind>
</comp>

<comp id="221" class="1004" name="result_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="16" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="0"/>
<pin id="224" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_1/6 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln227_store_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="5"/>
<pin id="230" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln227/6 "/>
</bind>
</comp>

<comp id="232" class="1004" name="result_load_load_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="4"/>
<pin id="234" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="result_load/5 "/>
</bind>
</comp>

<comp id="236" class="1005" name="result_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="4"/>
<pin id="238" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="result "/>
</bind>
</comp>

<comp id="243" class="1005" name="i_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="7" slack="0"/>
<pin id="245" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="250" class="1005" name="sext_ln227_cast_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="2"/>
<pin id="252" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln227_cast "/>
</bind>
</comp>

<comp id="255" class="1005" name="icmp_ln227_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="1"/>
<pin id="257" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln227 "/>
</bind>
</comp>

<comp id="259" class="1005" name="add_ln229_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="7" slack="1"/>
<pin id="261" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln229 "/>
</bind>
</comp>

<comp id="265" class="1005" name="wah_values_buffer_addr_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="7" slack="1"/>
<pin id="267" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="wah_values_buffer_addr "/>
</bind>
</comp>

<comp id="270" class="1005" name="r_V_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="1"/>
<pin id="272" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="275" class="1005" name="gmem_addr_read_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="1"/>
<pin id="277" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="280" class="1005" name="sext_ln1317_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="48" slack="1"/>
<pin id="282" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1317 "/>
</bind>
</comp>

<comp id="285" class="1005" name="sext_ln1319_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="48" slack="1"/>
<pin id="287" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1319 "/>
</bind>
</comp>

<comp id="290" class="1005" name="r_V_22_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="48" slack="1"/>
<pin id="292" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="r_V_22 "/>
</bind>
</comp>

<comp id="295" class="1005" name="ret_V_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="16" slack="1"/>
<pin id="297" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="302" class="1005" name="trunc_ln1049_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="1"/>
<pin id="304" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1049 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="10" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="48" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="90"><net_src comp="64" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="36" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="108"><net_src comp="74" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="113"><net_src comp="30" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="121"><net_src comp="114" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="32" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="114" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="34" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="123" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="138"><net_src comp="32" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="134" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="30" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="139" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="155"><net_src comp="0" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="151" pin="2"/><net_sink comp="80" pin=1"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="160" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="50" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="163" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="177"><net_src comp="52" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="178"><net_src comp="54" pin="0"/><net_sink comp="169" pin=3"/></net>

<net id="182"><net_src comp="163" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="191"><net_src comp="60" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="54" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="197"><net_src comp="16" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="202"><net_src comp="62" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="193" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="198" pin="2"/><net_sink comp="203" pin=2"/></net>

<net id="215"><net_src comp="186" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="203" pin="3"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="210" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="217" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="183" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="221" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="232" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="239"><net_src comp="66" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="241"><net_src comp="236" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="242"><net_src comp="236" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="246"><net_src comp="70" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="248"><net_src comp="243" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="249"><net_src comp="243" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="253"><net_src comp="105" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="258"><net_src comp="117" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="123" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="264"><net_src comp="259" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="268"><net_src comp="92" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="273"><net_src comp="99" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="278"><net_src comp="80" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="283"><net_src comp="157" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="288"><net_src comp="160" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="293"><net_src comp="163" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="298"><net_src comp="169" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="300"><net_src comp="295" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="301"><net_src comp="295" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="305"><net_src comp="179" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="193" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {}
	Port: result_2_out | {5 }
 - Input state : 
	Port: guitar_effects_Pipeline_WAH_LOOP : gmem | {3 }
	Port: guitar_effects_Pipeline_WAH_LOOP : sext_ln227 | {1 }
	Port: guitar_effects_Pipeline_WAH_LOOP : wah_values_buffer | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_7 : 1
		icmp_ln227 : 2
		add_ln229 : 2
		br_ln227 : 3
		store_ln227 : 3
	State 2
		coeff_index : 1
		zext_ln230 : 2
		wah_values_buffer_addr : 3
		r_V : 4
	State 3
		gmem_addr_read : 1
	State 4
		r_V_22 : 1
	State 5
		ret_V : 1
		trunc_ln1049 : 1
		write_ln0 : 1
	State 6
		select_ln1048 : 1
		ret_V_10 : 2
		sext_ln598 : 3
		result_1 : 4
		store_ln227 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|    mul   |         grp_fu_163         |    2    |   165   |    50   |
|----------|----------------------------|---------|---------|---------|
|          |      add_ln229_fu_123      |    0    |    0    |    14   |
|    add   |       ret_V_9_fu_198       |    0    |    0    |    23   |
|          |       result_1_fu_221      |    0    |    0    |    39   |
|----------|----------------------------|---------|---------|---------|
|          |     coeff_index_fu_139     |    0    |    0    |    7    |
|  select  |    select_ln1048_fu_203    |    0    |    0    |    16   |
|          |       ret_V_10_fu_210      |    0    |    0    |    16   |
|----------|----------------------------|---------|---------|---------|
|          |      icmp_ln227_fu_117     |    0    |    0    |    10   |
|   icmp   |       empty_68_fu_134      |    0    |    0    |    10   |
|          |     icmp_ln1049_fu_193     |    0    |    0    |    18   |
|----------|----------------------------|---------|---------|---------|
|   read   | sext_ln227_read_read_fu_74 |    0    |    0    |    0    |
|          |  gmem_addr_read_read_fu_80 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |    write_ln0_write_fu_85   |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |   sext_ln227_cast_fu_105   |    0    |    0    |    0    |
|   sext   |     sext_ln1317_fu_157     |    0    |    0    |    0    |
|          |     sext_ln1319_fu_160     |    0    |    0    |    0    |
|          |      sext_ln598_fu_217     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   zext   |      zext_ln230_fu_146     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|        ret_V_fu_169        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |     trunc_ln1049_fu_179    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
| bitselect|      p_Result_s_fu_186     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    2    |   165   |   203   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       add_ln229_reg_259      |    7   |
|    gmem_addr_read_reg_275    |   16   |
|           i_reg_243          |    7   |
|      icmp_ln227_reg_255      |    1   |
|        r_V_22_reg_290        |   48   |
|          r_V_reg_270         |   32   |
|        result_reg_236        |   32   |
|         ret_V_reg_295        |   16   |
|      sext_ln1317_reg_280     |   48   |
|      sext_ln1319_reg_285     |   48   |
|    sext_ln227_cast_reg_250   |   64   |
|     trunc_ln1049_reg_302     |   32   |
|wah_values_buffer_addr_reg_265|    7   |
+------------------------------+--------+
|             Total            |   358  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_99 |  p0  |   2  |   7  |   14   ||    9    |
|    grp_fu_163    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_163    |  p1  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   110  ||  4.764  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   165  |   203  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   358  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    4   |   523  |   230  |
+-----------+--------+--------+--------+--------+
