// Seed: 73149895
module module_0 ();
  wire [-1 : -1] id_1;
endmodule
module module_1 #(
    parameter id_0 = 32'd66,
    parameter id_1 = 32'd97,
    parameter id_4 = 32'd48
) (
    input uwire _id_0,
    output wire _id_1,
    output supply0 id_2
);
  tri0 ["" : -1] _id_4 = -1;
  logic [id_0 : -1 'b0] id_5;
  ;
  xnor primCall (id_2, id_5, id_6, id_7);
  assign id_2 = -1;
  logic [-1 : 1  -  -1] id_6;
  logic [  id_1 : id_1] id_7;
  module_0 modCall_1 ();
  assign id_4 = id_5;
  wire [1 : id_4] id_8 = id_7;
endmodule
