#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Fri Jul 17 17:39:04 2020
# Process ID: 20772
# Current directory: C:/Users/James Xia/Desktop/Lab6/Lab6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20640 C:\Users\James Xia\Desktop\Lab6\Lab6\Lab6.xpr
# Log file: C:/Users/James Xia/Desktop/Lab6/Lab6/vivado.log
# Journal file: C:/Users/James Xia/Desktop/Lab6/Lab6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.xpr}
open_project {C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.xpr}
file mkdir C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.srcs/sources_1/new
file mkdir C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.srcs/sources_1/new
file mkdir C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.srcs/sources_1/new
file mkdir C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.srcs/sources_1/new
file mkdir C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.srcs/sources_1/new
file mkdir C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.srcs/sources_1/new
file mkdir {C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.srcs/sources_1/new}
close [ open {C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.srcs/sources_1/new/Lab6.v} w ]
add_files {{C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.srcs/sources_1/new/Lab6.v}}
update_compile_order -fileset sources_1
file mkdir C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.srcs/sim_1/new
file mkdir C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.srcs/sim_1/new
file mkdir C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.srcs/sim_1/new
file mkdir C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.srcs/sim_1/new
file mkdir C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.srcs/sim_1/new
file mkdir {C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.srcs/sim_1/new}
close [ open {C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.srcs/sim_1/new/sim.v} w ]
add_files -fileset sim_1 {{C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.srcs/sim_1/new/sim.v}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source sim_lab6.tcl
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
open_run impl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list {AN[3]} {AN[2]} {AN[1]} {AN[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {CA[6]} {CA[5]} {CA[4]} {CA[3]} {CA[2]} {CA[1]} {CA[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {col[3]} {col[2]} {col[1]} {col[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {reg_code[3]} {reg_code[2]} {reg_code[1]} {reg_code[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {row[3]} {row[2]} {row[1]} {row[0]}]]
place_ports {AN[3]} W4
place_ports {AN[2]} V4
place_ports {AN[1]} U4
place_ports {AN[0]} U2
place_ports {CA[6]} W7
place_ports {CA[5]} W6
place_ports {CA[4]} U8
place_ports {CA[3]} V8
place_ports {CA[2]} U5
place_ports {CA[1]} V5
place_ports {CA[0]} U7
place_ports {col[3]} B16
place_ports {col[2]} B15
place_ports {col[1]} A16
place_ports {col[0]} A14
place_ports {row[3]} C16
place_ports {row[2]} C15
place_ports {row[1]} A17
place_ports {row[0]} A15
place_ports {reg_code[3]} V19
place_ports {reg_code[2]} U19
place_ports {reg_code[1]} E19
place_ports {reg_code[0]} U16
place_ports clock W5
place_ports reset T18
set_property IOSTANDARD LVCMOS33 [get_ports [list clock]]
set_property IOSTANDARD LVCMOS33 [get_ports [list reset]]
file mkdir {C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.srcs/constrs_1/new}
close [ open {C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.srcs/constrs_1/new/constraint.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.srcs/constrs_1/new/constraint.xdc}}
set_property target_constrs_file {C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.srcs/constrs_1/new/constraint.xdc} [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
refresh_design
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
close_sim
