/************************************************************************
Avalon-MM Interface for AES Decryption IP Core

Dong Kai Wang, Fall 2017

For use with ECE 385 Experiment 9
University of Illinois ECE Department

Register Map:

 0-3 : 4x 32bit AES Key
 4-7 : 4x 32bit AES Encrypted Message
 8-11: 4x 32bit AES Decrypted Message
   12: Not Used
	13: Not Used
   14: 32bit Start Register
   15: 32bit Done Register

************************************************************************/

module avalon_aes_interface (
	// Avalon Clock Input
	input logic CLK,
	
	// Avalon Reset Input
	input logic RESET,
	
	// Avalon-MM Slave Signals
	input  logic AVL_READ,					// Avalon-MM Read
	input  logic AVL_WRITE,					// Avalon-MM Write
	input  logic AVL_CS,						// Avalon-MM Chip Select
	input  logic [3:0] AVL_BYTE_EN,		// Avalon-MM Byte Enable
	input  logic [3:0] AVL_ADDR,			// Avalon-MM Address
	input  logic [31:0] AVL_WRITEDATA,	// Avalon-MM Write Data
	output logic [31:0] AVL_READDATA,	// Avalon-MM Read Data
	
	// Exported Conduit
	output logic [31:0] EXPORT_DATA		// Exported Conduit Signal to LEDs
);
	
	logic [31:0] reg_array [16];
	always_ff @ (posedge CLK)
	begin
		if(RESET) begin
			for(integer i = 0; i < 16; i = i + 1)
			begin
				reg_array[i] <= 32'h0;
			end
		end
		else if(AVL_WRITE && AVL_CS)
		begin
			if(AVL_BYTE_EN[0]) reg_array[AVL_ADDR][7:0] <= AVL_WRITEDATA[7:0];
			if(AVL_BYTE_EN[1]) reg_array[AVL_ADDR][15:8] <= AVL_WRITEDATA[15:8];
			if(AVL_BYTE_EN[2]) reg_array[AVL_ADDR][23:16] <= AVL_WRITEDATA[23:16];
			if(AVL_BYTE_EN[3]) reg_array[AVL_ADDR][31:24] <= AVL_WRITEDATA[31:24];
		end
	end
	
	//logic temp[32:0] =  reg_array[0];
	//assign EXPORT_DATA = (temp);
	//assign AVL_READDATA = (AVL_CS && AVL_READ) ?reg_array[AVL_ADDR]:32'b0;
	assign EXPORT_DATA = { reg_array[0][31:16], reg_array[3][15:0] };
	
	/*
	module AES (
	input	 logic CLK,
	input  logic RESET,
	input  logic AES_START,
	output logic AES_DONE,
	input  logic [127:0] AES_KEY,
	input  logic [127:0] AES_MSG_ENC,
	output logic [127:0] AES_MSG_DEC
	*/
	logic [31:0] msg[4];
	logic [31:0] done;
	AES m_a(.*, .AES_START(reg_array[14][0:0]), .AES_DONE(done[0:0]), 
				.AES_KEY({reg_array[0], reg_array[1], reg_array[2], reg_array[3]}),
				.AES_MSG_ENC({reg_array[4], reg_array[5], reg_array[6], reg_array[7]}),
				.AES_MSG_DEC({msg[3], msg[2], msg[1], msg[0]}) );
	
	always_comb
	begin
		
		if(AVL_CS && AVL_READ)
		begin
			if(AVL_ADDR == 15) AVL_READDATA = done;
			else if(AVL_ADDR < 8) AVL_READDATA =reg_array[ AVL_ADDR ];
			else AVL_READDATA = msg[ AVL_ADDR - 8 ];
		end
		else AVL_READDATA = 32'b0;
	end
endmodule
