--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

f:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml motherBoard.twx motherBoard.ncd -o motherBoard.twr
motherBoard.pcf -ucf motherBoard.ucf

Design file:              motherBoard.ncd
Physical constraint file: motherBoard.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk11M
--------------------+------------+------------+------------------+--------+
                    |Max Setup to|Max Hold to |                  | Clock  |
Source              | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------------+------------+------------+------------------+--------+
dataReady_1         |    4.913(R)|   -2.706(R)|clk11M_IBUF       |   0.000|
                    |   11.970(F)|   -3.280(F)|clk11M_IBUF       |   0.000|
physical_mem_bus<0> |    1.364(R)|    0.149(R)|clk11M_IBUF       |   0.000|
                    |    0.991(F)|    0.434(F)|clk11M_IBUF       |   0.000|
physical_mem_bus<1> |    2.177(R)|   -0.503(R)|clk11M_IBUF       |   0.000|
                    |    1.452(F)|    0.066(F)|clk11M_IBUF       |   0.000|
physical_mem_bus<2> |    1.273(R)|    0.223(R)|clk11M_IBUF       |   0.000|
                    |    1.357(F)|    0.141(F)|clk11M_IBUF       |   0.000|
physical_mem_bus<3> |    2.268(R)|   -0.573(R)|clk11M_IBUF       |   0.000|
                    |    2.538(F)|   -0.804(F)|clk11M_IBUF       |   0.000|
physical_mem_bus<4> |    1.249(R)|    0.227(R)|clk11M_IBUF       |   0.000|
                    |    0.725(F)|    0.643(F)|clk11M_IBUF       |   0.000|
physical_mem_bus<5> |    1.207(R)|    0.260(R)|clk11M_IBUF       |   0.000|
                    |    1.558(F)|   -0.022(F)|clk11M_IBUF       |   0.000|
physical_mem_bus<6> |    2.267(R)|   -0.589(R)|clk11M_IBUF       |   0.000|
                    |    1.704(F)|   -0.138(F)|clk11M_IBUF       |   0.000|
physical_mem_bus<7> |    2.077(R)|   -0.436(R)|clk11M_IBUF       |   0.000|
                    |    1.464(F)|    0.054(F)|clk11M_IBUF       |   0.000|
physical_mem_bus<8> |    0.770(R)|    0.638(R)|clk11M_IBUF       |   0.000|
                    |    1.915(F)|   -0.301(F)|clk11M_IBUF       |   0.000|
physical_mem_bus<9> |    0.769(R)|    0.639(R)|clk11M_IBUF       |   0.000|
                    |    0.910(F)|    0.502(F)|clk11M_IBUF       |   0.000|
physical_mem_bus<10>|    1.111(R)|    0.358(R)|clk11M_IBUF       |   0.000|
                    |    2.500(F)|   -0.779(F)|clk11M_IBUF       |   0.000|
physical_mem_bus<11>|    0.805(R)|    0.603(R)|clk11M_IBUF       |   0.000|
                    |    2.189(F)|   -0.530(F)|clk11M_IBUF       |   0.000|
physical_mem_bus<12>|    0.803(R)|    0.606(R)|clk11M_IBUF       |   0.000|
                    |    1.571(F)|   -0.028(F)|clk11M_IBUF       |   0.000|
physical_mem_bus<13>|    0.460(R)|    0.881(R)|clk11M_IBUF       |   0.000|
                    |    0.970(F)|    0.454(F)|clk11M_IBUF       |   0.000|
physical_mem_bus<14>|    1.238(R)|    0.259(R)|clk11M_IBUF       |   0.000|
                    |    2.004(F)|   -0.376(F)|clk11M_IBUF       |   0.000|
physical_mem_bus<15>|    0.530(R)|    0.826(R)|clk11M_IBUF       |   0.000|
                    |    1.007(F)|    0.422(F)|clk11M_IBUF       |   0.000|
tbre_1              |    5.971(R)|   -3.552(R)|clk11M_IBUF       |   0.000|
                    |   12.592(F)|   -4.550(F)|clk11M_IBUF       |   0.000|
tsre_1              |    4.204(R)|   -2.138(R)|clk11M_IBUF       |   0.000|
                    |   10.825(F)|   -3.136(F)|clk11M_IBUF       |   0.000|
--------------------+------------+------------+------------------+--------+

Setup/Hold to clock rst
--------------+------------+------------+------------------+--------+
              |Max Setup to|Max Hold to |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
ram1DataBus<0>|    1.197(F)|    0.287(F)|rst_IBUF          |   0.000|
ram1DataBus<1>|    0.855(F)|    0.560(F)|rst_IBUF          |   0.000|
ram1DataBus<2>|    1.551(F)|   -0.001(F)|rst_IBUF          |   0.000|
ram1DataBus<3>|    1.938(F)|   -0.311(F)|rst_IBUF          |   0.000|
ram1DataBus<4>|    0.747(F)|    0.647(F)|rst_IBUF          |   0.000|
ram1DataBus<5>|    0.978(F)|    0.462(F)|rst_IBUF          |   0.000|
ram1DataBus<6>|    1.773(F)|   -0.179(F)|rst_IBUF          |   0.000|
ram1DataBus<7>|    2.008(F)|   -0.367(F)|rst_IBUF          |   0.000|
--------------+------------+------------+------------------+--------+

Clock clk11M to Pad
---------------------+------------+------------------+--------+
                     | clk (edge) |                  | Clock  |
Destination          |   to PAD   |Internal Clock(s) | Phase  |
---------------------+------------+------------------+--------+
leddebug<0>          |   20.559(R)|clk11M_IBUF       |   0.000|
                     |   22.229(F)|clk11M_IBUF       |   0.000|
                     |   26.427(R)|serial2/wrn       |   0.000|
leddebug<1>          |   20.255(R)|clk11M_IBUF       |   0.000|
                     |   21.925(F)|clk11M_IBUF       |   0.000|
                     |   26.123(R)|serial2/wrn       |   0.000|
leddebug<2>          |   20.878(R)|clk11M_IBUF       |   0.000|
                     |   22.548(F)|clk11M_IBUF       |   0.000|
                     |   26.746(R)|serial2/wrn       |   0.000|
leddebug<3>          |   21.168(R)|clk11M_IBUF       |   0.000|
                     |   22.838(F)|clk11M_IBUF       |   0.000|
                     |   27.036(R)|serial2/wrn       |   0.000|
leddebug<4>          |   20.561(R)|clk11M_IBUF       |   0.000|
                     |   22.231(F)|clk11M_IBUF       |   0.000|
                     |   26.429(R)|serial2/wrn       |   0.000|
leddebug<5>          |   20.407(R)|clk11M_IBUF       |   0.000|
                     |   22.077(F)|clk11M_IBUF       |   0.000|
                     |   26.275(R)|serial2/wrn       |   0.000|
leddebug<6>          |   20.357(R)|clk11M_IBUF       |   0.000|
                     |   22.027(F)|clk11M_IBUF       |   0.000|
                     |   26.225(R)|serial2/wrn       |   0.000|
leddebug<7>          |   20.484(R)|clk11M_IBUF       |   0.000|
                     |   22.154(F)|clk11M_IBUF       |   0.000|
                     |   26.352(R)|serial2/wrn       |   0.000|
leddebug<8>          |   20.043(R)|clk11M_IBUF       |   0.000|
                     |   21.713(F)|clk11M_IBUF       |   0.000|
                     |   25.911(R)|serial2/wrn       |   0.000|
leddebug<9>          |   19.879(R)|clk11M_IBUF       |   0.000|
                     |   21.549(F)|clk11M_IBUF       |   0.000|
                     |   25.747(R)|serial2/wrn       |   0.000|
leddebug<10>         |   21.458(R)|clk11M_IBUF       |   0.000|
                     |   23.128(F)|clk11M_IBUF       |   0.000|
                     |   27.326(R)|serial2/wrn       |   0.000|
leddebug<11>         |   20.368(R)|clk11M_IBUF       |   0.000|
                     |   22.038(F)|clk11M_IBUF       |   0.000|
                     |   26.236(R)|serial2/wrn       |   0.000|
leddebug<12>         |   20.439(R)|clk11M_IBUF       |   0.000|
                     |   22.109(F)|clk11M_IBUF       |   0.000|
                     |   26.307(R)|serial2/wrn       |   0.000|
leddebug<13>         |   20.718(R)|clk11M_IBUF       |   0.000|
                     |   22.388(F)|clk11M_IBUF       |   0.000|
                     |   26.586(R)|serial2/wrn       |   0.000|
leddebug<14>         |   20.818(R)|clk11M_IBUF       |   0.000|
                     |   22.488(F)|clk11M_IBUF       |   0.000|
                     |   26.686(R)|serial2/wrn       |   0.000|
leddebug<15>         |   20.090(R)|clk11M_IBUF       |   0.000|
                     |   21.760(F)|clk11M_IBUF       |   0.000|
                     |   25.958(R)|serial2/wrn       |   0.000|
physical_mem_addr<0> |   12.064(R)|clk11M_IBUF       |   0.000|
                     |   12.753(F)|clk11M_IBUF       |   0.000|
physical_mem_addr<1> |   11.143(R)|clk11M_IBUF       |   0.000|
                     |   11.767(F)|clk11M_IBUF       |   0.000|
physical_mem_addr<2> |   10.243(R)|clk11M_IBUF       |   0.000|
                     |   10.995(F)|clk11M_IBUF       |   0.000|
physical_mem_addr<3> |   10.583(R)|clk11M_IBUF       |   0.000|
                     |   11.143(F)|clk11M_IBUF       |   0.000|
physical_mem_addr<4> |   11.893(R)|clk11M_IBUF       |   0.000|
                     |   11.675(F)|clk11M_IBUF       |   0.000|
physical_mem_addr<5> |   10.579(R)|clk11M_IBUF       |   0.000|
                     |   11.170(F)|clk11M_IBUF       |   0.000|
physical_mem_addr<6> |   10.697(R)|clk11M_IBUF       |   0.000|
                     |   11.462(F)|clk11M_IBUF       |   0.000|
physical_mem_addr<7> |   10.544(R)|clk11M_IBUF       |   0.000|
                     |   11.390(F)|clk11M_IBUF       |   0.000|
physical_mem_addr<8> |   11.011(R)|clk11M_IBUF       |   0.000|
                     |   11.236(F)|clk11M_IBUF       |   0.000|
physical_mem_addr<9> |   11.154(R)|clk11M_IBUF       |   0.000|
                     |   12.497(F)|clk11M_IBUF       |   0.000|
physical_mem_addr<10>|   12.341(R)|clk11M_IBUF       |   0.000|
                     |   12.732(F)|clk11M_IBUF       |   0.000|
physical_mem_addr<11>|   10.869(R)|clk11M_IBUF       |   0.000|
                     |   11.757(F)|clk11M_IBUF       |   0.000|
physical_mem_addr<12>|   11.003(R)|clk11M_IBUF       |   0.000|
                     |   11.792(F)|clk11M_IBUF       |   0.000|
physical_mem_addr<13>|   10.179(R)|clk11M_IBUF       |   0.000|
                     |   11.111(F)|clk11M_IBUF       |   0.000|
physical_mem_addr<14>|   10.087(R)|clk11M_IBUF       |   0.000|
                     |   10.582(F)|clk11M_IBUF       |   0.000|
physical_mem_addr<15>|   11.054(R)|clk11M_IBUF       |   0.000|
                     |   12.209(F)|clk11M_IBUF       |   0.000|
physical_mem_bus<0>  |   12.406(R)|clk11M_IBUF       |   0.000|
physical_mem_bus<1>  |   13.825(R)|clk11M_IBUF       |   0.000|
physical_mem_bus<2>  |   13.527(R)|clk11M_IBUF       |   0.000|
physical_mem_bus<3>  |   13.246(R)|clk11M_IBUF       |   0.000|
physical_mem_bus<4>  |   12.341(R)|clk11M_IBUF       |   0.000|
physical_mem_bus<5>  |   12.869(R)|clk11M_IBUF       |   0.000|
physical_mem_bus<6>  |   13.442(R)|clk11M_IBUF       |   0.000|
physical_mem_bus<7>  |   12.589(R)|clk11M_IBUF       |   0.000|
physical_mem_bus<8>  |   13.008(R)|clk11M_IBUF       |   0.000|
physical_mem_bus<9>  |   13.163(R)|clk11M_IBUF       |   0.000|
physical_mem_bus<10> |   12.709(R)|clk11M_IBUF       |   0.000|
physical_mem_bus<11> |   12.669(R)|clk11M_IBUF       |   0.000|
physical_mem_bus<12> |   13.015(R)|clk11M_IBUF       |   0.000|
physical_mem_bus<13> |   13.446(R)|clk11M_IBUF       |   0.000|
physical_mem_bus<14> |   12.390(R)|clk11M_IBUF       |   0.000|
physical_mem_bus<15> |   13.236(R)|clk11M_IBUF       |   0.000|
physical_mem_read    |   12.889(R)|clk11M_IBUF       |   0.000|
physical_mem_write   |   12.790(R)|clk11M_IBUF       |   0.000|
ram1DataBus<0>       |   11.978(R)|clk11M_IBUF       |   0.000|
ram1DataBus<1>       |   12.236(R)|clk11M_IBUF       |   0.000|
ram1DataBus<2>       |   12.228(R)|clk11M_IBUF       |   0.000|
ram1DataBus<3>       |   11.997(R)|clk11M_IBUF       |   0.000|
ram1DataBus<4>       |   12.427(R)|clk11M_IBUF       |   0.000|
ram1DataBus<5>       |   12.181(R)|clk11M_IBUF       |   0.000|
ram1DataBus<6>       |   11.786(R)|clk11M_IBUF       |   0.000|
ram1DataBus<7>       |   11.556(R)|clk11M_IBUF       |   0.000|
rdn_1                |   16.047(R)|clk11M_IBUF       |   0.000|
vgaB<0>              |   33.160(R)|clk11M_IBUF       |   0.000|
                     |   31.863(F)|clk11M_IBUF       |   0.000|
                     |   36.325(R)|serial2/wrn       |   0.000|
vgaB<1>              |   33.043(R)|clk11M_IBUF       |   0.000|
                     |   31.746(F)|clk11M_IBUF       |   0.000|
                     |   36.208(R)|serial2/wrn       |   0.000|
vgaB<2>              |   33.601(R)|clk11M_IBUF       |   0.000|
                     |   32.304(F)|clk11M_IBUF       |   0.000|
                     |   36.766(R)|serial2/wrn       |   0.000|
vgaG<0>              |   33.452(R)|clk11M_IBUF       |   0.000|
                     |   32.155(F)|clk11M_IBUF       |   0.000|
                     |   36.617(R)|serial2/wrn       |   0.000|
vgaG<1>              |   33.747(R)|clk11M_IBUF       |   0.000|
                     |   32.450(F)|clk11M_IBUF       |   0.000|
                     |   36.912(R)|serial2/wrn       |   0.000|
vgaG<2>              |   34.022(R)|clk11M_IBUF       |   0.000|
                     |   32.725(F)|clk11M_IBUF       |   0.000|
                     |   37.187(R)|serial2/wrn       |   0.000|
vgaR<0>              |   33.558(R)|clk11M_IBUF       |   0.000|
                     |   32.261(F)|clk11M_IBUF       |   0.000|
                     |   36.723(R)|serial2/wrn       |   0.000|
vgaR<1>              |   33.753(R)|clk11M_IBUF       |   0.000|
                     |   32.456(F)|clk11M_IBUF       |   0.000|
                     |   36.918(R)|serial2/wrn       |   0.000|
vgaR<2>              |   33.464(R)|clk11M_IBUF       |   0.000|
                     |   32.167(F)|clk11M_IBUF       |   0.000|
                     |   36.629(R)|serial2/wrn       |   0.000|
wrn_1                |   14.863(R)|clk11M_IBUF       |   0.000|
---------------------+------------+------------------+--------+

Clock rst to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
leddebug<0> |   20.903(F)|rst_IBUF          |   0.000|
            |   24.898(R)|serial2/wrn       |   0.000|
leddebug<1> |   20.599(F)|rst_IBUF          |   0.000|
            |   24.594(R)|serial2/wrn       |   0.000|
leddebug<2> |   25.217(R)|serial2/wrn       |   0.000|
            |   21.041(F)|rst_IBUF          |   0.000|
leddebug<3> |   21.512(F)|rst_IBUF          |   0.000|
            |   25.507(R)|serial2/wrn       |   0.000|
leddebug<4> |   20.905(F)|rst_IBUF          |   0.000|
            |   24.900(R)|serial2/wrn       |   0.000|
leddebug<5> |   20.751(F)|rst_IBUF          |   0.000|
            |   24.746(R)|serial2/wrn       |   0.000|
leddebug<6> |   20.701(F)|rst_IBUF          |   0.000|
            |   24.696(R)|serial2/wrn       |   0.000|
leddebug<7> |   24.823(R)|serial2/wrn       |   0.000|
            |   20.828(F)|rst_IBUF          |   0.000|
leddebug<8> |   24.382(R)|serial2/wrn       |   0.000|
            |   20.092(F)|rst_IBUF          |   0.000|
leddebug<9> |   19.928(F)|rst_IBUF          |   0.000|
            |   24.218(R)|serial2/wrn       |   0.000|
leddebug<10>|   25.797(R)|serial2/wrn       |   0.000|
            |   21.507(F)|rst_IBUF          |   0.000|
leddebug<11>|   20.417(F)|rst_IBUF          |   0.000|
            |   24.707(R)|serial2/wrn       |   0.000|
leddebug<12>|   24.778(R)|serial2/wrn       |   0.000|
            |   20.488(F)|rst_IBUF          |   0.000|
leddebug<13>|   25.057(R)|serial2/wrn       |   0.000|
            |   20.767(F)|rst_IBUF          |   0.000|
leddebug<14>|   25.157(R)|serial2/wrn       |   0.000|
            |   20.867(F)|rst_IBUF          |   0.000|
leddebug<15>|   24.429(R)|serial2/wrn       |   0.000|
            |   20.139(F)|rst_IBUF          |   0.000|
vgaB<0>     |   34.796(R)|serial2/wrn       |   0.000|
            |   32.863(F)|rst_IBUF          |   0.000|
vgaB<1>     |   32.746(F)|rst_IBUF          |   0.000|
            |   34.679(R)|serial2/wrn       |   0.000|
vgaB<2>     |   35.237(R)|serial2/wrn       |   0.000|
            |   33.304(F)|rst_IBUF          |   0.000|
vgaG<0>     |   33.155(F)|rst_IBUF          |   0.000|
            |   35.088(R)|serial2/wrn       |   0.000|
vgaG<1>     |   35.383(R)|serial2/wrn       |   0.000|
            |   33.450(F)|rst_IBUF          |   0.000|
vgaG<2>     |   35.658(R)|serial2/wrn       |   0.000|
            |   33.725(F)|rst_IBUF          |   0.000|
vgaR<0>     |   33.261(F)|rst_IBUF          |   0.000|
            |   35.194(R)|serial2/wrn       |   0.000|
vgaR<1>     |   35.389(R)|serial2/wrn       |   0.000|
            |   33.456(F)|rst_IBUF          |   0.000|
vgaR<2>     |   35.100(R)|serial2/wrn       |   0.000|
            |   33.167(F)|rst_IBUF          |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |         |    1.509|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk11M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk11M         |   12.091|   11.115|   18.714|   14.498|
rst            |   12.091|    5.534|   18.714|   13.172|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk11M         |         |         |    7.902|    3.855|
rst            |         |         |         |    2.090|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------------+---------+
Source Pad     |Destination Pad      |  Delay  |
---------------+---------------------+---------+
clk11M         |physical_mem_addr<0> |   11.972|
clk11M         |physical_mem_addr<1> |   11.924|
clk11M         |physical_mem_addr<2> |   12.111|
clk11M         |physical_mem_addr<3> |   12.287|
clk11M         |physical_mem_addr<4> |   11.493|
clk11M         |physical_mem_addr<5> |   11.888|
clk11M         |physical_mem_addr<6> |   13.201|
clk11M         |physical_mem_addr<7> |   13.380|
clk11M         |physical_mem_addr<8> |   12.825|
clk11M         |physical_mem_addr<9> |   12.785|
clk11M         |physical_mem_addr<10>|   13.021|
clk11M         |physical_mem_addr<11>|   13.491|
clk11M         |physical_mem_addr<12>|   14.001|
clk11M         |physical_mem_addr<13>|   12.334|
clk11M         |physical_mem_addr<14>|   11.681|
clk11M         |physical_mem_addr<15>|   12.269|
clk11M         |physical_mem_bus<0>  |   12.444|
clk11M         |physical_mem_bus<1>  |   13.863|
clk11M         |physical_mem_bus<2>  |   13.582|
clk11M         |physical_mem_bus<3>  |   13.301|
clk11M         |physical_mem_bus<4>  |   12.450|
clk11M         |physical_mem_bus<5>  |   12.978|
clk11M         |physical_mem_bus<6>  |   13.538|
clk11M         |physical_mem_bus<7>  |   12.685|
clk11M         |physical_mem_bus<8>  |   13.038|
clk11M         |physical_mem_bus<9>  |   13.193|
clk11M         |physical_mem_bus<10> |   12.733|
clk11M         |physical_mem_bus<11> |   12.693|
clk11M         |physical_mem_bus<12> |   13.043|
clk11M         |physical_mem_bus<13> |   13.474|
clk11M         |physical_mem_bus<14> |   12.447|
clk11M         |physical_mem_bus<15> |   13.293|
clk11M         |physical_mem_read    |   13.282|
clk11M         |physical_mem_write   |   12.914|
clk11M         |rdn_1                |   10.967|
clk11M         |wrn_1                |   15.730|
dataReady_1    |leddebug<0>          |   19.095|
dataReady_1    |leddebug<1>          |   18.791|
dataReady_1    |leddebug<2>          |   19.414|
dataReady_1    |leddebug<3>          |   19.704|
dataReady_1    |leddebug<4>          |   19.097|
dataReady_1    |leddebug<5>          |   18.943|
dataReady_1    |leddebug<6>          |   18.893|
dataReady_1    |leddebug<7>          |   19.020|
dataReady_1    |leddebug<8>          |   18.579|
dataReady_1    |leddebug<9>          |   18.415|
dataReady_1    |leddebug<10>         |   19.994|
dataReady_1    |leddebug<11>         |   18.904|
dataReady_1    |leddebug<12>         |   18.975|
dataReady_1    |leddebug<13>         |   19.254|
dataReady_1    |leddebug<14>         |   19.354|
dataReady_1    |leddebug<15>         |   18.626|
dataReady_1    |vgaB<0>              |   28.729|
dataReady_1    |vgaB<1>              |   28.612|
dataReady_1    |vgaB<2>              |   29.170|
dataReady_1    |vgaG<0>              |   29.021|
dataReady_1    |vgaG<1>              |   29.316|
dataReady_1    |vgaG<2>              |   29.591|
dataReady_1    |vgaR<0>              |   29.127|
dataReady_1    |vgaR<1>              |   29.322|
dataReady_1    |vgaR<2>              |   29.033|
rst            |leddebug<0>          |   14.848|
rst            |leddebug<1>          |   14.544|
rst            |leddebug<2>          |   15.379|
rst            |leddebug<3>          |   15.457|
rst            |leddebug<4>          |   14.850|
rst            |leddebug<5>          |   14.889|
rst            |leddebug<6>          |   14.646|
rst            |leddebug<7>          |   14.883|
rst            |leddebug<8>          |   14.555|
rst            |leddebug<9>          |   14.391|
rst            |leddebug<10>         |   15.970|
rst            |leddebug<11>         |   14.880|
rst            |leddebug<12>         |   14.951|
rst            |leddebug<13>         |   15.230|
rst            |leddebug<14>         |   15.330|
rst            |leddebug<15>         |   14.602|
rst            |rdn_1                |   11.983|
rst            |vgaB<0>              |   24.482|
rst            |vgaB<1>              |   24.365|
rst            |vgaB<2>              |   24.923|
rst            |vgaG<0>              |   24.774|
rst            |vgaG<1>              |   25.069|
rst            |vgaG<2>              |   25.344|
rst            |vgaR<0>              |   24.880|
rst            |vgaR<1>              |   25.075|
rst            |vgaR<2>              |   24.786|
rst            |wrn_1                |   13.908|
tbre_1         |leddebug<0>          |   19.717|
tbre_1         |leddebug<1>          |   19.413|
tbre_1         |leddebug<2>          |   20.036|
tbre_1         |leddebug<3>          |   20.326|
tbre_1         |leddebug<4>          |   19.719|
tbre_1         |leddebug<5>          |   19.565|
tbre_1         |leddebug<6>          |   19.515|
tbre_1         |leddebug<7>          |   19.642|
tbre_1         |leddebug<8>          |   19.201|
tbre_1         |leddebug<9>          |   19.037|
tbre_1         |leddebug<10>         |   20.616|
tbre_1         |leddebug<11>         |   19.526|
tbre_1         |leddebug<12>         |   19.597|
tbre_1         |leddebug<13>         |   19.876|
tbre_1         |leddebug<14>         |   19.976|
tbre_1         |leddebug<15>         |   19.248|
tbre_1         |vgaB<0>              |   29.615|
tbre_1         |vgaB<1>              |   29.498|
tbre_1         |vgaB<2>              |   30.056|
tbre_1         |vgaG<0>              |   29.907|
tbre_1         |vgaG<1>              |   30.202|
tbre_1         |vgaG<2>              |   30.477|
tbre_1         |vgaR<0>              |   30.013|
tbre_1         |vgaR<1>              |   30.208|
tbre_1         |vgaR<2>              |   29.919|
tsre_1         |leddebug<0>          |   17.950|
tsre_1         |leddebug<1>          |   17.646|
tsre_1         |leddebug<2>          |   18.269|
tsre_1         |leddebug<3>          |   18.559|
tsre_1         |leddebug<4>          |   17.952|
tsre_1         |leddebug<5>          |   17.798|
tsre_1         |leddebug<6>          |   17.748|
tsre_1         |leddebug<7>          |   17.875|
tsre_1         |leddebug<8>          |   17.434|
tsre_1         |leddebug<9>          |   17.270|
tsre_1         |leddebug<10>         |   18.849|
tsre_1         |leddebug<11>         |   17.759|
tsre_1         |leddebug<12>         |   17.830|
tsre_1         |leddebug<13>         |   18.109|
tsre_1         |leddebug<14>         |   18.209|
tsre_1         |leddebug<15>         |   17.481|
tsre_1         |vgaB<0>              |   27.848|
tsre_1         |vgaB<1>              |   27.731|
tsre_1         |vgaB<2>              |   28.289|
tsre_1         |vgaG<0>              |   28.140|
tsre_1         |vgaG<1>              |   28.435|
tsre_1         |vgaG<2>              |   28.710|
tsre_1         |vgaR<0>              |   28.246|
tsre_1         |vgaR<1>              |   28.441|
tsre_1         |vgaR<2>              |   28.152|
---------------+---------------------+---------+


Analysis completed Fri Dec 05 21:22:50 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 304 MB



