;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #72, @190
	SUB #72, @190
	SUB 0, @12
	JMN @-127, 100
	SLT #-104, @20
	JMN -7, #-620
	SUB -100, -100
	MOV -7, <-20
	SUB -100, -100
	MOV -1, <-20
	SUB @121, 103
	SUB @121, 103
	SLT #-104, @20
	SUB @127, 106
	SUB -1, @0
	SUB 11, 0
	CMP 0, @12
	SUB -207, <-120
	CMP 0, @12
	ADD @127, -106
	SUB #-12, @10
	JMZ 140, 20
	SUB #72, @191
	SUB @-127, 100
	SUB -7, <-119
	CMP 1, @0
	CMP 1, @0
	SPL <0, 90
	SUB @127, 106
	SUB 90, @-202
	MOV -7, <-20
	MOV -7, <-20
	SUB 90, @-202
	SUB @127, 106
	SUB @127, 106
	MOV -1, <-20
	JMN 0, -202
	ADD 4, @29
	SPL 0, -202
	SPL 0, -202
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-20
	CMP -207, <-120
	SPL 0, -202
