Running: H:\xilinx\12.3\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o C:/nico/hackerspace/fpga/git/fpgaSynths/pokey/src/tb_top_isim_beh.exe -prj C:/nico/hackerspace/fpga/git/fpgaSynths/pokey/src/tb_top_beh.prj work.tb_top 
ISim M.70d (signature 0x36e8438f)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "C:/nico/hackerspace/fpga/git/fpgaSynths/pokey/src/kcuart_rx.vhd" into library work
Parsing VHDL file "C:/nico/hackerspace/fpga/git/fpgaSynths/pokey/src/bbfifo_16x8.vhd" into library work
Parsing VHDL file "C:/nico/hackerspace/fpga/git/fpgaSynths/pokey/src/wingbutled.vhd" into library work
Parsing VHDL file "C:/nico/hackerspace/fpga/git/fpgaSynths/pokey/src/uart_rx.vhd" into library work
Parsing VHDL file "C:/nico/hackerspace/fpga/git/fpgaSynths/pokey/src/serctrl.vhd" into library work
Parsing VHDL file "C:/nico/hackerspace/fpga/git/fpgaSynths/pokey/src/pokeyctrl.vhd" into library work
Parsing VHDL file "C:/nico/hackerspace/fpga/git/fpgaSynths/pokey/src/pokey.vhd" into library work
Parsing VHDL file "C:/nico/hackerspace/fpga/git/fpgaSynths/pokey/src/kcuart_tx.vhd" into library work
Parsing VHDL file "C:/nico/hackerspace/fpga/git/fpgaSynths/pokey/src/uart_tx.vhd" into library work
Parsing VHDL file "C:/nico/hackerspace/fpga/git/fpgaSynths/pokey/src/aaatop.vhd" into library work
Parsing VHDL file "C:/nico/hackerspace/fpga/git/fpgaSynths/pokey/src/tb_top.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 67780 KB
Fuse CPU Usage: 936 ms
Using precompiled package standard from library std
Using precompiled package std_logic_1164 from library ieee
Using precompiled package std_logic_arith from library ieee
Using precompiled package std_logic_unsigned from library ieee
Using precompiled package numeric_std from library ieee
Using precompiled package textio from library std
Using precompiled package vital_timing from library ieee
Using precompiled package vital_primitives from library ieee
Compiling package vcomponents
Compiling architecture behavioral of entity wingbutled [wingbutled_default]
Compiling architecture rtl of entity pokey [pokey_default]
Compiling architecture behavioral of entity pokeyctrl [pokeyctrl_default]
Compiling architecture behavioral of entity serctrl [serctrl_default]
Compiling package vpkg
Compiling architecture fd_v of entity fd [\FD('0')\]
Compiling architecture srl16e_v of entity srl16e [\SRL16E("0000000000000000")\]
Compiling architecture fde_v of entity fde [\FDE('0')\]
Compiling architecture lut4_v of entity lut4 [\LUT4("0000000001000000")\]
Compiling architecture lut3_v of entity lut3 [\LUT3("01010100")\]
Compiling architecture lut2_v of entity lut2 [\LUT2("1000")\]
Compiling architecture low_level_definition of entity kcuart_rx [kcuart_rx_default]
Compiling architecture fdre_v of entity fdre [\FDRE('0')\]
Compiling architecture muxcy_v of entity muxcy [muxcy_default]
Compiling architecture xorcy_v of entity xorcy [xorcy_default]
Compiling architecture fdr_v of entity fdr [\FDR('0')\]
Compiling architecture low_level_definition of entity bbfifo_16x8 [bbfifo_16x8_default]
Compiling architecture macro_level_definition of entity uart_rx [uart_rx_default]
Compiling architecture behavioral of entity aaatop [aaatop_default]
Compiling architecture muxf5_v of entity muxf5 [muxf5_default]
Compiling architecture muxf6_v of entity muxf6 [muxf6_default]
Compiling architecture fdrs_v of entity fdrs [\FDRS('0')\]
Compiling architecture mult_and_v of entity mult_and [mult_and_default]
Compiling architecture low_level_definition of entity kcuart_tx [kcuart_tx_default]
Compiling architecture macro_level_definition of entity uart_tx [uart_tx_default]
Compiling architecture behavior of entity tb_top
Time Resolution for simulation is 1ps.
Compiled 81 VHDL Units
Built simulation executable C:/nico/hackerspace/fpga/git/fpgaSynths/pokey/src/tb_top_isim_beh.exe
Fuse Memory Usage: 77768 KB
Fuse CPU Usage: 1312 ms
