//2022.7.30 xuxin
`include "defines.v"

module S011HD1P_X32Y2D128(
    Q, CLK, CEN, WEN, A, D
);
parameter Bits = 128;
parameter Word_Depth = 64;
parameter Add_Width = 6;

output  reg [Bits-1:0]      Q; //读数据
input                   CLK; //时钟
input                   CEN;//使能信号, 低电平有效
input                   WEN;//写使能信号, 低电平有效
input   [Add_Width-1:0] A; //读写地址
input   [Bits-1:0]      D; // 写数据 

reg [Bits-1:0] ram [0:Word_Depth-1];
always @(posedge CLK) begin
    if(!CEN && !WEN) begin
        ram[A] <= D;
    end
    Q <= !CEN && WEN ? ram[A] : 128'h0;
end

endmodule

