# Tiny Tapeout project information
project:
  title:        "TT6581"
  author:       "Andreas Pedersen"
  discord:      ""
  description:  "MOS6581-inspired audio synthesizer chip"
  language:     "SystemVerilog"
  clock_hz:     50000000

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "2x2"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_andreasp00"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "tt6581.sv"
    - "controller.sv"
    - "multi_voice.sv"
    - "reg_file.sv"
    - "spi.sv"
    - "tick_gen.sv"
    - "envelope.sv"
    - "mult.sv"
    - "svf.sv"
    - "delta_sigma.sv"
    - "top.sv"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: ""
  ui[1]: ""
  ui[2]: ""
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: "pdm"
  uo[1]: ""
  uo[2]: ""
  uo[3]: ""
  uo[4]: ""
  uo[5]: ""
  uo[6]: ""
  uo[7]: ""

  # Bidirectional pins
  uio[0]: "cs_n"
  uio[1]: "mosi"
  uio[2]: "miso"
  uio[3]: "sclk"
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
