(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2025-09-28T02:14:07Z")
 (DESIGN "PSOC5 Implement")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 4.4")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "PSOC5 Implement")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_TS410\:Sync\:genblk1\[0\]\:INST\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_TS410\:bSAR_SEQ\:bus_clk_nrq_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_OEM\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_OEM\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_OEM\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_RPI\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_RPI\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_RPI\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_Debug\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_Debug\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_TS410\:bSAR_SEQ\:CtrlReg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_TS410\:TempBuf\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_TS410\:FinalBuf\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_TS410\:IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Timer_Interrupt.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_DelSig\:IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\UART_RPI\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_RPI\:BUART\:rx_load_fifo\\.main_7 (3.224:3.224:3.224))
    (INTERCONNECT \\UART_RPI\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_RPI\:BUART\:rx_state_0\\.main_10 (3.224:3.224:3.224))
    (INTERCONNECT \\UART_RPI\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_RPI\:BUART\:rx_state_2\\.main_9 (2.305:2.305:2.305))
    (INTERCONNECT \\UART_RPI\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_RPI\:BUART\:rx_state_3\\.main_7 (3.224:3.224:3.224))
    (INTERCONNECT \\UART_RPI\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_RPI\:BUART\:rx_load_fifo\\.main_6 (3.221:3.221:3.221))
    (INTERCONNECT \\UART_RPI\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_RPI\:BUART\:rx_state_0\\.main_9 (3.221:3.221:3.221))
    (INTERCONNECT \\UART_RPI\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_RPI\:BUART\:rx_state_2\\.main_8 (2.303:2.303:2.303))
    (INTERCONNECT \\UART_RPI\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_RPI\:BUART\:rx_state_3\\.main_6 (3.221:3.221:3.221))
    (INTERCONNECT MODIN3_0.q MODIN3_0.main_6 (3.280:3.280:3.280))
    (INTERCONNECT MODIN3_0.q MODIN3_1_split.main_7 (8.050:8.050:8.050))
    (INTERCONNECT MODIN3_0.q \\UART_OEM\:BUART\:rx_postpoll\\.main_2 (4.148:4.148:4.148))
    (INTERCONNECT MODIN3_0.q \\UART_OEM\:BUART\:rx_state_0\\.main_8 (8.578:8.578:8.578))
    (INTERCONNECT MODIN3_0.q \\UART_OEM\:BUART\:rx_status_3\\.main_7 (8.578:8.578:8.578))
    (INTERCONNECT MODIN3_1.q MODIN3_1.main_5 (3.865:3.865:3.865))
    (INTERCONNECT MODIN3_1.q MODIN3_1_split.main_6 (7.098:7.098:7.098))
    (INTERCONNECT MODIN3_1.q \\UART_OEM\:BUART\:rx_postpoll\\.main_1 (3.335:3.335:3.335))
    (INTERCONNECT MODIN3_1.q \\UART_OEM\:BUART\:rx_state_0\\.main_7 (7.091:7.091:7.091))
    (INTERCONNECT MODIN3_1.q \\UART_OEM\:BUART\:rx_status_3\\.main_6 (7.091:7.091:7.091))
    (INTERCONNECT MODIN3_1_split.q MODIN3_1.main_6 (6.235:6.235:6.235))
    (INTERCONNECT \\UART_OEM\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_OEM\:BUART\:rx_load_fifo\\.main_7 (3.388:3.388:3.388))
    (INTERCONNECT \\UART_OEM\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_OEM\:BUART\:rx_state_0\\.main_10 (3.388:3.388:3.388))
    (INTERCONNECT \\UART_OEM\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_OEM\:BUART\:rx_state_2\\.main_9 (2.672:2.672:2.672))
    (INTERCONNECT \\UART_OEM\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_OEM\:BUART\:rx_state_3\\.main_7 (3.388:3.388:3.388))
    (INTERCONNECT \\UART_OEM\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_OEM\:BUART\:rx_load_fifo\\.main_6 (3.393:3.393:3.393))
    (INTERCONNECT \\UART_OEM\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_OEM\:BUART\:rx_state_0\\.main_9 (3.393:3.393:3.393))
    (INTERCONNECT \\UART_OEM\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_OEM\:BUART\:rx_state_2\\.main_8 (2.674:2.674:2.674))
    (INTERCONNECT \\UART_OEM\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_OEM\:BUART\:rx_state_3\\.main_6 (3.393:3.393:3.393))
    (INTERCONNECT MODIN7_0.q MODIN7_0.main_6 (2.302:2.302:2.302))
    (INTERCONNECT MODIN7_0.q MODIN7_1_split.main_7 (3.857:3.857:3.857))
    (INTERCONNECT MODIN7_0.q \\UART_RPI\:BUART\:rx_postpoll\\.main_2 (4.266:4.266:4.266))
    (INTERCONNECT MODIN7_0.q \\UART_RPI\:BUART\:rx_state_0\\.main_8 (4.837:4.837:4.837))
    (INTERCONNECT MODIN7_0.q \\UART_RPI\:BUART\:rx_status_3\\.main_7 (4.837:4.837:4.837))
    (INTERCONNECT MODIN7_1.q MODIN7_1.main_5 (2.304:2.304:2.304))
    (INTERCONNECT MODIN7_1.q MODIN7_1_split.main_6 (4.280:4.280:4.280))
    (INTERCONNECT MODIN7_1.q \\UART_RPI\:BUART\:rx_postpoll\\.main_1 (3.857:3.857:3.857))
    (INTERCONNECT MODIN7_1.q \\UART_RPI\:BUART\:rx_state_0\\.main_7 (4.837:4.837:4.837))
    (INTERCONNECT MODIN7_1.q \\UART_RPI\:BUART\:rx_status_3\\.main_6 (4.837:4.837:4.837))
    (INTERCONNECT MODIN7_1_split.q MODIN7_1.main_6 (2.926:2.926:2.926))
    (INTERCONNECT Net_133.q TX_Debug\(0\).pin_input (5.789:5.789:5.789))
    (INTERCONNECT RX_RPI\(0\).fb MODIN7_0.main_0 (6.070:6.070:6.070))
    (INTERCONNECT RX_RPI\(0\).fb MODIN7_1.main_0 (6.070:6.070:6.070))
    (INTERCONNECT RX_RPI\(0\).fb MODIN7_1_split.main_0 (6.915:6.915:6.915))
    (INTERCONNECT RX_RPI\(0\).fb \\UART_RPI\:BUART\:rx_last\\.main_0 (7.824:7.824:7.824))
    (INTERCONNECT RX_RPI\(0\).fb \\UART_RPI\:BUART\:rx_postpoll\\.main_0 (6.931:6.931:6.931))
    (INTERCONNECT RX_RPI\(0\).fb \\UART_RPI\:BUART\:rx_state_0\\.main_0 (6.948:6.948:6.948))
    (INTERCONNECT RX_RPI\(0\).fb \\UART_RPI\:BUART\:rx_state_2\\.main_0 (7.863:7.863:7.863))
    (INTERCONNECT RX_RPI\(0\).fb \\UART_RPI\:BUART\:rx_status_3\\.main_0 (6.948:6.948:6.948))
    (INTERCONNECT Net_158.q TX_RPI\(0\).pin_input (6.389:6.389:6.389))
    (INTERCONNECT RX_OEM\(0\).fb MODIN3_0.main_0 (5.693:5.693:5.693))
    (INTERCONNECT RX_OEM\(0\).fb MODIN3_1.main_0 (7.979:7.979:7.979))
    (INTERCONNECT RX_OEM\(0\).fb MODIN3_1_split.main_0 (8.862:8.862:8.862))
    (INTERCONNECT RX_OEM\(0\).fb \\UART_OEM\:BUART\:rx_last\\.main_0 (7.780:7.780:7.780))
    (INTERCONNECT RX_OEM\(0\).fb \\UART_OEM\:BUART\:rx_postpoll\\.main_0 (7.447:7.447:7.447))
    (INTERCONNECT RX_OEM\(0\).fb \\UART_OEM\:BUART\:rx_state_0\\.main_0 (8.848:8.848:8.848))
    (INTERCONNECT RX_OEM\(0\).fb \\UART_OEM\:BUART\:rx_state_2\\.main_0 (7.802:7.802:7.802))
    (INTERCONNECT RX_OEM\(0\).fb \\UART_OEM\:BUART\:rx_status_3\\.main_0 (8.848:8.848:8.848))
    (INTERCONNECT Net_171.q TX_OEM\(0\).pin_input (8.900:8.900:8.900))
    (INTERCONNECT \\Timer_ISR\:TimerHW\\.irq Timer_Interrupt.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\ADC_TS410\:SAR\:ADC_SAR\\.next \\ADC_TS410\:bSAR_SEQ\:cnt_enable\\.main_0 (6.036:6.036:6.036))
    (INTERCONNECT Net_227.q \\ADC_TS410\:IRQ\\.interrupt (7.911:7.911:7.911))
    (INTERCONNECT Net_227.q \\ADC_TS410\:bSAR_SEQ\:EOCSts\\.status_0 (7.390:7.390:7.390))
    (INTERCONNECT Net_227.q \\ADC_TS410\:bSAR_SEQ\:bus_clk_nrq_reg\\.main_2 (3.406:3.406:3.406))
    (INTERCONNECT \\ADC_DelSig\:DEC\\.interrupt \\ADC_DelSig\:IRQ\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT TX_Debug\(0\).pad_out TX_Debug\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT TX_OEM\(0\).pad_out TX_OEM\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT TX_RPI\(0\).pad_out TX_RPI\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_0 \\ADC_DelSig\:DSM\\.extclk_cp_udb (8.733:8.733:8.733))
    (INTERCONNECT \\ADC_DelSig\:DSM\\.dec_clock \\ADC_DelSig\:DEC\\.aclock (0.000:0.000:0.000))
    (INTERCONNECT \\ADC_DelSig\:DSM\\.mod_dat_0 \\ADC_DelSig\:DEC\\.mod_dat_0 (0.000:0.000:0.000))
    (INTERCONNECT \\ADC_DelSig\:DSM\\.mod_dat_1 \\ADC_DelSig\:DEC\\.mod_dat_1 (0.000:0.000:0.000))
    (INTERCONNECT \\ADC_DelSig\:DSM\\.mod_dat_2 \\ADC_DelSig\:DEC\\.mod_dat_2 (0.000:0.000:0.000))
    (INTERCONNECT \\ADC_DelSig\:DSM\\.mod_dat_3 \\ADC_DelSig\:DEC\\.mod_dat_3 (0.000:0.000:0.000))
    (INTERCONNECT \\ADC_DelSig\:DEC\\.modrst \\ADC_DelSig\:DSM\\.reset_dec (0.000:0.000:0.000))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_0\\.main_0 (3.604:3.604:3.604))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_10\\.main_0 (6.526:6.526:6.526))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_11\\.main_0 (9.911:9.911:9.911))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_12\\.main_0 (7.043:7.043:7.043))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_13\\.main_0 (5.767:5.767:5.767))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_14\\.main_0 (9.911:9.911:9.911))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_15\\.main_0 (9.876:9.876:9.876))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_16\\.main_0 (7.022:7.022:7.022))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_17\\.main_0 (10.999:10.999:10.999))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_18\\.main_0 (13.284:13.284:13.284))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_19\\.main_0 (8.654:8.654:8.654))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_1\\.main_0 (4.141:4.141:4.141))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_20\\.main_0 (9.876:9.876:9.876))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_21\\.main_0 (15.222:15.222:15.222))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_22\\.main_0 (10.997:10.997:10.997))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_23\\.main_0 (9.876:9.876:9.876))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_24\\.main_0 (8.654:8.654:8.654))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_25\\.main_0 (4.141:4.141:4.141))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_26\\.main_0 (9.909:9.909:9.909))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_27\\.main_0 (9.876:9.876:9.876))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_28\\.main_0 (6.209:6.209:6.209))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_29\\.main_0 (7.047:7.047:7.047))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_2\\.main_0 (4.141:4.141:4.141))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_30\\.main_0 (6.526:6.526:6.526))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_31\\.main_0 (10.999:10.999:10.999))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_32\\.main_0 (7.913:7.913:7.913))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_33\\.main_0 (6.031:6.031:6.031))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_34\\.main_0 (15.222:15.222:15.222))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_35\\.main_0 (6.596:6.596:6.596))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_36\\.main_0 (6.767:6.767:6.767))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_37\\.main_0 (6.031:6.031:6.031))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_38\\.main_0 (6.209:6.209:6.209))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_39\\.main_0 (7.022:7.022:7.022))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_3\\.main_0 (6.767:6.767:6.767))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_40\\.main_0 (6.031:6.031:6.031))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_41\\.main_0 (6.031:6.031:6.031))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_42\\.main_0 (6.526:6.526:6.526))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_43\\.main_0 (7.022:7.022:7.022))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_44\\.main_0 (7.916:7.916:7.916))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_45\\.main_0 (7.916:7.916:7.916))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_46\\.main_0 (7.043:7.043:7.043))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_47\\.main_0 (7.043:7.043:7.043))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_48\\.main_0 (15.222:15.222:15.222))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_49\\.main_0 (9.911:9.911:9.911))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_4\\.main_0 (6.767:6.767:6.767))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_50\\.main_0 (3.604:3.604:3.604))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_51\\.main_0 (5.767:5.767:5.767))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_52\\.main_0 (6.596:6.596:6.596))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_53\\.main_0 (9.909:9.909:9.909))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_54\\.main_0 (13.284:13.284:13.284))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_55\\.main_0 (7.047:7.047:7.047))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_56\\.main_0 (7.047:7.047:7.047))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_57\\.main_0 (9.909:9.909:9.909))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_58\\.main_0 (7.916:7.916:7.916))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_59\\.main_0 (10.997:10.997:10.997))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_5\\.main_0 (7.043:7.043:7.043))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_60\\.main_0 (10.999:10.999:10.999))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_61\\.main_0 (6.209:6.209:6.209))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_62\\.main_0 (6.209:6.209:6.209))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_63\\.main_0 (5.767:5.767:5.767))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_6\\.main_0 (9.909:9.909:9.909))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_7\\.main_0 (13.284:13.284:13.284))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_8\\.main_0 (3.604:3.604:3.604))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_9\\.main_0 (6.596:6.596:6.596))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active_split\\.q \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.main_8 (6.769:6.769:6.769))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_is_active_split\\.main_10 (6.772:6.772:6.772))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_0\\.main_6 (17.060:17.060:17.060))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_10\\.main_6 (14.263:14.263:14.263))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_11\\.main_6 (5.603:5.603:5.603))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_12\\.main_6 (16.729:16.729:16.729))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_13\\.main_6 (14.592:14.592:14.592))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_14\\.main_6 (5.603:5.603:5.603))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_15\\.main_6 (5.691:5.691:5.691))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_16\\.main_6 (17.487:17.487:17.487))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_17\\.main_6 (3.121:3.121:3.121))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_18\\.main_6 (4.610:4.610:4.610))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_19\\.main_6 (6.616:6.616:6.616))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_1\\.main_6 (17.050:17.050:17.050))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_20\\.main_6 (5.691:5.691:5.691))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_21\\.main_6 (17.115:17.115:17.115))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_22\\.main_6 (3.134:3.134:3.134))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_23\\.main_6 (5.691:5.691:5.691))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_24\\.main_6 (6.616:6.616:6.616))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_25\\.main_6 (17.050:17.050:17.050))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_26\\.main_6 (8.052:8.052:8.052))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_27\\.main_6 (5.691:5.691:5.691))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_28\\.main_6 (14.034:14.034:14.034))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_29\\.main_6 (17.474:17.474:17.474))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_2\\.main_6 (17.050:17.050:17.050))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_30\\.main_6 (14.263:14.263:14.263))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_31\\.main_6 (3.121:3.121:3.121))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_32\\.main_6 (7.679:7.679:7.679))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_33\\.main_6 (15.999:15.999:15.999))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_34\\.main_6 (17.115:17.115:17.115))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_35\\.main_6 (14.445:14.445:14.445))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_36\\.main_6 (15.405:15.405:15.405))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_37\\.main_6 (15.999:15.999:15.999))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_38\\.main_6 (14.034:14.034:14.034))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_39\\.main_6 (17.487:17.487:17.487))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_3\\.main_6 (15.405:15.405:15.405))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_40\\.main_6 (15.999:15.999:15.999))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_41\\.main_6 (15.999:15.999:15.999))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_42\\.main_6 (14.263:14.263:14.263))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_43\\.main_6 (17.487:17.487:17.487))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_44\\.main_6 (7.666:7.666:7.666))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_45\\.main_6 (7.666:7.666:7.666))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_46\\.main_6 (16.729:16.729:16.729))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_47\\.main_6 (16.729:16.729:16.729))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_48\\.main_6 (17.115:17.115:17.115))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_49\\.main_6 (5.603:5.603:5.603))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_4\\.main_6 (15.405:15.405:15.405))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_50\\.main_6 (17.060:17.060:17.060))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_51\\.main_6 (14.592:14.592:14.592))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_52\\.main_6 (14.445:14.445:14.445))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_53\\.main_6 (8.052:8.052:8.052))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_54\\.main_6 (4.610:4.610:4.610))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_55\\.main_6 (17.474:17.474:17.474))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_56\\.main_6 (17.474:17.474:17.474))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_57\\.main_6 (8.052:8.052:8.052))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_58\\.main_6 (7.666:7.666:7.666))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_59\\.main_6 (3.134:3.134:3.134))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_5\\.main_6 (16.729:16.729:16.729))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_60\\.main_6 (3.121:3.121:3.121))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_61\\.main_6 (14.034:14.034:14.034))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_62\\.main_6 (14.034:14.034:14.034))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_63\\.main_6 (14.592:14.592:14.592))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_6\\.main_6 (8.052:8.052:8.052))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_7\\.main_6 (4.610:4.610:4.610))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_8\\.main_6 (17.060:17.060:17.060))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_9\\.main_6 (14.445:14.445:14.445))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_is_active_split\\.main_8 (6.627:6.627:6.627))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_0\\.main_5 (14.525:14.525:14.525))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_10\\.main_5 (10.660:10.660:10.660))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_11\\.main_5 (7.185:7.185:7.185))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_12\\.main_5 (13.578:13.578:13.578))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_13\\.main_5 (10.650:10.650:10.650))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_14\\.main_5 (7.185:7.185:7.185))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_15\\.main_5 (4.682:4.682:4.682))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_16\\.main_5 (16.510:16.510:16.510))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_17\\.main_5 (8.099:8.099:8.099))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_18\\.main_5 (9.746:9.746:9.746))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_19\\.main_5 (7.973:7.973:7.973))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_1\\.main_5 (14.514:14.514:14.514))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_20\\.main_5 (4.682:4.682:4.682))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_21\\.main_5 (17.396:17.396:17.396))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_22\\.main_5 (5.595:5.595:5.595))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_23\\.main_5 (4.682:4.682:4.682))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_24\\.main_5 (7.973:7.973:7.973))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_25\\.main_5 (14.514:14.514:14.514))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_26\\.main_5 (4.680:4.680:4.680))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_27\\.main_5 (4.682:4.682:4.682))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_28\\.main_5 (11.472:11.472:11.472))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_29\\.main_5 (15.936:15.936:15.936))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_2\\.main_5 (14.514:14.514:14.514))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_30\\.main_5 (10.660:10.660:10.660))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_31\\.main_5 (8.099:8.099:8.099))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_32\\.main_5 (6.489:6.489:6.489))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_33\\.main_5 (12.350:12.350:12.350))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_34\\.main_5 (17.396:17.396:17.396))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_35\\.main_5 (13.462:13.462:13.462))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_36\\.main_5 (11.471:11.471:11.471))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_37\\.main_5 (12.350:12.350:12.350))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_38\\.main_5 (11.472:11.472:11.472))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_39\\.main_5 (16.510:16.510:16.510))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_3\\.main_5 (11.471:11.471:11.471))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_40\\.main_5 (12.350:12.350:12.350))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_41\\.main_5 (12.350:12.350:12.350))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_42\\.main_5 (10.660:10.660:10.660))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_43\\.main_5 (16.510:16.510:16.510))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_44\\.main_5 (6.479:6.479:6.479))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_45\\.main_5 (6.479:6.479:6.479))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_46\\.main_5 (13.578:13.578:13.578))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_47\\.main_5 (13.578:13.578:13.578))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_48\\.main_5 (17.396:17.396:17.396))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_49\\.main_5 (7.185:7.185:7.185))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_4\\.main_5 (11.471:11.471:11.471))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_50\\.main_5 (14.525:14.525:14.525))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_51\\.main_5 (10.650:10.650:10.650))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_52\\.main_5 (13.462:13.462:13.462))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_53\\.main_5 (4.680:4.680:4.680))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_54\\.main_5 (9.746:9.746:9.746))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_55\\.main_5 (15.936:15.936:15.936))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_56\\.main_5 (15.936:15.936:15.936))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_57\\.main_5 (4.680:4.680:4.680))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_58\\.main_5 (6.479:6.479:6.479))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_59\\.main_5 (5.595:5.595:5.595))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_5\\.main_5 (13.578:13.578:13.578))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_60\\.main_5 (8.099:8.099:8.099))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_61\\.main_5 (11.472:11.472:11.472))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_62\\.main_5 (11.472:11.472:11.472))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_63\\.main_5 (10.650:10.650:10.650))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_6\\.main_5 (4.680:4.680:4.680))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_7\\.main_5 (9.746:9.746:9.746))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_8\\.main_5 (14.525:14.525:14.525))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_9\\.main_5 (13.462:13.462:13.462))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.main_6 (6.871:6.871:6.871))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_is_active_split\\.main_6 (11.503:11.503:11.503))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_0\\.main_4 (6.871:6.871:6.871))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_10\\.main_4 (7.297:7.297:7.297))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_11\\.main_4 (12.209:12.209:12.209))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_12\\.main_4 (8.898:8.898:8.898))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_13\\.main_4 (7.298:7.298:7.298))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_14\\.main_4 (12.209:12.209:12.209))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_15\\.main_4 (12.195:12.195:12.195))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_16\\.main_4 (9.877:9.877:9.877))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_17\\.main_4 (13.295:13.295:13.295))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_18\\.main_4 (14.319:14.319:14.319))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_19\\.main_4 (8.631:8.631:8.631))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_1\\.main_4 (5.939:5.939:5.939))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_20\\.main_4 (12.195:12.195:12.195))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_21\\.main_4 (10.769:10.769:10.769))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_22\\.main_4 (13.291:13.291:13.291))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_23\\.main_4 (12.195:12.195:12.195))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_24\\.main_4 (8.631:8.631:8.631))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_25\\.main_4 (5.939:5.939:5.939))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_26\\.main_4 (10.701:10.701:10.701))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_27\\.main_4 (12.195:12.195:12.195))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_28\\.main_4 (5.262:5.262:5.262))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_29\\.main_4 (9.308:9.308:9.308))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_2\\.main_4 (5.939:5.939:5.939))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_30\\.main_4 (7.297:7.297:7.297))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_31\\.main_4 (13.295:13.295:13.295))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_32\\.main_4 (9.380:9.380:9.380))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_33\\.main_4 (6.077:6.077:6.077))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_34\\.main_4 (10.769:10.769:10.769))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_35\\.main_4 (6.060:6.060:6.060))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_36\\.main_4 (7.312:7.312:7.312))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_37\\.main_4 (6.077:6.077:6.077))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_38\\.main_4 (5.262:5.262:5.262))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_39\\.main_4 (9.877:9.877:9.877))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_3\\.main_4 (7.312:7.312:7.312))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_40\\.main_4 (6.077:6.077:6.077))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_41\\.main_4 (6.077:6.077:6.077))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_42\\.main_4 (7.297:7.297:7.297))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_43\\.main_4 (9.877:9.877:9.877))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_44\\.main_4 (9.366:9.366:9.366))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_45\\.main_4 (9.366:9.366:9.366))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_46\\.main_4 (8.898:8.898:8.898))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_47\\.main_4 (8.898:8.898:8.898))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_48\\.main_4 (10.769:10.769:10.769))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_49\\.main_4 (12.209:12.209:12.209))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_4\\.main_4 (7.312:7.312:7.312))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_50\\.main_4 (6.871:6.871:6.871))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_51\\.main_4 (7.298:7.298:7.298))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_52\\.main_4 (6.060:6.060:6.060))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_53\\.main_4 (10.701:10.701:10.701))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_54\\.main_4 (14.319:14.319:14.319))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_55\\.main_4 (9.308:9.308:9.308))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_56\\.main_4 (9.308:9.308:9.308))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_57\\.main_4 (10.701:10.701:10.701))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_58\\.main_4 (9.366:9.366:9.366))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_59\\.main_4 (13.291:13.291:13.291))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_5\\.main_4 (8.898:8.898:8.898))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_60\\.main_4 (13.295:13.295:13.295))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_61\\.main_4 (5.262:5.262:5.262))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_62\\.main_4 (5.262:5.262:5.262))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_63\\.main_4 (7.298:7.298:7.298))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_6\\.main_4 (10.701:10.701:10.701))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_7\\.main_4 (14.319:14.319:14.319))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_8\\.main_4 (6.871:6.871:6.871))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_9\\.main_4 (6.060:6.060:6.060))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.main_4 (7.099:7.099:7.099))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_is_active_split\\.main_4 (8.759:8.759:8.759))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_0\\.main_3 (7.099:7.099:7.099))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_10\\.main_3 (5.899:5.899:5.899))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_11\\.main_3 (8.776:8.776:8.776))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_12\\.main_3 (7.203:7.203:7.203))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_13\\.main_3 (5.354:5.354:5.354))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_14\\.main_3 (8.776:8.776:8.776))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_15\\.main_3 (8.755:8.755:8.755))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_16\\.main_3 (8.718:8.718:8.718))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_17\\.main_3 (9.860:9.860:9.860))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_18\\.main_3 (11.508:11.508:11.508))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_19\\.main_3 (9.661:9.661:9.661))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_1\\.main_3 (7.088:7.088:7.088))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_20\\.main_3 (8.755:8.755:8.755))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_21\\.main_3 (7.559:7.559:7.559))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_22\\.main_3 (9.856:9.856:9.856))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_23\\.main_3 (8.755:8.755:8.755))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_24\\.main_3 (9.661:9.661:9.661))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_25\\.main_3 (7.088:7.088:7.088))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_26\\.main_3 (8.773:8.773:8.773))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_27\\.main_3 (8.755:8.755:8.755))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_28\\.main_3 (4.927:4.927:4.927))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_29\\.main_3 (7.206:7.206:7.206))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_2\\.main_3 (7.088:7.088:7.088))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_30\\.main_3 (5.899:5.899:5.899))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_31\\.main_3 (9.860:9.860:9.860))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_32\\.main_3 (9.944:9.944:9.944))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_33\\.main_3 (6.024:6.024:6.024))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_34\\.main_3 (7.559:7.559:7.559))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_35\\.main_3 (6.037:6.037:6.037))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_36\\.main_3 (4.932:4.932:4.932))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_37\\.main_3 (6.024:6.024:6.024))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_38\\.main_3 (4.927:4.927:4.927))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_39\\.main_3 (8.718:8.718:8.718))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_3\\.main_3 (4.932:4.932:4.932))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_40\\.main_3 (6.024:6.024:6.024))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_41\\.main_3 (6.024:6.024:6.024))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_42\\.main_3 (5.899:5.899:5.899))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_43\\.main_3 (8.718:8.718:8.718))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_44\\.main_3 (9.930:9.930:9.930))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_45\\.main_3 (9.930:9.930:9.930))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_46\\.main_3 (7.203:7.203:7.203))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_47\\.main_3 (7.203:7.203:7.203))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_48\\.main_3 (7.559:7.559:7.559))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_49\\.main_3 (8.776:8.776:8.776))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_4\\.main_3 (4.932:4.932:4.932))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_50\\.main_3 (7.099:7.099:7.099))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_51\\.main_3 (5.354:5.354:5.354))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_52\\.main_3 (6.037:6.037:6.037))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_53\\.main_3 (8.773:8.773:8.773))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_54\\.main_3 (11.508:11.508:11.508))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_55\\.main_3 (7.206:7.206:7.206))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_56\\.main_3 (7.206:7.206:7.206))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_57\\.main_3 (8.773:8.773:8.773))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_58\\.main_3 (9.930:9.930:9.930))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_59\\.main_3 (9.856:9.856:9.856))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_5\\.main_3 (7.203:7.203:7.203))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_60\\.main_3 (9.860:9.860:9.860))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_61\\.main_3 (4.927:4.927:4.927))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_62\\.main_3 (4.927:4.927:4.927))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_63\\.main_3 (5.354:5.354:5.354))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_6\\.main_3 (8.773:8.773:8.773))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_7\\.main_3 (11.508:11.508:11.508))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_8\\.main_3 (7.099:7.099:7.099))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_9\\.main_3 (6.037:6.037:6.037))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.main_2 (7.895:7.895:7.895))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_is_active_split\\.main_2 (10.746:10.746:10.746))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_0\\.main_2 (7.895:7.895:7.895))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_10\\.main_2 (4.385:4.385:4.385))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_11\\.main_2 (10.874:10.874:10.874))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_12\\.main_2 (10.011:10.011:10.011))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_13\\.main_2 (5.736:5.736:5.736))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_14\\.main_2 (10.874:10.874:10.874))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_15\\.main_2 (10.884:10.884:10.884))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_16\\.main_2 (11.949:11.949:11.949))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_17\\.main_2 (11.795:11.795:11.795))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_18\\.main_2 (13.445:13.445:13.445))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_19\\.main_2 (11.678:11.678:11.678))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_1\\.main_2 (7.884:7.884:7.884))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_20\\.main_2 (10.884:10.884:10.884))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_21\\.main_2 (8.905:8.905:8.905))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_22\\.main_2 (11.790:11.790:11.790))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_23\\.main_2 (10.884:10.884:10.884))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_24\\.main_2 (11.678:11.678:11.678))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_25\\.main_2 (7.884:7.884:7.884))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_26\\.main_2 (10.743:10.743:10.743))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_27\\.main_2 (10.884:10.884:10.884))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_28\\.main_2 (5.774:5.774:5.774))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_29\\.main_2 (11.395:11.395:11.395))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_2\\.main_2 (7.884:7.884:7.884))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_30\\.main_2 (4.385:4.385:4.385))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_31\\.main_2 (11.795:11.795:11.795))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_32\\.main_2 (12.691:12.691:12.691))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_33\\.main_2 (6.823:6.823:6.823))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_34\\.main_2 (8.905:8.905:8.905))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_35\\.main_2 (6.833:6.833:6.833))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_36\\.main_2 (5.773:5.773:5.773))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_37\\.main_2 (6.823:6.823:6.823))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_38\\.main_2 (5.774:5.774:5.774))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_39\\.main_2 (11.949:11.949:11.949))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_3\\.main_2 (5.773:5.773:5.773))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_40\\.main_2 (6.823:6.823:6.823))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_41\\.main_2 (6.823:6.823:6.823))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_42\\.main_2 (4.385:4.385:4.385))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_43\\.main_2 (11.949:11.949:11.949))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_44\\.main_2 (12.681:12.681:12.681))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_45\\.main_2 (12.681:12.681:12.681))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_46\\.main_2 (10.011:10.011:10.011))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_47\\.main_2 (10.011:10.011:10.011))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_48\\.main_2 (8.905:8.905:8.905))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_49\\.main_2 (10.874:10.874:10.874))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_4\\.main_2 (5.773:5.773:5.773))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_50\\.main_2 (7.895:7.895:7.895))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_51\\.main_2 (5.736:5.736:5.736))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_52\\.main_2 (6.833:6.833:6.833))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_53\\.main_2 (10.743:10.743:10.743))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_54\\.main_2 (13.445:13.445:13.445))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_55\\.main_2 (11.395:11.395:11.395))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_56\\.main_2 (11.395:11.395:11.395))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_57\\.main_2 (10.743:10.743:10.743))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_58\\.main_2 (12.681:12.681:12.681))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_59\\.main_2 (11.790:11.790:11.790))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_5\\.main_2 (10.011:10.011:10.011))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_60\\.main_2 (11.795:11.795:11.795))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_61\\.main_2 (5.774:5.774:5.774))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_62\\.main_2 (5.774:5.774:5.774))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_63\\.main_2 (5.736:5.736:5.736))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_6\\.main_2 (10.743:10.743:10.743))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_7\\.main_2 (13.445:13.445:13.445))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_8\\.main_2 (7.895:7.895:7.895))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_9\\.main_2 (6.833:6.833:6.833))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.main_0 (6.062:6.062:6.062))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_is_active_split\\.main_0 (11.016:11.016:11.016))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_0\\.main_1 (6.062:6.062:6.062))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_10\\.main_1 (8.512:8.512:8.512))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_11\\.main_1 (11.064:11.064:11.064))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_12\\.main_1 (11.110:11.110:11.110))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_13\\.main_1 (7.406:7.406:7.406))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_14\\.main_1 (11.064:11.064:11.064))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_15\\.main_1 (12.024:12.024:12.024))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_16\\.main_1 (10.797:10.797:10.797))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_17\\.main_1 (12.149:12.149:12.149))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_18\\.main_1 (13.791:13.791:13.791))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_19\\.main_1 (9.300:9.300:9.300))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_1\\.main_1 (4.606:4.606:4.606))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_20\\.main_1 (12.024:12.024:12.024))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_21\\.main_1 (12.420:12.420:12.420))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_22\\.main_1 (12.147:12.147:12.147))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_23\\.main_1 (12.024:12.024:12.024))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_24\\.main_1 (9.300:9.300:9.300))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_25\\.main_1 (4.606:4.606:4.606))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_26\\.main_1 (11.472:11.472:11.472))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_27\\.main_1 (12.024:12.024:12.024))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_28\\.main_1 (8.541:8.541:8.541))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_29\\.main_1 (10.832:10.832:10.832))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_2\\.main_1 (4.606:4.606:4.606))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_30\\.main_1 (8.512:8.512:8.512))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_31\\.main_1 (12.149:12.149:12.149))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_32\\.main_1 (8.458:8.458:8.458))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_33\\.main_1 (6.933:6.933:6.933))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_34\\.main_1 (12.420:12.420:12.420))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_35\\.main_1 (4.395:4.395:4.395))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_36\\.main_1 (8.821:8.821:8.821))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_37\\.main_1 (6.933:6.933:6.933))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_38\\.main_1 (8.541:8.541:8.541))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_39\\.main_1 (10.797:10.797:10.797))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_3\\.main_1 (8.821:8.821:8.821))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_40\\.main_1 (6.933:6.933:6.933))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_41\\.main_1 (6.933:6.933:6.933))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_42\\.main_1 (8.512:8.512:8.512))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_43\\.main_1 (10.797:10.797:10.797))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_44\\.main_1 (8.442:8.442:8.442))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_45\\.main_1 (8.442:8.442:8.442))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_46\\.main_1 (11.110:11.110:11.110))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_47\\.main_1 (11.110:11.110:11.110))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_48\\.main_1 (12.420:12.420:12.420))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_49\\.main_1 (11.064:11.064:11.064))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_4\\.main_1 (8.821:8.821:8.821))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_50\\.main_1 (6.062:6.062:6.062))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_51\\.main_1 (7.406:7.406:7.406))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_52\\.main_1 (4.395:4.395:4.395))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_53\\.main_1 (11.472:11.472:11.472))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_54\\.main_1 (13.791:13.791:13.791))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_55\\.main_1 (10.832:10.832:10.832))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_56\\.main_1 (10.832:10.832:10.832))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_57\\.main_1 (11.472:11.472:11.472))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_58\\.main_1 (8.442:8.442:8.442))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_59\\.main_1 (12.147:12.147:12.147))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_5\\.main_1 (11.110:11.110:11.110))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_60\\.main_1 (12.149:12.149:12.149))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_61\\.main_1 (8.541:8.541:8.541))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_62\\.main_1 (8.541:8.541:8.541))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_63\\.main_1 (7.406:7.406:7.406))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_6\\.main_1 (11.472:11.472:11.472))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_7\\.main_1 (13.791:13.791:13.791))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_8\\.main_1 (6.062:6.062:6.062))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_9\\.main_1 (4.395:4.395:4.395))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_0\\.q ADC_CH0\(0\).pin_input (6.383:6.383:6.383))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_1\\.q ADC_CH1\(0\).pin_input (6.234:6.234:6.234))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_2\\.q ADC_CH2\(0\).pin_input (6.224:6.224:6.224))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_3\\.q ADC_CH3\(0\).pin_input (6.597:6.597:6.597))
    (INTERCONNECT \\ADC_TS410\:TempBuf\\.termout \\ADC_TS410\:FinalBuf\\.dmareq (2.064:2.064:2.064))
    (INTERCONNECT \\ADC_TS410\:SAR\:ADC_SAR\\.eof_udb \\ADC_TS410\:TempBuf\\.dmareq (8.173:8.173:8.173))
    (INTERCONNECT \\ADC_TS410\:Sync\:genblk1\[0\]\:INST\\.out \\ADC_TS410\:bSAR_SEQ\:bus_clk_nrq_reg\\.main_1 (6.204:6.204:6.204))
    (INTERCONNECT \\ADC_TS410\:bSAR_SEQ\:bus_clk_nrq_reg\\.q Net_227.main_0 (2.775:2.775:2.775))
    (INTERCONNECT \\ADC_TS410\:bSAR_SEQ\:bus_clk_nrq_reg\\.q \\ADC_TS410\:bSAR_SEQ\:bus_clk_nrq_reg\\.main_0 (2.775:2.775:2.775))
    (INTERCONNECT \\ADC_TS410\:bSAR_SEQ\:bus_clk_nrq_reg\\.q \\ADC_TS410\:bSAR_SEQ\:nrq_reg\\.main_0 (2.775:2.775:2.775))
    (INTERCONNECT \\ADC_TS410\:bSAR_SEQ\:cnt_enable\\.q \\ADC_TS410\:bSAR_SEQ\:ChannelCounter\\.enable (2.924:2.924:2.924))
    (INTERCONNECT \\ADC_TS410\:bSAR_SEQ\:CtrlReg\\.control_0 Net_227.clk_en (7.136:7.136:7.136))
    (INTERCONNECT \\ADC_TS410\:bSAR_SEQ\:CtrlReg\\.control_0 \\ADC_TS410\:bSAR_SEQ\:ChannelCounter\\.clk_en (7.118:7.118:7.118))
    (INTERCONNECT \\ADC_TS410\:bSAR_SEQ\:CtrlReg\\.control_0 \\ADC_TS410\:bSAR_SEQ\:EOCSts\\.clk_en (3.272:3.272:3.272))
    (INTERCONNECT \\ADC_TS410\:bSAR_SEQ\:CtrlReg\\.control_0 \\ADC_TS410\:bSAR_SEQ\:nrq_reg\\.clk_en (7.136:7.136:7.136))
    (INTERCONNECT \\ADC_TS410\:bSAR_SEQ\:CtrlReg\\.control_1 \\ADC_TS410\:bSAR_SEQ\:ChannelCounter\\.load (6.636:6.636:6.636))
    (INTERCONNECT \\ADC_TS410\:bSAR_SEQ\:CtrlReg\\.control_1 \\ADC_TS410\:bSAR_SEQ\:cnt_enable\\.main_1 (7.574:7.574:7.574))
    (INTERCONNECT \\ADC_TS410\:bSAR_SEQ\:nrq_reg\\.q Net_227.main_1 (2.287:2.287:2.287))
    (INTERCONNECT \\ADC_TS410\:bSAR_SEQ\:ChannelCounter\\.count_0 \\ADC_TS410\:AMuxHw_2_Decoder_is_active_split\\.main_11 (3.269:3.269:3.269))
    (INTERCONNECT \\ADC_TS410\:bSAR_SEQ\:ChannelCounter\\.count_0 \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.main_0 (4.604:4.604:4.604))
    (INTERCONNECT \\ADC_TS410\:bSAR_SEQ\:ChannelCounter\\.count_1 \\ADC_TS410\:AMuxHw_2_Decoder_is_active_split\\.main_9 (2.795:2.795:2.795))
    (INTERCONNECT \\ADC_TS410\:bSAR_SEQ\:ChannelCounter\\.count_1 \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.main_0 (2.791:2.791:2.791))
    (INTERCONNECT \\ADC_TS410\:bSAR_SEQ\:ChannelCounter\\.count_2 \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.main_7 (8.125:8.125:8.125))
    (INTERCONNECT \\ADC_TS410\:bSAR_SEQ\:ChannelCounter\\.count_2 \\ADC_TS410\:AMuxHw_2_Decoder_is_active_split\\.main_7 (3.335:3.335:3.335))
    (INTERCONNECT \\ADC_TS410\:bSAR_SEQ\:ChannelCounter\\.count_2 \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.main_0 (7.236:7.236:7.236))
    (INTERCONNECT \\ADC_TS410\:bSAR_SEQ\:ChannelCounter\\.count_3 \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.main_5 (8.408:8.408:8.408))
    (INTERCONNECT \\ADC_TS410\:bSAR_SEQ\:ChannelCounter\\.count_3 \\ADC_TS410\:AMuxHw_2_Decoder_is_active_split\\.main_5 (3.260:3.260:3.260))
    (INTERCONNECT \\ADC_TS410\:bSAR_SEQ\:ChannelCounter\\.count_3 \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.main_0 (6.936:6.936:6.936))
    (INTERCONNECT \\ADC_TS410\:bSAR_SEQ\:ChannelCounter\\.count_4 \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.main_3 (8.448:8.448:8.448))
    (INTERCONNECT \\ADC_TS410\:bSAR_SEQ\:ChannelCounter\\.count_4 \\ADC_TS410\:AMuxHw_2_Decoder_is_active_split\\.main_3 (3.474:3.474:3.474))
    (INTERCONNECT \\ADC_TS410\:bSAR_SEQ\:ChannelCounter\\.count_4 \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.main_0 (6.845:6.845:6.845))
    (INTERCONNECT \\ADC_TS410\:bSAR_SEQ\:ChannelCounter\\.count_5 \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.main_1 (7.743:7.743:7.743))
    (INTERCONNECT \\ADC_TS410\:bSAR_SEQ\:ChannelCounter\\.count_5 \\ADC_TS410\:AMuxHw_2_Decoder_is_active_split\\.main_1 (2.325:2.325:2.325))
    (INTERCONNECT \\ADC_TS410\:bSAR_SEQ\:ChannelCounter\\.count_5 \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.main_0 (7.757:7.757:7.757))
    (INTERCONNECT ClockBlock.dclk_glb_3 Net_227.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_10\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_11\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_12\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_13\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_14\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_15\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_16\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_17\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_18\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_19\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_20\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_21\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_22\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_23\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_24\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_25\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_26\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_27\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_28\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_29\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_30\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_31\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_32\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_33\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_34\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_35\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_36\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_37\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_38\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_39\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_40\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_41\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_42\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_43\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_44\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_45\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_46\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_47\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_48\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_49\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_4\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_50\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_51\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_52\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_53\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_54\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_55\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_56\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_57\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_58\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_59\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_5\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_60\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_61\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_62\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_63\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_6\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_7\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_8\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_9\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:bSAR_SEQ\:ChannelCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:bSAR_SEQ\:CtrlReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:bSAR_SEQ\:EOCSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:bSAR_SEQ\:nrq_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_3 \\ADC_TS410\:SAR\:ADC_SAR\\.clk_udb (8.339:8.339:8.339))
    (INTERCONNECT \\ADC_TS410\:FinalBuf\\.termout \\ADC_TS410\:Sync\:genblk1\[0\]\:INST\\.in (5.160:5.160:5.160))
    (INTERCONNECT \\UART_Debug\:BUART\:counter_load_not\\.q \\UART_Debug\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.312:2.312:2.312))
    (INTERCONNECT \\UART_Debug\:BUART\:tx_bitclk\\.q \\UART_Debug\:BUART\:tx_state_0\\.main_5 (2.578:2.578:2.578))
    (INTERCONNECT \\UART_Debug\:BUART\:tx_bitclk\\.q \\UART_Debug\:BUART\:tx_state_1\\.main_5 (2.578:2.578:2.578))
    (INTERCONNECT \\UART_Debug\:BUART\:tx_bitclk\\.q \\UART_Debug\:BUART\:tx_state_2\\.main_5 (2.582:2.582:2.582))
    (INTERCONNECT \\UART_Debug\:BUART\:tx_bitclk\\.q \\UART_Debug\:BUART\:txn\\.main_6 (3.508:3.508:3.508))
    (INTERCONNECT \\UART_Debug\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_Debug\:BUART\:counter_load_not\\.main_2 (4.386:4.386:4.386))
    (INTERCONNECT \\UART_Debug\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_Debug\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (8.027:8.027:8.027))
    (INTERCONNECT \\UART_Debug\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_Debug\:BUART\:tx_bitclk\\.main_2 (6.900:6.900:6.900))
    (INTERCONNECT \\UART_Debug\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_Debug\:BUART\:tx_state_0\\.main_2 (6.900:6.900:6.900))
    (INTERCONNECT \\UART_Debug\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_Debug\:BUART\:tx_state_1\\.main_2 (6.900:6.900:6.900))
    (INTERCONNECT \\UART_Debug\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_Debug\:BUART\:tx_state_2\\.main_2 (6.907:6.907:6.907))
    (INTERCONNECT \\UART_Debug\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_Debug\:BUART\:tx_status_0\\.main_2 (6.881:6.881:6.881))
    (INTERCONNECT \\UART_Debug\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_Debug\:BUART\:tx_state_1\\.main_4 (3.545:3.545:3.545))
    (INTERCONNECT \\UART_Debug\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_Debug\:BUART\:tx_state_2\\.main_4 (3.545:3.545:3.545))
    (INTERCONNECT \\UART_Debug\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_Debug\:BUART\:txn\\.main_5 (2.635:2.635:2.635))
    (INTERCONNECT \\UART_Debug\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_Debug\:BUART\:sTX\:TxSts\\.status_1 (6.862:6.862:6.862))
    (INTERCONNECT \\UART_Debug\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_Debug\:BUART\:tx_state_0\\.main_3 (7.047:7.047:7.047))
    (INTERCONNECT \\UART_Debug\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_Debug\:BUART\:tx_status_0\\.main_3 (7.055:7.055:7.055))
    (INTERCONNECT \\UART_Debug\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_Debug\:BUART\:sTX\:TxSts\\.status_3 (6.837:6.837:6.837))
    (INTERCONNECT \\UART_Debug\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_Debug\:BUART\:tx_status_2\\.main_0 (6.817:6.817:6.817))
    (INTERCONNECT \\UART_Debug\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_Debug\:BUART\:txn\\.main_3 (6.849:6.849:6.849))
    (INTERCONNECT \\UART_Debug\:BUART\:tx_state_0\\.q \\UART_Debug\:BUART\:counter_load_not\\.main_1 (6.453:6.453:6.453))
    (INTERCONNECT \\UART_Debug\:BUART\:tx_state_0\\.q \\UART_Debug\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (9.315:9.315:9.315))
    (INTERCONNECT \\UART_Debug\:BUART\:tx_state_0\\.q \\UART_Debug\:BUART\:tx_bitclk\\.main_1 (5.558:5.558:5.558))
    (INTERCONNECT \\UART_Debug\:BUART\:tx_state_0\\.q \\UART_Debug\:BUART\:tx_state_0\\.main_1 (5.558:5.558:5.558))
    (INTERCONNECT \\UART_Debug\:BUART\:tx_state_0\\.q \\UART_Debug\:BUART\:tx_state_1\\.main_1 (5.558:5.558:5.558))
    (INTERCONNECT \\UART_Debug\:BUART\:tx_state_0\\.q \\UART_Debug\:BUART\:tx_state_2\\.main_1 (8.556:8.556:8.556))
    (INTERCONNECT \\UART_Debug\:BUART\:tx_state_0\\.q \\UART_Debug\:BUART\:tx_status_0\\.main_1 (9.110:9.110:9.110))
    (INTERCONNECT \\UART_Debug\:BUART\:tx_state_0\\.q \\UART_Debug\:BUART\:txn\\.main_2 (9.075:9.075:9.075))
    (INTERCONNECT \\UART_Debug\:BUART\:tx_state_1\\.q \\UART_Debug\:BUART\:counter_load_not\\.main_0 (5.346:5.346:5.346))
    (INTERCONNECT \\UART_Debug\:BUART\:tx_state_1\\.q \\UART_Debug\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (9.979:9.979:9.979))
    (INTERCONNECT \\UART_Debug\:BUART\:tx_state_1\\.q \\UART_Debug\:BUART\:tx_bitclk\\.main_0 (8.263:8.263:8.263))
    (INTERCONNECT \\UART_Debug\:BUART\:tx_state_1\\.q \\UART_Debug\:BUART\:tx_state_0\\.main_0 (8.263:8.263:8.263))
    (INTERCONNECT \\UART_Debug\:BUART\:tx_state_1\\.q \\UART_Debug\:BUART\:tx_state_1\\.main_0 (8.263:8.263:8.263))
    (INTERCONNECT \\UART_Debug\:BUART\:tx_state_1\\.q \\UART_Debug\:BUART\:tx_state_2\\.main_0 (8.131:8.131:8.131))
    (INTERCONNECT \\UART_Debug\:BUART\:tx_state_1\\.q \\UART_Debug\:BUART\:tx_status_0\\.main_0 (8.275:8.275:8.275))
    (INTERCONNECT \\UART_Debug\:BUART\:tx_state_1\\.q \\UART_Debug\:BUART\:txn\\.main_1 (5.318:5.318:5.318))
    (INTERCONNECT \\UART_Debug\:BUART\:tx_state_2\\.q \\UART_Debug\:BUART\:counter_load_not\\.main_3 (7.609:7.609:7.609))
    (INTERCONNECT \\UART_Debug\:BUART\:tx_state_2\\.q \\UART_Debug\:BUART\:tx_bitclk\\.main_3 (8.349:8.349:8.349))
    (INTERCONNECT \\UART_Debug\:BUART\:tx_state_2\\.q \\UART_Debug\:BUART\:tx_state_0\\.main_4 (8.349:8.349:8.349))
    (INTERCONNECT \\UART_Debug\:BUART\:tx_state_2\\.q \\UART_Debug\:BUART\:tx_state_1\\.main_3 (8.349:8.349:8.349))
    (INTERCONNECT \\UART_Debug\:BUART\:tx_state_2\\.q \\UART_Debug\:BUART\:tx_state_2\\.main_3 (8.078:8.078:8.078))
    (INTERCONNECT \\UART_Debug\:BUART\:tx_state_2\\.q \\UART_Debug\:BUART\:tx_status_0\\.main_4 (8.332:8.332:8.332))
    (INTERCONNECT \\UART_Debug\:BUART\:tx_state_2\\.q \\UART_Debug\:BUART\:txn\\.main_4 (8.972:8.972:8.972))
    (INTERCONNECT \\UART_Debug\:BUART\:tx_status_0\\.q \\UART_Debug\:BUART\:sTX\:TxSts\\.status_0 (2.311:2.311:2.311))
    (INTERCONNECT \\UART_Debug\:BUART\:tx_status_2\\.q \\UART_Debug\:BUART\:sTX\:TxSts\\.status_2 (2.315:2.315:2.315))
    (INTERCONNECT \\UART_Debug\:BUART\:txn\\.q Net_133.main_0 (7.785:7.785:7.785))
    (INTERCONNECT \\UART_Debug\:BUART\:txn\\.q \\UART_Debug\:BUART\:txn\\.main_0 (3.501:3.501:3.501))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_Debug\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_Debug\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_Debug\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_Debug\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_Debug\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_Debug\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_Debug\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_Debug\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\UART_OEM\:BUART\:counter_load_not\\.q \\UART_OEM\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.295:2.295:2.295))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_bitclk_enable\\.q \\UART_OEM\:BUART\:rx_load_fifo\\.main_2 (9.166:9.166:9.166))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_bitclk_enable\\.q \\UART_OEM\:BUART\:rx_state_0\\.main_3 (9.166:9.166:9.166))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_bitclk_enable\\.q \\UART_OEM\:BUART\:rx_state_2\\.main_3 (10.444:10.444:10.444))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_bitclk_enable\\.q \\UART_OEM\:BUART\:rx_state_3\\.main_2 (9.166:9.166:9.166))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_bitclk_enable\\.q \\UART_OEM\:BUART\:rx_status_3\\.main_3 (9.166:9.166:9.166))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_bitclk_enable\\.q \\UART_OEM\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (10.012:10.012:10.012))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_count7_bit8_wire\\.q MODIN3_0.main_5 (7.693:7.693:7.693))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_count7_bit8_wire\\.q MODIN3_1.main_4 (8.585:8.585:8.585))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_count7_bit8_wire\\.q MODIN3_1_split.main_5 (6.154:6.154:6.154))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_count7_bit8_wire\\.q \\UART_OEM\:BUART\:rx_bitclk_enable\\.main_4 (8.585:8.585:8.585))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_count7_bit8_wire\\.q \\UART_OEM\:BUART\:rx_count7_bit8_wire\\.main_5 (6.085:6.085:6.085))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_count7_bit8_wire\\.q \\UART_OEM\:BUART\:rx_load_fifo\\.main_5 (6.696:6.696:6.696))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_count7_bit8_wire\\.q \\UART_OEM\:BUART\:rx_state_0\\.main_6 (6.696:6.696:6.696))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_count7_bit8_wire\\.q \\UART_OEM\:BUART\:rx_state_2\\.main_6 (6.085:6.085:6.085))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_count7_bit8_wire\\.q \\UART_OEM\:BUART\:rx_state_3\\.main_5 (6.696:6.696:6.696))
    (INTERCONNECT \\UART_OEM\:BUART\:sRX\:RxBitCounter\\.tc \\UART_OEM\:BUART\:rx_count7_bit8_wire\\.main_4 (2.314:2.314:2.314))
    (INTERCONNECT \\UART_OEM\:BUART\:sRX\:RxBitCounter\\.count_0 MODIN3_0.main_4 (6.147:6.147:6.147))
    (INTERCONNECT \\UART_OEM\:BUART\:sRX\:RxBitCounter\\.count_0 MODIN3_1_split.main_4 (4.163:4.163:4.163))
    (INTERCONNECT \\UART_OEM\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_OEM\:BUART\:rx_bitclk_enable\\.main_3 (7.006:7.006:7.006))
    (INTERCONNECT \\UART_OEM\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN3_0.main_3 (7.119:7.119:7.119))
    (INTERCONNECT \\UART_OEM\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN3_1.main_3 (8.700:8.700:8.700))
    (INTERCONNECT \\UART_OEM\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN3_1_split.main_3 (4.359:4.359:4.359))
    (INTERCONNECT \\UART_OEM\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_OEM\:BUART\:rx_bitclk_enable\\.main_2 (8.700:8.700:8.700))
    (INTERCONNECT \\UART_OEM\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN3_0.main_2 (6.266:6.266:6.266))
    (INTERCONNECT \\UART_OEM\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN3_1.main_2 (7.129:7.129:7.129))
    (INTERCONNECT \\UART_OEM\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN3_1_split.main_2 (4.456:4.456:4.456))
    (INTERCONNECT \\UART_OEM\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_OEM\:BUART\:rx_bitclk_enable\\.main_1 (7.129:7.129:7.129))
    (INTERCONNECT \\UART_OEM\:BUART\:sRX\:RxBitCounter\\.count_3 MODIN3_0.main_1 (8.427:8.427:8.427))
    (INTERCONNECT \\UART_OEM\:BUART\:sRX\:RxBitCounter\\.count_3 MODIN3_1.main_1 (7.113:7.113:7.113))
    (INTERCONNECT \\UART_OEM\:BUART\:sRX\:RxBitCounter\\.count_3 MODIN3_1_split.main_1 (3.685:3.685:3.685))
    (INTERCONNECT \\UART_OEM\:BUART\:sRX\:RxBitCounter\\.count_3 \\UART_OEM\:BUART\:rx_bitclk_enable\\.main_0 (7.113:7.113:7.113))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_counter_load\\.q \\UART_OEM\:BUART\:sRX\:RxBitCounter\\.load (2.312:2.312:2.312))
    (INTERCONNECT \\UART_OEM\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_OEM\:BUART\:rx_status_4\\.main_1 (2.306:2.306:2.306))
    (INTERCONNECT \\UART_OEM\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_OEM\:BUART\:rx_status_5\\.main_0 (2.315:2.315:2.315))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_last\\.q \\UART_OEM\:BUART\:rx_state_2\\.main_7 (2.299:2.299:2.299))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_load_fifo\\.q \\UART_OEM\:BUART\:rx_status_4\\.main_0 (8.398:8.398:8.398))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_load_fifo\\.q \\UART_OEM\:BUART\:sRX\:RxShifter\:u0\\.f0_load (8.422:8.422:8.422))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_postpoll\\.q \\UART_OEM\:BUART\:sRX\:RxShifter\:u0\\.route_si (4.359:4.359:4.359))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_0\\.q \\UART_OEM\:BUART\:rx_count7_bit8_wire\\.main_1 (3.755:3.755:3.755))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_0\\.q \\UART_OEM\:BUART\:rx_counter_load\\.main_1 (3.755:3.755:3.755))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_0\\.q \\UART_OEM\:BUART\:rx_load_fifo\\.main_1 (2.244:2.244:2.244))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_0\\.q \\UART_OEM\:BUART\:rx_state_0\\.main_2 (2.244:2.244:2.244))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_0\\.q \\UART_OEM\:BUART\:rx_state_2\\.main_2 (3.755:3.755:3.755))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_0\\.q \\UART_OEM\:BUART\:rx_state_3\\.main_1 (2.244:2.244:2.244))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_0\\.q \\UART_OEM\:BUART\:rx_state_stop1_reg\\.main_1 (3.755:3.755:3.755))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_0\\.q \\UART_OEM\:BUART\:rx_status_3\\.main_2 (2.244:2.244:2.244))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_0\\.q \\UART_OEM\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (9.294:9.294:9.294))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_2\\.q \\UART_OEM\:BUART\:rx_count7_bit8_wire\\.main_3 (2.629:2.629:2.629))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_2\\.q \\UART_OEM\:BUART\:rx_counter_load\\.main_3 (2.629:2.629:2.629))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_2\\.q \\UART_OEM\:BUART\:rx_load_fifo\\.main_4 (3.383:3.383:3.383))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_2\\.q \\UART_OEM\:BUART\:rx_state_0\\.main_5 (3.383:3.383:3.383))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_2\\.q \\UART_OEM\:BUART\:rx_state_2\\.main_5 (2.629:2.629:2.629))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_2\\.q \\UART_OEM\:BUART\:rx_state_3\\.main_4 (3.383:3.383:3.383))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_2\\.q \\UART_OEM\:BUART\:rx_state_stop1_reg\\.main_3 (2.629:2.629:2.629))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_2\\.q \\UART_OEM\:BUART\:rx_status_3\\.main_5 (3.383:3.383:3.383))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_3\\.q \\UART_OEM\:BUART\:rx_count7_bit8_wire\\.main_2 (3.137:3.137:3.137))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_3\\.q \\UART_OEM\:BUART\:rx_counter_load\\.main_2 (3.137:3.137:3.137))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_3\\.q \\UART_OEM\:BUART\:rx_load_fifo\\.main_3 (2.240:2.240:2.240))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_3\\.q \\UART_OEM\:BUART\:rx_state_0\\.main_4 (2.240:2.240:2.240))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_3\\.q \\UART_OEM\:BUART\:rx_state_2\\.main_4 (3.137:3.137:3.137))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_3\\.q \\UART_OEM\:BUART\:rx_state_3\\.main_3 (2.240:2.240:2.240))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_3\\.q \\UART_OEM\:BUART\:rx_state_stop1_reg\\.main_2 (3.137:3.137:3.137))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_3\\.q \\UART_OEM\:BUART\:rx_status_3\\.main_4 (2.240:2.240:2.240))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_stop1_reg\\.q \\UART_OEM\:BUART\:rx_status_5\\.main_1 (6.891:6.891:6.891))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_status_3\\.q \\UART_OEM\:BUART\:sRX\:RxSts\\.status_3 (6.780:6.780:6.780))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_status_4\\.q \\UART_OEM\:BUART\:sRX\:RxSts\\.status_4 (2.901:2.901:2.901))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_status_5\\.q \\UART_OEM\:BUART\:sRX\:RxSts\\.status_5 (2.907:2.907:2.907))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_bitclk\\.q \\UART_OEM\:BUART\:tx_state_0\\.main_5 (2.644:2.644:2.644))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_bitclk\\.q \\UART_OEM\:BUART\:tx_state_1\\.main_5 (8.065:8.065:8.065))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_bitclk\\.q \\UART_OEM\:BUART\:tx_state_2\\.main_5 (8.065:8.065:8.065))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_bitclk\\.q \\UART_OEM\:BUART\:txn\\.main_6 (6.943:6.943:6.943))
    (INTERCONNECT \\UART_OEM\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_OEM\:BUART\:counter_load_not\\.main_2 (4.730:4.730:4.730))
    (INTERCONNECT \\UART_OEM\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_OEM\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (7.998:7.998:7.998))
    (INTERCONNECT \\UART_OEM\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_OEM\:BUART\:tx_bitclk\\.main_2 (8.932:8.932:8.932))
    (INTERCONNECT \\UART_OEM\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_OEM\:BUART\:tx_state_0\\.main_2 (8.932:8.932:8.932))
    (INTERCONNECT \\UART_OEM\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_OEM\:BUART\:tx_state_1\\.main_2 (9.641:9.641:9.641))
    (INTERCONNECT \\UART_OEM\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_OEM\:BUART\:tx_state_2\\.main_2 (9.641:9.641:9.641))
    (INTERCONNECT \\UART_OEM\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_OEM\:BUART\:tx_status_0\\.main_2 (8.013:8.013:8.013))
    (INTERCONNECT \\UART_OEM\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_OEM\:BUART\:tx_state_1\\.main_4 (6.220:6.220:6.220))
    (INTERCONNECT \\UART_OEM\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_OEM\:BUART\:tx_state_2\\.main_4 (6.220:6.220:6.220))
    (INTERCONNECT \\UART_OEM\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_OEM\:BUART\:txn\\.main_5 (4.359:4.359:4.359))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_ctrl_mark_last\\.q \\UART_OEM\:BUART\:rx_count7_bit8_wire\\.main_0 (7.935:7.935:7.935))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_ctrl_mark_last\\.q \\UART_OEM\:BUART\:rx_counter_load\\.main_0 (7.935:7.935:7.935))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_ctrl_mark_last\\.q \\UART_OEM\:BUART\:rx_load_fifo\\.main_0 (7.205:7.205:7.205))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_ctrl_mark_last\\.q \\UART_OEM\:BUART\:rx_state_0\\.main_1 (7.205:7.205:7.205))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_ctrl_mark_last\\.q \\UART_OEM\:BUART\:rx_state_2\\.main_1 (7.935:7.935:7.935))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_ctrl_mark_last\\.q \\UART_OEM\:BUART\:rx_state_3\\.main_0 (7.205:7.205:7.205))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_ctrl_mark_last\\.q \\UART_OEM\:BUART\:rx_state_stop1_reg\\.main_0 (7.935:7.935:7.935))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_ctrl_mark_last\\.q \\UART_OEM\:BUART\:rx_status_3\\.main_1 (7.205:7.205:7.205))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_ctrl_mark_last\\.q \\UART_OEM\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (7.255:7.255:7.255))
    (INTERCONNECT \\UART_OEM\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_OEM\:BUART\:sTX\:TxSts\\.status_1 (5.133:5.133:5.133))
    (INTERCONNECT \\UART_OEM\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_OEM\:BUART\:tx_state_0\\.main_3 (5.886:5.886:5.886))
    (INTERCONNECT \\UART_OEM\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_OEM\:BUART\:tx_status_0\\.main_3 (4.561:4.561:4.561))
    (INTERCONNECT \\UART_OEM\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_OEM\:BUART\:sTX\:TxSts\\.status_3 (2.292:2.292:2.292))
    (INTERCONNECT \\UART_OEM\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_OEM\:BUART\:tx_status_2\\.main_0 (3.949:3.949:3.949))
    (INTERCONNECT \\UART_OEM\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_OEM\:BUART\:txn\\.main_3 (3.644:3.644:3.644))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_state_0\\.q \\UART_OEM\:BUART\:counter_load_not\\.main_1 (5.092:5.092:5.092))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_state_0\\.q \\UART_OEM\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (3.393:3.393:3.393))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_state_0\\.q \\UART_OEM\:BUART\:tx_bitclk\\.main_1 (2.306:2.306:2.306))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_state_0\\.q \\UART_OEM\:BUART\:tx_state_0\\.main_1 (2.306:2.306:2.306))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_state_0\\.q \\UART_OEM\:BUART\:tx_state_1\\.main_1 (7.801:7.801:7.801))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_state_0\\.q \\UART_OEM\:BUART\:tx_state_2\\.main_1 (7.801:7.801:7.801))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_state_0\\.q \\UART_OEM\:BUART\:tx_status_0\\.main_1 (3.373:3.373:3.373))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_state_0\\.q \\UART_OEM\:BUART\:txn\\.main_2 (6.002:6.002:6.002))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_state_1\\.q \\UART_OEM\:BUART\:counter_load_not\\.main_0 (7.510:7.510:7.510))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_state_1\\.q \\UART_OEM\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (8.127:8.127:8.127))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_state_1\\.q \\UART_OEM\:BUART\:tx_bitclk\\.main_0 (9.050:9.050:9.050))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_state_1\\.q \\UART_OEM\:BUART\:tx_state_0\\.main_0 (9.050:9.050:9.050))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_state_1\\.q \\UART_OEM\:BUART\:tx_state_1\\.main_0 (3.262:3.262:3.262))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_state_1\\.q \\UART_OEM\:BUART\:tx_state_2\\.main_0 (3.262:3.262:3.262))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_state_1\\.q \\UART_OEM\:BUART\:tx_status_0\\.main_0 (8.843:8.843:8.843))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_state_1\\.q \\UART_OEM\:BUART\:txn\\.main_1 (8.133:8.133:8.133))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_state_2\\.q \\UART_OEM\:BUART\:counter_load_not\\.main_3 (7.823:7.823:7.823))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_state_2\\.q \\UART_OEM\:BUART\:tx_bitclk\\.main_3 (10.585:10.585:10.585))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_state_2\\.q \\UART_OEM\:BUART\:tx_state_0\\.main_4 (10.585:10.585:10.585))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_state_2\\.q \\UART_OEM\:BUART\:tx_state_1\\.main_3 (5.932:5.932:5.932))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_state_2\\.q \\UART_OEM\:BUART\:tx_state_2\\.main_3 (5.932:5.932:5.932))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_state_2\\.q \\UART_OEM\:BUART\:tx_status_0\\.main_4 (9.261:9.261:9.261))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_state_2\\.q \\UART_OEM\:BUART\:txn\\.main_4 (8.617:8.617:8.617))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_status_0\\.q \\UART_OEM\:BUART\:sTX\:TxSts\\.status_0 (2.325:2.325:2.325))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_status_2\\.q \\UART_OEM\:BUART\:sTX\:TxSts\\.status_2 (3.651:3.651:3.651))
    (INTERCONNECT \\UART_OEM\:BUART\:txn\\.q Net_171.main_0 (2.306:2.306:2.306))
    (INTERCONNECT \\UART_OEM\:BUART\:txn\\.q \\UART_OEM\:BUART\:txn\\.main_0 (2.306:2.306:2.306))
    (INTERCONNECT ClockBlock.dclk_glb_5 MODIN3_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 MODIN3_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_OEM\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_OEM\:BUART\:rx_count7_bit8_wire\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_OEM\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_OEM\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_OEM\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_OEM\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_OEM\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_OEM\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_OEM\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_OEM\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_OEM\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_OEM\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_OEM\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_OEM\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_OEM\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_OEM\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_OEM\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_OEM\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_OEM\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_OEM\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_OEM\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\UART_RPI\:BUART\:counter_load_not\\.q \\UART_RPI\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.296:2.296:2.296))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_bitclk_enable\\.q \\UART_RPI\:BUART\:rx_load_fifo\\.main_2 (3.549:3.549:3.549))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_bitclk_enable\\.q \\UART_RPI\:BUART\:rx_state_0\\.main_3 (3.549:3.549:3.549))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_bitclk_enable\\.q \\UART_RPI\:BUART\:rx_state_2\\.main_3 (2.939:2.939:2.939))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_bitclk_enable\\.q \\UART_RPI\:BUART\:rx_state_3\\.main_2 (3.549:3.549:3.549))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_bitclk_enable\\.q \\UART_RPI\:BUART\:rx_status_3\\.main_3 (3.549:3.549:3.549))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_bitclk_enable\\.q \\UART_RPI\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (2.950:2.950:2.950))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_count7_bit8_wire\\.q MODIN7_0.main_5 (4.997:4.997:4.997))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_count7_bit8_wire\\.q MODIN7_1.main_4 (4.997:4.997:4.997))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_count7_bit8_wire\\.q MODIN7_1_split.main_5 (4.073:4.073:4.073))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_count7_bit8_wire\\.q \\UART_RPI\:BUART\:rx_bitclk_enable\\.main_4 (3.114:3.114:3.114))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_count7_bit8_wire\\.q \\UART_RPI\:BUART\:rx_count7_bit8_wire\\.main_5 (3.096:3.096:3.096))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_count7_bit8_wire\\.q \\UART_RPI\:BUART\:rx_load_fifo\\.main_5 (4.063:4.063:4.063))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_count7_bit8_wire\\.q \\UART_RPI\:BUART\:rx_state_0\\.main_6 (4.063:4.063:4.063))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_count7_bit8_wire\\.q \\UART_RPI\:BUART\:rx_state_2\\.main_6 (3.096:3.096:3.096))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_count7_bit8_wire\\.q \\UART_RPI\:BUART\:rx_state_3\\.main_5 (4.063:4.063:4.063))
    (INTERCONNECT \\UART_RPI\:BUART\:sRX\:RxBitCounter\\.tc \\UART_RPI\:BUART\:rx_count7_bit8_wire\\.main_4 (2.301:2.301:2.301))
    (INTERCONNECT \\UART_RPI\:BUART\:sRX\:RxBitCounter\\.count_0 MODIN7_0.main_4 (4.180:4.180:4.180))
    (INTERCONNECT \\UART_RPI\:BUART\:sRX\:RxBitCounter\\.count_0 MODIN7_1_split.main_4 (3.252:3.252:3.252))
    (INTERCONNECT \\UART_RPI\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_RPI\:BUART\:rx_bitclk_enable\\.main_3 (2.325:2.325:2.325))
    (INTERCONNECT \\UART_RPI\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN7_0.main_3 (5.205:5.205:5.205))
    (INTERCONNECT \\UART_RPI\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN7_1.main_3 (5.205:5.205:5.205))
    (INTERCONNECT \\UART_RPI\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN7_1_split.main_3 (3.872:3.872:3.872))
    (INTERCONNECT \\UART_RPI\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_RPI\:BUART\:rx_bitclk_enable\\.main_2 (2.311:2.311:2.311))
    (INTERCONNECT \\UART_RPI\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN7_0.main_2 (4.165:4.165:4.165))
    (INTERCONNECT \\UART_RPI\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN7_1.main_2 (4.165:4.165:4.165))
    (INTERCONNECT \\UART_RPI\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN7_1_split.main_2 (3.240:3.240:3.240))
    (INTERCONNECT \\UART_RPI\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_RPI\:BUART\:rx_bitclk_enable\\.main_1 (2.315:2.315:2.315))
    (INTERCONNECT \\UART_RPI\:BUART\:sRX\:RxBitCounter\\.count_3 MODIN7_0.main_1 (4.169:4.169:4.169))
    (INTERCONNECT \\UART_RPI\:BUART\:sRX\:RxBitCounter\\.count_3 MODIN7_1.main_1 (4.169:4.169:4.169))
    (INTERCONNECT \\UART_RPI\:BUART\:sRX\:RxBitCounter\\.count_3 MODIN7_1_split.main_1 (3.244:3.244:3.244))
    (INTERCONNECT \\UART_RPI\:BUART\:sRX\:RxBitCounter\\.count_3 \\UART_RPI\:BUART\:rx_bitclk_enable\\.main_0 (2.318:2.318:2.318))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_counter_load\\.q \\UART_RPI\:BUART\:sRX\:RxBitCounter\\.load (2.318:2.318:2.318))
    (INTERCONNECT \\UART_RPI\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_RPI\:BUART\:rx_status_4\\.main_1 (2.937:2.937:2.937))
    (INTERCONNECT \\UART_RPI\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_RPI\:BUART\:rx_status_5\\.main_0 (2.326:2.326:2.326))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_last\\.q \\UART_RPI\:BUART\:rx_state_2\\.main_7 (2.319:2.319:2.319))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_load_fifo\\.q \\UART_RPI\:BUART\:rx_status_4\\.main_0 (3.193:3.193:3.193))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_load_fifo\\.q \\UART_RPI\:BUART\:sRX\:RxShifter\:u0\\.f0_load (4.539:4.539:4.539))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_postpoll\\.q \\UART_RPI\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.926:2.926:2.926))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_0\\.q \\UART_RPI\:BUART\:rx_count7_bit8_wire\\.main_1 (4.133:4.133:4.133))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_0\\.q \\UART_RPI\:BUART\:rx_counter_load\\.main_1 (4.133:4.133:4.133))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_0\\.q \\UART_RPI\:BUART\:rx_load_fifo\\.main_1 (2.297:2.297:2.297))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_0\\.q \\UART_RPI\:BUART\:rx_state_0\\.main_2 (2.297:2.297:2.297))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_0\\.q \\UART_RPI\:BUART\:rx_state_2\\.main_2 (4.133:4.133:4.133))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_0\\.q \\UART_RPI\:BUART\:rx_state_3\\.main_1 (2.297:2.297:2.297))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_0\\.q \\UART_RPI\:BUART\:rx_state_stop1_reg\\.main_1 (4.133:4.133:4.133))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_0\\.q \\UART_RPI\:BUART\:rx_status_3\\.main_2 (2.297:2.297:2.297))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_0\\.q \\UART_RPI\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (4.693:4.693:4.693))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_2\\.q \\UART_RPI\:BUART\:rx_count7_bit8_wire\\.main_3 (2.302:2.302:2.302))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_2\\.q \\UART_RPI\:BUART\:rx_counter_load\\.main_3 (2.302:2.302:2.302))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_2\\.q \\UART_RPI\:BUART\:rx_load_fifo\\.main_4 (3.214:3.214:3.214))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_2\\.q \\UART_RPI\:BUART\:rx_state_0\\.main_5 (3.214:3.214:3.214))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_2\\.q \\UART_RPI\:BUART\:rx_state_2\\.main_5 (2.302:2.302:2.302))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_2\\.q \\UART_RPI\:BUART\:rx_state_3\\.main_4 (3.214:3.214:3.214))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_2\\.q \\UART_RPI\:BUART\:rx_state_stop1_reg\\.main_3 (2.302:2.302:2.302))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_2\\.q \\UART_RPI\:BUART\:rx_status_3\\.main_5 (3.214:3.214:3.214))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_3\\.q \\UART_RPI\:BUART\:rx_count7_bit8_wire\\.main_2 (5.140:5.140:5.140))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_3\\.q \\UART_RPI\:BUART\:rx_counter_load\\.main_2 (5.140:5.140:5.140))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_3\\.q \\UART_RPI\:BUART\:rx_load_fifo\\.main_3 (5.634:5.634:5.634))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_3\\.q \\UART_RPI\:BUART\:rx_state_0\\.main_4 (5.634:5.634:5.634))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_3\\.q \\UART_RPI\:BUART\:rx_state_2\\.main_4 (5.140:5.140:5.140))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_3\\.q \\UART_RPI\:BUART\:rx_state_3\\.main_3 (5.634:5.634:5.634))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_3\\.q \\UART_RPI\:BUART\:rx_state_stop1_reg\\.main_2 (5.140:5.140:5.140))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_3\\.q \\UART_RPI\:BUART\:rx_status_3\\.main_4 (5.634:5.634:5.634))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_stop1_reg\\.q \\UART_RPI\:BUART\:rx_status_5\\.main_1 (2.313:2.313:2.313))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_status_3\\.q \\UART_RPI\:BUART\:sRX\:RxSts\\.status_3 (2.316:2.316:2.316))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_status_4\\.q \\UART_RPI\:BUART\:sRX\:RxSts\\.status_4 (2.319:2.319:2.319))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_status_5\\.q \\UART_RPI\:BUART\:sRX\:RxSts\\.status_5 (2.887:2.887:2.887))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_bitclk\\.q \\UART_RPI\:BUART\:tx_state_0\\.main_5 (2.238:2.238:2.238))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_bitclk\\.q \\UART_RPI\:BUART\:tx_state_1\\.main_5 (4.642:4.642:4.642))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_bitclk\\.q \\UART_RPI\:BUART\:tx_state_2\\.main_5 (4.078:4.078:4.078))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_bitclk\\.q \\UART_RPI\:BUART\:txn\\.main_6 (4.642:4.642:4.642))
    (INTERCONNECT \\UART_RPI\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_RPI\:BUART\:counter_load_not\\.main_2 (2.770:2.770:2.770))
    (INTERCONNECT \\UART_RPI\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_RPI\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (5.297:5.297:5.297))
    (INTERCONNECT \\UART_RPI\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_RPI\:BUART\:tx_bitclk\\.main_2 (4.340:4.340:4.340))
    (INTERCONNECT \\UART_RPI\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_RPI\:BUART\:tx_state_0\\.main_2 (4.340:4.340:4.340))
    (INTERCONNECT \\UART_RPI\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_RPI\:BUART\:tx_state_1\\.main_2 (2.810:2.810:2.810))
    (INTERCONNECT \\UART_RPI\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_RPI\:BUART\:tx_state_2\\.main_2 (2.770:2.770:2.770))
    (INTERCONNECT \\UART_RPI\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_RPI\:BUART\:tx_status_0\\.main_2 (4.761:4.761:4.761))
    (INTERCONNECT \\UART_RPI\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_RPI\:BUART\:tx_state_1\\.main_4 (2.789:2.789:2.789))
    (INTERCONNECT \\UART_RPI\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_RPI\:BUART\:tx_state_2\\.main_4 (2.794:2.794:2.794))
    (INTERCONNECT \\UART_RPI\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_RPI\:BUART\:txn\\.main_5 (2.789:2.789:2.789))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_ctrl_mark_last\\.q \\UART_RPI\:BUART\:rx_count7_bit8_wire\\.main_0 (5.691:5.691:5.691))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_ctrl_mark_last\\.q \\UART_RPI\:BUART\:rx_counter_load\\.main_0 (5.691:5.691:5.691))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_ctrl_mark_last\\.q \\UART_RPI\:BUART\:rx_load_fifo\\.main_0 (6.018:6.018:6.018))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_ctrl_mark_last\\.q \\UART_RPI\:BUART\:rx_state_0\\.main_1 (6.018:6.018:6.018))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_ctrl_mark_last\\.q \\UART_RPI\:BUART\:rx_state_2\\.main_1 (5.691:5.691:5.691))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_ctrl_mark_last\\.q \\UART_RPI\:BUART\:rx_state_3\\.main_0 (6.018:6.018:6.018))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_ctrl_mark_last\\.q \\UART_RPI\:BUART\:rx_state_stop1_reg\\.main_0 (5.691:5.691:5.691))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_ctrl_mark_last\\.q \\UART_RPI\:BUART\:rx_status_3\\.main_1 (6.018:6.018:6.018))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_ctrl_mark_last\\.q \\UART_RPI\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (5.700:5.700:5.700))
    (INTERCONNECT \\UART_RPI\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_RPI\:BUART\:sTX\:TxSts\\.status_1 (4.647:4.647:4.647))
    (INTERCONNECT \\UART_RPI\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_RPI\:BUART\:tx_state_0\\.main_3 (3.069:3.069:3.069))
    (INTERCONNECT \\UART_RPI\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_RPI\:BUART\:tx_status_0\\.main_3 (3.332:3.332:3.332))
    (INTERCONNECT \\UART_RPI\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_RPI\:BUART\:sTX\:TxSts\\.status_3 (6.698:6.698:6.698))
    (INTERCONNECT \\UART_RPI\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_RPI\:BUART\:tx_status_2\\.main_0 (4.686:4.686:4.686))
    (INTERCONNECT \\UART_RPI\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_RPI\:BUART\:txn\\.main_3 (2.826:2.826:2.826))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_state_0\\.q \\UART_RPI\:BUART\:counter_load_not\\.main_1 (3.924:3.924:3.924))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_state_0\\.q \\UART_RPI\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (2.849:2.849:2.849))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_state_0\\.q \\UART_RPI\:BUART\:tx_bitclk\\.main_1 (2.841:2.841:2.841))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_state_0\\.q \\UART_RPI\:BUART\:tx_state_0\\.main_1 (2.841:2.841:2.841))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_state_0\\.q \\UART_RPI\:BUART\:tx_state_1\\.main_1 (3.912:3.912:3.912))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_state_0\\.q \\UART_RPI\:BUART\:tx_state_2\\.main_1 (3.924:3.924:3.924))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_state_0\\.q \\UART_RPI\:BUART\:tx_status_0\\.main_1 (2.836:2.836:2.836))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_state_0\\.q \\UART_RPI\:BUART\:txn\\.main_2 (3.912:3.912:3.912))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_state_1\\.q \\UART_RPI\:BUART\:counter_load_not\\.main_0 (2.785:2.785:2.785))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_state_1\\.q \\UART_RPI\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (5.286:5.286:5.286))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_state_1\\.q \\UART_RPI\:BUART\:tx_bitclk\\.main_0 (4.332:4.332:4.332))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_state_1\\.q \\UART_RPI\:BUART\:tx_state_0\\.main_0 (4.332:4.332:4.332))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_state_1\\.q \\UART_RPI\:BUART\:tx_state_1\\.main_0 (2.786:2.786:2.786))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_state_1\\.q \\UART_RPI\:BUART\:tx_state_2\\.main_0 (2.785:2.785:2.785))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_state_1\\.q \\UART_RPI\:BUART\:tx_status_0\\.main_0 (4.746:4.746:4.746))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_state_1\\.q \\UART_RPI\:BUART\:txn\\.main_1 (2.786:2.786:2.786))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_state_2\\.q \\UART_RPI\:BUART\:counter_load_not\\.main_3 (2.929:2.929:2.929))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_state_2\\.q \\UART_RPI\:BUART\:tx_bitclk\\.main_3 (3.808:3.808:3.808))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_state_2\\.q \\UART_RPI\:BUART\:tx_state_0\\.main_4 (3.808:3.808:3.808))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_state_2\\.q \\UART_RPI\:BUART\:tx_state_1\\.main_3 (2.929:2.929:2.929))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_state_2\\.q \\UART_RPI\:BUART\:tx_state_2\\.main_3 (2.929:2.929:2.929))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_state_2\\.q \\UART_RPI\:BUART\:tx_status_0\\.main_4 (3.513:3.513:3.513))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_state_2\\.q \\UART_RPI\:BUART\:txn\\.main_4 (2.929:2.929:2.929))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_status_0\\.q \\UART_RPI\:BUART\:sTX\:TxSts\\.status_0 (2.866:2.866:2.866))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_status_2\\.q \\UART_RPI\:BUART\:sTX\:TxSts\\.status_2 (2.318:2.318:2.318))
    (INTERCONNECT \\UART_RPI\:BUART\:txn\\.q Net_158.main_0 (2.811:2.811:2.811))
    (INTERCONNECT \\UART_RPI\:BUART\:txn\\.q \\UART_RPI\:BUART\:txn\\.main_0 (2.793:2.793:2.793))
    (INTERCONNECT ClockBlock.dclk_glb_2 MODIN7_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 MODIN7_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_RPI\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_RPI\:BUART\:rx_count7_bit8_wire\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_RPI\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_RPI\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_RPI\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_RPI\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_RPI\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_RPI\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_RPI\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_RPI\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_RPI\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_RPI\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_RPI\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_RPI\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_RPI\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_RPI\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_RPI\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_RPI\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_RPI\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_RPI\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_RPI\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\ADC_DelSig\:DEC\\.ext_start (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Timer_ISR\:TimerHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_4 \\Timer_ISR\:TimerHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.aclk_glb_ff_0 \\ADC_DelSig\:DSM\\.aclock (0.000:0.000:0.000))
    (INTERCONNECT TX_OEM\(0\).pad_out TX_OEM\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT TX_OEM\(0\)_PAD TX_OEM\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT USER_LED\(0\)_PAD USER_LED\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT RX_OEM\(0\)_PAD RX_OEM\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT RX_RPI\(0\)_PAD RX_RPI\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT TX_RPI\(0\).pad_out TX_RPI\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT TX_RPI\(0\)_PAD TX_RPI\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT TX_Debug\(0\).pad_out TX_Debug\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT TX_Debug\(0\)_PAD TX_Debug\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
