Startpoint: i_croc_soc/i_croc/i_main_xbar.gen_mux[2].i_mux.i_rr_arb.gen_arbiter.rr_q_1__reg
            (rising edge-triggered flip-flop clocked by clk_sys)
Endpoint: i_croc_soc/i_croc/gen_sram_bank[0].i_sram/gen_512x32xBx1.i_cut
          (rising edge-triggered flip-flop clocked by clk_sys)
Path Group: clk_sys
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_sys (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ i_croc_soc/i_croc/i_main_xbar.gen_mux[2].i_mux.i_rr_arb.gen_arbiter.rr_q_1__reg/CLK (sg13g2_dfrbp_1)
   0.22    0.22 v i_croc_soc/i_croc/i_main_xbar.gen_mux[2].i_mux.i_rr_arb.gen_arbiter.rr_q_1__reg/Q (sg13g2_dfrbp_1)
   0.08    0.31 ^ i_croc_soc/i_croc/$abc$154348$auto$blifparse.cc:396:parse_blif$155102/Y (sg13g2_o21ai_1)
   0.05    0.36 v i_croc_soc/i_croc/$abc$154348$auto$blifparse.cc:396:parse_blif$155481/Y (sg13g2_o21ai_1)
   0.12    0.48 v i_croc_soc/i_croc/$abc$154348$auto$blifparse.cc:396:parse_blif$155482/X (sg13g2_buf_1)
   0.08    0.56 ^ i_croc_soc/i_croc/$abc$154348$auto$blifparse.cc:396:parse_blif$156601/Y (sg13g2_a21oi_1)
   0.09    0.65 ^ i_croc_soc/i_croc/$abc$154348$auto$blifparse.cc:396:parse_blif$156605/X (sg13g2_or2_1)
   0.00    0.65 ^ i_croc_soc/i_croc/gen_sram_bank[0].i_sram/gen_512x32xBx1.i_cut/A_DIN[59] (RM_IHPSG13_1P_256x64_c2_bm_bist)
           0.65   data arrival time

   0.00    0.00   clock clk_sys (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ i_croc_soc/i_croc/gen_sram_bank[0].i_sram/gen_512x32xBx1.i_cut/A_CLK (RM_IHPSG13_1P_256x64_c2_bm_bist)
   0.59    0.59   library hold time
           0.59   data required time
---------------------------------------------------------
           0.59   data required time
          -0.65   data arrival time
---------------------------------------------------------
           0.06   slack (MET)


