<?xml version="1.0" ?>
<!-- DESCRIPTION: Verilator output: XML representation of netlist -->
<verilator_xml>
  <files>
    <file id="a" filename="&lt;built-in&gt;" language="1800-2017"/>
    <file id="b" filename="&lt;command-line&gt;" language="1800-2017"/>
    <file id="c" filename="input.vc" language="1800-2017"/>
    <file id="d" filename="t/t_xml_begin_simple.v" language="1800-2017"/>
  </files>
  <module_files>
    <file id="d" filename="t/t_xml_begin_simple.v" language="1800-2017"/>
  </module_files>
  <cells>
    <cell loc="d,4,8,4,9" name="t" submodname="t" hier="t">
      <cell loc="d,7,16,7,24" name="simple_gen.submod_i" submodname="submod" hier="t.simple_gen.submod_i"/>
    </cell>
  </cells>
  <netlist>
    <module loc="d,4,8,4,9" name="t" origName="t" topModule="1">
      <begin loc="d,6,19,6,29" name="simple_gen">
        <instance loc="d,7,16,7,24" name="simple_gen.submod_i" defName="submod" origName="submod_i"/>
      </begin>
    </module>
    <module loc="d,1,8,1,14" name="submod" origName="submod"/>
    <typetable loc="a,0,0,0,0"/>
  </netlist>
</verilator_xml>
