{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749488551071 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749488551072 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun  9 14:02:30 2025 " "Processing started: Mon Jun  9 14:02:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749488551072 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749488551072 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ControladorVGA -c ControladorVGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ControladorVGA -c ControladorVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749488551073 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1749488551934 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1749488551935 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"output\";  expecting \")\" main_vga.v(4) " "Verilog HDL syntax error at main_vga.v(4) near text: \"output\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "main_vga.v" "" { Text "C:/Users/Cleuber/Documents/iLovePDF/Controlador VGA/main_vga.v" 4 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1749488561949 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "main_vga main_vga.v(1) " "Ignored design unit \"main_vga\" at main_vga.v(1) due to previous errors" {  } { { "main_vga.v" "" { Text "C:/Users/Cleuber/Documents/iLovePDF/Controlador VGA/main_vga.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1749488561951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_vga.v 0 0 " "Found 0 design units, including 0 entities, in source file main_vga.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749488561953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_clock2.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor_clock2.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_clock2 " "Found entity 1: divisor_clock2" {  } { { "divisor_clock2.v" "" { Text "C:/Users/Cleuber/Documents/iLovePDF/Controlador VGA/divisor_clock2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749488561981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749488561981 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "rgb_control.v(113) " "Verilog HDL Module Instantiation warning at rgb_control.v(113): ignored dangling comma in List of Port Connections" {  } { { "rgb_control.v" "" { Text "C:/Users/Cleuber/Documents/iLovePDF/Controlador VGA/rgb_control.v" 113 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1749488562012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb_control.v 1 1 " "Found 1 design units, including 1 entities, in source file rgb_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_control " "Found entity 1: rgb_control" {  } { { "rgb_control.v" "" { Text "C:/Users/Cleuber/Documents/iLovePDF/Controlador VGA/rgb_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749488562015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749488562015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_jk.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_jk.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_JK " "Found entity 1: contador_JK" {  } { { "contador_JK.v" "" { Text "C:/Users/Cleuber/Documents/iLovePDF/Controlador VGA/contador_JK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749488562037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749488562037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_igual_799.v 1 1 " "Found 1 design units, including 1 entities, in source file comparador_igual_799.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_igual_799 " "Found entity 1: comparador_igual_799" {  } { { "comparador_igual_799.v" "" { Text "C:/Users/Cleuber/Documents/iLovePDF/Controlador VGA/comparador_igual_799.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749488562065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749488562065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_igual_524.v 1 1 " "Found 1 design units, including 1 entities, in source file comparador_igual_524.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_igual_524 " "Found entity 1: comparador_igual_524" {  } { { "comparador_igual_524.v" "" { Text "C:/Users/Cleuber/Documents/iLovePDF/Controlador VGA/comparador_igual_524.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749488562092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749488562092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_menor_2.v 1 1 " "Found 1 design units, including 1 entities, in source file comparador_menor_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_menor_2 " "Found entity 1: comparador_menor_2" {  } { { "comparador_menor_2.v" "" { Text "C:/Users/Cleuber/Documents/iLovePDF/Controlador VGA/comparador_menor_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749488562113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749488562113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_on_h.v 1 1 " "Found 1 design units, including 1 entities, in source file comparador_on_h.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_on_h " "Found entity 1: comparador_on_h" {  } { { "comparador_on_h.v" "" { Text "C:/Users/Cleuber/Documents/iLovePDF/Controlador VGA/comparador_on_h.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749488562135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749488562135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_on_v.v 1 1 " "Found 1 design units, including 1 entities, in source file comparador_on_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_on_v " "Found entity 1: comparador_on_v" {  } { { "comparador_on_v.v" "" { Text "C:/Users/Cleuber/Documents/iLovePDF/Controlador VGA/comparador_on_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749488562168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749488562168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_on_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file video_on_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_on_logic " "Found entity 1: video_on_logic" {  } { { "video_on_logic.v" "" { Text "C:/Users/Cleuber/Documents/iLovePDF/Controlador VGA/video_on_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749488562189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749488562189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk_ff_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file jk_ff_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 jk_ff_flipflop " "Found entity 1: jk_ff_flipflop" {  } { { "jk_ff_flipflop.v" "" { Text "C:/Users/Cleuber/Documents/iLovePDF/Controlador VGA/jk_ff_flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749488562211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749488562211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtrator_10bit.v 2 2 " "Found 2 design units, including 2 entities, in source file subtrator_10bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtrator_10bit " "Found entity 1: subtrator_10bit" {  } { { "subtrator_10bit.v" "" { Text "C:/Users/Cleuber/Documents/iLovePDF/Controlador VGA/subtrator_10bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749488562238 ""} { "Info" "ISGN_ENTITY_NAME" "2 comparador_menor_96 " "Found entity 2: comparador_menor_96" {  } { { "subtrator_10bit.v" "" { Text "C:/Users/Cleuber/Documents/iLovePDF/Controlador VGA/subtrator_10bit.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749488562238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749488562238 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4717 " "Peak virtual memory: 4717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749488562433 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun  9 14:02:42 2025 " "Processing ended: Mon Jun  9 14:02:42 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749488562433 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749488562433 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749488562433 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1749488562433 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1749488563253 ""}
