<p><u>Results</u></p><p> </p><p><u>Highlights</u></p><ul><li>Very productive Ncore 3 face-to-face held in Campbell across HW/SW and Ncore/Symphony to work out details of new Ncore 3 direction.</li><li>We should be able to meet MobileEye L2 Cache requirements with our Coda Cache LLC design.</li><li>Held a good review of our Engineering processes and Verification Methodologies with Seagate architects.</li></ul><p> </p><p><u>Lowlights</u></p><p><u> </u></p><ul><li>Multiple installation issues seen by our Ncore customers. </li><ul><li>Expanding environment to test Xephyr fixes on all 6.* CentOS versions.  Investigating Xming problems.</li><li>Plan to release Ncore2.2.1 maintenance release with identified improvements.</li></ul></ul><p> </p><p><u>Engineering Progress</u></p><ul><li>Architecture</li></ul><ul><ul><li>Symphony</li><ul><li>Started the discussion on parameter and SW-HW partitioning of Symphony.  Next steps will be to outline what needs to be accomplished and how.</li><li>Advanced the definition of the interface between Ncore concerto and the Symphony transport.  We are calling it SMI – Symphony Messaging Interface.</li><li>Worked on understanding the additional requirements for Ncore. Next steps are to review the updates and document them in the Arch spec.</li><li>Continue to worked on routing and perf modeling.</li><li>Architecture team met with Federico and aligned on engagement plan.  iNoCs code except for GUI now available.</li><li>Met with Lattice Semiconductor to discuss potential opportunities in the next generation FPGAs. Ty lead the discussion.</li></ul><li>Ncore3.0 / Sonata</li><ul><li>Oski Interlock:</li><ul><li>Oski has Configuration 1 passing long-runs and are running Configs 2,3 after fixes to cache model. Configurations 4 and 5 will extend beyond.</li></ul><li>Continued updating the CMPS document for Concerto C.</li></ul></ul></ul><p> </p><ul><li>Software</li><ul><li>Ncore 2.5</li><ul><li>Investigated Xming problems - possibly nothing we can do other than tell them not to use it (use VNC instead).</li><li>Synopsys now using latest Ncore2.5_ir1 build for integration with Platform Architect PCT.</li></ul><li>Ncore 3.0</li><ul><li>Started time-boxing SW deliverables with Engineering staff for new Ncore 3.0 on Symphony/Maestro.</li><li>First drafts/thoughts about SW implications</li></ul><li>Project Angelo: Fast SystemC Performance Modeling</li><ul><li>Fix for Ncore 2.5.0-ir.1: model js files cannot have ‘require’, should require from cpanel.js and pass then into the functions.</li><li>Add to build scripts for solver package to build 3 flavors of Alberto (osx, linux, centos 6)</li><li>Implement unhandled errors mechanism for Alberto</li><li>AIU and DMI first Code review</li><li>Tested and debugged eqml-schedule DCE sub-blocks</li></ul><li>Maestro Front-end (Client)</li><ul><li>Provided support for Tcl Console in Maestro GUI , and support for stylesheet plugin.</li><li>Maestro GUI Mock-ups - Finished multiple VN for one connection support, and multiple views synchronization.</li><li>Team started reviewing iNoCs document and code</li><li>Maestro Kernel</li><ul><li>Updating API of parameter and constraint manager to incorporate feedback.</li><li>Continued implementation of parameter and constraint manager along proposed specification.</li></ul></ul><li>Maestro Back-end (Server)</li><ul><li>TACHL Verifier: Step 1: Source map, javascript function and errors generated.</li><li>Tests for TACHL Verifier</li></ul></ul></ul><p> </p><ul><li>Piano v2.2</li><ul><li>Piano2.2_rc12 with FlexNoC v3.5.3 now final release candidate – no known issues remaining.</li><li>Piano Quick Start Guide release ready.</li><li>Piano Reference Manual out for review. Awaiting feedback.</li><li>Received most of Piano Editor feedback from reviewers. Document has many issues regarding flow/information.</li><li>Command String User Guide out for review after Clark’s feedback.</li><li>Engineering flow testing</li><ul><li>Created a first set of simple testcases for measuring timing correlation between Autopipe and DC</li><li>Reasonable correlation so far if gate delay is tuned to match DC results</li><li>Next week’s plan is to focus on comparison of results after dc-topo with and without Piano flow</li></ul><li>Expected release date now Nov 17, 2017 with ~1 week exposure to get all the documentation feedback and integrate into final release documents.</li></ul></ul><p> </p><ul><li>Ncore v2.2 (Dashboard: <a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11301" rel="nofollow">https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11301</a>)</li></ul><ul><ul><li>Ncore v2.2 released 10/04/2017.</li><li>No new bugs sourced past two weeks.</li><li>Ncore v2.2.1 targeted to address installation robustness issues.</li></ul></ul><p> </p><ul><li>Ncore v2.5 – Targeted release to deliver Ncore Performance Modeling, Piano v2.5 support, Read-allocate CMC policy and deferred errata from v2.2</li></ul><ul><ul><li>RTL work for DMI read allocate policy triggered. Updated Arch docs for read allocate policy, will start work on this following week</li><li>Carbon Breker was stuck due to license issues with new carbon build. Moved back to old carbon build and have started working on completing Eval</li><li>Started working on Glissando integration into easter egg flow. Identified Glissando issue and waiting for a fix.</li><li>Working on RAL integration at system level testbench as well as the customer testbench Customer TB upgrades/bug fixes being made.</li><li>Easter Eggs and all regressions running on release/v2.X branch.</li></ul></ul><div class="table-wrap"><table class="confluenceTable"><tbody><tr><td class="confluenceTd"><p><strong>Date</strong></p></td><td class="confluenceTd"><p><strong>AIU</strong></p></td><td class="confluenceTd"><p><strong>NCB</strong></p></td><td class="confluenceTd"><p><strong>DCE</strong></p></td><td class="confluenceTd"><p><strong>DMI</strong></p></td><td class="confluenceTd"><p><strong>FLTC</strong></p></td><td class="confluenceTd"><p><strong>FSC</strong></p></td><td class="confluenceTd"><p><strong>PSYS</strong></p></td><td class="confluenceTd"><p><strong>FSYS</strong></p></td></tr><tr><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td></tr><tr><td class="confluenceTd"><p align="right">5-Nov</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"><p align="right">97</p></td><td class="confluenceTd"><p align="right">96</p></td></tr><tr><td class="confluenceTd"><p align="right">6-Nov</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"><p align="right">97</p></td><td class="confluenceTd"><p align="right">98</p></td></tr><tr><td class="confluenceTd"><p align="right">7-Nov</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"><p align="right">97</p></td><td class="confluenceTd"><p align="right">98</p></td></tr><tr><td class="confluenceTd"><p align="right">8-Nov</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"><p align="right">97</p></td><td class="confluenceTd"><p align="right">98</p></td></tr><tr><td class="confluenceTd"><p align="right">9-Nov</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"><p align="right">96</p></td><td class="confluenceTd"><p align="right">98</p></td></tr></tbody></table></div><ul><ul><li> </li></ul></ul><p> </p><ul><li>Ncore v3.0</li><ul><li>Documentation: Getting Structured FrameMaker templates ready for 3.0 documentation</li><ul><li>Working on documentation timeline</li><li>Discussing on improving documentation input from SMEs and engineering specs</li></ul><li>All module micro arch in progress</li><ul><li>Final CHI-AIU review (will make DL-C updates and start coding  once Parimal is back from vacation)</li><li>DII initial coding started and some ordering discussions</li><li>Nothing to report on DMI and DCE  </li></ul><li>Micro-Arch 0.7 slip due arch open items and change in direction.</li><li>CCP</li><ul><li>QSLEC evaluation in progress</li></ul><li>Verification</li><ul><li>CHI-BFM and CHI-TB work started. On hold.</li><li>DMI scoreboard changes in progress.</li><li>System BFM (used for all AIU testbenches) being worked on.</li><li>Multiple CCTI ports implementation in progress.</li></ul></ul></ul><p> </p><ul><ul><li>Key Deliverables</li><ul><li><em>Will be updated based on new Ncore 3 direction.</em></li></ul></ul></ul><p> </p><ul><li>Infrastructure</li><ul><li>New build flow is now described on Confluence.</li><li>Bug fix on new build flow if only one dvPkg.json is used to build an environment.</li><li>DavidC is going to Austin week of Nov 13 to set up Symphony on rsim.</li></ul></ul><p> </p><ul><li>Coda Cache</li><ul><li>Updated MRD/PRD based on latest understanding of requirements including MobileEye L2 Cache.</li><li>RTL coding first sprint in progress</li><li>Updated time boxes and created detailed implementation schedule with sprits <a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=24&amp;view=planning&amp;selectedIssue=AR-12" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=24&amp;view=planning&amp;selectedIssue=AR-12</a></li><li>Verification</li><ul><li>LLC is compile clean with agents, environment and top level test bench integrated. Working on scoreboard.</li><li>First test plan review complete.</li><li>Removing code in scoreboard that is SFI/NCB related.</li></ul></ul><li>Audit</li><ul><li>CMMI-DEV intro done, internal Audit in progress  </li></ul></ul><p> </p><p> </p><ul><li>Symphony HW Design</li><ul><li>While team continues to work on the 0.9 architectural milestone (0.7 micro architectural and 0.5 verification), we held discussion on how to integrate NCore and Symphony. We will have continuing discussion on HW/SW collaboration and common debug features between Symphony and NCore going into next week. </li><li>Arch and Micro-Arch will be updated based on clear understanding how to pass transactions between NCore and Symphony.</li><li>Next week we will be working with David to enable configuration based test bench in Symphony environment. We will try to finish basic target ATU spec next week Modeling team will continue working on integrating memory scheduler.</li></ul></ul><ul><ul><li>Design: (<a class="external-link" href="https://arterisip.atlassian.net/issues/?filter=1230" rel="nofollow">https://arterisip.atlassian.net/issues/?filter=1230</a>)</li><ul><li>Successful discussion on integrating NCore and Symphony. We have understanding about how to pass information between NCore and Symphony.</li><li>Detailed discussion on parameters and how to collaborate between HW/SW</li><li>uArch: Internal  review of Initiator ATU</li><li>uArch: Added PL Layer (no VC) to Target ATU spec</li><li>uArch: Added AXI native layer to Target ATU spec</li></ul><li>Performance: Sprint <a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=10&amp;sprint=75" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=10&amp;sprint=75</a></li><ul><li>Fixed issue related to rate calculations now that read/write transactions have different phits count</li><li>Fixed issue in visualizer related to bandwidth calculation</li><li>Working on adding memory scheduler to the model</li></ul><li>Verification: Sprint dashboard: <a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=15&amp;selectedIssue=SYM-297" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=15&amp;selectedIssue=SYM-297</a></li><ul><li>Successful discussions on verification tasks needed for integrating NCore and Symphony</li><li>Finished sprint II. We now have an active/passive agents for ATP/CTL interface. We are also exploring using waveforms with color coded transactions.</li><li>ATP VIP: Working on agent class with active/passive mode for driver and monitor interface</li><li>ATP VIP: Working on generic scoreboard which will be used at all levels </li><li>CTL VIP: Working on address generator</li><li>CTL VIP: Working on sending 1 to 100 transactions</li></ul><li>Key Deliverables</li><ul><li>Symphony planning phase: Design and DV requirements and top level schedule by 10/31.</li><li>Perf modeling QoS support for Arch 0.7 by Sept 9/30  <strong>Done 10/13/2017</strong>.</li><li>Arch 0.9 (0.7 uArch and 0.5 Verification) -&gt; 12/24</li><li>Hiring – 1 Logic, 1 Physical Design. </li></ul></ul></ul><p> </p><ul><ul><li>Top Issues</li></ul></ul><p> </p><p> </p><p><u>Individual Progress</u></p><ul><li>Kicked off the Ncore 3 collaboration face-to-face with Sanjay to align on One-Team approach to delivering Ncore3.0 and the full roadmap.</li><li>Participated in HW/SW architecture alignment discussions led by Syed/Manadher.</li><li>Participated in Ncore 3 Requirements discussion in SMART led by Monica.</li><li>Completed 1 on 1s with entire SW team to help transition team towards new direction.</li><li>Providing leadership and direction for Ncore Performance modeling for Ncore v2.5.</li><li>Driving Piano v2.2 release reviews.  Release on track for mid-November.</li><li>Continued Jama Engagement plan with Core Team including first discovery meetings with Jama Business representative Erin Wilson.  Thanks to Diego for organizing all our artifacts for sharing with Jama.</li><li>Continued engagement with Federico on iNoCs.  Coordinated Architecture engagement meeting and documented next steps.</li><li>Continued support for DARPA proposal for Physically Optimized Interconnect Topology Synthesis (POINTS) in reviews with Ty, Amy and Stephane.</li><li>Met with key candidate from Mentor Graphics for POINTS with algorithm, placement, timing and routing expertise.</li><li>Aligned on giving offer to Pavlos Mattheakis for POINTS, another Mentor Graphics expert in algorithms and synthesis.</li></ul><p><u> </u></p><p><u>Top Priorities</u></p><ul><li>Engineering processes, methodologies and culture to deliver sustainable cadence of high quality products across portfolio</li><ul><li><strong>Ncore 2.0.1</strong>, <strong>2.2</strong> and 3.0 release schedules and execution.  Improve release quality and build HW/SW Integration capability.</li><li>Deliver CHI/ACE in Ncore v3.0 on Symphony/Maestro with early access Q2’18 and full release Q3’18.</li><li>Symphony Architecture Definition Rev0.9 by EOY in support of Company board commitment.  On track.</li><li>Deliver production quality Piano out of engineering to enable company revenue goals.  Piano2.2 with Ncore support by 8/31/2017.  Trend 11/10/2017.</li><li>Complete NXP Audit in August with internal audit complete 8/25/2017.  Ready but delayed due to NXP auditor availability.</li><li><em>New!</em> Add NC LLC roadmap of products with early access in Q4’17 and v1.0 in Q1’18.  RTL coding in progress.</li><li><em>New!</em> Deliver SystemC Performance Modeling capabilities for MobileEye EyeQ6 by 11/30/2017.  Trend 12/15/2017.</li></ul></ul><p> </p><p> </p><p><u>Near term deliverables</u></p><ul><li>Ncore v2.0.1 with Proxy Cache and CMC bug fixes à <strong>Done</strong> <strong>7/02/2017</strong>.</li><li>Ncore v2.2 for Renesas/Samsung AP à release candidate 8/25/2017 and full release 8/31/2017.  <strong>Done 10/04/2017.</strong></li><li>Symphony Scope Definition 6/30/2017 which includes scope of first release à <strong>Done 7/19/2017</strong></li><li>Piano v2.2 with Ncore support 6/30/2017.  Trend now mid-November based on Engineering flow testing, QA testing and documentation.</li><li>Symphony HW Arch Rev0.7 / SW Arch Rev0.5 à 9/30/2017.  <strong>HW Arch Rev0.7 and SW Arch 0.5 (w/Exception) Done 10/13/2017. </strong> HW Rev0.9/SW Rev0.7 by EOY.</li><li>Ncore v3.0 Early Access Release à <em>Updating target schedules based on new direction.</em></li><li>NC LLC v1.0 à Target Q1’18 (Pending bottom’s up schedule).</li><li>Ncore SystemC Performance Modeling capabilities for MobileEye EyeQ6 à 11/30/2017.</li></ul><p> </p><p><u>2017 Travel</u>:</p><p>December Austin TBD.</p><p> </p><p> </p>