<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
<HEAD>
<META http-equiv="Content-Type" content="text/html; charset=SHIFT_JIS">
<META name="GENERATOR" content="IBM WebSphere Studio Homepage Builder Version 9.0.0.0 for Windows">
<META http-equiv="Content-Style-Type" content="text/css">
<TITLE></TITLE>
</HEAD>
<BODY>
<H3>How to use features</H3>
<UL>
  <LI>Go to matching bracket
  <P>Select &quot;Navigate&quot;-&gt;&quot;Go to&quot;-&gt;&quot;Matching Bracket&quot;
  menu.<BR>
  Then cursor position goes to opposite bracket of &quot;[]&quot;, &quot;{}&quot;,
  &quot;()&quot; and &quot;begin/end&quot;</P>
  <LI>Contents outline view
  <P>Select &quot;Window&quot;-&gt;&quot;Show View&quot;-&gt;&quot;Outline&quot;.<BR>
  The cursor position goes to the outline element with double clicking.</P>
  <LI>Open declaration
  <P>Go to module declaration of selected word by searching a project hierarchy.<BR>
  It is valid when you defined a same module name with file name, e.g. module
  &quot;adder&quot; is defined in file &quot;adder.v&quot;.<BR>
  Select &quot;Navigate&quot;-&gt;&quot;Open Declaration&quot; menu, &quot;Open
  Declaration&quot; in popup menu of editor page.</P>
  <LI>Content assist
  <P>Enter a few character and enter Ctrl+space or &quot;Edit&quot;-&gt;&quot;Content
  Assist&quot; menu.<BR>
  Select word from a proposal list.<BR>
  <BR>
  The proposal list may include code templates, signals and module instances,
  which depend on Verilog context.</P>
  <LI>Module Hierarchy
  <P>Select &quot;Window&quot;-&gt;&quot;Show View&quot;-&gt;&quot;Other...&quot;
  menu, then select &quot;Module Hierarchy&quot; in &quot;Eclipse Verilog
  Editor&quot; category.</P>
  <P>You can open editor and go to declaration by double clicking on Module
  Hierarchy view.</P>
  <P>You can open popup menu on Module Hierarchy view by right button clicking.
  The menu show &quot;copy text&quot; and &quot;copy hierarchy&quot;. The
  &quot;copy text&quot; copies module list to clipboard simply. The &quot;copy
  hierarchy&quot; copies hierarchical list.</P>
  <LI>Problems view
  <P>You have to install <A href="http://icarus.com/eda/verilog/">Icarus Verilog</A>, <A href="http://www.pragmatic-c.com/gpl-cver/index.htm">CVer</A> or <A href="http://www.freehdl.seul.org/">FreeHDL</A> at first. Then you can select &quot;Edit&quot;-&gt;&quot;Compile&quot;.
  You will see error and warning messages in Problems view if exist.<BR>
  Warning: it is just simple method. If your design has many modules and
  libraries, you should use &quot;Verilog/VHDL simulator builder&quot;.</P>
  <LI>Preference page
  <P>You can select &quot;Window&quot;-&gt;&quot;Preferences&quot;-&gt;&quot;Verilog/VHDL
  Editor&quot;.</P>
  </LI>
  <LI>Code Formatter
  <P>You can select &quot;Edit&quot;-&gt;&quot;Format&quot;.</P>
  </LI>
  <LI>Console view
  <P>Console view automatically opens when you compile or parser error occurs.</P>
  </LI>
  <LI>Verilog/VHDL perspective
  <P>Select &quot;Window&quot;-&gt;&quot;Open Perspective&quot;-&gt;&quot;Other...&quot;,
  then select &quot;Verilog/VHDL&quot;.<BR>
  Then you will see &quot;Verilog/VHDL&quot; icon on top left corner on Eclipse
  Window.</P>
  </LI>
  <LI>Verilog/VHDL new project wizard
  <P>In the Verilog/VHDL perspective, select &quot;File&quot;-&gt;&quot;New&quot;-&gt;&quot;Project&quot;
  or &quot;New&quot;-&gt;&quot;Project&quot; on Navigator. Then select &quot;Verilog/VHDL
  project&quot; and push &quot;Next&quot;. Enter Project name and push &quot;Finish&quot;.</P>
  </LI>
  <LI>Verilog/VHDL new file wizard
  <P>In the Verilog/VHDL perspective, select &quot;File&quot;-&gt;&quot;New&quot;-&gt;&quot;Verilog
  file&quot; or &quot;New&quot;-&gt;&quot;Verilog file&quot; on Navigator.
  Then enter module name and push &quot;Finish&quot;. You can also select
  &quot;VHDL file&quot;.</P>
  </LI>
  <LI>Verilog/VHDL simulator builder
  <P>Select your Verilog/VHDL project on Navigator. Then open context menu and
  select &quot;Properties&quot;. Select &quot;Verilog/VHDL Simulator&quot;
  category. Check &quot;Enable Verilog/VHDL Builder&quot; and fill &quot;Working
  Folder&quot;, &quot;Simulate command&quot; and &quot;Arguments&quot;. Finally
  you have to select &quot;Error parser&quot; which are <A href="http://icarus.com/eda/verilog/">Icarus Verilog</A>, <A href="http://www.pragmatic-c.com/gpl-cver/index.htm">CVer</A> or <A href="http://www.freehdl.seul.org/">FreeHDL</A> now. Push &quot;OK&quot;<BR>
  <BR>
  Then you can &quot;Build project&quot;. Problems view reflects the simulator
  error and warning messages.<BR>
  <BR>
  Warning:<BR>
  Eclipse builds automatically by default. So you save your Verilog or VHDL
  file, your simulator run immediately. To avoid this, you can disable &quot;build
  automatically&quot;. To disable, you have to select &quot;Project&quot;-&gt;&quot;Build
  automatically&quot;. When you want to simulate in build non-automatically,
  you can select &quot;Project&quot;-&gt;&quot;Build-&gt;Project&quot; or
  &quot;Project&quot;-&gt;&quot;Build All&quot;.</P>
  </LI>
</UL>
<UL>
  <LI>Custom error parser
  <IMG src="new.gif" width="61" height="13" border="0">
  <P>&quot;Window&quot;-&gt;&quot;Preferences&quot;-&gt;&quot;Verilog/VHDL Editor&quot;-&gt;&quot;Error
  Parser&quot;. Push &quot;New&quot; button, then you can add your favorite
  complier.<BR>
  You have to fill text box named &quot;Error Pattern&quot;. It is matching
  string for regular expression of java.util.regex package. The first capturing
  group means the file name, second is the line number and third is error
  message.<BR>
  <BR>
  If you add your error parser, you can select it in the project properties
  page.<BR>
  <BR>
  The document of java.uitl.regex package is <A href="http://java.sun.com/j2se/1.4.2/docs/api/java/util/regex/package-summary.html">http://java.sun.com/j2se/1.4.2/docs/api/java/util/regex/package-summary.html</A>. The Pattern class link shows how to write the regular expression.</P>
  </LI>
</UL>
  <P><A href="index.html">Return to top page</A></P>
</BODY>
</HTML>