Adjust the ***max_count*** value in the ***clk_gen*** module to change the clock speed

***RTL SCHEMATIC***
<img width="1591" height="715" alt="image" src="https://github.com/user-attachments/assets/15d026ae-96f2-4ead-8c7b-0fd4b7346c49" />

***BLOCK DIAGRAM***
for better understanding
<img width="1073" height="531" alt="image" src="https://github.com/user-attachments/assets/3f53225e-0eae-447f-8c74-009d1ab89066" />
