# compile vhdl design source files
vhdl xpm  "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd"
vhdl fifo_generator_v13_1_1  "../../../project_sim2.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.vhd"
vhdl xil_defaultlib  "../../../../../Yarr-fw/rtl/common/wshexp_core_pkg.vhd"
vhdl xil_defaultlib  "../../../../../Yarr-fw/rtl/common/common_pkg.vhd"
vhdl xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/ila_l2p_dma/sim/ila_l2p_dma.vhd"
vhdl xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/ila_pd_pdm/sim/ila_pd_pdm.vhd"
vhdl xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_top.vhd"
vhdl xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.vhd"
vhdl xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0.vhd"
vhdl xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/ila_axis/sim/ila_axis.vhd"
vhdl xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/pcie_7x_0/source/pcie_7x_0_core_top.vhd"
vhdl xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/pcie_7x_0/source/pcie_7x_0_axi_basic_rx_null_gen.vhd"
vhdl xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/pcie_7x_0/source/pcie_7x_0_axi_basic_rx_pipeline.vhd"
vhdl xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/pcie_7x_0/source/pcie_7x_0_axi_basic_rx.vhd"
vhdl xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/pcie_7x_0/source/pcie_7x_0_axi_basic_top.vhd"
vhdl xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/pcie_7x_0/source/pcie_7x_0_axi_basic_tx_pipeline.vhd"
vhdl xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/pcie_7x_0/source/pcie_7x_0_axi_basic_tx_thrtl_ctl.vhd"
vhdl xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/pcie_7x_0/source/pcie_7x_0_axi_basic_tx.vhd"
vhdl xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/pcie_7x_0/source/pcie_7x_0_pcie_7x.vhd"
vhdl xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/pcie_7x_0/source/pcie_7x_0_pcie_bram_7x.vhd"
vhdl xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/pcie_7x_0/source/pcie_7x_0_pcie_bram_top_7x.vhd"
vhdl xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/pcie_7x_0/source/pcie_7x_0_pcie_brams_7x.vhd"
vhdl xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/pcie_7x_0/source/pcie_7x_0_pcie_pipe_lane.vhd"
vhdl xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/pcie_7x_0/source/pcie_7x_0_pcie_pipe_misc.vhd"
vhdl xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/pcie_7x_0/source/pcie_7x_0_pcie_pipe_pipeline.vhd"
vhdl xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/pcie_7x_0/source/pcie_7x_0_gt_rx_valid_filter_7x.vhd"
vhdl xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/pcie_7x_0/source/pcie_7x_0_gt_top.vhd"
vhdl xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/pcie_7x_0/source/pcie_7x_0_pcie_top.vhd"
vhdl xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/pcie_7x_0/source/pcie_7x_0_pcie2_top.vhd"
vhdl xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/pcie_7x_0/sim/pcie_7x_0.vhd"
vhdl xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/ila_wsh_pipe/sim/ila_wsh_pipe.vhd"
vhdl xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/ila_dma_ctrl_reg/sim/ila_dma_ctrl_reg.vhd"
vhdl xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/ila_ddr/sim/ila_ddr.vhd"
vhdl xil_defaultlib  "../../../../../Yarr-fw/rtl/common/bcf_bram32.vhd"
vhdl xil_defaultlib  "../../../../../Yarr-fw/rtl/common/simple_counter.vhd"
vhdl xil_defaultlib  "../../../../../Yarr-fw/rtl/common/m_clk_sync.vhd"
vhdl xil_defaultlib  "../../../../../Yarr-fw/rtl/common/k_bram.vhd"
vhdl xil_defaultlib  "../../../../top_bench.vhd"
vhdl xil_defaultlib  "../../../../../Yarr-fw/rtl/common/k_dual_bram.vhd"
vhdl xil_defaultlib  "../../../../k_dual_bram_bench.vhd"
vhdl xil_defaultlib  "../../../../../Yarr-fw/rtl/kintex7/ddr3k7-core/ddr3_ctrl_pkg.vhd"
vhdl xil_defaultlib  "../../../../ddr3_ctrl_wb_bench.vhd"
vhdl xil_defaultlib  "../../../../../Yarr-fw/rtl/kintex7/ddr3k7-core/ddr3_ctrl_wb.vhd"

# Do not sort compile order
nosort
