Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 1cfbd4dea6f44aedb0f818b4c02b8218 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mainBench_behav xil_defaultlib.mainBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ADD [add_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL [control_default]
Compiling architecture behavioral of entity xil_defaultlib.REGMUX [regmux_default]
Compiling architecture behavioral of entity xil_defaultlib.SIGN1 [sign1_default]
Compiling architecture behavioral of entity xil_defaultlib.SIGN2 [sign2_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.INSTRMEM [instrmem_default]
Compiling architecture behavioral of entity xil_defaultlib.PCREG [pcreg_default]
Compiling architecture behavioral of entity xil_defaultlib.REGFILE [regfile_default]
Compiling architecture behavioral of entity xil_defaultlib.MAINMEM [mainmem_default]
Compiling architecture behavioral of entity xil_defaultlib.mainbench
Built simulation snapshot mainBench_behav
