<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Optimizer Toolkit Core: power6.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="icon_smaller.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Optimizer Toolkit Core
   </div>
   <div id="projectbrief">Performance Ecosystem for Performance Pioneers</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_aebb8dcc11953d78e620bbef0b9e2183.html">core</a></li><li class="navelem"><a class="el" href="dir_7c280a12b67dadfa54933f05072061a6.html">events</a></li><li class="navelem"><a class="el" href="dir_434f1504ed2b9016d83450088f50f663.html">power6</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">power6.hh</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="keyword">namespace </span>optkit::ibm::power6{</div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;    <span class="keyword">enum</span> power6 : uint64_t {</div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;        PM_LSU_REJECT_STQ_FULL = 0x1a0030, <span class="comment">// LSU reject due to store queue full</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;        PM_DPU_HELD_FXU_MULTI = 0x210a6, <span class="comment">// DISP unit held due to FXU multicycle</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;        PM_VMX1_STALL = 0xb008c, <span class="comment">// VMX1 stall</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;        PM_PMC2_SAVED = 0x100022, <span class="comment">// PMC2 rewind value saved</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;        PM_L2SB_IC_INV = 0x5068c, <span class="comment">// L2 slice B I cache invalidate</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;        PM_IERAT_MISS_64K = 0x392076, <span class="comment">// IERAT misses for 64K page</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;        PM_THRD_PRIO_DIFF_3or4_CYC = 0x323040, <span class="comment">// Cycles thread priority difference is 3 or 4</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;        PM_LD_REF_L1_BOTH = 0x180036, <span class="comment">// Both units L1 D cache load reference</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;        PM_FPU1_FCONV = 0xd10a8, <span class="comment">// FPU1 executed FCONV instruction</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;        PM_IBUF_FULL_COUNT = 0x40085, <span class="comment">// Periods instruction buffer full</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;        PM_MRK_LSU_DERAT_MISS = 0x400012, <span class="comment">// Marked DERAT miss</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;        PM_MRK_ST_CMPL = 0x100006, <span class="comment">// Marked store instruction completed</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;        PM_L2_CASTOUT_MOD = 0x150630, <span class="comment">// L2 castouts - Modified (M</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;        PM_FPU1_ST_FOLDED = 0xd10ac, <span class="comment">// FPU1 folded store</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;        PM_MRK_INST_TIMEO = 0x40003e, <span class="comment">// Marked Instruction finish timeout</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;        PM_DPU_WT = 0x300004, <span class="comment">// Cycles DISP unit is stalled waiting for instructions</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;        PM_DPU_HELD_RESTART = 0x30086, <span class="comment">// DISP unit held after restart coming</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;        PM_IERAT_MISS = 0x420ce, <span class="comment">// IERAT miss count</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;        PM_FPU_SINGLE = 0x4c1030, <span class="comment">// FPU executed single precision instruction</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;        PM_MRK_PTEG_FROM_LMEM = 0x412042, <span class="comment">// Marked PTEG loaded from local memory</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;        PM_HV_COUNT = 0x200017, <span class="comment">// Hypervisor Periods</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;        PM_L2SA_ST_HIT = 0x50786, <span class="comment">// L2 slice A store hits</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;        PM_L2_LD_MISS_INST = 0x250530, <span class="comment">// L2 instruction load misses</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;        PM_EXT_INT = 0x2000f8, <span class="comment">// External interrupts</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;        PM_LSU1_LDF = 0x8008c, <span class="comment">// LSU1 executed Floating Point load instruction</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;        PM_FAB_CMD_ISSUED = 0x150130, <span class="comment">// Fabric command issued</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;        PM_PTEG_FROM_L21 = 0x213048, <span class="comment">// PTEG loaded from private L2 other core</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;        PM_L2SA_MISS = 0x50584, <span class="comment">// L2 slice A misses</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;        PM_PTEG_FROM_RL2L3_MOD = 0x11304c, <span class="comment">// PTEG loaded from remote L2 or L3 modified</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;        PM_DPU_WT_COUNT = 0x300005, <span class="comment">// Periods DISP unit is stalled waiting for instructions</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;        PM_MRK_PTEG_FROM_L25_MOD = 0x312046, <span class="comment">// Marked PTEG loaded from L2.5 modified</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;        PM_LD_HIT_L2 = 0x250730, <span class="comment">// L2 D cache load hits</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;        PM_PTEG_FROM_DL2L3_SHR = 0x31304c, <span class="comment">// PTEG loaded from distant L2 or L3 shared</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;        PM_MEM_DP_RQ_GLOB_LOC = 0x150230, <span class="comment">// Memory read queue marking cache line double pump state from global to local</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;        PM_L3SA_MISS = 0x50084, <span class="comment">// L3 slice A misses</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;        PM_NO_ITAG_COUNT = 0x40089, <span class="comment">// Periods no ITAG available</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;        PM_DSLB_MISS = 0x830e8, <span class="comment">// Data SLB misses</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;        PM_LSU_FLUSH_ALIGN = 0x220cc, <span class="comment">// Flush caused by alignment exception</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;        PM_DPU_HELD_FPU_CR = 0x210a0, <span class="comment">// DISP unit held due to FPU updating CR</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;        PM_PTEG_FROM_L2MISS = 0x113028, <span class="comment">// PTEG loaded from L2 miss</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;        PM_MRK_DATA_FROM_DMEM = 0x20304a, <span class="comment">// Marked data loaded from distant memory</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;        PM_PTEG_FROM_LMEM = 0x41304a, <span class="comment">// PTEG loaded from local memory</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;        PM_MRK_DERAT_REF_64K = 0x182044, <span class="comment">// Marked DERAT reference for 64K page</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;        PM_L2SA_LD_REQ_INST = 0x50580, <span class="comment">// L2 slice A instruction load requests</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;        PM_MRK_DERAT_MISS_16M = 0x392044, <span class="comment">// Marked DERAT misses for 16M page</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;        PM_DATA_FROM_DL2L3_MOD = 0x40005c, <span class="comment">// Data loaded from distant L2 or L3 modified</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        PM_FPU0_FXMULT = 0xd0086, <span class="comment">// FPU0 executed fixed point multiplication</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;        PM_L3SB_MISS = 0x5008c, <span class="comment">// L3 slice B misses</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;        PM_STCX_CANCEL = 0x830ec, <span class="comment">// stcx cancel by core</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        PM_L2SA_LD_MISS_DATA = 0x50482, <span class="comment">// L2 slice A data load misses</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;        PM_IC_INV_L2 = 0x250632, <span class="comment">// L1 I cache entries invalidated from L2</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        PM_DPU_HELD = 0x200004, <span class="comment">// DISP unit held</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;        PM_PMC1_OVERFLOW = 0x200014, <span class="comment">// PMC1 Overflow</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;        PM_THRD_PRIO_6_CYC = 0x222046, <span class="comment">// Cycles thread running at priority level 6</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;        PM_MRK_PTEG_FROM_L3MISS = 0x312054, <span class="comment">// Marked PTEG loaded from L3 miss</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;        PM_MRK_LSU0_REJECT_UST = 0x930e2, <span class="comment">// LSU0 marked unaligned store reject</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        PM_MRK_INST_DISP = 0x10001a, <span class="comment">// Marked instruction dispatched</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        PM_LARX = 0x830ea, <span class="comment">// Larx executed</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;        PM_INST_CMPL = 0x2, <span class="comment">// Instructions completed</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        PM_FXU_IDLE = 0x100050, <span class="comment">// FXU idle</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        PM_MRK_DATA_FROM_DL2L3_MOD = 0x40304c, <span class="comment">// Marked data loaded from distant L2 or L3 modified</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        PM_L2_LD_REQ_DATA = 0x150430, <span class="comment">// L2 data load requests</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        PM_LSU_DERAT_MISS_CYC = 0x1000fc, <span class="comment">// DERAT miss latency</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        PM_DPU_HELD_POWER_COUNT = 0x20003d, <span class="comment">// Periods DISP unit held due to Power Management</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        PM_INST_FROM_RL2L3_MOD = 0x142044, <span class="comment">// Instruction fetched from remote L2 or L3 modified</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        PM_DATA_FROM_DMEM_CYC = 0x20002e, <span class="comment">// Load latency from distant memory</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        PM_DATA_FROM_DMEM = 0x20005e, <span class="comment">// Data loaded from distant memory</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;        PM_LSU_REJECT_PARTIAL_SECTOR = 0x1a0032, <span class="comment">// LSU reject due to partial sector valid</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        PM_LSU_REJECT_DERAT_MPRED = 0x2a0030, <span class="comment">// LSU reject due to mispredicted DERAT</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        PM_LSU1_REJECT_ULD = 0x90088, <span class="comment">// LSU1 unaligned load reject</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        PM_DATA_FROM_L3_CYC = 0x200022, <span class="comment">// Load latency from L3</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        PM_FXU1_BUSY_FXU0_IDLE = 0x400050, <span class="comment">// FXU1 busy FXU0 idle</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        PM_INST_FROM_MEM_DP = 0x142042, <span class="comment">// Instruction fetched from double pump memory</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;        PM_LSU_FLUSH_DSI = 0x220ce, <span class="comment">// Flush caused by DSI</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        PM_MRK_DERAT_REF_16G = 0x482044, <span class="comment">// Marked DERAT reference for 16G page</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;        PM_LSU_LDF_BOTH = 0x180038, <span class="comment">// Both LSU units executed Floating Point load instruction</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        PM_FPU1_1FLOP = 0xc0088, <span class="comment">// FPU1 executed add</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        PM_DATA_FROM_RMEM_CYC = 0x40002c, <span class="comment">// Load latency from remote memory</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        PM_INST_PTEG_SECONDARY = 0x910ac, <span class="comment">// Instruction table walk matched in secondary PTEG</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        PM_L1_ICACHE_MISS = 0x100056, <span class="comment">// L1 I cache miss count</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        PM_INST_DISP_LLA = 0x310a2, <span class="comment">// Instruction dispatched under load look ahead</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        PM_THRD_BOTH_RUN_CYC = 0x400004, <span class="comment">// Both threads in run cycles</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        PM_LSU_ST_CHAINED = 0x820ce, <span class="comment">// number of chained stores</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        PM_FPU1_FXDIV = 0xc10a8, <span class="comment">// FPU1 executed fixed point division</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        PM_FREQ_UP = 0x40003c, <span class="comment">// Frequency is being slewed up due to Power Management</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        PM_FAB_RETRY_SYS_PUMP = 0x50182, <span class="comment">// Retry of a system pump</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        PM_DATA_FROM_LMEM = 0x40005e, <span class="comment">// Data loaded from local memory</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        PM_PMC3_OVERFLOW = 0x400014, <span class="comment">// PMC3 Overflow</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        PM_LSU0_REJECT_SET_MPRED = 0xa0084, <span class="comment">// LSU0 reject due to mispredicted set</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        PM_LSU0_REJECT_DERAT_MPRED = 0xa0082, <span class="comment">// LSU0 reject due to mispredicted DERAT</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        PM_LSU1_REJECT_STQ_FULL = 0xa0088, <span class="comment">// LSU1 reject due to store queue full</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        PM_MRK_BR_MPRED = 0x300052, <span class="comment">// Marked branch mispredicted</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        PM_L2SA_ST_MISS = 0x50486, <span class="comment">// L2 slice A store misses</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;        PM_LSU0_REJECT_EXTERN = 0xa10a4, <span class="comment">// LSU0 external reject request</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        PM_MRK_BR_TAKEN = 0x100052, <span class="comment">// Marked branch taken</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        PM_ISLB_MISS = 0x830e0, <span class="comment">// Instruction SLB misses</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        PM_CYC = 0x1e, <span class="comment">// Processor cycles</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        PM_FPU_FXDIV = 0x1c1034, <span class="comment">// FPU executed fixed point division</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        PM_DPU_HELD_LLA_END = 0x30084, <span class="comment">// DISP unit held due to load look ahead ended</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        PM_MEM0_DP_CL_WR_LOC = 0x50286, <span class="comment">// cacheline write setting dp to local side 0</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        PM_MRK_LSU_REJECT_ULD = 0x193034, <span class="comment">// Marked unaligned load reject</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        PM_1PLUS_PPC_CMPL = 0x100004, <span class="comment">// One or more PPC instruction completed</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        PM_PTEG_FROM_DMEM = 0x21304a, <span class="comment">// PTEG loaded from distant memory</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        PM_DPU_WT_BR_MPRED_COUNT = 0x40000d, <span class="comment">// Periods DISP unit is stalled due to branch misprediction</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        PM_GCT_FULL_CYC = 0x40086, <span class="comment">// Cycles GCT full</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        PM_INST_FROM_L25_SHR = 0x442046, <span class="comment">// Instruction fetched from L2.5 shared</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        PM_MRK_DERAT_MISS_4K = 0x292044, <span class="comment">// Marked DERAT misses for 4K page</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        PM_DC_PREF_STREAM_ALLOC = 0x810a2, <span class="comment">// D cache new prefetch stream allocated</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        PM_FPU1_FIN = 0xd0088, <span class="comment">// FPU1 produced a result</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        PM_BR_MPRED_TA = 0x410ac, <span class="comment">// Branch mispredictions due to target address</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        PM_DPU_HELD_POWER = 0x20003c, <span class="comment">// DISP unit held due to Power Management</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        PM_RUN_INST_CMPL = 0x500009, <span class="comment">// Run instructions completed</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        PM_GCT_EMPTY_CYC = 0x1000f8, <span class="comment">// Cycles GCT empty</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        PM_LLA_COUNT = 0xc01f, <span class="comment">// Transitions into Load Look Ahead mode</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        PM_LSU0_REJECT_NO_SCRATCH = 0xa10a2, <span class="comment">// LSU0 reject due to scratch register not available</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        PM_DPU_WT_IC_MISS = 0x20000c, <span class="comment">// Cycles DISP unit is stalled due to I cache miss</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        PM_DATA_FROM_L3MISS = 0x3000fe, <span class="comment">// Data loaded from private L3 miss</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        PM_FPU_FPSCR = 0x2d0032, <span class="comment">// FPU executed FPSCR instruction</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        PM_VMX1_INST_ISSUED = 0x60088, <span class="comment">// VMX1 instruction issued</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        PM_FLUSH = 0x100010, <span class="comment">// Flushes</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        PM_ST_HIT_L2 = 0x150732, <span class="comment">// L2 D cache store hits</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        PM_SYNC_CYC = 0x920cc, <span class="comment">// Sync duration</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        PM_FAB_SYS_PUMP = 0x50180, <span class="comment">// System pump operation</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        PM_IC_PREF_REQ = 0x4008c, <span class="comment">// Instruction prefetch requests</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        PM_MEM0_DP_RQ_GLOB_LOC = 0x50280, <span class="comment">// Memory read queue marking cache line double pump state from global to local side 0</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;        PM_FPU_ISSUE_0 = 0x320c6, <span class="comment">// FPU issue 0 per cycle</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        PM_THRD_PRIO_2_CYC = 0x322040, <span class="comment">// Cycles thread running at priority level 2</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        PM_VMX_SIMPLE_ISSUED = 0x70082, <span class="comment">// VMX instruction issued to simple</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        PM_MRK_FPU1_FIN = 0xd008a, <span class="comment">// Marked instruction FPU1 processing finished</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        PM_DPU_HELD_CW = 0x20084, <span class="comment">// DISP unit held due to cache writes</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        PM_L3SA_REF = 0x50080, <span class="comment">// L3 slice A references</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        PM_STCX = 0x830e6, <span class="comment">// STCX executed</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;        PM_L2SB_MISS = 0x5058c, <span class="comment">// L2 slice B misses</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        PM_LSU0_REJECT = 0xa10a6, <span class="comment">// LSU0 reject</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        PM_TB_BIT_TRANS = 0x100026, <span class="comment">// Time Base bit transition</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        PM_THERMAL_MAX = 0x30002a, <span class="comment">// Processor in thermal MAX</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        PM_FPU0_STF = 0xc10a4, <span class="comment">// FPU0 executed store instruction</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        PM_FPU1_FMA = 0xc008a, <span class="comment">// FPU1 executed multiply-add instruction</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        PM_LSU1_REJECT_LHS = 0x9008e, <span class="comment">// LSU1 load hit store reject</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        PM_DPU_HELD_INT = 0x310a8, <span class="comment">// DISP unit held due to exception</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        PM_THRD_LLA_BOTH_CYC = 0x400008, <span class="comment">// Both threads in Load Look Ahead</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        PM_DPU_HELD_THERMAL_COUNT = 0x10002b, <span class="comment">// Periods DISP unit held due to thermal condition</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        PM_PMC4_REWIND = 0x100020, <span class="comment">// PMC4 rewind event</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        PM_DERAT_REF_16M = 0x382070, <span class="comment">// DERAT reference for 16M page</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        PM_FPU0_FCONV = 0xd10a0, <span class="comment">// FPU0 executed FCONV instruction</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        PM_L2SA_LD_REQ_DATA = 0x50480, <span class="comment">// L2 slice A data load requests</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        PM_DATA_FROM_MEM_DP = 0x10005e, <span class="comment">// Data loaded from double pump memory</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        PM_MRK_VMX_FLOAT_ISSUED = 0x70088, <span class="comment">// Marked VMX instruction issued to float</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        PM_MRK_PTEG_FROM_L2MISS = 0x412054, <span class="comment">// Marked PTEG loaded from L2 miss</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        PM_THRD_PRIO_DIFF_1or2_CYC = 0x223040, <span class="comment">// Cycles thread priority difference is 1 or 2</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        PM_VMX0_STALL = 0xb0084, <span class="comment">// VMX0 stall</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        PM_IC_DEMAND_L2_BHT_REDIRECT = 0x420ca, <span class="comment">// L2 I cache demand request due to BHT redirect</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        PM_LSU_DERAT_MISS = 0x20000e, <span class="comment">// DERAT misses</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        PM_FPU0_SINGLE = 0xc10a6, <span class="comment">// FPU0 executed single precision instruction</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        PM_FPU_ISSUE_STEERING = 0x320c4, <span class="comment">// FPU issue steering</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        PM_THRD_PRIO_1_CYC = 0x222040, <span class="comment">// Cycles thread running at priority level 1</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        PM_VMX_COMPLEX_ISSUED = 0x70084, <span class="comment">// VMX instruction issued to complex</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        PM_FPU_ISSUE_ST_FOLDED = 0x320c2, <span class="comment">// FPU issue a folded store</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;        PM_DFU_FIN = 0xe0080, <span class="comment">// DFU instruction finish</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;        PM_BR_PRED_CCACHE = 0x410a4, <span class="comment">// Branch count cache prediction</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        PM_MRK_ST_CMPL_INT = 0x300006, <span class="comment">// Marked store completed with intervention</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        PM_FAB_MMIO = 0x50186, <span class="comment">// MMIO operation</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        PM_MRK_VMX_SIMPLE_ISSUED = 0x7008a, <span class="comment">// Marked VMX instruction issued to simple</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        PM_FPU_STF = 0x3c1030, <span class="comment">// FPU executed store instruction</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;        PM_MEM1_DP_CL_WR_GLOB = 0x5028c, <span class="comment">// cacheline write setting dp to global side 1</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        PM_MRK_DATA_FROM_L3MISS = 0x303028, <span class="comment">// Marked data loaded from L3 miss</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        PM_GCT_NOSLOT_CYC = 0x100008, <span class="comment">// Cycles no GCT slot allocated</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;        PM_L2_ST_REQ_DATA = 0x250432, <span class="comment">// L2 data store requests</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        PM_INST_TABLEWALK_COUNT = 0x920cb, <span class="comment">// Periods doing instruction tablewalks</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        PM_PTEG_FROM_L35_SHR = 0x21304e, <span class="comment">// PTEG loaded from L3.5 shared</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        PM_DPU_HELD_ISYNC = 0x2008a, <span class="comment">// DISP unit held due to ISYNC</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;        PM_MRK_DATA_FROM_L25_SHR = 0x40304e, <span class="comment">// Marked data loaded from L2.5 shared</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;        PM_L3SA_HIT = 0x50082, <span class="comment">// L3 slice A hits</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;        PM_DERAT_MISS_16G = 0x492070, <span class="comment">// DERAT misses for 16G page</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;        PM_DATA_PTEG_2ND_HALF = 0x910a2, <span class="comment">// Data table walk matched in second half priÂ­mary PTEG</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        PM_L2SA_ST_REQ = 0x50484, <span class="comment">// L2 slice A store requests</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        PM_INST_FROM_LMEM = 0x442042, <span class="comment">// Instruction fetched from local memory</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;        PM_IC_DEMAND_L2_BR_REDIRECT = 0x420cc, <span class="comment">// L2 I cache demand request due to branch redirect</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;        PM_PTEG_FROM_L2 = 0x113048, <span class="comment">// PTEG loaded from L2</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        PM_DATA_PTEG_1ST_HALF = 0x910a0, <span class="comment">// Data table walk matched in first half primary PTEG</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;        PM_BR_MPRED_COUNT = 0x410aa, <span class="comment">// Branch misprediction due to count prediction</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        PM_IERAT_MISS_4K = 0x492076, <span class="comment">// IERAT misses for 4K page</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;        PM_THRD_BOTH_RUN_COUNT = 0x400005, <span class="comment">// Periods both threads in run cycles</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        PM_LSU_REJECT_ULD = 0x190030, <span class="comment">// Unaligned load reject</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        PM_DATA_FROM_DL2L3_MOD_CYC = 0x40002a, <span class="comment">// Load latency from distant L2 or L3 modified</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        PM_MRK_PTEG_FROM_RL2L3_MOD = 0x112044, <span class="comment">// Marked PTEG loaded from remote L2 or L3 modified</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        PM_FPU0_FLOP = 0xc0086, <span class="comment">// FPU0 executed 1FLOP</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        PM_FPU0_FEST = 0xd10a6, <span class="comment">// FPU0 executed FEST instruction</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        PM_MRK_LSU0_REJECT_LHS = 0x930e6, <span class="comment">// LSU0 marked load hit store reject</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;        PM_VMX_RESULT_SAT_1 = 0xb0086, <span class="comment">// 1</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;        PM_NO_ITAG_CYC = 0x40088, <span class="comment">// Cyles no ITAG available</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;        PM_LSU1_REJECT_NO_SCRATCH = 0xa10aa, <span class="comment">// LSU1 reject due to scratch register not available</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;        PM_0INST_FETCH = 0x40080, <span class="comment">// No instructions fetched</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;        PM_DPU_WT_BR_MPRED = 0x40000c, <span class="comment">// Cycles DISP unit is stalled due to branch misprediction</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;        PM_L1_PREF = 0x810a4, <span class="comment">// L1 cache data prefetches</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;        PM_VMX_FLOAT_MULTICYCLE = 0xb0082, <span class="comment">// VMX multi-cycle floating point instruction issued</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        PM_DATA_FROM_L25_SHR_CYC = 0x200024, <span class="comment">// Load latency from L2.5 shared</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;        PM_DATA_FROM_L3 = 0x300058, <span class="comment">// Data loaded from L3</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        PM_PMC2_OVERFLOW = 0x300014, <span class="comment">// PMC2 Overflow</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        PM_VMX0_LD_WRBACK = 0x60084, <span class="comment">// VMX0 load writeback valid</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        PM_FPU0_DENORM = 0xc10a2, <span class="comment">// FPU0 received denormalized data</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;        PM_INST_FETCH_CYC = 0x420c8, <span class="comment">// Cycles at least 1 instruction fetched</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;        PM_LSU_LDF = 0x280032, <span class="comment">// LSU executed Floating Point load instruction</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;        PM_LSU_REJECT_L2_CORR = 0x1a1034, <span class="comment">// LSU reject due to L2 correctable error</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;        PM_DERAT_REF_64K = 0x282070, <span class="comment">// DERAT reference for 64K page</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;        PM_THRD_PRIO_3_CYC = 0x422040, <span class="comment">// Cycles thread running at priority level 3</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;        PM_FPU_FMA = 0x2c0030, <span class="comment">// FPU executed multiply-add instruction</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;        PM_INST_FROM_L35_MOD = 0x142046, <span class="comment">// Instruction fetched from L3.5 modified</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;        PM_DFU_CONV = 0xe008e, <span class="comment">// DFU convert from fixed op</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;        PM_INST_FROM_L25_MOD = 0x342046, <span class="comment">// Instruction fetched from L2.5 modified</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;        PM_PTEG_FROM_L35_MOD = 0x11304e, <span class="comment">// PTEG loaded from L3.5 modified</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;        PM_MRK_VMX_ST_ISSUED = 0xb0088, <span class="comment">// Marked VMX store issued</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;        PM_VMX_FLOAT_ISSUED = 0x70080, <span class="comment">// VMX instruction issued to float</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;        PM_LSU0_REJECT_L2_CORR = 0xa10a0, <span class="comment">// LSU0 reject due to L2 correctable error</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;        PM_THRD_L2MISS = 0x310a0, <span class="comment">// Thread in L2 miss</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        PM_FPU_FCONV = 0x1d1034, <span class="comment">// FPU executed FCONV instruction</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;        PM_FPU_FXMULT = 0x1d0032, <span class="comment">// FPU executed fixed point multiplication</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        PM_FPU1_FRSP = 0xd10aa, <span class="comment">// FPU1 executed FRSP instruction</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;        PM_MRK_DERAT_REF_16M = 0x382044, <span class="comment">// Marked DERAT reference for 16M page</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;        PM_L2SB_CASTOUT_SHR = 0x5068a, <span class="comment">// L2 slice B castouts - Shared</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;        PM_THRD_ONE_RUN_COUNT = 0x1000fb, <span class="comment">// Periods one of the threads in run cycles</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;        PM_INST_FROM_RMEM = 0x342042, <span class="comment">// Instruction fetched from remote memory</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;        PM_LSU_BOTH_BUS = 0x810aa, <span class="comment">// Both data return buses busy simultaneously</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;        PM_FPU1_FSQRT_FDIV = 0xc008c, <span class="comment">// FPU1 executed FSQRT or FDIV instruction</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;        PM_L2_LD_REQ_INST = 0x150530, <span class="comment">// L2 instruction load requests</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;        PM_MRK_PTEG_FROM_L35_SHR = 0x212046, <span class="comment">// Marked PTEG loaded from L3.5 shared</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;        PM_BR_PRED_CR = 0x410a2, <span class="comment">// A conditional branch was predicted</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;        PM_MRK_LSU0_REJECT_ULD = 0x930e0, <span class="comment">// LSU0 marked unaligned load reject</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;        PM_LSU_REJECT = 0x4a1030, <span class="comment">// LSU reject</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;        PM_LSU_REJECT_LHS_BOTH = 0x290038, <span class="comment">// Load hit store reject both units</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;        PM_GXO_ADDR_CYC_BUSY = 0x50382, <span class="comment">// Outbound GX address utilization (# of cycles address out is valid)</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;        PM_LSU_SRQ_EMPTY_COUNT = 0x40001d, <span class="comment">// Periods SRQ empty</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        PM_PTEG_FROM_L3 = 0x313048, <span class="comment">// PTEG loaded from L3</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;        PM_VMX0_LD_ISSUED = 0x60082, <span class="comment">// VMX0 load issued</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;        PM_FXU_PIPELINED_MULT_DIV = 0x210ae, <span class="comment">// Fix point multiply/divide pipelined</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;        PM_FPU1_STF = 0xc10ac, <span class="comment">// FPU1 executed store instruction</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;        PM_DFU_ADD = 0xe008c, <span class="comment">// DFU add type instruction</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;        PM_MEM_DP_CL_WR_GLOB = 0x250232, <span class="comment">// cache line write setting double pump state to global</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;        PM_MRK_LSU1_REJECT_ULD = 0x930e8, <span class="comment">// LSU1 marked unaligned load reject</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;        PM_ITLB_REF = 0x920c2, <span class="comment">// Instruction TLB reference</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;        PM_LSU0_REJECT_L2MISS = 0x90084, <span class="comment">// LSU0 L2 miss reject</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;        PM_DATA_FROM_L35_SHR = 0x20005a, <span class="comment">// Data loaded from L3.5 shared</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;        PM_MRK_DATA_FROM_RL2L3_MOD = 0x10304c, <span class="comment">// Marked data loaded from remote L2 or L3 modified</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;        PM_FPU0_FPSCR = 0xd0084, <span class="comment">// FPU0 executed FPSCR instruction</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;        PM_DATA_FROM_L2 = 0x100058, <span class="comment">// Data loaded from L2</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;        PM_DPU_HELD_XER = 0x20088, <span class="comment">// DISP unit held due to XER dependency</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;        PM_FAB_NODE_PUMP = 0x50188, <span class="comment">// Node pump operation</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;        PM_VMX_RESULT_SAT_0_1 = 0xb008e, <span class="comment">// VMX valid result with sat bit is set (0-&gt;1)</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;        PM_LD_REF_L1 = 0x80082, <span class="comment">// L1 D cache load references</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;        PM_TLB_REF = 0x920c8, <span class="comment">// TLB reference</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;        PM_DC_PREF_OUT_OF_STREAMS = 0x810a0, <span class="comment">// D cache out of streams</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;        PM_FLUSH_FPU = 0x230ec, <span class="comment">// Flush caused by FPU exception</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;        PM_MEM1_DP_CL_WR_LOC = 0x5028e, <span class="comment">// cacheline write setting dp to local side 1</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;        PM_L2SB_LD_HIT = 0x5078a, <span class="comment">// L2 slice B load hits</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;        PM_FAB_DCLAIM = 0x50184, <span class="comment">// Dclaim operation</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;        PM_MEM_DP_CL_WR_LOC = 0x150232, <span class="comment">// cache line write setting double pump state to local</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;        PM_BR_MPRED_CR = 0x410a8, <span class="comment">// Branch mispredictions due to CR bit setting</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;        PM_LSU_REJECT_EXTERN = 0x3a1030, <span class="comment">// LSU external reject request</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;        PM_DATA_FROM_RL2L3_MOD = 0x10005c, <span class="comment">// Data loaded from remote L2 or L3 modified</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;        PM_DPU_HELD_RU_WQ = 0x2008e, <span class="comment">// DISP unit held due to RU FXU write queue full</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;        PM_LD_MISS_L1 = 0x80080, <span class="comment">// L1 D cache load misses</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;        PM_DC_INV_L2 = 0x150632, <span class="comment">// L1 D cache entries invalidated from L2</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;        PM_MRK_PTEG_FROM_RMEM = 0x312042, <span class="comment">// Marked PTEG loaded from remote memory</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;        PM_FPU_FIN = 0x1d0030, <span class="comment">// FPU produced a result</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;        PM_FXU0_FIN = 0x300016, <span class="comment">// FXU0 produced a result</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;        PM_DPU_HELD_FPQ = 0x20086, <span class="comment">// DISP unit held due to FPU issue queue full</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;        PM_GX_DMA_READ = 0x5038c, <span class="comment">// DMA Read Request</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;        PM_LSU1_REJECT_PARTIAL_SECTOR = 0xa008e, <span class="comment">// LSU1 reject due to partial sector valid</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;        PM_0INST_FETCH_COUNT = 0x40081, <span class="comment">// Periods with no instructions fetched</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;        PM_PMC5_OVERFLOW = 0x100024, <span class="comment">// PMC5 Overflow</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;        PM_L2SB_LD_REQ = 0x50788, <span class="comment">// L2 slice B load requests</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;        PM_THRD_PRIO_DIFF_0_CYC = 0x123040, <span class="comment">// Cycles no thread priority difference</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;        PM_DATA_FROM_RMEM = 0x30005e, <span class="comment">// Data loaded from remote memory</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;        PM_LSU_LMQ_SRQ_EMPTY_BOTH_CYC = 0x30001c, <span class="comment">// Cycles both threads LMQ and SRQ empty</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;        PM_ST_REF_L1_BOTH = 0x280038, <span class="comment">// Both units L1 D cache store reference</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;        PM_VMX_PERMUTE_ISSUED = 0x70086, <span class="comment">// VMX instruction issued to permute</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;        PM_BR_TAKEN = 0x200052, <span class="comment">// Branches taken</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;        PM_FAB_DMA = 0x5018c, <span class="comment">// DMA operation</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;        PM_GCT_EMPTY_COUNT = 0x200009, <span class="comment">// Periods GCT empty</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;        PM_FPU1_SINGLE = 0xc10ae, <span class="comment">// FPU1 executed single precision instruction</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;        PM_L2SA_CASTOUT_SHR = 0x50682, <span class="comment">// L2 slice A castouts - Shared</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;        PM_L3SB_REF = 0x50088, <span class="comment">// L3 slice B references</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;        PM_FPU0_FRSP = 0xd10a2, <span class="comment">// FPU0 executed FRSP instruction</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;        PM_PMC4_SAVED = 0x300022, <span class="comment">// PMC4 rewind value saved</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;        PM_L2SA_DC_INV = 0x50686, <span class="comment">// L2 slice A D cache invalidate</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;        PM_GXI_ADDR_CYC_BUSY = 0x50388, <span class="comment">// Inbound GX address utilization (# of cycle address is in valid)</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;        PM_FPU0_FMA = 0xc0082, <span class="comment">// FPU0 executed multiply-add instruction</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;        PM_SLB_MISS = 0x183034, <span class="comment">// SLB misses</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;        PM_MRK_ST_GPS = 0x200006, <span class="comment">// Marked store sent to GPS</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;        PM_DERAT_REF_4K = 0x182070, <span class="comment">// DERAT reference for 4K page</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;        PM_L2_CASTOUT_SHR = 0x250630, <span class="comment">// L2 castouts - Shared (T</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;        PM_DPU_HELD_STCX_CR = 0x2008c, <span class="comment">// DISP unit held due to STCX updating CR</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;        PM_FPU0_ST_FOLDED = 0xd10a4, <span class="comment">// FPU0 folded store</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;        PM_MRK_DATA_FROM_L21 = 0x203048, <span class="comment">// Marked data loaded from private L2 other core</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;        PM_THRD_PRIO_DIFF_minus3or4_CYC = 0x323046, <span class="comment">// Cycles thread priority difference is -3 or -4</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;        PM_DATA_FROM_L35_MOD = 0x10005a, <span class="comment">// Data loaded from L3.5 modified</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;        PM_DATA_FROM_DL2L3_SHR = 0x30005c, <span class="comment">// Data loaded from distant L2 or L3 shared</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;        PM_GXI_DATA_CYC_BUSY = 0x5038a, <span class="comment">// Inbound GX Data utilization (# of cycle data in is valid)</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;        PM_LSU_REJECT_STEAL = 0x9008c, <span class="comment">// LSU reject due to steal</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;        PM_ST_FIN = 0x100054, <span class="comment">// Store instructions finished</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;        PM_DPU_HELD_CR_LOGICAL = 0x3008e, <span class="comment">// DISP unit held due to CR</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;        PM_THRD_SEL_T0 = 0x310a6, <span class="comment">// Decode selected thread 0</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;        PM_PTEG_RELOAD_VALID = 0x130e8, <span class="comment">// TLB reload valid</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;        PM_L2_PREF_ST = 0x810a8, <span class="comment">// L2 cache prefetches</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;        PM_MRK_STCX_FAIL = 0x830e4, <span class="comment">// Marked STCX failed</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;        PM_LSU0_REJECT_LHS = 0x90086, <span class="comment">// LSU0 load hit store reject</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;        PM_DFU_EXP_EQ = 0xe0084, <span class="comment">// DFU operand exponents are equal for add type</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;        PM_DPU_HELD_FP_FX_MULT = 0x210a8, <span class="comment">// DISP unit held due to non fixed multiple/divide after fixed multiply/divide</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;        PM_L2_LD_MISS_DATA = 0x250430, <span class="comment">// L2 data load misses</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;        PM_DATA_FROM_L35_MOD_CYC = 0x400026, <span class="comment">// Load latency from L3.5 modified</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;        PM_FLUSH_FXU = 0x230ea, <span class="comment">// Flush caused by FXU exception</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;        PM_FPU_ISSUE_1 = 0x320c8, <span class="comment">// FPU issue 1 per cycle</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;        PM_DATA_FROM_LMEM_CYC = 0x20002c, <span class="comment">// Load latency from local memory</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;        PM_DPU_HELD_LSU_SOPS = 0x30080, <span class="comment">// DISP unit held due to LSU slow ops (sync</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;        PM_INST_PTEG_2ND_HALF = 0x910aa, <span class="comment">// Instruction table walk matched in second half primary PTEG</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;        PM_THRESH_TIMEO = 0x300018, <span class="comment">// Threshold timeout</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;        PM_LSU_REJECT_UST_BOTH = 0x190036, <span class="comment">// Unaligned store reject both units</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;        PM_LSU_REJECT_FAST = 0x30003e, <span class="comment">// LSU fast reject</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;        PM_DPU_HELD_THRD_PRIO = 0x3008a, <span class="comment">// DISP unit held due to lower priority thread</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;        PM_L2_PREF_LD = 0x810a6, <span class="comment">// L2 cache prefetches</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;        PM_FPU_FEST = 0x4d1030, <span class="comment">// FPU executed FEST instruction</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;        PM_MRK_DATA_FROM_RMEM = 0x30304a, <span class="comment">// Marked data loaded from remote memory</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;        PM_LD_MISS_L1_CYC = 0x10000c, <span class="comment">// L1 data load miss cycles</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;        PM_DERAT_MISS_4K = 0x192070, <span class="comment">// DERAT misses for 4K page</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;        PM_DPU_HELD_COMPLETION = 0x210ac, <span class="comment">// DISP unit held due to completion holding dispatch</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;        PM_FPU_ISSUE_STALL_ST = 0x320ce, <span class="comment">// FPU issue stalled due to store</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;        PM_L2SB_DC_INV = 0x5068e, <span class="comment">// L2 slice B D cache invalidate</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;        PM_PTEG_FROM_L25_SHR = 0x41304e, <span class="comment">// PTEG loaded from L2.5 shared</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;        PM_PTEG_FROM_DL2L3_MOD = 0x41304c, <span class="comment">// PTEG loaded from distant L2 or L3 modified</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;        PM_FAB_CMD_RETRIED = 0x250130, <span class="comment">// Fabric command retried</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;        PM_BR_PRED_LSTACK = 0x410a6, <span class="comment">// A conditional branch was predicted</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;        PM_GXO_DATA_CYC_BUSY = 0x50384, <span class="comment">// Outbound GX Data utilization (# of cycles data out is valid)</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;        PM_DFU_SUBNORM = 0xe0086, <span class="comment">// DFU result is a subnormal</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;        PM_FPU_ISSUE_OOO = 0x320c0, <span class="comment">// FPU issue out-of-order</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;        PM_LSU_REJECT_ULD_BOTH = 0x290036, <span class="comment">// Unaligned load reject both units</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;        PM_L2SB_ST_MISS = 0x5048e, <span class="comment">// L2 slice B store misses</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;        PM_DATA_FROM_L25_MOD_CYC = 0x400024, <span class="comment">// Load latency from L2.5 modified</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;        PM_INST_PTEG_1ST_HALF = 0x910a8, <span class="comment">// Instruction table walk matched in first half primary PTEG</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;        PM_DERAT_MISS_16M = 0x392070, <span class="comment">// DERAT misses for 16M page</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;        PM_GX_DMA_WRITE = 0x5038e, <span class="comment">// All DMA Write Requests (including dma wrt lgcy)</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;        PM_MRK_PTEG_FROM_DL2L3_MOD = 0x412044, <span class="comment">// Marked PTEG loaded from distant L2 or L3 modified</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;        PM_MEM1_DP_RQ_GLOB_LOC = 0x50288, <span class="comment">// Memory read queue marking cache line double pump state from global to local side 1</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;        PM_L2SB_LD_REQ_DATA = 0x50488, <span class="comment">// L2 slice B data load requests</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;        PM_L2SA_LD_MISS_INST = 0x50582, <span class="comment">// L2 slice A instruction load misses</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;        PM_MRK_LSU0_REJECT_L2MISS = 0x930e4, <span class="comment">// LSU0 marked L2 miss reject</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;        PM_MRK_IFU_FIN = 0x20000a, <span class="comment">// Marked instruction IFU processing finished</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;        PM_INST_FROM_L3 = 0x342040, <span class="comment">// Instruction fetched from L3</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;        PM_FXU1_FIN = 0x400016, <span class="comment">// FXU1 produced a result</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;        PM_THRD_PRIO_4_CYC = 0x422046, <span class="comment">// Cycles thread running at priority level 4</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;        PM_MRK_DATA_FROM_L35_MOD = 0x10304e, <span class="comment">// Marked data loaded from L3.5 modified</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;        PM_LSU_REJECT_SET_MPRED = 0x2a0032, <span class="comment">// LSU reject due to mispredicted set</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;        PM_MRK_DERAT_MISS_16G = 0x492044, <span class="comment">// Marked DERAT misses for 16G page</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;        PM_FPU0_FXDIV = 0xc10a0, <span class="comment">// FPU0 executed fixed point division</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;        PM_MRK_LSU1_REJECT_UST = 0x930ea, <span class="comment">// LSU1 marked unaligned store reject</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;        PM_FPU_ISSUE_DIV_SQRT_OVERLAP = 0x320cc, <span class="comment">// FPU divide/sqrt overlapped with other divide/sqrt</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;        PM_INST_FROM_L35_SHR = 0x242046, <span class="comment">// Instruction fetched from L3.5 shared</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;        PM_MRK_LSU_REJECT_LHS = 0x493030, <span class="comment">// Marked load hit store reject</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;        PM_LSU_LMQ_FULL_CYC = 0x810ac, <span class="comment">// Cycles LMQ full</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;        PM_SYNC_COUNT = 0x920cd, <span class="comment">// SYNC instructions completed</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;        PM_MEM0_DP_RQ_LOC_GLOB = 0x50282, <span class="comment">// Memory read queue marking cache line double pump state from local to global side 0</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;        PM_L2SA_CASTOUT_MOD = 0x50680, <span class="comment">// L2 slice A castouts - Modified</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;        PM_LSU_LMQ_SRQ_EMPTY_BOTH_COUNT = 0x30001d, <span class="comment">// Periods both threads LMQ and SRQ empty</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;        PM_PTEG_FROM_MEM_DP = 0x11304a, <span class="comment">// PTEG loaded from double pump memory</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;        PM_LSU_REJECT_SLOW = 0x20003e, <span class="comment">// LSU slow reject</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;        PM_PTEG_FROM_L25_MOD = 0x31304e, <span class="comment">// PTEG loaded from L2.5 modified</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;        PM_THRD_PRIO_7_CYC = 0x122046, <span class="comment">// Cycles thread running at priority level 7</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;        PM_MRK_PTEG_FROM_RL2L3_SHR = 0x212044, <span class="comment">// Marked PTEG loaded from remote L2 or L3 shared</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;        PM_ST_REQ_L2 = 0x250732, <span class="comment">// L2 store requests</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;        PM_ST_REF_L1 = 0x80086, <span class="comment">// L1 D cache store references</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;        PM_FPU_ISSUE_STALL_THRD = 0x330e0, <span class="comment">// FPU issue stalled due to thread resource conflict</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;        PM_RUN_COUNT = 0x10000b, <span class="comment">// Run Periods</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;        PM_RUN_CYC = 0x10000a, <span class="comment">// Run cycles</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;        PM_PTEG_FROM_RMEM = 0x31304a, <span class="comment">// PTEG loaded from remote memory</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;        PM_LSU0_LDF = 0x80084, <span class="comment">// LSU0 executed Floating Point load instruction</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;        PM_ST_MISS_L1 = 0x80088, <span class="comment">// L1 D cache store misses</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;        PM_INST_FROM_DL2L3_SHR = 0x342044, <span class="comment">// Instruction fetched from distant L2 or L3 shared</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;        PM_L2SA_IC_INV = 0x50684, <span class="comment">// L2 slice A I cache invalidate</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;        PM_THRD_ONE_RUN_CYC = 0x100016, <span class="comment">// One of the threads in run cycles</span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;        PM_L2SB_LD_REQ_INST = 0x50588, <span class="comment">// L2 slice B instruction load requests</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;        PM_MRK_DATA_FROM_L25_MOD = 0x30304e, <span class="comment">// Marked data loaded from L2.5 modified</span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;        PM_DPU_HELD_XTHRD = 0x30082, <span class="comment">// DISP unit held due to cross thread resource conflicts</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;        PM_L2SB_ST_REQ = 0x5048c, <span class="comment">// L2 slice B store requests</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;        PM_INST_FROM_L21 = 0x242040, <span class="comment">// Instruction fetched from private L2 other core</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;        PM_INST_FROM_L3MISS = 0x342054, <span class="comment">// Instruction fetched missed L3</span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;        PM_L3SB_HIT = 0x5008a, <span class="comment">// L3 slice B hits</span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;        PM_EE_OFF_EXT_INT = 0x230ee, <span class="comment">// Cycles MSR(EE) bit off and external interrupt pending</span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;        PM_INST_FROM_DL2L3_MOD = 0x442044, <span class="comment">// Instruction fetched from distant L2 or L3 modified</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;        PM_PMC6_OVERFLOW = 0x300024, <span class="comment">// PMC6 Overflow</span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;        PM_FPU_FLOP = 0x1c0032, <span class="comment">// FPU executed 1FLOP</span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;        PM_FXU_BUSY = 0x200050, <span class="comment">// FXU busy</span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;        PM_FPU1_FLOP = 0xc008e, <span class="comment">// FPU1 executed 1FLOP</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;        PM_IC_RELOAD_SHR = 0x4008e, <span class="comment">// I cache line reloading to be shared by threads</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;        PM_INST_TABLEWALK_CYC = 0x920ca, <span class="comment">// Cycles doing instruction tablewalks</span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;        PM_DATA_FROM_RL2L3_MOD_CYC = 0x400028, <span class="comment">// Load latency from remote L2 or L3 modified</span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;        PM_THRD_PRIO_DIFF_5or6_CYC = 0x423040, <span class="comment">// Cycles thread priority difference is 5 or 6</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;        PM_IBUF_FULL_CYC = 0x40084, <span class="comment">// Cycles instruction buffer full</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;        PM_L2SA_LD_REQ = 0x50780, <span class="comment">// L2 slice A load requests</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;        PM_VMX1_LD_WRBACK = 0x6008c, <span class="comment">// VMX1 load writeback valid</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;        PM_MRK_FPU_FIN = 0x2d0030, <span class="comment">// Marked instruction FPU processing finished</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;        PM_THRD_PRIO_5_CYC = 0x322046, <span class="comment">// Cycles thread running at priority level 5</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;        PM_DFU_BACK2BACK = 0xe0082, <span class="comment">// DFU back to back operations executed</span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;        PM_MRK_DATA_FROM_LMEM = 0x40304a, <span class="comment">// Marked data loaded from local memory</span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;        PM_LSU_REJECT_LHS = 0x190032, <span class="comment">// Load hit store reject</span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;        PM_DPU_HELD_SPR = 0x3008c, <span class="comment">// DISP unit held due to MTSPR/MFSPR</span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;        PM_FREQ_DOWN = 0x30003c, <span class="comment">// Frequency is being slewed down due to Power Management</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;        PM_DFU_ENC_BCD_DPD = 0xe008a, <span class="comment">// DFU Encode BCD to DPD</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;        PM_DPU_HELD_GPR = 0x20080, <span class="comment">// DISP unit held due to GPR dependencies</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;        PM_LSU0_NCST = 0x820cc, <span class="comment">// LSU0 non-cachable stores</span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;        PM_MRK_INST_ISSUED = 0x10001c, <span class="comment">// Marked instruction issued</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;        PM_INST_FROM_RL2L3_SHR = 0x242044, <span class="comment">// Instruction fetched from remote L2 or L3 shared</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;        PM_FPU_DENORM = 0x2c1034, <span class="comment">// FPU received denormalized data</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;        PM_PTEG_FROM_L3MISS = 0x313028, <span class="comment">// PTEG loaded from L3 miss</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;        PM_RUN_PURR = 0x4000f4, <span class="comment">// Run PURR Event</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;        PM_MRK_VMX0_LD_WRBACK = 0x60086, <span class="comment">// Marked VMX0 load writeback valid</span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;        PM_L2_MISS = 0x250532, <span class="comment">// L2 cache misses</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;        PM_MRK_DATA_FROM_L3 = 0x303048, <span class="comment">// Marked data loaded from L3</span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;        PM_MRK_LSU1_REJECT_LHS = 0x930ee, <span class="comment">// LSU1 marked load hit store reject</span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;        PM_L2SB_LD_MISS_INST = 0x5058a, <span class="comment">// L2 slice B instruction load misses</span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;        PM_PTEG_FROM_RL2L3_SHR = 0x21304c, <span class="comment">// PTEG loaded from remote L2 or L3 shared</span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;        PM_MRK_DERAT_MISS_64K = 0x192044, <span class="comment">// Marked DERAT misses for 64K page</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;        PM_LWSYNC = 0x810ae, <span class="comment">// Isync instruction completed</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;        PM_FPU1_FXMULT = 0xd008e, <span class="comment">// FPU1 executed fixed point multiplication</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;        PM_MEM0_DP_CL_WR_GLOB = 0x50284, <span class="comment">// cacheline write setting dp to global side 0</span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;        PM_LSU0_REJECT_PARTIAL_SECTOR = 0xa0086, <span class="comment">// LSU0 reject due to partial sector valid</span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;        PM_INST_IMC_MATCH_CMPL = 0x1000f0, <span class="comment">// IMC matched instructions completed</span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;        PM_DPU_HELD_THERMAL = 0x10002a, <span class="comment">// DISP unit held due to thermal condition</span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;        PM_FPU_FRSP = 0x2d1034, <span class="comment">// FPU executed FRSP instruction</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;        PM_MRK_INST_FIN = 0x30000a, <span class="comment">// Marked instruction finished</span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;        PM_MRK_PTEG_FROM_DL2L3_SHR = 0x312044, <span class="comment">// Marked PTEG loaded from distant L2 or L3 shared</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;        PM_MRK_DTLB_REF = 0x920c0, <span class="comment">// Marked Data TLB reference</span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;        PM_MRK_PTEG_FROM_L25_SHR = 0x412046, <span class="comment">// Marked PTEG loaded from L2.5 shared</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;        PM_DPU_HELD_LSU = 0x210a2, <span class="comment">// DISP unit held due to LSU move or invalidate SLB and SR</span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;        PM_FPU_FSQRT_FDIV = 0x2c0032, <span class="comment">// FPU executed FSQRT or FDIV instruction</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;        PM_LSU_LMQ_SRQ_EMPTY_COUNT = 0x20001d, <span class="comment">// Periods LMQ and SRQ empty</span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;        PM_DATA_PTEG_SECONDARY = 0x910a4, <span class="comment">// Data table walk matched in secondary PTEG</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;        PM_FPU1_FEST = 0xd10ae, <span class="comment">// FPU1 executed FEST instruction</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;        PM_L2SA_LD_HIT = 0x50782, <span class="comment">// L2 slice A load hits</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;        PM_DATA_FROM_MEM_DP_CYC = 0x40002e, <span class="comment">// Load latency from double pump memory</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;        PM_BR_MPRED_CCACHE = 0x410ae, <span class="comment">// Branch misprediction due to count cache prediction</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;        PM_DPU_HELD_COUNT = 0x200005, <span class="comment">// Periods DISP unit held</span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;        PM_LSU1_REJECT_SET_MPRED = 0xa008c, <span class="comment">// LSU1 reject due to mispredicted set</span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;        PM_FPU_ISSUE_2 = 0x320ca, <span class="comment">// FPU issue 2 per cycle</span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;        PM_LSU1_REJECT_L2_CORR = 0xa10a8, <span class="comment">// LSU1 reject due to L2 correctable error</span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;        PM_MRK_PTEG_FROM_DMEM = 0x212042, <span class="comment">// Marked PTEG loaded from distant memory</span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;        PM_MEM1_DP_RQ_LOC_GLOB = 0x5028a, <span class="comment">// Memory read queue marking cache line double pump state from local to global side 1</span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;        PM_THRD_PRIO_DIFF_minus1or2_CYC = 0x223046, <span class="comment">// Cycles thread priority difference is -1 or -2</span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;        PM_THRD_PRIO_0_CYC = 0x122040, <span class="comment">// Cycles thread running at priority level 0</span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;        PM_FXU0_BUSY_FXU1_IDLE = 0x300050, <span class="comment">// FXU0 busy FXU1 idle</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;        PM_LSU1_REJECT_DERAT_MPRED = 0xa008a, <span class="comment">// LSU1 reject due to mispredicted DERAT</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;        PM_MRK_VMX1_LD_WRBACK = 0x6008e, <span class="comment">// Marked VMX1 load writeback valid</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;        PM_DATA_FROM_RL2L3_SHR_CYC = 0x200028, <span class="comment">// Load latency from remote L2 or L3 shared</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;        PM_IERAT_MISS_16M = 0x292076, <span class="comment">// IERAT misses for 16M page</span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;        PM_MRK_DATA_FROM_MEM_DP = 0x10304a, <span class="comment">// Marked data loaded from double pump memory</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;        PM_LARX_L1HIT = 0x830e2, <span class="comment">// larx hits in L1</span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;        PM_L2_ST_MISS_DATA = 0x150432, <span class="comment">// L2 data store misses</span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;        PM_FPU_ST_FOLDED = 0x3d1030, <span class="comment">// FPU folded store</span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;        PM_MRK_DATA_FROM_L35_SHR = 0x20304e, <span class="comment">// Marked data loaded from L3.5 shared</span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;        PM_DPU_HELD_MULT_GPR = 0x210aa, <span class="comment">// DISP unit held due to multiple/divide multiply/divide GPR dependencies</span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;        PM_FPU0_1FLOP = 0xc0080, <span class="comment">// FPU0 executed add</span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;        PM_IERAT_MISS_16G = 0x192076, <span class="comment">// IERAT misses for 16G page</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;        PM_IC_PREF_WRITE = 0x430e0, <span class="comment">// Instruction prefetch written into I cache</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;        PM_THRD_PRIO_DIFF_minus5or6_CYC = 0x423046, <span class="comment">// Cycles thread priority difference is -5 or -6</span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;        PM_FPU0_FIN = 0xd0080, <span class="comment">// FPU0 produced a result</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;        PM_DATA_FROM_L2_CYC = 0x200020, <span class="comment">// Load latency from L2</span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;        PM_DERAT_REF_16G = 0x482070, <span class="comment">// DERAT reference for 16G page</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;        PM_BR_PRED = 0x410a0, <span class="comment">// A conditional branch was predicted</span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;        PM_VMX1_LD_ISSUED = 0x6008a, <span class="comment">// VMX1 load issued</span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;        PM_L2SB_CASTOUT_MOD = 0x50688, <span class="comment">// L2 slice B castouts - Modified</span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;        PM_INST_FROM_DMEM = 0x242042, <span class="comment">// Instruction fetched from distant memory</span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;        PM_DATA_FROM_L35_SHR_CYC = 0x200026, <span class="comment">// Load latency from L3.5 shared</span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;        PM_LSU0_NCLD = 0x820ca, <span class="comment">// LSU0 non-cacheable loads</span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;        PM_FAB_RETRY_NODE_PUMP = 0x5018a, <span class="comment">// Retry of a node pump</span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;        PM_VMX0_INST_ISSUED = 0x60080, <span class="comment">// VMX0 instruction issued</span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;        PM_DATA_FROM_L25_MOD = 0x30005a, <span class="comment">// Data loaded from L2.5 modified</span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;        PM_DPU_HELD_ITLB_ISLB = 0x210a4, <span class="comment">// DISP unit held due to SLB or TLB invalidates</span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;        PM_LSU_LMQ_SRQ_EMPTY_CYC = 0x20001c, <span class="comment">// Cycles LMQ and SRQ empty</span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;        PM_THRD_CONC_RUN_INST = 0x300026, <span class="comment">// Concurrent run instructions</span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;        PM_MRK_PTEG_FROM_L2 = 0x112040, <span class="comment">// Marked PTEG loaded from L2.5 modified</span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;        PM_PURR = 0x10000e, <span class="comment">// PURR Event</span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;        PM_DERAT_MISS_64K = 0x292070, <span class="comment">// DERAT misses for 64K page</span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;        PM_PMC2_REWIND = 0x300020, <span class="comment">// PMC2 rewind event</span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;        PM_INST_FROM_L2 = 0x142040, <span class="comment">// Instructions fetched from L2</span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;        PM_INST_DISP = 0x200012, <span class="comment">// Instructions dispatched</span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;        PM_DATA_FROM_L25_SHR = 0x40005a, <span class="comment">// Data loaded from L2.5 shared</span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;        PM_L1_DCACHE_RELOAD_VALID = 0x3000f6, <span class="comment">// L1 reload data source valid</span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;        PM_LSU1_REJECT_UST = 0x9008a, <span class="comment">// LSU1 unaligned store reject</span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;        PM_FAB_ADDR_COLLISION = 0x5018e, <span class="comment">// local node launch collision with off-node address</span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;        PM_MRK_FXU_FIN = 0x20001a, <span class="comment">// Marked instruction FXU processing finished</span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;        PM_LSU0_REJECT_UST = 0x90082, <span class="comment">// LSU0 unaligned store reject</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;        PM_PMC4_OVERFLOW = 0x100014, <span class="comment">// PMC4 Overflow</span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;        PM_MRK_PTEG_FROM_L3 = 0x312040, <span class="comment">// Marked PTEG loaded from L3</span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;        PM_INST_FROM_L2MISS = 0x442054, <span class="comment">// Instructions fetched missed L2</span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;        PM_L2SB_ST_HIT = 0x5078e, <span class="comment">// L2 slice B store hits</span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;        PM_DPU_WT_IC_MISS_COUNT = 0x20000d, <span class="comment">// Periods DISP unit is stalled due to I cache miss</span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;        PM_MRK_DATA_FROM_DL2L3_SHR = 0x30304c, <span class="comment">// Marked data loaded from distant L2 or L3 shared</span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;        PM_MRK_PTEG_FROM_L35_MOD = 0x112046, <span class="comment">// Marked PTEG loaded from L3.5 modified</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;        PM_FPU1_FPSCR = 0xd008c, <span class="comment">// FPU1 executed FPSCR instruction</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;        PM_LSU_REJECT_UST = 0x290030, <span class="comment">// Unaligned store reject</span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;        PM_LSU0_DERAT_MISS = 0x910a6, <span class="comment">// LSU0 DERAT misses</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;        PM_MRK_PTEG_FROM_MEM_DP = 0x112042, <span class="comment">// Marked PTEG loaded from double pump memory</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;        PM_MRK_DATA_FROM_L2 = 0x103048, <span class="comment">// Marked data loaded from L2</span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;        PM_FPU0_FSQRT_FDIV = 0xc0084, <span class="comment">// FPU0 executed FSQRT or FDIV instruction</span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;        PM_DPU_HELD_FXU_SOPS = 0x30088, <span class="comment">// DISP unit held due to FXU slow ops (mtmsr</span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;        PM_MRK_FPU0_FIN = 0xd0082, <span class="comment">// Marked instruction FPU0 processing finished</span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;        PM_L2SB_LD_MISS_DATA = 0x5048a, <span class="comment">// L2 slice B data load misses</span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;        PM_LSU_SRQ_EMPTY_CYC = 0x40001c, <span class="comment">// Cycles SRQ empty</span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;        PM_1PLUS_PPC_DISP = 0x100012, <span class="comment">// Cycles at least one instruction dispatched</span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;        PM_VMX_ST_ISSUED = 0xb0080, <span class="comment">// VMX store issued</span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;        PM_DATA_FROM_L2MISS = 0x2000fe, <span class="comment">// Data loaded missed L2</span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;        PM_LSU0_REJECT_ULD = 0x90080, <span class="comment">// LSU0 unaligned load reject</span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;        PM_SUSPENDED = 0x0, <span class="comment">// Suspended</span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;        PM_DFU_ADD_SHIFTED_BOTH = 0xe0088, <span class="comment">// DFU add type with both operands shifted</span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;        PM_LSU_REJECT_NO_SCRATCH = 0x2a1034, <span class="comment">// LSU reject due to scratch register not available</span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;        PM_STCX_FAIL = 0x830ee, <span class="comment">// STCX failed</span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;        PM_FPU1_DENORM = 0xc10aa, <span class="comment">// FPU1 received denormalized data</span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;        PM_GCT_NOSLOT_COUNT = 0x100009, <span class="comment">// Periods no GCT slot allocated</span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;        PM_DATA_FROM_DL2L3_SHR_CYC = 0x20002a, <span class="comment">// Load latency from distant L2 or L3 shared</span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;        PM_DATA_FROM_L21 = 0x200058, <span class="comment">// Data loaded from private L2 other core</span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;        PM_FPU_1FLOP = 0x1c0030, <span class="comment">// FPU executed one flop instruction</span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;        PM_LSU1_REJECT = 0xa10ae, <span class="comment">// LSU1 reject</span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;        PM_IC_REQ = 0x4008a, <span class="comment">// I cache demand of prefetch request</span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;        PM_MRK_DFU_FIN = 0x300008, <span class="comment">// DFU marked instruction finish</span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;        PM_NOT_LLA_CYC = 0x401e, <span class="comment">// Load Look Ahead not Active</span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;        PM_INST_FROM_L1 = 0x40082, <span class="comment">// Instruction fetched from L1</span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;        PM_MRK_VMX_COMPLEX_ISSUED = 0x7008c, <span class="comment">// Marked VMX instruction issued to complex</span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;        PM_BRU_FIN = 0x430e6, <span class="comment">// BRU produced a result</span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;        PM_LSU1_REJECT_EXTERN = 0xa10ac, <span class="comment">// LSU1 external reject request</span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;        PM_DATA_FROM_L21_CYC = 0x400020, <span class="comment">// Load latency from private L2 other core</span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;        PM_GXI_CYC_BUSY = 0x50386, <span class="comment">// Inbound GX bus utilizations (# of cycles in use)</span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;        PM_MRK_LD_MISS_L1 = 0x200056, <span class="comment">// Marked L1 D cache load misses</span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;        PM_L1_WRITE_CYC = 0x430e2, <span class="comment">// Cycles writing to instruction L1</span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;        PM_LLA_CYC = 0xc01e, <span class="comment">// Load Look Ahead Active</span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;        PM_MRK_DATA_FROM_L2MISS = 0x103028, <span class="comment">// Marked data loaded missed L2</span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;        PM_GCT_FULL_COUNT = 0x40087, <span class="comment">// Periods GCT full</span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;        PM_MEM_DP_RQ_LOC_GLOB = 0x250230, <span class="comment">// Memory read queue marking cache line double pump state from local to global</span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;        PM_DATA_FROM_RL2L3_SHR = 0x20005c, <span class="comment">// Data loaded from remote L2 or L3 shared</span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;        PM_MRK_LSU_REJECT_UST = 0x293034, <span class="comment">// Marked unaligned store reject</span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;        PM_MRK_VMX_PERMUTE_ISSUED = 0x7008e, <span class="comment">// Marked VMX instruction issued to permute</span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;        PM_MRK_PTEG_FROM_L21 = 0x212040, <span class="comment">// Marked PTEG loaded from private L2 other core</span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;        PM_THRD_GRP_CMPL_BOTH_CYC = 0x200018, <span class="comment">// Cycles group completed by both threads</span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;        PM_BR_MPRED = 0x400052, <span class="comment">// Branches incorrectly predicted</span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;        PM_LD_REQ_L2 = 0x150730, <span class="comment">// L2 load requests</span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;        PM_FLUSH_ASYNC = 0x220ca, <span class="comment">// Flush caused by asynchronous exception</span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;        PM_HV_CYC = 0x200016, <span class="comment">// Hypervisor Cycles</span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;        PM_LSU1_DERAT_MISS = 0x910ae, <span class="comment">// LSU1 DERAT misses</span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;        PM_DPU_HELD_SMT = 0x20082, <span class="comment">// DISP unit held due to SMT conflicts</span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;        PM_MRK_LSU_FIN = 0x40001a, <span class="comment">// Marked instruction LSU processing finished</span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;        PM_MRK_DATA_FROM_RL2L3_SHR = 0x20304c, <span class="comment">// Marked data loaded from remote L2 or L3 shared</span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;        PM_LSU0_REJECT_STQ_FULL = 0xa0080, <span class="comment">// LSU0 reject due to store queue full</span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;        PM_MRK_DERAT_REF_4K = 0x282044, <span class="comment">// Marked DERAT reference for 4K page</span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;        PM_FPU_ISSUE_STALL_FPR = 0x330e2, <span class="comment">// FPU issue stalled due to FPR dependencies</span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;        PM_IFU_FIN = 0x430e4, <span class="comment">// IFU finished an instruction</span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;        </div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;    };</div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;};</div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160; </div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="keyword">namespace </span>power6 = optkit::ibm::power6;</div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
