
     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp VHDL Synthesis Compiler: Version 6.3 IR 35
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  registro.VHD
Options:    -yu -e10 -w100 -o2 -ygs -fP -v10 -dc22v10 -ppalce22v10-25pc/pi -b registro.VHD -u reg.hie
======================================================================

vhdlfe V6.3 IR 35:  VHDL parser
Thu Nov 30 16:30:07 2017

Library 'work' => directory 'lc22v10'
Linking 'C:\Archivos de programa\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\work\cypress.vif'.
Library 'ieee' => directory 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work'
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\stdlogic.vif'.

vhdlfe:  No errors.


tovif V6.3 IR 35:  High-level synthesis
Thu Nov 30 16:30:07 2017

Linking 'C:\Archivos de programa\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\work\cypress.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\stdlogic.vif'.

tovif:  No errors.


topld V6.3 IR 35:  Synthesis and optimization
Thu Nov 30 16:30:08 2017

Linking 'C:\Archivos de programa\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\work\cypress.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\stdlogic.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------



------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 14 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 10.
----------------------------------------------------------
Created 46 PLD nodes.

topld:  No errors.

----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN HEADER INFORMATION  (16:30:09)

Input File(s): registro.pla
Device       : C22V10
Package      : palce22v10-25pc/pi
ReportFile   : registro.rpt

Program Controls:
    COMMAND LANGUAGE_VHDL 
    COMMAND PROPERTY BUS_HOLD ENABLE 

Signal Requests:
    GROUP USEPOL ALL
    GROUP FAST_SLEW ALL

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (16:30:09)

Messages:
  Information: Process virtual '\q(0)D\'\q(0)D\ ... expanded.
  Information: Process virtual '\q(1)D\'\q(1)D\ ... expanded.
  Information: Process virtual '\q(2)D\'\q(2)D\ ... expanded.
  Information: Process virtual '\q(3)D\'\q(3)D\ ... expanded.
  Information: Process virtual '\q(4)D\'\q(4)D\ ... expanded.
  Information: Process virtual '\q(5)D\'\q(5)D\ ... expanded.
  Information: Process virtual '\q(6)D\'\q(6)D\ ... expanded.
  Information: Process virtual '\q(7)D\'\q(7)D\ ... expanded.
  Information: Optimizing logic using best output polarity for signals:
         q(0).D q(1).D q(2).D q(3).D q(4).D q(5).D q(6).D q(7).D

  Information: Selected logic optimization OFF for signals:
         q(0).AR q(0).C q(1).AR q(1).C q(2).AR q(2).C q(3).AR q(3).C q(4).AR
         q(4).C q(5).AR q(5).C q(6).AR q(6).C q(7).AR q(7).C



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       MINOPT.EXE     01/NOV/1999  [v4.02 ] 6.3 IR 35

LOGIC MINIMIZATION         ()

Messages:


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (16:30:09)

Messages:
  Information: Optimizing Banked Preset/Reset requirements.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Equations" icon=FILE_RPT_EQUATION>
DESIGN EQUATIONS           (16:30:09)
</CYPRESSTAG>

    q(0).D =
          ci * control(0) * control(1) 
        + /control(0) * control(1) * q(1).Q 
        + control(0) * /control(1) * dato(0) 
        + /control(0) * /control(1) * q(0).Q 

    q(0).AR =
          /clr 

    q(0).SP =
          GND

    q(0).C =
          clk 

    q(1).D =
          control(0) * control(1) * q(0).Q 
        + /control(0) * control(1) * q(2).Q 
        + control(0) * /control(1) * dato(1) 
        + /control(0) * /control(1) * q(1).Q 

    q(1).AR =
          /clr 

    q(1).SP =
          GND

    q(1).C =
          clk 

    q(2).D =
          control(0) * control(1) * q(1).Q 
        + /control(0) * control(1) * q(3).Q 
        + control(0) * /control(1) * dato(2) 
        + /control(0) * /control(1) * q(2).Q 

    q(2).AR =
          /clr 

    q(2).SP =
          GND

    q(2).C =
          clk 

    q(3).D =
          control(0) * control(1) * q(2).Q 
        + /control(0) * control(1) * q(4).Q 
        + control(0) * /control(1) * dato(3) 
        + /control(0) * /control(1) * q(3).Q 

    q(3).AR =
          /clr 

    q(3).SP =
          GND

    q(3).C =
          clk 

    q(4).D =
          control(0) * control(1) * q(3).Q 
        + /control(0) * control(1) * q(5).Q 
        + control(0) * /control(1) * dato(4) 
        + /control(0) * /control(1) * q(4).Q 

    q(4).AR =
          /clr 

    q(4).SP =
          GND

    q(4).C =
          clk 

    q(5).D =
          control(0) * control(1) * q(4).Q 
        + /control(0) * control(1) * q(6).Q 
        + control(0) * /control(1) * dato(5) 
        + /control(0) * /control(1) * q(5).Q 

    q(5).AR =
          /clr 

    q(5).SP =
          GND

    q(5).C =
          clk 

    q(6).D =
          control(0) * control(1) * q(5).Q 
        + /control(0) * control(1) * q(7).Q 
        + control(0) * /control(1) * dato(6) 
        + /control(0) * /control(1) * q(6).Q 

    q(6).AR =
          /clr 

    q(6).SP =
          GND

    q(6).C =
          clk 

    q(7).D =
          control(0) * control(1) * q(6).Q 
        + cd * /control(0) * control(1) 
        + control(0) * /control(1) * dato(7) 
        + /control(0) * /control(1) * q(7).Q 

    q(7).AR =
          /clr 

    q(7).SP =
          GND

    q(7).C =
          clk 


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN RULE CHECK          (16:30:09)

Messages:
                 None.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Pinout" icon=FILE_RPT_PINOUT>
PINOUT INFORMATION   (16:30:09)
</CYPRESSTAG>
Messages:
  Information: Checking for duplicate NODE logic.
                 None.


                                 C22V10
                 __________________________________________
            clk =| 1|                                  |24|* not used       
        dato(7) =| 2|                                  |23|= q(6)           
        dato(6) =| 3|                                  |22|= q(4)           
             cd =| 4|                                  |21|= q(2)           
        dato(5) =| 5|                                  |20|= q(0)           
        dato(4) =| 6|                                  |19|= ci             
        dato(3) =| 7|                                  |18|= clr            
        dato(2) =| 8|                                  |17|= q(1)           
        dato(1) =| 9|                                  |16|= q(3)           
        dato(0) =|10|                                  |15|= q(5)           
     control(1) =|11|                                  |14|= q(7)           
       not used *|12|                                  |13|= control(0)     
                 __________________________________________


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Utilization" icon=FILE_RPT_UTILIZATION>
RESOURCE UTILIZATION (16:30:09)
</CYPRESSTAG>
  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | Dedicated Inputs   |   11  |   11  |
                 | Clock/Inputs       |    1  |    1  |
                 | I/O Macrocells     |   10  |   10  |
                 ______________________________________
                                          22  /   22   = 100 %


  Information: Output Logic Product Term Utilization.

                  Node#  Output Signal Name  Used   Max
                 ________________________________________
                 | 14  |  q(7)            |   4  |   8  |
                 | 15  |  q(5)            |   4  |  10  |
                 | 16  |  q(3)            |   4  |  12  |
                 | 17  |  q(1)            |   4  |  14  |
                 | 18  |  Used As Input   |   0  |  16  |
                 | 19  |  Used As Input   |   0  |  16  |
                 | 20  |  q(0)            |   4  |  14  |
                 | 21  |  q(2)            |   4  |  12  |
                 | 22  |  q(4)            |   4  |  10  |
                 | 23  |  q(6)            |   4  |   8  |
                 | 25  |  Unused          |   0  |   1  |
                 ________________________________________
                                             32  / 121   = 26  %


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

JEDEC ASSEMBLE             (16:30:09)

Messages:
  Information: Output file 'registro.pin' created.
  Information: Output file 'registro.jed' created.

  Usercode:    
  Checksum:    D03C



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully at 16:30:09
