#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Oct  9 17:37:44 2024
# Process ID: 81629
# Current directory: /home/anthony/VL53L8CX/october/SPI_master/SPI_master.runs/impl_1
# Command line: vivado -log slave_sync_sclk_1_process.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source slave_sync_sclk_1_process.tcl -notrace
# Log file: /home/anthony/VL53L8CX/october/SPI_master/SPI_master.runs/impl_1/slave_sync_sclk_1_process.vdi
# Journal file: /home/anthony/VL53L8CX/october/SPI_master/SPI_master.runs/impl_1/vivado.jou
# Running On: anthony-HP-Pavilion-Laptop-15-cc1xx, OS: Linux, CPU Frequency: 3400.009 MHz, CPU Physical cores: 4, Host memory: 12422 MB
#-----------------------------------------------------------
source slave_sync_sclk_1_process.tcl -notrace
Command: link_design -top slave_sync_sclk_1_process -part xc7s25csga225-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s25csga225-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3130.574 ; gain = 0.000 ; free physical = 631 ; free virtual = 3349
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/anthony/VL53L8CX/october/SPI_master/SPI_master.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_inst/inst'
Finished Parsing XDC File [/home/anthony/VL53L8CX/october/SPI_master/SPI_master.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_inst/inst'
Parsing XDC File [/home/anthony/VL53L8CX/october/SPI_master/SPI_master.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/anthony/VL53L8CX/october/SPI_master/SPI_master.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/anthony/VL53L8CX/october/SPI_master/SPI_master.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3258.633 ; gain = 72.031 ; free physical = 186 ; free virtual = 2936
Finished Parsing XDC File [/home/anthony/VL53L8CX/october/SPI_master/SPI_master.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_inst/inst'
Parsing XDC File [/home/anthony/VL53L8CX/october/SPI_master/SPI_master.srcs/constrs_1/imports/SPI_VHDL/Cmod-S7-25-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'button'. [/home/anthony/VL53L8CX/october/SPI_master/SPI_master.srcs/constrs_1/imports/SPI_VHDL/Cmod-S7-25-Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anthony/VL53L8CX/october/SPI_master/SPI_master.srcs/constrs_1/imports/SPI_VHDL/Cmod-S7-25-Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mosi'. [/home/anthony/VL53L8CX/october/SPI_master/SPI_master.srcs/constrs_1/imports/SPI_VHDL/Cmod-S7-25-Master.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anthony/VL53L8CX/october/SPI_master/SPI_master.srcs/constrs_1/imports/SPI_VHDL/Cmod-S7-25-Master.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pio5'. [/home/anthony/VL53L8CX/october/SPI_master/SPI_master.srcs/constrs_1/imports/SPI_VHDL/Cmod-S7-25-Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anthony/VL53L8CX/october/SPI_master/SPI_master.srcs/constrs_1/imports/SPI_VHDL/Cmod-S7-25-Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pio6'. [/home/anthony/VL53L8CX/october/SPI_master/SPI_master.srcs/constrs_1/imports/SPI_VHDL/Cmod-S7-25-Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anthony/VL53L8CX/october/SPI_master/SPI_master.srcs/constrs_1/imports/SPI_VHDL/Cmod-S7-25-Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pio7'. [/home/anthony/VL53L8CX/october/SPI_master/SPI_master.srcs/constrs_1/imports/SPI_VHDL/Cmod-S7-25-Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anthony/VL53L8CX/october/SPI_master/SPI_master.srcs/constrs_1/imports/SPI_VHDL/Cmod-S7-25-Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pio8'. [/home/anthony/VL53L8CX/october/SPI_master/SPI_master.srcs/constrs_1/imports/SPI_VHDL/Cmod-S7-25-Master.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anthony/VL53L8CX/october/SPI_master/SPI_master.srcs/constrs_1/imports/SPI_VHDL/Cmod-S7-25-Master.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pio9'. [/home/anthony/VL53L8CX/october/SPI_master/SPI_master.srcs/constrs_1/imports/SPI_VHDL/Cmod-S7-25-Master.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anthony/VL53L8CX/october/SPI_master/SPI_master.srcs/constrs_1/imports/SPI_VHDL/Cmod-S7-25-Master.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'miso_out2'. [/home/anthony/VL53L8CX/october/SPI_master/SPI_master.srcs/constrs_1/imports/SPI_VHDL/Cmod-S7-25-Master.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anthony/VL53L8CX/october/SPI_master/SPI_master.srcs/constrs_1/imports/SPI_VHDL/Cmod-S7-25-Master.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/anthony/VL53L8CX/october/SPI_master/SPI_master.srcs/constrs_1/imports/SPI_VHDL/Cmod-S7-25-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3258.633 ; gain = 0.000 ; free physical = 184 ; free virtual = 2935
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

9 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3258.633 ; gain = 128.059 ; free physical = 182 ; free virtual = 2933
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.9 . Memory (MB): peak = 3322.664 ; gain = 64.031 ; free physical = 241 ; free virtual = 2990

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1ed9054d8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3322.664 ; gain = 0.000 ; free physical = 241 ; free virtual = 2990

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ed9054d8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3414.789 ; gain = 0.000 ; free physical = 204 ; free virtual = 2757
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 25b177eee

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3414.789 ; gain = 0.000 ; free physical = 204 ; free virtual = 2757
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2718011da

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3414.789 ; gain = 0.000 ; free physical = 204 ; free virtual = 2757
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 2718011da

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3414.789 ; gain = 0.000 ; free physical = 204 ; free virtual = 2757
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2718011da

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3414.789 ; gain = 0.000 ; free physical = 204 ; free virtual = 2757
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2718011da

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3414.789 ; gain = 0.000 ; free physical = 204 ; free virtual = 2757
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              2  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              1  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3414.789 ; gain = 0.000 ; free physical = 204 ; free virtual = 2757
Ending Logic Optimization Task | Checksum: 1dc5c54c3

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3414.789 ; gain = 0.000 ; free physical = 204 ; free virtual = 2757

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1dc5c54c3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3414.789 ; gain = 0.000 ; free physical = 204 ; free virtual = 2757

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1dc5c54c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3414.789 ; gain = 0.000 ; free physical = 204 ; free virtual = 2757

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3414.789 ; gain = 0.000 ; free physical = 204 ; free virtual = 2757
Ending Netlist Obfuscation Task | Checksum: 1dc5c54c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3414.789 ; gain = 0.000 ; free physical = 204 ; free virtual = 2757
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3438.801 ; gain = 16.008 ; free physical = 202 ; free virtual = 2755
INFO: [Common 17-1381] The checkpoint '/home/anthony/VL53L8CX/october/SPI_master/SPI_master.runs/impl_1/slave_sync_sclk_1_process_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file slave_sync_sclk_1_process_drc_opted.rpt -pb slave_sync_sclk_1_process_drc_opted.pb -rpx slave_sync_sclk_1_process_drc_opted.rpx
Command: report_drc -file slave_sync_sclk_1_process_drc_opted.rpt -pb slave_sync_sclk_1_process_drc_opted.pb -rpx slave_sync_sclk_1_process_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/anthony/VL53L8CX/october/SPI_master/SPI_master.runs/impl_1/slave_sync_sclk_1_process_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 164 ; free virtual = 2646
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18d96616d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 164 ; free virtual = 2646
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 164 ; free virtual = 2646

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 194453aef

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 180 ; free virtual = 2665

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 264610c33

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 199 ; free virtual = 2683

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 264610c33

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 199 ; free virtual = 2683
Phase 1 Placer Initialization | Checksum: 264610c33

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 199 ; free virtual = 2684

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1d74d5340

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 198 ; free virtual = 2683

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 25f52e0d7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 198 ; free virtual = 2683

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 246d461dd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 198 ; free virtual = 2683

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 2 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1 net or LUT. Breaked 0 LUT, combined 1 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 222 ; free virtual = 2723

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              1  |                     1  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              1  |                     1  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 131765638

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 222 ; free virtual = 2722
Phase 2.4 Global Placement Core | Checksum: 18f784169

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 232 ; free virtual = 2718
Phase 2 Global Placement | Checksum: 18f784169

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 232 ; free virtual = 2718

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 165d768e9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 232 ; free virtual = 2718

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: d7ccd469

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 231 ; free virtual = 2717

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12f65081b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 231 ; free virtual = 2717

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: d440d374

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 231 ; free virtual = 2717

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1228305d2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 228 ; free virtual = 2715

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 158aea0d3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 225 ; free virtual = 2713

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 9ea195ff

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 225 ; free virtual = 2713

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1337d5fa0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 225 ; free virtual = 2713

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: fab490e3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 221 ; free virtual = 2709
Phase 3 Detail Placement | Checksum: fab490e3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 221 ; free virtual = 2709

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: ca1bd7ee

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.776 | TNS=-5.439 |
Phase 1 Physical Synthesis Initialization | Checksum: c8e9bc7a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 221 ; free virtual = 2709
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: de087621

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 221 ; free virtual = 2709
Phase 4.1.1.1 BUFG Insertion | Checksum: ca1bd7ee

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 221 ; free virtual = 2709

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.501. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1a88532c1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 205 ; free virtual = 2705

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 205 ; free virtual = 2705
Phase 4.1 Post Commit Optimization | Checksum: 1a88532c1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 205 ; free virtual = 2705

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a88532c1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 205 ; free virtual = 2705

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1a88532c1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 205 ; free virtual = 2705
Phase 4.3 Placer Reporting | Checksum: 1a88532c1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 205 ; free virtual = 2705

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 205 ; free virtual = 2705

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 205 ; free virtual = 2705
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ae80daa9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 205 ; free virtual = 2705
Ending Placer Task | Checksum: 12e287b78

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 205 ; free virtual = 2705
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 205 ; free virtual = 2705
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 207 ; free virtual = 2706
INFO: [Common 17-1381] The checkpoint '/home/anthony/VL53L8CX/october/SPI_master/SPI_master.runs/impl_1/slave_sync_sclk_1_process_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file slave_sync_sclk_1_process_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 169 ; free virtual = 2668
INFO: [runtcl-4] Executing : report_utilization -file slave_sync_sclk_1_process_utilization_placed.rpt -pb slave_sync_sclk_1_process_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file slave_sync_sclk_1_process_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 176 ; free virtual = 2675
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.06s |  WALL: 0.06s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 162 ; free virtual = 2662

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.501 | TNS=-3.640 |
Phase 1 Physical Synthesis Initialization | Checksum: 187ecd5ad

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 164 ; free virtual = 2663
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.501 | TNS=-3.640 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 187ecd5ad

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 176 ; free virtual = 2673

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.501 | TNS=-3.640 |
INFO: [Physopt 32-663] Processed net rx_OBUF[1].  Re-placed instance rx_buffer_reg[1]
INFO: [Physopt 32-735] Processed net rx_OBUF[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.501 | TNS=-3.614 |
INFO: [Physopt 32-702] Processed net rx_OBUF[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_wiz_inst/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net rx_buffer[6]_i_1_n_0. Critical path length was reduced through logic transformation on cell rx_buffer[6]_i_1_comp.
INFO: [Physopt 32-735] Processed net rx_buffer[7]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.496 | TNS=-3.378 |
INFO: [Physopt 32-663] Processed net rx_OBUF[2].  Re-placed instance rx_buffer_reg[2]
INFO: [Physopt 32-735] Processed net rx_OBUF[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.483 | TNS=-3.353 |
INFO: [Physopt 32-702] Processed net rx_OBUF[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net rx_buffer[7]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.305 | TNS=-1.585 |
INFO: [Physopt 32-710] Processed net rx_buffer[1]_i_1_n_0. Critical path length was reduced through logic transformation on cell rx_buffer[1]_i_1_comp.
INFO: [Physopt 32-735] Processed net rx_buffer[7]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.218 | TNS=-1.498 |
INFO: [Physopt 32-702] Processed net rx_buffer[7]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer[7]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer1[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer_reg[7]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer_reg[7]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer_reg[7]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer_reg[7]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer_reg[7]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer_reg[7]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer_reg[7]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer[1]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bit_counter_reg_n_0_[3].  Re-placed instance bit_counter_reg[3]
INFO: [Physopt 32-735] Processed net bit_counter_reg_n_0_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.181 | TNS=-1.202 |
INFO: [Physopt 32-702] Processed net rx_buffer[7]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bit_counter_reg_n_0_[2].  Re-placed instance bit_counter_reg[2]
INFO: [Physopt 32-735] Processed net bit_counter_reg_n_0_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.054 | TNS=-0.262 |
INFO: [Physopt 32-702] Processed net rx_buffer[7]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bit_counter_reg_n_0_[5].  Re-placed instance bit_counter_reg[5]
INFO: [Physopt 32-735] Processed net bit_counter_reg_n_0_[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.040 | TNS=-0.178 |
INFO: [Physopt 32-81] Processed net bit_counter_reg_n_0_[2]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net bit_counter_reg_n_0_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.022 | TNS=-0.070 |
INFO: [Physopt 32-702] Processed net bit_counter_reg_n_0_[2]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_OBUF[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_wiz_inst/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer[7]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer[7]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer1[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer[7]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer[1]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bit_counter_reg_n_0_[2]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.022 | TNS=-0.070 |
Phase 3 Critical Path Optimization | Checksum: 187ecd5ad

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 147 ; free virtual = 2670

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.022 | TNS=-0.070 |
INFO: [Physopt 32-702] Processed net rx_OBUF[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_wiz_inst/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer[7]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer[7]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer1[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer_reg[7]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer_reg[7]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer_reg[7]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer_reg[7]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer_reg[7]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer_reg[7]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer_reg[7]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer[7]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer[1]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bit_counter_reg_n_0_[2]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_OBUF[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_wiz_inst/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer[7]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer[7]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer1[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer[7]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer[1]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bit_counter_reg_n_0_[2]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.022 | TNS=-0.070 |
Phase 4 Critical Path Optimization | Checksum: 187ecd5ad

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 140 ; free virtual = 2663
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 140 ; free virtual = 2663
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.022 | TNS=-0.070 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.479  |          3.569  |            1  |              0  |                     9  |           0  |           2  |  00:00:04  |
|  Total          |          0.479  |          3.569  |            1  |              0  |                     9  |           0  |           3  |  00:00:04  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 140 ; free virtual = 2663
Ending Physical Synthesis Task | Checksum: 9b2474ed

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 140 ; free virtual = 2663
INFO: [Common 17-83] Releasing license: Implementation
161 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 139 ; free virtual = 2662
INFO: [Common 17-1381] The checkpoint '/home/anthony/VL53L8CX/october/SPI_master/SPI_master.runs/impl_1/slave_sync_sclk_1_process_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 2ef53027 ConstDB: 0 ShapeSum: 518d7741 RouteDB: 0
Post Restoration Checksum: NetGraph: b22d246c NumContArr: 228f491a Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: d4bc6d86

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 145 ; free virtual = 2567

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: d4bc6d86

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 120 ; free virtual = 2542

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: d4bc6d86

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 120 ; free virtual = 2542
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 236cc75cb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 221 ; free virtual = 2542
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.095 | TNS=-0.387 | WHS=-0.069 | THS=-0.257 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 160
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 159
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1b54ad6df

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 219 ; free virtual = 2539

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1b54ad6df

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 219 ; free virtual = 2539
Phase 3 Initial Routing | Checksum: 923c955d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 218 ; free virtual = 2539

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.519 | TNS=-1.722 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: b33e8d6b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 213 ; free virtual = 2536

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.255 | TNS=-1.241 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 13f05d30f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 199 ; free virtual = 2531

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.277 | TNS=-1.234 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 20cf0b0f4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 197 ; free virtual = 2529
Phase 4 Rip-up And Reroute | Checksum: 20cf0b0f4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 197 ; free virtual = 2529

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 190380c3b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 197 ; free virtual = 2529
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.175 | TNS=-0.531 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 19eae79bd

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 197 ; free virtual = 2529

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19eae79bd

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 197 ; free virtual = 2529
Phase 5 Delay and Skew Optimization | Checksum: 19eae79bd

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 197 ; free virtual = 2529

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b473a9c3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 197 ; free virtual = 2529
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.175 | TNS=-0.531 | WHS=0.262  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1b473a9c3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 197 ; free virtual = 2529
Phase 6 Post Hold Fix | Checksum: 1b473a9c3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 197 ; free virtual = 2529

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0976766 %
  Global Horizontal Routing Utilization  = 0.110681 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 18.9189%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 23.4234%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 22.0588%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 25%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 243fc947c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 197 ; free virtual = 2529

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 243fc947c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 193 ; free virtual = 2525

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f936ba03

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 193 ; free virtual = 2525

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.175 | TNS=-0.531 | WHS=0.262  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1f936ba03

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 193 ; free virtual = 2525
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 217 ; free virtual = 2549

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
180 Infos, 9 Warnings, 8 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 217 ; free virtual = 2549
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3566.332 ; gain = 0.000 ; free physical = 217 ; free virtual = 2550
INFO: [Common 17-1381] The checkpoint '/home/anthony/VL53L8CX/october/SPI_master/SPI_master.runs/impl_1/slave_sync_sclk_1_process_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file slave_sync_sclk_1_process_drc_routed.rpt -pb slave_sync_sclk_1_process_drc_routed.pb -rpx slave_sync_sclk_1_process_drc_routed.rpx
Command: report_drc -file slave_sync_sclk_1_process_drc_routed.rpt -pb slave_sync_sclk_1_process_drc_routed.pb -rpx slave_sync_sclk_1_process_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/anthony/VL53L8CX/october/SPI_master/SPI_master.runs/impl_1/slave_sync_sclk_1_process_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file slave_sync_sclk_1_process_methodology_drc_routed.rpt -pb slave_sync_sclk_1_process_methodology_drc_routed.pb -rpx slave_sync_sclk_1_process_methodology_drc_routed.rpx
Command: report_methodology -file slave_sync_sclk_1_process_methodology_drc_routed.rpt -pb slave_sync_sclk_1_process_methodology_drc_routed.pb -rpx slave_sync_sclk_1_process_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/anthony/VL53L8CX/october/SPI_master/SPI_master.runs/impl_1/slave_sync_sclk_1_process_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file slave_sync_sclk_1_process_power_routed.rpt -pb slave_sync_sclk_1_process_power_summary_routed.pb -rpx slave_sync_sclk_1_process_power_routed.rpx
Command: report_power -file slave_sync_sclk_1_process_power_routed.rpt -pb slave_sync_sclk_1_process_power_summary_routed.pb -rpx slave_sync_sclk_1_process_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
192 Infos, 9 Warnings, 8 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file slave_sync_sclk_1_process_route_status.rpt -pb slave_sync_sclk_1_process_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file slave_sync_sclk_1_process_timing_summary_routed.rpt -pb slave_sync_sclk_1_process_timing_summary_routed.pb -rpx slave_sync_sclk_1_process_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file slave_sync_sclk_1_process_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file slave_sync_sclk_1_process_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file slave_sync_sclk_1_process_bus_skew_routed.rpt -pb slave_sync_sclk_1_process_bus_skew_routed.pb -rpx slave_sync_sclk_1_process_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force slave_sync_sclk_1_process.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 8207168 bits.
Writing bitstream ./slave_sync_sclk_1_process.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3881.332 ; gain = 215.367 ; free physical = 367 ; free virtual = 2395
INFO: [Common 17-206] Exiting Vivado at Wed Oct  9 17:39:00 2024...
