{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1548049862532 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1548049862543 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 21 13:51:02 2019 " "Processing started: Mon Jan 21 13:51:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1548049862543 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1548049862543 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ad9767_test -c ad9767_test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ad9767_test -c ad9767_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1548049862543 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ad9767_test_8_1200mv_85c_slow.vho Y:/project/AN/AN9767/CD/AN9767_CD/CD/verilog/ad9767_ax515/sin_wave/simulation/modelsim/ simulation " "Generated file ad9767_test_8_1200mv_85c_slow.vho in folder \"Y:/project/AN/AN9767/CD/AN9767_CD/CD/verilog/ad9767_ax515/sin_wave/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1548049864229 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ad9767_test_8_1200mv_0c_slow.vho Y:/project/AN/AN9767/CD/AN9767_CD/CD/verilog/ad9767_ax515/sin_wave/simulation/modelsim/ simulation " "Generated file ad9767_test_8_1200mv_0c_slow.vho in folder \"Y:/project/AN/AN9767/CD/AN9767_CD/CD/verilog/ad9767_ax515/sin_wave/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1548049864976 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ad9767_test_min_1200mv_0c_fast.vho Y:/project/AN/AN9767/CD/AN9767_CD/CD/verilog/ad9767_ax515/sin_wave/simulation/modelsim/ simulation " "Generated file ad9767_test_min_1200mv_0c_fast.vho in folder \"Y:/project/AN/AN9767/CD/AN9767_CD/CD/verilog/ad9767_ax515/sin_wave/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1548049865677 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ad9767_test.vho Y:/project/AN/AN9767/CD/AN9767_CD/CD/verilog/ad9767_ax515/sin_wave/simulation/modelsim/ simulation " "Generated file ad9767_test.vho in folder \"Y:/project/AN/AN9767/CD/AN9767_CD/CD/verilog/ad9767_ax515/sin_wave/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1548049866379 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ad9767_test_8_1200mv_85c_vhd_slow.sdo Y:/project/AN/AN9767/CD/AN9767_CD/CD/verilog/ad9767_ax515/sin_wave/simulation/modelsim/ simulation " "Generated file ad9767_test_8_1200mv_85c_vhd_slow.sdo in folder \"Y:/project/AN/AN9767/CD/AN9767_CD/CD/verilog/ad9767_ax515/sin_wave/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1548049866425 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ad9767_test_8_1200mv_0c_vhd_slow.sdo Y:/project/AN/AN9767/CD/AN9767_CD/CD/verilog/ad9767_ax515/sin_wave/simulation/modelsim/ simulation " "Generated file ad9767_test_8_1200mv_0c_vhd_slow.sdo in folder \"Y:/project/AN/AN9767/CD/AN9767_CD/CD/verilog/ad9767_ax515/sin_wave/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1548049866465 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ad9767_test_min_1200mv_0c_vhd_fast.sdo Y:/project/AN/AN9767/CD/AN9767_CD/CD/verilog/ad9767_ax515/sin_wave/simulation/modelsim/ simulation " "Generated file ad9767_test_min_1200mv_0c_vhd_fast.sdo in folder \"Y:/project/AN/AN9767/CD/AN9767_CD/CD/verilog/ad9767_ax515/sin_wave/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1548049866506 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ad9767_test_vhd.sdo Y:/project/AN/AN9767/CD/AN9767_CD/CD/verilog/ad9767_ax515/sin_wave/simulation/modelsim/ simulation " "Generated file ad9767_test_vhd.sdo in folder \"Y:/project/AN/AN9767/CD/AN9767_CD/CD/verilog/ad9767_ax515/sin_wave/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1548049866551 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "387 " "Peak virtual memory: 387 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1548049866777 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 21 13:51:06 2019 " "Processing ended: Mon Jan 21 13:51:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1548049866777 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1548049866777 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1548049866777 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1548049866777 ""}
