

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_190_12'
================================================================
* Date:           Sat Nov 19 15:17:11 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        center-reduced-max-throughput
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.434 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       38|       38|  0.380 us|  0.380 us|   38|   38|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_190_12  |       36|       36|         6|          1|          1|    32|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      16|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|     156|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     156|     116|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln190_fu_134_p2  |         +|   0|  0|  14|           7|           2|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  16|           8|           4|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j       |   9|          2|    7|         14|
    |j_9_fu_46                |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   16|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |j_9_fu_46                         |   7|   0|    7|          0|
    |reg_file_5_0_addr_7_reg_162       |   5|   0|   11|          6|
    |reg_file_5_1_addr_7_reg_168       |   5|   0|   11|          6|
    |reg_file_5_0_addr_7_reg_162       |  64|  32|   11|          6|
    |reg_file_5_1_addr_7_reg_168       |  64|  32|   11|          6|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 156|  64|   62|         24|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+-----------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_190_12|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_190_12|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_190_12|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_190_12|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_190_12|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_190_12|  return value|
|grp_fu_236_p_din0      |  out|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_190_12|  return value|
|grp_fu_236_p_din1      |  out|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_190_12|  return value|
|grp_fu_236_p_dout0     |   in|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_190_12|  return value|
|grp_fu_236_p_ce        |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_190_12|  return value|
|grp_fu_240_p_din0      |  out|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_190_12|  return value|
|grp_fu_240_p_din1      |  out|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_190_12|  return value|
|grp_fu_240_p_dout0     |   in|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_190_12|  return value|
|grp_fu_240_p_ce        |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_190_12|  return value|
|reg_file_5_1_address0  |  out|   11|   ap_memory|                        reg_file_5_1|         array|
|reg_file_5_1_ce0       |  out|    1|   ap_memory|                        reg_file_5_1|         array|
|reg_file_5_1_we0       |  out|    1|   ap_memory|                        reg_file_5_1|         array|
|reg_file_5_1_d0        |  out|   16|   ap_memory|                        reg_file_5_1|         array|
|reg_file_5_1_address1  |  out|   11|   ap_memory|                        reg_file_5_1|         array|
|reg_file_5_1_ce1       |  out|    1|   ap_memory|                        reg_file_5_1|         array|
|reg_file_5_1_q1        |   in|   16|   ap_memory|                        reg_file_5_1|         array|
|reg_file_5_0_address0  |  out|   11|   ap_memory|                        reg_file_5_0|         array|
|reg_file_5_0_ce0       |  out|    1|   ap_memory|                        reg_file_5_0|         array|
|reg_file_5_0_we0       |  out|    1|   ap_memory|                        reg_file_5_0|         array|
|reg_file_5_0_d0        |  out|   16|   ap_memory|                        reg_file_5_0|         array|
|reg_file_5_0_address1  |  out|   11|   ap_memory|                        reg_file_5_0|         array|
|reg_file_5_0_ce1       |  out|    1|   ap_memory|                        reg_file_5_0|         array|
|reg_file_5_0_q1        |   in|   16|   ap_memory|                        reg_file_5_0|         array|
|val2_4                 |   in|   16|     ap_none|                              val2_4|        scalar|
+-----------------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j_9 = alloca i32 1"   --->   Operation 9 'alloca' 'j_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%val2_4_read = read i16 @_ssdm_op_Read.ap_auto.half, i16 %val2_4"   --->   Operation 12 'read' 'val2_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %j_9"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc125"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j = load i7 %j_9" [center-reduced-max-throughput/src/correlation.cpp:190]   --->   Operation 15 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j, i32 6" [center-reduced-max-throughput/src/correlation.cpp:190]   --->   Operation 16 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln190 = br i1 %tmp, void %for.inc125.split, void %for.inc138.preheader.exitStub" [center-reduced-max-throughput/src/correlation.cpp:190]   --->   Operation 18 'br' 'br_ln190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %j, i32 1, i32 5" [center-reduced-max-throughput/src/correlation.cpp:194]   --->   Operation 19 'partselect' 'lshr_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln194 = zext i5 %lshr_ln" [center-reduced-max-throughput/src/correlation.cpp:194]   --->   Operation 20 'zext' 'zext_ln194' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%reg_file_5_0_addr_7 = getelementptr i16 %reg_file_5_0, i64 0, i64 %zext_ln194" [center-reduced-max-throughput/src/correlation.cpp:194]   --->   Operation 21 'getelementptr' 'reg_file_5_0_addr_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (1.23ns)   --->   "%val1 = load i11 %reg_file_5_0_addr_7" [center-reduced-max-throughput/src/correlation.cpp:194]   --->   Operation 22 'load' 'val1' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%reg_file_5_1_addr_7 = getelementptr i16 %reg_file_5_1, i64 0, i64 %zext_ln194" [center-reduced-max-throughput/src/correlation.cpp:194]   --->   Operation 23 'getelementptr' 'reg_file_5_1_addr_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (1.23ns)   --->   "%val1_2 = load i11 %reg_file_5_1_addr_7" [center-reduced-max-throughput/src/correlation.cpp:194]   --->   Operation 24 'load' 'val1_2' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 25 [1/1] (0.77ns)   --->   "%add_ln190 = add i7 %j, i7 2" [center-reduced-max-throughput/src/correlation.cpp:190]   --->   Operation 25 'add' 'add_ln190' <Predicate = (!tmp)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln190 = store i7 %add_ln190, i7 %j_9" [center-reduced-max-throughput/src/correlation.cpp:190]   --->   Operation 26 'store' 'store_ln190' <Predicate = (!tmp)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 5.43>
ST_2 : Operation 27 [1/2] (1.23ns)   --->   "%val1 = load i11 %reg_file_5_0_addr_7" [center-reduced-max-throughput/src/correlation.cpp:194]   --->   Operation 27 'load' 'val1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 28 [5/5] (4.19ns)   --->   "%div1 = hdiv i16 %val1, i16 %val2_4_read" [center-reduced-max-throughput/src/correlation.cpp:196]   --->   Operation 28 'hdiv' 'div1' <Predicate = true> <Delay = 4.19> <CoreInst = "HDiv">   --->   Core 57 'HDiv' <Latency = 4> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'hdiv'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/2] (1.23ns)   --->   "%val1_2 = load i11 %reg_file_5_1_addr_7" [center-reduced-max-throughput/src/correlation.cpp:194]   --->   Operation 29 'load' 'val1_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 30 [5/5] (4.19ns)   --->   "%div121_1 = hdiv i16 %val1_2, i16 %val2_4_read" [center-reduced-max-throughput/src/correlation.cpp:196]   --->   Operation 30 'hdiv' 'div121_1' <Predicate = true> <Delay = 4.19> <CoreInst = "HDiv">   --->   Core 57 'HDiv' <Latency = 4> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'hdiv'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.19>
ST_3 : Operation 31 [4/5] (4.19ns)   --->   "%div1 = hdiv i16 %val1, i16 %val2_4_read" [center-reduced-max-throughput/src/correlation.cpp:196]   --->   Operation 31 'hdiv' 'div1' <Predicate = true> <Delay = 4.19> <CoreInst = "HDiv">   --->   Core 57 'HDiv' <Latency = 4> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'hdiv'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [4/5] (4.19ns)   --->   "%div121_1 = hdiv i16 %val1_2, i16 %val2_4_read" [center-reduced-max-throughput/src/correlation.cpp:196]   --->   Operation 32 'hdiv' 'div121_1' <Predicate = true> <Delay = 4.19> <CoreInst = "HDiv">   --->   Core 57 'HDiv' <Latency = 4> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'hdiv'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.19>
ST_4 : Operation 33 [3/5] (4.19ns)   --->   "%div1 = hdiv i16 %val1, i16 %val2_4_read" [center-reduced-max-throughput/src/correlation.cpp:196]   --->   Operation 33 'hdiv' 'div1' <Predicate = true> <Delay = 4.19> <CoreInst = "HDiv">   --->   Core 57 'HDiv' <Latency = 4> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'hdiv'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [3/5] (4.19ns)   --->   "%div121_1 = hdiv i16 %val1_2, i16 %val2_4_read" [center-reduced-max-throughput/src/correlation.cpp:196]   --->   Operation 34 'hdiv' 'div121_1' <Predicate = true> <Delay = 4.19> <CoreInst = "HDiv">   --->   Core 57 'HDiv' <Latency = 4> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'hdiv'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.19>
ST_5 : Operation 35 [2/5] (4.19ns)   --->   "%div1 = hdiv i16 %val1, i16 %val2_4_read" [center-reduced-max-throughput/src/correlation.cpp:196]   --->   Operation 35 'hdiv' 'div1' <Predicate = true> <Delay = 4.19> <CoreInst = "HDiv">   --->   Core 57 'HDiv' <Latency = 4> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'hdiv'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 36 [2/5] (4.19ns)   --->   "%div121_1 = hdiv i16 %val1_2, i16 %val2_4_read" [center-reduced-max-throughput/src/correlation.cpp:196]   --->   Operation 36 'hdiv' 'div121_1' <Predicate = true> <Delay = 4.19> <CoreInst = "HDiv">   --->   Core 57 'HDiv' <Latency = 4> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'hdiv'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 44 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.43>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln193 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8" [center-reduced-max-throughput/src/correlation.cpp:193]   --->   Operation 37 'specpipeline' 'specpipeline_ln193' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [center-reduced-max-throughput/src/correlation.cpp:132]   --->   Operation 38 'specloopname' 'specloopname_ln132' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/5] (4.19ns)   --->   "%div1 = hdiv i16 %val1, i16 %val2_4_read" [center-reduced-max-throughput/src/correlation.cpp:196]   --->   Operation 39 'hdiv' 'div1' <Predicate = true> <Delay = 4.19> <CoreInst = "HDiv">   --->   Core 57 'HDiv' <Latency = 4> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'hdiv'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 40 [1/1] (1.23ns)   --->   "%store_ln196 = store i16 %div1, i11 %reg_file_5_0_addr_7" [center-reduced-max-throughput/src/correlation.cpp:196]   --->   Operation 40 'store' 'store_ln196' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_6 : Operation 41 [1/5] (4.19ns)   --->   "%div121_1 = hdiv i16 %val1_2, i16 %val2_4_read" [center-reduced-max-throughput/src/correlation.cpp:196]   --->   Operation 41 'hdiv' 'div121_1' <Predicate = true> <Delay = 4.19> <CoreInst = "HDiv">   --->   Core 57 'HDiv' <Latency = 4> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'hdiv'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 42 [1/1] (1.23ns)   --->   "%store_ln196 = store i16 %div121_1, i11 %reg_file_5_1_addr_7" [center-reduced-max-throughput/src/correlation.cpp:196]   --->   Operation 42 'store' 'store_ln196' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln190 = br void %for.inc125" [center-reduced-max-throughput/src/correlation.cpp:190]   --->   Operation 43 'br' 'br_ln190' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ reg_file_5_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ reg_file_5_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ val2_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j_9                 (alloca           ) [ 0100000]
specmemcore_ln0     (specmemcore      ) [ 0000000]
specmemcore_ln0     (specmemcore      ) [ 0000000]
val2_4_read         (read             ) [ 0111111]
store_ln0           (store            ) [ 0000000]
br_ln0              (br               ) [ 0000000]
j                   (load             ) [ 0000000]
tmp                 (bitselect        ) [ 0111110]
empty               (speclooptripcount) [ 0000000]
br_ln190            (br               ) [ 0000000]
lshr_ln             (partselect       ) [ 0000000]
zext_ln194          (zext             ) [ 0000000]
reg_file_5_0_addr_7 (getelementptr    ) [ 0111111]
reg_file_5_1_addr_7 (getelementptr    ) [ 0111111]
add_ln190           (add              ) [ 0000000]
store_ln190         (store            ) [ 0000000]
val1                (load             ) [ 0101111]
val1_2              (load             ) [ 0101111]
specpipeline_ln193  (specpipeline     ) [ 0000000]
specloopname_ln132  (specloopname     ) [ 0000000]
div1                (hdiv             ) [ 0000000]
store_ln196         (store            ) [ 0000000]
div121_1            (hdiv             ) [ 0000000]
store_ln196         (store            ) [ 0000000]
br_ln190            (br               ) [ 0000000]
ret_ln0             (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="reg_file_5_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_5_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reg_file_5_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_5_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="val2_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val2_4"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.half"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="j_9_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_9/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="val2_4_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="16" slack="0"/>
<pin id="52" dir="0" index="1" bw="16" slack="0"/>
<pin id="53" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val2_4_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="reg_file_5_0_addr_7_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="16" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="5" slack="0"/>
<pin id="60" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_5_0_addr_7/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="11" slack="5"/>
<pin id="65" dir="0" index="1" bw="16" slack="0"/>
<pin id="66" dir="0" index="2" bw="0" slack="0"/>
<pin id="68" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="69" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="70" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="71" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="val1/1 store_ln196/6 "/>
</bind>
</comp>

<comp id="73" class="1004" name="reg_file_5_1_addr_7_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="16" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="5" slack="0"/>
<pin id="77" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_5_1_addr_7/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="11" slack="5"/>
<pin id="82" dir="0" index="1" bw="16" slack="0"/>
<pin id="83" dir="0" index="2" bw="0" slack="0"/>
<pin id="85" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="86" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="87" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="88" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="val1_2/1 store_ln196/6 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="1"/>
<pin id="93" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="hdiv(537) " fcode="hdiv"/>
<opset="div1/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="1"/>
<pin id="99" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="hdiv(537) " fcode="hdiv"/>
<opset="div121_1/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln0_store_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="7" slack="0"/>
<pin id="105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="j_load_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="7" slack="0"/>
<pin id="109" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="7" slack="0"/>
<pin id="113" dir="0" index="2" bw="4" slack="0"/>
<pin id="114" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="lshr_ln_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="5" slack="0"/>
<pin id="120" dir="0" index="1" bw="7" slack="0"/>
<pin id="121" dir="0" index="2" bw="1" slack="0"/>
<pin id="122" dir="0" index="3" bw="4" slack="0"/>
<pin id="123" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="zext_ln194_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="5" slack="0"/>
<pin id="130" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln194/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="add_ln190_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="7" slack="0"/>
<pin id="136" dir="0" index="1" bw="3" slack="0"/>
<pin id="137" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln190/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln190_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="7" slack="0"/>
<pin id="142" dir="0" index="1" bw="7" slack="0"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln190/1 "/>
</bind>
</comp>

<comp id="145" class="1005" name="j_9_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="7" slack="0"/>
<pin id="147" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_9 "/>
</bind>
</comp>

<comp id="152" class="1005" name="val2_4_read_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="1"/>
<pin id="154" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="val2_4_read "/>
</bind>
</comp>

<comp id="158" class="1005" name="tmp_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="4"/>
<pin id="160" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="162" class="1005" name="reg_file_5_0_addr_7_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="11" slack="1"/>
<pin id="164" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_5_0_addr_7 "/>
</bind>
</comp>

<comp id="168" class="1005" name="reg_file_5_1_addr_7_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="11" slack="1"/>
<pin id="170" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_5_1_addr_7 "/>
</bind>
</comp>

<comp id="174" class="1005" name="val1_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="1"/>
<pin id="176" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="val1 "/>
</bind>
</comp>

<comp id="179" class="1005" name="val1_2_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="16" slack="1"/>
<pin id="181" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="val1_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="54"><net_src comp="16" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="32" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="72"><net_src comp="56" pin="3"/><net_sink comp="63" pin=2"/></net>

<net id="78"><net_src comp="0" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="32" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="89"><net_src comp="73" pin="3"/><net_sink comp="80" pin=2"/></net>

<net id="94"><net_src comp="90" pin="2"/><net_sink comp="63" pin=1"/></net>

<net id="95"><net_src comp="63" pin="7"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="96" pin="2"/><net_sink comp="80" pin=1"/></net>

<net id="101"><net_src comp="80" pin="7"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="18" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="115"><net_src comp="20" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="107" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="22" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="124"><net_src comp="28" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="107" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="126"><net_src comp="6" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="127"><net_src comp="30" pin="0"/><net_sink comp="118" pin=3"/></net>

<net id="131"><net_src comp="118" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="133"><net_src comp="128" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="138"><net_src comp="107" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="34" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="134" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="46" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="150"><net_src comp="145" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="151"><net_src comp="145" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="155"><net_src comp="50" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="157"><net_src comp="152" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="161"><net_src comp="110" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="56" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="167"><net_src comp="162" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="171"><net_src comp="73" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="173"><net_src comp="168" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="177"><net_src comp="63" pin="7"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="182"><net_src comp="80" pin="7"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="96" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: reg_file_5_1 | {6 }
	Port: reg_file_5_0 | {6 }
 - Input state : 
	Port: compute_Pipeline_VITIS_LOOP_190_12 : reg_file_5_1 | {1 2 }
	Port: compute_Pipeline_VITIS_LOOP_190_12 : reg_file_5_0 | {1 2 }
	Port: compute_Pipeline_VITIS_LOOP_190_12 : val2_4 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		j : 1
		tmp : 2
		br_ln190 : 3
		lshr_ln : 2
		zext_ln194 : 3
		reg_file_5_0_addr_7 : 4
		val1 : 5
		reg_file_5_1_addr_7 : 4
		val1_2 : 5
		add_ln190 : 2
		store_ln190 : 3
	State 2
		div1 : 1
		div121_1 : 1
	State 3
	State 4
	State 5
	State 6
		store_ln196 : 1
		store_ln196 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|    add   |    add_ln190_fu_134    |    0    |    14   |
|----------|------------------------|---------|---------|
|   read   | val2_4_read_read_fu_50 |    0    |    0    |
|----------|------------------------|---------|---------|
|   hdiv   |        grp_fu_90       |    0    |    0    |
|          |        grp_fu_96       |    0    |    0    |
|----------|------------------------|---------|---------|
| bitselect|       tmp_fu_110       |    0    |    0    |
|----------|------------------------|---------|---------|
|partselect|     lshr_ln_fu_118     |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln194_fu_128   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    14   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|        j_9_reg_145        |    7   |
|reg_file_5_0_addr_7_reg_162|   11   |
|reg_file_5_1_addr_7_reg_168|   11   |
|        tmp_reg_158        |    1   |
|       val1_2_reg_179      |   16   |
|        val1_reg_174       |   16   |
|    val2_4_read_reg_152    |   16   |
+---------------------------+--------+
|           Total           |   78   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_63 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_80 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_90    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_96    |  p0  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   64   ||  1.708  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   14   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   36   |
|  Register |    -   |   78   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   78   |   50   |
+-----------+--------+--------+--------+
