0.7
2020.2
May  7 2023
15:24:31
C:/Users/beyza/Documents/GitHub/verilog/4_bit_register/4_bit_register.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
C:/Users/beyza/Documents/GitHub/verilog/4_bit_register/4_bit_register.srcs/sim_1/new/tb.v,1695232279,verilog,,,,register_tb,,,,,,,,
C:/Users/beyza/Documents/GitHub/verilog/4_bit_register/4_bit_register.srcs/sources_1/new/register.v,1695228949,verilog,,C:/Users/beyza/Documents/GitHub/verilog/4_bit_register/4_bit_register.srcs/sim_1/new/tb.v,,register,,,,,,,,
