// Seed: 2434517613
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_19 = 32'd34,
    parameter id_20 = 32'd33,
    parameter id_4  = 32'd87,
    parameter id_5  = 32'd22
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire _id_5;
  inout wire _id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  bit id_14, id_15;
  assign id_14 = -1 == -1'h0;
  logic id_16;
  ;
  logic [id_4 : -1] id_17 = id_9;
  initial begin : LABEL_0
    id_14 = id_9;
  end
  parameter [1 : -1 'b0] id_18 = 1'd0;
  integer _id_19;
  wire [id_19 : -1] _id_20;
  wire \id_21 ;
  wire [id_20 : id_5] id_22;
  wire id_23;
  module_0 modCall_1 (
      id_23,
      id_10,
      id_6,
      id_9,
      id_1,
      id_22,
      id_23,
      id_9
  );
endmodule
