# FIT_PM_GW_CPLD

## Simulation
Modules simulated using `GHDL`.
Use `make <testbench>` to run simulatoin and to view the results in `gtkwave`. Available testbenches:
* cnt2_tb
* mux_latch_tb
* ampl_logic_tb
* ampl_top_tb

## `cnt2` module description
![cnt2](img/cnt2.svg "cnt2 schematic generated in TerosHDL")

## `mux_latch` module description
![mux_latch](img/mux_latch.svg "mux latch schematic generated in TerosHDL")

## `ampl_logic` module description

## `ampl_top` module description
