#include "ll_aton_NN_interface.h"
#include "ll_aton.h"
#include "ll_aton_ec_trace.h"

#if 0
// Workaround: the tracer does not know the target at this moment
// and cannot call the functions since are used in static code
#define ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(address) LL_Address_Physical2Virtual(address)
#define ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(address) LL_Address_Virtual2Physical(address)
#else
#define ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(address) (address)
#define ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(address) (address)
#endif


mpool_reloc_info_t mpool_reloc_info[] = {
  {"AXISRAM6", "_mem_pool_AXISRAM6_Default", 0x34350000, 1, 0},
  {"AXISRAM5", "_mem_pool_AXISRAM5_Default", 0x342e0000, 1, 0},
  {"AXISRAM4", "_mem_pool_AXISRAM4_Default", 0x34270000, 1, 0},
  {"AXISRAM3", "_mem_pool_AXISRAM3_Default", 0x34200000, 1, 0},
  {"xSPI1", "_mem_pool_xSPI1_Default", 0x90000000, 1, 0},
  {"xSPI2", "_mem_pool_xSPI2_Default", 0x71000000, 1, 0},
  {"AXISRAM3_AXISRAM4_AXISRAM5_AXISRAM6", "_mem_pool_AXISRAM3_AXISRAM4_AXISRAM5_AXISRAM6_Default", 0x34200000, 1, 0},
  {NULL, NULL, 0, 0, 0}
};


static const uint64_t __ec_params_memory_pool_base[9421] = {
0x01F57EF101580C0EULL,0x0299D878021D9974ULL,0x022B9FE201CFDCCFULL,0x02297C4F021C9E07ULL,0x038353D90271BB57ULL,0x01424BC902ABAE10ULL,0x01E2729E012A9A48ULL,0x01AFA6B501DAC20FULL,
0x022B759E01C7C7D7ULL,0x01C8CB3D01266713ULL,0x0081672C01BD646FULL,0x01B807CC01F0A930ULL,0x00FD22B200F9D70CULL,0x01A9D01302C3F10CULL,0x010A1A1A0187CB6AULL,0x01A78F1400C5DB66ULL,
0x0129904001D64DFEULL,0x0178C6B902B935C9ULL,0x01955D47021A42D8ULL,0x00DC1150018FB62AULL,0x00DB58BB00A97DA8ULL,0x01CF0F0B029DCC34ULL,0x01685CF501B2C14DULL,0x00EA94520268D727ULL,
0x02D80E6902094C70ULL,0x0061E43200C6B210ULL,0x006EBCDD0383061EULL,0x01E13441014A557FULL,0x019EFFA502115D5BULL,0x023B4F4E018504FAULL,0xFF7171DB018DC960ULL,0x02D8513301AC1981ULL,
0x01876A3A018A5B1EULL,0x01DA076E0111F367ULL,0x01BF6B8E01A40B5DULL,0x0218F8AC01526FD6ULL,0x0150E4B8021F92D8ULL,0x03298FED01506234ULL,0x01793C8F018A97BBULL,0x00DE2C2902195086ULL,
0x023684B601FC5D46ULL,0x0089CC780162949DULL,0x0148735F00B0BE6DULL,0x02A7DDFA004BC6E8ULL,0x01FA080A0045A0E4ULL,0x01F7CC58FFCC849DULL,0x01E26E0402303E2AULL,0x01E06473000C8F1CULL,
0x0121F4110172ABC9ULL,0x012D5FE601100523ULL,0x00AE6E0D00C68623ULL,0x01D12EF7014CAC9FULL,0x00F64EE3020E29D7ULL,0x01EDFE2B023160B8ULL,0x0170CE6801BF7B53ULL,0x01FD15D501460B65ULL,
0x01BF33CC029ED254ULL,0x01F3B14101F512ECULL,0x0251155D018B1157ULL,0x018B7F37011DAEF4ULL,0x0202DFAC017D74FAULL,0x02E4426701D9F1CAULL,0x01D3ACF30193AD42ULL,0x022F92FD020C9B52ULL,
0x023BCDD601F0C927ULL,0x016291040171D4E4ULL,0x00BC4FD600D92A16ULL,0x01CF60D7010C9315ULL,0x016FD6690193DD38ULL,0xFFC49C8B01443BE7ULL,0x00DEB52201BCDDC8ULL,0x0110F532017BCE07ULL,
0x0142CB4D02C987EAULL,0x01A5F7220185692EULL,0x00DA94C501488C02ULL,0x015C07CF01B77C26ULL,0x00CC63530188C597ULL,0x008ACE78008925F0ULL,0x017200E601A3A6E2ULL,0x00AC757AFF3B5283ULL,
0x00CC252E01A2AB4FULL,0x023432B80146381FULL,0x0212209E021AA02AULL,0x015AFFD800D08534ULL,0x00C7C65101C1ED61ULL,0x01F0DF69012F3A1BULL,0x022F6C2601074BA0ULL,0x01AD815800EF19B2ULL,
0x01C919A601271C59ULL,0x0160A22B0163BA95ULL,0x01E0341F0219A20EULL,0x0149810701D820D8ULL,0x018C56F300D5E00EULL,0x018036D300CA5654ULL,0x023DEF2F01A227FFULL,0x016247D300FF89BEULL,
0x00DB7B1C01987691ULL,0x015F50120171561CULL,0x011B5ABD01D16DD3ULL,0x00923AE20133B0C5ULL,0x0228A80F0195351BULL,0x011B978F01449879ULL,0x01D4145E014889C2ULL,0x01084AAA012112E8ULL,
0x0136520200D11A23ULL,0x0177BBCA0172EC60ULL,0x018B0C74000C8FBAULL,0x013FAF8101232467ULL,0x026FC736005C9784ULL,0x0207F8A200677BBAULL,0x0188373D01ED67A5ULL,0x023928DA008C721DULL,
0x00E89ACF01CC00AEULL,0x01F97192021F69E0ULL,0x02125DA3019FA1F9ULL,0x0198D46F01990A5BULL,0x00868029022FE84DULL,0x0102EE400150D9EBULL,0x00D9D98E02031E72ULL,0x014C6CD202135CBFULL,
0x005F680501CDCBE2ULL,0x0160A94201BA4149ULL,0x0195D12701B13084ULL,0x00FB03B501B1A310ULL,0x0236ABC7002F0F3BULL,0x01AF7A3801812F3FULL,0x00E4F90502370201ULL,0x00F4FB6B00CCA442ULL,
0x0215C96201F02E6CULL,0x00C38A8C01F29063ULL,0x00BAFF5E0044A109ULL,0x029AA43C00B4990AULL,0x00E7988400EDF1A6ULL,0x0217468B01D40CB0ULL,0x01CB2D0902A32C1EULL,0x019B7569027B736CULL,
0x02CF1B2B01D61037ULL,0x015E7F3C01DF074FULL,0x01FA3405029C7A29ULL,0x00E2B56A02C3080DULL,0x01BBB06001560246ULL,0x013D692C0214EBE3ULL,0x018F28F102C8E303ULL,0x0211EA080249D5CDULL,
0x0222876201F01706ULL,0x01E58BBD018BCB2EULL,0x01ADE6A10257E61FULL,0x029097D10107D732ULL,0x03D7A64900F9C3AFULL,0x01E2A53A043FEC66ULL,0x026E618E02EE79E4ULL,0x0157EDDB02069A85ULL,
0x0265A2F9014DF2B4ULL,0x01A671B40215B025ULL,0x0193239800E2BACBULL,0x00A7B92C01BC0E7EULL,0x014E310E0236FA78ULL,0x018D7FA90201D372ULL,0x01AE76E902055791ULL,0x0121994C0260F915ULL,
0x01B8803401703EF7ULL,0x01BF74BC007A98E8ULL,0x007BC99C012BFFF8ULL,0x00BB2951012C8F7BULL,0x024147A30141319EULL,0x02ACEA45021D66D7ULL,0x02832CA301C1D53EULL,0x02949C8600E9EB3DULL,
0x011ACD5E006BACFCULL,0x01181C73032CFBACULL,0x02C96BEEFFFCE3EAULL,0x00F5589301BF43C7ULL,0x013CACC101D6BE3BULL,0x01CA7B7D01DA2D70ULL,0x02E291CF01FF8F26ULL,0x02E79466017C094FULL,
0x00F22542007FFF4FULL,0x0243619C0253E2F0ULL,0x0270E20102406F32ULL,0x014F8359026E3375ULL,0x00B8260300D1A0CBULL,0x02122801012FA8B0ULL,0x0146495C01619680ULL,0x029C7EF20171BDECULL,
0x0131DEAF0126846DULL,0x031DE3540151BFD9ULL,0x0282FECE01591FADULL,0x01B166B60200A7DDULL,0x00C50C69018B3B08ULL,0x013BD39302DD8612ULL,0x00A25780014CC528ULL,0x00CEEED501B682DEULL,
0x011D7E860148D279ULL,0x02FC620302F85C53ULL,0x01EEA42F0152A730ULL,0x0297A00401919ABDULL,0x01C28D6D01377893ULL,0x020B09550159F87CULL,0x0180D1040155CDD4ULL,0x017D3C92020053CFULL,
0x01F699AA016AE3C4ULL,0x0197901B01C4CB13ULL,0x01EDE92E01698B51ULL,0x010B5F9200AE132FULL,0x023C96CA01549208ULL,0x01B7FCCC01CAFF7AULL,0x0464D24502346415ULL,0x022D542B00995256ULL,
0x02B79DDA018697F8ULL,0x0162D89800CC1B2EULL,0x0058EBDE01E880DFULL,0x02BD2CDC0247A914ULL,0x014EE26B0198AD27ULL,0x00F5030A01B0F44CULL,0x00E2BC9000AC422CULL,0x01CEA825017BD033ULL,
0x02042DC801C15B13ULL,0x013F07A001500C46ULL,0x02449067016492EFULL,0x01095A70020D5216ULL,0x01AFE0C9029D51A9ULL,0x0300BD4001B5D6EBULL,0x01571314014FD41DULL,0x01AAD252024ED86EULL,
0x01CAED820246A7F8ULL,0x01C99A5A017CF5F0ULL,0x0172727C016C69B9ULL,0x00FCB3E40214EFB9ULL,0x0221ED7A01BD383AULL,0x026A815B00A0A9A0ULL,0x01620CA201AE2AD9ULL,0x023D988A01F3E941ULL,
0x01B8BE3302344B59ULL,0x02CAEEA5016A932CULL,0x02232EC102916798ULL,0x028E0DE402327312ULL,0x01341FC40123C4C9ULL,0x00619F1301FA2F03ULL,0x015AE1910177C707ULL,0x0224D9E60183B017ULL,
0x01C7AECB0252E488ULL,0x01EFCE860124DCD4ULL,0x00B09BA60164B92DULL,0x0160A4A101532B58ULL,0x01526AE701B14448ULL,0x02C6BC75018F76F3ULL,0x00C992570127C6F4ULL,0x022AD2B601AE17E5ULL,
0x0291C1E70087D918ULL,0x00BE824C017FA5F3ULL,0x00939A5E0176B971ULL,0x017414CF021BE56EULL,0x026FB9D30396F5CFULL,0x00A85E8E01B420D5ULL,0x0163D9E401CFAFFDULL,0x02CDC47701AE2795ULL,
0x02B36C9D02593785ULL,0x01B9738501E4FF9BULL,0x022AF147FFA3865DULL,0x027B174303540EB9ULL,0x0309D472038342C7ULL,0x0124007B01B641D3ULL,0x028E6F3E00A56E89ULL,0x0256CB9C021325EEULL,
0x02FACE3E019D5DA4ULL,0x01F5DE7C031DDF0DULL,0x0247518802400284ULL,0x034EF4D1012F52AEULL,0x0247C38A024A3183ULL,0x02480E5201BFADA5ULL,0x005CBABD02933B2BULL,0x0177060303371647ULL,
0x0219E6A702DC3653ULL,0x012823330223F432ULL,0x02E0AFC101491EB7ULL,0x02D46A6101173909ULL,0x031F1C29027196ECULL,0x0267D86C02F23849ULL,0x0230E93103781FA0ULL,0x01BB1F74017EC28EULL,
0x0251858602B1CD20ULL,0x02095F5D0306C271ULL,0x0275A535020897C3ULL,0x020E1A5202090760ULL,0x02F117ED02A8DC4DULL,0x0267763702BE6BF6ULL,0x01A3846001A983F5ULL,0x02B577FA02B43540ULL,
0x02471D5402793C41ULL,0x02495902021BEF8AULL,0x027C3CF4028E4774ULL,0x02A2D46102D48EF4ULL,0x01B918E30375E1EDULL,0x02CBCB7E0202769BULL,0x02468F77021FEFD6ULL,0x02987AFE03DB3C6EULL,
0x02749D510255C3C0ULL,0x01862D4202D556E0ULL,0x00AF763101500F84ULL,0x02B2C3690140A59CULL,0x03AA761101FF4DE5ULL,0x014DCFB60272B1C5ULL,0x03B083D4026E9053ULL,0x022E48530166FFD5ULL,
0x0132D0C302A2FDBEULL,0x02629BA8033F5C45ULL,0x0261A1C5039E0C56ULL,0x01CB6194019BB013ULL,0x02F3A26801FC3843ULL,0x012B4FE901F300A3ULL,0x0222E38503022D53ULL,0x01FA0ED4033B3608ULL,
0x02E4F78E01256FF1ULL,0x04300253038F5A83ULL,0x0261408A025BBE14ULL,0x0315437A0266142CULL,0x03168DD603EDB69AULL,0x018F799502C44E38ULL,0x030F8A5A01E9D6EEULL,0x01B962E10276BE8AULL,
0x019E507A020F34B0ULL,0x0217F3B4021F4B17ULL,0x0273A5FE023F7AB3ULL,0x028C0C02014E5D1EULL,0x025481C70256CE86ULL,0x02C84B7F0147B0E6ULL,0x02D600850218E3B2ULL,0x023C229603370BFAULL,
0x01D4D927015C2833ULL,0x02FA3195029548DBULL,0x01F0BAC30205029CULL,0x027528C3030FFE0CULL,0x03168A1C021279E6ULL,0x020472130176A262ULL,0x009C843101D4669FULL,0x027500C3017D6858ULL,
0x016B70EE032EF255ULL,0x0196155901868D63ULL,0x01FB6361028B919AULL,0x0205801901DC6CA3ULL,0x021EA616010FB75DULL,0x01D568FD0190D200ULL,0x0234E6810206CB8AULL,0x02557EC102427379ULL,
0x01902252020520A4ULL,0x005B7CC2024625ADULL,0x025877C2022E1811ULL,0x02CF7BD401DF4511ULL,0x0255484A02B27865ULL,0x01A087F501954D52ULL,0x009B8B9301DF50E1ULL,0x02216BE00211455FULL,
0x0234E31202DA4904ULL,0x02987B5402BD7500ULL,0x0085393202864F5DULL,0x0162114C019E5390ULL,0x023C1A6C018B72ABULL,0x0245956F02249F23ULL,0x025D0298022C4B10ULL,0x00FFA254023D53C4ULL,
0x019A8D2B02764A87ULL,0x014F16730213E6B3ULL,0x02412C53FF433EBFULL,0x018EC5B102B0DDCCULL,0x02D39AB301DDE559ULL,0x024A1D92018C4C0CULL,0x01EAC54C02322747ULL,0x018126270230CD04ULL,
0x03829B3D02F09C5CULL,0x02C02B17029F2666ULL,0x020EC0AA0290C28FULL,0x01EABEBD003CE265ULL,0x0280042E039289EBULL,0x035DF06501FBE1B6ULL,0x02CA0EC501EFBC34ULL,0x02D772AA02036576ULL,
0x020EE97700787A48ULL,0x015E25BE02610429ULL,0x04EDB6A302B4884AULL,0x01D36A8601A6FD6CULL,0x01D15151FFF0FDE0ULL,0x035E93F801C5D228ULL,0x00DF7207025125EFULL,0x01B17661026F187BULL,
0x02969C590428AA9EULL,0x0370F58C037F492DULL,0x03C2C8DC04313291ULL,0x03783C3302A0BA84ULL,0x0305B6FB02E37727ULL,0x0215C02102D36ADCULL,0x03CAF2F404B85635ULL,0x02ED9382032AA9FBULL,
0x033D630804229B3FULL,0x044CB734033AB821ULL,0x03DEA06504AC87F3ULL,0x0300000003A19773ULL,0x03919B6904517806ULL,0x040F441B04008ADDULL,0x026AB09E021FB99CULL,0x027B140602EA8CF9ULL,
0x03554581030F2457ULL,0x02BB327E02E04E39ULL,0x04A20CA00168697AULL,0x02BCB2490294BD75ULL,0x045273A20298114CULL,0x0367C6E602834498ULL,0x01B2FA0D03E6DBB1ULL,0x03543854021591CFULL,
0x04A450F203FDBDF6ULL,0x03B2937D018A7FF8ULL,0x0254CCE902B91FB8ULL,0x034DAC99023FDBEAULL,0x031E566303021292ULL,0x02B446700318DE8EULL,0x02E5F37E0377EB21ULL,0x0271AFFC0336B481ULL,
0x030C1FD30292625FULL,0x03647DE402B84C4BULL,0x0447CAC002372CA0ULL,0x022CD8A40250B60FULL,0x03AB5AA3039E747AULL,0x0269611903342F2DULL,0x02BF2A5F02087DFEULL,0x01D199F403ED0E29ULL,
0x018C23D302B2BE16ULL,0x03CAC6E403F6DFE0ULL,0x02C0B2A9043CFF1CULL,0x026CF7CA022FCF86ULL,0x0332BBBA02A1BE57ULL,0x03BB65B501AB4506ULL,0x046FEC76037D5407ULL,0x02C10559030F2D2BULL,
0x029EB4E203512126ULL,0x01C527C501F8E6AAULL,0x02E6C33202A35EA0ULL,0x0409E21103148E40ULL,0x0313E80502A5A7FCULL,0x02E5705202C19389ULL,0x012E1A5302707F18ULL,0x021F56BE03088B37ULL,
0x036E514B043251DFULL,0x032B85C203440D19ULL,0x016D5D2403B84B44ULL,0x03B58318028E4DA6ULL,0x039974DA0287B1D7ULL,0x020A6DD1029C01FEULL,0x039F505403BEDA33ULL,0x027C62E802BE155DULL,
0x03F662E80275FE4FULL,0x02F4DA34028785DFULL,0x044726020379239FULL,0x02D7F919046F91F7ULL,0x041FA6A5037835A1ULL,0x014CE4B4038379C9ULL,0x04B7AB6F0318ADB0ULL,0x02D1E9140342859CULL,
0x03D15AE902E199B9ULL,0x038A217B036D8563ULL,0x03D1070E03F63257ULL,0x03E26631025E1A61ULL,0x0256CFD603CE15A4ULL,0x00AD58090217368BULL,0x0414081902858D98ULL,0x0345B585042E8F63ULL,
0x03438E7F02A0E716ULL,0x02C7616C03B7CFE8ULL,0x02AAE8DC0356DFCEULL,0x01A1C21F03232B82ULL,0x036B30840300DFEDULL,0x03E96E9703AA60ADULL,0x02F67B8F03660E8CULL,0x0446C9CD02C70396ULL,
0x03388DB703733E6FULL,0x02FCE1E6043BD3A4ULL,0x028BAC8403E7A0D6ULL,0x0164D9D502547DC6ULL,0x038BFB2B02FF10D9ULL,0x02D337D103445013ULL,0x046B5B7E0237D2FAULL,0x034D9A6A025D0010ULL,
0x02D5F32702FBD888ULL,0x029BC2BE02B54DEFULL,0x02FB9544048D65F4ULL,0x02D6BE4E00D6FC09ULL,0x038432470362DCDFULL,0x044116A302BDA558ULL,0x02DF1D4D0325DE44ULL,0x0317D78502E9F040ULL,
0x034DBDD8032E1191ULL,0xFF8FF71B0323695CULL,0x037E26CA0320CF2BULL,0x02D7A36702C08E25ULL,0x02729FAE02BC1AC4ULL,0x026E72E00201BDF2ULL,0x0342D6C302FE7C7DULL,0x0392211F0353C75FULL,
0x01FE4C9E032B7E3EULL,0x030D975902AD4BE2ULL,0xFFB8A1CD03A90EBAULL,0x02EF961F03365B0DULL,0x038D09FB0320EE24ULL,0x0227C04D02D959CAULL,0x03C9A5BB02FC68E3ULL,0x02272020034ACB9EULL,
0x0353928B0187E903ULL,0x02E0D88B02BBFE8EULL,0x022A631B03010DA4ULL,0x03241A4302740414ULL,0x02D27CC0004C1110ULL,0x0368F1E7023C947CULL,0x02E5ECDC0382620DULL,0x02A518030362C4E0ULL,
0x0043FCAD005A3FA3ULL,0x012E34D10160FE41ULL,0x012DC73601FF58C9ULL,0x00A468BA0031B8B4ULL,0x0063F245017D5137ULL,0x00551AE20121FDC6ULL,0xFEC76A70004728A9ULL,0x001765DC004B67D0ULL,
0x01965AD70123B6D1ULL,0x012A2D91004721C8ULL,0x0020DFE400F15D61ULL,0xFF78591A0048B26CULL,0x00B1C6E6FFDC5158ULL,0x00CA89380036F103ULL,0x0179E1ED01FE3971ULL,0x013EC08500F68BD9ULL,
0x009A8CF50063FC26ULL,0x00BBB742015003D5ULL,0x0074E7AB007C064CULL,0x015D63DD0091B506ULL,0x012602140034FD51ULL,0x00BE4D4A006F6510ULL,0x009762B601191193ULL,0xFFCF00A9009F2851ULL,
0x008B611A01384904ULL,0x017466BD01343F19ULL,0x00ADC02500212669ULL,0x00555FEF012C336FULL,0x00757953010F9307ULL,0x007D1150016AE9B7ULL,0xFF779E2AFFCDEDCDULL,0x0138DB5D0031CA42ULL,
0x0060134C00DD5F4CULL,0x0080E0B100D2247DULL,0xFFE23650FF285D94ULL,0x00C02AFC00459710ULL,0x007A8DE1013ABA92ULL,0x006DE576005CC817ULL,0x00BB4826004EA6CEULL,0x00907ACF0099C1F3ULL,
0x00908F640041C6A7ULL,0x00A1880601BF36B8ULL,0x015E8C9200AABBF5ULL,0x010DD65501CD4E30ULL,0xFFFD37410071178FULL,0xFFF5A1B30120D633ULL,0x0079005100EEC6BDULL,0x01DD21A6009BEA28ULL,
0x002D921D010760E6ULL,0x019050ED015AA95AULL,0x01078469FFB6F875ULL,0x007FCBCAFFB1CE30ULL,0x007BD6BE00FE0673ULL,0x00A86F9900A7B691ULL,0x01313B8A000518E9ULL,0x003CBD2BFFFBA2E4ULL,
0x000C9222012F3825ULL,0x008807E100A86CA4ULL,0x00AE6704017A7423ULL,0x00CBF63BFFCC34E2ULL,0x013D97E40238E472ULL,0x02F2740700C6EB44ULL,0xFFE80ADF00BD4A89ULL,0x005CF5DD0097BFE6ULL,
0x00A8A623001ABE59ULL,0xFDEF598F001B4387ULL,0x00A5A1D5003E19DFULL,0x00A5695A00827FA5ULL,0x001486250095CD57ULL,0x007E549100B26E4BULL,0x00F6661201179EFCULL,0x00FA6E67FE081888ULL,
0x0108D0BB0081975AULL,0xFFE90BBF01EB8382ULL,0x0048557300C4684FULL,0x006ED25F003D5BB3ULL,0x01BE59CE000C11E7ULL,0x0054701B0038781EULL,0x004C3F83FF759C3EULL,0x011EF77500BBA1E1ULL,
0xFFE303B402336DD0ULL,0x00503131008F7AD2ULL,0x01F221FA00F5D553ULL,0x005DE64F016291F1ULL,0x007E243900E3D729ULL,0xFFE3F0ED004F2CD9ULL,0x007DFF3A00870675ULL,0x015DAE69003E4A44ULL,
0x00374146FF877383ULL,0x0175D8A6002E15A8ULL,0x0066B04200D21352ULL,0x005765580082D1F6ULL,0xFFF57D8F018D6FA2ULL,0x0140A0FE007BB47BULL,0x00D69BBF000A74C4ULL,0x0042C9D301413405ULL,
0x00B53D8F013C29FDULL,0x0097BD7700382F47ULL,0x009169B101937B9CULL,0x00A8CB1900C58EBDULL,0x00459536021786CCULL,0x001D154F011B5EF9ULL,0x0053F9FB0146828BULL,0x0012DF4000DCA55AULL,
0xFF24C1EF016E13FCULL,0x007F7FE600BD387CULL,0x0107F0DF0120669BULL,0x01139AD6012064FFULL,0x0052614600C85E1FULL,0x017B06AE0091D80FULL,0x010358C000C208B2ULL,0x003F363E013EBFADULL,
0x01D3A45900B13427ULL,0x0143A22900317288ULL,0x015B84F10046EBD4ULL,0x00951604014EB72BULL,0x00C0BDB500897059ULL,0x00CF5722001FF4F0ULL,0x000C63EAFF759B18ULL,0x0105EF6C020D748FULL,
0x00209AF400A5457BULL,0x00DDA80A012A9E4DULL,0x0026C62100EC55B8ULL,0x011D18EC00B428CCULL,0x01FF172E008D3EACULL,0x010C65FA003512C6ULL,0x00B0321BFFF7DC41ULL,0x0071A82B0152766AULL,
0x01425AF001AA7A7AULL,0x02DE61520122606CULL,0x0068190F008B808CULL,0x00E539B900DC972AULL,0x025310C501C25D24ULL,0x0065962A00FAE476ULL,0x00BF2971008D66DEULL,0x01F03D52011E6719ULL,
0x022171ED021CA47DULL,0x016C6BA101FF73E3ULL,0xFFE60FE3016437AEULL,0x00C27EE800229031ULL,0xFF9A26EF01220B07ULL,0x01EE58C8004F459DULL,0x010315150189BCA7ULL,0x011C43BA011E296DULL,
0xFFCA8CEB036072F1ULL,0x0095D6BB011CCE17ULL,0x02350D5901A90CB1ULL,0x00CC67DF00F48D15ULL,0x00881A7902DD25B0ULL,0x0189BD5C00FA3AFFULL,0x019D247D00CB08A9ULL,0x02A2B9B40199CB72ULL,
0x0175CB9E018E06A3ULL,0x01A3435E0107A19EULL,0x0107300F0056AF2DULL,0x00A595580034B051ULL,0x01DF5389011B55D1ULL,0x01CE0A650152123FULL,0x011005370122F9E5ULL,0x01951757018CC092ULL,
0x013DE06F01BB797DULL,0x0100FACA01481F57ULL,0x006F7A2DFFE7B59CULL,0x00DF693C0171C3D9ULL,0x0245F3C10186E8DEULL,0x01280AF9011C9303ULL,0x012B63B401A9DD81ULL,0x01B440CA00F09B39ULL,
0x00EF03E601D7D1A2ULL,0x016FC67E00E43931ULL,0x01B5714C020C5C06ULL,0x025B672402DD8CBDULL,0x0073779D0017804BULL,0x0141F55F01744371ULL,0x00F4DD0B015B7FE5ULL,0x0289B5830100298AULL,
0x01344C8801F7B8F9ULL,0x01A34ADD0188B0E3ULL,0x00974C580173D433ULL,0x015FF16B012A1A82ULL,0x00E6AB4F018FCA97ULL,0x013EA4E400B4CA5FULL,0x0133611F01617034ULL,0x012BB0FB00EE868EULL,
0x00E53102004B504EULL,0x022C47D5FFFA16C4ULL,0x00576C950112082EULL,0x0126663A00AC785CULL,0x009D665F019C4E5BULL,0x02036B1201B62F57ULL,0x01714F76FFD31393ULL,0x00F94DE800A7297CULL,
0x00CA579900FE9C37ULL,0x01438D1B01B12683ULL,0x009CC9FC014858FAULL,0x010DE86601C40971ULL,0x00FB8EE90119BD9BULL,0x00DC7E11FF81F600ULL,0x00A9D6A001244771ULL,0x00CEA5B0019EAB54ULL,
0x011817AD027FDE5AULL,0x02433D9E0141814DULL,0x006848F800CE6E38ULL,0x019AB9E500DDAE10ULL,0x00B1E92F012395BDULL,0x018C8F48016E9FCDULL,0x0174FBDA011501F6ULL,0x012048B101B235D4ULL,
0x011E7433014FA555ULL,0x0122C19900BD0553ULL,0x019F75FF028476DBULL,0x00A210D501276259ULL,0x0187BA9900FB2613ULL,0x0165A28500FBE356ULL,0x01151013015F1E25ULL,0xFF8941F601378DE9ULL,
0x014650AF0086F09EULL,0x00F0BC3702465EF9ULL,0x00BFE19701A7A4E2ULL,0x01081B8A011AD43BULL,0x00F5FE3801908242ULL,0xFFC26CA701AB6BCEULL,0x014A9F1D011A099AULL,0x022E250F0162EBADULL,
0x012819C701B235BBULL,0x0083F1A6017CEFCDULL,0x01C094AC00DB6DACULL,0x009F5F74026887ABULL,0x0128748F00BBE5CBULL,0x008885460186309EULL,0x01374A58008292AEULL,0x01A00927024DA35CULL,
0x0135F0E2026E9B3DULL,0x011A87250149C9BAULL,0x01B04E9A00A77650ULL,0x003D3F7601687B57ULL,0x0030E9EF016B989DULL,0x014802410105882FULL,0x011C446900FE2F92ULL,0x013E22DD00FC43A0ULL,
0x00C6F53900C104F7ULL,0xFFAF6A24013B2ED9ULL,0x021DE7610092192CULL,0x00A7BEEEFF840969ULL,0x015F305B011AC724ULL,0x018B5371012E8107ULL,0x008832F3004D5E13ULL,0x0100B8A101AB9D14ULL,
0x00282B52011D849FULL,0x02090BE700293745ULL,0x016E4EAF0138EF26ULL,0x00E2F4FC00ED581BULL,0x02187D4600D36EB7ULL,0x0067CD3D01161B31ULL,0x010305A0012DE287ULL,0x02205ABC01166449ULL,
0x03AC90DB02CFAB24ULL,0x0462D1ED033AF0B9ULL,0x03822849029C42F5ULL,0x024C9D6B03D8EF0FULL,0x0289685B01EC5A2FULL,0x011F8A2E03C0D34CULL,0x034B58F902FAE11FULL,0x028A8EA803814D3EULL,
0x03CAD8DE02627763ULL,0x02F386E101BEBD11ULL,0x03A6CB6D02CD43C9ULL,0x02287BE60282024CULL,0x03A1F4A7023F6FA5ULL,0x02C4A91303272504ULL,0x0241DD2702E20EF1ULL,0x02D8D230044D1F7CULL,
0x03430A06037CCF77ULL,0x0206DCF4034689CFULL,0x035EC1E903459D00ULL,0x02AA702D0254F3F2ULL,0x02FADFEF03B4DCAFULL,0x026BDCC601BD5DD5ULL,0x01E7AE54028CC6FBULL,0x0279AFD802D9B486ULL,
0x024A4ED8034B974AULL,0x0407210D02112AB8ULL,0x02329A9E02185763ULL,0x02BE783C02E2C8E6ULL,0x03537C9602722B4EULL,0x0343104C023AC0FCULL,0x0397A6ED02A2CFAEULL,0x02E6DC8903F7D94AULL,
0x0277D6A9037EB90EULL,0x02F88CB3021DFB20ULL,0x02AB85E8028CE30FULL,0x02024F3F02E9B4BBULL,0x038529EF03836DA4ULL,0x03B69EA5032A4230ULL,0x0390D39402C646CEULL,0x028452E902252673ULL,
0x02F81D6D02A9158DULL,0x020ED70D016F2591ULL,0x026208D40322573FULL,0x0392FA9C01BFEC6BULL,0x020F548C02988646ULL,0x032C9593024C8DA5ULL,0x01AEBF8E03F2137CULL,0x02FC04840303262DULL,
0x030CC368031177CEULL,0x0361BDC202A80126ULL,0x0479DDBD01A6E273ULL,0x02A11CAF02669EBBULL,0x027602D503552B1AULL,0x01F0C191031B5006ULL,0x02E1D695035BC3B6ULL,0x0232A58D0352D226ULL,
0x020174F8015A0371ULL,0x04501755008E3782ULL,0x01B25E3603B28BA0ULL,0x036A809B02A106C5ULL,0x02DB89B60272B65FULL,0x03D8078D024F901DULL,0x033B357102BF9FA6ULL,0x022CA6FF02D6B4CAULL,
0x026B506A02530CC2ULL,0x02CB0D54036F656EULL,0x0246DBCC02B21503ULL,0x02C8346402CADD73ULL,0x02E10CEF02BEAAF1ULL,0x028BE681041D9DB8ULL,0x032ABB2701F17568ULL,0x026F74BD04E3A59FULL,
0x02797A8201EEA159ULL,0x042F37F50350A49EULL,0x02D8F154029AFC89ULL,0x02AF4D1A023EAE1CULL,0x02C3112200E9461BULL,0x037F65D40259D7A8ULL,0x02840918026BF9CFULL,0x01E53224021F42DEULL,
0x02DB7D3B031B2FC3ULL,0x02A75BA2042B6D1AULL,0x01C34F2701B4BFEDULL,0x02A4FEBF03B9BD45ULL,0x02676E8102D8D9C4ULL,0x032E60E302FA85BBULL,0x02C3B1BE02DBA797ULL,0x01DB70280106AE1BULL,
0x025B70F5032706CFULL,0x0145E08E024FCFB6ULL,0x0194CE920295F0C1ULL,0x02B1836103003DD3ULL,0x0309F5BC033BEC27ULL,0x0316B737026C1E5FULL,0x029BEFCC028579C6ULL,0x02A71681045527C2ULL,
0x036D42930255B4A3ULL,0x033AA13A023CF5CDULL,0x040EA24303AFCB62ULL,0x022073B401E8A489ULL,0x02024CC100DC38C0ULL,0x0287E2C50330B95BULL,0x02A7DA5F0302FE9BULL,0x04D2FEA9033EFE29ULL,
0x033E42F903FF13C5ULL,0x02B3CBE3025E8A4AULL,0x0001FB6803117BB1ULL,0x02D571E6011D8865ULL,0x0246EEA40300C6ECULL,0x038E1BED02ABBE9CULL,0x02BD3E420185BE4DULL,0x0314E5EF01182DC6ULL,
0x026262D303884EEFULL,0x02198524037A0CDFULL,0x033AC533029FC244ULL,0x020F2B9F03BC58CFULL,0x031F5984048AF18BULL,0x0315D9C802A9A73DULL,0x032AD34803E2872CULL,0x029F6B0E00F8286BULL,
0x01C7096002BB3944ULL,0x006ACCA302487FF8ULL,0x0479009002C85101ULL,0x03AA4136021388C2ULL,0x00358CEA02998040ULL,0x01B34F1E03066235ULL,0x045EECC102C2B259ULL,0x01FB97C7010A7C21ULL,
0xFD6E5AC6FB458DA1ULL,0xFE9A725FFE8AA706ULL,0xFD46DE68FD3EF8BCULL,0xFDF49B3AFC0AFB77ULL,0xFD56A9C1FF9727ECULL,0xFC69BF8CFE9A725FULL,0xFFEE065500254E0CULL,0xFCFFCB58FD6E5AC6ULL,
0xFD6E5AC6FD2747B7ULL,0xFD177C5EFE4393F6ULL,0x00DAF08AFD177C5EULL,0xFDFC80E6FC42432EULL,0xFEBA0910FDD50488ULL,0xFDD50488FEE1856EULL,0xFFFDD1AEFDAD882AULL,0xFE7ADBADFD4EC415ULL,
0xFE82C159FE7ADBADULL,0xFCC883A1FD177C5EULL,0xFDDCEA34FE4B79A2ULL,0xFDBD5383FDBD5383ULL,0xFF8F4240FC42432EULL,0xFE8AA706FC71A539ULL,0xFD8DF178FDF49B3AULL,0xFD3EF8BCFE72F600ULL,
0xFDAD882AFC71A539ULL,0xFF307E2BFE0C4C3FULL,0xFE1431EBFCB8B849ULL,0xFD177C5EFCB8B849ULL,0xFE1C1798FCFFCB58ULL,0xFEAA3DB7FDDCEA34ULL,0xFD764073FBFB301EULL,0xFDE4CFE1FD1F620AULL,
0xFC71A539FC22AC7CULL,0xFD764073FD3EF8BCULL,0xFD3EF8BCFDECB58DULL,0xFC71A539FDE4CFE1ULL,0xFD46DE68FD764073ULL,0xFD177C5EFC69BF8CULL,0xFC0315CBFD37130FULL,0xFD07B105FD46DE68ULL,
0xFEB22364FD177C5EULL,0xFBC3E867FF404983ULL,0xFD4EC415FCB0D29CULL,0xFCC883A1FD177C5EULL,0xFD6E5AC6FD764073ULL,0xFDF49B3AFE4393F6ULL,0xFD8DF178FE632AA8ULL,0xFD3EF8BCFB2DDC9BULL,
0xFCB8B849FB9C6C09ULL,0xFE23FD44FB1E1142ULL,0xFCE81A53FE928CB2ULL,0xFE632AA8FC798AE5ULL,0xFCB0D29CFB8CA0B0ULL,0xFD66751AFC59F433ULL,0xFCD84EFAFE632AA8ULL,0xFE046692FDD50488ULL,
0xFD56A9C1FD46DE68ULL,0xFDE4CFE1FD37130FULL,0xFE7ADBADFC1AC6D0ULL,0xFC4A28DBFD177C5EULL,0xFC798AE5FE1431EBULL,0xFCE81A53FE4393F6ULL,0xFCF7E5ACFDA5A27DULL,0xFE2BE2F1FDC5392FULL,
0xFCF00000FD2F2D63ULL,0xFD95D724FC69BF8CULL,0xFD5E8F6DFDAD882AULL,0xFCD84EFAFB6D09FFULL,0xFCB0D29CFC89563EULL,0xFD2747B7FE1C1798ULL,0xFE2BE2F1FD7E261FULL,0xFD56A9C1FC2A9229ULL,
0xFC59F433FC520E87ULL,0xFCB8B849FF404983ULL,0xFC520E87FDFC80E6ULL,0xFC42432EFCB0D29CULL,0xFD0F96B1FC71A539ULL,0xFCA8ECF0FCFFCB58ULL,0xFB7CD558FDC5392FULL,0xFD6E5AC6FD0F96B1ULL,
0xFE7ADBADFE1431EBULL,0xFCB0D29CFC1AC6D0ULL,0xFC4A28DBFE3BAE49ULL,0xFD46DE68FD95D724ULL,0xFC798AE5FC61D9E0ULL,0xFB5558F9FCF7E5ACULL,0xFCC883A1FEC1EEBDULL,0xFDECB58DFA705471ULL,
0xFE535F4FFDA5A27DULL,0xFBCBCE14FC520E87ULL,0xFD1F620AFCC883A1ULL,0xFCB8B849FC61D9E0ULL,0xFC817092FCE81A53ULL,0xFD8DF178FC0AFB77ULL,0xFC992197FDDCEA34ULL,0xFD5E8F6DFCF7E5ACULL,
0xFC3277D5FC798AE5ULL,0xFD860BCCFD764073ULL,0xFC520E87FBB41D0EULL,0xFDCD1EDBFF482F30ULL,0xFB74EFABFD1F620AULL,0xFCF7E5ACFD95D724ULL,0xFDD50488FB5D3EA6ULL,0xFE1431EBFDAD882AULL,
0xFDFC80E6FC992197ULL,0xFCA10743FCB8B849ULL,0xFB5D3EA6FC1AC6D0ULL,0xFCD0694EFD7E261FULL,0xFD6E5AC6FCFFCB58ULL,0xFD0F96B1FCFFCB58ULL,0xFD6E5AC6FD7E261FULL,0xFBC3E867FC12E124ULL,
0xFCA8ECF0FCF7E5ACULL,0xFB7CD558FE6B1054ULL,0xFD2747B7FD2747B7ULL,0xFD1F620AFDECB58DULL,0xFD2747B7FEE96B1BULL,0xFD3EF8BCFE928CB2ULL,0xFD2F2D63FCF7E5ACULL,0xFC59F433FC42432EULL,
0xFCE81A53FB5558F9ULL,0xFC61D9E0FD3EF8BCULL,0xFC817092FDF49B3AULL,0xFBAC3762FCF7E5ACULL,0xFCA10743FDD50488ULL,0xFCFFCB58FD2F2D63ULL,0xFB3DA7F4FC1AC6D0ULL,0xFDBD5383FB3DA7F4ULL,
0xFE40BA13FDC14EF0ULL,0xFFB704CB025BEDF8ULL,0xFF6761D5FBDB8678ULL,0xFF27AC43FE806FA5ULL,0xFE88665700E5A340ULL,0xFF8F335000465D53ULL,0x004E5406FDD93306ULL,0xFE50A77800465D53ULL,
0x01A4C3F5FD1A1251ULL,0xFD0A24ED02D36269ULL,0xFF1FB591022C25CBULL,0x008E0997FFD6DF94ULL,0xFFC6F23001354636ULL,0x012D4F840293ACD8ULL,0xFF577471FE886657ULL,0x010D74BBFF47870CULL,
0xFD220903003E66A1ULL,0x00169526FEC81BE9ULL,0x00169526FF6F5887ULL,0xFEA84120FC6ADF00ULL,0x026BDB5C00BDD1C5ULL,0xFE9853BCFE905D09ULL,0x00A5EDAEFEA04A6EULL,0xFD61BE9500ED99F2ULL,
0xFEE00000FE28D5FDULL,0xFFB704CB00465D53ULL,0xFEB82E84FE18E898ULL,0xFE40BA13FDC14EF0ULL,0xFEF7E416FED0129BULL,0xFF9F20B502045450ULL,0xFEA04A6EFEC02537ULL,0xFFF6BA5DFE806FA5ULL,
0xFF8F335001A4C3F5ULL,0xFF774F3A00ED99F2ULL,0xFE28D5FDFE708240ULL,0xFCCA6F5B009DF6FCULL,0xFF3799A8FCA29DE0ULL,0xFEA84120FEE00000ULL,0xFEFFDAC8FF8F3350ULL,0xFEE7F6B2FF3799A8ULL,
0x00169526FDA17427ULL,0xFFDED647012558D1ULL,0xFFCEE8E200366FEFULL,0xFD9186C2FF9F20B5ULL,0xFF17BEDFFFB704CBULL,0xFEF7E416FFD6DF94ULL,0xFF3799A800BDD1C5ULL,0xFEB037D2FF8F3350ULL,
0xFF5F6B23FF0FC82DULL,0xFEF7E416FF47870CULL,0xFF6761D501BCA80CULL,0x00C5C877FF873C9EULL,0xFF4F7DBFFF8F3350ULL,0x004E540600564AB8ULL,0xFF3F905AFEB82E84ULL,0xFE688B8E00A5EDAEULL,
0x02045450FE48B0C5ULL,0xFE708240FD997D75ULL,0xFF5F6B23FED0129BULL,0xFDE129B9FF9F20B5ULL,0xFF6761D5FFC6F230ULL,0xFED0129BFFE6CCF9ULL,0xFF774F3AFCDA5CBFULL,0xFFE6CCF9FFFEB10FULL,
0xFDD93306FD9186C2ULL,0xFEB82E84FD997D75ULL,0x00564AB8FF07D17BULL,0xFE806FA5FE50A778ULL,0xFEF7E416FF3799A8ULL,0xFE9853BCFDE129B9ULL,0xFF47870CFEE7F6B2ULL,0xFD49DA7EFEB82E84ULL,
0xFF774F3AFF17BEDFULL,0xFE9853BCFF5F6B23ULL,0xFF7F45ECFE50A778ULL,0xFE905D09FFB704CBULL,0xFE806FA5FF07D17BULL,0xFDF1171DFE806FA5ULL,0xFF577471FCAA9492ULL,0xFED0129BFDC945A2ULL,
0x01D48C22FE30CCAFULL,0xFF07D17BFE6094DCULL,0xFDE9206BFE20DF4AULL,0xFED8094DFEB82E84ULL,0xFF17BEDFFE6094DCULL,0xFE688B8EFEC81BE9ULL,0xFDB1618BFCEA4A24ULL,0xFE589E2AFF17BEDFULL,
0xFE38C361FEB82E84ULL,0xFEF7E416FD997D75ULL,0xFE9853BCFE7878F3ULL,0xFE20DF4AFDC14EF0ULL,0xFF3F905AFEE00000ULL,0xFDD13C54FF577471ULL,0xFF9F20B5FE50A778ULL,0xFF7F45ECFED8094DULL,
0x001E8BD8FE40BA13ULL,0xFE7878F3FE28D5FDULL,0xFE6094DCFFF6BA5DULL,0xFDF90DCFFC7ACC65ULL,0xFE18E898FE7878F3ULL,0xFE10F1E6FE10F1E6ULL,0xFED8094DFED0129BULL,0xFE688B8EFEA84120ULL,
0xFED8094DFFFEB10FULL,0xFE886657FEC02537ULL,0xFF3799A8FE806FA5ULL,0xFE50A778FE6094DCULL,0xFE08FB34FF0FC82DULL,0xFE50A778FEA04A6EULL,0xFF6761D5FF17BEDFULL,0xFE905D09FE708240ULL,
0xFEF7E416FD997D75ULL,0xFED0129BFF972A03ULL,0xFE08FB34FEC02537ULL,0x012D4F84FFA71767ULL,0xFDF90DCF01057E09ULL,0xFF6F5887FD29FFB6ULL,0xFEFFDAC8FE905D09ULL,0xFE50A778FE589E2AULL,
0xFFD6DF94FF577471ULL,0xFE18E898FFB704CBULL,0xFF17BEDFFF3F905AULL,0xFF7F45ECFD41E3CCULL,0xFEB82E84FF07D17BULL,0xFE10F1E6FEE7F6B2ULL,0xFDC945A2FEEFED64ULL,0x008E0997FF6761D5ULL,
0xFF40D22DFDA00000ULL,0x003AE9E2FEF5CB11ULL,0xFF59D48CFDC9AE9EULL,0xFD65A522FD8F53C0ULL,0xFEED74F1FE46BA78ULL,0xFC8CE5ECFEFE2130ULL,0xFE2DB819FCCF96E9ULL,0xFD97A9E0FD22F425ULL,
0xFF0ECD70FD4CA2C3ULL,0xFE78BF36FDDA5ADDULL,0xFDA00000FE9A17B5ULL,0xFE4F1098FC0783F1ULL,0xFE5766B8FF622AACULL,0xFE896B75FE2DB819ULL,0xFDB9025EFE3E6459ULL,0xFE706916FE46BA78ULL,
0xFE2DB819FF17238FULL,0xFEDCC8B2FE360E39ULL,0xFE5766B8FDB0AC3FULL,0xFD1A9E05FDD204BDULL,0xFE78BF36FE14B5BAULL,0xFCC740C9FC8CE5ECULL,0xFE91C195FDE2B0FDULL,0xFD3BF684FE5FBCD7ULL,
0xFD6DFB42FDB9025EULL,0xFE2DB8190008E525ULL,0xFD97A9E0FDB0AC3FULL,0xFDB9025EFDDA5ADDULL,0xFD3BF684FD33A064ULL,0x01C2B9B1FF59D48CULL,0xFDE2B0FDFDC9AE9EULL,0xFE360E39FDB9025EULL,
0xFE896B75FD019BA6ULL,0xFCCF96E9FD09F1C6ULL,0xFED47292FDD204BDULL,0xFE78BF36FF942F6AULL,0xFD8F53C0FD7EA781ULL,0xFDB0AC3FFC7C39ACULL,0xFD65A522FD7EA781ULL,0xFE3E6459FD444CA4ULL,
0xFC28DC70FE0C5F9BULL,0xFE896B75FEE51ED1ULL,0xFDC9AE9EFCA5E84AULL,0xFDEB071CFC6B8D6DULL,0xFE811556FE6812F7ULL,0xFF3025EEFCE04328ULL,0xFC9D922BFE1D0BDAULL,0xFE706916FD33A064ULL,
0xFC8CE5ECFDD204BDULL,0xFE811556FD4CA2C3ULL,0xFD54F8E3FF1F79AFULL,0xFE46BA78FCF0EF67ULL,0xFC9D922BFDC9AE9EULL,0xFC528B0EFDE2B0FDULL,0xFC73E38DFDA8561FULL,0xFDC1587EFFB587E8ULL,
0xFE706916FD33A064ULL,0xFD1A9E05FD97A9E0ULL,0xFE0C5F9BFD4CA2C3ULL,0xFD765161FCA5E84AULL,0xFE78BF36FC8CE5ECULL,0xFDA8561FFF067750ULL,0xFD97A9E0FE2561FAULL,0xFFDF3686FD54F8E3ULL,
0xFD97A9E0FDEB071CULL,0xFD65A522FD22F425ULL,0xFDC9AE9EFD65A522ULL,0xFD33A064FD86FDA1ULL,0xFD2B4A45FCD7ED08ULL,0xFDB0AC3FFDD204BDULL,0xFDC1587EFD7EA781ULL,0xFE14B5BAFD97A9E0ULL,
0xFD8F53C0FBDDD553ULL,0xFE896B75FE2561FAULL,0xFDF35D3CFDB0AC3FULL,0xFE04097BFCF94587ULL,0xFF17238FFD1A9E05ULL,0xFDE2B0FDFD33A064ULL,0xFD3BF684FDEB071CULL,0xFD1A9E05FC28DC70ULL,
0xFD5D4F02FDA00000ULL,0xFFDF3686FD54F8E3ULL,0xFD444CA4FD765161ULL,0xFD6DFB42FD1A9E05ULL,0xFD65A522FD22F425ULL,0xFDC9AE9EFDC1587EULL,0xFD97A9E0FDF35D3CULL,0xFD86FDA1FE5FBCD7ULL,
0xFE04097BFD2B4A45ULL,0xFCD7ED08FDB9025EULL,0xFDEB071CFD019BA6ULL,0xFD1A9E05FD019BA6ULL,0xFCAE3E6AFCC740C9ULL,0xFDFBB35CFDC9AE9EULL,0xFCD7ED08FD86FDA1ULL,0xFE811556FD444CA4ULL,
0xFDC1587EFDC9AE9EULL,0xFD33A064FDE2B0FDULL,0xFD97A9E0FE3E6459ULL,0xFDFBB35CFD54F8E3ULL,0xFD86FDA1FE04097BULL,0xFCCF96E9FDE2B0FDULL,0xFD86FDA1FDC1587EULL,0xFD8F53C0FF387C0EULL,
0xFD33A064FD6DFB42ULL,0xFDC1587EFD8F53C0ULL,0xFD4CA2C3FD1247E6ULL,0xFCCF96E9FD8F53C0ULL,0xFD8F53C0FD86FDA1ULL,0xFE9A17B5FE04097BULL,0xFEC3C653FD86FDA1ULL,0xFD22F425FD33A064ULL,
0xFD1247E6FD8F53C0ULL,0xFDF35D3CFD3BF684ULL,0xFD54F8E3FE2561FAULL,0xFD86FDA1FD7EA781ULL,0xFD86FDA1FECC1C72ULL,0xFC208650FD8F53C0ULL,0xFD444CA4FD765161ULL,0xFD8F53C0FCE04328ULL,
0xFDA8561FFC9D922BULL,0xFDC1587EFDA00000ULL,0xFD1A9E05FDB0AC3FULL,0xFCC740C9FDB9025EULL,0xFE4F1098FCD7ED08ULL,0xFDC1587EFCAE3E6AULL,0xFE4F1098FD33A064ULL,0xFD8F53C0FD33A064ULL,
0xFCDE1F35FD047578ULL,0xFD1A5D9FFD387CD4ULL,0xFD0F698BFC810491ULL,0xFD07327DFC9172AEULL,0xFCDB6230FCDE1F35ULL,0xFCDB6230FD7FAF51ULL,0xFD01B873FCDB6230ULL,0xFCD5E826FCD32B21ULL,
0xFCE91348FCF4075BULL,0xFD1A5D9FFC76107DULL,0xFD1D1AA4FD7CF24CULL,0xFC893B9FFCDB6230ULL,0xFD4BA7F6FD01B873ULL,0xFCD8A52BFD1FD7A8ULL,0xFCAF91E3FCB24EE7ULL,0xFE089A43FCC2BD04ULL,
0xFCB50BECFD07327DULL,0xFCA75AD4FC3F4C1DULL,0xFCCAF413FC83C195ULL,0xFC76107DFC6DD96FULL,0xFD2294ADFCF14A56ULL,0xFCF98165FC9C66C1ULL,0xFC2EDE00FCA49DCFULL,0xFCE3993EFCCAF413ULL,
0xFCB7C8F1FCEE8D52ULL,0xFCE91348FCEE8D52ULL,0xFCAF91E3FC893B9FULL,0xFCDB6230FCD32B21ULL,0xFCC8370EFD0CAC87ULL,0xFCE0DC39FD0CAC87ULL,0xFCE3993EFC78CD82ULL,0xFCCAF413FC7B8A87ULL,
0xFCD8A52BFCCDB118ULL,0xFCC57A09FCD5E826ULL,0xFCD32B21FC893B9FULL,0xFCDB6230FD0F698BULL,0xFCDB6230FC44C626ULL,0xFCC2BD04FCE65643ULL,0xFC9C66C1FD1A5D9FULL,0xFC5AAE4DFCBD42FBULL,
0xFD17A09AFC9F23C6ULL,0xFC345809FCC00000ULL,0xFC83C195FCEE8D52ULL,0xFC893B9FFCD32B21ULL,0xFC810491FCD06E1CULL,0xFD0F698BFCE0DC39ULL,0xFCC2BD04FE1BC564ULL,0xFD35BFCFFCB50BECULL,
0xFCF4075BFC76107DULL,0xFD3DF6DDFC83C195ULL,0xFD2D88C1FD3302CAULL,0xFCA1E0CAFCDE1F35ULL,0xFC78CD82FCE91348ULL,0xFCEE8D52FD07327DULL,0xFC9C66C1FC942FB2ULL,0xFC4FBA3AFD09EF82ULL,
0xFCDE1F35FCBA85F6ULL,0xFCA49DCFFC685F65ULL,0xFC99A9BCFCB7C8F1ULL,0xFCC00000FCC2BD04ULL,0xFC6DD96FFCAF91E3ULL,0xFCCDB118FCACD4DEULL,0xFCACD4DEFD0F698BULL,0xFD1D1AA4FC9C66C1ULL,
0xFCACD4DEFC7E478CULL,0xFCDB6230FCC2BD04ULL,0xFCE0DC39FCBD42FBULL,0xFC76107DFCAA17D9ULL,0xFCF14A56FCE0DC39ULL,0xFCA1E0CAFCD8A52BULL,0xFC867E9AFCA1E0CAULL,0xFC810491FC96ECB7ULL,
0xFCA75AD4FCF6C460ULL,0xFCB7C8F1FD387CD4ULL,0xFBFAD6A4FC37150EULL,0xFC7E478CFCBA85F6ULL,0xFCEE8D52FCCDB118ULL,0xFC685F65FC9C66C1ULL,0xFC9F23C6FC26A6F1ULL,0xFC76107DFCCDB118ULL,
0xFC83C195FCB7C8F1ULL,0xFD07327DFC9F23C6ULL,0xFCCAF413FD07327DULL,0xFC52773FFCA49DCFULL,0xFCAA17D9FCB50BECULL,0xFCBA85F6FCB24EE7ULL,0xFCBA85F6FCCAF413ULL,0xFCC00000FCD06E1CULL,
0xFC867E9AFCE3993EULL,0xFCE91348FCCDB118ULL,0xFC76107DFCF14A56ULL,0xFCBD42FBFCCDB118ULL,0xFCEBD04DFC96ECB7ULL,0xFCDB6230FCA49DCFULL,0xFCDB6230FCB7C8F1ULL,0xFCC00000FCAA17D9ULL,
0xFC8EB5A9FC735378ULL,0xFC76107DFCCDB118ULL,0xFCA75AD4FCAF91E3ULL,0xFC52773FFC9172AEULL,0xFCDB6230FCC00000ULL,0xFCC8370EFCC8370EULL,0xFCD06E1CFC5D6B52ULL,0xFCB50BECFCB24EE7ULL,
0xFCCAF413FCBD42FBULL,0xFC83C195FD07327DULL,0xFCCDB118FC8EB5A9ULL,0xFCC2BD04FCCDB118ULL,0xFCA49DCFFCE65643ULL,0xFCB24EE7FC553443ULL,0xFCD5E826FCA49DCFULL,0xFCB7C8F1FC7B8A87ULL,
0xFC99A9BCFCBD42FBULL,0xFD14E395FCB7C8F1ULL,0xFC685F65FC8BF8A4ULL,0xFCCDB118FCCAF413ULL,0xFCDB6230FCE91348ULL,0xFC9172AEFCDE1F35ULL,0xFCD06E1CFCBA85F6ULL,0xFCCAF413FCF6C460ULL,
0xFCF4075BFCD8A52BULL,0xFCD32B21FCF14A56ULL,0xFC8EB5A9FCE65643ULL,0xFCE3993EFC5D6B52ULL,0xFC212CE8FCBD42FBULL,0xFCA75AD4FCB24EE7ULL,0xFD17A09AFCD06E1CULL,0xFCDE1F35FCAA17D9ULL,
0xFE16E492FDF2EC92ULL,0xFF3BC800FEBB5249ULL,0xFE077A48FE16E492ULL,0xFEE99125FE6E3EDBULL,0xFED5036EFDD93B6DULL,0xFE0C9DB6FEC075B7ULL,0xFE9C7DB7FE16E492ULL,0xFDC4ADB6FE0C9DB6ULL,
0xFDB01FFFFDE38248ULL,0xFEE99125FE400000ULL,0xFDE3824800CC936FULL,0xFE9C7DB7FF2C5DB7ULL,0xFE3ADC92FE400000ULL,0xFDC9D124FF36A493ULL,0xFE11C124FEB62EDBULL,0xFEB10B6EFDF80FFFULL,
0xFEABE800FF17D000ULL,0xFEC59925FE87F000ULL,0xFE63F800FEA6C492ULL,0xFE4A46DBFE45236DULL,0xFED5036EFE400000ULL,0xFE3095B6FE400000ULL,0xFE9236DBFE35B924ULL,0xFE0C9DB6FEB10B6EULL,
0xFE16E492FD779A48ULL,0xFDF2EC92FEA6C492ULL,0xFE59B124FE736249ULL,0xFE3ADC92FE077A48ULL,0xFDC9D124FF034249ULL,0xFF83B801FE9236DBULL,0xFE16E492FE077A48ULL,0xFE548DB6FE82CC92ULL,
0xFE212B6DFE264EDBULL,0xFE4F6A49FE9C7DB7ULL,0xFDFD336DFE6E3EDBULL,0xFEE99125FF36A493ULL,0xFDF2EC92FE3095B6ULL,0xFE4A46DBFE45236DULL,0xFE691B6DFE2B7249ULL,0xFE5ED492FF12AC92ULL,
0xFEDA26DBFE400000ULL,0xFE691B6DFE4F6A49ULL,0xFE691B6DFE400000ULL,0xFE3ADC92FE9236DBULL,0xFE35B924FE35B924ULL,0xFE45236DFE5ED492ULL,0xFEA1A124FEABE800ULL,0xFE077A48FE4A46DBULL,
0xFE2B7249FE548DB6ULL,0xFE87F000FDE38248ULL,0xFEA1A124FED5036EULL,0xFE400000FDC4ADB6ULL,0xFE2B7249FE3095B6ULL,0xFE59B124FE0256DBULL,0xFE691B6DFE3095B6ULL,0xFE9C7DB7FF40EB6EULL,
0xFE35B924FE548DB6ULL,0xFE212B6DFE16E492ULL,0xFE87F000FE400000ULL,0xFE264EDBFE2B7249ULL,0xFE0256DBFDF2EC92ULL,0xFDE38248FE63F800ULL,0xFE212B6DFE45236DULL,0xFEE99125FE16E492ULL,
0xFE1C07FFFE736249ULL,0xFE400000FE3ADC92ULL,0xFE7DA924FE1C07FFULL,0xFE4A46DBFE7885B7ULL,0xFE3ADC92FE077A48ULL,0xFE45236DFE3ADC92ULL,0xFE35B924FE16E492ULL,0xFECABC92FE2B7249ULL,
0xFE691B6DFE82CC92ULL,0xFE077A48FE3095B6ULL,0xFE0C9DB6FE3ADC92ULL,0xFE3ADC92FE9236DBULL,0xFE5ED492FE212B6DULL,0xFE11C124FE45236DULL,0xFE212B6DFE736249ULL,0xFE3095B6FE3095B6ULL,
0xFE2B7249FE3095B6ULL,0xFE400000FE16E492ULL,0xFE4F6A49FD81E123ULL,0xFE1C07FFFE35B924ULL,0xFE87F000FE3095B6ULL,0xFE45236DFE3095B6ULL,0xFE63F800FE16E492ULL,0xFE400000FE400000ULL,
0xFE0C9DB6FE35B924ULL,0xFE4A46DBFE11C124ULL,0xFE1C07FFFE4A46DBULL,0xFE63F800FE077A48ULL,0xFE548DB6FE3ADC92ULL,0xFDE38248FE63F800ULL,0xFE45236DFDEDC924ULL,0xFE35B924FE2B7249ULL,
0xFE691B6DFE3095B6ULL,0xFE4F6A49FE5ED492ULL,0xFE4F6A49FE4A46DBULL,0xFE548DB6FE7DA924ULL,0xFE6E3EDBFE3095B6ULL,0xFDF2EC92FE212B6DULL,0xFE45236DFE7DA924ULL,0xFE212B6DFE3095B6ULL,
0xFE264EDBFE3095B6ULL,0xFE4A46DBFE11C124ULL,0xFE45236DFDFD336DULL,0xFE45236DFDE38248ULL,0xFE0256DBFDE8A5B6ULL,0xFE548DB6FE45236DULL,0xFE87F000FE4F6A49ULL,0xFE59B124FE400000ULL,
0xFE2B7249FE5ED492ULL,0xFD1B1C91FE3095B6ULL,0xFE35B924FE35B924ULL,0xFDDE5EDBFE3ADC92ULL,0xFE35B924FE264EDBULL,0xFE3095B6FE45236DULL,0xFE400000FE264EDBULL,0xFE82CC92FE35B924ULL,
0xFE212B6DFE548DB6ULL,0xFDD93B6DFDFD336DULL,0xFE4A46DBFE16E492ULL,0xFE59B124FE63F800ULL,0xFE59B124FE736249ULL,0xFE4A46DBFE59B124ULL,0xFE400000FE264EDBULL,0xFE6E3EDBFE3ADC92ULL,
0x02671C0902600000ULL,0x02671C09022003ABULL,0x026E38120258E3F6ULL,0x0291C4410258E3F6ULL,0x0298E04B026E3812ULL,0x0258E3F60291C441ULL,0x02438FDA02600000ULL,0x0251C7ED02600000ULL,
0x0351B940026E3812ULL,0x0258E3F602B55071ULL,0x0260000002FC68CFULL,0x02CAA48D0275541CULL,0x02671C09024AABE3ULL,0x02D1C096026E3812ULL,0x02438FDA02600000ULL,0x02C38883023557C7ULL,
0x024AABE30335491AULL,0x026000000251C7EDULL,0x0260000002438FDAULL,0x023557C70258E3F6ULL,0x02B55071026E3812ULL,0x0298E04B0275541CULL,0x02671C0902671C09ULL,0x026E3812027C7025ULL,
0x02671C090258E3F6ULL,0x0258E3F602671C09ULL,0x0298E04B0251C7EDULL,0x02438FDA0258E3F6ULL,0x01A7270B01AE4314ULL,0x026E38120103A232ULL,0x02438FDA02600000ULL,0x024AABE302DFF8A9ULL,
0x0251C7ED023557C7ULL,0x02671C0902438FDAULL,0x0258E3F60275541CULL,0x01FC777C030384D8ULL,0x022E3BBE01EE3F69ULL,0x02671C090258E3F6ULL,0x0260000002671C09ULL,0x0251C7ED02600000ULL,
0x027C70250251C7EDULL,0x027C702501F55B72ULL,0x02600000027C7025ULL,0x02DFF8A9027C7025ULL,0x02600000024AABE3ULL,0x02438FDA027C7025ULL,0x02438FDA0291C441ULL,0x02838C2F0258E3F6ULL,
0x02BC6C7A024AABE3ULL,0x0260000002600000ULL,0x05E6E8AC02BC6C7AULL,0x0251C7ED02838C2FULL,0x023C73D002B55071ULL,0x02438FDA0251C7EDULL,0x0218E7A102600000ULL,0x0260000002DFF8A9ULL,
0x02CAA48D0275541CULL,0x0351B940024AABE3ULL,0x02271FB402671C09ULL,0x02671C090251C7EDULL,0x02671C0902600000ULL,0x028AA8380218E7A1ULL,0x0251C7ED023557C7ULL,0x023557C702600000ULL,
0x0291C44102600000ULL,0x024AABE3026E3812ULL,0x0258E3F6023C73D0ULL,0x026000000258E3F6ULL,0x02600000027C7025ULL,0x02600000022E3BBEULL,0x0258E3F60291C441ULL,0x0251C7ED02671C09ULL,
0x0258E3F6023C73D0ULL,0x02671C09026E3812ULL,0x027C7025023557C7ULL,0x01D1CF430258E3F6ULL,0x022003AB02B55071ULL,0x0260000002671C09ULL,0x0260000002600000ULL,0x0260000002600000ULL,
0x0260000002600000ULL,0x0258E3F60251C7EDULL,0x02600000024AABE3ULL,0x02A7185E0298E04BULL,0x0260000002600000ULL,0x026000000258E3F6ULL,0x0318D8F50258E3F6ULL,0x02600000026E3812ULL,
0x0260000002600000ULL,0x0258E3F602671C09ULL,0x02AE346702600000ULL,0x0258E3F602600000ULL,0x02600000026E3812ULL,0x027C7025024AABE3ULL,0x028AA838023C73D0ULL,0x0251C7ED02600000ULL,
0x02671C090298E04BULL,0x023C73D0028AA838ULL,0x0260000002438FDAULL,0x0251C7ED0218E7A1ULL,0x024AABE302271FB4ULL,0x02671C09024AABE3ULL,0x024AABE302438FDAULL,0x0260000002600000ULL,
0x0258E3F601E00756ULL,0x0251C7ED02600000ULL,0x02B5507102600000ULL,0x023C73D002C38883ULL,0x024AABE3023557C7ULL,0x023C73D00258E3F6ULL,0x0251C7ED00E01603ULL,0x026E38120258E3F6ULL,
0x029FFC54024AABE3ULL,0x0251C7ED0251C7EDULL,0x0298E04B02B55071ULL,0x0251C7ED0251C7EDULL,0x0260000002D8DCA0ULL,0x026000000251C7EDULL,0x0258E3F60251C7EDULL,0x0260000001EE3F69ULL,
0x01F55B72024AABE3ULL,0x0275541C028AA838ULL,0x0218E7A102600000ULL,0x02A7185E01F55B72ULL,0x027C70250258E3F6ULL,0x027C7025023557C7ULL,0x0258E3F602F54CC5ULL,0x02671C090258E3F6ULL,
0xFCC53C27FD5475F9ULL,0xFD2B8A06F92C7F51ULL,0xFD5475F9FD68EBF2ULL,0xFDF825C4FC736442ULL,0xFD17140DFD5475F9ULL,0xFD5475F9FD400000ULL,0xFD68EBF2FA73DEE7ULL,0xFD91D7E5FD5475F9ULL,
0xF940F54AFF2B0F61ULL,0xFD400000FEEDAD75ULL,0xFD029E13FB92528AULL,0xFD400000FD400000ULL,0xFD5475F9FDBAC3D8ULL,0xFDBAC3D8FD91D7E5ULL,0xFD7D61ECFCD9B221ULL,0xF7E51FBAF903935EULL,
0xFD17140DF7F995B4ULL,0xFDCF39D1FE9BD58FULL,0xFC4A784FFD400000ULL,0xFD91D7E5FD5475F9ULL,0xFD400000FD68EBF2ULL,0xFD2B8A06FD400000ULL,0xFD400000FD2B8A06ULL,0xFD7D61ECFE0C9BBDULL,
0xFD400000FCEE281AULL,0xFD5475F9FDCF39D1ULL,0xFD91D7E5FD5475F9ULL,0xFD029E130271F452ULL,0xFD5475F9FC736442ULL,0xFD5475F9FCD9B221ULL,0xFD68EBF2076686B8ULL,0xFA9CCADAFB7DDC91ULL,
0xFC736442FD91D7E5ULL,0xFD029E13FD400000ULL,0xFEC4C182FD400000ULL,0xFC87DA3BF8EF1D64ULL,0xFD400000FBF8A069ULL,0xFCC53C27FD17140DULL,0xFCEE281AFE875F96ULL,0xFEB04B89FB0318B9ULL,
0xFF68714DFD5475F9ULL,0xFD400000FD400000ULL,0x00AFD0E3FE0C9BBDULL,0xF89D457FFF3F855AULL,0xFD2B8A06FD68EBF2ULL,0xFF3F855AFD2B8A06ULL,0xFCD9B221FCD9B221ULL,0xFD68EBF2FE2111B7ULL,
0xFD5475F9FD5475F9ULL,0xFD68EBF2FE875F96ULL,0xFD400000FD5475F9ULL,0xFDCF39D1FD400000ULL,0xFD5475F9FB2C04ABULL,0xFD68EBF2FD17140DULL,0xFC5EEE48FFE33525ULL,0xFD5475F9F89D457FULL,
0xFDCF39D1FE3587B0ULL,0xF8B1BB78FD5475F9ULL,0xFD2B8A06FD400000ULL,0xFE3587B0FD17140DULL,0xFD68EBF2FD400000ULL,0xFF169968FC87DA3BULL,0xFD17140DFD5475F9ULL,0xFDA64DDFFDCF39D1ULL,
0xFD029E13FD91D7E5ULL,0x00498304FD400000ULL,0xFCEE281AFD2B8A06ULL,0xFD7D61ECFD5475F9ULL,0xFD400000FF169968ULL,0xFD91D7E5FD400000ULL,0xFD2B8A06FD7D61ECULL,0xFD2B8A06FD400000ULL,
0xFD400000FE0C9BBDULL,0xFD400000FCEE281AULL,0xFF7CE747FD91D7E5ULL,0xFD7D61ECFD400000ULL,0xFD2B8A06FD68EBF2ULL,0xFBCFB477FD91D7E5ULL,0x00350D0BFDBAC3D8ULL,0xFE5E73A3FD91D7E5ULL,
0xFE72E99CFCEE281AULL,0xFD68EBF2FD2B8A06ULL,0xFD5475F9FD17140DULL,0xFE0C9BBDFEB04B89ULL,0xFDA64DDFFCEE281AULL,0xFC87DA3BFD400000ULL,0xFFF7AB1FFD17140DULL,0xFD5475F9FF169968ULL,
0xFD91D7E5FEEDAD75ULL,0xFD5475F9FE49FDAAULL,0xFD400000FD2B8A06ULL,0xFD5475F9FD91D7E5ULL,0xFD400000FD17140DULL,0xFDBAC3D8FDE3AFCBULL,0xFD400000FD400000ULL,0xFD400000FDA64DDFULL,
0xFD400000FD5475F9ULL,0xFD400000FD5475F9ULL,0xFD68EBF2FB696698ULL,0xFD400000FCD9B221ULL,0xFD2B8A06FD17140DULL,0xFDCF39D1FE2111B7ULL,0xFDCF39D1FCEE281AULL,0xFAC5B6CCFA9CCADAULL,
0xFE0C9BBDFE9BD58FULL,0x015380AFFD5475F9ULL,0xFD2B8A06FED9377BULL,0xFDF825C4FD5475F9ULL,0xFCEE281AFD7D61ECULL,0xFEC4C182FDBAC3D8ULL,0x00350D0BFD400000ULL,0xFFF7AB1FFE0C9BBDULL,
0xFAEEA2BFFD5475F9ULL,0xFDBAC3D8FB54F09EULL,0xFD400000FD029E13ULL,0xFDA64DDFFD68EBF2ULL,0xFAC5B6CCFD400000ULL,0xFDE3AFCBFD7D61ECULL,0xFD400000F9556B43ULL,0xFDA64DDFFD400000ULL,
0xFD68EBF201E2BA80ULL,0xFD68EBF2FD7D61ECULL,0xFC736442FE5E73A3ULL,0xFD400000FD5475F9ULL,0xFD2B8A06FC9C5034ULL,0xFD5475F9FD17140DULL,0xFD2B8A06FD2B8A06ULL,0xFD2B8A060086E4F1ULL,
0x006D44E3FEBCE5D1ULL,0x008D605CFEF566C8ULL,0xFF9896FCFD448D6AULL,0xFF88A944010872DAULL,0xFDB4FCD800D8967BULL,0xFF545331FFA05F1EULL,0xFF1B14D4FECDC81BULL,0xFEEA4ED3FE7079ADULL,
0xFC2FDE2FFEFB0202ULL,0x000DE33E000B9055ULL,0xFFD25C1CFF51B725ULL,0x00E667F9FF740CA3ULL,0x00D9AEE7FCE3B954ULL,0x01AE36C5FE176147ULL,0xFFF56016FF377933ULL,0xFED384ACFD1F9B44ULL,
0xFF071E7AFE98DB26ULL,0xFFA530B2008C74BAULL,0x00B173F70184210EULL,0xFF92245C009D8068ULL,0xFDF633D7FE15760FULL,0x0030B0D0FE7F4061ULL,0xFFE62CDDFFEAB959ULL,0xFEF44F11FE4CC56DULL,
0x0225DCF5FF6874A9ULL,0x00D495BCFFC5D54CULL,0xFE5CB3A000007665ULL,0xFE8F99EDFE0A65A4ULL,0xFE403E1AFF9D06B5ULL,0xFFA69D14001C31FCULL,0x012805F8FDE935B7ULL,0x00B74A0B0000186AULL,
0xFEE737070012CAF8ULL,0xFDC86D16FC32BED6ULL,0x01702D60FF6A3EDBULL,0xFF0B8821FE89EF93ULL,0xFF6C2EF2003ADA04ULL,0xFEFA73E8FF703CDBULL,0xFF1857A0FEE7993EULL,0xFF40AACFFF2B606AULL,
0xFEC9AC49FF210C7DULL,0xFEC29CA0005EBD1CULL,0xFF2754DCFFCF3CC2ULL,0x00DAC881FE4A6DBCULL,0xFD2452A8FFC697C2ULL,0xFFD0E50501D3DF37ULL,0xFF013721FEA821A1ULL,0xFFDD2271FEF0243BULL,
0x01D104B6FED265F0ULL,0xFE42C97D00FAB0BDULL,0xFFF82426003B2BE5ULL,0xFFB607B60027CAF2ULL,0xFE548E34FF305A28ULL,0xFF230757FEA0021CULL,0xFF73D546FF69C3CBULL,0xFFC39E8BFE8047F7ULL,
0x004335F70165518FULL,0xFF4B2AFCFF34D312ULL,0xFE5E0143FD9B3D97ULL,0xFE1D73FC00370C7BULL,0xFE775DE2FE4891F6ULL,0xFFDF7DF5FE57CD6AULL,0xFE6E955A00CA1D68ULL,0xFF540FBE007599FCULL,
0xFEB9B94AFF305322ULL,0xFE230CDBFF2D82E0ULL,0xFFC1D93EFE4FACE7ULL,0xFFC08C40FF22B1C9ULL,0xFE5B7208FF4CBA81ULL,0x0102ADABFF4667D5ULL,0xFF00CEF4FED12B0AULL,0xFE548CFBFF01D590ULL,
0xFEAC0ED6FF2CD13DULL,0xFE1B1559FF2A2AD7ULL,0xFE497D36FEBC32C9ULL,0xFFA3A159FE98EAEFULL,0xFF5A3D5DFEA90D50ULL,0xFF7FEB88FF6F52FEULL,0xFF1626CCFEF729D9ULL,0xFFBD910CFEC34D77ULL,
0xFF9F0902FED62021ULL,0xFECDE62CFF4EDDB3ULL,0xFEF02208FEDB3E61ULL,0xFD10B7D2FF741EB8ULL,0xFF66197EFFBE766BULL,0xFEE25A87FED07561ULL,0xFF662C22FF5A8511ULL,0xFF946E7AFF84FDC1ULL,
0xFFB8C4E00034AF3DULL,0xFF061D2DFF0820B7ULL,0xFE75B927FF339E66ULL,0xFF7E914AFEFC127EULL,0xFEF687E6FE128FFAULL,0xFF22E2DFFEC1FACDULL,0xFF910DDFFE1002C0ULL,0xFFB3C0F0FE5003B1ULL,
0xFFEA2937FF774343ULL,0xFF5FEB6900600455ULL,0xFE310420FEBD496BULL,0xFF815D22FF9C0771ULL,0xFF1F93FEFED81944ULL,0x00787EDDFEA8AED5ULL,0xFF77F5ECFF433233ULL,0xFEC9E3AD006F4865ULL,
0xFF01536FFEB26491ULL,0xFF25BDEAFFB0C663ULL,0xFE788AB0FF9D93A0ULL,0xFDF7EC4AFCCC8C62ULL,0xFF2D707A00061404ULL,0xFF45CE6EFEF872E9ULL,0xFF351322FDE0B2E6ULL,0xFF467DA0FE3AD2F7ULL,
0xFED4C12FFF5245F0ULL,0xFF0588B1FD6E4A11ULL,0xFEE0C23AFE747684ULL,0xFFE31AE7FEA78802ULL,0xFF0ADA1FFE28B3AEULL,0xFEDD183AFF0D57BAULL,0xFF774FE5FF23519DULL,0xFF8C9911FF0C3C95ULL,
0xFE0A3BF1FF2AE6D0ULL,0xFF8FE297FF3C4795ULL,0xFFC11716FF615B87ULL,0x0004D0BBFEE728B8ULL,0xFF3C4A45FFDD1E15ULL,0xFF963853FE888108ULL,0xFEC5B1D0FED7B37DULL,0xFF4B5B0BFF87BA45ULL,
0x016784C9FDCB4547ULL,0x00EF158200C49715ULL,0xFE6523FB00AC159AULL,0x025FAC3600C62FAFULL,0xFFD1B7CC008F059FULL,0x013A39ACFF34F3CDULL,0x001ECC7F022F0C27ULL,0x00D1A8A301E65A80ULL,
0x01AC65FB0053B5FBULL,0xFC995A29011CC846ULL,0x0247201D0198896AULL,0x028B5AD500A2B88FULL,0x00E6A400005C9E55ULL,0x012E34FEFE926582ULL,0x00BCCAA800D357DCULL,0x00D087F8006C2688ULL,
0x01665EE000281444ULL,0xFF3D2E1DFF1ADD28ULL,0x00CB6FE202EDE79DULL,0x005C1A3F015E5719ULL,0xFEA2033CFEA43690ULL,0xFD667B9B0046046AULL,0xFF9F9ABC00874D34ULL,0xFFE3F6A800838BA6ULL,
0xFF0A963901407B11ULL,0xFFFD6178005327BEULL,0xFFF8556F009EB23CULL,0x00F1F56F004910B6ULL,0x009072C3FF1FF991ULL,0xFF6BC35E00052D50ULL,0x01C5D45CFEFA84E6ULL,0x00E605C1015F3B0BULL,
0x00785097FFC77E16ULL,0xFEA1C625FF436D15ULL,0x014C48D801AA9FD7ULL,0xFF5C2B3F00693F0DULL,0xFFB13CB000976AAEULL,0x0129BE97FFA3DD6BULL,0x0040DADE006DE9CEULL,0xFFD10D9CFFB174AFULL,
0xFF4FD026FF2E4150ULL,0x0323DE7FFE566DBBULL,0xFFC38D9BFEE80100ULL,0x0103D14A002B4675ULL,0x00C14084FFBC0F33ULL,0xFE5EE28DFFD9A967ULL,0xFF841B6500FDACE9ULL,0x00B93AFFFFF5B22FULL,
0x0171C32400AD5047ULL,0xFF14261AFF9CF3D3ULL,0xFF8A3BB701ADC09AULL,0x023A32CD0067BA1CULL,0xFF30B55102AB7799ULL,0x006A130CFEC170AEULL,0x00FFEE6A008AFBA3ULL,0x00021800FD8CD419ULL,
0xFFC829F5008EE30CULL,0x00145E44FEC70887ULL,0x00D7CCFAFF1AD8A7ULL,0x0262C8C3FF3B2BFEULL,0xFE83390BFED09C9AULL,0x0001511101229861ULL,0xFFADC775FEF768B5ULL,0x0007CF2C009AAD2EULL,
0x012DF512FFAD56AAULL,0xFF15F600FFB2E6A4ULL,0x00A0B12C01338D96ULL,0xFFFFA1C1FFC7B700ULL,0x016A2B8B00B77592ULL,0xFFC24C1401FBC19BULL,0xFFD0EFFAFFD7243FULL,0xFF4FB2B000C82F71ULL,
0x00F0F944025C1832ULL,0x004CAD7EFF465361ULL,0xFF80A555FFA34800ULL,0x0047B90E0089E8DAULL,0x0193354DFFDBA86CULL,0xFF7699D7FFE641ACULL,0x01FE03E9FE8B0971ULL,0x005DADD1013A7121ULL,
0xFE566740FF9A6244ULL,0xFFD4769400B83D14ULL,0xFF1F195D0055E953ULL,0x01366F8C00B16CFCULL,0x018E45F2FEEBCBCDULL,0xFE7483D1011E21F3ULL,0x00DA5AA703D6B3A7ULL,0xFD50320B01BAE11AULL,
0x01B0DC6900BB905BULL,0x00D2C4B800851EBDULL,0x01A01D3700C84D2DULL,0x00557676FEE4DE84ULL,0x02378750FF090468ULL,0xFFE934FD0108F326ULL,0x0061226900614AD7ULL,0x00BB3DB7FE2D6457ULL,
0x00976907FF4BC5F0ULL,0xFEE4DF9E009500EFULL,0x0034C2D8FFBC7DE5ULL,0xFF635000009BDD2EULL,0xFE7647A000D439F0ULL,0xFEED962FFF22DFE6ULL,0x00011C2D008E6D11ULL,0xFFD3BFF1FEA3CC64ULL,
0x006882B6FFF25058ULL,0xFDB88CC4010361FEULL,0x00D256E6FF69C3FFULL,0xFFDD29720078CB7BULL,0x011737D4FF79D17FULL,0x01173BFB00134908ULL,0x0198884500005503ULL,0xFF06C96701714A73ULL,
0x01403FC8FFD43D1FULL,0xFFE1C6D3FEED5986ULL,0x01B31515FF174737ULL,0xFF246A3700CDF1D1ULL,0xFFD55D810160979AULL,0x014EF441002F47E8ULL,0x00A9666900EFA269ULL,0x01F917EB003DC8C6ULL,
0xFF70C9F0FFA4DFC5ULL,0xFE3F3CCCFF792C36ULL,0xFFEAB33301C0AB0FULL,0xFF34ECE5FFF20C01ULL,0x01A1B06C0112722CULL,0x00D8C57B014D681DULL,0x01467F73017C7618ULL,0x0097884500D806C4ULL,
0xFFBCFA0C01E7B7A3ULL,0x01721777015B1202ULL,0x02E1F0CDFFCBE26BULL,0x00B96DE0027B5B9FULL,0x01B3293A02789D16ULL,0x008844B701C52C3FULL,0x02677DB401175CCFULL,0xFF1A0673003B0AB8ULL,
0x0119CA280077A2A6ULL,0x02549DB9016BD744ULL,0x00DD925C00433A87ULL,0x01AF0F9C019049D1ULL,0x02FDFD1A01136509ULL,0x00F73BDE02B0C299ULL,0x0296B0180142E9F6ULL,0x01612AC801862713ULL,
0x02FB87BE018E1B54ULL,0xFFAC94ACFF94FF03ULL,0x01A2EBFD01ADB972ULL,0x023ACBD501BD98D5ULL,0x00D1CC3F007DB68DULL,0x02148B2701BFF813ULL,0x01DC476C00AB8737ULL,0x00965D6801940436ULL,
0x006047E101DF0516ULL,0x0244F53901C9A83DULL,0x021DFD1C02D4C3A0ULL,0xFFC8AAF3FF28B713ULL,0x01B568C30142C91FULL,0x03A2AE0A00AFF4C0ULL,0x0069987A0172D6C4ULL,0x020A3E3601386B62ULL,
0x00E0BBDC00C9D522ULL,0x0208FD09014B0A40ULL,0x0269F6F701C0743AULL,0xFFA5A42701D03D77ULL,0x02838FDB0111A0AEULL,0x0248B49402EA247AULL,0x0165616B01B4A841ULL,0x0135FD5A000BF600ULL,
0x018688700190A84EULL,0x01559EAD01EAF05BULL,0x00B086740223B024ULL,0x00F81A360020EE4EULL,0x00F420C8FF5DD6E1ULL,0x00647FD8FFB742B7ULL,0x01B94819FF9A34E4ULL,0x00C4CC9801E0BE9BULL,
0x0174C71101BCFF1DULL,0x013FC5F901204247ULL,0x00F8562301266A66ULL,0x023C85DC0238D07FULL,0x00EDF99200DBC656ULL,0x02413FFD00CE8BAEULL,0x006CD2DA0040C066ULL,0x013D33FB01369339ULL,
0xFFC6E753012B4EAEULL,0x00B20F81FE6D6D3FULL,0x010225220207A19FULL,0x018C8E8E011B11B8ULL,0x0037C8640088254DULL,0xFFB24EAC014D3277ULL,0xFFF3A0DF00CFEF3AULL,0xFF86165B009B56CCULL,
0x01C7EA6D01904656ULL,0x02FD00E9029D5E11ULL,0xFFE2BB1800EB19FBULL,0x0284CBD500667943ULL,0x01708B4601827177ULL,0x00CAA36A000A75BBULL,0x022EDEEC00B9DE7FULL,0x023F83BFFFCCE187ULL,
0x0160B4F5FF987659ULL,0x00BED7EC013704AAULL,0x00E72910003C4694ULL,0x004A0D8C005A7087ULL,0x01E082D901696B07ULL,0xFFC1743200C7482DULL,0xFDEFC291018E2DCAULL,0x0025E75200693A23ULL,
0xFE8D39E6013601D7ULL,0x01051119FF62908FULL,0x020CB58300B9B2A7ULL,0x002B03E601CF7DF9ULL,0x0199F6C301B96440ULL,0x003CC548019B179BULL,0x00BFF44A028BC3EAULL,0x016AA9250008BE85ULL,
0x0052DCD800495085ULL,0xFFF19F20FF4B77D9ULL,0x017454E400677B8DULL,0x0079FB2A011F14EDULL,0xFF4C35FD01709FC3ULL,0x0034D35D019E0C57ULL,0x0232578C00F4049AULL,0x013891DC00A61333ULL,
0x00BFF7640081AD8FULL,0x01B62510012F361EULL,0x02D503C00184DE21ULL,0x01C1F3A8016BF3AAULL,0x005F463902BE2DA6ULL,0x000501AC00E4A52DULL,0x0116C00EFE90B321ULL,0x012C7B8000B37933ULL,
0x001D3B6C01DB8993ULL,0x0111004702130D28ULL,0x00BC3DE5FFD94C0CULL,0x0244790A0049D123ULL,0xFF3897F602E5E6F5ULL,0x013944B8017FE79CULL,0x019C1787009F9B89ULL,0x02EFDA7400A5B0BBULL,
0x004F4528009FCF5FULL,0xFF7C670B00D612ECULL,0x011453FE019BF1E9ULL,0x0195BDB4008DDB76ULL,0x006A7A330175A26BULL,0x012F5F44012A2016ULL,0x02CE4F9300D3EECCULL,0x0061C662004C2C1CULL,
0x00F902D400B8C298ULL,0x014721850012CCA2ULL,0x01115EA401EB4E45ULL,0x0196609F004BC990ULL,0x01F6BE3101736AC8ULL,0x02850DC802848FA1ULL,0x018D5B6900F97FC8ULL,0x019A38420149DE35ULL,
0x037561FB01AC0679ULL,0x015BD7EB0268ECD7ULL,0x008308C602F95A33ULL,0x01E1E90E00FE445DULL,0x0067F3F201B80CEAULL,0x00C7E8EC0146A463ULL,0x0313A9B000E45D07ULL,0x01A104D0025BCDBDULL,
0x02C20A7C02BB5822ULL,0x01F31A2E01640DB9ULL,0x02A725F0FF99DE99ULL,0x0178250E01ABF0E1ULL,0x0117EC2B0112F63CULL,0x00EFBBB800970E33ULL,0x01696D0A022E401AULL,0x00C121BB01F55A48ULL,
0x0145D2FB007EB8E5ULL,0x02240A2A02F15625ULL,0x019434A301EDDEF0ULL,0x00AA756000DD67D5ULL,0x019B89C302796E4BULL,0x014B7159FFC2511FULL,0x014402A30149F865ULL,0x01DFF371011D4498ULL,
0x00B8E9B60273EBF8ULL,0x0207697E00780983ULL,0x00B319E000DDE223ULL,0x02A98027015BBB4CULL,0x016B6EB40249B814ULL,0x03D7EDF4025F531EULL,0x01B9BAF7015EC2CCULL,0x018B088E005810BBULL,
0x01262FD2019A61EAULL,0x024F064F01375C3DULL,0x00FE2AF20116ADCDULL,0x0236E31D0185A42CULL,0x00FBBB2201DEFB10ULL,0x013699BF01F20448ULL,0x019FD284024B7D34ULL,0x008F357500CC6ABFULL,
0x024989A701B1296BULL,0x01D476110186777FULL,0x0249EC8BFFE6FF63ULL,0x005AD0930285C51BULL,0x00D238E701C976B7ULL,0x0057DAA80107C04AULL,0x017D1A210190B28DULL,0x01A10EA7FFB305B4ULL,
0x01724FD0026983D2ULL,0x01C3C919FFB1D64FULL,0x009DA14B00E1A116ULL,0x02586FFA01D0785CULL,0x01A91D8B02C2A023ULL,0x01BCBC8200F1676AULL,0x0159130501F20505ULL,0x00BAD94602421334ULL,
0x0240B68B017DB82BULL,0x00407E85015ECF31ULL,0xFFC8989D01820ACBULL,0x00E834CA016E6EC3ULL,0x01800C3F01D73C3BULL,0x01619BAAFFF4F2AEULL,0x00B271A601BB9987ULL,0x01C5F61E030FB9F4ULL,
0x01409C7300EA3C66ULL,0x027771E0009FFD0CULL,0x019AC8DB01581A7AULL,0x00E753480094E77AULL,0x00E428DE018B5522ULL,0x01310865011264B2ULL,0x028663C7014068F7ULL,0x01D5D83602339175ULL,
0x02D15646019792EBULL,0x005FE4EF00342683ULL,0x010B15B30095DF9DULL,0x00A04021FFE1E72FULL,0xFFB7B810013473BAULL,0x0168A90001098AACULL,0x01585FB3015B9DE1ULL,0x017E42B302BAF7F1ULL,
0x016DD71002DC50A4ULL,0x0110C527FF622C00ULL,0x0036807A01E3ADB6ULL,0x00122F73028B74ECULL,0x042153E201275B6BULL,0x008D0CF10189C77BULL,0x00AD806EFF62F11DULL,0x01CFA5A101863AD8ULL,
0x01E95A2E018494ECULL,0x01568583014E7CFDULL,0x018F7595018012DDULL,0x0176293F01028CE4ULL,0x0265CA5A024987AFULL,0x00AC710901910064ULL,0x01AA76DF029CBEDBULL,0x00224A7C011F6EC4ULL,
0x00C95F09014378EFULL,0x02E4C01D018A28ADULL,0x02DDB1F201505936ULL,0x00B2FF87005ACEB8ULL,0x0267F5AE005481F8ULL,0x0085927500F95D80ULL,0x00F37614FFD3919AULL,0x0107F9A901872F56ULL,
0x020BE56101A4FA8CULL,0x0130B747025EEF10ULL,0x0113FEBF00A8CE84ULL,0x0218D8FF00332248ULL,0x01B2F971008E6A61ULL,0x005B95060109A518ULL,0x02967627FF1EA9F1ULL,0x00E7FEF302ACD532ULL,
0x01177218010E34A7ULL,0x023D58DC00DA8A4EULL,0x006AB53C01792F25ULL,0x02754FDA00804934ULL,0x00935544021BB2F3ULL,0x03438CAB010F0DD0ULL,0x017B5A7A0131120FULL,0x01B5F05C0170A382ULL,
0x0097EF9600C0D48CULL,0x01102F81022D14ABULL,0x0113B921005DC0FEULL,0x0094E2F0019AD043ULL,0x02160A5700C92CC5ULL,0x015AFAB60188C9BAULL,0x01BFE026006858A5ULL,0x01763C2B01170C15ULL,
0x01AB409001C9FC8AULL,0x01C2725C01E471D0ULL,0x02FD962702291CB6ULL,0x0209A72701E88915ULL,0x025812EE015FFC65ULL,0x015E5A8102750FE9ULL,0x014D196E01843444ULL,0x01BB4C8B0211F6CFULL,
0x012FA64000F18332ULL,0x026BF3DE01293EB7ULL,0x016509D90218C1E3ULL,0x01840AB5018EA89BULL,0x025B33D802D354CCULL,0x01487E0F0237265DULL,0x0175451D02877D15ULL,0x020C9DC6022F6271ULL,
0x01C7601001C8451AULL,0x01F62CE401FD30B4ULL,0x023A2E3E0180C9DDULL,0x00B50F6C01ADC356ULL,0x010E472C02F2CBEFULL,0x01B7DC9F014DE17CULL,0x0198123F02658F90ULL,0x029A225A0186563FULL,
0x0259DF3C01846090ULL,0x0197C39E0200A092ULL,0x01CDE75E02737DABULL,0x010C628A01837C52ULL,0x018B853F01C5B3B9ULL,0x0198BE95017E6CE6ULL,0x01CF1F3C02095877ULL,0x02917AD302555E8CULL,
0x020B8F6202907A4AULL,0x012FC2E60349C504ULL,0x028A6A6900E6BEAEULL,0x0141DFB90150EDC8ULL,0x01B4A201025988FDULL,0x0145CBCC00FB8678ULL,0x020AA5F70122DA42ULL,0x02F5B8D801093C92ULL,
0x014C355B02C40D1EULL,0x0110FE9602C1CA61ULL,0x02F9FB1204729E1FULL,0x0324EA2300D5A9C1ULL,0x02BDFA7402B4505CULL,0x0143FE9801B23F8BULL,0x01632CD801848E3EULL,0x0206B72F00D16385ULL,
0x01B96F8C0297C4FAULL,0x021B3B0A02053BAAULL,0x0179989901C95372ULL,0x01261AC602127818ULL,0x01A58764014722FEULL,0x029550C101D61592ULL,0x00A149DBFEC10D58ULL,0x011392090261476EULL,
0x00F961C801D84593ULL,0x024153DA01D7D66AULL,0x01C8FCE001FB874DULL,0x01B42A5901FD26F9ULL,0x028B6D5A0328494BULL,0x0293F698013A7274ULL,0x039B92FA010AEB3FULL,0x019FB8CA021EA73FULL,
0x017E423602F1A99DULL,0x013527DB0164752CULL,0x00C53EE202C47EBFULL,0x015E67AB0183C255ULL,0x02E7C649022B12AFULL,0x01BBDBD802139729ULL,0x0279390D0121810DULL,0x01A7525D00885BD9ULL,
0x02E10C610118F393ULL,0x0181C8FD0143FC4EULL,0x00B835C202D4B179ULL,0x00E7DA8401C16F20ULL,0x000B2E43020A98DCULL,0x01B95861029B7D35ULL,0x0226958A017FA803ULL,0x01A081D0021D89CCULL,
0x02907827016920B8ULL,0x022FF3CC01DEC3ABULL,0x0144E79A0198444DULL,0x01C4F60502490464ULL,0x028605D70135BB14ULL,0x038F6AD100DD0FBFULL,0x01BE96C4029997D9ULL,0x01B2744602ECF296ULL,
0x01B775F203152DF1ULL,0x016E2F9400E3D0BDULL,0x02BD86E101AC278DULL,0x01DA671F015EB0C3ULL,0x01BBC67B03498C35ULL,0x01FED5B7018B4A65ULL,0x0172BBF600F232F6ULL,0x022438CA02EB2626ULL,
0x00E6F24E022657C1ULL,0x024F1691025F240AULL,0x03548B9B00B7FDD1ULL,0x01025FA0021B0FD1ULL,0x015E3C81016ADFFCULL,0x02636BCD0190753CULL,0x01C5A43F01315A71ULL,0x01C877FD0259C028ULL,
0x00290EC901655C46ULL,0x01C2A20102CD0A5AULL,0x01D61ED000F217D0ULL,0x0147B61D011E209CULL,0x029AB3DC02F0C2A9ULL,0x017B2A9D023A861CULL,0x0158908502571070ULL,0x01EB0ABB00F41993ULL,
0x0182C11601BDDEFAULL,0x01C10A690260BBDFULL,0x034306D4020AE093ULL,0x0200E19502A0A602ULL,0x01A160C1005E5077ULL,0x013C932C03119326ULL,0xFFDCAB8C01F87B39ULL,0x02E4A35701F32252ULL,
0x00DD4CDD01A16B4BULL,0x01B346CD015903D1ULL,0x0264A78D012B2B5DULL,0x015091320129EE4AULL,0x02D7D5B002A5D467ULL,0x00FBA0EF00EED60FULL,0x023C4145020796FBULL,0x01FA32F201A24248ULL,
0x0174B59001AB2F12ULL,0xFFAE6F2D00376ACAULL,0x0200E0660181F094ULL,0x0132717B004C981BULL,0x01ECE7C70145C49FULL,0x01B560A20087B418ULL,0x01B1B084013CF9E2ULL,0x00FF4DF801D81309ULL,
0x01E1D969003F092DULL,0x01AF15A50032004DULL,0x015D82650120477DULL,0x00DEF26A00D1C7E8ULL,0x00B24A80016D3F5EULL,0x0237FC62012E363DULL,0x00C9F206009BA1F6ULL,0x024EF5810119C5ADULL,
0x00B9530AFF9DF1C6ULL,0x0134F2CD0243E906ULL,0x0003B33400AC830AULL,0x0220C208015FE3AAULL,0x006EB0EA00E462F5ULL,0x0104AA8C012A30B0ULL,0x018D903C00C51664ULL,0x01A43B3B0123DB97ULL,
0xFFDA7A1E02826779ULL,0x00BEF3B5013A9386ULL,0x0312736B00381477ULL,0x0112616BFFA58721ULL,0x0119A63D015E4596ULL,0x00CB010D018588EAULL,0x0140192001E0BEE8ULL,0x0092900900CF5E80ULL,
0xFFAF496C0193D889ULL,0x0129D17100136A6EULL,0x00EF51B101EA8461ULL,0xFFE83CE40083CC91ULL,0x005DAF390315097BULL,0xFFF528F400A71F3CULL,0x0092A19900EF247FULL,0x022D92250061313EULL,
0x015E278E00846591ULL,0x0292718F014F6B79ULL,0x017AC75A00ED9FE3ULL,0x022583DE00548C29ULL,0x00A8571F0101CB62ULL,0x002245EE00045235ULL,0x0169C21A0029704EULL,0x00DCB52C0024DDBDULL,
0x012DE42F024E57FCULL,0xFECFA003FF6ED8EDULL,0x008C6A6A01FE4331ULL,0x0054A8F8002AF705ULL,0x00BA99B3FFBEE70BULL,0x015CBDEC000DE18EULL,0x0255EBAF022F4BC4ULL,0x00EC9AF200B0D2C8ULL,
0x012F15E600913A54ULL,0x01C5386400551B0FULL,0x01BC15B1FFEB6118ULL,0x0016237C014F336CULL,0x022089BA00E6D3C7ULL,0x01DE9AEF00776E4CULL,0x01483E03009BCB08ULL,0x0136C48B008DE7A2ULL,
0x00A9D0200130ED40ULL,0x015CD97101507DE2ULL,0xFF8684F6018D58BEULL,0x0037DE300170CDE5ULL,0x01360082006C983DULL,0x022D219301D20537ULL,0x0191E5F90230D52EULL,0x00F90B1CFFCB1329ULL,
0x0031CC740019B452ULL,0x01B833420113968AULL,0x00BE3EB500A98640ULL,0x0054E1EDFF434019ULL,0x0276E4A9FFFEE6A4ULL,0x0065966E01EE018BULL,0x00F86A2001A8CC61ULL,0x018DC774009B48ECULL,
0x0071223C01640137ULL,0x018DADCC01749C97ULL,0x015D4EEF01F58D40ULL,0x005673FB02879712ULL,0x00AC68D6004C37D0ULL,0x02258865024FA2C7ULL,0x0075DB800196730AULL,0xFF91572300DECA95ULL,
0x0164E3DA0139D3F9ULL,0x003D462501BE46D8ULL,0x01C1F69C0067B116ULL,0x01F945E901E08EC4ULL,0x0135078D02904B97ULL,0x013CDF8F02310C05ULL,0x020CCD0101F064E8ULL,0x0069FF240184A135ULL,
0x0051FC4F010A9186ULL,0x018B92F901504259ULL,0x0135612C010A3C5FULL,0x0282D62F029CDEFEULL,0x021A76990196414AULL,0x022A4D0F005B3970ULL,0x038BEBCB00907137ULL,0xFFB02A55023F92AAULL,
0x01BBE3D8FEB9F0DCULL,0x0074AA4902C45958ULL,0xFEFE7A5B029DB9F6ULL,0x001C524800A813C4ULL,0x0044ACDD0118CB8BULL,0xFFF659F101BC190DULL,0x00F4551A0110F06FULL,0xFF87290E00FE359DULL,
0x0032DBA300D1C586ULL,0x0243B3AF00081C91ULL,0x01D7A5DE0256C0F6ULL,0x0107BE7A005EE8EFULL,0x02041C3100D590F5ULL,0x0274494000BD850BULL,0x01C297320065CB99ULL,0x03D07A2E01571BD0ULL,
0x00A6797900804794ULL,0x00AAC57A02624BBEULL,0x006DE6B400396352ULL,0x00E9AF5900E431ADULL,0x02A0570200FA0AF5ULL,0x0176571201F562B5ULL,0x001460310257A6F2ULL,0x00475ED900BA7695ULL,
0x004E501B005B5D74ULL,0xFFFBA63700C8220CULL,0x005B5D74FEB9B23AULL,0xFFEA3F1400000000ULL,0x0086DF4A0022CE44ULL,0x01050B0400828582ULL,0x003CE8F8FF635FC9ULL,0x01E747C400D52F65ULL,
0x00711E5FFE2E7926ULL,0xFFAD561C0086DF4AULL,0x005FB73D00459C89ULL,0x0022CE44002B81D6ULL,0x0008B39100BF6E7AULL,0x005703AC00388F2FULL,0x00A9AD8F0008B391ULL,0x00B6BAE9002B81D6ULL,
0xFFBA6376000D0D59ULL,0x002B81D600686ACEULL,0xFFFBA637000D0D59ULL,0x0079D1F100B26121ULL,0x00116722FF8EE1A0ULL,0x006CC497FFFBA637ULL,0x0093ECA4FFCBCA98ULL,0xFFA048C2FFA4A28BULL,
0xFFF2F2A6FFA048C2ULL,0x00BF6E7A00116722ULL,0x00B2612100D0D59DULL,0xFF67B99200000000ULL,0x005FB73DFFD8D7F2ULL,0x001A1AB302288A85ULL,0xFFFBA63701167227ULL,0x005B5D7400459C89ULL,
0xFF933B68005703ACULL,0x00116722FFDD31BBULL,0xFFA048C2003CE8F8ULL,0x00A9AD8F0022CE44ULL,0xFFD47E29FFAD561CULL,0x005B5D74FFD02461ULL,0xFF933B68001A1AB3ULL,0x0052A9E300459C89ULL,
0xFFF74C6E00CC7BD4ULL,0x00388F2F0052A9E3ULL,0x00BB14B20022CE44ULL,0xFFEA3F1400D0D59DULL,0xFFD02461010964CDULL,0xFF03A88C00D9892EULL,0x002FDB9E00828582ULL,0x0086DF4A001A1AB3ULL,
0x00D52F6500641106ULL,0x0049F65200641106ULL,0x008F92DC00711E5FULL,0xFFD47E29FFBA6376ULL,0xFFEA3F14004E501BULL,0x00343567FFF74C6EULL,0xFF5AAC38000459C8ULL,0x001E747CFFE5E54CULL,
0xFFF2F2A60098466DULL,0x011F25B8FFD8D7F2ULL,0xFFD47E2900459C89ULL,0x000D0D5900641106ULL,0xFFB1AFE5008B3913ULL,0xFF37DDF3FFD47E29ULL,0x003CE8F800116722ULL,0xFFEE98DD00B26121ULL,
0xFF8EE1A000C3C843ULL,0x00116722FF7D7A7DULL,0x00EF4A190093ECA4ULL,0x00459C89FFCBCA98ULL,0x005B5D74FF933B68ULL,0xFFBA637601167227ULL,0x0086DF4AFFD47E29ULL,0x002B81D6FFF74C6EULL,
0x00000000FF5F0601ULL,0xFFC3170700116722ULL,0xFFD02461FFC31707ULL,0x00AE0758FFB609ADULL,0x003CE8F800116722ULL,0xFFA8FC53FF4D9EDEULL,0x00686ACEFF9BEEF9ULL,0x007E2BB9FFA8FC53ULL,
0xFF7920B50079D1F1ULL,0x00000000FF2F2A62ULL,0xFFEA3F14FFF74C6EULL,0x002B81D6FF862E0EULL,0xFFDD31BBFFAD561CULL,0x000459C8001A1AB3ULL,0xFF67B992000D0D59ULL,0x0008B391FF979531ULL,
0x0127D94900116722ULL,0xFF81D446FFBEBD3EULL,0xFF97953101A1AB3AULL,0xFFDD31BBFF7920B5ULL,0x0015C0EB003CE8F8ULL,0xFFB609AD008F92DCULL,0xFFBA6376FFD8D7F2ULL,0x005703AC0086DF4AULL,
0x0008B391FFF2F2A6ULL,0x00A553C7FFF2F2A6ULL,0xFFBA6376003CE8F8ULL,0x001A1AB3001E747CULL,0x00757828FFEE98DDULL,0xFFDD31BBFFBEBD3EULL,0x00BB14B200B26121ULL,0x00388F2F0008B391ULL,
0x00388F2F00BB14B2ULL,0xFF862E0E0086DF4AULL,0x000D0D59FF8EE1A0ULL,0x00116722FFFBA637ULL,0xFF706D230022CE44ULL,0x001A1AB3FFB1AFE5ULL,0x00116722FFF74C6EULL,0x0027280D01B3125DULL,
0xFF221D08FFE18B83ULL,0x0098466D004E501BULL,0xFF9BEEF9003CE8F8ULL,0x00343567002FDB9EULL,0xFF9BEEF900000000ULL,0x0079D1F100EF4A19ULL,0xFFEE98DD00BF6E7AULL,0xFFC31707FF74C6ECULL,
0x001E747CFFBA6376ULL,0x002B81D60052A9E3ULL,0x005FB73DFFDD31BBULL,0x0000000000828582ULL,0xFEB0FEA80008B391ULL,0xFFE18B830027280DULL,0xFFFBA6370027280DULL,0xFFCBCA980049F652ULL,
0xFFBA2E57FFBD33C6ULL,0xFFC7056EFFBD33C6ULL,0xFFBAEFB3FFC0FA91ULL,0xFFC64413FFB42379ULL,0xFFCB8D95FFBF77D9ULL,0xFFBD33C6FFBD33C6ULL,0xFFD015BBFFBDF522ULL,0xFFB5A631FFC1BBECULL,
0xFFCF545FFFC03935ULL,0xFFC03935FFC94982ULL,0xFFDF30E6FFBC726AULL,0xFFBF77D9FFC0FA91ULL,0xFFC0FA91FFD0D717ULL,0xFFC33EA4FFC1BBECULL,0xFFBF77D9FFCB8D95ULL,0xFFC03935FFC94982ULL,
0xFFCDD1A8FFC7056EULL,0xFFC4C15BFFCACC39ULL,0xFFC4C15BFFC64413ULL,0xFFD19873FFD015BBULL,0xFFC94982FFC1BBECULL,0xFFBA2E57FFCB8D95ULL,0xFFB5A631FFC27D48ULL,0xFFC88826FFC0FA91ULL,
0xFFC582B7FFC94982ULL,0xFFC0FA91FFC1BBECULL,0xFFB728E8FFC582B7ULL,0xFFC0FA91FFC40000ULL,0xFFD49DE2FFC582B7ULL,0xFFC64413FFB96CFBULL,0xFFC03935FFD0D717ULL,0xFFCF545FFFC94982ULL,
0xFFC33EA4FFC7C6CAULL,0xFFC03935FFC27D48ULL,0xFFC33EA4FFC64413ULL,0xFFC33EA4FFB2A0C2ULL,0xFFD19873FFCE9304ULL,0xFFC582B7FFC582B7ULL,0xFFBDF522FFC88826ULL,0xFFC4C15BFFCD104CULL,
0xFFC0FA91FFBBB10EULL,0xFFC03935FFC4C15BULL,0xFFBBB10EFFC94982ULL,0xFFD259CEFFC27D48ULL,0xFFCD104CFFB728E8ULL,0xFFC27D48FFBD33C6ULL,0xFFBA2E57FFB5A631ULL,0xFFC03935FFC94982ULL,
0xFFD62099FFBDF522ULL,0xFFC7C6CAFFCF545FULL,0xFFB11E0AFFBF77D9ULL,0xFFC0FA91FFC40000ULL,0xFFC7C6CAFFB728E8ULL,0xFFCE9304FFC27D48ULL,0xFFBDF522FFC40000ULL,0xFF64137DFFC64413ULL,
0xFFC88826FFE5FD1FULL,0xFFA99075FFC27D48ULL,0xFFC4C15BFFCACC39ULL,0xFFB1DF66FFC94982ULL,0xFFBDF522FFB11E0AULL,0xFFB96CFBFFC7056EULL,0xFFC0FA91FFBEB67DULL,0xFFCD104CFFBEB67DULL,
0xFFBF77D9FFBF77D9ULL,0xFFCB8D95FFBEB67DULL,0xFFC1BBECFFC7056EULL,0xFFC7056EFFCACC39ULL,0xFFD015BBFFC94982ULL,0xFFC64413FFC7056EULL,0xFFBDF522FFC03935ULL,0xFFC0FA91FFCD104CULL,
0xFFC582B7FFC0FA91ULL,0xFFC7056EFFC33EA4ULL,0xFFC7C6CAFFCACC39ULL,0xFFC4C15BFFCD104CULL,0xFFC40000FFC7056EULL,0xFFCC4EF1FFC7C6CAULL,0xFFC64413FFCA0ADDULL,0xFFC1BBECFFC03935ULL,
0xFFC1BBECFFC33EA4ULL,0xFFC7056EFFC4C15BULL,0xFFCACC39FFC7C6CAULL,0xFFC0FA91FFCB8D95ULL,0xFFCDD1A8FFC94982ULL,0xFFBEB67DFFCF545FULL,0xFFC03935FFCD104CULL,0xFFC4C15BFFC40000ULL,
0xFFBA2E57FFC03935ULL,0xFFC1BBECFFC40000ULL,0xFFC94982FFC582B7ULL,0xFFC7C6CAFFC7C6CAULL,0xFFC582B7FFC7056EULL,0xFFC582B7FFC94982ULL,0xFFC582B7FFC7056EULL,0xFFC7056EFFC4C15BULL,
0xFFCA0ADDFFC1BBECULL,0xFFC1BBECFFC4C15BULL,0xFFC40000FFC64413ULL,0xFFC1BBECFFCA0ADDULL,0xFFBD33C6FFCD104CULL,0xFFCA0ADDFFC27D48ULL,0xFFD19873FFC1BBECULL,0xFFC64413FFC27D48ULL,
0xFFC64413FFC40000ULL,0xFFB1DF66FFB7EA44ULL,0xFFCC4EF1FFBEB67DULL,0xFFC7C6CAFFC94982ULL,0xFFBEB67DFFC88826ULL,0xFFC40000FFC88826ULL,0xFFC1BBECFFC1BBECULL,0xFFBDF522FFBBB10EULL,
0xFFCF545FFFCC4EF1ULL,0xFFC03935FFC27D48ULL,0xFFCA0ADDFFCACC39ULL,0xFFBA2E57FFC7C6CAULL,0xFFC4C15BFFBDF522ULL,0xFFBD33C6FFD015BBULL,0xFFCA0ADDFFCDD1A8ULL,0xFFCE9304FFC64413ULL,
0xFFC64413FFC7C6CAULL,0xFFC88826FFC94982ULL,0xFFC582B7FFCA0ADDULL,0xFFBEB67DFFBF77D9ULL,0xFFBF77D9FFC64413ULL,0xFFCACC39FFD015BBULL,0xFFCDD1A8FFC0FA91ULL,0xFFC33EA4FFD7A351ULL,
0xFEAB6870FEAED57EULL,0xFE3DC6AF004319F3ULL,0xFDB14F71FE6A5065ULL,0xFDE82051FE1B8423ULL,0xFEA7FB62FDADE263ULL,0xFF5D8F48FEFDA1C0ULL,0xFEB91CA8FDADE263ULL,0xFEE9136CFED48518ULL,
0xFEDECC42FE637649ULL,0xFED7F226FF60FC56ULL,0xFEAED57EFE8C92F2ULL,0xFEEFED88FE25CB4DULL,0xFD2F1F5CFEBC89B6ULL,0xFD9279F3FE44A0CBULL,0xFF67D672FE60093BULL,0xFE78049DFE4EE7F5ULL,
0xFEDB5F34FE637649ULL,0xFE3A59A1FE8C92F2ULL,0xFE0A62DDFE113CF9ULL,0xFEC363D2FF2A2B76ULL,0xFE592F1FFDD391FDULL,0xFE480DD9FEA12146ULL,0xFE85B8D5FD9CC11DULL,0xFF9B3A44FDF5D489ULL,
0xFEE9136CFE7B71ABULL,0xFEF6C7A4FF3EB9CAULL,0xFF646964FEC363D2ULL,0xFE85B8D5FEB5AF9AULL,0xFEB5AF9AFE29385BULL,0xFEB5AF9AFF190A30ULL,0xFF78F7B8FEC363D2ULL,0xFF0EC306FE96DA1CULL,
0xFE44A0CBFDCCB7E1ULL,0xFE36EC93FE480DD9ULL,0xFEF6C7A4FE6A5065ULL,0xFE66E357FE4133BDULL,0xFEE23950FE480DD9ULL,0xFE74978FFE1EF131ULL,0xFDB8298DFE1EF131ULL,0xFE1B8423FEC6D0E0ULL,
0xFDCCB7E1FEE5A65EULL,0xFDF2677BFE3DC6AFULL,0xFF833EE2FE3A59A1ULL,0xFED7F226FE0DCFEBULL,0xFEBC89B6FEBFF6C4ULL,0xFE4EE7F5FF26BE68ULL,0xFEEFED88FF190A30ULL,0xFEFA34B2FE25CB4DULL,
0xFEC6D0E0FE06F5CFULL,0xFEF6C7A4FE7EDEB9ULL,0xFEBC89B6FE9A472AULL,0xFF7FD1D4FE7EDEB9ULL,0xFE74978FFEEFED88ULL,0xFEB2428CFED7F226ULL,0xFD65F03CFD9279F3ULL,0xFEB2428CFE4EE7F5ULL,
0xFF37DFAEFEA12146ULL,0xFDB8298DFEA12146ULL,0xFE3DC6AFFF53481EULL,0xFF3EB9CAFED48518ULL,0xFE4133BDFFB335A7ULL,0xFE4133BDFE14AA07ULL,0xFEF35A96FDB8298DULL,0xFE0A62DDFE337F85ULL,
0xFDE14635FEB91CA8ULL,0xFF23515AFD9279F3ULL,0xFEE9136CFEDB5F34ULL,0xFE525503FEE9136CULL,0xFE824BC7FE637649ULL,0xFE337F85FE9A472AULL,0xFDDDD927FE900000ULL,0xFF60FC56FE36EC93ULL,
0xFE9DB438FE337F85ULL,0xFE1B8423FEAB6870ULL,0xFEA12146FE8C92F2ULL,0xFE8925E3FEEC807AULL,0xFDEB8D5FFE113CF9ULL,0xFEBFF6C4FE4133BDULL,0xFECA3DEEFED1180AULL,0xFE7B71ABFD8F0CE5ULL,
0xFE900000FF2A2B76ULL,0xFE1B8423FE6A5065ULL,0xFE8C92F2FEC363D2ULL,0xFE96DA1CFE592F1FULL,0xFE2CA569FE4133BDULL,0xFE0DCFEBFE4EE7F5ULL,0xFE3DC6AFFE4B7AE7ULL,0xFE9DB438FE3DC6AFULL,
0xFE480DD9FE225E3FULL,0xFE337F85FDEB8D5FULL,0xFE4B7AE7FE8925E3ULL,0xFE6A5065FEBC89B6ULL,0xFE5C9C2DFE36EC93ULL,0xFE96DA1CFE4EE7F5ULL,0xFEDECC42FEFA34B2ULL,0xFE96DA1CFE5C9C2DULL,
0xFE3DC6AFFEAED57EULL,0xFE113CF9FE113CF9ULL,0xFE1EF131FEAB6870ULL,0xFE337F85FEB91CA8ULL,0xFE0DCFEBFEC363D2ULL,0xFE66E357FE225E3FULL,0xFE55C211FE7EDEB9ULL,0xFE14AA07FE301277ULL,
0xFECA3DEEFFCE9E17ULL,0xFE8925E3FFA21461ULL,0xFE74978FFE44A0CBULL,0xFE712A81FE181715ULL,0xFEDB5F34FE7EDEB9ULL,0xFEFDA1C0FEAB6870ULL,0xFE3A59A1FEDECC42ULL,0xFE181715FE4EE7F5ULL,
0xFE7B71ABFEA7FB62ULL,0xFDF5D489FE7EDEB9ULL,0xFEB91CA8FEA7FB62ULL,0xFEB91CA8FE66E357ULL,0xFE480DD9FE181715ULL,0xFE301277FE74978FULL,0xFE8925E3FEBFF6C4ULL,0xFE14AA07FF4226D8ULL,
0xFE1EF131FE0A62DDULL,0xFEBC89B6FEA7FB62ULL,0xFD9279F3FECA3DEEULL,0xFDB8298DFE29385BULL,0xFE8925E3FE4EE7F5ULL,0xFE29385BFEB5AF9AULL,0xFECDAAFCFE0A62DDULL,0xFDE82051FEA7FB62ULL,
0xFE063FB4FE1155ADULL,0xFDA62BF1FCF11A64ULL,0xFDA62BF1FE1155ADULL,0xFDC009E1FDF3C5C0ULL,0xFD512E27FD0EAA52ULL,0xFE364996FE415F8FULL,0xFEC6673AFDAD8FEDULL,0xFD125C4FFCE9B669ULL,
0xFE7C7F69FDFEDBB9ULL,0xFD288841FD212446ULL,0xFD24D644FDBC57E3ULL,0xFCAE968FFE665377ULL,0xFD900000FE45118DULL,0xFD9763FBFE0DA3B0ULL,0xFCDEA070FDFB29BBULL,0xFCCFD879FDC76DDCULL,
0xFDC3BBDFFDD283D5ULL,0xFE716970FEBF033FULL,0xFE028DB7FE028DB7ULL,0xFD9EC7F6FDBC57E3ULL,0xFEB03B49FD889C04ULL,0xFDE14BCCFCF11A64ULL,0xFD5FF61EFDCED1D8ULL,0xFCF87E60FD9763FBULL,
0xFE09F1B2FE92AB5BULL,0xFCC8747EFDFB29BBULL,0xFDCB1FDAFCC8747EULL,0xFDD9E7D1FD675A19ULL,0xFDE4FDCAFE1C6BA6ULL,0xFF654CD6FDB141EAULL,0xFE2B339DFD19C04BULL,0xFDE14BCCFDE4FDCAULL,
0xFDC009E1FD762210ULL,0xFDFEDBB9FDB4F3E8ULL,0xFD426631FD49CA2CULL,0xFD288841FD9B15F8ULL,0xFCF11A64FCF87E60ULL,0xFD074656FD375038ULL,0xFDC009E1FDE14BCCULL,0xFDB141EAFE48C38AULL,
0xFEB3ED46FE1155ADULL,0xFDD9E7D1FDC3BBDFULL,0xFE0DA3B0FD813809ULL,0xFCF87E60FDD9E7D1ULL,0xFE53D983FD8C4E02ULL,0xFDEC61C5FCC11083ULL,0xFCC11083FE5EEF7CULL,0xFDA62BF1FDFB29BBULL,
0xFDE14BCCFCD38A77ULL,0xFD2C3A3FFD375038ULL,0xFD54E025FD426631ULL,0xFF17B307FDBC57E3ULL,0xFE364996FCD38A77ULL,0xFCF87E60FDD283D5ULL,0xFDA279F4FD8C4E02ULL,0xFF140109FCB5FA8AULL,
0xFDDD99CEFE18B9A9ULL,0xFDC76DDCFD24D644ULL,0xFD039459FE201DA4ULL,0xFC8D54A4FD19C04BULL,0xFD24D644FE39FB94ULL,0xFD3B0235FDFEDBB9ULL,0xFDBC57E3FDC76DDCULL,0xFDC3BBDFFDBC57E3ULL,
0xFDE4FDCAFDC76DDCULL,0xFCDEA070FDA279F4ULL,0xFD339E3AFD1D7248ULL,0xFDC009E1FCFFE25BULL,0xFD49CA2CFD49CA2CULL,0xFD0EAA52FDF777BEULL,0xFDCB1FDAFD54E025ULL,0xFC6860BBFD6EBE15ULL,
0xFD1D7248FE0DA3B0ULL,0xFDD9E7D1FDCED1D8ULL,0xFD2C3A3FFDC3BBDFULL,0xFD5FF61EFCDAEE72ULL,0xFD9EC7F6FDB8A5E6ULL,0xFDD9E7D1FDE4FDCAULL,0xFD0EAA52FCD73C75ULL,0xFD4D7C2AFDCED1D8ULL,
0xFD6B0C17FCDAEE72ULL,0xFDE14BCCFD9763FBULL,0xFD7D860BFCA73293ULL,0xFC94B89FFD46182EULL,0xFDB141EAFD900000ULL,0xFD813809FD24D644ULL,0xFDCED1D8FD375038ULL,0xFD160E4DFD675A19ULL,
0xFDC009E1FD9EC7F6ULL,0xFD9763FBFDC76DDCULL,0xFDF013C3FD49CA2CULL,0xFC85F0A8FDDD99CEULL,0xFD63A81CFD2FEC3DULL,0xFD074656FD675A19ULL,0xFCF11A64FE1C6BA6ULL,0xFD19C04BFD5C4420ULL,
0xFD762210FCD73C75ULL,0xFD762210FD9B15F8ULL,0xFD46182EFD4D7C2AULL,0xFD589223FE063FB4ULL,0xFD3EB433FD6EBE15ULL,0xFD63A81CFD4D7C2AULL,0xFD813809FD3EB433ULL,0xFDC3BBDFFDC3BBDFULL,
0xFCF4CC62FD7D860BULL,0xFD675A19FD2C3A3FULL,0xFD5C4420FDCED1D8ULL,0xFCBD5E85FDC76DDCULL,0xFDC3BBDFFD6B0C17ULL,0xFD5FF61EFCE2526EULL,0xFDC3BBDFFD074656ULL,0xFDB8A5E6FDFB29BBULL,
0xFD426631FDB8A5E6ULL,0xFD5C4420FD9EC7F6ULL,0xFD0AF854FD512E27ULL,0xFCBD5E85FD8C4E02ULL,0xFDB141EAFDC76DDCULL,0xFDA9DDEFFDFEDBB9ULL,0xFD6B0C17FD84EA07ULL,0xFDA9DDEFFD24D644ULL,
0xFD900000FD9763FBULL,0xFD512E27FD589223ULL,0xFDC76DDCFCD73C75ULL,0xFD900000FD0AF854ULL,0xFD93B1FDFDA9DDEFULL,0xFD63A81CFCC11083ULL,0xFD9EC7F6FE09F1B2ULL,0xFDE14BCCFCED6867ULL,
0xF9A3881FFA45D2B9ULL,0xF9A3881FFB519A9FULL,0xFB10AFFBF9199582ULL,0xF9FCCAC1F9934D76ULL,0xFBE3AA91FB31254DULL,0xF9095AD9F70205B7ULL,0xF9013D84FB59B7F4ULL,0xFAE00000FAE00000ULL,
0xF94A457DF7CCE2F8ULL,0xFB824A9AFB7A2D46ULL,0xFAD7E2ABF96ABACFULL,0xFB0892A6F9199582ULL,0xFA2D7ABCFB2907F8ULL,0xFB10AFFBF826259AULL,0xFB7A2D46FD0FE7C8ULL,0xFAA732B0F88FA2E5ULL,
0xF8E8E587F826259AULL,0xF8E8E587F8E8E587ULL,0xF8C052E0F88FA2E5ULL,0xFABF8AADF82E42EEULL,0xF8E0C832FACFC556ULL,0xF95262D1FABF8AADULL,0xFBD36FE8FA1522BEULL,0xFB720FF1FA7682B5ULL,
0xF9C3FD71F95262D1ULL,0xFA8EDAB2F79C32FDULL,0xFAD7E2ABFAD7E2ABULL,0xF85EF2E9F7CCE2F8ULL,0xF9D4381AF929D02BULL,0xF95262D1F9E472C3ULL,0xF826259AFA8EDAB2ULL,0xF9ABA573F96ABACFULL,
0xF9422828F95A8026ULL,0xF8D08D89F85EF2E9ULL,0xFA0D056AFB18CD4FULL,0xFB720FF1F8A7FAE2ULL,0xFB007552FA96F807ULL,0xFBA2BFECF98B3021ULL,0xF93A0AD4F8D08D89ULL,0xF9B3C2C8F6E9ADB9ULL,
0xF9095AD9F8B01837ULL,0xF9629D7BF95262D1ULL,0xF98312CDF96ABACFULL,0xFA66480CF972D824ULL,0xF9629D7BF9D4381AULL,0xF9199582FAAF5004ULL,0xFB720FF1F8C87034ULL,0xF74B0DAFF9C3FD71ULL,
0xF9A3881FFA9F155BULL,0xFACFC556FA96F807ULL,0xFC4D27DCFAF857FDULL,0xF8469AECF6D97310ULL,0xF89FDD8EFB18CD4FULL,0xFB3942A1F78BF854ULL,0xF9C3FD71FA04E815ULL,0xFA66480CFB69F29DULL,
0xF89FDD8EF9FCCAC1ULL,0xFA560D62FBBB17EAULL,0xFAF03AA9F867103EULL,0xFACFC556FB20EAA4ULL,0xFA2D7ABCFC34CFDEULL,0xF96ABACFF9A3881FULL,0xF94A457DF9ABA573ULL,0xFA96F807F84EB840ULL,
0xF80DCD9CF9BBE01CULL,0xFAE81D54FAE81D54ULL,0xFB0892A6F9E472C3ULL,0xF867103EFA66480CULL,0xFA1D4013F9422828ULL,0xFB18CD4FF9C3FD71ULL,0xFC249535FA255D67ULL,0xFA5E2AB7F99B6ACAULL,
0xFA86BD5EF9C3FD71ULL,0xF9E472C3F9013D84ULL,0xF96ABACFF931ED7FULL,0xF9DC556FFBB2FA95ULL,0xFA04E815F921B2D6ULL,0xF972D824F9013D84ULL,0xFA1522BEFB007552ULL,0xF9BBE01CF9C3FD71ULL,
0xFA255D67FA66480CULL,0xF8B8358BF9D4381AULL,0xFA1D4013FA7EA009ULL,0xFB497D4AF8878590ULL,0xF95A8026F70A230BULL,0xFA7682B5FA359810ULL,0xF9199582FB0892A6ULL,0xFB61D548F98312CDULL,
0xF972D824F94A457DULL,0xF8E8E587FA04E815ULL,0xF86F2D93FB18CD4FULL,0xF9FCCAC1F9E472C3ULL,0xF8E0C832FA560D62ULL,0xFAD7E2ABF8E8E587ULL,0xF9629D7BF97AF578ULL,0xF99B6ACAF9FCCAC1ULL,
0xFA1522BEFAE00000ULL,0xFA04E815FAE81D54ULL,0xF9A3881FFA96F807ULL,0xF9F4AD6CF8D8AADDULL,0xFB59B7F4FA04E815ULL,0xF9EC9018FA359810ULL,0xFA255D67F9E472C3ULL,0xF7A45051FB928543ULL,
0xFAF857FDF9F4AD6CULL,0xF9934D76FA4DF00EULL,0xF8F92030F9FCCAC1ULL,0xFA5E2AB7F9934D76ULL,0xF9BBE01CFA4DF00EULL,0xF9D4381AFB0892A6ULL,0xFA0D056AFAE81D54ULL,0xF815EAF1F972D824ULL,
0xF8E8E587F826259AULL,0xFA9F155BF9C3FD71ULL,0xFACFC556F9EC9018ULL,0xFAF03AA9F9D4381AULL,0xF9EC9018F98312CDULL,0xFC6D9D2EF9422828ULL,0xF9B3C2C8F9629D7BULL,0xFA86BD5EFA66480CULL,
0xF931ED7FFB10AFFBULL,0xFA255D67F9CC1AC5ULL,0xF98B3021FBC3353EULL,0xF9C3FD71FB497D4AULL,0xFA6E6560F83E7D97ULL,0xF9199582FB61D548ULL,0xF911782DF9013D84ULL,0xF9B3C2C8FB0892A6ULL,
0xFE3B8744FE64E409ULL,0xFE71300DFE3CA573ULL,0xFE4B2DD4FE4C4C03ULL,0xFE4A0FA5FE31779FULL,0xFE53011CFE4FA68FULL,0xFE382CB8FE59B635ULL,0xFE5AD464FE411E2EULL,0xFE05DE7CFE382CB8ULL,
0xFE4596EAFE59B635ULL,0xFE5E2EF0FE565BA8ULL,0xFE33B3FCFE48F176ULL,0xFE5779D7FE3A6915ULL,0xFE4596EAFE18DF98ULL,0xFE0C9395FE50C4BEULL,0xFE288628FE3B8744ULL,0xFE541F4BFE2BE0B4ULL,
0xFE4A0FA5FE6B9922ULL,0xFE4E8860FE75A8C8ULL,0xFE411E2EFE46B519ULL,0xFE62A7ACFE589806ULL,0xFE3EE1D1FE5E2EF0ULL,0xFE53011CFE5BF293ULL,0xFE553D7AFE553D7AULL,0xFE435A8CFE553D7AULL,
0xFE64E409FE565BA8ULL,0xFE3EE1D1FE4B2DD4ULL,0xFE4B2DD4FE400000ULL,0xFE3CA573FE1F94B1ULL,0xFE411E2EFE4E8860ULL,0xFE411E2EFE48F176ULL,0xFE3DC3A2FE4A0FA5ULL,0xFE423C5DFE435A8CULL,
0xFE4E8860FE5BF293ULL,0xFE48F176FE3DC3A2ULL,0xFE724E3CFE411E2EULL,0xFE435A8CFE4FA68FULL,0xFE400000FE4596EAULL,0xFE47D347FE4C4C03ULL,0xFE4478BBFE435A8CULL,0xFE081AD9FE4596EAULL,
0xFE20B2E0FE46B519ULL,0xFE63C5DBFE394AE6ULL,0xFE46B519FE53011CULL,0xFE4E8860FE6EF3AFULL,0xFE47D347FE2767F9ULL,0xFE20B2E0FE4D6A32ULL,0xFE7011DEFE50C4BEULL,0xFDC3E9B0FE3295CDULL,
0xFE4E8860FE5AD464ULL,0xFE4B2DD4FE35F05AULL,0xFE565BA8FE35F05AULL,0xFE435A8CFE5AD464ULL,0xFE4E8860FE5779D7ULL,0xFE5F4D1FFE370E89ULL,0xFE4B2DD4FE3295CDULL,0xFE5E2EF0FE9DE75EULL,
0xFE53011CFE2F3B41ULL,0xFE94F5E8FE50C4BEULL,0xFE61897DFE0DB1C3ULL,0xFE46B519FE4E8860ULL,0xFE50C4BEFE53011CULL,0xFE4FA68FFE5E2EF0ULL,0xFDB206C2FE4596EAULL,0xFE4596EAFE47D347ULL,
0xFE589806FE4B2DD4ULL,0xFE400000FE46B519ULL,0xFE435A8CFE5D10C1ULL,0xFE5D10C1FE46B519ULL,0xFE50C4BEFE4B2DD4ULL,0xFE48F176FE50C4BEULL,0xFE3A6915FE50C4BEULL,0xFE4E8860FE46B519ULL,
0xFE46B519FE748A99ULL,0xFE48F176FE2BE0B4ULL,0xFE4B2DD4FE33B3FCULL,0xFE4D6A32FE435A8CULL,0xFE411E2EFE5779D7ULL,0xFE240D6CFE411E2EULL,0xFE50C4BEFE5AD464ULL,0xFE46B519FE4E8860ULL,
0xFE4596EAFE3CA573ULL,0xFE672067FE53011CULL,0xFE29A457FE0B7566ULL,0xFE081AD9FE47D347ULL,0xFE382CB8FE423C5DULL,0xFE50C4BEFE51E2EDULL,0xFE64E409FE435A8CULL,0xFE288628FE660238ULL,
0xFE47D347FDB8BBDBULL,0xFE2CFEE3FE7011DEULL,0xFE5AD464FE5AD464ULL,0xFE4A0FA5FE400000ULL,0xFE5D10C1FE435A8CULL,0xFE411E2EFE19FDC7ULL,0xFE6A7AF4FE51E2EDULL,0xFE2F3B41FE46B519ULL,
0xFE35F05AFE5AD464ULL,0xFE3CA573FE4C4C03ULL,0xFE3B8744FE541F4BULL,0xFE435A8CFE33B3FCULL,0xFE4C4C03FE33B3FCULL,0xFE5D10C1FE3A6915ULL,0xFE4D6A32FE31779FULL,0xFE4A0FA5FE5779D7ULL,
0xFE435A8CFE5BF293ULL,0xFE4B2DD4FE4478BBULL,0xFE0C9395FE6B9922ULL,0xFE4A0FA5FE4478BBULL,0xFE47D347FE3295CDULL,0xFE53011CFE48F176ULL,0xFE4478BBFE4478BBULL,0xFE47D347FE51E2EDULL,
0xFE4478BBFE4D6A32ULL,0xFE50C4BEFE4478BBULL,0xFE683E96FE4478BBULL,0xFE46B519FE50C4BEULL,0xFE3B8744FE435A8CULL,0xFE4A0FA5FE4B2DD4ULL,0xFE59B635FE4C4C03ULL,0xFE48F176FE305970ULL,
0xFDF519BDFE48F176ULL,0xFE589806FE53011CULL,0xFE411E2EFE2649CAULL,0xFE3DC3A2FE1B1BF6ULL,0xFE305970FE0C9395ULL,0xFE695CC5FE589806ULL,0xFE4A0FA5FE4C4C03ULL,0xFE4596EAFE5779D7ULL,
0x01ECF20D02FC61B5ULL,0x0211586A0285DB69ULL,0x0179C299023EA1D0ULL,0x0319439B02EF3010ULL,0x023CA1E6030607E2ULL,0x02448FE70322ED98ULL,0x0260C61602135551ULL,0x028EBAE003197483ULL,
0x0124A16D025B48B4ULL,0x00B7AB7302912ADCULL,0x02951DBC01FD19D0ULL,0x026C9F1F01D5B4ECULL,0x02FA97A4026FC6E1ULL,0x01FC20B502C6558BULL,0x0242050402DC38C0ULL,0x02E57C9A02AC1370ULL,
0x0249B3EE02766B47ULL,0x0260F97C029AC52FULL,0x0265FA65029F4CCDULL,0x02EF54BB022CEB07ULL,0x0210247F0289B22FULL,0x0284C5810213507DULL,0x025F6E5102C1F20FULL,0x02145D7B04591B46ULL,
0x02FD043202AB9970ULL,0x02D49F52022499F1ULL,0x02BDA49302933CB8ULL,0x030A614A024E65E4ULL,0x0268A27E02877398ULL,0x01B206AB02E069A1ULL,0x025AE03B027B5339ULL,0x021BA71C02A465BCULL,
0x0200456403548FC6ULL,0x024E5A1102395B50ULL,0x0249E2AE0279A256ULL,0x0237BD4D02612119ULL,0x02342413025AB3B4ULL,0x020FC0A10264F914ULL,0x025F8B5701E7F7BAULL,0x022FB7F20238950AULL,
0x022CF81102790977ULL,0x0280D030022EAD01ULL,0x022C3A90028A2FB8ULL,0x0200F1D7027B7291ULL,0x0244041602382070ULL,0x02308965024A42C9ULL,0x02A284660259E9ECULL,0x028E119C02AB193AULL,
0x02644C47022A157DULL,0x0338BF29024CA2EDULL,0x0293248E01CF96C5ULL,0x02A72FCC021E0EA3ULL,0x0217B278025F0608ULL,0x0228157D02A37E60ULL,0x028F6F5802492770ULL,0x024FD47902399E27ULL,
0x025023A8024F28ABULL,0x00CD127602F3D434ULL,0x01ED4FC302719DADULL,0x02BB08BF02B979DCULL,0x025365B802329C06ULL,0x028D2A1502448441ULL,0x026FC24A021D8C66ULL,0x01E362870235C306ULL,
0x033BDD7A02893460ULL,0x02AFF2F002822B7BULL,0x02DBFAAA0235AA47ULL,0x0235CB7A02A0CC66ULL,0x02901E4F0328954BULL,0x01DE6D8202463141ULL,0x026F669801D096C7ULL,0x029506BA0309FA87ULL,
0x0175ED2D0167EB5FULL,0x024C98BA0325A95CULL,0x02B6824B02EEE6CEULL,0x02B95C6C0040D90FULL,0x0249F0BF025D6E24ULL,0x0312856E026C6298ULL,0x0257B254027E2566ULL,0x0226F3D1033006C2ULL,
0x0117A1F602CE04F0ULL,0x029CDF9902D5FA1BULL,0x029F90F2029EF941ULL,0x02F0B222018FCFC2ULL,0x02B2196703178E15ULL,0x0280F9AD025561DEULL,0x0265384501FAB2A3ULL,0x03370BD5030B907FULL,
0x028B25F6030CD7C4ULL,0x02C47F1F031285ECULL,0x02B3D88C02F6E7BDULL,0x02367E8E02E7B0FBULL,0x011AE06C02A48316ULL,0x02335F6503112FBEULL,0x02D23E0102801AFDULL,0x02FB0BB60223109BULL,
0x0242363C029C0882ULL,0x02820C0802C441F7ULL,0x0249F9F302B7FCB3ULL,0x02D58F7E02CC06D9ULL,0x0280928B02D21DC8ULL,0x02AAEE6102C105D6ULL,0x02B73976029D3228ULL,0x02CC0BA2030BDCF1ULL,
0x02B48AD402B4F3D5ULL,0x032DF1A302B44C06ULL,0x02C3A0E303903342ULL,0x02B9A90F02E4ED0AULL,0x028E8CC1023DE2F1ULL,0x02C866E202A32748ULL,0x0223F87302DA40E7ULL,0x02F19A9B02856D36ULL,
0x0245ABB8029C6ED0ULL,0x0357ADB502F4A784ULL,0x02A9901C02BFC4D2ULL,0x0285549F027D3964ULL,0x0250EE23024EBBCAULL,0x01E31C2F02A88A22ULL,0x0264211902BC412AULL,0x029EA8EF02CB3BDCULL,
0x02178FA70249A63EULL,0x01D9236302D2410BULL,0x02BD21830202F373ULL,0x0286BB57023B24CEULL,0x022EF36703535DF2ULL,0x02A3EAAC027A999AULL,0x02C6B00D01C1DB20ULL,0x02455F22024CCD44ULL,
0x01BB0EA9039542AEULL,0x03FB194903F4FB67ULL,0x0460CC4604AB2BA3ULL,0x03BB9E0B03E69AD0ULL,0x04276D690381E910ULL,0x02DC8C4403A8C563ULL,0x03D1E94F02DBF180ULL,0x03E1FAC2038D8B0DULL,
0x023B7CCC0449422DULL,0x0387EAC403681764ULL,0x04076F7303D41498ULL,0x03E74EE80415A272ULL,0x03B19B6B043279ABULL,0x03B105DF03B73DBAULL,0x0430AF5E03D2506BULL,0x040F2613039823D0ULL,
0x0397AA020419F0FAULL,0x040E755203D4AE2FULL,0x046A625303CE65F9ULL,0x03DBD55E041DD76BULL,0x0399D33E0457B374ULL,0x042160EF03E62DBFULL,0x04321D7403E7AEB0ULL,0x041BCD03035E1018ULL,
0x03CA8CB1046DA15EULL,0x03B07DC804516CF6ULL,0x0375DC3703AB8582ULL,0x03FB10E30339E55AULL,0x040C32F3037367B9ULL,0x0387F5AF03B60147ULL,0x03EB34B6030B27EAULL,0x03F88D29043A5665ULL,
0x0400D84A03863E14ULL,0x04EF907A039E20AAULL,0x0393871E03952C71ULL,0x0386639F0446D0E5ULL,0x04026595054B668BULL,0x03DADDA2042F4C4DULL,0x044BED97043706DCULL,0x03EF77B403773DF7ULL,
0x03E658C003E8E494ULL,0x043493C003DFDD11ULL,0x041F6C7C037E2A54ULL,0x039D021F03FDC978ULL,0x036815000393F30CULL,0x0471E38003E8C917ULL,0x03B187D603ECEEEEULL,0x03F1E535042006E9ULL,
0x03A9054903E4F227ULL,0x03914CCA03BFBF49ULL,0x03F451BA03D73D90ULL,0x040AD19703FB24F5ULL,0x044A96830488AE0AULL,0x037A497C044BF351ULL,0x03A6E51703784FDDULL,0x03B77CB403C0D35AULL,
0x03F7E6CA03A6C7B6ULL,0x035CBD75036BFC97ULL,0x0446E3F3037F2CE7ULL,0x0475ED570415D9F8ULL,0x046AE6390401C46BULL,0x0330F5D203C0E01BULL,0x03BB14C503EDED17ULL,0x03AA59BF03F1016CULL,
0x01CCBAEB04C22007ULL,0x03A34DA8056FBA47ULL,0x051483B4042A8D92ULL,0x04924B8B04137415ULL,0x04BC83050366D7FFULL,0x032CBCB404AE2D86ULL,0x053F628A03EAE151ULL,0x054C94F60472A2E7ULL,
0x03F7EC56046BD009ULL,0x048E4A020491DFE7ULL,0x04EA706304FE0907ULL,0x05657EEE05BAD26EULL,0x05230C86049A6F9FULL,0x0443350204B57D34ULL,0x04913C5A03BC3A9BULL,0x0526D16804304F66ULL,
0x04B501C704C9F2E5ULL,0x0566F45D0471A4CBULL,0x0451ED2F04BECFD7ULL,0x04B1E9CA02EA0C46ULL,0x04D8F2A30547CF7BULL,0x04268EEC0466AA7EULL,0xFE3D96BB03B17A7FULL,0x03E6BCDB04C81B3FULL,
0x049920E702F15CE2ULL,0x03C7D2E903E3C8C4ULL,0x04E62C2604EE38BDULL,0x048299C3049D58D5ULL,0x03758A490390A0FCULL,0x045031A005C1F5CAULL,0x045524A8021A6882ULL,0x054178B504E03DE5ULL,
0xFE5EE37A04874FD3ULL,0xFFE1CA1A04E658D9ULL,0x0480CD0404C1E5A1ULL,0x02BF0AAF00800A88ULL,0x0448DC2E01EA10D6ULL,0x0407B47504579AC6ULL,0x03B443FC005ED4AFULL,0x0525DC9F04C18394ULL,
0x04C6C5EB04AC7DD6ULL,0x02E6E562042E1CF9ULL,0x042A128305E7CDF8ULL,0x0417EED205AA3DF9ULL,0x0492F38404C712A6ULL,0x02AA3F9D047A18F9ULL,0x02EDB04004F08997ULL,0x0445D08104E6C23EULL,
0x04519F0002D8E7C8ULL,0x046EBDFC04B5766AULL,0x0491EA7A046E5C62ULL,0x04A59FD70505DEEBULL,0x01FD92FB04AC9550ULL,0x01B251420502D25CULL,0x04CA04BC05211657ULL,0x04E5AD260461836BULL,
0x042BEAB304103D12ULL,0x031FC2330332D505ULL,0x048EA1E3048185A9ULL,0x043013A0053B3A2BULL,0x048F5BDE05167810ULL,0x04874AF104B0D939ULL,0x0462175404B65A5CULL,0x04613B6F040DF95FULL,
0x0190250D0132109EULL,0x02636C8B02277A86ULL,0x02C3B84701A19DBEULL,0x01B50AA901CAD801ULL,0x0190235300C40040ULL,0x01E40A6903BFABFDULL,0x02B986F901E119A4ULL,0x03C088F401F63D0CULL,
0x01E1155001CC204BULL,0x0160A5D302F93FAAULL,0x011CD67B05AA2701ULL,0x01C1F62E03A68FF2ULL,0x028FBA16021A07B0ULL,0x01CD009A03B708FDULL,0xFFAA987C045E41A4ULL,0x0138932E02F4750AULL,
0x021B037301CF592EULL,0x026508F901BBDFC8ULL,0x0157FB3402C928E8ULL,0x025FA1AB026D6473ULL,0x033CD16C02781DFDULL,0x01E5AD6C01DBAF6CULL,0x0220B30001736D37ULL,0x01AFE8A60237FD71ULL,
0x0285FB880348F802ULL,0x02923A0601829AF9ULL,0x02E08A7B03540289ULL,0x018B27DE0305C862ULL,0x0238363101A68988ULL,0x02AF216601A675A4ULL,0x022C739801D17873ULL,0x0233F04F01DDABFFULL,
0x01CB579A020BA13CULL,0x02BDA816019D39EAULL,0x010D04780206DB9AULL,0x0170312301BCC23BULL,0x02129103020C110BULL,0x003A089F036B69F2ULL,0x01F79F9301CCD14FULL,0x023475C30174D653ULL,
0x02B9FB9F0384197BULL,0x023C523B0273E51AULL,0x026272A0022978ABULL,0x02682E8501EED258ULL,0x025EC4E30194EB17ULL,0x022C822F00562AD2ULL,0x01D13F49036EE1FAULL,0x025C80A802B45654ULL,
0x02A88C5001D61196ULL,0x0187701F01EED03AULL,0x01EE62EA010B7F88ULL,0x02AFCABA01E901F7ULL,0x02064A2901D20C0DULL,0x01C2498C02304CF0ULL,0x023893FE03090FD1ULL,0x0194BE310233A460ULL,
0x02502734013ABD50ULL,0x01EFBD41012A45E9ULL,0x0340F4880182D300ULL,0x018177150214E552ULL,0x01E61BD002065A9EULL,0x02532DF401D0216AULL,0x01E0259101C27A75ULL,0x02B80861026CDC0EULL,
0x0297D2B302A7BB68ULL,0x03F24B7102C30416ULL,0x02EB7955029B433CULL,0x0273A32A02BE91BFULL,0x0230E8CE02BF25D1ULL,0x030C36AB02C8E171ULL,0x02F34CAB02BC6D15ULL,0x029B315102A1D0E0ULL,
0x02A2217F0220878AULL,0x037C7C3502B6276EULL,0x034C052B02F72BFAULL,0x032813D802253E14ULL,0x02D50DF102ED4A3DULL,0x02A028B302C3B17CULL,0x02F16EDC023359ABULL,0x02DD8E900291F971ULL,
0x02B6025503B2A5E3ULL,0x03B856B502C0EDF7ULL,0x02D5E1C0031A2948ULL,0x0244F6FA02DA3A6AULL,0x036DADF203013BC5ULL,0x02B44AB602DD2685ULL,0x027050B5032F1F41ULL,0x02DDB0EE00B79C24ULL,
0x02E9D9F302DD8A91ULL,0x0375148E02F96FC4ULL,0x02AD6E7402E4DBF0ULL,0x0197C465047B3946ULL,0x02BF0BD802C194B9ULL,0x0316B72502FB0625ULL,0x02CF021E02A662F4ULL,0x02B034A3028D40E1ULL,
0x03082C4802D2926BULL,0x0315C43300C68092ULL,0x02A7C36902CE0837ULL,0x02BEF08F02BF8B97ULL,0x0285C16502BA728FULL,0x02B08657043730BEULL,0x03584C6E02A8B6F8ULL,0x02A88C0702D63BD0ULL,
0x02B6DC3603B09EC3ULL,0x02B71DB702F910A7ULL,0x02FCC6E502B4BE5EULL,0x0319991602D30CFAULL,0x02D0F002023ABD24ULL,0x02A742570251FAC2ULL,0x02A4D92A02D87DDDULL,0x030581400311814AULL,
0x02E2DBDA02CECF6AULL,0x0295CC8702BA3E83ULL,0x02A8E28002130EB9ULL,0x02D92D6002E17A74ULL,0x02B6C04602C3B62BULL,0x02D6BBEF03106E41ULL,0x036FFFC302BADE51ULL,0x02CA541602924AFAULL,
0x02834795031A79A5ULL,0x0314498D02B0E334ULL,0x031BA00002488F93ULL,0x0331153C0323BA62ULL,0x02BDF5D302EA4546ULL,0x023430C5023BC32BULL,0x02CE68E003327106ULL,0x02BE44AA0305E28BULL,
0x0083A76F00D672D4ULL,0x00D9FD9FFFCA9053ULL,0x00CA781200DE210AULL,0x00CC5AB700E67497ULL,0x00C0B47800912FF4ULL,0x0115CBAD00BE387AULL,0xFE874B7100C491E8ULL,0x00E59F6200E51F8FULL,
0x00B4E5A9013A4BFBULL,0x00D33B030031A69FULL,0x00C4880300AC6156ULL,0x00A3B9FE00BF662CULL,0x00204D850092344BULL,0xFF8BE2E4FF396F59ULL,0x0099ABF2009B0C1AULL,0x0094BB7A005CF9EFULL,
0x00CF0D0000F2F63BULL,0x007ADFEB0008664BULL,0x00B74498FFEFD5D1ULL,0x00DC7C1D00AA14F5ULL,0x005CD10E0128D54FULL,0x00D3247EFF2D4F76ULL,0x00CBF3B300ADE0BCULL,0x00B803750067C9B2ULL,
0x00E875B700C50B45ULL,0xFFA8778000CE8893ULL,0x00C432F000C51E28ULL,0x00F50035FFDC5A0AULL,0x00DF4DC1FFB87969ULL,0x00BE746400E58735ULL,0x00CC7BA3010D5A2BULL,0xFFA4B66C011008AEULL,
0x0102C95E003F8479ULL,0x01018EB900616A54ULL,0x0006EF690021DF8AULL,0x00B632C500BCAC38ULL,0xFFFC954700C46F01ULL,0x0095B89B00902B30ULL,0x00ABF7510003D4E9ULL,0x00B92D18003A2CC4ULL,
0x01ECE42400FA7F88ULL,0x00AC4AC6009EFCB9ULL,0x0167D06D01038A5AULL,0x01195AC400E9ECD4ULL,0x013ACCEEFFDB0358ULL,0x00E7B6F8007AAC8DULL,0x00DCE1D000B2EA2EULL,0x00D0EBA800C748C0ULL,
0x00105E1600738B74ULL,0x0125CBF6FE9C055CULL,0x012E3576015A6DCAULL,0x0188A3DCFFF6326DULL,0x00AB6D77FEF21928ULL,0x00C23A0102818F8DULL,0x00A43B96001C2376ULL,0x00CEED2F00FB000CULL,
0x010BDBF1FFE5288AULL,0x00D82A1800E94574ULL,0x00358F6C00D29112ULL,0x01098AD4006DFB59ULL,0x01621BC400EEC960ULL,0x00C65A2C01662763ULL,0x00559A2201534D8CULL,0x00B0D8D6016D0F1BULL,
0xFDB30BF3FD2E0EC0ULL,0xFCE6059AFD22F9A6ULL,0xFD01BA5AFD7617E6ULL,0xFDC93626FD9CE1C0ULL,0xFCA9118DFD2E0EC0ULL,0xFDA7F6D9FD01BA5AULL,0xFD0744E6FCEB9027ULL,0xFD8C4219FDA26C4CULL,
0xFDC3AB99FD4438F3ULL,0xFDCEC0B3FCB9B133ULL,0xFDC3AB99FDEA7573ULL,0xFC9871E7FDBE210CULL,0xFD657840FD7BA273ULL,0xFC77329AFD1D6F1AULL,0xFDC3AB99FD5FEDB3ULL,0xFD0CCF73FDA7F6D9ULL,
0xFE327E99FCE07B0DULL,0xFD9CE1C0FD0CCF73ULL,0xFD7BA273FD4F4E0DULL,0xFDC3AB99FE431E3FULL,0xFD3EAE66FE27697FULL,0xFD5FEDB3FE2CF40CULL,0xFD657840FD0744E6ULL,0xFE48A8CCFC34B401ULL,
0xFD91CCA6FE21DEF3ULL,0xFD54D899FCDAF080ULL,0xFD2E0EC0FD3EAE66ULL,0xFD6B02CDFD7BA273ULL,0xFDA7F6D9FDEA7573ULL,0xFCF6A540FDAD8166ULL,0xFD49C380FDAD8166ULL,0xFE53BDE6FDA7F6D9ULL,
0xFD657840FE1C5466ULL,0xFDF00000FD8C4219ULL,0xFD91CCA6FDB89680ULL,0xFCC4C64DFD01BA5AULL,0xFD54D899FDB89680ULL,0xFF1B39B2FE80124CULL,0xFD4F4E0DFE7A87BFULL,0xFD5A6326FCF11AB3ULL,
0xFEC290E5FE4E3359ULL,0xFDCEC0B3FD9CE1C0ULL,0xFD4F4E0DFD17E48DULL,0xFEFF84F2FD288433ULL,0xFD708D59FC7CBD27ULL,0xFE69E819FD3EAE66ULL,0xFDF00000FDF00000ULL,0xFCEB9027FE27697FULL,
0xFDA7F6D9FE2CF40CULL,0xFE431E3FFE859CD9ULL,0xFE4E3359FD3EAE66ULL,0xFEB1F13FFE3D93B3ULL,0xFD7BA273FDC93626ULL,0xFDBE210CFD657840ULL,0xFDFB1519FE90B1F2ULL,0xFD6B02CDFE5ED2FFULL,
0xFE062A33FED3308CULL,0xFE113F4CFD708D59ULL,0xFCF6A540FF2BD958ULL,0xFE6F72A6FDDF6059ULL,0xFDE4EAE6FE16C9D9ULL,0x00AFBBD7FDCEC0B3ULL,0xFD22F9A6FDAD8166ULL,0xFE1C5466FD86B78DULL,
0xFD55385FFCD6FBA9ULL,0xFD5AA15FFDA2C410ULL,0xFD369007FCC32552ULL,0xFCD52DFFFCF208ACULL,0xFDC507BDFD8EEDB9ULL,0xFC5E27F5FD19B55AULL,0xFD7CE50CFC4FBA9EULL,0xFD265505FD1B8304ULL,
0xFCDA96FFFD097A58ULL,0xFCCA5BFEFD097A58ULL,0xFD2D8BB1FD312706ULL,0xFD7949B7FCAD8151ULL,0xFCDC64AAFD777C0CULL,0xFD265505FD44FD5DULL,0xFC55239FFCC157A8ULL,0xFD29F05BFCFCDAADULL,
0xFCCDF753FDB13166ULL,0xFD0243ADFCF03B01ULL,0xFC7599A1FD20EC05ULL,0xFC022EEDFCF5A401ULL,0xFD73E0B6FCEE6D56ULL,0xFCFB0D02FCE39B55ULL,0xFC8406F8FD75AE61ULL,0xFCC6C0A8FD3DC6B2ULL,
0xFD8EEDB9FCBF89FDULL,0xFD8984B8FD73E0B6ULL,0xFCF03B01FC92744EULL,0xFCD6FBA9FCD52DFFULL,0xFD34C25CFCB11CA6ULL,0xFD85E963FCE39B55ULL,0xFD2822B0FCCFC4FEULL,0xFD0EE359FC4FBA9EULL,
0xFCD192A9FDBC0367ULL,0xFCEE6D56FCFCDAADULL,0xFCE90456FD67410BULL,0xFC61C34AFCBBEEA7ULL,0xFCD36054FC8D0B4EULL,0xFCB2EA51FCCDF753ULL,0xFCE90456FD432FB2ULL,0xFD0243ADFCC4F2FDULL,
0xFCD8C954FCA9E5FBULL,0xFC5E27F5FD8EEDB9ULL,0xFCCDF753FCCA5BFEULL,0xFD32F4B1FD7949B7ULL,0xFC5FF5A0FD1B8304ULL,0xFCA47CFBFCE39B55ULL,0xFC73CBF7FD007602ULL,0xFD600A5FFCAD8151ULL,
0xFD05DF03FD2BBE06ULL,0xFCBF89FDFCFCDAADULL,0xFD24875BFD3F945DULL,0xFD690EB6FCBA20FCULL,0xFCCA5BFEFC92744EULL,0xFCDC64AAFD0B4803ULL,0xFCD8C954FD385DB1ULL,0xFD2D8BB1FCBF89FDULL,
0xFCA64AA5FC9D464FULL,0xFCD192A9FCA81850ULL,0xFD432FB2FCE56900ULL,0xFCCA5BFEFCA64AA5ULL,0xFC8406F8FCE1CDAAULL,0xFC9D464FFCDE3255ULL,0xFD570609FC7CD04DULL,0xFC9B78A5FCA64AA5ULL,
0xFD5FFF5AFD431437ULL,0xFD9E2438FD73AFC9ULL,0xFD689C8AFD409E29ULL,0xFD613A61FD64EB75ULL,0xFD7EC307FD73AFC9ULL,0xFD593AB4FD73AFC9ULL,0xFD789BE4FD5B133EULL,0xFD5B133EFD43B1BAULL,
0xFD3B148AFD589D30ULL,0xFD3F6322FD55899FULL,0xFD5A75BAFD975F92ULL,0xFD758853FD4D89F2ULL,0xFD6E2629FD789BE4ULL,0xFD6FFEB4FD576229ULL,0xFD693A0EFD5C4E45ULL,0xFD6A7515FD5B133EULL,
0xFD544E98FD693A0EULL,0xFD7760DEFD56C4A6ULL,0xFD676183FD19DACEULL,0xFD55899FFD493B59ULL,0xFD689C8AFD5D894CULL,0xFD57FFADFD576229ULL,0xFD531391FD7139BBULL,0xFD513B06FD4EC4F9ULL,
0xFD627568FD4EC4F9ULL,0xFD83AF23FD693A0EULL,0xFD509D83FD5A75BAULL,0xFD5B133EFD52760DULL,0xFD5B133EFD4BB167ULL,0xFD793968FD43B1BAULL,0xFD544E98FD44ECC1ULL,0xFD289F22FD5CEBC8ULL,
0xFD4E2775FD3CED14ULL,0xFD293CA5FD51D88AULL,0xFD509D83FD6EC3ADULL,0xFD4276B3FD5E26CFULL,0xFD6312EBFD59D837ULL,0xFD676183FD59D837ULL,0xFD44ECC1FD44ECC1ULL,0xFD213CF8FD4627C8ULL,
0xFD489DD6FD593AB4ULL,0xFD489DD6FD6D88A6ULL,0xFD4BB167FD3B148AULL,0xFD53B114FD6FFEB4ULL,0xFD500000FD54EC1BULL,0xFD3C4F91FD5F61D6ULL,0xFD43B1BAFD54EC1BULL,0xFD8587ADFD3B148AULL,
0xFD61D7E4FD5D894CULL,0xFD489DD6FD513B06ULL,0xFD7F608BFD6BB01CULL,0xFD5E26CFFD627568ULL,0xFD54EC1BFD531391ULL,0xFD3B148AFD500000ULL,0xFD509D83FD444F3EULL,0xFD2E28C1FD44ECC1ULL,
0xFD66C400FD4EC4F9ULL,0xFD31D9D6FD4627C8ULL,0xFD689C8AFD34ED67ULL,0xFD39D983FD4CEC6EULL,0xFD4D89F2FD513B06ULL,0xFD4B13E4FD59D837ULL,0xFD5A75BAFD531391ULL,0xFD4CEC6EFD51D88AULL,
0xFC95800DFDA613ABULL,0xFC0609F0F9C1052EULL,0xFC6A7638FDFC2756ULL,0xFECC2C33FDF4FB07ULL,0xFBCCA77EFBF08505ULL,0xFDB46C47FAE71DB6ULL,0xFB9A715AFCDD3B1CULL,0xFB610EE8FD500000ULL,
0xFD6CB139FEA84EABULL,0xFD896272FC14628DULL,0xFEA84EABFB7693D3ULL,0xFBCCA77EFDAD3FF9ULL,0xFC6349E9FB1953DAULL,0xFA5ED3E7FCA3D8AAULL,0xFD0F713FFB610EE8ULL,0xFBC57B30FD5E589CULL,
0xFD24F62AFA33CA12ULL,0xFDF4FB07FD0F713FULL,0xFE59674FFC29E777ULL,0xFCDD3B1CFD500000ULL,0xFBD3D3CCFD6584EAULL,0xFCE4676AFE0A7FF2ULL,0xFDB46C47FAA68EF6ULL,0xFE4B0EB2FC95800DULL,
0xFCC089E3FECC2C33ULL,0xFCE4676AFC14628DULL,0xFB59E29AFCC089E3ULL,0xFC22BB29FD0F713FULL,0xFE8B9D72FCCEE27FULL,0xFB610EE8FD6584EAULL,0xFAD198CBFDBB9895ULL,0xFC6349E9FB0AFB3DULL,
0xFE0A7FF2FD97BB0EULL,0xFCEB93B8FC384014ULL,0xFC8E53BFFB27AC76ULL,0xFDC2C4E4FF3EF117ULL,0xFE4B0EB2FD3A7B15ULL,0xFD3A7B15FC1B8EDBULL,0xFE3589C7FCD60ECDULL,0xFC3113C6FC6A7638ULL,
0xFD0F713FFE3589C7ULL,0xFDC2C4E4FFC00E97ULL,0xFEBDD396FCF9EC55ULL,0xFCEB93B8FB3D3161ULL,0xFD0F713FFC7FFB22ULL,0xFD9EE75CFCF9EC55ULL,0xFCC7B631FC3113C6ULL,0xFB7693D3FD5E589CULL,
0xFE67BFEBFE60939DULL,0xFD5E589CFC3113C6ULL,0xFCD60ECDFC78CED4ULL,0xFD1DC9DCFEF73608ULL,0xFE67BFEBFD97BB0EULL,0xFDF4FB07FD908EC0ULL,0xFDC9F132FBCCA77EULL,0xFBDB001BFE11AC40ULL,
0xFE3CB616FDA613ABULL,0xFD9EE75CFEDA84CFULL,0xFDAD3FF9FC95800DULL,0xFDAD3FF9FD9EE75CULL,0xFD823623FD0F713FULL,0xFD169D8EFC71A286ULL,0xFD0844F1FC6A7638ULL,0xFEBDD396FE11AC40ULL,
0xFD471353FDEC3894ULL,0xFB0B6AFCFB97280CULL,0xFC22E51BFD8697CEULL,0xFD53C76BFDDF847BULL,0xFA402971FBFCC8D1ULL,0xFE05A0C5FA7FADEDULL,0xFD078ED7FDC61C4AULL,0xFCD4BE75FDD2D062ULL,
0xFDC61C4AFD078ED7ULL,0xFE452540FC7BD1C8ULL,0xFEB77A1FFC097CEAULL,0xFDC61C4AFDB96831ULL,0xFF9C23DBFAF202CBULL,0xF9CDD493FFA8D7F4ULL,0xFFCEF43EFD79E3B6ULL,0xFD6D2F9DFC626996ULL,
0xF752A7C1FD6D2F9DULL,0xFCC80A5CFF695378ULL,0xFDA00000FE05A0C5ULL,0xFE387128FDC61C4AULL,0xFD607B84FDACB418ULL,0xFDB96831FD471353ULL,0xFD607B84FBBD4456ULL,0xFBE360A0FC9539F9ULL,
0xFCEE26A6FD471353ULL,0xFC2F9934FB0B6AFCULL,0xFDB96831FC626996ULL,0xFD2DAB21FDA00000ULL,0xFD934BE7FF29CEFDULL,0xFE84A9BCFD6D2F9DULL,0xFAE54EB2FDD2D062ULL,0xFCE1728DFD078ED7ULL,
0xFD8697CEFD2DAB21ULL,0xFD6D2F9DFE915DD5ULL,0xFDD2D062FD607B84ULL,0xFDD2D062FDA00000ULL,0xFD3A5F3AFDA00000ULL,0xFD607B84FC55B57EULL,0xFD8697CEFD79E3B6ULL,0xFCFADABFFD53C76BULL,
0xFCE1728DFB97280CULL,0xFDDF847BFD1442F0ULL,0xFCBB5643FC490165ULL,0xFDB96831FBB0903DULL,0xFDB96831FDF8ECACULL,0xFDD2D0620001C4A0ULL,0xFD934BE7FF5C9F5FULL,0xFB710BC1FDB96831ULL,
0xFD934BE7FD934BE7ULL,0xFEAAC606FF9C23DBULL,0xFE6B418AFE452540ULL,0xFBF014B8FE2BBD0FULL,0xFDA00000FE1254DEULL,0xFDA00000FE77F5A3ULL,0xFDA00000FD471353ULL,0xFCA1EE12FCC80A5CULL,
0xFD79E3B6FC2F9934ULL,0xFDEC3894FD6D2F9DULL,0xFCFADABFFC097CEAULL,0xFDF8ECACFDACB418ULL,0xFDA00000FEC42E37ULL,0xFD607B84FF82BBAAULL,0xFDACB418FD6D2F9DULL,0xFCC80A5CFCAEA22BULL,
0x005D56F300AB21D5ULL,0x00471CFBFFEE351EULL,0xFFCCDE2A003C0000ULL,0x003C00000089CAE2ULL,0x003C0000003C0000ULL,0x0030E3040025C608ULL,0x019F9F76005239F7ULL,0x003C00000030E304ULL,
0x006873EE0025C608ULL,0x003C00000030E304ULL,0x005239F7001AA90CULL,0xFFE31822003C0000ULL,0x00471CFB00471CFBULL,0x003C0000FAB89F1FULL,0x0030E30400471CFBULL,0x0025C608003C0000ULL,
0x00046F15FF8A3044ULL,0x003C0000003C0000ULL,0x001AA90C007EADE6ULL,0x003C0000001AA90CULL,0x005D56F30030E304ULL,0x0025C608006873EEULL,0x000F8C1100471CFBULL,0x003C00000030E304ULL,
0x003C000000471CFBULL,0x003C0000FFEE351EULL,0x00471CFB003C0000ULL,0x003C0000000F8C11ULL,0x003C0000003C0000ULL,0x00046F15003C0000ULL,0x00471CFB0089CAE2ULL,0x003C0000000F8C11ULL,
0x005D56F3000F8C11ULL,0x003C00000030E304ULL,0x00471CFB005239F7ULL,0xFFE3182200046F15ULL,0x005239F7001AA90CULL,0x003C0000003C0000ULL,0x00AB21D500471CFBULL,0x0030E3040025C608ULL,
0xFFE31822003C0000ULL,0x007EADE600EDCFBBULL,0x003C0000FFAB8737ULL,0x0030E30400471CFBULL,0x00471CFB003C0000ULL,0xFFF9521900471CFBULL,0x007EADE6001AA90CULL,0x00471CFB003C0000ULL,
0x005239F7003C0000ULL,0x0030E304013B9A9DULL,0x003C0000003C0000ULL,0x00046F15005239F7ULL,0x00EDCFBB005D56F3ULL,0x0030E30400E2B2BFULL,0x003C0000005239F7ULL,0xFF8A304400046F15ULL,
0xFFF95219003C0000ULL,0x0025C608005239F7ULL,0xFF5DBC550030E304ULL,0x001AA90C001AA90CULL,0xFF8A3044FF954D40ULL,0x003C000000A004D9ULL,0x003C000000471CFBULL,0x005239F7FFC1C12FULL,
0xFE6A9915FEBBCEB1ULL,0xFE7C0000FE59322AULL,0xFDEAFBB2FE6A9915ULL,0xFF243831FE64CC1CULL,0xFE81CCF8FE763307ULL,0xFEC768A3FE763307ULL,0xFE7C0000FED8CF8DULL,0xFE5EFF23FEEA3678ULL,
0xFE30975CFE763307ULL,0xFE5EFF23FE6A9915ULL,0xFE70660EFD542A6BULL,0xFE763307015CAF76ULL,0xFE9900DCFE7C0000ULL,0xFE763307FE7C0000ULL,0xFE8D66EAFE6A9915ULL,0xFE64CC1CFE763307ULL,
0xFF243831FE7C0000ULL,0xFE763307FE8D66EAULL,0xFE47CB40FE7C0000ULL,0xFEB034BFFED30295ULL,0xFE7C0000FE763307ULL,0xFE70660EFE763307ULL,0xFE4D9839FE7C0000ULL,0xFE6A9915FE8D66EAULL,
0xFE9333E3FF470606ULL,0xFE763307FE30975CULL,0xFE7C0000FF189E3FULL,0xFEA49ACEFE7C0000ULL,0xFF529FF8FE763307ULL,0xFF016A5BFE4D9839ULL,0xFF4CD2FFFE0DC987ULL,0xFE7C0000FE9333E3ULL,
0xFE81CCF8FE7C0000ULL,0xFE9ECDD5FE763307ULL,0xFE70660EFE7C0000ULL,0xFE8D66EAFF189E3FULL,0xFE7C0000FF189E3FULL,0xFE30975CFE4D9839ULL,0xFE7C0000FE47CB40ULL,0xFE9333E3FE763307ULL,
0xFE7C0000FE9333E3ULL,0xFE41FE47FE7C0000ULL,0xFE9333E3FE7C0000ULL,0xFE7C0000FEAA67C6ULL,0xFE536531FE7C0000ULL,0xFE366455FF41390DULL,0xFE022F95FDF0C8ABULL,0xFE9333E3FEBBCEB1ULL,
0xFE763307FE5EFF23ULL,0xFE7C0000FE7C0000ULL,0xFE763307FE7C0000ULL,0xFE763307FE7C0000ULL,0xFE2ACA63FE81CCF8ULL,0xFF243831FE7C0000ULL,0xFE7C0000FE763307ULL,0xFE8799F1FE64CC1CULL,
0xFF243831FE7C0000ULL,0xFDD994C7FDE52EB9ULL,0xFE70660EFE8799F1ULL,0xFE6A9915FE7C0000ULL,0xFC77BD7AFDDF61C0ULL,0xFE7C0000FE7C0000ULL,0xFE7C0000FF016A5BULL,0xFE9900DCFE7C0000ULL,
0x00CCCEB301AB92BDULL,0x025E70D701CB52CDULL,0x024292F500961E85ULL,0x02A95251009AF1BEULL,0x014B46A601F37A6BULL,0x016897A4015D8AC4ULL,0x021D5A2801B38F9AULL,0x0210591CFFD12D41ULL,
0x003586450259805BULL,0x03973E2F02957BB5ULL,0x023C7B5801C84BD1ULL,0x01AA4B7502BF0329ULL,0x022F674701801016ULL,0x01C84F7201EFD7DBULL,0x01AD7C6B0199E740ULL,0x011F73A802BFE49CULL,
0xFF8CC1CD01C3EEEFULL,0x0131313201C3683CULL,0x014A434E01CA5D89ULL,0x011FC67400F8E705ULL,0x0234B91000CE7E1CULL,0x009358BB00B09A8DULL,0x014C6E7401E43DC2ULL,0x01AF926E0127BE16ULL,
0x0184162B007C74ACULL,0x02277DEA0243D3D5ULL,0x026A201B01C8D856ULL,0x0229AA2101B6B509ULL,0x015A87DC01ED1E5DULL,0x0236817701B08C87ULL,0x01CA582E002664E6ULL,0x026DB14A01FDCD87ULL,
0x0204BCDD01CBF718ULL,0x01BE14B801D48D7FULL,0x02125D7301A294E0ULL,0x01CCB7F401762F9CULL,0x01E1B9FD01EAB15AULL,0x01C08B9B018C1A4CULL,0x01D8CFEC01158C18ULL,0x02214EFB0201D6E0ULL,
0x01B597AF015CD686ULL,0x01D3C66F01CE4C7CULL,0x01B8E1CD01D9DB30ULL,0x01679A710232560EULL,0x020E051701DF7FF3ULL,0x01BDE9EE019B0EB9ULL,0x01BD7E3501BA56ECULL,0x02346B6C020A1461ULL,
0x0157E25E01C2D550ULL,0x01988540019F786FULL,0x01B5DFB301E2C140ULL,0x01BE7B0801B559B9ULL,0x01E97D9B01D4D34CULL,0x01B9DB9E01B10F43ULL,0x018A45DC01F4B75BULL,0x01C122460161A3F5ULL,
0x013F44A901D981C5ULL,0x01B5B92E01375F12ULL,0x027C918701BD7194ULL,0x016CA36A021030A2ULL,0x01B6921401CE69D1ULL,0x01AEEC2801B148EDULL,0x020EAE9E01B11275ULL,0x01C7551B02492B95ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x101E0DB50D2A0CB8ULL,0x221C1508111616E9ULL,0x0E6817431A44320DULL,0x18A50BFD2C840850ULL,0x0C07175B112709F6ULL,0x1A5D14EC16ED084AULL,0x19B23EF11F992CBDULL,0x12A1139225DE2838ULL,
0x36691C9B0EDC1525ULL,0x1BBF08F71CA321A2ULL,0x116411373F830940ULL,0x151913F313A619DFULL,0x1C9F0EAF1375116CULL,0x186C15C411121788ULL,0x25530F5609F01A51ULL,0x52DC0D9E272C0CD7ULL,
0x276D2D2F0B21093CULL,0x08FF158F144D2321ULL,0x133C1112178C14ECULL,0x12F71C150E740A4FULL,0x08FD2F9216461A71ULL,0x17BD1CDC117C0FC2ULL,0x11D2267814722935ULL,0x0FC611990CF70E0EULL,
0x130B0F2314551053ULL,0x1698192F26173FB4ULL,0x064A0F1D14490F6FULL,0x1BF41080147E0BB8ULL,0x0EEC139A117811FFULL,0x0C711248102C1045ULL,0x0FA221610BAE1088ULL,0x14E81AD312CE0B0DULL,
0x0B7004570E6207D7ULL,0x0B3105DF14281FB5ULL,0x0DCD0B910AD40A53ULL,0x08BA084612EB09EBULL,0x060F0A2B08D0048BULL,0x0A900D9E09E70BD2ULL,0x086208A806E40B7DULL,0x0A2F0BB202DE1143ULL,
0x075E055E12640FD3ULL,0x0F910D2608600ADCULL,0x06C30B9B16F90885ULL,0x162E088508910284ULL,0x03A707D3097507FBULL,0x0B9D04800ECC0DDAULL,0x0BB607B60ADC0D14ULL,0x11CA0D08079214BBULL,
0x0610112710800846ULL,0x0B2105D406271112ULL,0x0A0E0BC204F70C07ULL,0x0CBA111E18330996ULL,0x09B208A00BE20AD2ULL,0x11430F69081E0D90ULL,0x0C22088B0660132CULL,0x04A00A20187809C1ULL,
0x0944092607AE07E9ULL,0x0B8F0FF9096707D4ULL,0x0706108C0842157FULL,0x08E5084407090B99ULL,0x07F8071F0EB702E0ULL,0x0C8C04C30DB70825ULL,0x097706ED07031016ULL,0x0FA6183F066E07EFULL,
0x0B411518274D2714ULL,0x10FD11490D472199ULL,0x14A81EB0065011A8ULL,0x26EC156F17F71844ULL,0x20C20A910B3217B0ULL,0x0F4333D70E300D1FULL,0x1BC60B930F2A104DULL,0x1AFA1D9707EE0FEEULL,
0x2652070F16970BB7ULL,0x23E40E320F250F71ULL,0x241C215111F70E96ULL,0x169216550DA30FEEULL,0x18532052159D253FULL,0x35322FBC0AC416F8ULL,0x1532131A18DD0CECULL,0x0B2A226A2A971494ULL,
0x1A5C1BD62FA70F50ULL,0x17CF1C22121B0F9FULL,0x0DBA375A146643DFULL,0x35470C7E26C819F6ULL,0x2B1127941EAA24C4ULL,0x3D030F95247D1BE5ULL,0x132715F9144A0848ULL,0x30E40E163BE51E44ULL,
0x215B13A930691550ULL,0x117A11BA0F27240DULL,0x2FEF178717B511B7ULL,0x0C0B121B14F029DFULL,0x24543E6815503627ULL,0x1D970F5F293C19B9ULL,0x26341D4F2DDC0F1DULL,0x3216165F27750D75ULL,
0x1B6A20FB19342204ULL,0x228E1CDA45B51872ULL,0x443114542E6B2516ULL,0x1BBC3F49467734A3ULL,0x3B75410A1FB93C23ULL,0x361341A3317D2246ULL,0x20BD398B2FBC2473ULL,0x1B894D2A38F2193EULL,
0x30CF19C319C82CAAULL,0x21CC39104A40402AULL,0x2C623D9C1B9D3E91ULL,0x24C44EC21A9E2884ULL,0x4805332A20C2254EULL,0x19D230032D4D4E1FULL,0x241C322022B11A52ULL,0x2B8C3AB31E491C2CULL,
0x178730F82D1A409AULL,0x16CA152D2A781E59ULL,0x231D24E328FE162CULL,0x1E3F4960201F1A05ULL,0x184E1C18265821FAULL,0x1DEE1D45401F31D9ULL,0x327239D22690403EULL,0x2A451A5228C623A1ULL,
0x4AA61F342FC62C6CULL,0x24E81CDF1D2C3A2EULL,0x1A38285B3D5F3DDAULL,0x148F504625021958ULL,0x241C3B9E18722F9DULL,0x37CA255D38BF19B3ULL,0x1A0026F1349943C0ULL,0x21942E89204D4C35ULL,
0x13DE067407621821ULL,0x0C9B108107E209B5ULL,0x099A0A0F0E1D1724ULL,0x14700ADB0A0407A9ULL,0x0E310638047905F3ULL,0x09DC1B4111A504BFULL,0x12590A4B177C11F2ULL,0x07A60E5B16540CF2ULL,
0x26AE08270E020741ULL,0x0D4809530E5D1EDFULL,0x0B750ED215940748ULL,0x0A430B84084611BCULL,0x129B074917C50C11ULL,0x17881F1518441470ULL,0x0D05089509231366ULL,0x4F390A7B1C4E0870ULL,
0x0B1108390A1707E8ULL,0x060109980C1E1B63ULL,0x135313380D120938ULL,0x2387133C07E40CF9ULL,0x0C560C460DBD1090ULL,0x0E950FFA0C5A07A3ULL,0x085B0E610FF620A5ULL,0x1C370D0A0869056EULL,
0x07F5153014FE0940ULL,0x129B18C7095D10D5ULL,0x09870F7F08650B56ULL,0x0AC6086E115F1AECULL,0x0B710A210966127CULL,0x0F1B11A908A20B13ULL,0x0A810E9E11480B8CULL,0x0A9E0E34123E0E8DULL,
0x09140C770ADD07C5ULL,0x054D07DE09B90DACULL,0x0A4B04FC07E00827ULL,0x091908930DC10AD9ULL,0x08FD060409420AC0ULL,0x12D807FB0AAB054AULL,0x0BCF082D083309EDULL,0x0B6D0A790F8B02AFULL,
0x08B4088207FF0A87ULL,0x0A1B07CB091D092BULL,0x082B0A4512200919ULL,0x07CB181209B707D7ULL,0x05BF0DF5063706D8ULL,0x07EC050F07060655ULL,0x09E30C3706F40863ULL,0x05E30C1308E7089EULL,
0x062A07DA07D80840ULL,0x0869052808310A30ULL,0x07C5069B08180A89ULL,0x065B08B0042C029FULL,0x07C510EC079C0AA2ULL,0x0B22074A08A409D2ULL,0x08120925088B089DULL,0x1261099A05D506E4ULL,
0x0D090748095D0931ULL,0x0DF70BDF07300C07ULL,0x0944056606450A21ULL,0x0A6A06750BC4080EULL,0x08C30B6B0B770D20ULL,0x0AB5055709E90769ULL,0x09F50A1109640CD3ULL,0x0B8C08D40ACE099AULL,
0x0CF022183D2310C9ULL,0x2EE335201B162D2EULL,0x11C70CD620352BEEULL,0x28841B790C2719ADULL,0x2494347C23EB174FULL,0x223B448E095918ECULL,0x127014B318261B96ULL,0x259417F231D81832ULL,
0x1D7A11E11B2D101DULL,0x0D191EE91EA31B6DULL,0x40752BD629843643ULL,0x15B74482144B0F60ULL,0x1BED212F3E7430FBULL,0x362C1CE2445F1D1CULL,0x11CA3E9744C837DBULL,0x21B50DCE253125C8ULL,
0x17C9337C2192406AULL,0x39D016A811DB2207ULL,0x327C3D680EB44A56ULL,0x388A36E61E23195BULL,0x19A711DB079A1C22ULL,0x2EA937AC1A333565ULL,0x1FBA28D5309E1C79ULL,0x3FDE527015284531ULL,
0x15312B79277718BEULL,0x3D1720CC26FD1620ULL,0x0CB930FB1F061637ULL,0x1485398A16D12CB4ULL,0x445F331316431F00ULL,0x20980BE71CE21195ULL,0x3A2D1CE211873D2EULL,0x1CEE0B9C12501DA8ULL,
0x230D33072F0621BBULL,0x23B658C41703290AULL,0x1C8B1D6E23701B56ULL,0x388A17D52EFA1A33ULL,0x2895660F173730A9ULL,0x3514267D1EE92BE2ULL,0x1FD244F7236518B2ULL,0x54943EA32CBF32C2ULL,
0x27B8236A51F01531ULL,0x255F223028DB24DFULL,0x111516FD313538FEULL,0x28EC2B5037433E97ULL,0x2B962DF4137F1A96ULL,0x59E730351B6D1A61ULL,0x2B793112208C4ACBULL,0x6A854ED831E428F2ULL,
0x2D9746E059213689ULL,0x1FDD28C418AC3867ULL,0x4FD828091CB920D8ULL,0x2C6E2B105BAE2E8CULL,0x489B3F751FFB212FULL,0x3CF416B11EC04201ULL,0x1AFE1C2817941F23ULL,0x438E37A04B562382ULL,
0x242536F229D5290FULL,0x46EC1B0A364335DAULL,0x294F24762B68205EULL,0x35711D2820923C22ULL,0x44C832871ABE1D28ULL,0x18721BB91BFF1E68ULL,0x173726E03E741D3FULL,0x50935D5113B61AF9ULL,
0x1437119917DE18AFULL,0x29302A94120F18CFULL,0x19C5174B25632C8BULL,0x318812A221F31A72ULL,0x18AF14DA0CFA0CD3ULL,0x3F47171226590C2EULL,0x40AB1631194227D7ULL,0x106C1A6241EF28BDULL,
0x3B101CD620CE0DD3ULL,0x25F01B9121E93B98ULL,0x1AAB1EAD3E75114BULL,0x228B190319A02639ULL,0x3340152B28992323ULL,0x323019DF49D4219FULL,0x32450EF319612266ULL,0x2F9C109128741841ULL,
0x159E1FCD24C020E8ULL,0x1E301C241D3A2A8AULL,0x448E111119712705ULL,0x28C2424316401E3FULL,0x16C3354C173121AAULL,0x1C6334EE15CD22E9ULL,0x1CC139D61736251EULL,0x2E2E3723154A0BF9ULL,
0x0F1322AA17B42242ULL,0x261F18D418902AC9ULL,0x180823EF0E311A5DULL,0x460622421FBE32CDULL,0x1E5A1D491B09286FULL,0x181D208A17071756ULL,0x223C249621E317B4ULL,0x18801CB116600E90ULL,
0x24332F921F650B42ULL,0x0FD7385D1ADA2352ULL,0x10A6162613F120AEULL,0x19471CAC1E541908ULL,0x17AF17EE104A17DEULL,0x129F18C40D241B24ULL,0x17C91DBC28F214E9ULL,0x104D3301322620E8ULL,
0x150118E42DDA1545ULL,0x29D3123E1C2413D9ULL,0x1981121425DB1F6AULL,0x2FD127B2148B21FDULL,0x1B291DC71FD80EFBULL,0x28E715F71861149BULL,0x1B5D141D137D11E5ULL,0x17F31E891ABB4C0AULL,
0x11E819F91F7416DDULL,0x229B19DF132F2CB5ULL,0x1FC31EC2158E1961ULL,0x2B1D181D114821E9ULL,0x243315CD1B381C73ULL,0x1F5529A912141A72ULL,0x18BF18A517E31579ULL,0x483113B41C1A0F32ULL,
0x10400D97134919A0ULL,0x18B53E0213831BA1ULL,0x0D502BAF179519C0ULL,0x14E1156422AF1D34ULL,0x1516247C19C51A9BULL,0x130519F9144213F8ULL,0x1F161AEA11751C88ULL,0x2B7026BC0F4F1327ULL,
0x20BB1D2D0B692839ULL,0x115F0CEF10331345ULL,0x157E1DFB27A90C21ULL,0x15CF10BC1B4E257EULL,0x1E480CFF28A42039ULL,0x0ABD25E02D5E1BD4ULL,0x222F24710FE411A5ULL,0x230F11B0283917A5ULL,
0x2D701A38469B081BULL,0x1C8C1B5B215C1B37ULL,0x15D30D250FBE0DC2ULL,0x1AD01D290F552A76ULL,0x10452945277C0D25ULL,0x227B19032EC41025ULL,0x07180EEA23332F03ULL,0x12CC09B52C480D03ULL,
0x19E30E6815DC17E9ULL,0x320F112320FA1930ULL,0x09F82E861219416DULL,0x1B262827130F1B0BULL,0x0A73255A0ABB2CBDULL,0x15EE12611B2F1609ULL,0x0A6115251289228DULL,0x276B2B8C1F2C0EADULL,
0x1A8D285C12DE181EULL,0x151C1DC114C21F35ULL,0x14330FD924440EAFULL,0x19462BEF271128FEULL,0x32180FFB2CD810DDULL,0x0FFD0F2225AA1575ULL,0x18CD2CD8215824A7ULL,0x0C210B4F0F22150EULL,
0x481C3A0A216515CFULL,0x139A1B2A237A1A02ULL,0x15C61B2A2B7A1491ULL,0x1E4C138816AF2AFDULL,0x10AA172C1B60147FULL,0x307C1EE0160E2E35ULL,0x26FF22A820341215ULL,0x2C1B3CFB1D0E1285ULL,
0x30BA24B92EAA34A6ULL,0x3A64307C17AA211DULL,0x325F2AAC1B96146DULL,0x229A340E406016AFULL,0x1F08118E178B39B0ULL,0x30611EC127F1277CULL,0x28AD16A22E35284BULL,0x2349311D2C2421A8ULL,
0x11E1215823D810B9ULL,0x13910FC11178257EULL,0x226013A31A3D2E6BULL,0x220B1A4A253617C5ULL,0x185923B917AE2E23ULL,0x0FA1186F32332103ULL,0x1A2B0C911C83132AULL,0x240515A71B691A77ULL,
0x0E822119139A20DFULL,0x1B0F1A9F41F32284ULL,0x2E4722C716A6210CULL,0x1878324511A52D5EULL,0x14681C6D13E713D9ULL,0x2E8F26A51C522EB3ULL,0x165E25E916BC1ECAULL,0x31D927BB16551EA6ULL,
0x10EA098510E71861ULL,0x13CC104A080A0F95ULL,0x118A0C571E1F1397ULL,0x1F0910640B400F84ULL,0x0C460B020A4707C4ULL,0x100A149F277009FAULL,0x0E8A14AF173B1176ULL,0x07561173116517B7ULL,
0x1B610CEF1C5F0932ULL,0x110F0C680E471466ULL,0x0CE3115F2C3E0A1CULL,0x12CE0EBC0BCE162CULL,0x0DE60B9815ED0D89ULL,0x1B390F1D12FA12D8ULL,0x062A0CAF0D2319F2ULL,0x16F509CF128C074DULL,
0x0A450ED00FB312E6ULL,0x10A70F4F193D0FBDULL,0x0F980D2B0D151683ULL,0x137C26940DB70DC5ULL,0x0ACB190B0FA60E47ULL,0x0CB9168A0FC40A4FULL,0x083E1FD80D822B47ULL,0x148412FA0FB3089AULL,
0x0A7913E70E3609CDULL,0x158F0C3C105E1469ULL,0x086D0E8609FA1119ULL,0x200D0DA0115517C1ULL,0x162C10A40B891828ULL,0x0EE717520F9F0AE6ULL,0x107214A5100A1FDFULL,0x0F6610A711DA0929ULL,
0x2CAF25750EAF0E18ULL,0x09EE30D60C2A1046ULL,0x14690F450A721028ULL,0x0E0E161C0F6A09DFULL,0x1F020A150BF811AFULL,0x09FA197D08230DA7ULL,0x08FE1524156E0AD5ULL,0x08D4153212B033C9ULL,
0x15141716322B1372ULL,0x14CD132C13750A9BULL,0x0A9215380B3E167CULL,0x29F92BDA08A91274ULL,0x2811117D0AAB0CC2ULL,0x139311DE09930CF9ULL,0x115F0CE70A311090ULL,0x0EDD12670B721705ULL,
0x0D780EA8086B0F9FULL,0x0E040F7E0CBB10B4ULL,0x134314160F6316B5ULL,0x1E6810034A710D96ULL,0x10E30E9710890B60ULL,0x0FEC0B7A156E1054ULL,0x103F0D120BFE0E65ULL,0x0C54105009170B02ULL,
0x07B00F020EDA0B47ULL,0x188915641ABA1011ULL,0x139D31B206DA1318ULL,0x0DDF11010AFD0F31ULL,0x09E111A80CA70CF2ULL,0x05990CCC17B30886ULL,0x1C16119B0BB31798ULL,0x16A5142A0D3C0B0CULL,
0x2A7B3D76474B15FAULL,0x2F1519870F611F78ULL,0x248A2BB8128211A7ULL,0x14312E4B1D781D93ULL,0x117F1B28345710C9ULL,0x13F1276F12F152A7ULL,0x0FD30E6838A00C49ULL,0x40D41E3512EA2B82ULL,
0x36A12D311BE429D3ULL,0x1D8646C526C62A3FULL,0x32B644AA271E17B0ULL,0x1891142A3BFD443FULL,0x2EB7469C4B8E1B0DULL,0x1C1A2DBE265B2119ULL,0x1EC95F0F359A1DA7ULL,0x327913D22C383E5BULL,
0x26C01AF928462284ULL,0x235C47DF0DC01DDDULL,0x0E21163A15A633C3ULL,0x372747DF2F5847FAULL,0x3D4E22CE1D493B0BULL,0x1F050DDB18290FF5ULL,0x173637503CD52CD9ULL,0x3251412446B735D7ULL,
0x4217300E35502BE7ULL,0x27B2154138422D2AULL,0x23693C7711F1289EULL,0x1149189B14343977ULL,0x4C8D379315810EF5ULL,0x34D741830E902ADAULL,0x2AB8128F3B0B0CD2ULL,0x1C1337C91DF13A19ULL,
0x69781F3B371A36C9ULL,0x23E92D66225C3A41ULL,0x353C200535B557F6ULL,0x316553052EBE241FULL,0x40B9482322981FDDULL,0x24EF402532B63564ULL,0x1FF1395C434C2A1DULL,0x215C41B949152FB7ULL,
0x3C411DC9370C2732ULL,0x266230FA420941E1ULL,0x41D33FC73DC7317AULL,0x236930516F261A6FULL,0x3D0B370C2CC51E1AULL,0x3E182B671C3C1DC2ULL,0x56623CD51E7F365DULL,0x33223F2537E41B50ULL,
0x2B3F31362C0858F6ULL,0x22FD1EF8299D6DE3ULL,0x202729092EA32953ULL,0x56E9153A52992D96ULL,0x1E2729EE1EAE3314ULL,0x21AD2FF31AD04EEBULL,0x1A4D2FBD2DB7206AULL,0x37C93B9236C92270ULL,
0x362742AB28B21933ULL,0x33D71DD01BFF34F9ULL,0x43B85BB2351444D3ULL,0x27FC2D3E1D7F2148ULL,0x2C9640AB38A03D69ULL,0x3C5C222D40AB1687ULL,0x135D306C31D81EFEULL,0x431733DE5B1037E4ULL,
0x115C0A9B15A00F7CULL,0x12750EBB0E7F0CDEULL,0x0D3B0CA90B640942ULL,0x0AFD0AF510441314ULL,0x11B7092E07560531ULL,0x149D0CBE0BF71755ULL,0x0E1509E81A060A6FULL,0x0A9E0C6111431C44ULL,
0x2E0719380F8C0BE7ULL,0x136C1EAD0C240F47ULL,0x1230232F18A60C1CULL,0x10E00C48186A298BULL,0x19B50EB81B3E0976ULL,0x13D60D9214F811F2ULL,0x0A0A0E700A210C45ULL,0x3CF7071312240D48ULL,
0x0C1C0DC70A871336ULL,0x0FFC06D911080BBDULL,0x11E608380BB82529ULL,0x0A371C6F12A71327ULL,0x13E510BA11A1132DULL,0x0A0413810A6810C0ULL,0x05782117125611F2ULL,0x20E509691BAE086DULL,
0x0E6313CC115911AEULL,0x0FC709BC0A8F22F7ULL,0x10790AA30B6710C0ULL,0x52430629151113FBULL,0x1C6318BB09EF0E2EULL,0x0F4A185E10210DC4ULL,0x0F150FFC1E9B11FFULL,0x0A66104A123A0713ULL,
0x204310210F060A79ULL,0x0B821E5C0C451DA7ULL,0x135613DF0BE22149ULL,0x14A019B519510987ULL,0x2A3A0D3E0A790EAEULL,0x0C931CC708251938ULL,0x0E03118B19000ACBULL,0x07400B8022930E22ULL,
0x384912140D3E0E67ULL,0x1504098213211758ULL,0x0CF30CE115B30F89ULL,0x16B21C4A0D480E3BULL,0x20EB0C110F370857ULL,0x1A510AB6150A0F18ULL,0x102810EF0C3B0C96ULL,0x0AFA117F108F0EC7ULL,
0x0BCD0EF9071D138EULL,0x0D4112270C6A1F30ULL,0x0E4A0B910BA31202ULL,0x0DC70B4826D11227ULL,0x21BF0C1B0DB50A95ULL,0x16B9094F15CF161AULL,0x0AB7151412C606A8ULL,0x0851110E055008D4ULL,
0x06EA135F119E0B47ULL,0x092D29E31ED30C6DULL,0x13402A2E04EB1127ULL,0x0F4715A90A4D0BCAULL,0x0A4A0EFC0D061CB4ULL,0x12EF0C5B19060992ULL,0x12EC0D570B770F7FULL,0x18DB116619570B24ULL,
0x0B170BF30D5F08ABULL,0x07A70BCC0BEE1042ULL,0x137809820C9C0FCEULL,0x0F8C0C200CCA0E08ULL,0x0D400D8A0E6F10C5ULL,0x071F083E0E010F29ULL,0x0D710AFA0C2C0A45ULL,0x0F2C154409120635ULL,
0x07060D3D0ABC0E01ULL,0x0C7419D5079F0BCFULL,0x0F110C6A05EB12EBULL,0x0E27099D0C850B7BULL,0x0EFF0DE90700148BULL,0x15DF12BE1287089BULL,0x09660E9C131B07B5ULL,0x13F011480A0B1167ULL,
0x12D30D5F0E6513F7ULL,0x0B150A680A4410B0ULL,0x11301BE014460D8EULL,0x11ED0C7D0DCA0F44ULL,0x0F8C0AB30F521076ULL,0x113A0C9812050F66ULL,0x13DC0C150F710C7EULL,0x09B918F6092A0D04ULL,
0x0C520DE913D50CEBULL,0x0D1B105A0A3B063BULL,0x0B0B11E6111E0C3DULL,0x06430CA2105A15C7ULL,0x16F90E7D0E491076ULL,0x10AA0FF00B3310E7ULL,0x1462131F0A6606F3ULL,0x0B760F17106517A8ULL,
0x248C13300C4913D8ULL,0x166512870C87197CULL,0x44952145124611EDULL,0x0A5716F60F9317D2ULL,0x12731B9B13A816C2ULL,0x143F0F97101912C2ULL,0x189C167A09961457ULL,0x208C17F711F7125BULL,
0x16B4144A13411C32ULL,0x0E531A88219F117FULL,0x0EC11325131123BEULL,0x17F412A31A8810FCULL,0x221A11C7135215C0ULL,0x118215CB13CA1AC6ULL,0x1526128E1E3D23E0ULL,0x21C819E30EB0133DULL,
0x15220A0215140FF3ULL,0x19E30DD11A2111A8ULL,0x11361941103F1B26ULL,0x1FFB0FE217710CBEULL,0x364515300D4D1DC1ULL,0x0B5818AA1B2611FEULL,0x144D3AC110BE1F12ULL,0x178916DA126519F1ULL,
0x160C1840118C1019ULL,0x14810FE90CB40D87ULL,0x0C7E17C0187D1730ULL,0x16A70DE513250EDDULL,0x150A135616B42350ULL,0x1001171B1A621352ULL,0x12980C8C1F2D1FA2ULL,0x17FE13523C2715C0ULL,
0x119218752CA127AEULL,0x16C3129014E91536ULL,0x176F181B1EE519E1ULL,0x0C491A0E13A2186CULL,0x1E2412421CC10DC7ULL,0x193111CB16CB250FULL,0x1D7D131F209A70D6ULL,0x0F0813FC17EA20CFULL,
0x1AEA1C31153B1399ULL,0x1CAC15362270180EULL,0x151E12DD1E0C13CFULL,0x13481E201D50140CULL,0x1EAF176318CF17D9ULL,0x1F5B14BC2CB21A53ULL,0x249D19E116AF1659ULL,0x26FA1868213A125BULL,
0x22D3157815360ECBULL,0x17B417D916AB235EULL,0x19E511510CFA130AULL,0x1C6F134410BE16D8ULL,0x2279183311BF1790ULL,0x118A16FC28101219ULL,0x146215FB17B0235EULL,0x1D950D0521BC1B7EULL,
0x11EC139914C013FCULL,0x15431F2E21733A35ULL,0x0E9E158414C01FB1ULL,0x739615B114311149ULL,0x106C22701A0E1070ULL,0x15C215CE147A2569ULL,0x108818CF15C227A5ULL,0x125F28A32F50129CULL,
0x15A919F9128817E1ULL,0x11CF1C7B17F617D5ULL,0x094A19D8124A0F50ULL,0x1E660BD421E5234DULL,0x11C7163C151E17C1ULL,0x158C19C80E5C1E8BULL,0x122E0A7B146E1078ULL,0x11070F992B7B1395ULL,
0x26460BD0141C0FF9ULL,0x17A00D9614BC157CULL,0x12EE10E613130EB8ULL,0x1ADA1D750C0F16B7ULL,0x12AC0E60149B12FAULL,0x0F7F177F16200FB2ULL,0x10A112C90F870D11ULL,0x0E8F1584116112DDULL,
0x1D1610451B3815B9ULL,0x1A0913400E17148BULL,0x14D814C414E10E33ULL,0x130E1C8356D52270ULL,0x0C6315EF1DFB1939ULL,0x1721119A176F13B2ULL,0x1BF8115115FB1151ULL,0x12730D17115D1536ULL,
0x246B1E350C1C1134ULL,0x1CE522BA16F81516ULL,0x21113AF910A11134ULL,0x0DA20E9A126B1078ULL,0x1557117A103F0F18ULL,0x10BE1BA20E080F99ULL,0x140C134C0AD016BFULL,0x1B241607116D1209ULL,
0x17D9113A35DC1D24ULL,0x452230DC1C501DECULL,0x19082668109A1356ULL,0x103C15EB14802C0FULL,0x142418071E8616BEULL,0x127D24991F3818DAULL,0x118215CE2F401283ULL,0x2E0B2D991B602966ULL,
0x28AF1D0D47971616ULL,0x23311EAE3B662B5DULL,0x145D1A1B19B9262FULL,0x397A217319191395ULL,0x106A0F8E22ED20EAULL,0x138D15280EF61C34ULL,0x0F880EF92078164FULL,0x2EE510B1232B2179ULL,
0x158C12D324CD20FBULL,0x1685146038FC1ECBULL,0x1FBB48CC22D64983ULL,0x174A1AD7255C1A59ULL,0x42DB1EA32F401241ULL,0x4769190E16431A98ULL,0x23652083378F0F0DULL,0x19471C2810ED14F8ULL,
0x19A243ED168E407DULL,0x17A015421A9E28C6ULL,0x1D6E2B7A242720A5ULL,0x15A01D63210C2C3CULL,0x1D071896323E1266ULL,0x304723A319ED2D99ULL,0x21B8302510B1208FULL,0x20EA1E2526961654ULL,
0x1EF334EC1756105BULL,0x1C0C53A630474134ULL,0x2E7E126120E44905ULL,0x22CA511A20C816F5ULL,0x41841FD81A3130AEULL,0x2E891B60342A2F12ULL,0x3BC138681C121E98ULL,0x1EDC3B212C375013ULL,
0x211217D931202123ULL,0x1FB54B131D9C2FA7ULL,0x38231B9A55BF557BULL,0x1C8A229133F0543AULL,0x3030284333452438ULL,0x4A4525284CC51812ULL,0x31D71D691D743BCDULL,0x219B3B7121A11F5AULL,
0x3B9F33231C6D158CULL,0x1D0D255C33671AD1ULL,0x44E91CDF276F21DAULL,0x21CF161013E826A1ULL,0x1BEF1B4F19BF1202ULL,0x1E363D9637B130D0ULL,0x328E5B771ED11F21ULL,0x1ADD0FDE26E02033ULL,
0x33DA2589452E1A0FULL,0x15C313E3262F1D69ULL,0x12D3148E288722F2ULL,0x3080378F1D0233F0ULL,0x1ADD162C42802A56ULL,0x1FC730B92D041F4EULL,0x51AF1C9B1B4A25F0ULL,0x237B1AD11F9F1115ULL,
0x1F121A6B2DA32B46ULL,0x388C1DB21D0C1B63ULL,0x2C75198824632279ULL,0x3F45232D1F8D27BBULL,0x1F361DDD1B581135ULL,0x28A213F31D1A21E9ULL,0x26281D5B251E08A4ULL,0x22A4249520731DC0ULL,
0x2CE8234A487E1B7CULL,0x27891AA52E65224EULL,0x1ED2179F277B1F94ULL,0x20002FA922A41F4CULL,0x2176185D2A26232DULL,0x2159224E25501F8DULL,0x31DB26041BA81BB6ULL,0x1F9B1FA2240C1CA0ULL,
0x1B6A1F2122551554ULL,0x1F2818D83A7D264CULL,0x2B0D1F0B20D132D7ULL,0x15B217DC1C101598ULL,0x23E128F11BF71DB2ULL,0x1A9A25662F612700ULL,0x22D01C511D05257CULL,0x1DC716942AE22487ULL,
0x249C1E1618321E7BULL,0x15FD2E57196F2AA1ULL,0x22962CB61CCB1BFAULL,0x01492CA0229D2384ULL,0x14F623BD268D141EULL,0x172C1BF7190E1D54ULL,0x216122D01DDD19E2ULL,0x2C92186F1E6D200EULL,
0x19352CB62454217DULL,0x229637D81A232B38ULL,0x192322D011E620BBULL,0x196816EE33BD1F70ULL,0x25251824267F15D6ULL,0x1E082CE124224279ULL,0x25BC1FBF1AF723A0ULL,0x268D1272243F2A8BULL,
0x1EE0210A24D61D05ULL,0x2081169823E81D8EULL,0x1B84133519C220F5ULL,0x292B1D4D13D72EADULL,0x230919441F362358ULL,0x1E2C1E7B2AC5225DULL,0x206C24B216AA1728ULL,0x1C46187723752097ULL,
0x224E169C17691D30ULL,0x212E1A4E27F52168ULL,0x1F701EBC1E251EBCULL,0x26532B220786307AULL,0x157F1AA5322323A8ULL,0x18DF1E5019ED187EULL,0x267F20D118A21A84ULL,0x15912B0622062853ULL,
0x2877301D21E91F61ULL,0x1BEC2BD626212429ULL,0x1DB2046521191C6EULL,0x176525CB1BA421A1ULL,0x1D951A9D23431890ULL,0x1797206C1D6A22DEULL,0x328018DF243022A4ULL,0x1A9D1D711BBD1542ULL,
0x1A1039070F202A93ULL,0x189F263914E04536ULL,0x14CC19C428894B65ULL,0x12731A0416951BB6ULL,0x163D156D3CEB31D6ULL,0x11D41E4111972566ULL,0x13D5160E13A91E47ULL,0x156A36B1142D2DC2ULL,
0x2A761CED201632A9ULL,0x1AC020B419E73EB5ULL,0x209733122AC2149DULL,0x1A682D7620E918D3ULL,0x195A185E2DDF2D47ULL,0x1B6A196C10491459ULL,0x203F11FA2843114DULL,0x2843155212931B29ULL,
0x1B1816E72A9F39C2ULL,0x15F116F3177A25D6ULL,0x23394492192635F5ULL,0x21D42A6A14742884ULL,0x1E9F2AF71FBE207AULL,0x2AB12B7E1B3B36B1ULL,0x2E3713E72EE11791ULL,0x39701C493AE83912ULL,
0x2F0B2FA30FE235AFULL,0x1B581290319B1CF9ULL,0x1BDF223115B60F5EULL,0x1EF717A3296E2DE5ULL,0x28B21552179718AAULL,0x260A28A732863312ULL,0x444B2F2220220F52ULL,0x379019542D0126D8ULL,
0x1F0E1AE923BA15F1ULL,0x402C39C22AF71448ULL,0x3F5918DF2D3B39DAULL,0x2208465B18811FD0ULL,0x319B17DD28FF10A1ULL,0x1A7F37CA14742651ULL,0x1EB61A852EE71F37ULL,0x1CED1E001AB440B9ULL,
0x3CEB2B95227E19D0ULL,0x16E43FAB2ADA219FULL,0x1E991AA3405B4D0BULL,0x2A991A74216444C1ULL,0x278223A337BE136FULL,0x3B8C2D8D36B1294BULL,0x1A7F42BD22432543ULL,0x2AAB25031C781C66ULL,
0x462C2B2C39931FC4ULL,0x1AB440151B242537ULL,0x33C214331B00318FULL,0x473A190245131F14ULL,0x32A916311CDB3A7EULL,0x26AF219F373D260AULL,0x1F893C302DC2192BULL,0x22C42DDA306A2578ULL,
0x160B20622A2A297AULL,0x183518812EC430B1ULL,0x3CEB40DC2CAF25B8ULL,0x334D208B264B3AADULL,0x182F3CBD2C0A324BULL,0x3CB11E122A12239DULL,0x47692D881E002AFDULL,0x1D1C373D29623A72ULL,
0x262F11D01AF71A60ULL,0x160E1ED710C01F0BULL,0x1B8812A01D471F78ULL,0x15292122138721BEULL,0x1AE2196C20A01613ULL,0x1986104626B62447ULL,0x141E13E00E433143ULL,0x1AC3269C14281E50ULL,
0x11081D951F541188ULL,0x17EC10DF1A2216D3ULL,0x13E514211FEF1F44ULL,0x15C0164C1B161322ULL,0x19BF11DD1AD81D5CULL,0x162315C017A314E1ULL,0x26C11B5A204812C2ULL,0x1BBC1A4111951132ULL,
0x123B19141C29137FULL,0x158225501D7626FAULL,0x20F811EA164C187DULL,0x1D6B15B611A21305ULL,0x13D0217F11BE153EULL,0x16E813C6144A179EULL,0x1E9912A518B62457ULL,0x16C41AA91E211214ULL,
0x1B4A285617B31534ULL,0x0ECD27DE14C71CB6ULL,0x1A991CFE159C1CBBULL,0x15DF18BC11ED11B6ULL,0x11B91BBC143D273DULL,0x1C8715E419331977ULL,0x1DF815AB13F7189CULL,0x21BE19CF24660D55ULL,
0x12C218D613C31C5DULL,0x1C151D3719291433ULL,0x19CF1B06195213E7ULL,0x0ED216CE1E741D90ULL,0x1C0017F61ACD1A7AULL,0x1BC117FB1BC72B03ULL,0x17891C9111D61A03ULL,0x2B18137314BA1B3AULL,
0x1C6D197C17071825ULL,0x181B130820961505ULL,0x1794173B1E84263FULL,0x1A5B1B9D114917BDULL,0x179916711C0A144AULL,0x15721B6E21371AEDULL,0x159C16AF1CAB134EULL,0x139F14C41BAD1534ULL,
0x1ADD0FE01E1C288AULL,0x1618192E12CA15A1ULL,0x1B790EA416E80E4BULL,0x14421C4E56C21CA1ULL,0x15D015A118DB13CDULL,0x18351E311A8A1717ULL,0x1971164C12CC1C87ULL,0x0F8D1E1C1BBC1C8CULL,
0x1CDA14BC11D31AE7ULL,0x17551C7717261DDEULL,0x1BD64436170213E5ULL,0x190F0C6B19331568ULL,0x1AE715631B791FE5ULL,0x156315B614401B45ULL,0x1B4A19192428199BULL,0x13221AD3155D1774ULL,
0x19F218021E2C15B8ULL,0x32FA2A1E16022BF1ULL,0x16DF3F48312139A9ULL,0x2B48262C1ABB19F8ULL,0x19CE112931BD1A66ULL,0x16AE2D8331694458ULL,0x16AB1E2C18463086ULL,0x2D0830C036E015AEULL,
0x205310BE132929AAULL,0x188011602AC74D5AULL,0x290E24EE1F632B01ULL,0x1897222C28FB2266ULL,0x1FD11AC1237D21FEULL,0x20321EBA2C112B89ULL,0x3E5E144D1B913721ULL,0x153314F217FF1CCEULL,
0x12403C0A1C2629D1ULL,0x4685292239B6328CULL,0x342420AD19493B55ULL,0x195D31D7289A1D50ULL,0x3A6B22E1407F407FULL,0x2BF71C9453131C4CULL,0x158A31C328052D0EULL,0x1F021B2216775243ULL,
0x1BFF37BD23A4432DULL,0x1D901B151B5D1A6DULL,0x374827632A662CC0ULL,0x26C11816197D2F55ULL,0x19E839D014632F35ULL,0x18B42AD4333B491AULL,0x3101272233C30F43ULL,0x272F304B148E215CULL,
0x188414BB199E2DEAULL,0x1794199719E21F7DULL,0x22E824E81F9D3858ULL,0x24D4280514021E73ULL,0x2AC01B2F28931D43ULL,0x216318671EE8152CULL,0x203933481C3925EBULL,0x23EB2F891D902473ULL,
0x39DD20AD18EF181CULL,0x1BF23BFD2A80330EULL,0x23CA4C711653514DULL,0x201F1C3329B72AA0ULL,0x3B14181218772852ULL,0x376F1B6A26522C73ULL,0x2D761B501DD8286CULL,0x2D62282B24052A80ULL,
0x3079487E187728A7ULL,0x23691A4631EA29F1ULL,0x1CE11FFE2FFE263FULL,0x1EC117D2335C2405ULL,0x2349484A1E941BB1ULL,0x5361106D1CC820E1ULL,0x334F21D8277D1E0CULL,0x1D3C223918463BA2ULL,
0x2ADA43471DB72CFBULL,0x203F1EC71A4D1D97ULL,0x17FF1CDB4AD21F50ULL,0x1D9D1BFF24462439ULL,0x2273205324EE2E18ULL,0x25B03A5E250E23EBULL,0x3321189A23283362ULL,0x1DB71C4C193917ABULL,
0x3BBA2B542CAD2AD1ULL,0x3B7D208F39FC2DB5ULL,0x2C8F23A5300B4FEDULL,0x337D2308241A2F18ULL,0x3945396430152F0EULL,0x28061F8C3C713F2CULL,0x308F31134BBA328AULL,0x311D3FC426B235DEULL,
0x20EF258230292DFCULL,0x3F6922DB29AB2B18ULL,0x33B031092FF72C34ULL,0x447B43BA39312C7AULL,0x289917E73CE024F9ULL,0x2AC630F4303E2C01ULL,0x26AD30663F5F3DE8ULL,0x47B02C151EC64034ULL,
0x2B183C7B38012C1FULL,0x48715FC53CB862C8ULL,0x3B0E3ADB3E8A28FEULL,0x6319219126522257ULL,0x3F4159C03280225CULL,0x33E33FA63E4D3909ULL,0x2E24214F31F2298CULL,0x1E483E4D23B52573ULL,
0x28994CF534D637A6ULL,0x19BA3A6132BD2F5FULL,0x340B2CB72B911DF6ULL,0x2BB02B692E5730A3ULL,0x3D8D3C2036394448ULL,0x28EA307B51833F73ULL,0x33E3270D27B027F7ULL,0x4755434B4E4D3113ULL,
0x3A5738B826702B69ULL,0x2D7832432EBC22E5ULL,0x4C7B36433F732A75ULL,0x20013F362AB2316EULL,0x39B547D92B692FF7ULL,0x311335C928523AEFULL,0x3E4339F23E9434EAULL,0x26C1274F2C0B2D3BULL,
0x3C7138712F7D1F63ULL,0x2D133639307B1D2CULL,0x40B84B37416422F9ULL,0x41DE34B73015447BULL,0x2DAB5C5D327621C4ULL,0x2B7D304841314BB0ULL,0x3A5733A62BE229F2ULL,0x2B0D330E1CB72CC1ULL,
0x30295B1840522ED1ULL,0x440131A135784225ULL,0x34702F2C34C22CADULL,0x2173288A2DD33564ULL,0x2A2E3D50358C2E57ULL,0x2AE53639325737C4ULL,0x1C8927F738A3437DULL,0x327644E024613F41ULL,
0x37F7483429782CFEULL,0x246B30C23CFF2913ULL,0x2508395A355A38C2ULL,0x2FB027BA39453C34ULL,0x2E9421C935D3385CULL,0x3DBF30CC2E75281FULL,0x312737ED4CF53FEDULL,0x201A2B912C152DB5ULL,
0x1C2B1B8A1B091ED1ULL,0x16AD3B8B20D227B5ULL,0x388B26623CC333BCULL,0x1DA61FA7398E2A26ULL,0x2032181B12443829ULL,0x217341EC1EF02AC6ULL,0x235E32D41BFE19E7ULL,0x239326591CEB1C4FULL,
0x345446482674246EULL,0x272668A723CD3C61ULL,0x21F41B1B18C52438ULL,0x19543EA51B122B3AULL,0x28DB40A253402A02ULL,0x22C6329E2B052F4EULL,0x3D0249A01F6917EFULL,0x32452B8B6DBE1FEFULL,
0x54812AAB0C74329EULL,0x18FF201B41DA3583ULL,0x1BFE530A118D209DULL,0x20511ECD25CA21B6ULL,0x30BC559E1A1C2A40ULL,0x294F384446982791ULL,0x21CC34391DC12F2BULL,0x61F63E8A21801A9EULL,
0x1CF423AA3283255FULL,0x3CA01DF72370245CULL,0x1F9A20791DDC1C6EULL,0x18AA19D121971DE9ULL,0x46CD1B241D7E10FFULL,0x271429A93193233AULL,0x3A6420B839501F41ULL,0x2B7922DC20CE1CE2ULL,
0x1B1F203622993C85ULL,0x2870270B2B8B2B8BULL,0x1EA91E2842B030D7ULL,0x2894318A51EC2714ULL,0x20E430FB26594883ULL,0x2E3126D626091FB9ULL,0x45B0205123051C3DULL,0x2D1C362D22EA1E9CULL,
0x467423AE2B0E1FEFULL,0x227F518125EE3EE4ULL,0x1C4F2A6D7D5C559EULL,0x1F022C22316621FDULL,0x2A6D36092529285EULL,0x1D512FB1128C2427ULL,0x2805301C2B171D29ULL,0x400160FC422222BDULL,
0x485F21DE25AF2A1DULL,0x21C821151FC72A76ULL,0x29232F6920FA5C74ULL,0x418121FD27D924FDULL,0x3D37237425C134ADULL,0x222E3DEA51C92CA8ULL,0x33D733633C851D6CULL,0x240C372F3D1C1958ULL,
0x25D32249267D245CULL,0x2111233A17CF3753ULL,0x3FA8293E28CA1D2EULL,0x229E4DBD2F1026C4ULL,0x27EA32D421C323E8ULL,0x26F11B701DCE274AULL,0x2DF21E5048CA2DE1ULL,0x2B6721FD2B432A5BULL,
0x07F1089105FF09C2ULL,0x091A099808C3087BULL,0x078D058F0A760BE9ULL,0x0B96072A0A490C56ULL,0x07D305680996095AULL,0x063D06740E0B088BULL,0x0856052D08F209E4ULL,0x08A4087307120761ULL,
0x080305CD07F1099BULL,0x08D60753089A0714ULL,0x08F208D406B90A41ULL,0x0A36076C06C4099FULL,0x091805B10ADB0CC9ULL,0x077108B3090A0AE8ULL,0x07A8079109880696ULL,0x081405DE06E60B09ULL,
0x07D10751076D083DULL,0x07C3071A0E3B0C06ULL,0x090B0CC90AAF0C37ULL,0x0A820710073808B3ULL,0x089D0A8808E60536ULL,0x0E8208D20CA90A9BULL,0x06F20DA9073C081DULL,0x086D0A390741068DULL,
0x0F370E0E097B0E7EULL,0x07FF07B8089B08FAULL,0x08C805DF080B0761ULL,0x2CC2065E076C0B8DULL,0x09020C0205C70C57ULL,0x06D60C6D0A2608C1ULL,0x0E020BF60C52059DULL,0x0BD906940831088FULL,
0x0D2B0A2F07A105CFULL,0x061A09E90ADD0AB0ULL,0x089407F30F6C0B4FULL,0x091F09BF07140AADULL,0x086D07DA095D07FFULL,0x0CF20AE20B040784ULL,0x086807000B800B26ULL,0x0B96085B08DB0C02ULL,
0x0878057009B10A7BULL,0x08E60B660BA21708ULL,0x0A1D0B5F0B1220E0ULL,0x0B080B69098D0AA1ULL,0x08610CBE09D107D8ULL,0x0ED0089806A509A4ULL,0x0B3D0C0B09E90D95ULL,0x0BE241B10BDB0833ULL,
0x45E90BE60E370934ULL,0x0C3409A40CD60AE9ULL,0x0AC20C1F08143E07ULL,0x06440B7D0BC90B10ULL,0x0C400B8F08FB0BADULL,0x0FDE0AE4083A0BF9ULL,0x07940BC408F40793ULL,0x060D09F209C10AC8ULL,
0x0A340FB30CE9065BULL,0x0B940A1B08EB10BAULL,0x09BD0A060A090A8DULL,0x0D3D0C8B08B6099AULL,0x0F170C6F08FA0A3DULL,0x0EEC0A880A9D0AD0ULL,0x09E209110D52072CULL,0x086D09480B320763ULL,
0x17AF27A623D614F3ULL,0x22A2289836363B7DULL,0x18CF28A01444313AULL,0x215C3072368913A9ULL,0x1C8E1A101CBC184AULL,0x2098174F2C9A1399ULL,0x35553AD61DD30EB1ULL,0x16721FAF219732A0ULL,
0x2137279514FF2299ULL,0x22ED122E1711103BULL,0x18EC114419720BE2ULL,0x1D0B15741B171B0EULL,0x368913DF13BE223DULL,0x13A118671B0E2235ULL,0x15741A7814CD194CULL,0x1A9121B82A840E0BULL,
0x108B31AF21091922ULL,0x21110E7B0C9326A3ULL,0x40EE1700270716E3ULL,0x15DC150831A62158ULL,0x0C5738B02FB214EEULL,0x1C8A1E8721581A42ULL,0x090821C924AF1959ULL,0x239C0EE1174B11E7ULL,
0x28A03C4D13621DB2ULL,0x243A2AC7160A3B2AULL,0x1C711EA41649113CULL,0x0BA10CB01A6321F2ULL,0x07071E9719C114EAULL,0x17D91E5D22561775ULL,0x57B32CBB1EE22763ULL,0x24AF1102179A1B5EULL,
0x17C0124B15A612E5ULL,0x0A6D1CD11B0E1617ULL,0x25A113391DAE2556ULL,0x1D3540682D271909ULL,0x11F822BB238B112BULL,0x127527D819B41ACCULL,0x1FE10BC721B01F46ULL,0x1DAE1D95301E12DDULL,
0x045E191A291D251BULL,0x21FB18FD3E3136D4ULL,0x1A3617961E3C0F84ULL,0x1CDD03BD056C182CULL,0x1C8A14B41AED25ECULL,0x13BE1161200611FCULL,0x201F1FFA13D31148ULL,0x06CA1E480F902280ULL,
0x1E822B5414821B4DULL,0x18451EB51E7A1C04ULL,0x29BC1B9C1B131D41ULL,0x0EF812F605752898ULL,0x21A71B2C2C681E1AULL,0x174B368127D01764ULL,0x15082C8124101BB1ULL,0x10801F4F15C71285ULL,
0x2D401D9123481BD7ULL,0x2AC715BF18D73FD2ULL,0x278D0674123613ADULL,0x18242A0F1E5D18D7ULL,0x1FA625A91B940C87ULL,0x128E17260C4E2006ULL,0x1C9F19B035B007ECULL,0x183D171D448C14F7ULL,
0x0AF514650C080869ULL,0x1BCB0AEA046405B9ULL,0x07A911791B651427ULL,0x063A043213070D10ULL,0x07CE13FF26090A1FULL,0x12CC0A5F0DC92170ULL,0x193216350E271F53ULL,0x1CAF0F850584080EULL,
0x09770F68215914B5ULL,0x112A1E5F134E11EEULL,0x092D18FE1E0409B3ULL,0x14A61F921D920AAEULL,0x08DD25DB097F05E7ULL,0x0A2D081D200F06B7ULL,0x285E2AB90BEB151BULL,0x0FA109DA17A91518ULL,
0x229D0F8523A30A3FULL,0x1C5929582F030755ULL,0x056F07F1091924BFULL,0x06B820ED08B310FFULL,0x0E8D13F6180415DCULL,0x0A9C07CB115A05CFULL,0x2E860ABC07C00F3BULL,0x04FB2C0912F9230FULL,
0x0594110D150417A9ULL,0x0CB810A1237016FFULL,0x09A30815079621A3ULL,0x18ED254211F60805ULL,0x267507C90BC90C3EULL,0x06360BBE0EEE05ADULL,0x0B48122F0B960851ULL,0x206A06260E4109DFULL,
0x2786117C13C61BE7ULL,0x09630DB2207505CFULL,0x14100AEA26A31343ULL,0x1B8C095C13E216FFULL,0x0B19052C13DD1BE7ULL,0x0BD50B29093406A6ULL,0x08D50F3B0DAA119BULL,0x076D192C069213F3ULL,
0x19B408D907BB04B6ULL,0x07850809050B0400ULL,0x07981DD60CD70DC6ULL,0x17041E8C44F60A84ULL,0x06A60D6306B403E3ULL,0x21A9124C0652104FULL,0x0878098B1937083DULL,0x119E078015AC0796ULL,
0x0E930E740DD4255EULL,0x04320D3505A81354ULL,0x07E70809076305E0ULL,0x19ED19701B0F06F6ULL,0x0BFA10901FDC097DULL,0x078B079B0543065FULL,0x077A0BDA05CF06CEULL,0x1C370DBB2F690955ULL,
0x0B82065D0E491518ULL,0x0CF107B80D5D1343ULL,0x07C4233113F10CE8ULL,0x07B0074705E30BAAULL,0x0C320CF907D31B0AULL,0x07E3117C0DC61698ULL,0x0A31064106760CADULL,0x155C0BA1091A16C6ULL,
0x123006D50F590EC1ULL,0x0D8F0DD80DC91C6CULL,0x105D273013592B12ULL,0x0E910BA61F310930ULL,0x0BE10A8F060C0909ULL,0x0AC10EF511010D3EULL,0x2588112E15221752ULL,0x1630183C0E8E0C0FULL,
0x12781B490C7022CAULL,0x0D7413A1099F18B5ULL,0x091315980B71207EULL,0x0B82116B0C91140BULL,0x12A611E10FBA0C48ULL,0x1F7F0FA810570B1CULL,0x0ECD0D1906050A62ULL,0x15D50C1C12A00615ULL,
0x0DAB178611D50B30ULL,0x0E9A08240F5C19C5ULL,0x0DCF06C2101B0859ULL,0x0F5C1D580FE4103FULL,0x0AAB168D12F50D04ULL,0x0E7019460DDB14BBULL,0x1224119819950EF5ULL,0x0F10109A1033099DULL,
0x1307197D2D580C8EULL,0x111C260215010E4EULL,0x15B915A70AE70CCEULL,0x1878073F09570EBBULL,0x04DE0EA90D560B59ULL,0x0EBB0E300E020FE7ULL,0x0FA81FCE0C88144BULL,0x0F1C0B851DB91248ULL,
0x11B10F9E0D7711C6ULL,0x191C116E10630C88ULL,0x0AD5131F10A00FBDULL,0x0D3B43BB0FFF17D8ULL,0x0D381DA718BB16F1ULL,0x0AFE100F0C9A0B5AULL,0x0EC70BCC1048133AULL,0x0D4D0D9210AF0C7FULL,
0x18A30C700EB20C60ULL,0x0F2802C81AAC128EULL,0x0FEA131F25B31E63ULL,0x125714BE07BC1183ULL,0x11F311860F8C103FULL,0x13C01F1219B90D89ULL,0x135C0D9F15F00CD1ULL,0x12B50FF613C31307ULL,
0x1018115C0F0712FEULL,0x17220BA914CA0DE4ULL,0x0FDE0CA3106C10E6ULL,0x0BD510D00EE30F47ULL,0x11530F8020660930ULL,0x0A861D6412AC0EA6ULL,0x0F411A870EC40C67ULL,0x07F80B7711F61060ULL,
0x1466107C07940CD4ULL,0x11D515710DCC10BBULL,0x125A11A407E010A3ULL,0x08830B1B116B124BULL,0x1208115F0E941371ULL,0x063215F003580F4AULL,0x15F609D5137A0EB5ULL,0x1D64100F13531079ULL,
0x13C74A5A1D4613CBULL,0x4F555A80109A5A46ULL,0x1FC3124916AF4AC5ULL,0x269A0E9C35B91905ULL,0x3E45277050510B22ULL,0x13101C0F26644EF3ULL,0x095C280C39DD6854ULL,0x40704E7F30062109ULL,
0x2554100B4CAC4D3EULL,0x2CC226DE5ABA3FB7ULL,0x1A4121212C0917C4ULL,0x0D01205F1C6619B9ULL,0x3B1436E74CC94E7FULL,0x1E8727DB2F131B2AULL,0x4C41389C163F28A7ULL,0x410B126D5763215CULL,
0x43F8276627AA2293ULL,0x20F1228E3DA0235FULL,0x16223F601B902289ULL,0x6E5545392A7A4AECULL,0x11922BC538012DA1ULL,0x335E4E3147BB142DULL,0x742F2CC21F931076ULL,0x25416C0E16CC4B61ULL,
0x3E3C48B828321244ULL,0x47030B6B12AF54BAULL,0x153352C034472A67ULL,0x2C571C53446D3385ULL,0x2F1D2E0C20FF1F93ULL,0x210E552E1DAC2A36ULL,0x0E97120519AA193AULL,0x343449234FDD275CULL,
0x5E4D21DA4AE32210ULL,0x16AF21A52B331BC1ULL,0x248D16D1361A2B94ULL,0x50C613F212EE2859ULL,0x3E63129E153374DEULL,0x574F43A117151C53ULL,0x3672204B17A21CFDULL,0x2099160E184C3E32ULL,
0x32751C70205028EBULL,0x1CAF1CCD08D8125AULL,0x1E561BBC54E1216FULL,0x29C161A565BF1FE5ULL,0x1AFA5D1532921B08ULL,0x4E0A229D119A1A94ULL,0x4212416328292926ULL,0x19E427F829731A10ULL,
0x2CDF2D2D316E47D8ULL,0x3CCA12EE3F0860A8ULL,0x16441A0219E91283ULL,0x22BF140F4C411BC1ULL,0x617E24A562B54D9FULL,0x2F13075515902664ULL,0x70B04ACF1B7337C6ULL,0x1365370D72832C39ULL,
0x3A965ABA1590445AULL,0x42E813D00F240B81ULL,0x47E2592227181085ULL,0x197E0E4444F549ABULL,0x253C14EF18035F4AULL,0x1BA9193F3CAD4FB6ULL,0x1AE622E609EB3310ULL,0x17106D311812188BULL,
0x082305C905C604FDULL,0x08B5084F03E71F0CULL,0x174909250D1025B6ULL,0x065C053607A2036EULL,0x054605A303220595ULL,0x078B082B07820333ULL,0x09550B5D0CA60EABULL,0x05380BC7078B0528ULL,
0x08830B9B04960656ULL,0x09A92598049C121BULL,0x08DF0BE00A9D0EE3ULL,0x069C0BB6071F0A90ULL,0x0EC40CD60EF804DBULL,0x073805180F220A56ULL,0x0BDA06F6110A05B6ULL,0x08BD076D12410280ULL,
0x0DE30E9207E60AF6ULL,0x03A4092E06DB0F45ULL,0x08C4184A116A0711ULL,0x0DCE08BB0BB80955ULL,0x06C10DCE044F2D19ULL,0x0D9805860404057FULL,0x0D4509C80AC20D0EULL,0x0D4B14D609580331ULL,
0x0574034B27270597ULL,0x182C0C231014084FULL,0x0B97081B157C0468ULL,0x0F7A048707320559ULL,0x03A6080805AD05E2ULL,0x07BF15B50A8C0DABULL,0x0B20083207E0043EULL,0x0B9F0300100112A5ULL,
0x0B2F09701B0E1A7FULL,0x1F3A0CB907AC1330ULL,0x1629118119FD05B2ULL,0x0BAA457B0CB90F7EULL,0x0B3B111918880F11ULL,0x148616D9078E0E4FULL,0x08F3209C07E20BF1ULL,0x0E191AD00A201593ULL,
0x21C70CAE051503DCULL,0x0712137D0B520C65ULL,0x060716251690224AULL,0x09D016380C97096EULL,0x2288081B09C40633ULL,0x15B5209C0D740A22ULL,0x0D8D0DDF17830D08ULL,0x0DC810090AB00FF5ULL,
0x06800B2F0A4B2C59ULL,0x0A0D05AE0A690686ULL,0x0CDA0615090A06EAULL,0x0FB002D212A2087DULL,0x0E8411211DC5094DULL,0x0968192D0EF8081BULL,0x0B2B13AB081F09F2ULL,0x04570CE50A1311ACULL,
0x07E20C0604FC0883ULL,0x10A6136D0BF30B4AULL,0x05F6144405450E7BULL,0x05FD0C990F1E0AB4ULL,0x0E4B0A8809000E9CULL,0x0A5408D0126803D9ULL,0x0D47063C0EB10690ULL,0x0D74096025810BE4ULL,
0x018042F7013B29DAULL,0x0000621EFFF10734ULL,0x00CFAD7500CFAD75ULL,0x0159DFAE01F36CD2ULL,0x002E72DCFEEBFDAAULL,0xFFE1AC4A010D191CULL,0x0178958200CFAD75ULL,0x00B8A5160099EF42ULL,
0x013B29DA014A84C4ULL,0xFE882EB900EE6348ULL,0x0152323900A94A2CULL,0x00E6B5D300D75AEAULL,0x008A9458009241CDULL,0x0099EF4200B0F7A1ULL,0x0000621E00CFAD75ULL,0x00EE634800E6B5D3ULL,
0x00457B3B02ABAFCAULL,0x00D75AEA01056BA7ULL,0x00C0528B00EE6348ULL,0x00176A7D0082E6E3ULL,0x0124217B006BDE84ULL,0x005C839A00C0528BULL,0x00FDBE3200D75AEAULL,0xFF1A0E6800B8A516ULL,
0x0099EF4200362051ULL,0x0142D74F01974B56ULL,0x00362051007B396EULL,0xFCF8F2F500D75AEAULL,0x0054D62500080F93ULL,0x01337C65003DCDC6ULL,0x010D191C00362051ULL,0x0114C691003DCDC6ULL,
0x01693A98007B396EULL,0x0099EF4200D75AEAULL,0x019EF8CB0159DFAEULL,0x0142D74F027D9F0CULL,0x00EE6348005C839AULL,0x00EE634800A19CB7ULL,0x00CFAD7500CFAD75ULL,0x008A945800A19CB7ULL,
0x00DF085F00E6B5D3ULL,0x00738BF9013B29DAULL,0x00F610BD00FDBE32ULL,0x00B0F7A10124217BULL,0x00E6B5D3012BCEF0ULL,0x003DCDC6FF762FE4ULL,0x01337C6500C80000ULL,0x00EE63480064310FULL,
0x00F610BD01523239ULL,0x00A94A2CFFE1AC4AULL,0x014A84C400CFAD75ULL,0x02854C810142D74FULL,0x00A19CB700CFAD75ULL,0x00C0528B007B396EULL,0x0142D74F012BCEF0ULL,0x024F8E4E00E6B5D3ULL,
0x00C80000010D191CULL,0x00457B3B0124217BULL,0x01056BA701D4B6FEULL,0x00E6B5D301337C65ULL,0xFFE959BF01618D23ULL,0x012BCEF00142D74FULL,0x00A94A2C01056BA7ULL,0x00DF085F01056BA7ULL,
0xFF625BC6FF5D78C0ULL,0xFF9AAC8FFF9A8230ULL,0xFF64B2EBFF673BEDULL,0xFF5A00A7FF548F8CULL,0xFF5A6AE7FF53BAEDULL,0xFF58563CFF52B10FULL,0xFF58B1DBFF55A265ULL,0xFF66BA7AFF65B5ACULL,
0xFF60F9E6FF5AEEF7ULL,0xFF608EA5FF5E136CULL,0xFF8FE3C1FF8FD8B7ULL,0xFF64203FFF66284CULL,0xFF59DBE9FF556D10ULL,0xFF5990C6FF5412B2ULL,0xFF581A49FF52D9BBULL,0xFF594A10FF57817CULL,
0xFF64719FFF640FF7ULL,0xFF5FC8FBFF5B94ABULL,0xFF5FC9B0FF5DF5B3ULL,0xFF92EC3EFF93037DULL,0xFF63CF06FF66B1ADULL,0xFF5B5BCAFF561E63ULL,0xFF59DE1BFF545A2DULL,0xFF5917B8FF545116ULL,
0xFF5B0570FF59D49BULL,0xFF62EE7AFF6377EBULL,0xFF608EF2FF5D09FEULL,0xFF5E60C4FF5ECE91ULL,0xFF98A9FAFF98B0DBULL,0xFF64DC17FF668A5DULL,0xFF5C0C92FF580014ULL,0xFF5A4A5CFF558550ULL,
0xFF59F8BAFF56CDD5ULL,0xFF5CCA16FF5AE88CULL,0xFF6082D5FF613320ULL,0xFF5FB63BFF5CD4DCULL,0xFF603D64FF5E91DEULL,0xFFA12680FFA0C1A6ULL,0xFF656087FF6656E1ULL,0xFF5D4A9BFF5ACE41ULL,
0xFF5CB0DDFF5771D3ULL,0xFF5B9E6BFF592A28ULL,0xFF5E29E1FF5BBECFULL,0xFF607C95FF60BBABULL,0xFF601B33FF5E6338ULL,0xFF606DE4FF5DDD4CULL,0xFF9DE24CFF9D9263ULL,0xFF62D0C8FF633E93ULL,
0xFF5E2628FF5CB093ULL,0xFF5E0F87FF5BAD85ULL,0xFF5D9949FF5C7297ULL,0xFF5E4DB4FF5D6454ULL,0xFF611023FF60FEF8ULL,0xFF616A03FF5FC5E5ULL,0x0348052100F0626CULL,0x0282D029030190CCULL,
0x027C93C5029F446FULL,0x034EC20303EEBFC7ULL,0x0453FB4401FF48E1ULL,0x0247DDC701E7B51FULL,0x025FFF3D028ED3CBULL,0x02038FFA02AC8D11ULL,0x031624A502FFAD05ULL,0x03276D0902454078ULL,
0x049034C10214AC8FULL,0xFFBD8C4602427188ULL,0x0366BB190197B52FULL,0x02542276028B380BULL,0x02153C93010CCA38ULL,0x0212424703C3C951ULL,0x018FD63502DF6919ULL,0x02E4FC8001F1CBECULL,
0x023AD49602AE8C21ULL,0x03AA159A02044FE8ULL,0x025A939900FBDB72ULL,0x02ADB1C80328665DULL,0x02DDA5BB02E972C7ULL,0x028307F3021A2A11ULL,0x0283989102446B20ULL,0x01A82C8C020B894FULL,
0x02F299FC0251787AULL,0x0323E40601DA85D1ULL,0x02382AC301878579ULL,0x028BEE7803358D3EULL,0x0290A030033F1BB2ULL,0x0251235D01B02B8BULL,0x0317A14C041D5191ULL,0x02A1148903C667D6ULL,
0x0266885004008041ULL,0x045698A204624F89ULL,0x024381E203B445B9ULL,0x05331B5A04141AE0ULL,0x03E296C000FE360BULL,0x032E892803F5DDDBULL,0x04B9E130026B952DULL,0x03AEFE7002C7C665ULL,
0x048DBF310427D31BULL,0x03727E1D0232C822ULL,0x041F8BCB02B27CBAULL,0x031A16F703D0E1BAULL,0x045C91380588868EULL,0x04807239037F3C5AULL,0x02A685BD0454D829ULL,0x05471D1E02A6802EULL,
0x03F193620386DB21ULL,0x0420920E03779563ULL,0x0359E2DA02365E53ULL,0x054FCBDC03D8B5D5ULL,0x02DD3965042F6760ULL,0x036535440411D1B5ULL,0x02D01979045E774FULL,0x043198E001C2728EULL,
0x04215E8003636D2AULL,0x035227340342B3A0ULL,0x03C3718504426987ULL,0x04DBB44D04421C50ULL,0x03B66071012ADDCFULL,0x01EC9B0F03483B8FULL,0x0108860A001993F0ULL,0x023260FC0197F839ULL,
0x0244ED780043EC98ULL,0x006EC5A80072BDDAULL,0x00D989D60176A232ULL,0x0151DA4A02193E16ULL,0x023AF72100C76FD2ULL,0x01C6E790017DCF96ULL,0x01FC4F5201F7062AULL,0x01FBAE7A00FC901DULL,
0x021FD11001597605ULL,0x018566CD02096AD8ULL,0x01AACB4500EDF77BULL,0x018F99DA019B7ABAULL,0x01E38509FE9BA6D4ULL,0x015D1A8001512D9AULL,0x005F4BE101835126ULL,0x01BF88800187EE08ULL,
0x0001D12201FE5F4CULL,0x0027E22501E43990ULL,0x014CBA04FCBF1D2BULL,0x0063EAF500A585D5ULL,0x01A18E7D01CC583BULL,0x004577BA0111082EULL,0x020891C001B1F0EBULL,0x014300EDFFECD0A3ULL,
0x00EA4DFD013A1FC4ULL,0x015B85C7011CC2ACULL,0xFFD8CACF00F9B37BULL,0x0125366401D0FAFEULL,0x0226905102CC18BEULL,0x012851D200765DCDULL,0x017799B40204B618ULL,0x029341B302606BEDULL,
0x01DE8C2302130DDFULL,0x00D8CE98015FEA7FULL,0x01C42E0D01FCC7CFULL,0x0107971801C9E4BBULL,0x02284DE101EA317EULL,0x0221ACBE0271CB2BULL,0x01A52E6D01015CA1ULL,0x0156AFA5025829B5ULL,
0x0231931A02AA4132ULL,0x02330BCB013B4802ULL,0x01B0E05C01FA7CCEULL,0x01A7541301DB1FC7ULL,0x016B94B900A1FF4FULL,0x0287AE8801583D93ULL,0x029506CF01E0DE33ULL,0x01CFBBDD01D5A850ULL,
0x01EAA9A601D2C20CULL,0x020A842301B8A5EAULL,0x0242839E0114BA8DULL,0x029D260C01D7FD19ULL,0x0242D30B01BE67D4ULL,0x022FA6CE006F686AULL,0x02C5B12802D017DAULL,0x020EEA68021BCF92ULL,
0x018F475801EAE5E2ULL,0x01D7C66901A51A6DULL,0x01EC8B5201D40C00ULL,0x021F62B80202F1CFULL,0x02936881025257E4ULL,0x021B321800BA47C9ULL,0x01597CEB011151FCULL,0x018A8FE0014547F0ULL,
0x015C5FEA01B8BFD5ULL,0x0105C5FE0133F5F4ULL,0x006701230122A3F8ULL,0x010E6EFC019055DEULL,0x01597CEB00E8E805ULL,0x026E9CAC00FD1D00ULL,0x00B7D510011151FCULL,0x0200EAC5015F42EAULL,
0x0122A3F8014DF0EEULL,0x0139BBF20119FAFAULL,0x012869F6011717FAULL,0x017C20E300F19103ULL,0x012869F600EEAE03ULL,0x01793DE40108A8FEULL,0x014B0DEE01A1A7DBULL,0x013F81F10133F5F4ULL,
0x00A3A015011717FAULL,0x00DA7908006FAA21ULL,0x013112F401482AEFULL,0x01793DE40133F5F4ULL,0x020F59C1016225E9ULL,0x014B0DEE00A96613ULL,0x00F4740200E60505ULL,0x018D72DF00BAB80FULL,
0x0119FAFA00AC4913ULL,0x014DF0EE00D1D00AULL,0x0136D8F300C9270CULL,0x00EEAE03012B4CF6ULL,0x011FC0F8014264F0ULL,0x0198FEDD014547F0ULL,0xFF0D5B16FF6D274AULL,0xFEE01E37FED5794DULL,
0xFF0808A2FF55343DULL,0xFEE570ABFF055F67ULL,0xFF12AD8BFEE01E37ULL,0xFF100451FED82288ULL,0xFECD7D9EFF100451ULL,0xFEF56809FE506BE9ULL,0xFF528B03FEDD74FCULL,0xFEC581F0FEE819E6ULL,
0xFF100451FEE2C771ULL,0xFEE570ABFF55343DULL,0xFF329C47FEAD8EE3ULL,0xFEF56809FF1FFBAEULL,0xFE805203FF2D49D2ULL,0xFEDACBC2FEBADD06ULL,0xFEDD74FCFEAD8EE3ULL,0xFDC60C11FF329C47ULL,
0xFF000CF3FF2AA098ULL,0xFF4FE1C8FF0AB1DCULL,0xFF5A86B2FF3D4130ULL,0xFF1556C5FF0808A2ULL,0xFF2AA098FF0D5B16ULL,0xFF22A4E9FF0AB1DCULL,0xFF180000FF12AD8BULL,0xFF47E619FF1D5274ULL,
0xFEE2C771FF000CF3ULL,0xFEB58A92FEFD63B8ULL,0xFF4293A5FEF56809ULL,0xFF0AB1DCFEB0381DULL,0xFEFD63B8FED2D013ULL,0xFEF01595FF180000ULL,0xFE6BA9FEFE7A7A84ULL,0xFE5D9278FE5C2078ULL,
0xFE762482FE6E317FULL,0xFE5D9278FE7D5E85ULL,0xFE739D01FE7C4904ULL,0xFE6D787FFE6528FBULL,0xFE5D35F8FE734081ULL,0xFE6A947DFE849887ULL,0xFE75C802FE705C80ULL,0xFE6C067EFE697EFDULL,
0xFE6EEA7FFE61E87AULL,0xFE6DD4FFFE72E401ULL,0xFE6DD4FFFE663E7CULL,0xFE6F46FFFE6BA9FEULL,0xFE421C6EFE705C80ULL,0xFE571176FE57CA76ULL,0xFE745601FE5BC3F8ULL,0xFE6FA37FFE63B6FBULL,
0xFE700000FE6EEA7FULL,0xFE750F01FE73F981ULL,0xFE6AF0FEFE768102ULL,0xFE790883FE8D448BULL,0xFE89A789FE6FA37FULL,0xFE680CFCFE697EFDULL,0xFE750F01FE711580ULL,0xFE60767AFE872008ULL,
0xFE5FBD79FE76DD82ULL,0xFE5FBD79FE73F981ULL,0xFE700000FE7AD704ULL,0xFE6F46FFFE739D01ULL,0xFE64137BFE6E317FULL,0xFE72E401FE6E8DFFULL,0xFF353355FEFE918BULL,0xFF52566CFF6F7983ULL,
0xFEDDCA11FF1F5904ULL,0xFE8A0530FF22FD67ULL,0xFF476943FF9040FCULL,0xFEAE710DFF05DA50ULL,0xFF7A66ABFEFE918BULL,0x00BE8D07FF146BDCULL,0xFF353355FEB2156FULL,0xFEE8B73AFF1BB4A1ULL,
0xFEE8B73AFF88F836ULL,0xFF52566CFF38D7B8ULL,0xFF1BB4A1FF2DEA90ULL,0xFEF3A462FEF748C5ULL,0xFF10C779FEEC5B9DULL,0xFF43C4E1FF0D2316ULL,0xFF6BD520FF40207EULL,0xFF18103FFF476943ULL,
0xFED6814CFF4B0DA6ULL,0xFEE16E74FF10C779ULL,0xFF1F5904FEFAED28ULL,0xFF1BB4A1FF43C4E1ULL,0xFF3C7C1BFF731DE5ULL,0xFED6814CFEF3A462ULL,0xFF097EB3FEFE918BULL,0xFF22FD67FEEC5B9DULL,
0xFE94F259FF6830BDULL,0xFF7A66ABFF4B0DA6ULL,0xFECF3886FF4B0DA6ULL,0xFF05DA50FEF3A462ULL,0xFF1BB4A1FECB9423ULL,0xFF7E0B0EFF60E7F7ULL,0xFC9182F4FD4746A0ULL,0xFC524A06FC563D95ULL,
0xFC845717FD0177C4ULL,0xFC7B1ECAFC75DA0CULL,0xFC9031C4FC68AE2FULL,0xFC8EE094FC1704A7ULL,0xFC50F8D6FCF59D17ULL,0xFC7C6FFAFD056B53ULL,0xFCA00000FC9EAED0ULL,0xFC8D8F65FCBE4B47ULL,
0xFCAD2BDCFCAFCE3BULL,0xFC884AA6FC43CCFAULL,0xFCA9384DFD0AB011ULL,0xFC0B29FAFC8AED06ULL,0xFC8AED06FCBF9C77ULL,0xFC4FA7A6FC6F441DULL,0xFCCB7723FC2EBA00ULL,0xFD0EA3A0FC4911B8ULL,
0xFC772B3BFCE47DACULL,0xFCDDE7BEFC9818E2ULL,0xFCFC3305FC81B4B8ULL,0xFCBCFA17FC9182F4ULL,0xFCB2709AFCF1A988ULL,0xFCC23ED6FCA1512FULL,0xFC845717FC942553ULL,0xFCE5CEDCFCA7E71DULL,
0xFC79CD9AFCAE7D0BULL,0xFCF59D17FC957683ULL,0xFCD8A2FFFCD0BBE2ULL,0xFC772B3BFD2A4C88ULL,0xFC39437DFCA1512FULL,0xFCF1A988FC899BD6ULL,0x024B0D99011BECFCULL,0x012C69660149F3D5ULL,
0x00FD16ED0116DF3AULL,0x00A86B02014C239DULL,0x01219D6301199EBAULL,0x019B072E01724823ULL,0x0253371D005BEDC6ULL,0x0079A81B021466F0ULL,0x00DF47B20101B90CULL,0x012B9C1800874C73ULL,
0x00B64C43FF84F6E3ULL,0x0166BCCC01BBBB8BULL,0x0164300C0232FE6BULL,0x009DB35F013D00AEULL,0x00FFFB82FFB0E853ULL,0x01801DBC02321285ULL,0x01B904B201416AD5ULL,0x006239DC01855BC2ULL,
0x01A012E201FED794ULL,0x01AB99F2013FE4A5ULL,0x01B311E500E5BA47ULL,0x0160525500832F11ULL,0x015E608701374EB4ULL,0x020A1F280116AC02ULL,0x01A2AB44016A7E69ULL,0x01079141015917D5ULL,
0x01971AC801714ED3ULL,0x02182BDC018EE378ULL,0x01CE0827017545FDULL,0x015F8D0C01BDEB3DULL,0x020F3FDC021567C7ULL,0x0182FDA2019C5EE5ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0xF70DF6F5D40304DFULL,0x3407E8FF07E9EFF2ULL,
0xEB050BF8E5ECFBE9ULL,0xEE1215042EF1FB23ULL,0xE1EAFFFAF3D0F7D9ULL,0xFDEDEDEDEFE701E5ULL,0x031DF60001F6DFECULL,0xFEFD02F7FFF8FFF3ULL,0xFDF2D3FFF802F3E7ULL,0x32FBFCFDF9F500FBULL,
0xF3D6FAEFE0061CFAULL,0x6F0CD5F11CF4F916ULL,0xFDE8EC09F609F3E8ULL,0xE5ACF60CE408F3EBULL,0xFAF3E22DB4F1EF0FULL,0xFBF97FFBF2E5F1EFULL,0xE6FAFDE600FAEAF6ULL,0xF3FA05F1F8F1F1F6ULL,
0xF4FDF60BF812FAD1ULL,0xFAF3F1E819FFFFEBULL,0x32F9142FDDEFFB03ULL,0x15DEDFFDF1F007FEULL,0xF700E8E811D5F979ULL,0x0FFADAF0FF22E6FDULL,0xFD0B04EE03F509E8ULL,0xF7EBF40DE605F50BULL,
0xF7FC2ED9F6FCFDE7ULL,0xF9F0FCFCEFF8F90CULL,0xFAF1DCFCF1FCFCF4ULL,0xF80EE9F5F7F604FDULL,0x0221FF17EAEF43F8ULL,0xFBEBF7F5DBEA0E2EULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x10C2042418C21A25ULL,0x232D0FC9102F2461ULL,
0x16C80A6C1BB70DEDULL,0x474729B6047A0FF8ULL,0x1D460F111652114CULL,0x0A6621340D6B0347ULL,0x093611DA1B940B6CULL,0x1E0F0FC712AB0628ULL,0x0A2707431B1202D0ULL,0x17E11004072D116BULL,
0x432627F516AD03E1ULL,0x13840DDC0D9C17A2ULL,0x136006B13030108EULL,0x0D830AEA0EAB1260ULL,0x101022B71D8511DEULL,0x0BBF085B1B3D26C9ULL,0x039701D90A87064BULL,0x09F506AB0329050CULL,
0x0503040D04BA035EULL,0x07E803BA05C50567ULL,0x0AEE02D903460646ULL,0x03E505CC04AC05FCULL,0x0613061906AC07B8ULL,0x040902FE036F0007ULL,0x055A032502FD0719ULL,0x01BF040C048E03A0ULL,
0x08C1050506D10312ULL,0x02F302C206E70784ULL,0x0A05071F03E9022AULL,0x062908240668055DULL,0x0286055D08960362ULL,0x060D064504E10662ULL,0x2653296D18E51881ULL,0x1F871AD70442135EULL,
0x09C91C0D093E0E88ULL,0x184C28CA1D611826ULL,0x0A2E15241FE20E72ULL,0x084520031C2A247AULL,0x1AAC0E4A2B682B8EULL,0x178D32FD1B740B32ULL,0x228D221B0E5A154FULL,0x131906DE2B380DB1ULL,
0x0DBA21A3074C19BDULL,0x0B0C0BF2299D186EULL,0x11A41261146F2041ULL,0x0ADC1CA605731732ULL,0x277215E81DDD1C04ULL,0x0DEF182B275F0B4FULL,0x1EDF28C1280B1D36ULL,0x22AF448B2DAF4359ULL,
0x3B5B32171DBC3221ULL,0x2CD344352ABC2CF9ULL,0x423A2B3822FB1E46ULL,0x29B049C624114537ULL,0x31FB295A31C14877ULL,0x4524195D26830872ULL,0x1393463A20DF2C1DULL,0x1E12436320AF3544ULL,
0x28A441853DC826C6ULL,0x3CD923DC53E635F0ULL,0x1AD717DE38DA2A23ULL,0x2976474F3F80308FULL,0x249B43932DA5263BULL,0x2BBE1D0B245D319BULL,0x3526076047AA42BAULL,0x502B31F50F0939F3ULL,
0x1AE213AA08B6207DULL,0x45F31D6B07B05FF1ULL,0x38822A013C5025A6ULL,0x11B63C131D1C0C0DULL,0x0BB11A0B26183C59ULL,0x37AF2A8D51780B64ULL,0x25830C6E3404050FULL,0x2F403FEA1DBA3AC5ULL,
0x70CF4A9D1DEF020DULL,0x28764D033955394CULL,0x17BF0A102E0435F8ULL,0x312B2D6F438C18A3ULL,0x1A2E6D5028273C2DULL,0x43B00DA31D482C33ULL,0x09BD06DA10A11A2EULL,0x267014370D0A0EFCULL,
0x10080F9611EA0D92ULL,0x14930F8B1A8E0FB9ULL,0x11D90BD70A680C09ULL,0x0AF914060CC11528ULL,0x16450C07133414A4ULL,0x14DD077B202508FEULL,0x1F5312580DF00C54ULL,0x05EF1280152C0B4CULL,
0x19A113830A361D51ULL,0x101306C61D8F1017ULL,0x2D80135210EE0D41ULL,0x10751F5308801029ULL,0x1CFE0AC90C5A0A20ULL,0x11B108DB0AA31976ULL,0x0B922A7309F11D29ULL,0x32EC0FCA29EE1526ULL,
0x141C15B5072D2565ULL,0x0EA52B74267914F7ULL,0x12152B311D541B0BULL,0x304913E831B22262ULL,0x207D308B348F404EULL,0x1D6C0ED024EE364EULL,0x2CB70C49088416E1ULL,0x1808067933131556ULL,
0x0B114280219A347CULL,0x11521B4D150A2CCAULL,0x27C636CA15B50D8AULL,0x131B0E252BD30DD4ULL,0x1030295F0BD7112AULL,0x2B310A5A1766108DULL,0x29D1158F1CBC1E93ULL,0x2DA51C74235E42A6ULL,
0x433E39FC31241C28ULL,0x392B15DB1F0514F7ULL,0x1A22213623592073ULL,0x3F9010E5308B22E7ULL,0x174A465410CD1AB0ULL,0x39FC31111D592DAFULL,0x2C3C1EB41FE90FB9ULL,0x3B2D33A146961715ULL,
0x2D2A47682115120EULL,0x2EC32770403B28E3ULL,0x1D7019D13F7D1F72ULL,0x108F38DF3AFD2F35ULL,0x14684EE01AA72C6BULL,0x37033BCF43051D5DULL,0x0E7B07A4330430D6ULL,0x24DD29F016DC2E5FULL,
0x1E9F09CE095C2DA2ULL,0x38C412640B900FEDULL,0x2A8E30782C673A29ULL,0x0AEA3D091E7A083CULL,0x0C0624E315A01D59ULL,0x2B210DBD33190979ULL,0x184C0B6119EB049CULL,0x491D536C2BF3130FULL,
0x4C5B14F82D440261ULL,0x20DC43BB1A15289FULL,0x16D10B7336CB11C1ULL,0x1A5F1D0F4110162EULL,0x253C395728EE25CFULL,0x19C6061D0C383AE7ULL,0x0BEF06AF24452420ULL,0x25AA19A710640959ULL,
0x1E210F0E0B392A44ULL,0x082B0BDA1C5D1C48ULL,0x2A2F09C905211497ULL,0x0E1119B60BAA1E85ULL,0x1D1F1A4F19CB17B8ULL,0x14740B5938A404F7ULL,0x1866068117151586ULL,0x03900AE8110C071BULL,
0x21B41A0526281148ULL,0x127E0D740DD805D3ULL,0x2527153710CA1CEBULL,0x1121130709C80E46ULL,0x2F3C0D4C0DED12D3ULL,0x187B0CB4094B3D09ULL,0x1042164621A23F99ULL,0x3D65150715D32C77ULL,
0x207E11C10ED10BF9ULL,0x270F2EDF21541989ULL,0x0E71197A103C38D3ULL,0x25B627FA25C618DDULL,0x12A435D90ECC2B29ULL,0x13D625873ADD1EF1ULL,0x2A8C2953282E32F3ULL,0x25A210C90E7B0F4CULL,
0x1CE7217E11181F2AULL,0x134C0F571A400FA5ULL,0x20EB10AD32D415A9ULL,0x172C1A3B4AB10D83ULL,0x39CE1F4A12DE19ECULL,0x0FA02388126B176AULL,0x1E7424F51C0C2948ULL,0x290F138D120A2F28ULL,
0x32221C202B33132CULL,0x152C221025630F95ULL,0x24885CAE1BF142F1ULL,0x26DB233F3C3629EFULL,0x0AA04510225E1EB2ULL,0x121A1CD209891560ULL,0x21B719506C8211D9ULL,0x1C741F4A206928ACULL,
0x216917072D7C38F2ULL,0x1B5051F428A6169FULL,0x2CFF0F001CCD4093ULL,0x1E5F4B631CCD2600ULL,0x1817470530D43152ULL,0x24971E6E1D1627BBULL,0x100907A01D9C2847ULL,0x11CA1A820C493BACULL,
0x1B830927087C1349ULL,0x255C17EF04B543EDULL,0x3E7412AE275725B9ULL,0x069F2C6109150A03ULL,0x0E5011D60CA915A2ULL,0x07F90A2D268009BAULL,0x12760C690E300563ULL,0x1B95430F1B142516ULL,
0x53900A66183B01AAULL,0x22B7274C1F570F02ULL,0x10E413372E4B1D1BULL,0x134914D225271DF9ULL,0x27D81B2C0A830BC9ULL,0x1DFF0AD40BE033ECULL,0x27A3069B1CCA0ABEULL,0x28981343165F1003ULL,
0x0B5B062D0D4D4B67ULL,0x17D20DE21E91177AULL,0x343E06B9054A1DA8ULL,0x13F80C721605126EULL,0x1EA807B10FB40FA6ULL,0x11EA11701C7204BAULL,0x2A48072A1A4E2E2EULL,0x072D0842128B05C4ULL,
0x3BF21BC32147353FULL,0x080D13A010AA12D4ULL,0x348410DB06CE1E3FULL,0x1E161D7307D90BDAULL,0x1BF211ED24550958ULL,0x095A0B0709DF09FAULL,0x38E54E4416B32AA1ULL,0x376253CE53B11A6FULL,
0x208F4313434D1D2DULL,0x0FB548391D503D50ULL,0x62CC40E5151034DEULL,0x36520DCC3E9A56B6ULL,0x170221F547626415ULL,0x553424001E8C41BCULL,0x18842840231B3C4FULL,0x45172BBF37F13F37ULL,
0x11A336DA4C88278DULL,0x479C48471D424284ULL,0x39AD4A205DB42150ULL,0x2F7F25020E842B4DULL,0x3A2E482B2B9C3E27ULL,0x39252EFE408F424BULL,0x32F02DE01C9D489DULL,0x0F83129D4C1557D5ULL,
0x378631D83E4416E1ULL,0x41742AD32A0B2C1CULL,0x2D2D19B14E522754ULL,0x4D7B317B56FE6166ULL,0x208F21EE3DEE2F9CULL,0x5C88622E31916EF0ULL,0x442446F03F710A42ULL,0x4F8D13426AE842AFULL,
0x1929571B09264D09ULL,0x2E761C242DB54FB8ULL,0x3F7F0FD553CE4047ULL,0x145944C155174276ULL,0x26C51530445D228CULL,0x5FC63FE310F02E20ULL,0x14A0170D13A40DEDULL,0x0BED2668120F23AEULL,
0x2C7219721CB20BFFULL,0x0F7D21FF04C515B3ULL,0x144B17D5248D1A72ULL,0x0CED29830BC21E5EULL,0x0A5006860E4C170DULL,0x1FBB0DB612070BCFULL,0x0CB30A240222034EULL,0x1A722AD2147F2668ULL,
0x15EF09711CFD041BULL,0x1AAA274739E3248DULL,0x0EAB205E164817A1ULL,0x2A961784192F1811ULL,0x295722E5239F0AF5ULL,0x17E1055716BB11AEULL,0x25820590325E247EULL,0x175326B3102408DBULL,
0x0EA7042108604AB9ULL,0x0CD90AEE1F102407ULL,0x2D2408B707F1110EULL,0x16CA12E218DA1CDBULL,0x36FC079020C615BBULL,0x1E47129824250F50ULL,0x12D7097910581DDFULL,0x081212A30AA209EEULL,
0x333612DF23CB1CEAULL,0x02D602E60BA20BBCULL,0x2E0B259806210F41ULL,0x133F0D800DB71474ULL,0x061D0994046F0694ULL,0x15BB16CA0B6C04E1ULL,0x0E9D0C5B416A18D4ULL,0x288A1F1511C91D4BULL,
0x265D0F6A0F501419ULL,0x13C42D3C0E3C1E5FULL,0x2B7315BC25C510A4ULL,0x11193054101114F5ULL,0x097116200E480F47ULL,0x1E18170814BD2A0DULL,0x0FD91B822C921273ULL,0x2311182A1A1616C4ULL,
0x278820111C903A0AULL,0x10C11A1C230B1267ULL,0x1FD60A621ABA1AE4ULL,0x0F73185315C813B2ULL,0x10431FD621591D45ULL,0x0F0C15E5108331CBULL,0x2E5027F24260245FULL,0x2DA0239819721A8CULL,
0x1BC821132E843C6BULL,0x119D2AF22A4E2B21ULL,0x2F001E4D2D0D0DACULL,0x1C6C0F3B1B6513F0ULL,0x29F01E1826FB1B30ULL,0x16E4256156E51F72ULL,0x23981FB91FBF19CAULL,0x21361AFB24C82DCFULL,
0x45C4139532861E7CULL,0x21DA2A0D185F1EE6ULL,0x222C1FA73BBC0F84ULL,0x221510F6183016CDULL,0x31E21D8C27361876ULL,0x2F5D1B531C901326ULL,0x0C9F11C404FE051CULL,0x338C07E4104511E3ULL,
0x033110B1095C0DA9ULL,0x21A10EAE120E040BULL,0x05B2272B06460F5CULL,0x05300F550DD1357CULL,0x3417187514820BC0ULL,0x163725BF12EB2414ULL,0x1D410AEB036F1340ULL,0x0BBE128A0B14230DULL,
0x03BC344E13290427ULL,0x03CF09D8054D11E7ULL,0x1F9208870B0A0F55ULL,0x08F618ED21E60F93ULL,0x137210410B4C05F6ULL,0x14400D3E0A280225ULL,0x07AF40A7015A0370ULL,0x03A701170E3A0AF9ULL,
0x2C3911E00B9E0975ULL,0x14300DD3081D02B3ULL,0x05721BEC2D50097FULL,0x14CB059114EE05A0ULL,0x04190ADE16CB0B8CULL,0x0B4E0C5D019C0C5DULL,0x2A68090914F605CBULL,0x09D213AD05381681ULL,
0x04BE08F413861382ULL,0x0C311B68153C17FDULL,0x012D09FD09E60B60ULL,0x08D706790DC20680ULL,0x074F0B04046108A6ULL,0x1E9A0E760F1E055FULL,0x0F2025F419B5239BULL,0x08F5171926FF1389ULL,
0x0F5717031CB80D17ULL,0x07C021971EC11A94ULL,0x0ABB1E2529DA11B7ULL,0x373611E61C5F055EULL,0x1592205619A42E7AULL,0x205F1D8007791448ULL,0x12D2065221080EE8ULL,0x04C217580F071E75ULL,
0x1F610F3F17EB139FULL,0x261817EF0D5A21DEULL,0x1424224019C71C25ULL,0x02F91005172B0D60ULL,0x2D1F0B12105A0C0CULL,0x21580C292D164532ULL,0x14D716AA296635A5ULL,0x13FC1CFF233E278EULL,
0x1AC509FE152B21E7ULL,0x14A607970E38228CULL,0x36A7230812700ECDULL,0x07A23F241E371758ULL,0x0F7B04FB0D9610B1ULL,0x306412C548EB17CCULL,0x144810AE08201A5FULL,0x0A6E181C30400E55ULL,
0x171907493CFC09CBULL,0x2A4E1B081A820EAEULL,0x2E2A1CBC231A1F1AULL,0x1A0E40F31EFF1E4DULL,0x0D090F3423F02D1FULL,0x278E0B980F793D9CULL,0x6F3D197807751155ULL,0x4553203E0D0B0A1BULL,
0x07BE2D04142F4484ULL,0x3B470AD620A6090AULL,0x3B5F1CD902EE140BULL,0x130110131ED90FE0ULL,0x305621841DA03C16ULL,0x1DA023D7389D3895ULL,0x320A23C7019231A3ULL,0x17EF087B060D2466ULL,
0x036D31542B87021CULL,0x12CE23090FC62B7FULL,0x1BFB180B293418C6ULL,0x2B971BDF1ECD1760ULL,0x186E03D3089C4327ULL,0x1A8217D31594031FULL,0x15B4209E0B13095DULL,0x04D9020E1DB419CFULL,
0x21D312F51CAA0391ULL,0x20071311084911E4ULL,0x15D81CD91B6C3A0AULL,0x224A1E46112D0BFEULL,0x029A294C190D5BE5ULL,0x0A4714F50597024EULL,0x19111BF332A11FE7ULL,0x0C292A622E71411BULL,
0x0CF012AE05AB1919ULL,0x1A0F170924F52778ULL,0x046C0BBC0B4B1EB9ULL,0x054E0BA4165E0C13ULL,0x1F2520FD06A20EC4ULL,0x1CBD09DC25840961ULL,0x13B10E7E44A52A1BULL,0x0E2F12E5112520D4ULL,
0x52FB2E5B16563CE4ULL,0x0FE52730217A2D6AULL,0x2BE42D6A230133A5ULL,0x2C5816521882296DULL,0x5E5614E42912243CULL,0x387250732B8031C3ULL,0x0FC80D2C1B8F0CD7ULL,0x1436610F187A2C50ULL,
0x26A3311533843464ULL,0x586E549A232253B2ULL,0x2F9F101B491F4134ULL,0x3F4A085D19CA1E2BULL,0x3827186D202A09D0ULL,0x1B6E455B6F664369ULL,0x39D72FE22E53218BULL,0x353C51D024EB3098ULL,
0x334143EE131349B4ULL,0x4C6E0BFD33182043ULL,0x2F1217B311AE216AULL,0x11994F061F461ACCULL,0x174F30130E501C0FULL,0x3D9247C23D1E0B54ULL,0x0CAF05001470327AULL,0x06892CD552FB15FAULL,
0x4B320DA41E401DD0ULL,0x1FEC21D613661EE2ULL,0x349633D723541AAFULL,0x379A1A321C281EC5ULL,0x20FE0C6D2C484BF9ULL,0x4C4C0C860E6113A9ULL,0x321F0851046E0B6EULL,0x02E6033E03870206ULL,
0x08B217CC04510AC8ULL,0x06610A2B298505D1ULL,0x13520DBD043509AEULL,0x038D0168095D0375ULL,0x198636AE0AE009E4ULL,0x05AD07D2061F086BULL,0x018F1E3B06EF1255ULL,0x05DD03AB02AE0F5CULL,
0x05E821C90F78023EULL,0x0501096C07A40BE1ULL,0x0CA5075B0BFB055DULL,0x02201B180CCF0444ULL,0x0A9202C805391686ULL,0x1D330B350AC10485ULL,0x143E154312F4070EULL,0x04DC04D720AC0E3CULL,
0x062C05F41C32022EULL,0x0B751C8C0A130914ULL,0x016C14EC29850595ULL,0x47430B3917AA1843ULL,0x0A32025218852BFDULL,0x10A6052306590264ULL,0x0D8433582CE904A2ULL,0x0C1717BB1FEA2714ULL,
0x06EA255703890786ULL,0x0B0F06A306E50CB3ULL,0x013E025A03E61812ULL,0x01350B1B10B402DAULL,0x144533B2063B018CULL,0x0F470CF21C01069AULL,0x21E30B0A363410CAULL,0x02106168EF360D56ULL,
0x22EA7F05052B1007ULL,0x320C63181D3F3A1DULL,0x1A1A1E2CFB053332ULL,0x0A31142134F055EAULL,0x05F925F9492418F0ULL,0x1F0611E1381E2602ULL,0xF01F0A20110AF0E6ULL,0x030BE20905EF0B11ULL,
0xFB050CF8DA4B3905ULL,0x0AC7142F212B1011ULL,0x2FF1FF3527C5F9D5ULL,0x231DFD2F0FEDF8D3ULL,0xEB0532E51F090D0BULL,0x281B0117FF2BF125ULL,0xFDCF0E1815EF0008ULL,0x0DE728120726F8F3ULL,
0xEAF8EC22F94BEDECULL,0x1004D11BF70204F0ULL,0x0B15EB2AF8E53225ULL,0x20AFFB3BCC01F1EEULL,0xF9EE06FBDBEC2D17ULL,0x0E01F51E14E3F2FFULL,0x1C4CECD81311E8F1ULL,0x25181DCD0115D006ULL,
0xFC12CDE5F6F922F5ULL,0xDAE4101204021002ULL,0x06200707D130F701ULL,0xEDEA08010A350740ULL,0xD701F221EE0AFFCCULL,0x1AC9C9E50208F61DULL,0x09F4119F1B70ECDCULL,0xEE2D2EDF162DF541ULL,
0x361F086AC57F59C7ULL,0x460D0FF54A771D4BULL,0xF9B1271227FDC82CULL,0xD04239F8F7F6723CULL,0xECDCFBE71B2D00E9ULL,0x23F4F8FC186503FEULL,0xBD38E9F213421659ULL,0x010B0416F9000BB8ULL,
0xD6181E2B204927D8ULL,0xFA160B3C031F071BULL,0x3D15115C030D1006ULL,0xF1390CFB2E2F0E16ULL,0xE01810FEF2D765EDULL,0x212413BFFE21111DULL,0xF4EE2F05FBD7DFD6ULL,0xCDFB0D01F7E0030BULL,
0xF61B14EEF7101307ULL,0xFEDD0FB9E2F4F405ULL,0xFFFBE1E805F05FEAULL,0xEF07DAC1F1FD07F0ULL,0xE8DCF7F303D7EBFBULL,0x14FF18EEDE0F0C00ULL,0xE3B3F023F3E928ECULL,0xF1F9FFFEE6E6E7F3ULL,
0xEEF00BF4F5FCFF24ULL,0xF6F21107EEF8E506ULL,0x4A19E5FCFE1703D7ULL,0xEEEF04F612C9E345ULL,0x14CC070CE71B1F0FULL,0x3611DD02E601FB05ULL,0xF9FE350550293200ULL,0xFFF111E7DF2A2814ULL,
0x15CF001E1A072CF6ULL,0x191403131C111636ULL,0xF00616022612112DULL,0xF4171D08E6DF1A0EULL,0x0307FF02114AFA03ULL,0x120308057F35F4F3ULL,0x1A3C2506E7EE1CEDULL,0x13F5F9FC02DDFEFCULL,
0x09DB05E21C27D30DULL,0x19F3E10F30E91B18ULL,0x14EBF72E1BF6DF06ULL,0x0440DC01D808E105ULL,0xFBE20DF6F0FF19F3ULL,0x45F7FF10012B1ADFULL,0xF3FD05F9F9F1FF09ULL,0x0EFF04FC0206F2E8ULL,
0x0CEC0A021C10FECAULL,0xF0D3F40908F32DF0ULL,0xFAF0F5FB45F7F800ULL,0xFD17FF0A0504F9F1ULL,0xF0ED09EDE8030CF2ULL,0x1BF5E8FD0B05E3E6ULL,0x0BF7FF13F3080405ULL,0xFE31FD04E708FD0CULL,
0xE7FEF6EF04FEF3FAULL,0xF1F323FD1E0CFEFDULL,0xFDFCF7100AF4EFFEULL,0xFEE9F5FBD2FEFD24ULL,0xE603F002040001E1ULL,0xFEF315F304E315E8ULL,0x1AEF1DE9212C0B19ULL,0x0807180A0A460A0BULL,
0xEC0A224521E50F13ULL,0x7801FAFB09233318ULL,0xE5E204EAF7D1FC1AULL,0x0D04CBF615F32412ULL,0x0A07FAEC0F11FD11ULL,0x04E70DE60C1C031CULL,0x0A1D07EC02080905ULL,0xDBFFF321010E0AD3ULL,
0xEC07EA11CD0020F4ULL,0x2BFC017F1D0CE906ULL,0xF50B282A2EEA13E5ULL,0xD71BF3F0111AE60FULL,0x0001F2FDF6E00BFEULL,0x22F3F91D05F9E2FAULL,0xE5F80CFF0A01F9E8ULL,0xE9F1EBF5F509120CULL,
0xE8FEB8CEFD2CF714ULL,0xE505F4C8E0F31105ULL,0xD8F6041A1AF4EAFDULL,0x0006FE04FEFBF8FCULL,0xFF05E5120F05EB0DULL,0x00F80AFD0AF610F1ULL,0xD8EFF7FAE505EEE4ULL,0xFCFB06DC03030A00ULL,
0x010505EEEA1A04FFULL,0xFDE708F6FBD9F60EULL,0x0504E0ED1FFDF2FFULL,0x041406FEEF0B0A0FULL,0x0DDCEE0E07121309ULL,0x0BF82006F7FBC6FFULL,0x2109F5F83118F8F1ULL,0xE8F612F8F6191DECULL,
0x122EEE7F2100E4EEULL,0x16F2F717E930FF00ULL,0x020107141A0E152AULL,0xF61610FEFD001D00ULL,0xFFF5050AF114F8D9ULL,0x040DF8F53F10E926ULL,0x2130F3090312FAFBULL,0x062908FC0201F1FDULL,
0xFF10080008031E00ULL,0xF50213150106FEFEULL,0x00E8131D0EEEFC04ULL,0x123208FD05F4FCFDULL,0xFBFC0E00FAF8FE04ULL,0x21F8FA01EE07F4F1ULL,0x020B0CF900FFF90AULL,0x1BFCFEF801FFFFF5ULL,
0xFF10F6FFF5FD080DULL,0xFDFDFA0AF70106FAULL,0xF9FE03DB00F8FCFDULL,0x000007F801FD0EFDULL,0x07F5F90202F7F6FEULL,0xFEFC01F0EE0704FFULL,0x040C0302030608FDULL,0xFAFD010CF1FA09FDULL,
0x01EE01F302F7FBFDULL,0x05000E030401F4EFULL,0xEDFFFEFEC7FDFC06ULL,0x0DFE00FBFD01FEFBULL,0x050702F8ECF3FA04ULL,0x09FF00FB0205050AULL,0xFB0015B5FF2E1215ULL,0x70310EDC3C1E1F08ULL,
0x080A1610ED1F1A95ULL,0x2A0A2702140D022CULL,0x1C29FF030A18F003ULL,0xEAEB22F419FF04E6ULL,0xDD0029302C04FDEAULL,0x1510FF40067F16F7ULL,0x2708EA0E04F8E714ULL,0x1310E70615F5F6EDULL,
0xFB302B080D13FE2FULL,0x1F060B1EC632F53DULL,0xF6F0211A11173117ULL,0x07FADA010CFEFB12ULL,0x0317F61042F7FD23ULL,0xFC290E04D2F6EE20ULL,0x10F4372204E2E62DULL,0x0AFE1FF6F04015E7ULL,
0x28EFF5F2F20400DBULL,0x1DEC18E9ECD70E04ULL,0x0AE4FBFE00D0E11CULL,0x02E8DD030106F8EDULL,0xF8E1E860E3F14404ULL,0x141FF0F7EF21050EULL,0x0607F00E26FD02FDULL,0x0D022B29F8F11BFCULL,
0x04FF03E6E41F0D2BULL,0x096404FE06EEDF08ULL,0x0C0BE90E2312CDF9ULL,0xF2E0FC2C1C37E900ULL,0x001E16F80A1307F0ULL,0xF411FF09F909B302ULL,0xFD150C04FC090D09ULL,0x1303F0080909F606ULL,
0x0604DC0A05F9F105ULL,0x05F906F6010304EFULL,0xEEF0FFFDFFF7F3FCULL,0xFA0413020DF6F903ULL,0x040011FE0403FEF9ULL,0xF1F905EFFD0EEAFEULL,0x011701FD050201FBULL,0xFFF408FAFEFEEEF2ULL,
0xED020BF905FF040BULL,0x05F90D130209F411ULL,0x04001906FBF1E808ULL,0x7FFD0800F202FB11ULL,0x18F9FFF72302FAD3ULL,0xF40704070EFC0819ULL,0xFCF703FCF6070606ULL,0x04F40805FDFCF0F9ULL,
0xFFF4FBF7FC01FE04ULL,0x0305FDF8F5FB00FCULL,0x04F6F7FBFCFF0301ULL,0xFF0005F407F1F3F9ULL,0xFBFBF9FE03000D05ULL,0xFCFFFEFCFEF9FEFCULL,0x03F800FD03FFF803ULL,0xFD02EE03F80209F4ULL,
0xFBF9F5071810FD00ULL,0x080B030300FA07FAULL,0x0DFBF8F70502F1F5ULL,0xF2FDF8F309F0FF08ULL,0x0706FEF8FAF9FDFBULL,0x01E6F304F7F006FDULL,0xCFDEBFF5E87F0809ULL,0x1A140CBE3C2007BEULL,
0x1CE109FF153D17F3ULL,0xF9ED3FF2B6EA990DULL,0x0F2DD9DBE7FF16F3ULL,0x4ED3FDB9EB05F0C9ULL,0xFD0B3E0F1E331AFAULL,0x2502440F0B280BE2ULL,0xF4E91EF5E6EBEAC7ULL,0xDE10C1DFF8DF18EBULL,
0x15DA47E7D2E8C719ULL,0x1FE11C28ED2C0D0EULL,0x46FB0D031EFB10D8ULL,0x0AEDA9B60A15F81CULL,0x3314E839C1053105ULL,0xD9E51DC1E9DCE955ULL,0xEE1A1A162BB6CD0CULL,0x3DE6CC00E503FCF3ULL,
0xFE1B05FFDE0804E5ULL,0xFAB511130EE9D0DBULL,0x02F0FF0FDEF5002DULL,0x04E8E8ECDAEDE3E9ULL,0xF50DECFEE5D0EBE0ULL,0x02F1171F02EDF1E6ULL,0xE50CDF08DBDBE809ULL,0xDCE4EFFBF4E0DA0FULL,
0xF7DDF8EAFE50115DULL,0xDDEDE717200816FBULL,0x0CF40C07D3FBFA07ULL,0xDC34FE0EE4F8EBDDULL,0xC1E2B6110D07DFD9ULL,0xCF0712D9E20BFEEDULL,0x0D1B062306D52023ULL,0xDED354082D30EFDDULL,
0xC33AE30CE4E2401EULL,0xCC0FD01D02220031ULL,0x040C1F1F3D520E12ULL,0xD702F31116D54EFEULL,0x14F510CACA1D2146ULL,0x16172AE07F091726ULL,0xE403EBED1E0A0DF9ULL,0x09320D16DBE8D5D7ULL,
0xD71422FC140E4F23ULL,0x061DC83819C835FFULL,0x6A0CF0EBE5E816CDULL,0x69C505FFD7122DCDULL,0xBAE0DA270FE31525ULL,0x0E0C0C0FE91EE32EULL,0x0DD9E7E1D005170FULL,0xB0F710F0DD1CEDEDULL,
0xF3CFE50E1411E122ULL,0xEE11DDCE1417040BULL,0xBCECFBC11602F6CFULL,0xDFF511E8FCE30900ULL,0xB8151AED020F0D04ULL,0xE0F2D526DBF5F4E6ULL,0xF120ECEEF903F9CEULL,0x0E0EFCEAF4EEEAF7ULL,
0xC70FF211F5E5D6FBULL,0x0B1D0EDBF3D10EF6ULL,0xC7FFDCEFF204EB0BULL,0x07E3F6FD071E090FULL,0x00DC0FCEEFF10002ULL,0x16D40421F4C80107ULL,0xE4D706C8D90ED9EDULL,0x0000C50FC686200AULL,
0x05C8FFD21413CE9FULL,0xF9B7134506AAEA09ULL,0xFCABBDB7C2C2C2AAULL,0x12F31EE7CFFCC1FEULL,0xB19FFFFFF699DDCFULL,0xDAD2AAF6CFE1DFCAULL,0x12BAE607BFB1CDD0ULL,0xDB83CCBF18D604F7ULL,
0xF1D3D5D2D1CFC6BBULL,0x8FDD12BEC8FAD1DFULL,0xAE812D03FEF7D9F8ULL,0xF111DDE50B97B907ULL,0xFE0802B2EF1BB9E4ULL,0xF7AFCEDAD2D9EA2AULL,0xB2F105E10101A7DCULL,0xF0D828E907DDE8CDULL,
0xE01AD2CBE1C5F5DDULL,0xDCDDE704D3C5E5C9ULL,0x0DB6E8F4BCDFE9F1ULL,0x10D5C805F3EBD087ULL,0xE4E1B307C2E5D3CEULL,0xD8E4D1D4FFC2C1EFULL,0xE3C0D9F7E501E700ULL,0x9A16E9E1E2EB0FE5ULL,
0xF0D7C4E4D7EE03E3ULL,0xA8D3E601DF05DCEEULL,0x02DFFEE2F8DDC2AAULL,0xF5F1DBD131CDE2D5ULL,0xDD0DD61CE9DECB06ULL,0xDB05C7C5C810F2ADULL,0x07FF02FF01F70100ULL,0xFE00FC00FF070802ULL,
0x0F030016FF0C2202ULL,0x0EFAFC00100201FDULL,0xFAFF00FC00FEFD1EULL,0x0204010108030C02ULL,0xFCFF08FEFF0101FFULL,0xFD12FC0002CFE6E7ULL,0xF217FF0301FCFEFAULL,0xFE00000101FFF9F0ULL,
0x1204000404F104FEULL,0x05FFFC07FC0400FDULL,0xFE057F0D00000DFDULL,0x0012F600FCFEFB0CULL,0x01FEF80122FD0F03ULL,0xFA00FEFA06F60100ULL,0x00FFFFFBFD020700ULL,0xFE01FF0700F90004ULL,
0xECFF04FA0102FFFBULL,0x000000000001F70CULL,0x0A0800FDFFFE0000ULL,0x00021AFF00FF0000ULL,0xFF000B00FF010000ULL,0xFE0006FB04FD0002ULL,0xFEF600FCFB060108ULL,0x0000FDFC01FDFDF8ULL,
0xFB0E0C00FE00FFEEULL,0x02FFFECAFBFFFDFAULL,0xFEFE080CFEFE09FDULL,0x00F0FFFE00FE0011ULL,0x0AF1F6000306F1FDULL,0x01FFFF1504FA04FFULL,0xF70AFFFE013306FFULL,0xFCFFFE23FF0002FFULL,
0x0000031500EB32E8ULL,0x4335FD05FAFCFFFAULL,0xFCFF0C00F9EF0242ULL,0xFDF60001010000FEULL,0x03BFFCFFFFF90004ULL,0x2116FE81FF05FF0AULL,0x0936ED0003000AFCULL,0xEE1C04F006020010ULL,
0x3AE7D5F60000E5FFULL,0xFEF50505E70101FEULL,0xF90000FFFEF0FFFFULL,0xFF3A0BDFFE02FF1AULL,0xF402010039FFF9F4ULL,0xFBF902FFE909FE00ULL,0xFDFF0401DA0003FCULL,0x010001FDFC0000E9ULL,
0xFD00E4FC000400F6ULL,0xF2FCDBFA12FC01FEULL,0xF6EEFF02FE01F104ULL,0xFFE9DE020900FB04ULL,0xFFFC0001FFF3FCEBULL,0x00FB0000FAF80002ULL,0x0005FE1700FF00FFULL,0x1F21F904F9F50102ULL,
0xF7FF01ECCDFFF6EFULL,0xDEF6DB00EDFA04FDULL,0xFBFE0003FA181DFFULL,0xFB000031F8FD1F00ULL,0x00FF0AF2FEFDFEC6ULL,0x01D70101FF020108ULL,0x163B163B22B821F6ULL,0x2B412F1935273F33ULL,
0x21342E6E227A255AULL,0x209131E22842459EULL,0x21441F542BB54A95ULL,0x376C422A172C172CULL,0x243327CD2DD3341FULL,0x28BE413220062B58ULL,0x2E304DD9225B37F7ULL,0x1865186520911E73ULL,
0x2E9D367438D843DCULL,0x1FFE29B6257129DCULL,0x25813A3C2E863DF5ULL,0x1D8B1E8632014F8BULL,0x3A06464826712669ULL,0x261B2E572FB43A7AULL,0x34463A351F9A2959ULL,0x339B4F2E273A3A99ULL,
0x29602959176D1EBDULL,0x33103EB73B914940ULL,0x1E92297F286833F1ULL,0x283A3C9936D139DFULL,0x1CD51FDF39164EC2ULL,0x49CB4BCB28EC28E4ULL,0x2E4F3FA035C24468ULL,0x32A33A6323D62E8DULL,
0x3645514D21993854ULL,0x0000000000000000ULL,0xFF5E8936FF5D05C3ULL,0xFF83D6CDFF83E290ULL,0xFF5EADDCFF60DC1DULL,0xFF66EFA0FF5E7950ULL,0xFF63FB6DFF5FCA0BULL,0xFF60C6EDFF5F6A7DULL,
0xFF5E6993FF5F2959ULL,0xFF64A768FF5E6CA6ULL,0xFF60C79AFF616AADULL,0xFF61B65AFF5E4829ULL,0xFFAB4100FFAA85A4ULL,0xFF603E89FF6B95D0ULL,0xFF643F97FF52E99DULL,0xFF5FC5A2FF5376B5ULL,
0xFF60FC53FF56692DULL,0xFF680A8BFF5DCFA0ULL,0xFF65A01EFF66682DULL,0xFF64AF08FF5ECBC7ULL,0xFF1C5573FFF2E83AULL,0x006A5BE0007DCFA6ULL,0xFFD1B2BB02066F48ULL,0x002738AE00AE172BULL,
0x01334C2200D9076BULL,0x02AC038900782D36ULL,0x01B21944011C2A1EULL,0x011CE04200A498F6ULL,0x00A7007900136B2AULL,0x00A89E1B00E1EC4EULL,0x00F158330242B057ULL,0x00D5A2580097D948ULL,
0x00DB2179008B9A65ULL,0x00BEB1A500D0A9DDULL,0x00C01F720103F75CULL,0x00E657DC00D5305FULL,0x0221451402623DE1ULL,0x021AB57B01A1DE8DULL,0x01EBA5E7017A6CCFULL,0x01F75A7A01889868ULL,
0x0157781101F0288AULL,0x01A14AE201B541A6ULL,0x011C375C012FC9F8ULL,0x023553850175A629ULL,0x00EFD425022989ECULL,0x02CE824F0223EA15ULL,0x02084E5F0191792CULL,0x01CDCA7500859808ULL,
0x021700E401CA35F4ULL,0x02FAB09B031E7F75ULL,0x0260389401DA46CFULL,0x020181D402B69A92ULL,0x033C062D03C10F33ULL,0x038B73C903A61BE9ULL,0x037052A604644DA5ULL,0x03C1487503F6B728ULL,
0x03D14D7C04013FB2ULL,0x02E6F76A045453D9ULL,0x0426C71D03CE967FULL,0x0380382004071BE0ULL,0x03C680C7037BFA31ULL,0x03E2ABD00392925AULL,0x03849E1A0429B6A8ULL,0x03B40B8B02706821ULL,
0x039CC89E0335559EULL,0x01505A4A036BFD71ULL,0x039FFD7B039BFC85ULL,0x03C73AE203C36F74ULL,0x0022F572FF9D44FFULL,0x0035FB8400487604ULL,0x0082F2FD00606D17ULL,0x0063E1B6FFB6ED94ULL,
0x00713C4AFF97B0ABULL,0xFFFBD3AB0065F62BULL,0x00B188C3FF76098DULL,0x00154EA7000B7F29ULL,0x0148BE03FF17E778ULL,0x003C9F9B0006F955ULL,0xFFC72FF6FFDCCC0BULL,0xFFE87AD5FE9CFCB5ULL,
0x00066A79FFDA73ADULL,0xFEBD9699FFA42684ULL,0x0000E75DFFF8B534ULL,0x0039E925FF9BF83CULL,0x02A39C290396604BULL,0x035A1AF302336FD5ULL,0x03BB27A7039B8206ULL,0x02AAA2B6031AEEACULL,
0x02C041FC03A58114ULL,0x0339330803001D47ULL,0x02447568026B6699ULL,0x02E00E9C02F4D8E0ULL,0x02D9FB42033D6356ULL,0x0310908602FC25D1ULL,0x032C43F60341558BULL,0x00D0B6FE028C4460ULL,
0x03220313030290F2ULL,0x027A0F300300B4DFULL,0x03315F880326FA87ULL,0x03258784039BB886ULL,0x00197691022B5843ULL,0x00197691FF9C37E9ULL,0xFFB91EFCFFA5DA45ULL,0xFF0BB48A00365DA4ULL,
0xFEF86FD3FE37C0A9ULL,0x01744B7500400000ULL,0x01E7E7C10187902CULL,0x0019769100A05794ULL,0x011D963CFFE94AC6ULL,0xFB787485000FD435ULL,0xFF75AE7AFF7F50D6ULL,0xFF58C76700A05794ULL,
0xFF1556E6FFE94AC6ULL,0xFF88F332FEEECD77ULL,0x01441FAB00400000ULL,0xFFC2C158FFF2ED22ULL,0xFFF7B182FF2F0847ULL,0xFE9D18D6FF9C7BDCULL,0x018903F8FEAF56C5ULL,0xFED3D2A1FFE57394ULL,
0xFD1E044FFF2F0847ULL,0xFFAEB9CAFEAF56C5ULL,0xFE8ADAE8FED3D2A1ULL,0xFC8C14DE0009EF70ULL,0xFB1F3E440884B91DULL,0xFDE6AD8A00776305ULL,0xFFAEB9CA0164881CULL,0xFED3D2A1FE9D18D6ULL,
0xFEAF56C5FDF8EB78ULL,0xFF0A8C6BFE8ADAE8ULL,0xFF2F0847F8459110ULL,0xFE8ADAE8FE9D18D6ULL,0xFB128D3BFB6C5384ULL,0xFE4DC28EFBF96688ULL,0xFC99B653FB1F606AULL,0xFC1FE015FB5916BDULL,
0xFCB9C648FD607FAAULL,0xFD406FB5FD5A1613ULL,0xFC800FF5FCD36CA6ULL,0xFB25CA02FEB45C06ULL,0xFDD3EC51FD6D52D9ULL,0xFC398673FD53AC7BULL,0xFB6C5384FC800FF5ULL,0xF9319DDBFA1EE0C0ULL,
0xFDA7092CFDF3FC46ULL,0xFD138C91FD004FCAULL,0xFC86798CFB128D3BULL,0xFDE72917FE274902ULL,0x0534324406198E82ULL,0x058A34DB0606717DULL,0x06231D0506231D05ULL,0x06A8E82906100000ULL,
0x06B276AC058A34DBULL,0x0593C35E05343244ULL,0x0593C35E06231D05ULL,0x05B06EE605D6A8F0ULL,0x0606717D069F59A6ULL,0x05C38BEB06363A0AULL,0x0606717D05474F49ULL,0x05E9C5F505FCE2FAULL,
0x06C593B1056D8953ULL,0x05E0377305FCE2FAULL,0x05B06EE605B9FD68ULL,0x01656A3B01524D36ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0xEDD9FFFF1A1CE8F1ULL,0x0206E9FF1EF7143EULL,0xFCFEEE044BFBF1EFULL,0xFBFC1AFF06030807ULL,
0x170901FBFEF811C1ULL,0x3802F9FE0E01F40CULL,0x7FFE130AF0E50613ULL,0xF612F713F2120F19ULL,0xF0C7E4ED06FEEB0AULL,0x0805FFFFFB05FB0EULL,0x03F4FAF90BF1FDFCULL,0xFB0DF200122CFCF3ULL,
0xC6F0EFFF041EFAEEULL,0xCDFCF0F3010A05FFULL,0xFCF2F8DD11F400F7ULL,0xFDF804F8F3F01DECULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x30191BCB4B3E39AEULL,0x5350505311E32A64ULL,0x279B1D32248D4814ULL,0x56EC64D512FD5E3CULL,
0x280224BB2B7C5E3CULL,0x40AE18AC5502259AULL,0x1F0128C43F132C4FULL,0x31A84C2E69616DEDULL,0x06C115C911100BCAULL,0x0C7508CB0E271AA2ULL,0x198B3EE50F1412F5ULL,0x14DD0DD40C700C8CULL,
0x12D50E9C183A0CE5ULL,0x1BDC0D3D197F0B7DULL,0x0C42218B1AAE10AFULL,0x1633117112441C76ULL,0x3AFE1D3B22011DE2ULL,0x35FE253145462225ULL,0x39E63CD322E75F4DULL,0x300A20081ECC0CD6ULL,
0x4BA619BF399E0B11ULL,0x4F742C0F324B4372ULL,0x29D771B03CAF3BFAULL,0x5071381151011348ULL,0x4D0F1E6032F66405ULL,0x30FD45A12D427CE3ULL,0x4FCE6496654A16EDULL,0x46E5274541673106ULL,
0x3F0222846996379CULL,0x65C85CA0434E7A11ULL,0x4667765669F06779ULL,0x4A8655CB1CE655EFULL,0x11D210CB1AE716C8ULL,0x35DD24EA126D3E8AULL,0x26881C9934A71C9CULL,0x19250C940CB04B72ULL,
0x46591E5E214F3309ULL,0x20AF510B3F021BD1ULL,0x142B12DD32020FFCULL,0x20BF1CD01D5C2E47ULL,0x117A0E6C0F1107D2ULL,0x15AD0E2429EC1939ULL,0x20880D2C16BC1413ULL,0x287E1B0A14070E2EULL,
0x0EA83301134013D7ULL,0x0D461959120E1C49ULL,0x0EF30C96131C14FEULL,0x1AC71E1B0AE11F91ULL,0x460E252E22533DC3ULL,0x429136EC1BD82480ULL,0x0E062ABB10811EC5ULL,0x134B109C35102EACULL,
0x29712DFE11CC2500ULL,0x15952B463F933703ULL,0x20440FAE152C1768ULL,0x2D05279B140D1977ULL,0x33291C924141475FULL,0x390D349C2B8C2214ULL,0x16094782170832B5ULL,0x36271629349C2AE4ULL,
0x133F2D5C4D7111F8ULL,0x256E165D1E3F15C6ULL,0x185525573F71170EULL,0x1FB844D52B124379ULL,0x231C0CE530A83851ULL,0x32D51BD8127A1E6BULL,0x1A411606531D29A4ULL,0x17980FAC0A91439FULL,
0x24C9147F1FE85A1CULL,0x20B436641D900FDFULL,0x0D2312441B6217C3ULL,0x17831985165C472EULL,0x3F6F0F8620BE0748ULL,0x26B6129D23671BCDULL,0x4D2B1EFC0F942AF6ULL,0x25AF16BC27770BEFULL,
0x0C8D16B723071204ULL,0x104F0D760BC41C03ULL,0x20181FC818B413BBULL,0x13D321CA07BC20F9ULL,0x208456E617311BF4ULL,0x200918203E0A1227ULL,0x342C5E791AAC0D3CULL,0x13191D43636F43CDULL,
0x3217445621B04293ULL,0x230C498232771056ULL,0x417421D2436E3788ULL,0x0DF713CE1F2E2E2CULL,0x1A8D26F121433CB5ULL,0x3663232E24C82A70ULL,0x16C019683CA71887ULL,0x2F2850B632A026F8ULL,
0x564212DC28702A54ULL,0x648E1F3546A145E2ULL,0x3CEC47014A784B2AULL,0x78FD0F203AF2268BULL,0x1F2F1EF025D9342EULL,0x2F932CF236822114ULL,0x4C1328B82145147BULL,0x1905242B2DC913C4ULL,
0x2D4C28FE341955AAULL,0x0EA856CE3B7112ABULL,0x0FA21EB92F47679AULL,0x1208264117235B92ULL,0x13701D0B28880AC5ULL,0x3C3344DE25D22E0FULL,0x330B12B517425077ULL,0x45F416FD2AF111E5ULL,
0x11384918412116ECULL,0x22F320600E8C2EC3ULL,0x2EAE2F393F731AD9ULL,0x0AE11EC71888383EULL,0x24BA10261BDB432BULL,0x1C1E33323DA338E7ULL,0x0AF60FCF540623B5ULL,0x1933212411092AE0ULL,
0x0B5F1E2812A61B80ULL,0x10021A2C1C844A06ULL,0x47A3414F2EC51CF0ULL,0x255E123024042300ULL,0x30024E681A8719D1ULL,0x2AB80ECD162B1922ULL,0x10F232661C572064ULL,0x366D1BB9159521A6ULL,
0x2EAE1C791C24245FULL,0x291030A11232148EULL,0x4DF7197C2BC80FF6ULL,0x43140FFC3C380EA0ULL,0x17C40C9647B221D6ULL,0x19DF194F1ECD3328ULL,0x1A770B83312B1250ULL,0x3426210109A95CCEULL,
0x22D417B925C11E1AULL,0x068010DD130A34DFULL,0x1BCB24A71FC435AEULL,0x11FA1F5D2DEB253FULL,0x0EBE150731DE0674ULL,0x16F91AFD0C6F4495ULL,0x3E2318B112EB1616ULL,0x558E30CB1E2F1D5AULL,
0x0EE70DAB7CD01E4AULL,0x1B3012681042238EULL,0x23D92EFE3BC61E6DULL,0x213E1F4224553D70ULL,0x20DF25CF1C231E69ULL,0x28832E4A3660158BULL,0x2F4B2F5E73C22E4AULL,0x1226210523E920FCULL,
0x268924522190269CULL,0x2D5B28D92EBC1D46ULL,0x2FA13D3C21941EBAULL,0x1DCC1FA41D4B24FDULL,0x305637C11BBF342DULL,0x37283F6539222705ULL,0x1AFC366026463E76ULL,0x2A864227217325CFULL,
0x32204B2C28CF2DB1ULL,0x39A83A40329C4155ULL,0x207112771A8E2312ULL,0x52E3389326501ADFULL,0xFE99E2FEFDB421BBULL,0xFE1A3EBCFF477AB4ULL,0xFE7625A4FF7FA441ULL,0xFEA93425FC77949CULL,
0xFEE15DB2FF000000ULL,0xFE5C9E63FF661D01ULL,0xFE298FE3FF198740ULL,0xFF0F5126FF9E468FULL,0xFF28D867FE1F59C9ULL,0xFF0A3619FEC7D672ULL,0xFE94C7F1FE33C5FCULL,0xFEC7D672FE805BBEULL,
0xFF051B0CFE00B77CULL,0xFFC203E9FF28D867ULL,0xFFE5C143FE9EFE0BULL,0xFEA41918FEC7D672ULL,0x070F2B1630250B23ULL,0x120E2A2F0D2B3B23ULL,0x3E0908010638081FULL,0x290D081A44261915ULL,
0x08F1151D0F29F431ULL,0xF050192A1AF520F6ULL,0x181523201C3211F7ULL,0xEE0D1E0C2D0C0D01ULL,0x362B110A001219F8ULL,0x1B2E1DE7CAE61C0AULL,0xCF241D27060FDAEFULL,0x2FF60000EA201743ULL,
0xDDF2EF20F1E50DF5ULL,0x18ECFEE309191507ULL,0xE9032DC7FA17FCD7ULL,0xF813250C810602F9ULL,0xFA0A30F0446C41FBULL,0x272157B0B8207F61ULL,0x55E42B2DF417FD17ULL,0x2910B3EF2738FE54ULL,
0x850CC5241309F674ULL,0xF234CD530F025208ULL,0xFBFA09D55E5261EEULL,0x1AB028F75C022FE6ULL,0xBAEC054B0810F87AULL,0x13F10537E7F6F9D2ULL,0x2E55F6F4B861FCE2ULL,0x47E4C412DF02B921ULL,
0x4CEB2635EE10152AULL,0x2BEEFC31FE18F4D5ULL,0xF4E03703F8E1E0DBULL,0xDAE042C9DBFFCD01ULL,0x1C2228E77F3A1AEBULL,0x12EC42120F3A4C3AULL,0x3DFC1174E509DE0EULL,0x2B122914340C3142ULL,
0x09F526A8400B0729ULL,0x02FE05360D0C2816ULL,0x1204011154291EFEULL,0xC01507EE43EC12F9ULL,0xEA170132C103FDE1ULL,0xB4F0EEEE26101F10ULL,0x0634F9DEF430F40FULL,0x57DEEC08E0190008ULL,
0x171E4D2DF4021D16ULL,0xC9EE01EDDE000805ULL,0xDCFB28D4CFF025FEULL,0xFB031105F810FC02ULL,0xCBE920E82E7F1AF4ULL,0x45003D10F2563631ULL,0x36F3D042F82CFCD0ULL,0x37FE09456918214FULL,
0x1000DB29E909066FULL,0xDD1AF25F0FE635FDULL,0x2A0946140F2C14CBULL,0x215159F145FDD412ULL,0xF0BB1B4D0E27E6F6ULL,0x2820E011032BDD03ULL,0x0E4ACD0CF0A909E0ULL,0x42FE1328F50C091DULL,
0x07C5111EFE28D9DAULL,0x34E5EF36E9F7D9F6ULL,0xF3F5F31AF5C9DFF4ULL,0xCDE50A20081FF909ULL,0x06FB1E02342907FAULL,0x10FC0CFDF83F4421ULL,0xFDFEEA20F317FD0CULL,0x0419D4034DD7D836ULL,
0xF4FD00F811DC7F04ULL,0x23150526FE0705FFULL,0x0900FE191D340E07ULL,0x0F0C37FCEE0401E1ULL,0xFC00FC0504ED0209ULL,0x0D060203051A0800ULL,0xFE27121BFB0B0F29ULL,0x2CFE01DDFCD0FEF9ULL,
0x22F5F0F3EBD80101ULL,0x1411000700EF00F7ULL,0xF9FF0D20FA04031DULL,0x1113FF0405DA00E9ULL,0x00F90A00FF07FDF6ULL,0x0001E0FE01020000ULL,0x0800FE030001FC02ULL,0x020001FF007FFFFFULL,
0x000303FA00000510ULL,0x000104FF02FCFD01ULL,0x0004FF00000700FFULL,0x0004FFF905000000ULL,0x0805FFFE0001FD04ULL,0x0102F6FF0000FE03ULL,0x01FF000DFAF00800ULL,0xFF00FA0306FFFF00ULL,
0x05FE000001E9FE00ULL,0x100500FE01F1F0FDULL,0x0303140102FE0600ULL,0xFE0B00FF00F7100FULL,0xE3041903000603F5ULL,0x05ED00F0F301FF01ULL,0x0181023305030D01ULL,0x0401FD030100FB00ULL,
0xF7F1090001FDE300ULL,0x03FD080002010001ULL,0xF90000E5010DFCDDULL,0x00FCDC13E908DB01ULL,0xFDE50200FA01FF00ULL,0xFC0100090D0800E5ULL,0x00F8FC000A0000FCULL,0xFCF515180CDE0700ULL,
0x0100010000000105ULL,0xFE040001E3000EFFULL,0x030002FE1C1AE300ULL,0xFB0000E90000591BULL,0x0000F00000000000ULL,0x00000000F0000000ULL,0xF00000000000F000ULL,0x0000F00000000000ULL,
0x00000000F0000000ULL,0xF20000000000F100ULL,0x0000F30000000000ULL,0x00000000E2CD4666ULL,0x6800000000006700ULL,0x0000690000000000ULL,0x000000006A000000ULL,0x6C00000000006B00ULL,
0x00006D0000000000ULL,0x000000006E000000ULL,0x0000040000000000ULL,0x0000000004000000ULL,0x0600000000000500ULL,0x0000080000000000ULL,0x0000000009000000ULL,0x0B00000000000A00ULL,
0x00000C0000000000ULL,0x00000000E7664C44ULL,0x7800000000007600ULL,0x0000790000000000ULL,0x000000007A000000ULL,0x7C00000000007B00ULL,0x00007E0000000000ULL,0x000000007F000000ULL,
0x0000EF0000000000ULL,0x00000000EF000000ULL,0xF18000000000F000ULL,0x0000F28000000000ULL,0x00000000F3800000ULL,0xF60000000000F480ULL,0x0000F70000000000ULL,0x00000000AF5D48BAULL,
0x3900000000003780ULL,0x00003A0000000000ULL,0x000000003B000000ULL,0x3D80000000003C80ULL,0x00003E8000000000ULL,0x000000003F800000ULL,0x0000C60000000000ULL,0x00000000C6000000ULL,
0xC60000000000C600ULL,0x0000C60000000000ULL,0x00000000C6000000ULL,0xC60000000000C600ULL,0x0000C60000000000ULL,0x00000000E4574DAAULL,0x7700000000007600ULL,0x0000780000000000ULL,
0x000000007A000000ULL,0x7C00000000007B00ULL,0x00007D0000000000ULL,0x000000007E000000ULL,0x0000610000000000ULL,0x0000000061000000ULL,0x6100000000006100ULL,0x0000610000000000ULL,
0x0000000061000000ULL,0x6100000000006100ULL,0x0000610000000000ULL,0x0000000057B527A5ULL,0x7D00000000007D00ULL,0x00007D0000000000ULL,0x000000007E000000ULL,0x7E00000000007E00ULL,
0x00007F0000000000ULL,0x000000007F000000ULL,0x0000100000000000ULL,0x0000000010000000ULL,0x1200000000001100ULL,0x0000120000000000ULL,0x0000000013000000ULL,0x1500000000001400ULL,
0x0000160000000000ULL,0x0000000016936928ULL,0x7A00000000007900ULL,0x00007B0000000000ULL,0x000000007C000000ULL,0x7D00000000007C00ULL,0x00007E0000000000ULL,0x000000007F000000ULL,
0x0000E30000000000ULL,0x00000000E3000000ULL,0xE40000000000E300ULL,0x0000E60000000000ULL,0x00000000E7000000ULL,0xEA0000000000E800ULL,0x0000EB0000000000ULL,0x00000000D7265447ULL,
0x7600000000007500ULL,0x0000780000000000ULL,0x0000000079000000ULL,0x7C00000000007A00ULL,0x00007D0000000000ULL,0x000000007E000000ULL,0x0000E70000000000ULL,0x00000000E7000000ULL,
0xE80000000000E700ULL,0x0000E90000000000ULL,0x00000000EB000000ULL,0xED0000000000EC00ULL,0x0000EE0000000000ULL,0x00000000E5CC4CE8ULL,0x7700000000007600ULL,0x0000780000000000ULL,
0x000000007A000000ULL,0x7C00000000007B00ULL,0x00007D0000000000ULL,0x000000007E000000ULL,0x0000DE0000000000ULL,0x00000000DE000000ULL,0xDE0000000000DE00ULL,0x0000DE0000000000ULL,
0x00000000DF000000ULL,0xE10000000000E000ULL,0x0000E30000000000ULL,0x00000000ED0349E7ULL,0x7900000000007800ULL,0x00007A0000000000ULL,0x000000007B000000ULL,0x7D00000000007C00ULL,
0x00007F0000000000ULL,0x000000007F000000ULL,0x0000CA0000000000ULL,0x00000000CA000000ULL,0xCA0000000000CA00ULL,0x0000CA0000000000ULL,0x00000000CA000000ULL,0xCD0000000000CB00ULL,
0x0000CE0000000000ULL,0x00000000C41E5E1EULL,0x7600000000007500ULL,0x0000780000000000ULL,0x0000000079000000ULL,0x7C00000000007A00ULL,0x00007D0000000000ULL,0x000000007F000000ULL,
0x0000DF0000000000ULL,0x00000000DF000000ULL,0xDF0000000000DF00ULL,0x0000DF0000000000ULL,0x00000000DF000000ULL,0xDF0000000000DF00ULL,0x0000E00000000000ULL,0x00000000CB485A25ULL,
0x7600000000007400ULL,0x0000770000000000ULL,0x0000000079000000ULL,0x7B00000000007A00ULL,0x00007D0000000000ULL,0x000000007E000000ULL,0x0000CE0000000000ULL,0x00000000CE000000ULL,
0xCF0000000000CE00ULL,0x0000D10000000000ULL,0x00000000D2000000ULL,0xD50000000000D300ULL,0x0000D60000000000ULL,0x00000000D73C5472ULL,0x7700000000007600ULL,0x0000780000000000ULL,
0x000000007A000000ULL,0x7C00000000007B00ULL,0x00007D0000000000ULL,0x000000007F000000ULL,0x0000D50000000000ULL,0x00000000D5000000ULL,0xD50000000000D500ULL,0x0000D50000000000ULL,
0x00000000D5000000ULL,0xD50000000000D500ULL,0x0000D60000000000ULL,0x00000000D7A4548AULL,0x7700000000007600ULL,0x0000790000000000ULL,0x000000007A000000ULL,0x7D00000000007B00ULL,
0x00007E0000000000ULL,0x000000007F000000ULL,0x0000D50000000000ULL,0x00000000D5000000ULL,0xD70000000000D500ULL,0x0000D80000000000ULL,0x00000000DA000000ULL,0xDD0000000000DC00ULL,
0x0000DF0000000000ULL,0x00000000AB2D6B12ULL,0x7600000000007400ULL,0x0000770000000000ULL,0x0000000079000000ULL,0x7C00000000007B00ULL,0x00007E0000000000ULL,0x000000007F000000ULL,
0x0000DA0000000000ULL,0x00000000DA000000ULL,0xDA0000000000DA00ULL,0x0000DA0000000000ULL,0x00000000DA000000ULL,0xDD0000000000DC00ULL,0x0000DF0000000000ULL,0x00000000AAFB6B79ULL,
0x7600000000007400ULL,0x0000780000000000ULL,0x000000007A000000ULL,0x7D00000000007B00ULL,0x00007F0000000000ULL,0x000000007F000000ULL,0x0000CF0000000000ULL,0x00000000CF000000ULL,
0xCF0000000000CF00ULL,0x0000D00000000000ULL,0x00000000D1000000ULL,0xD40000000000D300ULL,0x0000D50000000000ULL,0x00000000E8FD4B99ULL,0x7800000000007700ULL,0x0000790000000000ULL,
0x000000007A000000ULL,0x7D00000000007B00ULL,0x00007E0000000000ULL,0x000000007F000000ULL,0x0000F70000000000ULL,0x00000000F7000000ULL,0xF70000000000F700ULL,0x0000F70000000000ULL,
0x00000000F7000000ULL,0xF80000000000F700ULL,0x0000F90000000000ULL,0x00000000089C76A0ULL,0x7900000000007800ULL,0x00007A0000000000ULL,0x000000007B000000ULL,0x7C00000000007C00ULL,
0x00007D0000000000ULL,0x000000007E000000ULL,0x0000DA0000000000ULL,0x00000000DA000000ULL,0xDA0000000000DA00ULL,0x0000DB0000000000ULL,0x00000000DC000000ULL,0xDE0000000000DD00ULL,
0x0000E00000000000ULL,0x00000000F25B46DBULL,0x7800000000007700ULL,0x0000790000000000ULL,0x000000007B000000ULL,0x7D00000000007C00ULL,0x00007E0000000000ULL,0x000000007F000000ULL,
0x0000CC0000000000ULL,0x00000000CC000000ULL,0xCD0000000000CC00ULL,0x0000CF0000000000ULL,0x00000000D0000000ULL,0xD30000000000D100ULL,0x0000D40000000000ULL,0x00000000D558556EULL,
0x7700000000007600ULL,0x0000780000000000ULL,0x000000007A000000ULL,0x7C00000000007B00ULL,0x00007E0000000000ULL,0x000000007F000000ULL,0x0000C80000000000ULL,0x00000000C8000000ULL,
0xC80000000000C800ULL,0x0000C80000000000ULL,0x00000000C8000000ULL,0xC80000000000C800ULL,0x0000C90000000000ULL,0x00000000DEB050A9ULL,0x7700000000007600ULL,0x0000780000000000ULL,
0x000000007A000000ULL,0x7C00000000007B00ULL,0x00007D0000000000ULL,0x000000007F000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000010000000000ULL,
0x0000000002000000ULL,0x0400000000000300ULL,0x0000050000000000ULL,0x000000000C9F7363ULL,0x7A00000000007900ULL,0x00007B0000000000ULL,0x000000007C000000ULL,0x7D00000000007C00ULL,
0x00007E0000000000ULL,0x000000007F000000ULL,0x0000F10000000000ULL,0x00000000F1000000ULL,0xF10000000000F100ULL,0x0000F10000000000ULL,0x00000000F2000000ULL,0xF40000000000F300ULL,
0x0000F60000000000ULL,0x00000000ED934916ULL,0x7800000000007700ULL,0x0000790000000000ULL,0x000000007A000000ULL,0x7C00000000007B00ULL,0x00007D0000000000ULL,0x000000007F000000ULL,
0x0000E90000000000ULL,0x00000000E9000000ULL,0xE90000000000E900ULL,0x0000E90000000000ULL,0x00000000E9000000ULL,0xEA0000000000E900ULL,0x0000EB0000000000ULL,0x00000000F4EC455BULL,
0x7800000000007700ULL,0x0000790000000000ULL,0x000000007A000000ULL,0x7C00000000007B00ULL,0x00007D0000000000ULL,0x000000007F000000ULL,0x0000D90000000000ULL,0x00000000D9000000ULL,
0xDB0000000000DA00ULL,0x0000DD0000000000ULL,0x00000000DE000000ULL,0xE00000000000DF00ULL,0x0000E20000000000ULL,0x00000000E2D24E93ULL,0x7700000000007600ULL,0x0000790000000000ULL,
0x000000007A000000ULL,0x7C00000000007B00ULL,0x00007E0000000000ULL,0x000000007F000000ULL,0x0000AE0000000000ULL,0x00000000AE000000ULL,0xAE0000000000AE00ULL,0x0000AF0000000000ULL,
0x00000000B1000000ULL,0xB40000000000B200ULL,0x0000B50000000000ULL,0x00000000CCCB5993ULL,0x7600000000007500ULL,0x0000780000000000ULL,0x0000000079000000ULL,0x7C00000000007A00ULL,
0x00007D0000000000ULL,0x000000007F000000ULL,0x0000E40000000000ULL,0x00000000E4000000ULL,0xE40000000000E400ULL,0x0000E40000000000ULL,0x00000000E4000000ULL,0xE70000000000E500ULL,
0x0000E80000000000ULL,0x00000000DEF550ADULL,0x7700000000007600ULL,0x0000790000000000ULL,0x000000007A000000ULL,0x7D00000000007B00ULL,0x00007E0000000000ULL,0x000000007F000000ULL,
0x0000260000000000ULL,0x0000000026000000ULL,0x2600000000002600ULL,0x0000260000000000ULL,0x0000000026000000ULL,0x2600000000002600ULL,0x0000270000000000ULL,0x0000000031074E6CULL,
0x7B00000000007B00ULL,0x00007C0000000000ULL,0x000000007C000000ULL,0x7E00000000007D00ULL,0x00007E0000000000ULL,0x000000007F000000ULL,0x0000D40000000000ULL,0x00000000D4000000ULL,
0xD40000000000D400ULL,0x0000D40000000000ULL,0x00000000D5800000ULL,0xD88000000000D700ULL,0x0000D98000000000ULL,0x000000008BB15ABDULL,0x3700000000003600ULL,0x0000388000000000ULL,
0x000000003A000000ULL,0x3D00000000003B80ULL,0x00003E8000000000ULL,0x000000003F800000ULL,0x0000190000000000ULL,0x0000000019000000ULL,0x1900000000001900ULL,0x0000190000000000ULL,
0x0000000019000000ULL,0x1A00000000001900ULL,0x00001B0000000000ULL,0x00000000FA9E430CULL,0x7900000000007800ULL,0x00007A0000000000ULL,0x000000007B000000ULL,0x7E00000000007D00ULL,
0x00007F0000000000ULL,0x000000007F000000ULL,0x00000F0000000000ULL,0x000000000F000000ULL,0x0F00000000000F00ULL,0x00000F0000000000ULL,0x0000000010000000ULL,0x1200000000001100ULL,
0x0000130000000000ULL,0x00000000F22E4452ULL,0x7300000000007200ULL,0x0000740000000000ULL,0x0000000075000000ULL,0x7800000000007700ULL,0x0000790000000000ULL,0x000000007A000000ULL,
0x0000CF8000000000ULL,0x00000000CF800000ULL,0xCF8000000000CF80ULL,0x0000CF8000000000ULL,0x00000000CF800000ULL,0xCF8000000000CF80ULL,0x0000D08000000000ULL,0x00000000B8144423ULL,
0x3900000000003800ULL,0x00003A0000000000ULL,0x000000003B000000ULL,0x3D00000000003C00ULL,0x00003E0000000000ULL,0x000000003F800000ULL,0x18B018B00A160ACFULL,0x3109303C408441FFULL,
0x1DD21F61285E25BFULL,0x207921DD322D3850ULL,0x09950C79345E365FULL,0x41A044671F711F81ULL,0x28D5249B2F8E2E91ULL,0x323D38011D6C1F3AULL,0x346D35E821372320ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
0x27460D5003CC2D58ULL,0x0828157C074009C1ULL,0x4EBC0BCB16A80EEFULL,0x0CEF15B54BF30948ULL,0x076D0E2C13E8372DULL,0x104D0C16046A4725ULL,0x613316CC1AF11574ULL,0x21C5144935070FD1ULL,
0x1A7310BB138E11BEULL,0x184733A920A60DBBULL,0x1B621A1E28D432B9ULL,0x3DFB20E427510C8EULL,0x0ACF1C272A84216FULL,0x159B0C672CA12C25ULL,0x2D5332172F6F0BACULL,0x43A72AB337311578ULL,
0x018107BA07260689ULL,0x09880BDC066E0319ULL,0x0CC604AC03EF0301ULL,0x073F045F062F0324ULL,0x024D03010830029DULL,0x03D00D0E04020683ULL,0x0D807A2F04E402CAULL,0x07B60E7F0B5202E5ULL,
0x4A3F1F4A272B1A00ULL,0x2306170E157B36B3ULL,0x31430FD01B25181BULL,0x33D01CF23D27164EULL,0x13A9131623C1300FULL,0x1F101AA33B34118FULL,0x27BB196B281B3670ULL,0x31092B2511B53F84ULL,
0x14061C2B185A0DBBULL,0x307B17150FFA32A8ULL,0x16400F1715C73A4BULL,0x0AD133AB263C102DULL,0x1CBB1060223309F7ULL,0x0A972B04125525E0ULL,0x5CD61C5A1EB4204CULL,0x23731C9B195D0B84ULL,
0x516029ED29E733AAULL,0x585334B63E9D2C85ULL,0x1C1E26612F303D79ULL,0x4360370B3C3C3191ULL,0x092749A9291E280BULL,0x106144DA2E9D4160ULL,0x1B3C4AE646E630CEULL,0x2EE13CE633E71CEDULL,
0x784F41592E755177ULL,0x1CB438487BE24C5EULL,0x5BA80F9A75881D2BULL,0x3BE43B54457C5E5EULL,0x37B81F2B7DDE53FAULL,0x161F6E9539E82D3BULL,0x37283AE6343F47EFULL,0x30603C307E335FC2ULL,
0x4AA316CD23BB2173ULL,0x1E5A0CC52C6922F0ULL,0x221F3CC1234358D2ULL,0x411126AF4868183AULL,0x21C025FD2BAB2956ULL,0x287234DE0F661D3CULL,0x27EC3061251233F9ULL,0x37722D1B3B04302EULL,
0x2006204B0AD3376FULL,0x289626CF2DD92209ULL,0x0F8B12841F1E1D7EULL,0x122A118728402EB8ULL,0x0CB21E4C2C9C3A15ULL,0x2A4C2A43165212A7ULL,0x17291C67202826A4ULL,0x11D420DC3789502BULL,
0x397C586A50BD26FDULL,0x24AB277320B733A7ULL,0x1BBF3CB522C02E5BULL,0x45F525262B49275FULL,0x353A208B3C2224E6ULL,0x1D9638A4297C1885ULL,0x635025B42F5B235DULL,0x284B149735441B75ULL,
0x0212204030181F06ULL,0x7FFF1FF80532CB0CULL,0x14090C1B5921E706ULL,0x2A030EFA2BFB0E08ULL,0xF3CEE00816121A38ULL,0x1AE25E222A121119ULL,0x1BF009E331E8FCF7ULL,0x35180B17FA0F13EDULL,
0x130706E9151904E0ULL,0x0D4B1C0303180215ULL,0x13E903141F12EA16ULL,0x172339F80DFDF628ULL,0xEB0509F97FF61628ULL,0xFC05F9040106E7F2ULL,0x250A1409EEFE0002ULL,0x0F000A1A0527F00DULL,
0x33DBEF0533370CE3ULL,0x0FC734F7071EF6DEULL,0x06F803270B12F0FFULL,0x45437FFF020C061BULL,0xF2F500030122F438ULL,0x1612B901E7AF0EEEULL,0x2DF52DED2BC0F2FDULL,0xF804210502F600E2ULL,
0xE40EFB0D1B231304ULL,0x7F0A2604EE06182CULL,0x1B14FE2AFE0C13EFULL,0x170809FF01020C11ULL,0xFC09F9190B182216ULL,0xF90115240C170D03ULL,0x2619E7210EFF0704ULL,0x271F0CF60601F719ULL,
0x1C2015B63B380B81ULL,0x1BB33CBF0D680C2AULL,0x1246F6F40EE90001ULL,0x3D2510E87110F9AFULL,0xD1061FCCAC42DF56ULL,0xE6FFF2C2EA0BBA17ULL,0xBF081DF5CBFA1509ULL,0xC2114EFF1F97D5DBULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x090909090909C100ULL,0xCA09090909090909ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x09090909C1000000ULL,0xCA09090909090909ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0xC100000000000000ULL,0xCA09090909090909ULL,0x0000000000000000ULL,0x090909C100000000ULL,0x0909090909090909ULL,0xCA09090909090909ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x09090909C1000000ULL,0xCA09090909090909ULL,0x0000000000000000ULL,0xC100000000000000ULL,0x0909090909090909ULL,0xCA09090909090909ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x090909090909C100ULL,0xCA09090909090909ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x09090909090909C1ULL,0xCA09090909090909ULL,
0x0000000000000000ULL,0x09C1000000000000ULL,0x0909090909090909ULL,0xCA09090909090909ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x09090909090909C1ULL,0xCA09090909090909ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x090909090909C100ULL,0xCA09090909090909ULL,0x0000000000000000ULL,0xC100000000000000ULL,0x0909090909090909ULL,0xCA09090909090909ULL,
0x0000000000000000ULL,0xC100000000000000ULL,0x0909090909090909ULL,0xCA09090909090909ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x09090909C1000000ULL,0xCA09090909090909ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x09090909C1000000ULL,0xCA09090909090909ULL,0x0000000000000000ULL,0x0909C10000000000ULL,0x0909090909090909ULL,0xCA09090909090909ULL,
0x0000000000000000ULL,0x0909C10000000000ULL,0x0909090909090909ULL,0xCA09090909090909ULL,0x0000000000000000ULL,0x0909C10000000000ULL,0x0909090909090909ULL,0xCA09090909090909ULL,
0x0000000000000000ULL,0xC100000000000000ULL,0x0909090909090909ULL,0xCA09090909090909ULL,0x0000000000000000ULL,0x0909C10000000000ULL,0x0909090909090909ULL,0xCA09090909090909ULL,
0x0000000000000000ULL,0x09C1000000000000ULL,0x0909090909090909ULL,0xCA09090909090909ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x09090909090909C1ULL,0xCA09090909090909ULL,
0x0000000000000000ULL,0x09C1000000000000ULL,0x0909090909090909ULL,0xCA09090909090909ULL,0x0000000000000000ULL,0xC100000000000000ULL,0x0909090909090909ULL,0xCA09090909090909ULL,
0x0000000000000000ULL,0x0909C10000000000ULL,0x0909090909090909ULL,0xCA09090909090909ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x09090909090909C1ULL,0xCA09090909090909ULL,
0x0000000000000000ULL,0x0909C10000000000ULL,0x0909090909090909ULL,0xCA09090909090909ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x09C1000000000000ULL,0xCA09090909090909ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x09090909C1000000ULL,0xCA09090909090909ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x09090909C1000000ULL,0xCA09090909090909ULL,
0x0000000000000000ULL,0x0000000000000000ULL,0x0909090909C10000ULL,0xCA09090909090909ULL,0x117F1BE72DF21441ULL,0xFDE12AFB20EC0600ULL,0x0B191528FE0BF82CULL,0x120BD313DAF8FF32ULL,
0x20010E10041104CDULL,0x04F6D4DEE0002236ULL,0x18F615147F05E909ULL,0x0D08E50013231F09ULL,0x09FAE30B0CFEF904ULL,0x29F80D09FD0B2104ULL,0x090CFDE516F23D81ULL,0x0D0C0465060D0B15ULL,
0xF6D709CE4DF0CCDAULL,0xCF5D051223270E28ULL,0x81A6DA05FA263A2AULL,0x3D4706CC1C19333FULL,0xF000FEFE0E0117FFULL,0x0A060DFE0D17EF0EULL,0x0402011508FC01F1ULL,0x7D7F0A090502ED11ULL,
0x060D95E306074029ULL,0x05DDAA0405EBBCCFULL,0x05B5DEE705C2858EULL,0x0000000000000000ULL,0x55993E0D4A385036ULL,0x0000000063B46A0FULL,0x05A864EF0625E9BDULL,0x0000000000000000ULL,
0x000000007D743974ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,0x0000000000000000ULL,
};

void trace_ec__ec_blob_1(void) {
  ec_trace_start_blob("_ec_blob_1");
  ec_trace_start_epoch(1);
  {
  }
  {
  }
  ec_trace_end_epoch(1);
  ec_trace_start_epoch(2);
  {
    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Quantize_5 */
    static const LL_Arithacc_InitTypeDef Quantize_5_init2 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_SCALAR,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 192,
      .fHeight = 192,
      .fChannels = 3,
      .batchDepth = 3,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = -32,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Quantize_5_init2);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Sub node=Conv2D_7_suboff_31 */
    static const LL_Arithacc_InitTypeDef Conv2D_7_suboff_31_init2 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 0,
      .saturation_o = 0,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_SCALAR,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 192,
      .fHeight = 192,
      .fChannels = 3,
      .batchDepth = 3,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 32,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_7_suboff_31_init2);


    /* Dma inputs units to cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Quantize_5 input ports=0 range=8[0,110592] */

    static const LL_Streng_TensorInitTypeDef Quantize_5_dma_init_in_0_2 = {
      /* from memory with batch=3 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 1,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_4_out_0 */
      .offset_start = 0,
      .offset_end = 110592,
      .offset_limit = 110656,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 110592,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Quantize_5_dma_init_in_0_2, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 110592 */

    /* Dma output units from cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_7_suboff_31 output ports=0 range=8[110592,221184] */

    static const LL_Streng_TensorInitTypeDef Conv2D_7_suboff_31_dma_init_out_0_2 = {
      /* to memory with batch=3 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 1,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_7_zero_off_out_32 */
      .offset_start = 110592,
      .offset_end = 221184,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 110592,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_7_suboff_31_dma_init_out_0_2, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 110592 */

    static const LL_Switch_InitTypeDef switch_init_in_2[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Quantize_5 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_7_suboff_31 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_7_suboff_31 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=2 */
    LL_Switch_Init(switch_init_in_2, 3);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_2_all_units[] = {
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_2_all_units, 4);

  }

  ec_trace_wait_epoch_end(0x200);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_2[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Quantize_5 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_7_suboff_31 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_7_suboff_31 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=2 */
    LL_Switch_Deinit(switch_deinit_in_2, 3);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_2_all_units[] = {
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_2_all_units, 4);

  }
  ec_trace_end_epoch(2);
  ec_trace_start_epoch(3);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_7_subm_0 */
    static const LL_Convacc_InitTypeDef Conv2D_7_subm_0_init3 = {
      .simd = 1,
      .fsub = 0,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 1,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 1,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 192,
      .fHeight = 192,
      .kernelWidth = 5,
      .kernelHeight = 3,
      .nKernels = 8,
      .batchDepth = 3,
      .hstride = 2,
      .vstride = 2,
      .left_padding = 1,
      .right_padding = 2,
      .top_padding = 1,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 191,
      .top_crop = 0,
      .bot_crop = 191,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_7_subm_0_init3);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_7_subm_1 */
    static const LL_Convacc_InitTypeDef Conv2D_7_subm_1_init3 = {
      .simd = 1,
      .fsub = 0,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 1,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 1,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 192,
      .fHeight = 192,
      .kernelWidth = 5,
      .kernelHeight = 2,
      .nKernels = 8,
      .batchDepth = 3,
      .hstride = 2,
      .vstride = 2,
      .left_padding = 1,
      .right_padding = 2,
      .top_padding = 0,
      .bot_padding = 2,
      .left_crop = 0,
      .right_crop = 191,
      .top_crop = 2,
      .bot_crop = 191,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_7_subm_1_init3);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Conv2D_7_add_0 */
    static const LL_Arithacc_InitTypeDef Conv2D_7_add_0_init3 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 32,
      .batchDepth = 8,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_7_add_0_init3);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=Conv2D_7_mul_scale_34 */
    static const LL_Arithacc_InitTypeDef Conv2D_7_mul_scale_34_init3 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 15,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 32,
      .batchDepth = 8,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 73152))) /* Equivalent hex offset = 0x11dc0 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_7_mul_scale_34_init3);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Conv2D_7_off_bias_37 */
    static const LL_Arithacc_InitTypeDef Conv2D_7_off_bias_37_init3 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 32,
      .batchDepth = 8,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 31095,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 65056))) /* Equivalent hex offset = 0xfe20 */},
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_7_off_bias_37_init3);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Clip node=PReLU_10_0_clip_x */
    static const LL_Arithacc_InitTypeDef PReLU_10_0_clip_x_init3 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_CLIP,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 32,
      .batchDepth = 8,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = -128,
      .B_scalar = 0,
      .C_scalar = 12,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &PReLU_10_0_clip_x_init3);


    /* Dma inputs units to cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_7_subm_0 input ports=0 range=8[110592,221184] */

    static const LL_Streng_TensorInitTypeDef Conv2D_7_subm_0_dma_init_in_0_3 = {
      /* 192x192x3(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 1,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_7_zero_off_out_32 */
      .offset_start = 110592,
      .offset_end = 221184,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 110592,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_7_subm_0_dma_init_in_0_3, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_7_subm_0 input ports=1 range=5[1094560,1096000] */

    static const LL_Streng_TensorInitTypeDef Conv2D_7_subm_0_dma_init_in_1_3 = {
      /* 32x5x3x3(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_7_weights_submask_0_0_0_0_32_3_3_5_617 */
      .offset_start = 1094560,
      .offset_end = 1096000,
      .offset_limit = 1096064,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_7_subm_0_dma_init_in_1_3, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_7_subm_1 input ports=0 range=8[110592,221184] */

    static const LL_Streng_TensorInitTypeDef Conv2D_7_subm_1_dma_init_in_0_3 = {
      /* 192x192x3(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 1,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1599 */
      .offset_start = 110592,
      .offset_end = 221184,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 110592,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_7_subm_1_dma_init_in_0_3, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_7_subm_1 input ports=1 range=5[1113856,1114816] */

    static const LL_Streng_TensorInitTypeDef Conv2D_7_subm_1_dma_init_in_1_3 = {
      /* 32x5x2x3(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_7_weights_submask_0_0_3_0_32_3_2_5_618 */
      .offset_start = 1113856,
      .offset_end = 1114816,
      .offset_limit = 1114880,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_7_subm_1_dma_init_in_1_3, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 884736 */
    /* octoFlash -> 2400 */

    /* Dma output units from cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_7_off_bias_37 output ports=0 range=8[589824,884736] */

    static const LL_Streng_TensorInitTypeDef Conv2D_7_off_bias_37_dma_init_out_0_3 = {
      /* to memory with batch=8 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_7_off_bias_out_38 */
      .offset_start = 589824,
      .offset_end = 663552,
      .offset_limit = 884800,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 73728,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_7_off_bias_37_dma_init_out_0_3, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_10_0_clip_x output ports=0 range=8[884736,1179648] */

    static const LL_Streng_TensorInitTypeDef PReLU_10_0_clip_x_dma_init_out_0_3 = {
      /* to memory with batch=8 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_10_0_clip_x */
      .offset_start = 884736,
      .offset_end = 958464,
      .offset_limit = 1179712,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 73728,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &PReLU_10_0_clip_x_dma_init_out_0_3, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM5 <- 262144 */
    /* npuRAM4 <- 327680 */

    static const LL_Switch_InitTypeDef switch_init_in_3[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_7_subm_0 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_7_subm_0 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_7_subm_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_7_subm_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_7_add_0 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_7_add_0 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_7_mul_scale_34 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_7_off_bias_37 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_7_off_bias_37 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_10_0_clip_x IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_10_0_clip_x OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=3 */
    LL_Switch_Init(switch_init_in_3, 11);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_3_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_3_all_units, 12);

  }

  ec_trace_wait_epoch_end(0x28);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_3[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_7_subm_0 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_7_subm_0 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_7_subm_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_7_subm_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_7_add_0 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_7_add_0 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_7_mul_scale_34 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_7_off_bias_37 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_7_off_bias_37 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_10_0_clip_x IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_10_0_clip_x OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=3 */
    LL_Switch_Deinit(switch_deinit_in_3, 11);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_3_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_3_all_units, 12);

  }
  ec_trace_end_epoch(3);
  ec_trace_start_epoch(4);
  {
    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=PReLU_10_0_mul_x */
    static const LL_Arithacc_InitTypeDef PReLU_10_0_mul_x_init4 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 32,
      .batchDepth = 8,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 75104))) /* Equivalent hex offset = 0x12560 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_10_0_mul_x_init4);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Sub node=PReLU_10_0_mul_x_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef PReLU_10_0_mul_x_mul_sub2__init4 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 32,
      .batchDepth = 8,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 27884,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 68256))) /* Equivalent hex offset = 0x10aa0 */},
      .vec_precision = {8, 8, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &PReLU_10_0_mul_x_mul_sub2__init4);


    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Relu node=PReLU_10_0_relu_x */
    static const LL_Activacc_InitTypeDef PReLU_10_0_relu_x_init4 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 74112))) /* Equivalent hex offset = 0x12180 */},
      .ROM1_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 69280))) /* Equivalent hex offset = 0x10ea0 */},
      .ROM0_nbytes = 32,
      .ROM1_nbytes = 108,
      .shift_b = 1,
      .shift_c = 7,
      .shift_norm = 8,
      .bwidth = 5,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &PReLU_10_0_relu_x_init4);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=PReLU_10_0_add_x */
    static const LL_Arithacc_InitTypeDef PReLU_10_0_add_x_init4 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 4,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 32,
      .batchDepth = 8,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 16384,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &PReLU_10_0_add_x_init4);


    /* Dma inputs units to cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_10_0_mul_x input ports=0 range=8[884736,1179648] */

    static const LL_Streng_TensorInitTypeDef PReLU_10_0_mul_x_dma_init_in_0_4 = {
      /* from memory with batch=8 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_10_0_clip_x */
      .offset_start = 884736,
      .offset_end = 958464,
      .offset_limit = 1179712,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 73728,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &PReLU_10_0_mul_x_dma_init_in_0_4, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_10_0_relu_x input ports=0 range=8[589824,884736] */

    static const LL_Streng_TensorInitTypeDef PReLU_10_0_relu_x_dma_init_in_0_4 = {
      /* from memory with batch=8 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_9_out_0 */
      .offset_start = 589824,
      .offset_end = 663552,
      .offset_limit = 884800,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 73728,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &PReLU_10_0_relu_x_dma_init_in_0_4, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM5 -> 262144 */
    /* npuRAM4 -> 327680 */

    /* Dma output units from cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_10_0_add_x output ports=0 range=8[0,294912] */

    static const LL_Streng_TensorInitTypeDef PReLU_10_0_add_x_dma_init_out_0_4 = {
      /* to memory canonical from batch=8 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_10_out_0 */
      .offset_start = 0,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 96,
      .fheight = 96,
      .batch_depth = 8,
      .batch_offset = 32,
      .frame_offset = 8,
      .line_offset = 0,
      .loop_offset = 294912,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &PReLU_10_0_add_x_dma_init_out_0_4, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 294912 */

    static const LL_Switch_InitTypeDef switch_init_in_4[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_10_0_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_10_0_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_10_0_relu_x IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_10_0_add_x IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_10_0_add_x IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_10_0_add_x OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=4 */
    LL_Switch_Init(switch_init_in_4, 6);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_4_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_4_all_units, 7);

  }

  ec_trace_wait_epoch_end(0x100);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_4[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_10_0_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_10_0_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_10_0_relu_x IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_10_0_add_x IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_10_0_add_x IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_10_0_add_x OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=4 */
    LL_Switch_Deinit(switch_deinit_in_4, 6);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_4_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_4_all_units, 7);

  }
  ec_trace_end_epoch(4);
  ec_trace_start_epoch(5);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Conv2D_11_subm_1_conv_identity */
    /* node=Conv2D_11_subm_1_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_11_subm_1_conv_identity input ports=0 range=8[0,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_11_subm_1_conv_identity_dma_init_in_0_5 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1606_copy_in_128 */
      .offset_start = 0,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 96,
      .fheight = 96,
      .batch_depth = 1,
      .batch_offset = 32,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 294912,
      .frame_loop_cnt = 32,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_11_subm_1_conv_identity_dma_init_in_0_5, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 294912 */

    /* Dma output units from cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_11_subm_1_conv_identity output ports=0 range=8[589824,884736] */

    static const LL_Streng_TensorInitTypeDef Conv2D_11_subm_1_conv_identity_dma_init_out_0_5 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_10_out_0_cp_in_128 */
      .offset_start = 589824,
      .offset_end = 599040,
      .offset_limit = 884800,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 9216,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_11_subm_1_conv_identity_dma_init_out_0_5, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 294912 */

    static const LL_Switch_InitTypeDef switch_init_in_5[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_subm_1_conv_identity OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
    };


    /* epoch=5 */
    LL_Switch_Init(switch_init_in_5, 1);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_5_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_5_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x1);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_5[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_subm_1_conv_identity OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
    };


    /* epoch=5 */
    LL_Switch_Deinit(switch_deinit_in_5, 1);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_5_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_5_all_units, 2);

  }
  ec_trace_end_epoch(5);
  ec_trace_start_epoch(6);
  {
    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_11_subm_0 */
    static const LL_Convacc_InitTypeDef Conv2D_11_subm_0_init6 = {
      .simd = 2,
      .fsub = -16,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 3,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 3,
      .raw_o = 0,
      .fWidth = 96,
      .fHeight = 96,
      .kernelWidth = 5,
      .kernelHeight = 3,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 2,
      .right_padding = 2,
      .top_padding = 2,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 95,
      .top_crop = 0,
      .bot_crop = 95,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_11_subm_0_init6);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_11_subm_1 */
    static const LL_Convacc_InitTypeDef Conv2D_11_subm_1_init6 = {
      .simd = 2,
      .fsub = -16,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 3,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 3,
      .raw_o = 0,
      .fWidth = 96,
      .fHeight = 96,
      .kernelWidth = 5,
      .kernelHeight = 2,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 2,
      .right_padding = 2,
      .top_padding = 0,
      .bot_padding = 2,
      .left_crop = 0,
      .right_crop = 95,
      .top_crop = 1,
      .bot_crop = 95,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_11_subm_1_init6);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Conv2D_11_add_0 */
    static const LL_Arithacc_InitTypeDef Conv2D_11_add_0_init6 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 32,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_11_add_0_init6);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Conv2D_11_mul_scale_43 */
    static const LL_Arithacc_InitTypeDef Conv2D_11_mul_scale_43_init6 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 12,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 32,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 73216))) /* Equivalent hex offset = 0x11e00 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_11_mul_scale_43_init6);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_11_off_bias_46 */
    static const LL_Arithacc_InitTypeDef Conv2D_11_off_bias_46_init6 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 32,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16970,
      .B_scalar = -272,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_11_off_bias_46_init6);


    /* Dma inputs units to cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_11_subm_0 input ports=0 range=8[589824,884736] */

    static const LL_Streng_TensorInitTypeDef Conv2D_11_subm_0_dma_init_in_0_6 = {
      /* 96x96x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_11_zero_off_out_41 */
      .offset_start = 589824,
      .offset_end = 599040,
      .offset_limit = 884800,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 9216,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_11_subm_0_dma_init_in_0_6, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_11_subm_0 input ports=1 range=5[1118016,1118496] */

    static const LL_Streng_TensorInitTypeDef Conv2D_11_subm_0_dma_init_in_1_6 = {
      /* 32x5x3x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_11_weights_submask_0_0_0_0_32_1_3_5_619 */
      .offset_start = 1118016,
      .offset_end = 1118496,
      .offset_limit = 1118560,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_11_subm_0_dma_init_in_1_6, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_11_subm_1 input ports=0 range=8[589824,884736] */

    static const LL_Streng_TensorInitTypeDef Conv2D_11_subm_1_dma_init_in_0_6 = {
      /* 96x96x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1606 */
      .offset_start = 589824,
      .offset_end = 599040,
      .offset_limit = 884800,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 9216,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_11_subm_1_dma_init_in_0_6, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_11_subm_1 input ports=1 range=5[1120416,1120736] */

    static const LL_Streng_TensorInitTypeDef Conv2D_11_subm_1_dma_init_in_1_6 = {
      /* 32x5x2x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_11_weights_submask_0_0_3_0_32_1_2_5_620 */
      .offset_start = 1120416,
      .offset_end = 1120736,
      .offset_limit = 1120800,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_11_subm_1_dma_init_in_1_6, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 589824 */
    /* octoFlash -> 800 */

    /* Dma output units from cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_11_off_bias_46 output ports=0 range=8[884736,1179648] */

    static const LL_Streng_TensorInitTypeDef Conv2D_11_off_bias_46_dma_init_out_0_6 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_11_off_bias_out_47 */
      .offset_start = 884736,
      .offset_limit = 1179712,
      .frame_count = 0,
      .fwidth = 96,
      .fheight = 96,
      .batch_depth = 1,
      .batch_offset = 32,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 294912,
      .frame_loop_cnt = 32,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_11_off_bias_46_dma_init_out_0_6, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM5 <- 262144 */
    /* npuRAM4 <- 32768 */

    static const LL_Switch_InitTypeDef switch_init_in_6[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_subm_0 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_subm_0 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_subm_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_subm_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_add_0 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_add_0 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_mul_scale_43 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_off_bias_46 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_off_bias_46 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=6 */
    LL_Switch_Init(switch_init_in_6, 9);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_6_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_6_all_units, 10);

  }

  ec_trace_wait_epoch_end(0x100);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_6[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_subm_0 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_subm_0 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_subm_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_subm_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_add_0 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_add_0 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_mul_scale_43 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_off_bias_46 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_off_bias_46 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=6 */
    LL_Switch_Deinit(switch_deinit_in_6, 9);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_6_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_6_all_units, 10);

  }
  ec_trace_end_epoch(6);
  ec_trace_start_epoch(7);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_14 */
    static const LL_Convacc_InitTypeDef Conv2D_14_init7 = {
      .simd = 2,
      .fsub = -17,
      .accumulate = 0,
      .kfilt_tot = 32,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 3,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 96,
      .fHeight = 96,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 95,
      .top_crop = 0,
      .bot_crop = 95,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_14_init7);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_14_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_14_ca_pipe_1_init7 = {
      .simd = 2,
      .fsub = -17,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 32,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 3,
      .raw_o = 0,
      .fWidth = 96,
      .fHeight = 96,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 95,
      .top_crop = 0,
      .bot_crop = 95,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_14_ca_pipe_1_init7);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Conv2D_14_mul_scale_52 */
    static const LL_Arithacc_InitTypeDef Conv2D_14_mul_scale_52_init7 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 10,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 32,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 73280))) /* Equivalent hex offset = 0x11e40 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_14_mul_scale_52_init7);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Conv2D_14_off_bias_55 */
    static const LL_Arithacc_InitTypeDef Conv2D_14_off_bias_55_init7 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 32,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 21955,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 65184))) /* Equivalent hex offset = 0xfea0 */},
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_14_off_bias_55_init7);


    /* Dma inputs units to cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_14 input ports=0 range=8[884736,1179648] */

    static const LL_Streng_TensorInitTypeDef Conv2D_14_dma_init_in_0_7 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_14_zero_off_out_50 */
      .offset_start = 884736,
      .offset_limit = 1179712,
      .frame_count = 0,
      .fwidth = 96,
      .fheight = 96,
      .batch_depth = 16,
      .batch_offset = 32,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_14_dma_init_in_0_7, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_14 input ports=1 range=5[1104960,1105984] */

    static const LL_Streng_TensorInitTypeDef Conv2D_14_dma_init_in_1_7 = {
      /* 32x1x1x32(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_14_weights */
      .offset_start = 1104960,
      .offset_end = 1105216,
      .offset_limit = 1106048,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_14_dma_init_in_1_7, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_14_ca_pipe_1 input ports=0 range=8[884736,1179648] */

    static const LL_Streng_TensorInitTypeDef Conv2D_14_ca_pipe_1_dma_init_in_0_7 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_14_zero_off_out_50_copy_in_2 ca pipe offset=1 */
      .offset_start = 884752,
      .offset_limit = 1179712,
      .frame_count = 0,
      .fwidth = 96,
      .fheight = 96,
      .batch_depth = 16,
      .batch_offset = 32,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_14_ca_pipe_1_dma_init_in_0_7, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM5 -> 524288 */
    /* npuRAM4 -> 65536 */
    /* octoFlash -> 1024 */

    /* Dma output units from cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_14_off_bias_55 output ports=0 range=8[294912,589824] */

    static const LL_Streng_TensorInitTypeDef Conv2D_14_off_bias_55_dma_init_out_0_7 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_14_off_bias_out_56 */
      .offset_start = 294912,
      .offset_limit = 589888,
      .frame_count = 0,
      .fwidth = 96,
      .fheight = 96,
      .batch_depth = 16,
      .batch_offset = 32,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 294912,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_14_off_bias_55_dma_init_out_0_7, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 131072 */
    /* npuRAM3 <- 163840 */

    static const LL_Switch_InitTypeDef switch_init_in_7[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_14 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_14 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_14_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_14_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_14_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_14_mul_scale_52 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_14_off_bias_55 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_14_off_bias_55 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=7 */
    LL_Switch_Init(switch_init_in_7, 8);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_7_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_7_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x100);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_7[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_14 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_14 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_14_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_14_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_14_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_14_mul_scale_52 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_14_off_bias_55 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_14_off_bias_55 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=7 */
    LL_Switch_Deinit(switch_deinit_in_7, 8);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_7_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_7_all_units, 8);

  }
  ec_trace_end_epoch(7);
  ec_trace_start_epoch(8);
  {
    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Add_17 */
    static const LL_Arithacc_InitTypeDef Add_17_init8 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 2,
      .By_shift = 0,
      .C_shift = 1,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 32,
      .batchDepth = 8,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 22116,
      .B_scalar = 17227,
      .C_scalar = -17568,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Add_17_init8);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Clip node=PReLU_20_1_clip_x */
    static const LL_Arithacc_InitTypeDef PReLU_20_1_clip_x_init8 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_CLIP,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 32,
      .batchDepth = 8,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = -128,
      .B_scalar = 0,
      .C_scalar = 24,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &PReLU_20_1_clip_x_init8);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=PReLU_20_1_mul_x */
    static const LL_Arithacc_InitTypeDef PReLU_20_1_mul_x_init8 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 32,
      .batchDepth = 8,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 75136))) /* Equivalent hex offset = 0x12580 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_20_1_mul_x_init8);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Sub node=PReLU_20_1_mul_x_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef PReLU_20_1_mul_x_mul_sub2__init8 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 32,
      .batchDepth = 8,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 26308,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 65696))) /* Equivalent hex offset = 0x100a0 */},
      .vec_precision = {8, 8, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &PReLU_20_1_mul_x_mul_sub2__init8);


    /* Dma inputs units to cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Add_17 input ports=0 range=8[0,294912] */

    static const LL_Streng_TensorInitTypeDef Add_17_dma_init_in_0_8 = {
      /* memory canonical to batch=8 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_10_out_0 */
      .offset_start = 0,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 96,
      .fheight = 96,
      .batch_depth = 8,
      .batch_offset = 32,
      .frame_offset = 8,
      .line_offset = 0,
      .loop_offset = 294912,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Add_17_dma_init_in_0_8, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Add_17 input ports=1 range=8[294912,589824] */

    static const LL_Streng_TensorInitTypeDef Add_17_dma_init_in_1_8 = {
      /* memory canonical to batch=8 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_16_out_0 */
      .offset_start = 294912,
      .offset_limit = 589888,
      .frame_count = 0,
      .fwidth = 96,
      .fheight = 96,
      .batch_depth = 8,
      .batch_offset = 32,
      .frame_offset = 8,
      .line_offset = 0,
      .loop_offset = 294912,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Add_17_dma_init_in_1_8, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 131072 */
    /* npuRAM3 -> 458752 */

    /* Dma output units from cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Add_17 output ports=0 range=8[589824,884736] */

    static const LL_Streng_TensorInitTypeDef Add_17_dma_init_out_0_8 = {
      /* to memory with batch=8 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Add_17_out_0 */
      .offset_start = 589824,
      .offset_end = 663552,
      .offset_limit = 884800,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 73728,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Add_17_dma_init_out_0_8, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_20_1_mul_x_mul_sub2_ output ports=0 range=8[884736,1179648] */

    static const LL_Streng_TensorInitTypeDef PReLU_20_1_mul_x_mul_sub2__dma_init_out_0_8 = {
      /* to memory with batch=8 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_20_1_mul_x_cp_in_3 */
      .offset_start = 884736,
      .offset_end = 958464,
      .offset_limit = 1179712,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 73728,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &PReLU_20_1_mul_x_mul_sub2__dma_init_out_0_8, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM5 <- 262144 */
    /* npuRAM4 <- 327680 */

    static const LL_Switch_InitTypeDef switch_init_in_8[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_17 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_17 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_17 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_20_1_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_20_1_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_20_1_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_20_1_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=8 */
    LL_Switch_Init(switch_init_in_8, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_8_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_8_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x21);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_8[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_17 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_17 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_17 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_20_1_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_20_1_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_20_1_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_20_1_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=8 */
    LL_Switch_Deinit(switch_deinit_in_8, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_8_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_8_all_units, 8);

  }
  ec_trace_end_epoch(8);
  ec_trace_start_epoch(9);
  {
    /* Unit= 17 [ACTIV_ACC_V2 1] */
    /* kind=Relu node=PReLU_20_1_relu_x */
    static const LL_Activacc_InitTypeDef PReLU_20_1_relu_x_init9 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 74144))) /* Equivalent hex offset = 0x121a0 */},
      .ROM1_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 69392))) /* Equivalent hex offset = 0x10f10 */},
      .ROM0_nbytes = 32,
      .ROM1_nbytes = 108,
      .shift_b = 1,
      .shift_c = 7,
      .shift_norm = 8,
      .bwidth = 5,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(1, &PReLU_20_1_relu_x_init9);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=PReLU_20_1_add_x */
    static const LL_Arithacc_InitTypeDef PReLU_20_1_add_x_init9 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 1,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 32,
      .batchDepth = 8,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = -32768,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_20_1_add_x_init9);


    /* Dma inputs units to cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_20_1_relu_x input ports=0 range=8[589824,884736] */

    static const LL_Streng_TensorInitTypeDef PReLU_20_1_relu_x_dma_init_in_0_9 = {
      /* from memory with batch=8 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_19_out_0 */
      .offset_start = 589824,
      .offset_end = 663552,
      .offset_limit = 884800,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 73728,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &PReLU_20_1_relu_x_dma_init_in_0_9, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_20_1_add_x input ports=1 range=8[884736,1179648] */

    static const LL_Streng_TensorInitTypeDef PReLU_20_1_add_x_dma_init_in_1_9 = {
      /* from memory with batch=8 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_20_1_mul_x */
      .offset_start = 884736,
      .offset_end = 958464,
      .offset_limit = 1179712,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 73728,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &PReLU_20_1_add_x_dma_init_in_1_9, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM5 -> 262144 */
    /* npuRAM4 -> 327680 */

    /* Dma output units from cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_20_1_add_x output ports=0 range=8[0,294912] */

    static const LL_Streng_TensorInitTypeDef PReLU_20_1_add_x_dma_init_out_0_9 = {
      /* to memory canonical from batch=8 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_20_out_0 */
      .offset_start = 0,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 96,
      .fheight = 96,
      .batch_depth = 8,
      .batch_offset = 32,
      .frame_offset = 8,
      .line_offset = 0,
      .loop_offset = 294912,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &PReLU_20_1_add_x_dma_init_out_0_9, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 294912 */

    static const LL_Switch_InitTypeDef switch_init_in_9[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_20_1_relu_x IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_20_1_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_20_1_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_20_1_add_x OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=9 */
    LL_Switch_Init(switch_init_in_9, 4);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_9_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_9_all_units, 5);

  }

  ec_trace_wait_epoch_end(0x10);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_9[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_20_1_relu_x IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_20_1_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_20_1_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_20_1_add_x OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=9 */
    LL_Switch_Deinit(switch_deinit_in_9, 4);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_9_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_9_all_units, 5);

  }
  ec_trace_end_epoch(9);
  ec_trace_start_epoch(10);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Conv2D_21_subm_1_conv_identity */
    /* node=Conv2D_21_subm_1_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_21_subm_1_conv_identity input ports=0 range=8[0,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_21_subm_1_conv_identity_dma_init_in_0_10 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1613_copy_in_129 */
      .offset_start = 0,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 96,
      .fheight = 96,
      .batch_depth = 1,
      .batch_offset = 32,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 294912,
      .frame_loop_cnt = 32,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_21_subm_1_conv_identity_dma_init_in_0_10, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 294912 */

    /* Dma output units from cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_21_subm_1_conv_identity output ports=0 range=8[589824,884736] */

    static const LL_Streng_TensorInitTypeDef Conv2D_21_subm_1_conv_identity_dma_init_out_0_10 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_20_out_0_cp_in_129 */
      .offset_start = 589824,
      .offset_end = 599040,
      .offset_limit = 884800,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 9216,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_21_subm_1_conv_identity_dma_init_out_0_10, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 294912 */

    static const LL_Switch_InitTypeDef switch_init_in_10[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_21_subm_1_conv_identity OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
    };


    /* epoch=10 */
    LL_Switch_Init(switch_init_in_10, 1);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_10_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_10_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x100);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_10[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_21_subm_1_conv_identity OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
    };


    /* epoch=10 */
    LL_Switch_Deinit(switch_deinit_in_10, 1);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_10_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_10_all_units, 2);

  }
  ec_trace_end_epoch(10);
  ec_trace_start_epoch(11);
  {
    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_21_subm_0 */
    static const LL_Convacc_InitTypeDef Conv2D_21_subm_0_init11 = {
      .simd = 2,
      .fsub = 4,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 3,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 3,
      .raw_o = 0,
      .fWidth = 96,
      .fHeight = 96,
      .kernelWidth = 5,
      .kernelHeight = 3,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 2,
      .right_padding = 2,
      .top_padding = 2,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 95,
      .top_crop = 0,
      .bot_crop = 95,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_21_subm_0_init11);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_21_subm_1 */
    static const LL_Convacc_InitTypeDef Conv2D_21_subm_1_init11 = {
      .simd = 2,
      .fsub = 4,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 3,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 3,
      .raw_o = 0,
      .fWidth = 96,
      .fHeight = 96,
      .kernelWidth = 5,
      .kernelHeight = 2,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 2,
      .right_padding = 2,
      .top_padding = 0,
      .bot_padding = 2,
      .left_crop = 0,
      .right_crop = 95,
      .top_crop = 1,
      .bot_crop = 95,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_21_subm_1_init11);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_21_add_0 */
    static const LL_Arithacc_InitTypeDef Conv2D_21_add_0_init11 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 32,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_21_add_0_init11);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Conv2D_21_mul_scale_61 */
    static const LL_Arithacc_InitTypeDef Conv2D_21_mul_scale_61_init11 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 12,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 32,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 73344))) /* Equivalent hex offset = 0x11e80 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_21_mul_scale_61_init11);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Conv2D_21_off_bias_64 */
    static const LL_Arithacc_InitTypeDef Conv2D_21_off_bias_64_init11 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 32,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 28504,
      .B_scalar = 336,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_21_off_bias_64_init11);


    /* Dma inputs units to cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_21_subm_0 input ports=0 range=8[589824,884736] */

    static const LL_Streng_TensorInitTypeDef Conv2D_21_subm_0_dma_init_in_0_11 = {
      /* 96x96x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_21_zero_off_out_59 */
      .offset_start = 589824,
      .offset_end = 599040,
      .offset_limit = 884800,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 9216,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_21_subm_0_dma_init_in_0_11, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_21_subm_0 input ports=1 range=5[1118496,1118976] */

    static const LL_Streng_TensorInitTypeDef Conv2D_21_subm_0_dma_init_in_1_11 = {
      /* 32x5x3x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_21_weights_submask_0_0_0_0_32_1_3_5_621 */
      .offset_start = 1118496,
      .offset_end = 1118976,
      .offset_limit = 1119040,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_21_subm_0_dma_init_in_1_11, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_21_subm_1 input ports=0 range=8[589824,884736] */

    static const LL_Streng_TensorInitTypeDef Conv2D_21_subm_1_dma_init_in_0_11 = {
      /* 96x96x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1613 */
      .offset_start = 589824,
      .offset_end = 599040,
      .offset_limit = 884800,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 9216,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_21_subm_1_dma_init_in_0_11, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_21_subm_1 input ports=1 range=5[1120736,1121056] */

    static const LL_Streng_TensorInitTypeDef Conv2D_21_subm_1_dma_init_in_1_11 = {
      /* 32x5x2x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_21_weights_submask_0_0_3_0_32_1_2_5_622 */
      .offset_start = 1120736,
      .offset_end = 1121056,
      .offset_limit = 1121120,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_21_subm_1_dma_init_in_1_11, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 589824 */
    /* octoFlash -> 800 */

    /* Dma output units from cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_21_off_bias_64 output ports=0 range=8[884736,1179648] */

    static const LL_Streng_TensorInitTypeDef Conv2D_21_off_bias_64_dma_init_out_0_11 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_21_off_bias_out_65 */
      .offset_start = 884736,
      .offset_limit = 1179712,
      .frame_count = 0,
      .fwidth = 96,
      .fheight = 96,
      .batch_depth = 1,
      .batch_offset = 32,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 294912,
      .frame_loop_cnt = 32,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_21_off_bias_64_dma_init_out_0_11, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM5 <- 262144 */
    /* npuRAM4 <- 32768 */

    static const LL_Switch_InitTypeDef switch_init_in_11[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_21_subm_0 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_21_subm_0 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_21_subm_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_21_subm_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_21_add_0 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_21_add_0 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_21_mul_scale_61 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_21_off_bias_64 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_21_off_bias_64 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=11 */
    LL_Switch_Init(switch_init_in_11, 9);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_11_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_11_all_units, 10);

  }

  ec_trace_wait_epoch_end(0x100);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_11[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_21_subm_0 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_21_subm_0 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_21_subm_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_21_subm_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_21_add_0 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_21_add_0 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_21_mul_scale_61 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_21_off_bias_64 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_21_off_bias_64 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=11 */
    LL_Switch_Deinit(switch_deinit_in_11, 9);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_11_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_11_all_units, 10);

  }
  ec_trace_end_epoch(11);
  ec_trace_start_epoch(12);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_24 */
    static const LL_Convacc_InitTypeDef Conv2D_24_init12 = {
      .simd = 2,
      .fsub = 21,
      .accumulate = 0,
      .kfilt_tot = 32,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 3,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 96,
      .fHeight = 96,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 95,
      .top_crop = 0,
      .bot_crop = 95,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_24_init12);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_24_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_24_ca_pipe_1_init12 = {
      .simd = 2,
      .fsub = 21,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 32,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 3,
      .raw_o = 0,
      .fWidth = 96,
      .fHeight = 96,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 95,
      .top_crop = 0,
      .bot_crop = 95,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_24_ca_pipe_1_init12);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Conv2D_24_mul_scale_70 */
    static const LL_Arithacc_InitTypeDef Conv2D_24_mul_scale_70_init12 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 13,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 32,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 73408))) /* Equivalent hex offset = 0x11ec0 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_24_mul_scale_70_init12);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_24_off_bias_73 */
    static const LL_Arithacc_InitTypeDef Conv2D_24_off_bias_73_init12 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 32,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 22484,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 65312))) /* Equivalent hex offset = 0xff20 */},
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_24_off_bias_73_init12);


    /* Dma inputs units to cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_24 input ports=0 range=8[884736,1179648] */

    static const LL_Streng_TensorInitTypeDef Conv2D_24_dma_init_in_0_12 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_24_zero_off_out_68 */
      .offset_start = 884736,
      .offset_limit = 1179712,
      .frame_count = 0,
      .fwidth = 96,
      .fheight = 96,
      .batch_depth = 16,
      .batch_offset = 32,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_24_dma_init_in_0_12, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_24 input ports=1 range=5[1105984,1107008] */

    static const LL_Streng_TensorInitTypeDef Conv2D_24_dma_init_in_1_12 = {
      /* 32x1x1x32(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_24_weights */
      .offset_start = 1105984,
      .offset_end = 1106240,
      .offset_limit = 1107072,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_24_dma_init_in_1_12, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_24_ca_pipe_1 input ports=0 range=8[884736,1179648] */

    static const LL_Streng_TensorInitTypeDef Conv2D_24_ca_pipe_1_dma_init_in_0_12 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_24_zero_off_out_68_copy_in_4 ca pipe offset=1 */
      .offset_start = 884752,
      .offset_limit = 1179712,
      .frame_count = 0,
      .fwidth = 96,
      .fheight = 96,
      .batch_depth = 16,
      .batch_offset = 32,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_24_ca_pipe_1_dma_init_in_0_12, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM5 -> 524288 */
    /* npuRAM4 -> 65536 */
    /* octoFlash -> 1024 */

    /* Dma output units from cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_24_off_bias_73 output ports=0 range=8[294912,589824] */

    static const LL_Streng_TensorInitTypeDef Conv2D_24_off_bias_73_dma_init_out_0_12 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_24_off_bias_out_74 */
      .offset_start = 294912,
      .offset_limit = 589888,
      .frame_count = 0,
      .fwidth = 96,
      .fheight = 96,
      .batch_depth = 16,
      .batch_offset = 32,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 294912,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_24_off_bias_73_dma_init_out_0_12, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 131072 */
    /* npuRAM3 <- 163840 */

    static const LL_Switch_InitTypeDef switch_init_in_12[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_24 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_24 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_24_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_24_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_24_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_24_mul_scale_70 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_24_off_bias_73 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_24_off_bias_73 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=12 */
    LL_Switch_Init(switch_init_in_12, 8);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_12_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_12_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x20);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_12[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_24 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_24 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_24_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_24_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_24_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_24_mul_scale_70 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_24_off_bias_73 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_24_off_bias_73 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=12 */
    LL_Switch_Deinit(switch_deinit_in_12, 8);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_12_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_12_all_units, 8);

  }
  ec_trace_end_epoch(12);
  ec_trace_start_epoch(13);
  {
    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Add_27 */
    static const LL_Arithacc_InitTypeDef Add_27_init13 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 2,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 32,
      .batchDepth = 8,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 22721,
      .B_scalar = 27799,
      .C_scalar = 26001,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Add_27_init13);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Clip node=PReLU_30_2_clip_x */
    static const LL_Arithacc_InitTypeDef PReLU_30_2_clip_x_init13 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_CLIP,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 32,
      .batchDepth = 8,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = -128,
      .B_scalar = 0,
      .C_scalar = 56,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &PReLU_30_2_clip_x_init13);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=PReLU_30_2_mul_x */
    static const LL_Arithacc_InitTypeDef PReLU_30_2_mul_x_init13 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 32,
      .batchDepth = 8,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 75168))) /* Equivalent hex offset = 0x125a0 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_30_2_mul_x_init13);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Sub node=PReLU_30_2_mul_x_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef PReLU_30_2_mul_x_mul_sub2__init13 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 18,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 32,
      .batchDepth = 8,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 21348,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 65824))) /* Equivalent hex offset = 0x10120 */},
      .vec_precision = {8, 8, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &PReLU_30_2_mul_x_mul_sub2__init13);


    /* Dma inputs units to cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Add_27 input ports=0 range=8[0,294912] */

    static const LL_Streng_TensorInitTypeDef Add_27_dma_init_in_0_13 = {
      /* memory canonical to batch=8 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_20_out_0 */
      .offset_start = 0,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 96,
      .fheight = 96,
      .batch_depth = 8,
      .batch_offset = 32,
      .frame_offset = 8,
      .line_offset = 0,
      .loop_offset = 294912,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Add_27_dma_init_in_0_13, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Add_27 input ports=1 range=8[294912,589824] */

    static const LL_Streng_TensorInitTypeDef Add_27_dma_init_in_1_13 = {
      /* memory canonical to batch=8 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_26_out_0 */
      .offset_start = 294912,
      .offset_limit = 589888,
      .frame_count = 0,
      .fwidth = 96,
      .fheight = 96,
      .batch_depth = 8,
      .batch_offset = 32,
      .frame_offset = 8,
      .line_offset = 0,
      .loop_offset = 294912,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Add_27_dma_init_in_1_13, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 131072 */
    /* npuRAM3 -> 458752 */

    /* Dma output units from cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Add_27 output ports=0 range=8[589824,884736] */

    static const LL_Streng_TensorInitTypeDef Add_27_dma_init_out_0_13 = {
      /* to memory with batch=8 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Add_27_out_0 */
      .offset_start = 589824,
      .offset_end = 663552,
      .offset_limit = 884800,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 73728,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Add_27_dma_init_out_0_13, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_30_2_mul_x_mul_sub2_ output ports=0 range=8[884736,1179648] */

    static const LL_Streng_TensorInitTypeDef PReLU_30_2_mul_x_mul_sub2__dma_init_out_0_13 = {
      /* to memory with batch=8 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_30_2_mul_x_cp_in_5 */
      .offset_start = 884736,
      .offset_end = 958464,
      .offset_limit = 1179712,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 73728,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &PReLU_30_2_mul_x_mul_sub2__dma_init_out_0_13, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM5 <- 262144 */
    /* npuRAM4 <- 327680 */

    static const LL_Switch_InitTypeDef switch_init_in_13[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_27 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_27 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_27 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_30_2_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_30_2_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_30_2_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_30_2_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=13 */
    LL_Switch_Init(switch_init_in_13, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_13_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_13_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x50);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_13[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_27 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_27 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_27 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_30_2_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_30_2_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_30_2_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_30_2_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=13 */
    LL_Switch_Deinit(switch_deinit_in_13, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_13_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_13_all_units, 8);

  }
  ec_trace_end_epoch(13);
  ec_trace_start_epoch(14);
  {
    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Relu node=PReLU_30_2_relu_x */
    static const LL_Activacc_InitTypeDef PReLU_30_2_relu_x_init14 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 74176))) /* Equivalent hex offset = 0x121c0 */},
      .ROM1_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 69504))) /* Equivalent hex offset = 0x10f80 */},
      .ROM0_nbytes = 32,
      .ROM1_nbytes = 108,
      .shift_b = 2,
      .shift_c = 8,
      .shift_norm = 8,
      .bwidth = 5,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &PReLU_30_2_relu_x_init14);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=PReLU_30_2_add_x */
    static const LL_Arithacc_InitTypeDef PReLU_30_2_add_x_init14 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 5,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 32,
      .batchDepth = 8,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 17408,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_30_2_add_x_init14);


    /* Dma inputs units to cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_30_2_relu_x input ports=0 range=8[589824,884736] */

    static const LL_Streng_TensorInitTypeDef PReLU_30_2_relu_x_dma_init_in_0_14 = {
      /* from memory with batch=8 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_29_out_0 */
      .offset_start = 589824,
      .offset_end = 663552,
      .offset_limit = 884800,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 73728,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &PReLU_30_2_relu_x_dma_init_in_0_14, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_30_2_add_x input ports=1 range=8[884736,1179648] */

    static const LL_Streng_TensorInitTypeDef PReLU_30_2_add_x_dma_init_in_1_14 = {
      /* from memory with batch=8 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_30_2_mul_x */
      .offset_start = 884736,
      .offset_end = 958464,
      .offset_limit = 1179712,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 73728,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &PReLU_30_2_add_x_dma_init_in_1_14, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM5 -> 262144 */
    /* npuRAM4 -> 327680 */

    /* Dma output units from cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_30_2_add_x output ports=0 range=8[0,294912] */

    static const LL_Streng_TensorInitTypeDef PReLU_30_2_add_x_dma_init_out_0_14 = {
      /* to memory canonical from batch=8 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_30_out_0 */
      .offset_start = 0,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 96,
      .fheight = 96,
      .batch_depth = 8,
      .batch_offset = 32,
      .frame_offset = 8,
      .line_offset = 0,
      .loop_offset = 294912,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &PReLU_30_2_add_x_dma_init_out_0_14, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 294912 */

    static const LL_Switch_InitTypeDef switch_init_in_14[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_30_2_relu_x IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_30_2_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_30_2_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_30_2_add_x OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=14 */
    LL_Switch_Init(switch_init_in_14, 4);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_14_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_14_all_units, 5);

  }

  ec_trace_wait_epoch_end(0x100);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_14[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_30_2_relu_x IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_30_2_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_30_2_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_30_2_add_x OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=14 */
    LL_Switch_Deinit(switch_deinit_in_14, 4);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_14_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_14_all_units, 5);

  }
  ec_trace_end_epoch(14);
  ec_trace_start_epoch(15);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Conv2D_31_subm_1_conv_identity */
    /* node=Conv2D_31_subm_1_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_31_subm_1_conv_identity input ports=0 range=8[0,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_31_subm_1_conv_identity_dma_init_in_0_15 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1620_copy_in_130 */
      .offset_start = 0,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 96,
      .fheight = 96,
      .batch_depth = 1,
      .batch_offset = 32,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 294912,
      .frame_loop_cnt = 32,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_31_subm_1_conv_identity_dma_init_in_0_15, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 294912 */

    /* Dma output units from cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_31_subm_1_conv_identity output ports=0 range=8[589824,884736] */

    static const LL_Streng_TensorInitTypeDef Conv2D_31_subm_1_conv_identity_dma_init_out_0_15 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_30_out_0_cp_in_130 */
      .offset_start = 589824,
      .offset_end = 599040,
      .offset_limit = 884800,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 9216,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_31_subm_1_conv_identity_dma_init_out_0_15, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 294912 */

    static const LL_Switch_InitTypeDef switch_init_in_15[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_31_subm_1_conv_identity OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
    };


    /* epoch=15 */
    LL_Switch_Init(switch_init_in_15, 1);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_15_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_15_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x100);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_15[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_31_subm_1_conv_identity OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
    };


    /* epoch=15 */
    LL_Switch_Deinit(switch_deinit_in_15, 1);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_15_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_15_all_units, 2);

  }
  ec_trace_end_epoch(15);
  ec_trace_start_epoch(16);
  {
    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_31_subm_0 */
    static const LL_Convacc_InitTypeDef Conv2D_31_subm_0_init16 = {
      .simd = 2,
      .fsub = -34,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 96,
      .fHeight = 96,
      .kernelWidth = 5,
      .kernelHeight = 3,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 2,
      .right_padding = 2,
      .top_padding = 2,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 95,
      .top_crop = 0,
      .bot_crop = 95,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_31_subm_0_init16);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_31_subm_1 */
    static const LL_Convacc_InitTypeDef Conv2D_31_subm_1_init16 = {
      .simd = 2,
      .fsub = -34,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 96,
      .fHeight = 96,
      .kernelWidth = 5,
      .kernelHeight = 2,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 2,
      .right_padding = 2,
      .top_padding = 0,
      .bot_padding = 2,
      .left_crop = 0,
      .right_crop = 95,
      .top_crop = 1,
      .bot_crop = 95,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_31_subm_1_init16);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_31_add_0 */
    static const LL_Arithacc_InitTypeDef Conv2D_31_add_0_init16 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 32,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_31_add_0_init16);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Conv2D_31_mul_scale_79 */
    static const LL_Arithacc_InitTypeDef Conv2D_31_mul_scale_79_init16 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 12,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 32,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 73472))) /* Equivalent hex offset = 0x11f00 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_31_mul_scale_79_init16);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Conv2D_31_off_bias_82 */
    static const LL_Arithacc_InitTypeDef Conv2D_31_off_bias_82_init16 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 32,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 31191,
      .B_scalar = -656,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_31_off_bias_82_init16);


    /* Dma inputs units to cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_31_subm_0 input ports=0 range=8[589824,884736] */

    static const LL_Streng_TensorInitTypeDef Conv2D_31_subm_0_dma_init_in_0_16 = {
      /* 96x96x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_31_zero_off_out_77 */
      .offset_start = 589824,
      .offset_end = 599040,
      .offset_limit = 884800,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 9216,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_31_subm_0_dma_init_in_0_16, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_31_subm_0 input ports=1 range=5[1118976,1119456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_31_subm_0_dma_init_in_1_16 = {
      /* 32x5x3x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_31_weights_submask_0_0_0_0_32_1_3_5_623 */
      .offset_start = 1118976,
      .offset_end = 1119456,
      .offset_limit = 1119520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_31_subm_0_dma_init_in_1_16, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_31_subm_1 input ports=0 range=8[589824,884736] */

    static const LL_Streng_TensorInitTypeDef Conv2D_31_subm_1_dma_init_in_0_16 = {
      /* 96x96x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1620 */
      .offset_start = 589824,
      .offset_end = 599040,
      .offset_limit = 884800,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 9216,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_31_subm_1_dma_init_in_0_16, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_31_subm_1 input ports=1 range=5[1121056,1121376] */

    static const LL_Streng_TensorInitTypeDef Conv2D_31_subm_1_dma_init_in_1_16 = {
      /* 32x5x2x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_31_weights_submask_0_0_3_0_32_1_2_5_624 */
      .offset_start = 1121056,
      .offset_end = 1121376,
      .offset_limit = 1121440,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_31_subm_1_dma_init_in_1_16, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 589824 */
    /* octoFlash -> 800 */

    /* Dma output units from cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_31_off_bias_82 output ports=0 range=8[884736,1179648] */

    static const LL_Streng_TensorInitTypeDef Conv2D_31_off_bias_82_dma_init_out_0_16 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_31_off_bias_out_83 */
      .offset_start = 884736,
      .offset_limit = 1179712,
      .frame_count = 0,
      .fwidth = 96,
      .fheight = 96,
      .batch_depth = 1,
      .batch_offset = 32,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 294912,
      .frame_loop_cnt = 32,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_31_off_bias_82_dma_init_out_0_16, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM5 <- 262144 */
    /* npuRAM4 <- 32768 */

    static const LL_Switch_InitTypeDef switch_init_in_16[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_31_subm_0 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_31_subm_0 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_31_subm_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_31_subm_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_31_add_0 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_31_add_0 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_31_mul_scale_79 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_31_off_bias_82 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_31_off_bias_82 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=16 */
    LL_Switch_Init(switch_init_in_16, 9);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_16_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_16_all_units, 10);

  }

  ec_trace_wait_epoch_end(0x1);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_16[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_31_subm_0 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_31_subm_0 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_31_subm_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_31_subm_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_31_add_0 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_31_add_0 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_31_mul_scale_79 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_31_off_bias_82 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_31_off_bias_82 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=16 */
    LL_Switch_Deinit(switch_deinit_in_16, 9);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_16_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_16_all_units, 10);

  }
  ec_trace_end_epoch(16);
  ec_trace_start_epoch(17);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_34 */
    static const LL_Convacc_InitTypeDef Conv2D_34_init17 = {
      .simd = 2,
      .fsub = -41,
      .accumulate = 0,
      .kfilt_tot = 32,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 3,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 96,
      .fHeight = 96,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 95,
      .top_crop = 0,
      .bot_crop = 95,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_34_init17);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_34_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_34_ca_pipe_1_init17 = {
      .simd = 2,
      .fsub = -41,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 32,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 3,
      .raw_o = 0,
      .fWidth = 96,
      .fHeight = 96,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 95,
      .top_crop = 0,
      .bot_crop = 95,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_34_ca_pipe_1_init17);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Conv2D_34_mul_scale_88 */
    static const LL_Arithacc_InitTypeDef Conv2D_34_mul_scale_88_init17 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 13,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 32,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 73536))) /* Equivalent hex offset = 0x11f40 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_34_mul_scale_88_init17);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_34_off_bias_91 */
    static const LL_Arithacc_InitTypeDef Conv2D_34_off_bias_91_init17 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 32,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 17517,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 65440))) /* Equivalent hex offset = 0xffa0 */},
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_34_off_bias_91_init17);


    /* Dma inputs units to cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_34 input ports=0 range=8[884736,1179648] */

    static const LL_Streng_TensorInitTypeDef Conv2D_34_dma_init_in_0_17 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_34_zero_off_out_86 */
      .offset_start = 884736,
      .offset_limit = 1179712,
      .frame_count = 0,
      .fwidth = 96,
      .fheight = 96,
      .batch_depth = 16,
      .batch_offset = 32,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_34_dma_init_in_0_17, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_34 input ports=1 range=5[1107008,1108032] */

    static const LL_Streng_TensorInitTypeDef Conv2D_34_dma_init_in_1_17 = {
      /* 32x1x1x32(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_34_weights */
      .offset_start = 1107008,
      .offset_end = 1107264,
      .offset_limit = 1108096,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_34_dma_init_in_1_17, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_34_ca_pipe_1 input ports=0 range=8[884736,1179648] */

    static const LL_Streng_TensorInitTypeDef Conv2D_34_ca_pipe_1_dma_init_in_0_17 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_34_zero_off_out_86_copy_in_6 ca pipe offset=1 */
      .offset_start = 884752,
      .offset_limit = 1179712,
      .frame_count = 0,
      .fwidth = 96,
      .fheight = 96,
      .batch_depth = 16,
      .batch_offset = 32,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_34_ca_pipe_1_dma_init_in_0_17, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM5 -> 524288 */
    /* npuRAM4 -> 65536 */
    /* octoFlash -> 1024 */

    /* Dma output units from cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_34_off_bias_91 output ports=0 range=8[294912,589824] */

    static const LL_Streng_TensorInitTypeDef Conv2D_34_off_bias_91_dma_init_out_0_17 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_34_off_bias_out_92 */
      .offset_start = 294912,
      .offset_limit = 589888,
      .frame_count = 0,
      .fwidth = 96,
      .fheight = 96,
      .batch_depth = 16,
      .batch_offset = 32,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 294912,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_34_off_bias_91_dma_init_out_0_17, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 131072 */
    /* npuRAM3 <- 163840 */

    static const LL_Switch_InitTypeDef switch_init_in_17[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_34 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_34 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_34_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_34_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_34_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_34_mul_scale_88 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_34_off_bias_91 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_34_off_bias_91 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=17 */
    LL_Switch_Init(switch_init_in_17, 8);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_17_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_17_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x1);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_17[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_34 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_34 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_34_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_34_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_34_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_34_mul_scale_88 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_34_off_bias_91 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_34_off_bias_91 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=17 */
    LL_Switch_Deinit(switch_deinit_in_17, 8);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_17_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_17_all_units, 8);

  }
  ec_trace_end_epoch(17);
  ec_trace_start_epoch(18);
  {
    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Add_37 */
    static const LL_Arithacc_InitTypeDef Add_37_init18 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 32,
      .batchDepth = 8,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 25925,
      .B_scalar = 32079,
      .C_scalar = -1898,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Add_37_init18);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Clip node=PReLU_40_3_clip_x */
    static const LL_Arithacc_InitTypeDef PReLU_40_3_clip_x_init18 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_CLIP,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 32,
      .batchDepth = 8,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = -128,
      .B_scalar = 0,
      .C_scalar = -25,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &PReLU_40_3_clip_x_init18);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=PReLU_40_3_mul_x */
    static const LL_Arithacc_InitTypeDef PReLU_40_3_mul_x_init18 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 32,
      .batchDepth = 8,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 75200))) /* Equivalent hex offset = 0x125c0 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_40_3_mul_x_init18);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=PReLU_40_3_mul_x_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef PReLU_40_3_mul_x_mul_sub2__init18 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 32,
      .batchDepth = 8,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16810,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 65952))) /* Equivalent hex offset = 0x101a0 */},
      .vec_precision = {8, 8, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &PReLU_40_3_mul_x_mul_sub2__init18);


    /* Dma inputs units to cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Add_37 input ports=0 range=8[0,294912] */

    static const LL_Streng_TensorInitTypeDef Add_37_dma_init_in_0_18 = {
      /* memory canonical to batch=8 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_30_out_0 */
      .offset_start = 0,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 96,
      .fheight = 96,
      .batch_depth = 8,
      .batch_offset = 32,
      .frame_offset = 8,
      .line_offset = 0,
      .loop_offset = 294912,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Add_37_dma_init_in_0_18, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Add_37 input ports=1 range=8[294912,589824] */

    static const LL_Streng_TensorInitTypeDef Add_37_dma_init_in_1_18 = {
      /* memory canonical to batch=8 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_36_out_0 */
      .offset_start = 294912,
      .offset_limit = 589888,
      .frame_count = 0,
      .fwidth = 96,
      .fheight = 96,
      .batch_depth = 8,
      .batch_offset = 32,
      .frame_offset = 8,
      .line_offset = 0,
      .loop_offset = 294912,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Add_37_dma_init_in_1_18, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 131072 */
    /* npuRAM3 -> 458752 */

    /* Dma output units from cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Add_37 output ports=0 range=8[589824,884736] */

    static const LL_Streng_TensorInitTypeDef Add_37_dma_init_out_0_18 = {
      /* to memory with batch=8 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Add_37_out_0 */
      .offset_start = 589824,
      .offset_end = 663552,
      .offset_limit = 884800,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 73728,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Add_37_dma_init_out_0_18, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_40_3_mul_x_mul_sub2_ output ports=0 range=8[884736,1179648] */

    static const LL_Streng_TensorInitTypeDef PReLU_40_3_mul_x_mul_sub2__dma_init_out_0_18 = {
      /* to memory with batch=8 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_40_3_mul_x_cp_in_7 */
      .offset_start = 884736,
      .offset_end = 958464,
      .offset_limit = 1179712,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 73728,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &PReLU_40_3_mul_x_mul_sub2__dma_init_out_0_18, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM5 <- 262144 */
    /* npuRAM4 <- 327680 */

    static const LL_Switch_InitTypeDef switch_init_in_18[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_37 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_37 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_37 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_40_3_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_40_3_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_40_3_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_40_3_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=18 */
    LL_Switch_Init(switch_init_in_18, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_18_all_units[] = {
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_18_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x180);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_18[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_37 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_37 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_37 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_40_3_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_40_3_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_40_3_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_40_3_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=18 */
    LL_Switch_Deinit(switch_deinit_in_18, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_18_all_units[] = {
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_18_all_units, 8);

  }
  ec_trace_end_epoch(18);
  ec_trace_start_epoch(19);
  {
    /* Unit= 17 [ACTIV_ACC_V2 1] */
    /* kind=Relu node=PReLU_40_3_relu_x */
    static const LL_Activacc_InitTypeDef PReLU_40_3_relu_x_init19 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 74208))) /* Equivalent hex offset = 0x121e0 */},
      .ROM1_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 69616))) /* Equivalent hex offset = 0x10ff0 */},
      .ROM0_nbytes = 32,
      .ROM1_nbytes = 108,
      .shift_b = 1,
      .shift_c = 7,
      .shift_norm = 8,
      .bwidth = 5,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(1, &PReLU_40_3_relu_x_init19);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=PReLU_40_3_add_x */
    static const LL_Arithacc_InitTypeDef PReLU_40_3_add_x_init19 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 5,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 32,
      .batchDepth = 8,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 29696,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_40_3_add_x_init19);


    /* Dma inputs units to cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_40_3_relu_x input ports=0 range=8[589824,884736] */

    static const LL_Streng_TensorInitTypeDef PReLU_40_3_relu_x_dma_init_in_0_19 = {
      /* from memory with batch=8 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_39_out_0 */
      .offset_start = 589824,
      .offset_end = 663552,
      .offset_limit = 884800,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 73728,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &PReLU_40_3_relu_x_dma_init_in_0_19, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_40_3_add_x input ports=1 range=8[884736,1179648] */

    static const LL_Streng_TensorInitTypeDef PReLU_40_3_add_x_dma_init_in_1_19 = {
      /* from memory with batch=8 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_40_3_mul_x */
      .offset_start = 884736,
      .offset_end = 958464,
      .offset_limit = 1179712,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 73728,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &PReLU_40_3_add_x_dma_init_in_1_19, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM5 -> 262144 */
    /* npuRAM4 -> 327680 */

    /* Dma output units from cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_40_3_add_x output ports=0 range=8[0,294912] */

    static const LL_Streng_TensorInitTypeDef PReLU_40_3_add_x_dma_init_out_0_19 = {
      /* to memory canonical from batch=8 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_40_out_0 */
      .offset_start = 0,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 96,
      .fheight = 96,
      .batch_depth = 8,
      .batch_offset = 32,
      .frame_offset = 8,
      .line_offset = 0,
      .loop_offset = 294912,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &PReLU_40_3_add_x_dma_init_out_0_19, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 294912 */

    static const LL_Switch_InitTypeDef switch_init_in_19[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_40_3_relu_x IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_40_3_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_40_3_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_40_3_add_x OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=19 */
    LL_Switch_Init(switch_init_in_19, 4);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_19_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_19_all_units, 5);

  }

  ec_trace_wait_epoch_end(0x40);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_19[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_40_3_relu_x IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_40_3_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_40_3_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_40_3_add_x OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=19 */
    LL_Switch_Deinit(switch_deinit_in_19, 4);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_19_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_19_all_units, 5);

  }
  ec_trace_end_epoch(19);
  ec_trace_start_epoch(20);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Conv2D_41_subm_1_conv_identity */
    /* node=Conv2D_41_subm_1_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_41_subm_1_conv_identity input ports=0 range=8[0,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_41_subm_1_conv_identity_dma_init_in_0_20 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1627_copy_in_131 */
      .offset_start = 0,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 96,
      .fheight = 96,
      .batch_depth = 1,
      .batch_offset = 32,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 294912,
      .frame_loop_cnt = 32,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_41_subm_1_conv_identity_dma_init_in_0_20, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 294912 */

    /* Dma output units from cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_41_subm_1_conv_identity output ports=0 range=8[589824,884736] */

    static const LL_Streng_TensorInitTypeDef Conv2D_41_subm_1_conv_identity_dma_init_out_0_20 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_40_out_0_cp_in_131 */
      .offset_start = 589824,
      .offset_end = 599040,
      .offset_limit = 884800,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 9216,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_41_subm_1_conv_identity_dma_init_out_0_20, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 294912 */

    static const LL_Switch_InitTypeDef switch_init_in_20[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_41_subm_1_conv_identity OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
    };


    /* epoch=20 */
    LL_Switch_Init(switch_init_in_20, 1);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_20_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_20_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x20);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_20[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_41_subm_1_conv_identity OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
    };


    /* epoch=20 */
    LL_Switch_Deinit(switch_deinit_in_20, 1);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_20_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_20_all_units, 2);

  }
  ec_trace_end_epoch(20);
  ec_trace_start_epoch(21);
  {
    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_41_subm_0 */
    static const LL_Convacc_InitTypeDef Conv2D_41_subm_0_init21 = {
      .simd = 2,
      .fsub = -58,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 96,
      .fHeight = 96,
      .kernelWidth = 5,
      .kernelHeight = 3,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 2,
      .right_padding = 2,
      .top_padding = 2,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 95,
      .top_crop = 0,
      .bot_crop = 95,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_41_subm_0_init21);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_41_subm_1 */
    static const LL_Convacc_InitTypeDef Conv2D_41_subm_1_init21 = {
      .simd = 2,
      .fsub = -58,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 96,
      .fHeight = 96,
      .kernelWidth = 5,
      .kernelHeight = 2,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 2,
      .right_padding = 2,
      .top_padding = 0,
      .bot_padding = 2,
      .left_crop = 0,
      .right_crop = 95,
      .top_crop = 1,
      .bot_crop = 95,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_41_subm_1_init21);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_41_add_0 */
    static const LL_Arithacc_InitTypeDef Conv2D_41_add_0_init21 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 32,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_41_add_0_init21);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Conv2D_41_mul_scale_97 */
    static const LL_Arithacc_InitTypeDef Conv2D_41_mul_scale_97_init21 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 12,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 32,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 73600))) /* Equivalent hex offset = 0x11f80 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_41_mul_scale_97_init21);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Conv2D_41_off_bias_100 */
    static const LL_Arithacc_InitTypeDef Conv2D_41_off_bias_100_init21 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 32,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 30794,
      .B_scalar = -368,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_41_off_bias_100_init21);


    /* Dma inputs units to cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_41_subm_0 input ports=0 range=8[589824,884736] */

    static const LL_Streng_TensorInitTypeDef Conv2D_41_subm_0_dma_init_in_0_21 = {
      /* 96x96x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_41_zero_off_out_95 */
      .offset_start = 589824,
      .offset_end = 599040,
      .offset_limit = 884800,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 9216,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_41_subm_0_dma_init_in_0_21, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_41_subm_0 input ports=1 range=5[1119456,1119936] */

    static const LL_Streng_TensorInitTypeDef Conv2D_41_subm_0_dma_init_in_1_21 = {
      /* 32x5x3x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_41_weights_submask_0_0_0_0_32_1_3_5_625 */
      .offset_start = 1119456,
      .offset_end = 1119936,
      .offset_limit = 1120000,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_41_subm_0_dma_init_in_1_21, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_41_subm_1 input ports=0 range=8[589824,884736] */

    static const LL_Streng_TensorInitTypeDef Conv2D_41_subm_1_dma_init_in_0_21 = {
      /* 96x96x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1627 */
      .offset_start = 589824,
      .offset_end = 599040,
      .offset_limit = 884800,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 9216,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_41_subm_1_dma_init_in_0_21, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_41_subm_1 input ports=1 range=5[1121376,1121696] */

    static const LL_Streng_TensorInitTypeDef Conv2D_41_subm_1_dma_init_in_1_21 = {
      /* 32x5x2x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_41_weights_submask_0_0_3_0_32_1_2_5_626 */
      .offset_start = 1121376,
      .offset_end = 1121696,
      .offset_limit = 1121760,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_41_subm_1_dma_init_in_1_21, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 589824 */
    /* octoFlash -> 800 */

    /* Dma output units from cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_41_off_bias_100 output ports=0 range=8[884736,1179648] */

    static const LL_Streng_TensorInitTypeDef Conv2D_41_off_bias_100_dma_init_out_0_21 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_41_off_bias_out_101 */
      .offset_start = 884736,
      .offset_limit = 1179712,
      .frame_count = 0,
      .fwidth = 96,
      .fheight = 96,
      .batch_depth = 1,
      .batch_offset = 32,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 294912,
      .frame_loop_cnt = 32,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_41_off_bias_100_dma_init_out_0_21, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM5 <- 262144 */
    /* npuRAM4 <- 32768 */

    static const LL_Switch_InitTypeDef switch_init_in_21[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_41_subm_0 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_41_subm_0 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_41_subm_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_41_subm_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_41_add_0 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_41_add_0 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_41_mul_scale_97 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_41_off_bias_100 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_41_off_bias_100 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=21 */
    LL_Switch_Init(switch_init_in_21, 9);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_21_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_21_all_units, 10);

  }

  ec_trace_wait_epoch_end(0x2);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_21[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_41_subm_0 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_41_subm_0 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_41_subm_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_41_subm_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_41_add_0 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_41_add_0 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_41_mul_scale_97 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_41_off_bias_100 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_41_off_bias_100 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=21 */
    LL_Switch_Deinit(switch_deinit_in_21, 9);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_21_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_21_all_units, 10);

  }
  ec_trace_end_epoch(21);
  ec_trace_start_epoch(22);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_44 */
    static const LL_Convacc_InitTypeDef Conv2D_44_init22 = {
      .simd = 2,
      .fsub = -23,
      .accumulate = 0,
      .kfilt_tot = 32,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 2,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 96,
      .fHeight = 96,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 95,
      .top_crop = 0,
      .bot_crop = 95,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_44_init22);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_44_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_44_ca_pipe_1_init22 = {
      .simd = 2,
      .fsub = -23,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 32,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 2,
      .raw_o = 0,
      .fWidth = 96,
      .fHeight = 96,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 95,
      .top_crop = 0,
      .bot_crop = 95,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_44_ca_pipe_1_init22);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Conv2D_44_mul_scale_106 */
    static const LL_Arithacc_InitTypeDef Conv2D_44_mul_scale_106_init22 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 13,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 32,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 73664))) /* Equivalent hex offset = 0x11fc0 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_44_mul_scale_106_init22);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_44_off_bias_109 */
    static const LL_Arithacc_InitTypeDef Conv2D_44_off_bias_109_init22 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 32,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 22820,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 65568))) /* Equivalent hex offset = 0x10020 */},
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_44_off_bias_109_init22);


    /* Dma inputs units to cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_44 input ports=0 range=8[884736,1179648] */

    static const LL_Streng_TensorInitTypeDef Conv2D_44_dma_init_in_0_22 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_44_zero_off_out_104 */
      .offset_start = 884736,
      .offset_limit = 1179712,
      .frame_count = 0,
      .fwidth = 96,
      .fheight = 96,
      .batch_depth = 16,
      .batch_offset = 32,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_44_dma_init_in_0_22, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_44 input ports=1 range=5[1108032,1109056] */

    static const LL_Streng_TensorInitTypeDef Conv2D_44_dma_init_in_1_22 = {
      /* 32x1x1x32(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_44_weights */
      .offset_start = 1108032,
      .offset_end = 1108288,
      .offset_limit = 1109120,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_44_dma_init_in_1_22, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_44_ca_pipe_1 input ports=0 range=8[884736,1179648] */

    static const LL_Streng_TensorInitTypeDef Conv2D_44_ca_pipe_1_dma_init_in_0_22 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_44_zero_off_out_104_copy_in_8 ca pipe offset=1 */
      .offset_start = 884752,
      .offset_limit = 1179712,
      .frame_count = 0,
      .fwidth = 96,
      .fheight = 96,
      .batch_depth = 16,
      .batch_offset = 32,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_44_ca_pipe_1_dma_init_in_0_22, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM5 -> 524288 */
    /* npuRAM4 -> 65536 */
    /* octoFlash -> 1024 */

    /* Dma output units from cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_44_off_bias_109 output ports=0 range=8[294912,589824] */

    static const LL_Streng_TensorInitTypeDef Conv2D_44_off_bias_109_dma_init_out_0_22 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_44_off_bias_out_110 */
      .offset_start = 294912,
      .offset_limit = 589888,
      .frame_count = 0,
      .fwidth = 96,
      .fheight = 96,
      .batch_depth = 16,
      .batch_offset = 32,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 294912,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_44_off_bias_109_dma_init_out_0_22, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 131072 */
    /* npuRAM3 <- 163840 */

    static const LL_Switch_InitTypeDef switch_init_in_22[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_44 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_44 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_44_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_44_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_44_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_44_mul_scale_106 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_44_off_bias_109 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_44_off_bias_109 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=22 */
    LL_Switch_Init(switch_init_in_22, 8);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_22_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_22_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x1);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_22[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_44 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_44 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_44_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_44_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_44_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_44_mul_scale_106 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_44_off_bias_109 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_44_off_bias_109 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=22 */
    LL_Switch_Deinit(switch_deinit_in_22, 8);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_22_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_22_all_units, 8);

  }
  ec_trace_end_epoch(22);
  ec_trace_start_epoch(23);
  {
    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Add_47 */
    static const LL_Arithacc_InitTypeDef Add_47_init23 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 1,
      .C_shift = 5,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 32,
      .batchDepth = 8,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 17091,
      .B_scalar = 31173,
      .C_scalar = 21984,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Add_47_init23);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Clip node=PReLU_50_4_clip_x */
    static const LL_Arithacc_InitTypeDef PReLU_50_4_clip_x_init23 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_CLIP,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 32,
      .batchDepth = 8,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = -128,
      .B_scalar = 0,
      .C_scalar = 30,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &PReLU_50_4_clip_x_init23);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=PReLU_50_4_mul_x */
    static const LL_Arithacc_InitTypeDef PReLU_50_4_mul_x_init23 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 32,
      .batchDepth = 8,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 75232))) /* Equivalent hex offset = 0x125e0 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_50_4_mul_x_init23);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Sub node=PReLU_50_4_mul_x_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef PReLU_50_4_mul_x_mul_sub2__init23 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 32,
      .batchDepth = 8,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 20877,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 66080))) /* Equivalent hex offset = 0x10220 */},
      .vec_precision = {8, 8, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &PReLU_50_4_mul_x_mul_sub2__init23);


    /* Dma inputs units to cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Add_47 input ports=0 range=8[0,294912] */

    static const LL_Streng_TensorInitTypeDef Add_47_dma_init_in_0_23 = {
      /* memory canonical to batch=8 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_40_out_0 */
      .offset_start = 0,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 96,
      .fheight = 96,
      .batch_depth = 8,
      .batch_offset = 32,
      .frame_offset = 8,
      .line_offset = 0,
      .loop_offset = 294912,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Add_47_dma_init_in_0_23, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Add_47 input ports=1 range=8[294912,589824] */

    static const LL_Streng_TensorInitTypeDef Add_47_dma_init_in_1_23 = {
      /* memory canonical to batch=8 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_46_out_0 */
      .offset_start = 294912,
      .offset_limit = 589888,
      .frame_count = 0,
      .fwidth = 96,
      .fheight = 96,
      .batch_depth = 8,
      .batch_offset = 32,
      .frame_offset = 8,
      .line_offset = 0,
      .loop_offset = 294912,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Add_47_dma_init_in_1_23, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 131072 */
    /* npuRAM3 -> 458752 */

    /* Dma output units from cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Add_47 output ports=0 range=8[589824,884736] */

    static const LL_Streng_TensorInitTypeDef Add_47_dma_init_out_0_23 = {
      /* to memory with batch=8 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Add_47_out_0 */
      .offset_start = 589824,
      .offset_end = 663552,
      .offset_limit = 884800,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 73728,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Add_47_dma_init_out_0_23, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_50_4_mul_x_mul_sub2_ output ports=0 range=8[884736,1179648] */

    static const LL_Streng_TensorInitTypeDef PReLU_50_4_mul_x_mul_sub2__dma_init_out_0_23 = {
      /* to memory with batch=8 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_50_4_mul_x_cp_in_9 */
      .offset_start = 884736,
      .offset_end = 958464,
      .offset_limit = 1179712,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 73728,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &PReLU_50_4_mul_x_mul_sub2__dma_init_out_0_23, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM5 <- 262144 */
    /* npuRAM4 <- 327680 */

    static const LL_Switch_InitTypeDef switch_init_in_23[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_47 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_47 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_47 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_50_4_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_50_4_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_50_4_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_50_4_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=23 */
    LL_Switch_Init(switch_init_in_23, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_23_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_23_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x48);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_23[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_47 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_47 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_47 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_50_4_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_50_4_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_50_4_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_50_4_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=23 */
    LL_Switch_Deinit(switch_deinit_in_23, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_23_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_23_all_units, 8);

  }
  ec_trace_end_epoch(23);
  ec_trace_start_epoch(24);
  {
    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Relu node=PReLU_50_4_relu_x */
    static const LL_Activacc_InitTypeDef PReLU_50_4_relu_x_init24 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 74240))) /* Equivalent hex offset = 0x12200 */},
      .ROM1_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 69728))) /* Equivalent hex offset = 0x11060 */},
      .ROM0_nbytes = 32,
      .ROM1_nbytes = 108,
      .shift_b = 0,
      .shift_c = 7,
      .shift_norm = 8,
      .bwidth = 5,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &PReLU_50_4_relu_x_init24);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=PReLU_50_4_add_x */
    static const LL_Arithacc_InitTypeDef PReLU_50_4_add_x_init24 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 6,
      .fWidth = 96,
      .fHeight = 96,
      .fChannels = 32,
      .batchDepth = 8,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = -24832,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_50_4_add_x_init24);


    /* Unit= 22 [POOL_ACC_V2 0] */
    /* kind=MaxPool node=MaxPool_51 */
    static const LL_Poolacc_InitTypeDef MaxPool_51_init24 = {
      .operation = POOL_MAX,
      .avgnopad = 0,
      .inputX = 96,
      .inputY = 96,
      .outputX = 48,
      .outputY = 48,
      .poolWinX = 2,
      .poolWinY = 2,
      .strideX = 2,
      .strideY = 2,
      .topCrop = 0,
      .bottomCrop = 95,
      .leftCrop = 0,
      .rightCrop = 95,
      .topPad = 0,
      .bottomPad = 0,
      .leftPad = 0,
      .rightPad = 0,
      .batchSize = 8,
      .shift_f = 0,
      .shift_o = 0,
      .dualLine = 1,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .mulval = 0,
      .pad_val_en = 0,
      .pad_val = 0,
    };

    /* Unit=POOL_ACC_V2 */
    LL_Poolacc_Init(0, &MaxPool_51_init24);


    /* Dma inputs units to cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_50_4_relu_x input ports=0 range=8[589824,884736] */

    static const LL_Streng_TensorInitTypeDef PReLU_50_4_relu_x_dma_init_in_0_24 = {
      /* from memory with batch=8 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_49_out_0 */
      .offset_start = 589824,
      .offset_end = 663552,
      .offset_limit = 884800,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 73728,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &PReLU_50_4_relu_x_dma_init_in_0_24, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_50_4_add_x input ports=1 range=8[884736,1179648] */

    static const LL_Streng_TensorInitTypeDef PReLU_50_4_add_x_dma_init_in_1_24 = {
      /* from memory with batch=8 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_50_4_mul_x */
      .offset_start = 884736,
      .offset_end = 958464,
      .offset_limit = 1179712,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 73728,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &PReLU_50_4_add_x_dma_init_in_1_24, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM5 -> 262144 */
    /* npuRAM4 -> 327680 */

    /* Dma output units from cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_50_4_add_x output ports=0 range=8[0,294912] */

    static const LL_Streng_TensorInitTypeDef PReLU_50_4_add_x_dma_init_out_0_24 = {
      /* to memory canonical from batch=8 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_50_out_0 */
      .offset_start = 0,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 96,
      .fheight = 96,
      .batch_depth = 8,
      .batch_offset = 32,
      .frame_offset = 8,
      .line_offset = 0,
      .loop_offset = 294912,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &PReLU_50_4_add_x_dma_init_out_0_24, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=MaxPool_51 output ports=0 range=8[294912,368640] */

    static const LL_Streng_TensorInitTypeDef MaxPool_51_dma_init_out_0_24 = {
      /* to memory canonical from batch=8 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* MaxPool_51_out_0 */
      .offset_start = 294912,
      .offset_limit = 368704,
      .frame_count = 0,
      .fwidth = 48,
      .fheight = 48,
      .batch_depth = 8,
      .batch_offset = 32,
      .frame_offset = 8,
      .line_offset = 0,
      .loop_offset = 73728,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &MaxPool_51_dma_init_out_0_24, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 368640 */

    static const LL_Switch_InitTypeDef switch_init_in_24[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_50_4_relu_x IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_50_4_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_50_4_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_50_4_add_x OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, POOL, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_51 IN: in unit=POOL_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, POOL, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_51 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=POOL_ACC_V2 0 out port=0 */
    };


    /* epoch=24 */
    LL_Switch_Init(switch_init_in_24, 6);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_24_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {POOL, 0} }, /* POOL_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_24_all_units, 7);

  }

  ec_trace_wait_epoch_end(0x300);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_24[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_50_4_relu_x IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_50_4_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_50_4_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_50_4_add_x OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, POOL, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_51 IN: in unit=POOL_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, POOL, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_51 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=POOL_ACC_V2 0 out port=0 */
    };


    /* epoch=24 */
    LL_Switch_Deinit(switch_deinit_in_24, 6);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_24_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {POOL, 0} }, /* POOL_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_24_all_units, 7);

  }
  ec_trace_end_epoch(24);
  ec_trace_end_blob("_ec_blob_1");
}

void trace_ec__ec_blob_26(void) {
  ec_trace_start_blob("_ec_blob_26");
  ec_trace_start_epoch(26);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Pad_53_conv_identity */
    /* node=Pad_53_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Conv2D_55_subm_1_conv_identity */
    /* node=Conv2D_55_subm_1_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Pad_53_conv_identity input ports=0 range=8[589824,663552] */

    static const LL_Streng_TensorInitTypeDef Pad_53_conv_identity_dma_init_in_0_26 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Transpose_52_out_0_copy_in_133 */
      .offset_start = 589824,
      .offset_limit = 663616,
      .frame_count = 0,
      .fwidth = 48,
      .fheight = 32,
      .batch_depth = 1,
      .batch_offset = 48,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 73728,
      .frame_loop_cnt = 48,
      .frame_tot_cnt = 48,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Pad_53_conv_identity_dma_init_in_0_26, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_55_subm_1_conv_identity input ports=0 range=8[0,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_55_subm_1_conv_identity_dma_init_in_0_26 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1634_copy_in_132 */
      .offset_start = 0,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 96,
      .fheight = 96,
      .batch_depth = 1,
      .batch_offset = 32,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 294912,
      .frame_loop_cnt = 32,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_55_subm_1_conv_identity_dma_init_in_0_26, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 73728 */
    /* npuRAM3 -> 294912 */

    /* Dma output units from cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Pad_53_conv_identity output ports=0 range=8[663552,737280] */

    static const LL_Streng_TensorInitTypeDef Pad_53_conv_identity_dma_init_out_0_26 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Transpose_52_out_0_cp_in_133 */
      .offset_start = 663552,
      .offset_end = 665088,
      .offset_limit = 737344,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1536,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 48,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Pad_53_conv_identity_dma_init_out_0_26, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_55_subm_1_conv_identity output ports=0 range=8[294912,589824] */

    static const LL_Streng_TensorInitTypeDef Conv2D_55_subm_1_conv_identity_dma_init_out_0_26 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_50_out_0_cp_in_132 */
      .offset_start = 294912,
      .offset_end = 304128,
      .offset_limit = 589888,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 9216,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_55_subm_1_conv_identity_dma_init_out_0_26, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 204800 */
    /* npuRAM3 <- 163840 */

    static const LL_Switch_InitTypeDef switch_init_in_26[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Pad_53_conv_identity OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_55_subm_1_conv_identity OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
    };


    /* epoch=26 */
    LL_Switch_Init(switch_init_in_26, 2);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_26_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_26_all_units, 4);

  }

  ec_trace_wait_epoch_end(0x81);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_26[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Pad_53_conv_identity OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_55_subm_1_conv_identity OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
    };


    /* epoch=26 */
    LL_Switch_Deinit(switch_deinit_in_26, 2);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_26_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_26_all_units, 4);

  }
  ec_trace_end_epoch(26);
  ec_trace_start_epoch(27);
  {
    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Pad_53 */
    static const LL_Convacc_InitTypeDef Pad_53_init27 = {
      .simd = 1,
      .fsub = 0,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 97,
      .inbytes_f = 1,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .raw_o = 0,
      .fWidth = 48,
      .fHeight = 32,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 32,
      .left_crop = 0,
      .right_crop = 47,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Pad_53_init27);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_55_subm_0 */
    static const LL_Convacc_InitTypeDef Conv2D_55_subm_0_init27 = {
      .simd = 2,
      .fsub = 97,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 5,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 5,
      .raw_o = 0,
      .fWidth = 96,
      .fHeight = 96,
      .kernelWidth = 5,
      .kernelHeight = 3,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 2,
      .vstride = 2,
      .left_padding = 1,
      .right_padding = 2,
      .top_padding = 1,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 95,
      .top_crop = 0,
      .bot_crop = 95,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_55_subm_0_init27);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_55_subm_1 */
    static const LL_Convacc_InitTypeDef Conv2D_55_subm_1_init27 = {
      .simd = 2,
      .fsub = 97,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 5,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 5,
      .raw_o = 0,
      .fWidth = 96,
      .fHeight = 96,
      .kernelWidth = 5,
      .kernelHeight = 2,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 2,
      .vstride = 2,
      .left_padding = 1,
      .right_padding = 2,
      .top_padding = 0,
      .bot_padding = 2,
      .left_crop = 0,
      .right_crop = 95,
      .top_crop = 2,
      .bot_crop = 95,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_55_subm_1_init27);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_55_add_0 */
    static const LL_Arithacc_InitTypeDef Conv2D_55_add_0_init27 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 32,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_55_add_0_init27);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Conv2D_55_mul_scale_115 */
    static const LL_Arithacc_InitTypeDef Conv2D_55_mul_scale_115_init27 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 10,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 32,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 73728))) /* Equivalent hex offset = 0x12000 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_55_mul_scale_115_init27);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Conv2D_55_off_bias_118 */
    static const LL_Arithacc_InitTypeDef Conv2D_55_off_bias_118_init27 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 32,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 23153,
      .B_scalar = -432,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_55_off_bias_118_init27);


    /* Dma inputs units to cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Pad_53 input ports=0 range=8[663552,737280] */

    static const LL_Streng_TensorInitTypeDef Pad_53_dma_init_in_0_27 = {
      /* 48x32x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Transpose_52_out_0 */
      .offset_start = 663552,
      .offset_end = 665088,
      .offset_limit = 737344,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 1536,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 48,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Pad_53_dma_init_in_0_27, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Pad_53 input ports=1 range=5[1122272,1122320] */

    static const LL_Streng_TensorInitTypeDef Pad_53_dma_init_in_1_27 = {
      /* 48x1x1x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Pad_53_pad_kern_235 */
      .offset_start = 1122272,
      .offset_end = 1122320,
      .offset_limit = 1122384,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Pad_53_dma_init_in_1_27, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_55_subm_0 input ports=0 range=8[294912,589824] */

    static const LL_Streng_TensorInitTypeDef Conv2D_55_subm_0_dma_init_in_0_27 = {
      /* 96x96x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_55_zero_off_out_113 */
      .offset_start = 294912,
      .offset_end = 304128,
      .offset_limit = 589888,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 9216,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_55_subm_0_dma_init_in_0_27, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_55_subm_0 input ports=1 range=5[1119936,1120416] */

    static const LL_Streng_TensorInitTypeDef Conv2D_55_subm_0_dma_init_in_1_27 = {
      /* 32x5x3x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_55_weights_submask_0_0_0_0_32_1_3_5_627 */
      .offset_start = 1119936,
      .offset_end = 1120416,
      .offset_limit = 1120480,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_55_subm_0_dma_init_in_1_27, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_55_subm_1 input ports=0 range=8[294912,589824] */

    static const LL_Streng_TensorInitTypeDef Conv2D_55_subm_1_dma_init_in_0_27 = {
      /* 96x96x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1634 */
      .offset_start = 294912,
      .offset_end = 304128,
      .offset_limit = 589888,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 9216,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_55_subm_1_dma_init_in_0_27, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_55_subm_1 input ports=1 range=5[1121696,1122016] */

    static const LL_Streng_TensorInitTypeDef Conv2D_55_subm_1_dma_init_in_1_27 = {
      /* 32x5x2x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_55_weights_submask_0_0_3_0_32_1_2_5_628 */
      .offset_start = 1121696,
      .offset_end = 1122016,
      .offset_limit = 1122080,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_55_subm_1_dma_init_in_1_27, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 335872 */
    /* npuRAM3 -> 327680 */
    /* octoFlash -> 848 */

    /* Dma output units from cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Pad_53 output ports=0 range=8[0,147456] */

    static const LL_Streng_TensorInitTypeDef Pad_53_dma_init_out_0_27 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Pad_53_out_0 */
      .offset_start = 0,
      .offset_end = 3072,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 3072,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 48,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Pad_53_dma_init_out_0_27, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_55_off_bias_118 output ports=0 range=8[589824,663552] */

    static const LL_Streng_TensorInitTypeDef Conv2D_55_off_bias_118_dma_init_out_0_27 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_55_off_bias_out_119 */
      .offset_start = 589824,
      .offset_limit = 663616,
      .frame_count = 0,
      .fwidth = 48,
      .fheight = 48,
      .batch_depth = 1,
      .batch_offset = 32,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 73728,
      .frame_loop_cnt = 32,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_55_off_bias_118_dma_init_out_0_27, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 73728 */
    /* npuRAM3 <- 147456 */

    static const LL_Switch_InitTypeDef switch_init_in_27[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Pad_53 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Pad_53 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Pad_53 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_55_subm_0 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_55_subm_0 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_55_subm_1 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_55_subm_1 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_55_add_0 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_55_add_0 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_55_mul_scale_115 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_55_off_bias_118 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_55_off_bias_118 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=27 */
    LL_Switch_Init(switch_init_in_27, 12);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_27_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_27_all_units, 14);

  }

  ec_trace_wait_epoch_end(0x88);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_27[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Pad_53 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Pad_53 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Pad_53 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_55_subm_0 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_55_subm_0 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_55_subm_1 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_55_subm_1 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_55_add_0 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_55_add_0 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_55_mul_scale_115 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_55_off_bias_118 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_55_off_bias_118 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=27 */
    LL_Switch_Deinit(switch_deinit_in_27, 12);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_27_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_27_all_units, 14);

  }
  ec_trace_end_epoch(27);
  ec_trace_start_epoch(28);
  {
    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_58 */
    static const LL_Convacc_InitTypeDef Conv2D_58_init28 = {
      .simd = 2,
      .fsub = -27,
      .accumulate = 0,
      .kfilt_tot = 32,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 3,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 48,
      .fHeight = 48,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 47,
      .top_crop = 0,
      .bot_crop = 47,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_58_init28);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_58_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_58_ca_pipe_1_init28 = {
      .simd = 2,
      .fsub = -27,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 32,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 3,
      .raw_o = 0,
      .fWidth = 48,
      .fHeight = 48,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 47,
      .top_crop = 0,
      .bot_crop = 47,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_58_ca_pipe_1_init28);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Conv2D_58_mul_scale_124 */
    static const LL_Arithacc_InitTypeDef Conv2D_58_mul_scale_124_init28 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 13,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 66976))) /* Equivalent hex offset = 0x105a0 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_58_mul_scale_124_init28);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_58_off_bias_127 */
    static const LL_Arithacc_InitTypeDef Conv2D_58_off_bias_127_init28 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 19205,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 55472))) /* Equivalent hex offset = 0xd8b0 */},
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_58_off_bias_127_init28);


    /* Dma inputs units to cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_58 input ports=0 range=8[589824,663552] */

    static const LL_Streng_TensorInitTypeDef Conv2D_58_dma_init_in_0_28 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_58_zero_off_out_122 */
      .offset_start = 589824,
      .offset_limit = 663616,
      .frame_count = 0,
      .fwidth = 48,
      .fheight = 48,
      .batch_depth = 16,
      .batch_offset = 32,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_58_dma_init_in_0_28, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_58 input ports=1 range=5[1077536,1079584] */

    static const LL_Streng_TensorInitTypeDef Conv2D_58_dma_init_in_1_28 = {
      /* 64x1x1x32(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_58_weights */
      .offset_start = 1077536,
      .offset_end = 1077792,
      .offset_limit = 1079648,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_58_dma_init_in_1_28, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_58_ca_pipe_1 input ports=0 range=8[589824,663552] */

    static const LL_Streng_TensorInitTypeDef Conv2D_58_ca_pipe_1_dma_init_in_0_28 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_58_zero_off_out_122_copy_in_11 ca pipe offset=1 */
      .offset_start = 589840,
      .offset_limit = 663616,
      .frame_count = 0,
      .fwidth = 48,
      .fheight = 48,
      .batch_depth = 16,
      .batch_offset = 32,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_58_ca_pipe_1_dma_init_in_0_28, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 294912 */
    /* octoFlash -> 2048 */

    /* Dma output units from cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_58_off_bias_127 output ports=0 range=8[147456,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_58_off_bias_127_dma_init_out_0_28 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_58_off_bias_out_128 */
      .offset_start = 147456,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 48,
      .fheight = 48,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 147456,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_58_off_bias_127_dma_init_out_0_28, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 147456 */

    static const LL_Switch_InitTypeDef switch_init_in_28[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_58 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_58 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_58_ca_pipe_1 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_58_ca_pipe_1 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_58_ca_pipe_1 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_58_mul_scale_124 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_58_off_bias_127 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_58_off_bias_127 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=28 */
    LL_Switch_Init(switch_init_in_28, 8);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_28_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_28_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x4);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_28[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_58 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_58 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_58_ca_pipe_1 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_58_ca_pipe_1 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_58_ca_pipe_1 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_58_mul_scale_124 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_58_off_bias_127 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_58_off_bias_127 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=28 */
    LL_Switch_Deinit(switch_deinit_in_28, 8);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_28_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_28_all_units, 8);

  }
  ec_trace_end_epoch(28);
  ec_trace_end_blob("_ec_blob_26");
}

void trace_ec__ec_blob_30(void) {
  ec_trace_start_blob("_ec_blob_30");
  ec_trace_start_epoch(30);
  {
    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Add_61 */
    static const LL_Arithacc_InitTypeDef Add_61_init30 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 13,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 2,
      .C_shift = 7,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 64,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 21730,
      .B_scalar = 30431,
      .C_scalar = -18287,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Add_61_init30);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Clip node=PReLU_64_5_clip_x */
    static const LL_Arithacc_InitTypeDef PReLU_64_5_clip_x_init30 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_CLIP,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 64,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = -128,
      .B_scalar = 0,
      .C_scalar = -8,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &PReLU_64_5_clip_x_init30);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=PReLU_64_5_mul_x */
    static const LL_Arithacc_InitTypeDef PReLU_64_5_mul_x_init30 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 64,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 73792))) /* Equivalent hex offset = 0x12040 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_64_5_mul_x_init30);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=PReLU_64_5_mul_x_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef PReLU_64_5_mul_x_mul_sub2__init30 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 64,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 23648,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 54192))) /* Equivalent hex offset = 0xd3b0 */},
      .vec_precision = {8, 8, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &PReLU_64_5_mul_x_mul_sub2__init30);


    /* Dma inputs units to cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Add_61 input ports=0 range=8[294912,442368] */

    static const LL_Streng_TensorInitTypeDef Add_61_dma_init_in_0_30 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Transpose_54_out_0 */
      .offset_start = 294912,
      .offset_end = 297216,
      .offset_limit = 442432,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Add_61_dma_init_in_0_30, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Add_61 input ports=1 range=8[147456,294912] */

    static const LL_Streng_TensorInitTypeDef Add_61_dma_init_in_1_30 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_60_out_0 */
      .offset_start = 147456,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 48,
      .fheight = 48,
      .batch_depth = 1,
      .batch_offset = 64,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 147456,
      .frame_loop_cnt = 64,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Add_61_dma_init_in_1_30, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 294912 */

    /* Dma output units from cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Add_61 output ports=0 range=8[442368,589824] */

    static const LL_Streng_TensorInitTypeDef Add_61_dma_init_out_0_30 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Add_61_out_0 */
      .offset_start = 442368,
      .offset_end = 444672,
      .offset_limit = 589888,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Add_61_dma_init_out_0_30, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_64_5_mul_x_mul_sub2_ output ports=0 range=8[589824,737280] */

    static const LL_Streng_TensorInitTypeDef PReLU_64_5_mul_x_mul_sub2__dma_init_out_0_30 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_64_5_mul_x_cp_in_12 */
      .offset_start = 589824,
      .offset_end = 592128,
      .offset_limit = 737344,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &PReLU_64_5_mul_x_mul_sub2__dma_init_out_0_30, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 278528 */
    /* npuRAM3 <- 16384 */

    static const LL_Switch_InitTypeDef switch_init_in_30[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_61 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_61 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_61 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_64_5_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_64_5_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_64_5_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_64_5_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=30 */
    LL_Switch_Init(switch_init_in_30, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_30_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_30_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x44);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_30[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_61 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_61 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_61 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_64_5_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_64_5_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_64_5_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_64_5_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=30 */
    LL_Switch_Deinit(switch_deinit_in_30, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_30_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_30_all_units, 8);

  }
  ec_trace_end_epoch(30);
  ec_trace_start_epoch(31);
  {
    /* Unit= 17 [ACTIV_ACC_V2 1] */
    /* kind=Relu node=PReLU_64_5_relu_x */
    static const LL_Activacc_InitTypeDef PReLU_64_5_relu_x_init31 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 74272))) /* Equivalent hex offset = 0x12220 */},
      .ROM1_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 69840))) /* Equivalent hex offset = 0x110d0 */},
      .ROM0_nbytes = 32,
      .ROM1_nbytes = 108,
      .shift_b = 0,
      .shift_c = 7,
      .shift_norm = 8,
      .bwidth = 5,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(1, &PReLU_64_5_relu_x_init31);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=PReLU_64_5_add_x */
    static const LL_Arithacc_InitTypeDef PReLU_64_5_add_x_init31 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 3,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 64,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = -32768,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_64_5_add_x_init31);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_65_subm_0 */
    static const LL_Convacc_InitTypeDef Conv2D_65_subm_0_init31 = {
      .simd = 2,
      .fsub = 16,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 48,
      .fHeight = 48,
      .kernelWidth = 5,
      .kernelHeight = 3,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 2,
      .right_padding = 2,
      .top_padding = 2,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 47,
      .top_crop = 0,
      .bot_crop = 47,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_65_subm_0_init31);


    /* Dma inputs units to cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_64_5_relu_x input ports=0 range=8[442368,589824] */

    static const LL_Streng_TensorInitTypeDef PReLU_64_5_relu_x_dma_init_in_0_31 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_63_out_0 */
      .offset_start = 442368,
      .offset_end = 444672,
      .offset_limit = 589888,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &PReLU_64_5_relu_x_dma_init_in_0_31, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_64_5_add_x input ports=1 range=8[589824,737280] */

    static const LL_Streng_TensorInitTypeDef PReLU_64_5_add_x_dma_init_in_1_31 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_64_5_mul_x */
      .offset_start = 589824,
      .offset_end = 592128,
      .offset_limit = 737344,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &PReLU_64_5_add_x_dma_init_in_1_31, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_65_subm_0 input ports=1 range=5[1109056,1110016] */

    static const LL_Streng_TensorInitTypeDef Conv2D_65_subm_0_dma_init_in_1_31 = {
      /* 64x5x3x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_65_weights_submask_0_0_0_0_64_1_3_5_629 */
      .offset_start = 1109056,
      .offset_end = 1110016,
      .offset_limit = 1110080,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_65_subm_0_dma_init_in_1_31, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 278528 */
    /* npuRAM3 -> 16384 */
    /* octoFlash -> 960 */

    /* Dma output units from cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_64_5_add_x output ports=0 range=8[294912,442368] */

    static const LL_Streng_TensorInitTypeDef PReLU_64_5_add_x_dma_init_out_0_31 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_64_out_0 */
      .offset_start = 294912,
      .offset_end = 297216,
      .offset_limit = 442432,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &PReLU_64_5_add_x_dma_init_out_0_31, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_65_subm_0 output ports=0 range=8[0,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_65_subm_0_dma_init_out_0_31 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1639 */
      .offset_start = 0,
      .offset_end = 4608,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4608,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_65_subm_0_dma_init_out_0_31, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 294912 */

    static const LL_Switch_InitTypeDef switch_init_in_31[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_64_5_relu_x IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_64_5_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_64_5_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_64_5_add_x OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 64, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(1) = 0, LL_Switch_Init_Frames(1) = 255, }, /* Conv2D_65_subm_0 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_65_subm_0 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_65_subm_0 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=CONV_ACC_V2 2 out port=0 */
    };


    /* epoch=31 */
    LL_Switch_Init(switch_init_in_31, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_31_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_31_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x140);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_31[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_64_5_relu_x IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_64_5_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_64_5_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_64_5_add_x OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 64, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(1) = 0, LL_Switch_Init_Frames(1) = 255, }, /* Conv2D_65_subm_0 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_65_subm_0 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_65_subm_0 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=CONV_ACC_V2 2 out port=0 */
    };


    /* epoch=31 */
    LL_Switch_Deinit(switch_deinit_in_31, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_31_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_31_all_units, 8);

  }
  ec_trace_end_epoch(31);
  ec_trace_start_epoch(32);
  {
    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_65_subm_1 */
    static const LL_Convacc_InitTypeDef Conv2D_65_subm_1_init32 = {
      .simd = 2,
      .fsub = 16,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 48,
      .fHeight = 48,
      .kernelWidth = 5,
      .kernelHeight = 2,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 2,
      .right_padding = 2,
      .top_padding = 0,
      .bot_padding = 2,
      .left_crop = 0,
      .right_crop = 47,
      .top_crop = 1,
      .bot_crop = 47,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_65_subm_1_init32);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_65_add_0 */
    static const LL_Arithacc_InitTypeDef Conv2D_65_add_0_init32 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 64,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_65_add_0_init32);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Conv2D_65_mul_scale_133 */
    static const LL_Arithacc_InitTypeDef Conv2D_65_mul_scale_133_init32 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 11,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 64,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 67104))) /* Equivalent hex offset = 0x10620 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_65_mul_scale_133_init32);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Conv2D_65_off_bias_136 */
    static const LL_Arithacc_InitTypeDef Conv2D_65_off_bias_136_init32 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 64,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16593,
      .B_scalar = -416,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_65_off_bias_136_init32);


    /* Dma inputs units to cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_65_subm_1 input ports=0 range=8[294912,442368] */

    static const LL_Streng_TensorInitTypeDef Conv2D_65_subm_1_dma_init_in_0_32 = {
      /* 48x48x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1641 */
      .offset_start = 294912,
      .offset_end = 297216,
      .offset_limit = 442432,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 2304,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_65_subm_1_dma_init_in_0_32, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_65_subm_1 input ports=1 range=5[1114816,1115456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_65_subm_1_dma_init_in_1_32 = {
      /* 64x5x2x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_65_weights_submask_0_0_3_0_64_1_2_5_630 */
      .offset_start = 1114816,
      .offset_end = 1115456,
      .offset_limit = 1115520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_65_subm_1_dma_init_in_1_32, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_65_add_0 input ports=0 range=8[0,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_65_add_0_dma_init_in_0_32 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1639 */
      .offset_start = 0,
      .offset_end = 4608,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4608,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_65_add_0_dma_init_in_0_32, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 442368 */
    /* octoFlash -> 640 */

    /* Dma output units from cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_65_off_bias_136 output ports=0 range=8[442368,589824] */

    static const LL_Streng_TensorInitTypeDef Conv2D_65_off_bias_136_dma_init_out_0_32 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_65_off_bias_out_137 */
      .offset_start = 442368,
      .offset_limit = 589888,
      .frame_count = 0,
      .fwidth = 48,
      .fheight = 48,
      .batch_depth = 1,
      .batch_offset = 64,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 147456,
      .frame_loop_cnt = 64,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_65_off_bias_136_dma_init_out_0_32, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 131072 */
    /* npuRAM3 <- 16384 */

    static const LL_Switch_InitTypeDef switch_init_in_32[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_65_subm_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_65_subm_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_65_add_0 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_65_add_0 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_65_mul_scale_133 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_65_off_bias_136 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_65_off_bias_136 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=32 */
    LL_Switch_Init(switch_init_in_32, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_32_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_32_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x4);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_32[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_65_subm_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_65_subm_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_65_add_0 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_65_add_0 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_65_mul_scale_133 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_65_off_bias_136 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_65_off_bias_136 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=32 */
    LL_Switch_Deinit(switch_deinit_in_32, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_32_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_32_all_units, 8);

  }
  ec_trace_end_epoch(32);
  ec_trace_start_epoch(33);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_68 */
    static const LL_Convacc_InitTypeDef Conv2D_68_init33 = {
      .simd = 2,
      .fsub = -26,
      .accumulate = 0,
      .kfilt_tot = 64,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 48,
      .fHeight = 48,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 47,
      .top_crop = 0,
      .bot_crop = 47,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_68_init33);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_68_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_68_ca_pipe_1_init33 = {
      .simd = 2,
      .fsub = -26,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 48,
      .fHeight = 48,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 47,
      .top_crop = 0,
      .bot_crop = 47,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_68_ca_pipe_1_init33);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_68_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_68_ca_pipe_2_init33 = {
      .simd = 2,
      .fsub = -26,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 32,
      .kfilt_last = 47,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 48,
      .fHeight = 48,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 47,
      .top_crop = 0,
      .bot_crop = 47,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_68_ca_pipe_2_init33);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_68_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_68_ca_pipe_3_init33 = {
      .simd = 2,
      .fsub = -26,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 48,
      .kfilt_last = 63,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 48,
      .fHeight = 48,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 47,
      .top_crop = 0,
      .bot_crop = 47,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_68_ca_pipe_3_init33);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Conv2D_68_mul_scale_142 */
    static const LL_Arithacc_InitTypeDef Conv2D_68_mul_scale_142_init33 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 11,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 67232))) /* Equivalent hex offset = 0x106a0 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_68_mul_scale_142_init33);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_68_off_bias_145 */
    static const LL_Arithacc_InitTypeDef Conv2D_68_off_bias_145_init33 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 19812,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 53168))) /* Equivalent hex offset = 0xcfb0 */},
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_68_off_bias_145_init33);


    /* Dma inputs units to cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_68 input ports=0 range=8[442368,589824] */

    static const LL_Streng_TensorInitTypeDef Conv2D_68_dma_init_in_0_33 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_68_zero_off_out_140 */
      .offset_start = 442368,
      .offset_limit = 589888,
      .frame_count = 0,
      .fwidth = 48,
      .fheight = 48,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_68_dma_init_in_0_33, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_68 input ports=1 range=5[990752,994848] */

    static const LL_Streng_TensorInitTypeDef Conv2D_68_dma_init_in_1_33 = {
      /* 64x1x1x64(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_68_weights */
      .offset_start = 990752,
      .offset_end = 991008,
      .offset_limit = 994912,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_68_dma_init_in_1_33, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_68_ca_pipe_1 input ports=0 range=8[442368,589824] */

    static const LL_Streng_TensorInitTypeDef Conv2D_68_ca_pipe_1_dma_init_in_0_33 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_68_zero_off_out_140_copy_in_13 ca pipe offset=1 */
      .offset_start = 442384,
      .offset_limit = 589888,
      .frame_count = 0,
      .fwidth = 48,
      .fheight = 48,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_68_ca_pipe_1_dma_init_in_0_33, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_68_ca_pipe_2 input ports=0 range=8[442368,589824] */

    static const LL_Streng_TensorInitTypeDef Conv2D_68_ca_pipe_2_dma_init_in_0_33 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_68_zero_off_out_140_copy_in_14 ca pipe offset=2 */
      .offset_start = 442400,
      .offset_limit = 589888,
      .frame_count = 0,
      .fwidth = 48,
      .fheight = 48,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_68_ca_pipe_2_dma_init_in_0_33, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_68_ca_pipe_3 input ports=0 range=8[442368,589824] */

    static const LL_Streng_TensorInitTypeDef Conv2D_68_ca_pipe_3_dma_init_in_0_33 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_68_zero_off_out_140_copy_in_15 ca pipe offset=3 */
      .offset_start = 442416,
      .offset_limit = 589888,
      .frame_count = 0,
      .fwidth = 48,
      .fheight = 48,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_68_ca_pipe_3_dma_init_in_0_33, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 524288 */
    /* npuRAM3 -> 65536 */
    /* octoFlash -> 4096 */

    /* Dma output units from cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_68_off_bias_145 output ports=0 range=8[0,147456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_68_off_bias_145_dma_init_out_0_33 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_68_off_bias_out_146 */
      .offset_start = 0,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 48,
      .fheight = 48,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 147456,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_68_off_bias_145_dma_init_out_0_33, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 147456 */

    static const LL_Switch_InitTypeDef switch_init_in_33[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_68 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_68 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_68_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_68_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_68_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_68_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_68_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_68_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_68_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_68_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_68_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_68_mul_scale_142 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_68_off_bias_145 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_68_off_bias_145 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=33 */
    LL_Switch_Init(switch_init_in_33, 14);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_33_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_33_all_units, 12);

  }

  ec_trace_wait_epoch_end(0x4);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_33[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_68 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_68 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_68_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_68_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_68_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_68_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_68_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_68_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_68_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_68_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_68_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_68_mul_scale_142 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_68_off_bias_145 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_68_off_bias_145 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=33 */
    LL_Switch_Deinit(switch_deinit_in_33, 14);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_33_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_33_all_units, 12);

  }
  ec_trace_end_epoch(33);
  ec_trace_start_epoch(34);
  {
    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Add_71 */
    static const LL_Arithacc_InitTypeDef Add_71_init34 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 1,
      .C_shift = 5,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 64,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 19340,
      .B_scalar = 28606,
      .C_scalar = -22494,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Add_71_init34);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Clip node=PReLU_74_6_clip_x */
    static const LL_Arithacc_InitTypeDef PReLU_74_6_clip_x_init34 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_CLIP,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 64,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = -128,
      .B_scalar = 0,
      .C_scalar = 9,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &PReLU_74_6_clip_x_init34);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=PReLU_74_6_mul_x */
    static const LL_Arithacc_InitTypeDef PReLU_74_6_mul_x_init34 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 64,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 73856))) /* Equivalent hex offset = 0x12080 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_74_6_mul_x_init34);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Sub node=PReLU_74_6_mul_x_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef PReLU_74_6_mul_x_mul_sub2__init34 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 19,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 64,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 19377,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 54448))) /* Equivalent hex offset = 0xd4b0 */},
      .vec_precision = {8, 8, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &PReLU_74_6_mul_x_mul_sub2__init34);


    /* Dma inputs units to cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Add_71 input ports=0 range=8[294912,442368] */

    static const LL_Streng_TensorInitTypeDef Add_71_dma_init_in_0_34 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_64_out_0 */
      .offset_start = 294912,
      .offset_end = 297216,
      .offset_limit = 442432,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Add_71_dma_init_in_0_34, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Add_71 input ports=1 range=8[0,147456] */

    static const LL_Streng_TensorInitTypeDef Add_71_dma_init_in_1_34 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_70_out_0 */
      .offset_start = 0,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 48,
      .fheight = 48,
      .batch_depth = 1,
      .batch_offset = 64,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 147456,
      .frame_loop_cnt = 64,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Add_71_dma_init_in_1_34, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 294912 */

    /* Dma output units from cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Add_71 output ports=0 range=8[442368,589824] */

    static const LL_Streng_TensorInitTypeDef Add_71_dma_init_out_0_34 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Add_71_out_0 */
      .offset_start = 442368,
      .offset_end = 444672,
      .offset_limit = 589888,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Add_71_dma_init_out_0_34, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_74_6_mul_x_mul_sub2_ output ports=0 range=8[589824,737280] */

    static const LL_Streng_TensorInitTypeDef PReLU_74_6_mul_x_mul_sub2__dma_init_out_0_34 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_74_6_mul_x_cp_in_16 */
      .offset_start = 589824,
      .offset_end = 592128,
      .offset_limit = 737344,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &PReLU_74_6_mul_x_mul_sub2__dma_init_out_0_34, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 278528 */
    /* npuRAM3 <- 16384 */

    static const LL_Switch_InitTypeDef switch_init_in_34[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_71 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_71 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_71 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_74_6_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_74_6_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_74_6_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_74_6_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=34 */
    LL_Switch_Init(switch_init_in_34, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_34_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_34_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x81);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_34[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_71 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_71 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_71 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_74_6_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_74_6_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_74_6_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_74_6_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=34 */
    LL_Switch_Deinit(switch_deinit_in_34, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_34_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_34_all_units, 8);

  }
  ec_trace_end_epoch(34);
  ec_trace_start_epoch(35);
  {
    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Relu node=PReLU_74_6_relu_x */
    static const LL_Activacc_InitTypeDef PReLU_74_6_relu_x_init35 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 74304))) /* Equivalent hex offset = 0x12240 */},
      .ROM1_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 69952))) /* Equivalent hex offset = 0x11140 */},
      .ROM0_nbytes = 32,
      .ROM1_nbytes = 108,
      .shift_b = 1,
      .shift_c = 7,
      .shift_norm = 8,
      .bwidth = 5,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &PReLU_74_6_relu_x_init35);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=PReLU_74_6_add_x */
    static const LL_Arithacc_InitTypeDef PReLU_74_6_add_x_init35 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 4,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 64,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 29696,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_74_6_add_x_init35);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_75_subm_0 */
    static const LL_Convacc_InitTypeDef Conv2D_75_subm_0_init35 = {
      .simd = 2,
      .fsub = -29,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 48,
      .fHeight = 48,
      .kernelWidth = 5,
      .kernelHeight = 3,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 2,
      .right_padding = 2,
      .top_padding = 2,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 47,
      .top_crop = 0,
      .bot_crop = 47,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_75_subm_0_init35);


    /* Dma inputs units to cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_74_6_relu_x input ports=0 range=8[442368,589824] */

    static const LL_Streng_TensorInitTypeDef PReLU_74_6_relu_x_dma_init_in_0_35 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_73_out_0 */
      .offset_start = 442368,
      .offset_end = 444672,
      .offset_limit = 589888,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &PReLU_74_6_relu_x_dma_init_in_0_35, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_74_6_add_x input ports=1 range=8[589824,737280] */

    static const LL_Streng_TensorInitTypeDef PReLU_74_6_add_x_dma_init_in_1_35 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_74_6_mul_x */
      .offset_start = 589824,
      .offset_end = 592128,
      .offset_limit = 737344,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &PReLU_74_6_add_x_dma_init_in_1_35, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_75_subm_0 input ports=1 range=5[1110016,1110976] */

    static const LL_Streng_TensorInitTypeDef Conv2D_75_subm_0_dma_init_in_1_35 = {
      /* 64x5x3x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_75_weights_submask_0_0_0_0_64_1_3_5_631 */
      .offset_start = 1110016,
      .offset_end = 1110976,
      .offset_limit = 1111040,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_75_subm_0_dma_init_in_1_35, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 278528 */
    /* npuRAM3 -> 16384 */
    /* octoFlash -> 960 */

    /* Dma output units from cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_74_6_add_x output ports=0 range=8[294912,442368] */

    static const LL_Streng_TensorInitTypeDef PReLU_74_6_add_x_dma_init_out_0_35 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_74_out_0 */
      .offset_start = 294912,
      .offset_end = 297216,
      .offset_limit = 442432,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &PReLU_74_6_add_x_dma_init_out_0_35, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_75_subm_0 output ports=0 range=8[0,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_75_subm_0_dma_init_out_0_35 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1646 */
      .offset_start = 0,
      .offset_end = 4608,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4608,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_75_subm_0_dma_init_out_0_35, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 294912 */

    static const LL_Switch_InitTypeDef switch_init_in_35[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_74_6_relu_x IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_74_6_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_74_6_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_74_6_add_x OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 64, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(1) = 0, LL_Switch_Init_Frames(1) = 255, }, /* Conv2D_75_subm_0 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_75_subm_0 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_75_subm_0 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
    };


    /* epoch=35 */
    LL_Switch_Init(switch_init_in_35, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_35_all_units[] = {
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_35_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x280);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_35[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_74_6_relu_x IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_74_6_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_74_6_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_74_6_add_x OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 64, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(1) = 0, LL_Switch_Init_Frames(1) = 255, }, /* Conv2D_75_subm_0 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_75_subm_0 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_75_subm_0 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
    };


    /* epoch=35 */
    LL_Switch_Deinit(switch_deinit_in_35, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_35_all_units[] = {
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_35_all_units, 8);

  }
  ec_trace_end_epoch(35);
  ec_trace_start_epoch(36);
  {
    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_75_subm_1 */
    static const LL_Convacc_InitTypeDef Conv2D_75_subm_1_init36 = {
      .simd = 2,
      .fsub = -29,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 48,
      .fHeight = 48,
      .kernelWidth = 5,
      .kernelHeight = 2,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 2,
      .right_padding = 2,
      .top_padding = 0,
      .bot_padding = 2,
      .left_crop = 0,
      .right_crop = 47,
      .top_crop = 1,
      .bot_crop = 47,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_75_subm_1_init36);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_75_add_0 */
    static const LL_Arithacc_InitTypeDef Conv2D_75_add_0_init36 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 64,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_75_add_0_init36);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Conv2D_75_mul_scale_151 */
    static const LL_Arithacc_InitTypeDef Conv2D_75_mul_scale_151_init36 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 11,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 64,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 67360))) /* Equivalent hex offset = 0x10720 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_75_mul_scale_151_init36);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Conv2D_75_off_bias_154 */
    static const LL_Arithacc_InitTypeDef Conv2D_75_off_bias_154_init36 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 64,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 24648,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_75_off_bias_154_init36);


    /* Dma inputs units to cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_75_subm_1 input ports=0 range=8[294912,442368] */

    static const LL_Streng_TensorInitTypeDef Conv2D_75_subm_1_dma_init_in_0_36 = {
      /* 48x48x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1648 */
      .offset_start = 294912,
      .offset_end = 297216,
      .offset_limit = 442432,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 2304,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_75_subm_1_dma_init_in_0_36, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_75_subm_1 input ports=1 range=5[1115456,1116096] */

    static const LL_Streng_TensorInitTypeDef Conv2D_75_subm_1_dma_init_in_1_36 = {
      /* 64x5x2x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_75_weights_submask_0_0_3_0_64_1_2_5_632 */
      .offset_start = 1115456,
      .offset_end = 1116096,
      .offset_limit = 1116160,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_75_subm_1_dma_init_in_1_36, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_75_add_0 input ports=0 range=8[0,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_75_add_0_dma_init_in_0_36 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1646 */
      .offset_start = 0,
      .offset_end = 4608,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4608,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_75_add_0_dma_init_in_0_36, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 442368 */
    /* octoFlash -> 640 */

    /* Dma output units from cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_75_off_bias_154 output ports=0 range=8[442368,589824] */

    static const LL_Streng_TensorInitTypeDef Conv2D_75_off_bias_154_dma_init_out_0_36 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_75_off_bias_out_155 */
      .offset_start = 442368,
      .offset_limit = 589888,
      .frame_count = 0,
      .fwidth = 48,
      .fheight = 48,
      .batch_depth = 1,
      .batch_offset = 64,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 147456,
      .frame_loop_cnt = 64,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_75_off_bias_154_dma_init_out_0_36, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 131072 */
    /* npuRAM3 <- 16384 */

    static const LL_Switch_InitTypeDef switch_init_in_36[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_75_subm_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_75_subm_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_75_add_0 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_75_add_0 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_75_mul_scale_151 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_75_off_bias_154 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_75_off_bias_154 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=36 */
    LL_Switch_Init(switch_init_in_36, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_36_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_36_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x40);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_36[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_75_subm_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_75_subm_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_75_add_0 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_75_add_0 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_75_mul_scale_151 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_75_off_bias_154 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_75_off_bias_154 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=36 */
    LL_Switch_Deinit(switch_deinit_in_36, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_36_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_36_all_units, 8);

  }
  ec_trace_end_epoch(36);
  ec_trace_start_epoch(37);
  {
    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_78 */
    static const LL_Convacc_InitTypeDef Conv2D_78_init37 = {
      .simd = 1,
      .fsub = 0,
      .accumulate = 0,
      .kfilt_tot = 64,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 1,
      .shift_f = 0,
      .shift_a = 3,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 48,
      .fHeight = 48,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 47,
      .top_crop = 0,
      .bot_crop = 47,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_78_init37);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_78_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_78_ca_pipe_1_init37 = {
      .simd = 1,
      .fsub = 0,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 1,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 48,
      .fHeight = 48,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 47,
      .top_crop = 0,
      .bot_crop = 47,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_78_ca_pipe_1_init37);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_78_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_78_ca_pipe_2_init37 = {
      .simd = 1,
      .fsub = 0,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 32,
      .kfilt_last = 47,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 1,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 48,
      .fHeight = 48,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 47,
      .top_crop = 0,
      .bot_crop = 47,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_78_ca_pipe_2_init37);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_78_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_78_ca_pipe_3_init37 = {
      .simd = 1,
      .fsub = 0,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 48,
      .kfilt_last = 63,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 1,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 3,
      .raw_o = 0,
      .fWidth = 48,
      .fHeight = 48,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 47,
      .top_crop = 0,
      .bot_crop = 47,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_78_ca_pipe_3_init37);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Conv2D_78_mul_scale_157 */
    static const LL_Arithacc_InitTypeDef Conv2D_78_mul_scale_157_init37 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 13,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 67488))) /* Equivalent hex offset = 0x107a0 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_78_mul_scale_157_init37);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_78_off_bias_160 */
    static const LL_Arithacc_InitTypeDef Conv2D_78_off_bias_160_init37 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 23820,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 53424))) /* Equivalent hex offset = 0xd0b0 */},
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_78_off_bias_160_init37);


    /* Dma inputs units to cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_78 input ports=0 range=8[442368,589824] */

    static const LL_Streng_TensorInitTypeDef Conv2D_78_dma_init_in_0_37 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_77_out_0 */
      .offset_start = 442368,
      .offset_limit = 589888,
      .frame_count = 0,
      .fwidth = 48,
      .fheight = 48,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_78_dma_init_in_0_37, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_78 input ports=1 range=5[994848,998944] */

    static const LL_Streng_TensorInitTypeDef Conv2D_78_dma_init_in_1_37 = {
      /* 64x1x1x64(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_78_weights */
      .offset_start = 994848,
      .offset_end = 995104,
      .offset_limit = 999008,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_78_dma_init_in_1_37, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_78_ca_pipe_1 input ports=0 range=8[442368,589824] */

    static const LL_Streng_TensorInitTypeDef Conv2D_78_ca_pipe_1_dma_init_in_0_37 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_77_out_0_copy_in_17 ca pipe offset=1 */
      .offset_start = 442384,
      .offset_limit = 589888,
      .frame_count = 0,
      .fwidth = 48,
      .fheight = 48,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_78_ca_pipe_1_dma_init_in_0_37, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_78_ca_pipe_2 input ports=0 range=8[442368,589824] */

    static const LL_Streng_TensorInitTypeDef Conv2D_78_ca_pipe_2_dma_init_in_0_37 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_77_out_0_copy_in_18 ca pipe offset=2 */
      .offset_start = 442400,
      .offset_limit = 589888,
      .frame_count = 0,
      .fwidth = 48,
      .fheight = 48,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_78_ca_pipe_2_dma_init_in_0_37, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_78_ca_pipe_3 input ports=0 range=8[442368,589824] */

    static const LL_Streng_TensorInitTypeDef Conv2D_78_ca_pipe_3_dma_init_in_0_37 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_77_out_0_copy_in_19 ca pipe offset=3 */
      .offset_start = 442416,
      .offset_limit = 589888,
      .frame_count = 0,
      .fwidth = 48,
      .fheight = 48,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_78_ca_pipe_3_dma_init_in_0_37, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 524288 */
    /* npuRAM3 -> 65536 */
    /* octoFlash -> 4096 */

    /* Dma output units from cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_78_off_bias_160 output ports=0 range=8[0,147456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_78_off_bias_160_dma_init_out_0_37 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_78_off_bias_out_161 */
      .offset_start = 0,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 48,
      .fheight = 48,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 147456,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_78_off_bias_160_dma_init_out_0_37, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 147456 */

    static const LL_Switch_InitTypeDef switch_init_in_37[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_78 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_78 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_78_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_78_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_78_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_78_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_78_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_78_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_78_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_78_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_78_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_78_mul_scale_157 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_78_off_bias_160 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_78_off_bias_160 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=37 */
    LL_Switch_Init(switch_init_in_37, 14);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_37_all_units[] = {
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_37_all_units, 12);

  }

  ec_trace_wait_epoch_end(0x80);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_37[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_78 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_78 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_78_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_78_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_78_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_78_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_78_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_78_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_78_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_78_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_78_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_78_mul_scale_157 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_78_off_bias_160 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_78_off_bias_160 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=37 */
    LL_Switch_Deinit(switch_deinit_in_37, 14);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_37_all_units[] = {
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_37_all_units, 12);

  }
  ec_trace_end_epoch(37);
  ec_trace_start_epoch(38);
  {
    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Add_81 */
    static const LL_Arithacc_InitTypeDef Add_81_init38 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 5,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 64,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 23163,
      .B_scalar = 22148,
      .C_scalar = -20204,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Add_81_init38);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Clip node=PReLU_84_7_clip_x */
    static const LL_Arithacc_InitTypeDef PReLU_84_7_clip_x_init38 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_CLIP,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 64,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = -128,
      .B_scalar = 0,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &PReLU_84_7_clip_x_init38);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=PReLU_84_7_mul_x */
    static const LL_Arithacc_InitTypeDef PReLU_84_7_mul_x_init38 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 64,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 73920))) /* Equivalent hex offset = 0x120c0 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_84_7_mul_x_init38);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Sub node=PReLU_84_7_mul_x_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef PReLU_84_7_mul_x_mul_sub2__init38 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 64,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 23680,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 54704))) /* Equivalent hex offset = 0xd5b0 */},
      .vec_precision = {8, 8, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &PReLU_84_7_mul_x_mul_sub2__init38);


    /* Dma inputs units to cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Add_81 input ports=0 range=8[294912,442368] */

    static const LL_Streng_TensorInitTypeDef Add_81_dma_init_in_0_38 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_74_out_0 */
      .offset_start = 294912,
      .offset_end = 297216,
      .offset_limit = 442432,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Add_81_dma_init_in_0_38, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Add_81 input ports=1 range=8[0,147456] */

    static const LL_Streng_TensorInitTypeDef Add_81_dma_init_in_1_38 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_80_out_0 */
      .offset_start = 0,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 48,
      .fheight = 48,
      .batch_depth = 1,
      .batch_offset = 64,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 147456,
      .frame_loop_cnt = 64,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Add_81_dma_init_in_1_38, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 294912 */

    /* Dma output units from cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Add_81 output ports=0 range=8[442368,589824] */

    static const LL_Streng_TensorInitTypeDef Add_81_dma_init_out_0_38 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Add_81_out_0 */
      .offset_start = 442368,
      .offset_end = 444672,
      .offset_limit = 589888,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Add_81_dma_init_out_0_38, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_84_7_mul_x_mul_sub2_ output ports=0 range=8[589824,737280] */

    static const LL_Streng_TensorInitTypeDef PReLU_84_7_mul_x_mul_sub2__dma_init_out_0_38 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_84_7_mul_x_cp_in_20 */
      .offset_start = 589824,
      .offset_end = 592128,
      .offset_limit = 737344,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &PReLU_84_7_mul_x_mul_sub2__dma_init_out_0_38, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 278528 */
    /* npuRAM3 <- 16384 */

    static const LL_Switch_InitTypeDef switch_init_in_38[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_81 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_81 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_81 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_84_7_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_84_7_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_84_7_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_84_7_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=38 */
    LL_Switch_Init(switch_init_in_38, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_38_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_38_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x44);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_38[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_81 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_81 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_81 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_84_7_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_84_7_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_84_7_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_84_7_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=38 */
    LL_Switch_Deinit(switch_deinit_in_38, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_38_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_38_all_units, 8);

  }
  ec_trace_end_epoch(38);
  ec_trace_start_epoch(39);
  {
    /* Unit= 17 [ACTIV_ACC_V2 1] */
    /* kind=Relu node=PReLU_84_7_relu_x */
    static const LL_Activacc_InitTypeDef PReLU_84_7_relu_x_init39 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 74336))) /* Equivalent hex offset = 0x12260 */},
      .ROM1_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 70064))) /* Equivalent hex offset = 0x111b0 */},
      .ROM0_nbytes = 32,
      .ROM1_nbytes = 108,
      .shift_b = 1,
      .shift_c = 7,
      .shift_norm = 8,
      .bwidth = 5,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(1, &PReLU_84_7_relu_x_init39);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=PReLU_84_7_add_x */
    static const LL_Arithacc_InitTypeDef PReLU_84_7_add_x_init39 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 4,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 64,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 25600,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_84_7_add_x_init39);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_85_subm_0 */
    static const LL_Convacc_InitTypeDef Conv2D_85_subm_0_init39 = {
      .simd = 2,
      .fsub = -25,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 5,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 5,
      .raw_o = 0,
      .fWidth = 48,
      .fHeight = 48,
      .kernelWidth = 5,
      .kernelHeight = 3,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 2,
      .right_padding = 2,
      .top_padding = 2,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 47,
      .top_crop = 0,
      .bot_crop = 47,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_85_subm_0_init39);


    /* Dma inputs units to cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_84_7_relu_x input ports=0 range=8[442368,589824] */

    static const LL_Streng_TensorInitTypeDef PReLU_84_7_relu_x_dma_init_in_0_39 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_83_out_0 */
      .offset_start = 442368,
      .offset_end = 444672,
      .offset_limit = 589888,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &PReLU_84_7_relu_x_dma_init_in_0_39, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_84_7_add_x input ports=1 range=8[589824,737280] */

    static const LL_Streng_TensorInitTypeDef PReLU_84_7_add_x_dma_init_in_1_39 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_84_7_mul_x */
      .offset_start = 589824,
      .offset_end = 592128,
      .offset_limit = 737344,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &PReLU_84_7_add_x_dma_init_in_1_39, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_85_subm_0 input ports=1 range=5[1110976,1111936] */

    static const LL_Streng_TensorInitTypeDef Conv2D_85_subm_0_dma_init_in_1_39 = {
      /* 64x5x3x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_85_weights_submask_0_0_0_0_64_1_3_5_633 */
      .offset_start = 1110976,
      .offset_end = 1111936,
      .offset_limit = 1112000,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_85_subm_0_dma_init_in_1_39, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 278528 */
    /* npuRAM3 -> 16384 */
    /* octoFlash -> 960 */

    /* Dma output units from cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_84_7_add_x output ports=0 range=8[294912,442368] */

    static const LL_Streng_TensorInitTypeDef PReLU_84_7_add_x_dma_init_out_0_39 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_84_out_0 */
      .offset_start = 294912,
      .offset_end = 297216,
      .offset_limit = 442432,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &PReLU_84_7_add_x_dma_init_out_0_39, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_85_subm_0 output ports=0 range=8[0,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_85_subm_0_dma_init_out_0_39 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1653 */
      .offset_start = 0,
      .offset_end = 4608,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4608,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_85_subm_0_dma_init_out_0_39, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 294912 */

    static const LL_Switch_InitTypeDef switch_init_in_39[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_84_7_relu_x IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_84_7_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_84_7_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_84_7_add_x OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 64, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(1) = 0, LL_Switch_Init_Frames(1) = 255, }, /* Conv2D_85_subm_0 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_85_subm_0 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_85_subm_0 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
    };


    /* epoch=39 */
    LL_Switch_Init(switch_init_in_39, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_39_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_39_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x30);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_39[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_84_7_relu_x IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_84_7_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_84_7_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_84_7_add_x OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 64, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(1) = 0, LL_Switch_Init_Frames(1) = 255, }, /* Conv2D_85_subm_0 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_85_subm_0 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_85_subm_0 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
    };


    /* epoch=39 */
    LL_Switch_Deinit(switch_deinit_in_39, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_39_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_39_all_units, 8);

  }
  ec_trace_end_epoch(39);
  ec_trace_start_epoch(40);
  {
    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_85_subm_1 */
    static const LL_Convacc_InitTypeDef Conv2D_85_subm_1_init40 = {
      .simd = 2,
      .fsub = -25,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 5,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 5,
      .raw_o = 0,
      .fWidth = 48,
      .fHeight = 48,
      .kernelWidth = 5,
      .kernelHeight = 2,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 2,
      .right_padding = 2,
      .top_padding = 0,
      .bot_padding = 2,
      .left_crop = 0,
      .right_crop = 47,
      .top_crop = 1,
      .bot_crop = 47,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_85_subm_1_init40);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_85_add_0 */
    static const LL_Arithacc_InitTypeDef Conv2D_85_add_0_init40 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 64,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_85_add_0_init40);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Conv2D_85_mul_scale_166 */
    static const LL_Arithacc_InitTypeDef Conv2D_85_mul_scale_166_init40 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 10,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 64,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 67616))) /* Equivalent hex offset = 0x10820 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_85_mul_scale_166_init40);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Conv2D_85_off_bias_169 */
    static const LL_Arithacc_InitTypeDef Conv2D_85_off_bias_169_init40 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 64,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 19047,
      .B_scalar = -400,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_85_off_bias_169_init40);


    /* Dma inputs units to cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_85_subm_1 input ports=0 range=8[294912,442368] */

    static const LL_Streng_TensorInitTypeDef Conv2D_85_subm_1_dma_init_in_0_40 = {
      /* 48x48x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1655 */
      .offset_start = 294912,
      .offset_end = 297216,
      .offset_limit = 442432,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 2304,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_85_subm_1_dma_init_in_0_40, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_85_subm_1 input ports=1 range=5[1116096,1116736] */

    static const LL_Streng_TensorInitTypeDef Conv2D_85_subm_1_dma_init_in_1_40 = {
      /* 64x5x2x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_85_weights_submask_0_0_3_0_64_1_2_5_634 */
      .offset_start = 1116096,
      .offset_end = 1116736,
      .offset_limit = 1116800,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_85_subm_1_dma_init_in_1_40, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_85_add_0 input ports=0 range=8[0,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_85_add_0_dma_init_in_0_40 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1653 */
      .offset_start = 0,
      .offset_end = 4608,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4608,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_85_add_0_dma_init_in_0_40, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 442368 */
    /* octoFlash -> 640 */

    /* Dma output units from cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_85_off_bias_169 output ports=0 range=8[442368,589824] */

    static const LL_Streng_TensorInitTypeDef Conv2D_85_off_bias_169_dma_init_out_0_40 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_85_off_bias_out_170 */
      .offset_start = 442368,
      .offset_limit = 589888,
      .frame_count = 0,
      .fwidth = 48,
      .fheight = 48,
      .batch_depth = 1,
      .batch_offset = 64,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 147456,
      .frame_loop_cnt = 64,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_85_off_bias_169_dma_init_out_0_40, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 131072 */
    /* npuRAM3 <- 16384 */

    static const LL_Switch_InitTypeDef switch_init_in_40[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_85_subm_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_85_subm_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_85_add_0 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_85_add_0 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_85_mul_scale_166 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_85_off_bias_169 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_85_off_bias_169 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=40 */
    LL_Switch_Init(switch_init_in_40, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_40_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_40_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x1);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_40[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_85_subm_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_85_subm_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_85_add_0 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_85_add_0 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_85_mul_scale_166 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_85_off_bias_169 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_85_off_bias_169 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=40 */
    LL_Switch_Deinit(switch_deinit_in_40, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_40_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_40_all_units, 8);

  }
  ec_trace_end_epoch(40);
  ec_trace_start_epoch(41);
  {
    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_88 */
    static const LL_Convacc_InitTypeDef Conv2D_88_init41 = {
      .simd = 2,
      .fsub = -25,
      .accumulate = 0,
      .kfilt_tot = 64,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 3,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 48,
      .fHeight = 48,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 47,
      .top_crop = 0,
      .bot_crop = 47,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_88_init41);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_88_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_88_ca_pipe_1_init41 = {
      .simd = 2,
      .fsub = -25,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 48,
      .fHeight = 48,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 47,
      .top_crop = 0,
      .bot_crop = 47,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_88_ca_pipe_1_init41);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_88_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_88_ca_pipe_2_init41 = {
      .simd = 2,
      .fsub = -25,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 32,
      .kfilt_last = 47,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 48,
      .fHeight = 48,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 47,
      .top_crop = 0,
      .bot_crop = 47,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_88_ca_pipe_2_init41);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_88_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_88_ca_pipe_3_init41 = {
      .simd = 2,
      .fsub = -25,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 48,
      .kfilt_last = 63,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 3,
      .raw_o = 0,
      .fWidth = 48,
      .fHeight = 48,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 47,
      .top_crop = 0,
      .bot_crop = 47,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_88_ca_pipe_3_init41);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Conv2D_88_mul_scale_175 */
    static const LL_Arithacc_InitTypeDef Conv2D_88_mul_scale_175_init41 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 13,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 67744))) /* Equivalent hex offset = 0x108a0 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_88_mul_scale_175_init41);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_88_off_bias_178 */
    static const LL_Arithacc_InitTypeDef Conv2D_88_off_bias_178_init41 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 22566,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 53680))) /* Equivalent hex offset = 0xd1b0 */},
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_88_off_bias_178_init41);


    /* Dma inputs units to cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_88 input ports=0 range=8[442368,589824] */

    static const LL_Streng_TensorInitTypeDef Conv2D_88_dma_init_in_0_41 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_88_zero_off_out_173 */
      .offset_start = 442368,
      .offset_limit = 589888,
      .frame_count = 0,
      .fwidth = 48,
      .fheight = 48,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_88_dma_init_in_0_41, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_88 input ports=1 range=5[998944,1003040] */

    static const LL_Streng_TensorInitTypeDef Conv2D_88_dma_init_in_1_41 = {
      /* 64x1x1x64(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_88_weights */
      .offset_start = 998944,
      .offset_end = 999200,
      .offset_limit = 1003104,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_88_dma_init_in_1_41, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_88_ca_pipe_1 input ports=0 range=8[442368,589824] */

    static const LL_Streng_TensorInitTypeDef Conv2D_88_ca_pipe_1_dma_init_in_0_41 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_88_zero_off_out_173_copy_in_21 ca pipe offset=1 */
      .offset_start = 442384,
      .offset_limit = 589888,
      .frame_count = 0,
      .fwidth = 48,
      .fheight = 48,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_88_ca_pipe_1_dma_init_in_0_41, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_88_ca_pipe_2 input ports=0 range=8[442368,589824] */

    static const LL_Streng_TensorInitTypeDef Conv2D_88_ca_pipe_2_dma_init_in_0_41 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_88_zero_off_out_173_copy_in_22 ca pipe offset=2 */
      .offset_start = 442400,
      .offset_limit = 589888,
      .frame_count = 0,
      .fwidth = 48,
      .fheight = 48,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_88_ca_pipe_2_dma_init_in_0_41, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_88_ca_pipe_3 input ports=0 range=8[442368,589824] */

    static const LL_Streng_TensorInitTypeDef Conv2D_88_ca_pipe_3_dma_init_in_0_41 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_88_zero_off_out_173_copy_in_23 ca pipe offset=3 */
      .offset_start = 442416,
      .offset_limit = 589888,
      .frame_count = 0,
      .fwidth = 48,
      .fheight = 48,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_88_ca_pipe_3_dma_init_in_0_41, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 524288 */
    /* npuRAM3 -> 65536 */
    /* octoFlash -> 4096 */

    /* Dma output units from cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_88_off_bias_178 output ports=0 range=8[0,147456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_88_off_bias_178_dma_init_out_0_41 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_88_off_bias_out_179 */
      .offset_start = 0,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 48,
      .fheight = 48,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 147456,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_88_off_bias_178_dma_init_out_0_41, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 147456 */

    static const LL_Switch_InitTypeDef switch_init_in_41[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_88 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_88 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_88_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_88_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_88_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_88_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_88_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_88_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_88_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_88_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_88_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_88_mul_scale_175 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_88_off_bias_178 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_88_off_bias_178 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=41 */
    LL_Switch_Init(switch_init_in_41, 14);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_41_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_41_all_units, 12);

  }

  ec_trace_wait_epoch_end(0x20);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_41[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_88 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_88 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_88_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_88_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_88_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_88_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_88_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_88_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_88_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_88_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_88_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_88_mul_scale_175 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_88_off_bias_178 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_88_off_bias_178 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=41 */
    LL_Switch_Deinit(switch_deinit_in_41, 14);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_41_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_41_all_units, 12);

  }
  ec_trace_end_epoch(41);
  ec_trace_start_epoch(42);
  {
    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Add_91 */
    static const LL_Arithacc_InitTypeDef Add_91_init42 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 1,
      .C_shift = 3,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 64,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 17106,
      .B_scalar = 29332,
      .C_scalar = -17166,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Add_91_init42);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Clip node=PReLU_94_8_clip_x */
    static const LL_Arithacc_InitTypeDef PReLU_94_8_clip_x_init42 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_CLIP,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 64,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = -128,
      .B_scalar = 0,
      .C_scalar = -13,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &PReLU_94_8_clip_x_init42);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=PReLU_94_8_mul_x */
    static const LL_Arithacc_InitTypeDef PReLU_94_8_mul_x_init42 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 64,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 73984))) /* Equivalent hex offset = 0x12100 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_94_8_mul_x_init42);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=PReLU_94_8_mul_x_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef PReLU_94_8_mul_x_mul_sub2__init42 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 19,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 64,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 18361,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 54960))) /* Equivalent hex offset = 0xd6b0 */},
      .vec_precision = {8, 8, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &PReLU_94_8_mul_x_mul_sub2__init42);


    /* Dma inputs units to cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Add_91 input ports=0 range=8[294912,442368] */

    static const LL_Streng_TensorInitTypeDef Add_91_dma_init_in_0_42 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_84_out_0 */
      .offset_start = 294912,
      .offset_end = 297216,
      .offset_limit = 442432,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Add_91_dma_init_in_0_42, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Add_91 input ports=1 range=8[0,147456] */

    static const LL_Streng_TensorInitTypeDef Add_91_dma_init_in_1_42 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_90_out_0 */
      .offset_start = 0,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 48,
      .fheight = 48,
      .batch_depth = 1,
      .batch_offset = 64,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 147456,
      .frame_loop_cnt = 64,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Add_91_dma_init_in_1_42, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 294912 */

    /* Dma output units from cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Add_91 output ports=0 range=8[442368,589824] */

    static const LL_Streng_TensorInitTypeDef Add_91_dma_init_out_0_42 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Add_91_out_0 */
      .offset_start = 442368,
      .offset_end = 444672,
      .offset_limit = 589888,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Add_91_dma_init_out_0_42, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_94_8_mul_x_mul_sub2_ output ports=0 range=8[589824,737280] */

    static const LL_Streng_TensorInitTypeDef PReLU_94_8_mul_x_mul_sub2__dma_init_out_0_42 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_94_8_mul_x_cp_in_24 */
      .offset_start = 589824,
      .offset_end = 592128,
      .offset_limit = 737344,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &PReLU_94_8_mul_x_mul_sub2__dma_init_out_0_42, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 278528 */
    /* npuRAM3 <- 16384 */

    static const LL_Switch_InitTypeDef switch_init_in_42[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_91 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_91 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_91 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_94_8_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_94_8_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_94_8_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_94_8_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=42 */
    LL_Switch_Init(switch_init_in_42, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_42_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_42_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x3);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_42[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_91 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_91 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_91 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_94_8_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_94_8_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_94_8_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_94_8_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=42 */
    LL_Switch_Deinit(switch_deinit_in_42, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_42_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_42_all_units, 8);

  }
  ec_trace_end_epoch(42);
  ec_trace_start_epoch(43);
  {
    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Relu node=PReLU_94_8_relu_x */
    static const LL_Activacc_InitTypeDef PReLU_94_8_relu_x_init43 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 74368))) /* Equivalent hex offset = 0x12280 */},
      .ROM1_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 70176))) /* Equivalent hex offset = 0x11220 */},
      .ROM0_nbytes = 32,
      .ROM1_nbytes = 108,
      .shift_b = 1,
      .shift_c = 7,
      .shift_norm = 8,
      .bwidth = 5,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &PReLU_94_8_relu_x_init43);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=PReLU_94_8_add_x */
    static const LL_Arithacc_InitTypeDef PReLU_94_8_add_x_init43 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 5,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 64,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 17408,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_94_8_add_x_init43);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_95_subm_0 */
    static const LL_Convacc_InitTypeDef Conv2D_95_subm_0_init43 = {
      .simd = 2,
      .fsub = -34,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 48,
      .fHeight = 48,
      .kernelWidth = 5,
      .kernelHeight = 3,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 2,
      .right_padding = 2,
      .top_padding = 2,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 47,
      .top_crop = 0,
      .bot_crop = 47,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_95_subm_0_init43);


    /* Dma inputs units to cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_94_8_relu_x input ports=0 range=8[442368,589824] */

    static const LL_Streng_TensorInitTypeDef PReLU_94_8_relu_x_dma_init_in_0_43 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_93_out_0 */
      .offset_start = 442368,
      .offset_end = 444672,
      .offset_limit = 589888,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &PReLU_94_8_relu_x_dma_init_in_0_43, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_94_8_add_x input ports=1 range=8[589824,737280] */

    static const LL_Streng_TensorInitTypeDef PReLU_94_8_add_x_dma_init_in_1_43 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_94_8_mul_x */
      .offset_start = 589824,
      .offset_end = 592128,
      .offset_limit = 737344,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &PReLU_94_8_add_x_dma_init_in_1_43, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_95_subm_0 input ports=1 range=5[1111936,1112896] */

    static const LL_Streng_TensorInitTypeDef Conv2D_95_subm_0_dma_init_in_1_43 = {
      /* 64x5x3x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_95_weights_submask_0_0_0_0_64_1_3_5_635 */
      .offset_start = 1111936,
      .offset_end = 1112896,
      .offset_limit = 1112960,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_95_subm_0_dma_init_in_1_43, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 278528 */
    /* npuRAM3 -> 16384 */
    /* octoFlash -> 960 */

    /* Dma output units from cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_94_8_add_x output ports=0 range=8[294912,442368] */

    static const LL_Streng_TensorInitTypeDef PReLU_94_8_add_x_dma_init_out_0_43 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_94_out_0 */
      .offset_start = 294912,
      .offset_end = 297216,
      .offset_limit = 442432,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &PReLU_94_8_add_x_dma_init_out_0_43, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_95_subm_0 output ports=0 range=8[0,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_95_subm_0_dma_init_out_0_43 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1660 */
      .offset_start = 0,
      .offset_end = 4608,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4608,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_95_subm_0_dma_init_out_0_43, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 294912 */

    static const LL_Switch_InitTypeDef switch_init_in_43[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_94_8_relu_x IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_94_8_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_94_8_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_94_8_add_x OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 64, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(1) = 0, LL_Switch_Init_Frames(1) = 255, }, /* Conv2D_95_subm_0 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_95_subm_0 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_95_subm_0 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
    };


    /* epoch=43 */
    LL_Switch_Init(switch_init_in_43, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_43_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_43_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x110);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_43[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_94_8_relu_x IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_94_8_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_94_8_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_94_8_add_x OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 64, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(1) = 0, LL_Switch_Init_Frames(1) = 255, }, /* Conv2D_95_subm_0 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_95_subm_0 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_95_subm_0 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
    };


    /* epoch=43 */
    LL_Switch_Deinit(switch_deinit_in_43, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_43_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_43_all_units, 8);

  }
  ec_trace_end_epoch(43);
  ec_trace_start_epoch(44);
  {
    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_95_subm_1 */
    static const LL_Convacc_InitTypeDef Conv2D_95_subm_1_init44 = {
      .simd = 2,
      .fsub = -34,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 48,
      .fHeight = 48,
      .kernelWidth = 5,
      .kernelHeight = 2,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 2,
      .right_padding = 2,
      .top_padding = 0,
      .bot_padding = 2,
      .left_crop = 0,
      .right_crop = 47,
      .top_crop = 1,
      .bot_crop = 47,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_95_subm_1_init44);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_95_add_0 */
    static const LL_Arithacc_InitTypeDef Conv2D_95_add_0_init44 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 64,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_95_add_0_init44);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Conv2D_95_mul_scale_184 */
    static const LL_Arithacc_InitTypeDef Conv2D_95_mul_scale_184_init44 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 11,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 64,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 67872))) /* Equivalent hex offset = 0x10920 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_95_mul_scale_184_init44);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Conv2D_95_off_bias_187 */
    static const LL_Arithacc_InitTypeDef Conv2D_95_off_bias_187_init44 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 64,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 19217,
      .B_scalar = -576,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_95_off_bias_187_init44);


    /* Dma inputs units to cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_95_subm_1 input ports=0 range=8[294912,442368] */

    static const LL_Streng_TensorInitTypeDef Conv2D_95_subm_1_dma_init_in_0_44 = {
      /* 48x48x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1662 */
      .offset_start = 294912,
      .offset_end = 297216,
      .offset_limit = 442432,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 2304,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_95_subm_1_dma_init_in_0_44, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_95_subm_1 input ports=1 range=5[1116736,1117376] */

    static const LL_Streng_TensorInitTypeDef Conv2D_95_subm_1_dma_init_in_1_44 = {
      /* 64x5x2x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_95_weights_submask_0_0_3_0_64_1_2_5_636 */
      .offset_start = 1116736,
      .offset_end = 1117376,
      .offset_limit = 1117440,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_95_subm_1_dma_init_in_1_44, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_95_add_0 input ports=0 range=8[0,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_95_add_0_dma_init_in_0_44 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1660 */
      .offset_start = 0,
      .offset_end = 4608,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4608,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_95_add_0_dma_init_in_0_44, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 442368 */
    /* octoFlash -> 640 */

    /* Dma output units from cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_95_off_bias_187 output ports=0 range=8[442368,589824] */

    static const LL_Streng_TensorInitTypeDef Conv2D_95_off_bias_187_dma_init_out_0_44 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_95_off_bias_out_188 */
      .offset_start = 442368,
      .offset_limit = 589888,
      .frame_count = 0,
      .fwidth = 48,
      .fheight = 48,
      .batch_depth = 1,
      .batch_offset = 64,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 147456,
      .frame_loop_cnt = 64,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_95_off_bias_187_dma_init_out_0_44, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 131072 */
    /* npuRAM3 <- 16384 */

    static const LL_Switch_InitTypeDef switch_init_in_44[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_95_subm_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_95_subm_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_95_add_0 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_95_add_0 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_95_mul_scale_184 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_95_off_bias_187 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_95_off_bias_187 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=44 */
    LL_Switch_Init(switch_init_in_44, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_44_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_44_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x100);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_44[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_95_subm_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_95_subm_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_95_add_0 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_95_add_0 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_95_mul_scale_184 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_95_off_bias_187 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_95_off_bias_187 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=44 */
    LL_Switch_Deinit(switch_deinit_in_44, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_44_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_44_all_units, 8);

  }
  ec_trace_end_epoch(44);
  ec_trace_start_epoch(45);
  {
    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_98 */
    static const LL_Convacc_InitTypeDef Conv2D_98_init45 = {
      .simd = 2,
      .fsub = -36,
      .accumulate = 0,
      .kfilt_tot = 64,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 48,
      .fHeight = 48,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 47,
      .top_crop = 0,
      .bot_crop = 47,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_98_init45);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_98_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_98_ca_pipe_1_init45 = {
      .simd = 2,
      .fsub = -36,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 48,
      .fHeight = 48,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 47,
      .top_crop = 0,
      .bot_crop = 47,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_98_ca_pipe_1_init45);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_98_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_98_ca_pipe_2_init45 = {
      .simd = 2,
      .fsub = -36,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 32,
      .kfilt_last = 47,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 48,
      .fHeight = 48,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 47,
      .top_crop = 0,
      .bot_crop = 47,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_98_ca_pipe_2_init45);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_98_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_98_ca_pipe_3_init45 = {
      .simd = 2,
      .fsub = -36,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 48,
      .kfilt_last = 63,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 48,
      .fHeight = 48,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 47,
      .top_crop = 0,
      .bot_crop = 47,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_98_ca_pipe_3_init45);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Conv2D_98_mul_scale_193 */
    static const LL_Arithacc_InitTypeDef Conv2D_98_mul_scale_193_init45 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 12,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 68000))) /* Equivalent hex offset = 0x109a0 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_98_mul_scale_193_init45);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_98_off_bias_196 */
    static const LL_Arithacc_InitTypeDef Conv2D_98_off_bias_196_init45 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 29202,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 53936))) /* Equivalent hex offset = 0xd2b0 */},
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_98_off_bias_196_init45);


    /* Dma inputs units to cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_98 input ports=0 range=8[442368,589824] */

    static const LL_Streng_TensorInitTypeDef Conv2D_98_dma_init_in_0_45 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_98_zero_off_out_191 */
      .offset_start = 442368,
      .offset_limit = 589888,
      .frame_count = 0,
      .fwidth = 48,
      .fheight = 48,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_98_dma_init_in_0_45, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_98 input ports=1 range=5[1003040,1007136] */

    static const LL_Streng_TensorInitTypeDef Conv2D_98_dma_init_in_1_45 = {
      /* 64x1x1x64(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_98_weights */
      .offset_start = 1003040,
      .offset_end = 1003296,
      .offset_limit = 1007200,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_98_dma_init_in_1_45, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_98_ca_pipe_1 input ports=0 range=8[442368,589824] */

    static const LL_Streng_TensorInitTypeDef Conv2D_98_ca_pipe_1_dma_init_in_0_45 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_98_zero_off_out_191_copy_in_25 ca pipe offset=1 */
      .offset_start = 442384,
      .offset_limit = 589888,
      .frame_count = 0,
      .fwidth = 48,
      .fheight = 48,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_98_ca_pipe_1_dma_init_in_0_45, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_98_ca_pipe_2 input ports=0 range=8[442368,589824] */

    static const LL_Streng_TensorInitTypeDef Conv2D_98_ca_pipe_2_dma_init_in_0_45 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_98_zero_off_out_191_copy_in_26 ca pipe offset=2 */
      .offset_start = 442400,
      .offset_limit = 589888,
      .frame_count = 0,
      .fwidth = 48,
      .fheight = 48,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_98_ca_pipe_2_dma_init_in_0_45, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_98_ca_pipe_3 input ports=0 range=8[442368,589824] */

    static const LL_Streng_TensorInitTypeDef Conv2D_98_ca_pipe_3_dma_init_in_0_45 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_98_zero_off_out_191_copy_in_27 ca pipe offset=3 */
      .offset_start = 442416,
      .offset_limit = 589888,
      .frame_count = 0,
      .fwidth = 48,
      .fheight = 48,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_98_ca_pipe_3_dma_init_in_0_45, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 524288 */
    /* npuRAM3 -> 65536 */
    /* octoFlash -> 4096 */

    /* Dma output units from cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_98_off_bias_196 output ports=0 range=8[0,147456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_98_off_bias_196_dma_init_out_0_45 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_98_off_bias_out_197 */
      .offset_start = 0,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 48,
      .fheight = 48,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 147456,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_98_off_bias_196_dma_init_out_0_45, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 147456 */

    static const LL_Switch_InitTypeDef switch_init_in_45[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_98 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_98 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_98_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_98_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_98_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_98_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_98_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_98_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_98_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_98_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_98_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_98_mul_scale_193 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_98_off_bias_196 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_98_off_bias_196 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=45 */
    LL_Switch_Init(switch_init_in_45, 14);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_45_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_45_all_units, 12);

  }

  ec_trace_wait_epoch_end(0x4);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_45[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_98 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_98 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_98_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_98_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_98_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_98_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_98_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_98_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_98_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_98_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_98_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_98_mul_scale_193 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_98_off_bias_196 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_98_off_bias_196 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=45 */
    LL_Switch_Deinit(switch_deinit_in_45, 14);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_45_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_45_all_units, 12);

  }
  ec_trace_end_epoch(45);
  ec_trace_start_epoch(46);
  {
    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Add_101 */
    static const LL_Arithacc_InitTypeDef Add_101_init46 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 4,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 64,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 26455,
      .B_scalar = 21131,
      .C_scalar = 22147,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Add_101_init46);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Clip node=PReLU_104_9_clip_x */
    static const LL_Arithacc_InitTypeDef PReLU_104_9_clip_x_init46 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_CLIP,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 64,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = -128,
      .B_scalar = 0,
      .C_scalar = 4,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &PReLU_104_9_clip_x_init46);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=PReLU_104_9_mul_x */
    static const LL_Arithacc_InitTypeDef PReLU_104_9_mul_x_init46 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 64,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 74048))) /* Equivalent hex offset = 0x12140 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_104_9_mul_x_init46);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Sub node=PReLU_104_9_mul_x_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef PReLU_104_9_mul_x_mul_sub2__init46 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 64,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 21580,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 55216))) /* Equivalent hex offset = 0xd7b0 */},
      .vec_precision = {8, 8, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &PReLU_104_9_mul_x_mul_sub2__init46);


    /* Dma inputs units to cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Add_101 input ports=0 range=8[294912,442368] */

    static const LL_Streng_TensorInitTypeDef Add_101_dma_init_in_0_46 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_94_out_0 */
      .offset_start = 294912,
      .offset_end = 297216,
      .offset_limit = 442432,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Add_101_dma_init_in_0_46, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Add_101 input ports=1 range=8[0,147456] */

    static const LL_Streng_TensorInitTypeDef Add_101_dma_init_in_1_46 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_100_out_0 */
      .offset_start = 0,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 48,
      .fheight = 48,
      .batch_depth = 1,
      .batch_offset = 64,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 147456,
      .frame_loop_cnt = 64,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Add_101_dma_init_in_1_46, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 294912 */

    /* Dma output units from cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Add_101 output ports=0 range=8[147456,294912] */

    static const LL_Streng_TensorInitTypeDef Add_101_dma_init_out_0_46 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Add_101_out_0 */
      .offset_start = 147456,
      .offset_end = 149760,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Add_101_dma_init_out_0_46, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_104_9_mul_x_mul_sub2_ output ports=0 range=8[442368,589824] */

    static const LL_Streng_TensorInitTypeDef PReLU_104_9_mul_x_mul_sub2__dma_init_out_0_46 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_104_9_mul_x_cp_in_28 */
      .offset_start = 442368,
      .offset_end = 444672,
      .offset_limit = 589888,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &PReLU_104_9_mul_x_mul_sub2__dma_init_out_0_46, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 131072 */
    /* npuRAM3 <- 163840 */

    static const LL_Switch_InitTypeDef switch_init_in_46[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_101 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_101 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_101 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_104_9_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_104_9_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_104_9_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_104_9_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=46 */
    LL_Switch_Init(switch_init_in_46, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_46_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_46_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x42);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_46[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_101 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_101 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_101 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_104_9_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_104_9_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_104_9_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_104_9_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=46 */
    LL_Switch_Deinit(switch_deinit_in_46, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_46_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_46_all_units, 8);

  }
  ec_trace_end_epoch(46);
  ec_trace_start_epoch(47);
  {
    /* Unit= 17 [ACTIV_ACC_V2 1] */
    /* kind=Relu node=PReLU_104_9_relu_x */
    static const LL_Activacc_InitTypeDef PReLU_104_9_relu_x_init47 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 74400))) /* Equivalent hex offset = 0x122a0 */},
      .ROM1_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 70288))) /* Equivalent hex offset = 0x11290 */},
      .ROM0_nbytes = 32,
      .ROM1_nbytes = 108,
      .shift_b = 1,
      .shift_c = 7,
      .shift_norm = 8,
      .bwidth = 5,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(1, &PReLU_104_9_relu_x_init47);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=PReLU_104_9_add_x */
    static const LL_Arithacc_InitTypeDef PReLU_104_9_add_x_init47 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 5,
      .fWidth = 48,
      .fHeight = 48,
      .fChannels = 64,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 27648,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_104_9_add_x_init47);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_109_subm_0 */
    static const LL_Convacc_InitTypeDef Conv2D_109_subm_0_init47 = {
      .simd = 2,
      .fsub = -54,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 48,
      .fHeight = 48,
      .kernelWidth = 5,
      .kernelHeight = 3,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 2,
      .vstride = 2,
      .left_padding = 1,
      .right_padding = 2,
      .top_padding = 1,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 47,
      .top_crop = 0,
      .bot_crop = 47,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_109_subm_0_init47);


    /* Dma inputs units to cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_104_9_relu_x input ports=0 range=8[147456,294912] */

    static const LL_Streng_TensorInitTypeDef PReLU_104_9_relu_x_dma_init_in_0_47 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_103_out_0 */
      .offset_start = 147456,
      .offset_end = 149760,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &PReLU_104_9_relu_x_dma_init_in_0_47, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_104_9_add_x input ports=1 range=8[442368,589824] */

    static const LL_Streng_TensorInitTypeDef PReLU_104_9_add_x_dma_init_in_1_47 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_104_9_mul_x */
      .offset_start = 442368,
      .offset_end = 444672,
      .offset_limit = 589888,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &PReLU_104_9_add_x_dma_init_in_1_47, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_109_subm_0 input ports=1 range=5[1112896,1113856] */

    static const LL_Streng_TensorInitTypeDef Conv2D_109_subm_0_dma_init_in_1_47 = {
      /* 64x5x3x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_109_weights_submask_0_0_0_0_64_1_3_5_637 */
      .offset_start = 1112896,
      .offset_end = 1113856,
      .offset_limit = 1113920,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_109_subm_0_dma_init_in_1_47, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 131072 */
    /* npuRAM3 -> 163840 */
    /* octoFlash -> 960 */

    /* Dma output units from cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_104_9_add_x output ports=0 range=8[0,147456] */

    static const LL_Streng_TensorInitTypeDef PReLU_104_9_add_x_dma_init_out_0_47 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_104_out_0 */
      .offset_start = 0,
      .offset_end = 2304,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &PReLU_104_9_add_x_dma_init_out_0_47, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_109_subm_0 output ports=0 range=8[294912,368640] */

    static const LL_Streng_TensorInitTypeDef Conv2D_109_subm_0_dma_init_out_0_47 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1667 */
      .offset_start = 294912,
      .offset_end = 296064,
      .offset_limit = 368704,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1152,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_109_subm_0_dma_init_out_0_47, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 184320 */

    static const LL_Switch_InitTypeDef switch_init_in_47[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_104_9_relu_x IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_104_9_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_104_9_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_104_9_add_x OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 64, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(1) = 0, LL_Switch_Init_Frames(1) = 255, }, /* Conv2D_109_subm_0 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_109_subm_0 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_109_subm_0 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
    };


    /* epoch=47 */
    LL_Switch_Init(switch_init_in_47, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_47_all_units[] = {
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_47_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x280);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_47[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_104_9_relu_x IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_104_9_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_104_9_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_104_9_add_x OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 64, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(1) = 0, LL_Switch_Init_Frames(1) = 255, }, /* Conv2D_109_subm_0 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_109_subm_0 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_109_subm_0 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
    };


    /* epoch=47 */
    LL_Switch_Deinit(switch_deinit_in_47, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_47_all_units[] = {
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_47_all_units, 8);

  }
  ec_trace_end_epoch(47);
  ec_trace_start_epoch(48);
  {
    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_109_subm_1 */
    static const LL_Convacc_InitTypeDef Conv2D_109_subm_1_init48 = {
      .simd = 2,
      .fsub = -54,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 48,
      .fHeight = 48,
      .kernelWidth = 5,
      .kernelHeight = 2,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 2,
      .vstride = 2,
      .left_padding = 1,
      .right_padding = 2,
      .top_padding = 0,
      .bot_padding = 2,
      .left_crop = 0,
      .right_crop = 47,
      .top_crop = 2,
      .bot_crop = 47,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_109_subm_1_init48);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_109_add_0 */
    static const LL_Arithacc_InitTypeDef Conv2D_109_add_0_init48 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 64,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_109_add_0_init48);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Conv2D_109_mul_scale_202 */
    static const LL_Arithacc_InitTypeDef Conv2D_109_mul_scale_202_init48 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 12,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 64,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 68128))) /* Equivalent hex offset = 0x10a20 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_109_mul_scale_202_init48);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Conv2D_109_off_bias_205 */
    static const LL_Arithacc_InitTypeDef Conv2D_109_off_bias_205_init48 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 64,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16738,
      .B_scalar = 272,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_109_off_bias_205_init48);


    /* Dma inputs units to cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_109_subm_1 input ports=0 range=8[0,147456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_109_subm_1_dma_init_in_0_48 = {
      /* 48x48x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1669 */
      .offset_start = 0,
      .offset_end = 2304,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 2304,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_109_subm_1_dma_init_in_0_48, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_109_subm_1 input ports=1 range=5[1117376,1118016] */

    static const LL_Streng_TensorInitTypeDef Conv2D_109_subm_1_dma_init_in_1_48 = {
      /* 64x5x2x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_109_weights_submask_0_0_3_0_64_1_2_5_638 */
      .offset_start = 1117376,
      .offset_end = 1118016,
      .offset_limit = 1118080,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_109_subm_1_dma_init_in_1_48, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_109_add_0 input ports=0 range=8[294912,368640] */

    static const LL_Streng_TensorInitTypeDef Conv2D_109_add_0_dma_init_in_0_48 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1667 */
      .offset_start = 294912,
      .offset_end = 296064,
      .offset_limit = 368704,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1152,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_109_add_0_dma_init_in_0_48, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 221184 */
    /* octoFlash -> 640 */

    /* Dma output units from cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_109_off_bias_205 output ports=0 range=8[258048,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_109_off_bias_205_dma_init_out_0_48 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_109_off_bias_out_206 */
      .offset_start = 258048,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 1,
      .batch_offset = 64,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 36864,
      .frame_loop_cnt = 64,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_109_off_bias_205_dma_init_out_0_48, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 36864 */

    static const LL_Switch_InitTypeDef switch_init_in_48[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_109_subm_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_109_subm_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_109_add_0 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_109_add_0 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_109_mul_scale_202 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_109_off_bias_205 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_109_off_bias_205 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=48 */
    LL_Switch_Init(switch_init_in_48, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_48_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_48_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x20);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_48[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_109_subm_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_109_subm_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_109_add_0 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_109_add_0 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_109_mul_scale_202 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_109_off_bias_205 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_109_off_bias_205 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=48 */
    LL_Switch_Deinit(switch_deinit_in_48, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_48_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_48_all_units, 8);

  }
  ec_trace_end_epoch(48);
  ec_trace_start_epoch(49);
  {
    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_112 */
    static const LL_Convacc_InitTypeDef Conv2D_112_init49 = {
      .simd = 2,
      .fsub = 17,
      .accumulate = 0,
      .kfilt_tot = 64,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_112_init49);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_112_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_112_ca_pipe_1_init49 = {
      .simd = 2,
      .fsub = 17,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_112_ca_pipe_1_init49);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_112_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_112_ca_pipe_2_init49 = {
      .simd = 2,
      .fsub = 17,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 32,
      .kfilt_last = 47,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_112_ca_pipe_2_init49);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_112_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_112_ca_pipe_3_init49 = {
      .simd = 2,
      .fsub = 17,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 48,
      .kfilt_last = 63,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_112_ca_pipe_3_init49);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Conv2D_112_mul_scale_211 */
    static const LL_Arithacc_InitTypeDef Conv2D_112_mul_scale_211_init49 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 11,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 57776))) /* Equivalent hex offset = 0xe1b0 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_112_mul_scale_211_init49);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_112_off_bias_214 */
    static const LL_Arithacc_InitTypeDef Conv2D_112_off_bias_214_init49 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 20292,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 33792))) /* Equivalent hex offset = 0x8400 */},
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_112_off_bias_214_init49);


    /* Unit= 23 [POOL_ACC_V2 1] */
    /* kind=MaxPool node=MaxPool_105 */
    static const LL_Poolacc_InitTypeDef MaxPool_105_init49 = {
      .operation = POOL_MAX,
      .avgnopad = 0,
      .inputX = 48,
      .inputY = 48,
      .outputX = 24,
      .outputY = 24,
      .poolWinX = 2,
      .poolWinY = 2,
      .strideX = 2,
      .strideY = 2,
      .topCrop = 0,
      .bottomCrop = 47,
      .leftCrop = 0,
      .rightCrop = 47,
      .topPad = 0,
      .bottomPad = 0,
      .leftPad = 0,
      .rightPad = 0,
      .batchSize = 1,
      .shift_f = 0,
      .shift_o = 0,
      .dualLine = 1,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .mulval = 0,
      .pad_val_en = 0,
      .pad_val = 0,
    };

    /* Unit=POOL_ACC_V2 */
    LL_Poolacc_Init(1, &MaxPool_105_init49);


    /* Dma inputs units to cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_112 input ports=0 range=8[258048,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_112_dma_init_in_0_49 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_112_zero_off_out_209 */
      .offset_start = 258048,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_112_dma_init_in_0_49, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_112 input ports=1 range=5[977952,986144] */

    static const LL_Streng_TensorInitTypeDef Conv2D_112_dma_init_in_1_49 = {
      /* 128x1x1x64(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_112_weights */
      .offset_start = 977952,
      .offset_end = 978208,
      .offset_limit = 986208,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_112_dma_init_in_1_49, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_112_ca_pipe_1 input ports=0 range=8[258048,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_112_ca_pipe_1_dma_init_in_0_49 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_112_zero_off_out_209_copy_in_30 ca pipe offset=1 */
      .offset_start = 258064,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_112_ca_pipe_1_dma_init_in_0_49, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_112_ca_pipe_2 input ports=0 range=8[258048,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_112_ca_pipe_2_dma_init_in_0_49 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_112_zero_off_out_209_copy_in_31 ca pipe offset=2 */
      .offset_start = 258080,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_112_ca_pipe_2_dma_init_in_0_49, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_112_ca_pipe_3 input ports=0 range=8[258048,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_112_ca_pipe_3_dma_init_in_0_49 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_112_zero_off_out_209_copy_in_32 ca pipe offset=3 */
      .offset_start = 258096,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_112_ca_pipe_3_dma_init_in_0_49, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=MaxPool_105 input ports=0 range=8[0,147456] */

    static const LL_Streng_TensorInitTypeDef MaxPool_105_dma_init_in_0_49 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_104_out_0 */
      .offset_start = 0,
      .offset_end = 2304,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &MaxPool_105_dma_init_in_0_49, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 442368 */
    /* octoFlash -> 8192 */

    /* Dma output units from cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_112_off_bias_214 output ports=0 range=8[147456,221184] */

    static const LL_Streng_TensorInitTypeDef Conv2D_112_off_bias_214_dma_init_out_0_49 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_112_off_bias_out_215 */
      .offset_start = 147456,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 73728,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_112_off_bias_214_dma_init_out_0_49, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=MaxPool_105 output ports=0 range=8[221184,258048] */

    static const LL_Streng_TensorInitTypeDef MaxPool_105_dma_init_out_0_49 = {
      /* transpose to memory with rank=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* MaxPool_105_out_0 */
      .offset_start = 221184,
      .offset_limit = 258112,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 1,
      .batch_offset = 1,
      .frame_offset = 24,
      .line_offset = 1536,
      .loop_offset = 36864,
      .frame_loop_cnt = 64,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &MaxPool_105_dma_init_out_0_49, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 110592 */

    static const LL_Switch_InitTypeDef switch_init_in_49[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_112 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_112 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_112_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_112_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_112_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_112_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_112_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_112_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_112_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_112_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_112_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_112_mul_scale_211 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_112_off_bias_214 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_112_off_bias_214 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, POOL, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_105 IN: in unit=POOL_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, POOL, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_105 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=POOL_ACC_V2 1 out port=0 */
    };


    /* epoch=49 */
    LL_Switch_Init(switch_init_in_49, 16);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_49_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {POOL, 1} }, /* POOL_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_49_all_units, 15);

  }

  ec_trace_wait_epoch_end(0xa0);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_49[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_112 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_112 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_112_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_112_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_112_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_112_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_112_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_112_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_112_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_112_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_112_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_112_mul_scale_211 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_112_off_bias_214 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_112_off_bias_214 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, POOL, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_105 IN: in unit=POOL_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, POOL, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_105 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=POOL_ACC_V2 1 out port=0 */
    };


    /* epoch=49 */
    LL_Switch_Deinit(switch_deinit_in_49, 16);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_49_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {POOL, 1} }, /* POOL_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_49_all_units, 15);

  }
  ec_trace_end_epoch(49);
  ec_trace_start_epoch(50);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Pad_107 */
    static const LL_Convacc_InitTypeDef Pad_107_init50 = {
      .simd = 1,
      .fsub = 0,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = -54,
      .inbytes_f = 1,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .raw_o = 0,
      .fWidth = 24,
      .fHeight = 64,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 64,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 63,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Pad_107_init50);


    /* Dma inputs units to cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Pad_107 input ports=0 range=8[221184,258048] */

    static const LL_Streng_TensorInitTypeDef Pad_107_dma_init_in_0_50 = {
      /* 24x64x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Transpose_106_out_0 */
      .offset_start = 221184,
      .offset_end = 222720,
      .offset_limit = 258112,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 1536,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 24,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Pad_107_dma_init_in_0_50, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Pad_107 input ports=1 range=5[1122448,1122472] */

    static const LL_Streng_TensorInitTypeDef Pad_107_dma_init_in_1_50 = {
      /* 24x1x1x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Pad_107_pad_kern_474 */
      .offset_start = 1122448,
      .offset_end = 1122472,
      .offset_limit = 1122536,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Pad_107_dma_init_in_1_50, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 36864 */
    /* octoFlash -> 24 */

    /* Dma output units from cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Pad_107 output ports=0 range=8[0,73728] */

    static const LL_Streng_TensorInitTypeDef Pad_107_dma_init_out_0_50 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Pad_107_out_0 */
      .offset_start = 0,
      .offset_end = 3072,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 3072,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 24,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Pad_107_dma_init_out_0_50, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 73728 */

    static const LL_Switch_InitTypeDef switch_init_in_50[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Pad_107 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Pad_107 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Pad_107 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
    };


    /* epoch=50 */
    LL_Switch_Init(switch_init_in_50, 3);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_50_all_units[] = {
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_50_all_units, 4);

  }

  ec_trace_wait_epoch_end(0x200);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_50[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Pad_107 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Pad_107 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Pad_107 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
    };


    /* epoch=50 */
    LL_Switch_Deinit(switch_deinit_in_50, 3);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_50_all_units[] = {
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_50_all_units, 4);

  }
  ec_trace_end_epoch(50);
  ec_trace_end_blob("_ec_blob_30");
}

void trace_ec__ec_blob_52(void) {
  ec_trace_start_blob("_ec_blob_52");
  ec_trace_start_epoch(52);
  {
    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Add_115 */
    static const LL_Arithacc_InitTypeDef Add_115_init52 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 5,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 23211,
      .B_scalar = 31676,
      .C_scalar = 25788,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Add_115_init52);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Clip node=PReLU_118_10_clip_x */
    static const LL_Arithacc_InitTypeDef PReLU_118_10_clip_x_init52 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_CLIP,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = -128,
      .B_scalar = 0,
      .C_scalar = 14,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &PReLU_118_10_clip_x_init52);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=PReLU_118_10_mul_x */
    static const LL_Arithacc_InitTypeDef PReLU_118_10_mul_x_init52 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 68384))) /* Equivalent hex offset = 0x10b20 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_118_10_mul_x_init52);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Sub node=PReLU_118_10_mul_x_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef PReLU_118_10_mul_x_mul_sub2__init52 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 25939,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 30208))) /* Equivalent hex offset = 0x7600 */},
      .vec_precision = {8, 8, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &PReLU_118_10_mul_x_mul_sub2__init52);


    /* Dma inputs units to cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Add_115 input ports=0 range=8[73728,147456] */

    static const LL_Streng_TensorInitTypeDef Add_115_dma_init_in_0_52 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Transpose_108_out_0 */
      .offset_start = 73728,
      .offset_end = 74304,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Add_115_dma_init_in_0_52, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Add_115 input ports=1 range=8[147456,221184] */

    static const LL_Streng_TensorInitTypeDef Add_115_dma_init_in_1_52 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_114_out_0 */
      .offset_start = 147456,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 1,
      .batch_offset = 128,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 73728,
      .frame_loop_cnt = 128,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Add_115_dma_init_in_1_52, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 147456 */

    /* Dma output units from cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Add_115 output ports=0 range=8[221184,294912] */

    static const LL_Streng_TensorInitTypeDef Add_115_dma_init_out_0_52 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Add_115_out_0 */
      .offset_start = 221184,
      .offset_end = 221760,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Add_115_dma_init_out_0_52, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_118_10_mul_x_mul_sub2_ output ports=0 range=8[294912,368640] */

    static const LL_Streng_TensorInitTypeDef PReLU_118_10_mul_x_mul_sub2__dma_init_out_0_52 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_118_10_mul_x_cp_in_33 */
      .offset_start = 294912,
      .offset_end = 295488,
      .offset_limit = 368704,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &PReLU_118_10_mul_x_mul_sub2__dma_init_out_0_52, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 147456 */

    static const LL_Switch_InitTypeDef switch_init_in_52[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_115 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_115 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_115 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_118_10_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_118_10_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_118_10_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_118_10_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=52 */
    LL_Switch_Init(switch_init_in_52, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_52_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_52_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x11);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_52[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_115 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_115 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_115 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_118_10_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_118_10_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_118_10_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_118_10_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=52 */
    LL_Switch_Deinit(switch_deinit_in_52, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_52_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_52_all_units, 8);

  }
  ec_trace_end_epoch(52);
  ec_trace_start_epoch(53);
  {
    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Relu node=PReLU_118_10_relu_x */
    static const LL_Activacc_InitTypeDef PReLU_118_10_relu_x_init53 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 74432))) /* Equivalent hex offset = 0x122c0 */},
      .ROM1_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 70400))) /* Equivalent hex offset = 0x11300 */},
      .ROM0_nbytes = 32,
      .ROM1_nbytes = 108,
      .shift_b = 1,
      .shift_c = 7,
      .shift_norm = 8,
      .bwidth = 5,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &PReLU_118_10_relu_x_init53);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=PReLU_118_10_add_x */
    static const LL_Arithacc_InitTypeDef PReLU_118_10_add_x_init53 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 5,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 16896,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_118_10_add_x_init53);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_119_subm_0 */
    static const LL_Convacc_InitTypeDef Conv2D_119_subm_0_init53 = {
      .simd = 2,
      .fsub = -33,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 5,
      .kernelHeight = 3,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 2,
      .right_padding = 2,
      .top_padding = 2,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_119_subm_0_init53);


    /* Dma inputs units to cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_118_10_relu_x input ports=0 range=8[221184,294912] */

    static const LL_Streng_TensorInitTypeDef PReLU_118_10_relu_x_dma_init_in_0_53 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_117_out_0 */
      .offset_start = 221184,
      .offset_end = 221760,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &PReLU_118_10_relu_x_dma_init_in_0_53, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_118_10_add_x input ports=1 range=8[294912,368640] */

    static const LL_Streng_TensorInitTypeDef PReLU_118_10_add_x_dma_init_in_1_53 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_118_10_mul_x */
      .offset_start = 294912,
      .offset_end = 295488,
      .offset_limit = 368704,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &PReLU_118_10_add_x_dma_init_in_1_53, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_119_subm_0 input ports=1 range=5[1079584,1081504] */

    static const LL_Streng_TensorInitTypeDef Conv2D_119_subm_0_dma_init_in_1_53 = {
      /* 128x5x3x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_119_weights_submask_0_0_0_0_128_1_3_5_639 */
      .offset_start = 1079584,
      .offset_end = 1081504,
      .offset_limit = 1081568,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_119_subm_0_dma_init_in_1_53, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 147456 */
    /* octoFlash -> 1920 */

    /* Dma output units from cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_118_10_add_x output ports=0 range=8[147456,221184] */

    static const LL_Streng_TensorInitTypeDef PReLU_118_10_add_x_dma_init_out_0_53 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_118_out_0 */
      .offset_start = 147456,
      .offset_end = 148032,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &PReLU_118_10_add_x_dma_init_out_0_53, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_119_subm_0 output ports=0 range=8[0,147456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_119_subm_0_dma_init_out_0_53 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1674 */
      .offset_start = 0,
      .offset_end = 1152,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1152,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_119_subm_0_dma_init_out_0_53, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 147456 */

    static const LL_Switch_InitTypeDef switch_init_in_53[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_118_10_relu_x IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_118_10_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_118_10_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_118_10_add_x OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 128, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(1) = 0, LL_Switch_Init_Frames(1) = 255, }, /* Conv2D_119_subm_0 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_119_subm_0 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_119_subm_0 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
    };


    /* epoch=53 */
    LL_Switch_Init(switch_init_in_53, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_53_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_53_all_units, 8);

  }

  ec_trace_wait_epoch_end(0xc0);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_53[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_118_10_relu_x IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_118_10_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_118_10_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_118_10_add_x OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 128, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(1) = 0, LL_Switch_Init_Frames(1) = 255, }, /* Conv2D_119_subm_0 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_119_subm_0 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_119_subm_0 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
    };


    /* epoch=53 */
    LL_Switch_Deinit(switch_deinit_in_53, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_53_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_53_all_units, 8);

  }
  ec_trace_end_epoch(53);
  ec_trace_start_epoch(54);
  {
    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_119_subm_1 */
    static const LL_Convacc_InitTypeDef Conv2D_119_subm_1_init54 = {
      .simd = 2,
      .fsub = -33,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 5,
      .kernelHeight = 2,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 2,
      .right_padding = 2,
      .top_padding = 0,
      .bot_padding = 2,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 1,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_119_subm_1_init54);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_119_add_0 */
    static const LL_Arithacc_InitTypeDef Conv2D_119_add_0_init54 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_119_add_0_init54);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Conv2D_119_mul_scale_220 */
    static const LL_Arithacc_InitTypeDef Conv2D_119_mul_scale_220_init54 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 11,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 58032))) /* Equivalent hex offset = 0xe2b0 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_119_mul_scale_220_init54);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Conv2D_119_off_bias_223 */
    static const LL_Arithacc_InitTypeDef Conv2D_119_off_bias_223_init54 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 30099,
      .B_scalar = -16,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_119_off_bias_223_init54);


    /* Dma inputs units to cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_119_subm_1 input ports=0 range=8[147456,221184] */

    static const LL_Streng_TensorInitTypeDef Conv2D_119_subm_1_dma_init_in_0_54 = {
      /* 24x24x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1676 */
      .offset_start = 147456,
      .offset_end = 148032,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 576,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_119_subm_1_dma_init_in_0_54, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_119_subm_1 input ports=1 range=5[1096000,1097280] */

    static const LL_Streng_TensorInitTypeDef Conv2D_119_subm_1_dma_init_in_1_54 = {
      /* 128x5x2x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_119_weights_submask_0_0_3_0_128_1_2_5_640 */
      .offset_start = 1096000,
      .offset_end = 1097280,
      .offset_limit = 1097344,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_119_subm_1_dma_init_in_1_54, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_119_add_0 input ports=0 range=8[0,147456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_119_add_0_dma_init_in_0_54 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1674 */
      .offset_start = 0,
      .offset_end = 1152,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1152,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_119_add_0_dma_init_in_0_54, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 221184 */
    /* octoFlash -> 1280 */

    /* Dma output units from cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_119_off_bias_223 output ports=0 range=8[221184,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_119_off_bias_223_dma_init_out_0_54 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_119_off_bias_out_224 */
      .offset_start = 221184,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 1,
      .batch_offset = 128,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 73728,
      .frame_loop_cnt = 128,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_119_off_bias_223_dma_init_out_0_54, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 73728 */

    static const LL_Switch_InitTypeDef switch_init_in_54[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_119_subm_1 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_119_subm_1 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_119_add_0 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_119_add_0 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_119_mul_scale_220 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_119_off_bias_223 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_119_off_bias_223 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=54 */
    LL_Switch_Init(switch_init_in_54, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_54_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_54_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x1);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_54[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_119_subm_1 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_119_subm_1 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_119_add_0 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_119_add_0 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_119_mul_scale_220 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_119_off_bias_223 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_119_off_bias_223 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=54 */
    LL_Switch_Deinit(switch_deinit_in_54, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_54_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_54_all_units, 8);

  }
  ec_trace_end_epoch(54);
  ec_trace_start_epoch(55);
  {
    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_122 */
    static const LL_Convacc_InitTypeDef Conv2D_122_init55 = {
      .simd = 2,
      .fsub = -1,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 2,
      .afilt_first = 1,
      .afilt_last = 1,
      .kfilt_tot = 64,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_122_init55);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_122_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_122_ca_pipe_1_init55 = {
      .simd = 2,
      .fsub = -1,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_122_ca_pipe_1_init55);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_122_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_122_ca_pipe_2_init55 = {
      .simd = 2,
      .fsub = -1,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 32,
      .kfilt_last = 47,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_122_ca_pipe_2_init55);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_122_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_122_ca_pipe_3_init55 = {
      .simd = 2,
      .fsub = -1,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 48,
      .kfilt_last = 63,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_122_ca_pipe_3_init55);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Conv2D_122_mul_scale_229 */
    static const LL_Arithacc_InitTypeDef Conv2D_122_mul_scale_229_init55 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 12,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 58288))) /* Equivalent hex offset = 0xe3b0 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_122_mul_scale_229_init55);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_122_off_bias_232 */
    static const LL_Arithacc_InitTypeDef Conv2D_122_off_bias_232_init55 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 19719,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 26624))) /* Equivalent hex offset = 0x6800 */},
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_122_off_bias_232_init55);


    /* Dma inputs units to cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_122 input ports=0 range=8[221184,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_122_dma_init_in_0_55 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_122_zero_off_out_227 */
      .offset_start = 221184,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_122_dma_init_in_0_55, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_122 input ports=1 range=5[879648,896032] */

    static const LL_Streng_TensorInitTypeDef Conv2D_122_dma_init_in_1_55 = {
      /* 128x1x1x128(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_122_weights */
      .offset_start = 879648,
      .offset_end = 879904,
      .offset_limit = 896096,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_122_dma_init_in_1_55, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_122 input ports=2 range=8[73728,92160] */

    static const LL_Streng_TensorInitTypeDef Conv2D_122_dma_init_in_2_55 = {
      /* partial accumulator 18432 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 73728,
      .offset_end = 92160,
      .offset_limit = 92224,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_122_dma_init_in_2_55, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_122_ca_pipe_1 input ports=0 range=8[221184,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_122_ca_pipe_1_dma_init_in_0_55 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_122_zero_off_out_227_copy_in_34 ca pipe offset=1 */
      .offset_start = 221200,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_122_ca_pipe_1_dma_init_in_0_55, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_122_ca_pipe_2 input ports=0 range=8[221184,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_122_ca_pipe_2_dma_init_in_0_55 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_122_zero_off_out_227_copy_in_35 ca pipe offset=2 */
      .offset_start = 221216,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_122_ca_pipe_2_dma_init_in_0_55, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_122_ca_pipe_3 input ports=0 range=8[221184,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_122_ca_pipe_3_dma_init_in_0_55 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_122_zero_off_out_227_copy_in_36 ca pipe offset=3 */
      .offset_start = 221232,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_122_ca_pipe_3_dma_init_in_0_55, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 884736 */
    /* octoFlash -> 16384 */

    /* Dma output units from cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_122_ca_pipe_3 output ports=0 range=8[73728,92160] */

    static const LL_Streng_TensorInitTypeDef Conv2D_122_ca_pipe_3_dma_init_out_0_55 = {
      /* partial accumulator 18432 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_122_out_0_cp_in_34_cp_in_35_cp_in_36 */
      .offset_start = 73728,
      .offset_end = 92160,
      .offset_limit = 92224,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_122_ca_pipe_3_dma_init_out_0_55, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_122_off_bias_232 output ports=0 range=8[0,73728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_122_off_bias_232_dma_init_out_0_55 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_122_off_bias_out_233 */
      .offset_start = 0,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 73728,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_122_off_bias_232_dma_init_out_0_55, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 442368 */

    static const LL_Switch_InitTypeDef switch_init_in_55[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_122 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_122 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_122 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_122_ca_pipe_1 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_122_ca_pipe_1 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_122_ca_pipe_1 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_122_ca_pipe_2 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_122_ca_pipe_2 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_122_ca_pipe_2 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_122_ca_pipe_3 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_122_ca_pipe_3 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_122_ca_pipe_3 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_122_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_122_mul_scale_229 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_122_off_bias_232 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_122_off_bias_232 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=55 */
    LL_Switch_Init(switch_init_in_55, 16);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_55_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_55_all_units, 14);

  }

  ec_trace_wait_epoch_end(0x101);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_55[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_122 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_122 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_122 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_122_ca_pipe_1 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_122_ca_pipe_1 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_122_ca_pipe_1 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_122_ca_pipe_2 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_122_ca_pipe_2 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_122_ca_pipe_2 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_122_ca_pipe_3 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_122_ca_pipe_3 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_122_ca_pipe_3 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_122_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_122_mul_scale_229 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_122_off_bias_232 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_122_off_bias_232 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=55 */
    LL_Switch_Deinit(switch_deinit_in_55, 16);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_55_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_55_all_units, 14);

  }
  ec_trace_end_epoch(55);
  ec_trace_start_epoch(56);
  {
    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Add_125 */
    static const LL_Arithacc_InitTypeDef Add_125_init56 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 1,
      .By_shift = 0,
      .C_shift = 4,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 24957,
      .B_scalar = 17484,
      .C_scalar = -21863,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Add_125_init56);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Clip node=PReLU_128_11_clip_x */
    static const LL_Arithacc_InitTypeDef PReLU_128_11_clip_x_init56 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_CLIP,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = -128,
      .B_scalar = 0,
      .C_scalar = -7,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &PReLU_128_11_clip_x_init56);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=PReLU_128_11_mul_x */
    static const LL_Arithacc_InitTypeDef PReLU_128_11_mul_x_init56 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 68512))) /* Equivalent hex offset = 0x10ba0 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_128_11_mul_x_init56);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=PReLU_128_11_mul_x_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef PReLU_128_11_mul_x_mul_sub2__init56 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16884,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 30720))) /* Equivalent hex offset = 0x7800 */},
      .vec_precision = {8, 8, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &PReLU_128_11_mul_x_mul_sub2__init56);


    /* Dma inputs units to cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Add_125 input ports=0 range=8[147456,221184] */

    static const LL_Streng_TensorInitTypeDef Add_125_dma_init_in_0_56 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_118_out_0 */
      .offset_start = 147456,
      .offset_end = 148032,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Add_125_dma_init_in_0_56, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Add_125 input ports=1 range=8[0,73728] */

    static const LL_Streng_TensorInitTypeDef Add_125_dma_init_in_1_56 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_124_out_0 */
      .offset_start = 0,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 1,
      .batch_offset = 128,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 73728,
      .frame_loop_cnt = 128,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Add_125_dma_init_in_1_56, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 147456 */

    /* Dma output units from cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Add_125 output ports=0 range=8[221184,294912] */

    static const LL_Streng_TensorInitTypeDef Add_125_dma_init_out_0_56 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Add_125_out_0 */
      .offset_start = 221184,
      .offset_end = 221760,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Add_125_dma_init_out_0_56, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_128_11_mul_x_mul_sub2_ output ports=0 range=8[294912,368640] */

    static const LL_Streng_TensorInitTypeDef PReLU_128_11_mul_x_mul_sub2__dma_init_out_0_56 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_128_11_mul_x_cp_in_37 */
      .offset_start = 294912,
      .offset_end = 295488,
      .offset_limit = 368704,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &PReLU_128_11_mul_x_mul_sub2__dma_init_out_0_56, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 147456 */

    static const LL_Switch_InitTypeDef switch_init_in_56[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_125 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_125 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_125 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_128_11_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_128_11_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_128_11_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_128_11_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=56 */
    LL_Switch_Init(switch_init_in_56, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_56_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_56_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x50);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_56[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_125 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_125 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_125 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_128_11_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_128_11_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_128_11_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_128_11_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=56 */
    LL_Switch_Deinit(switch_deinit_in_56, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_56_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_56_all_units, 8);

  }
  ec_trace_end_epoch(56);
  ec_trace_start_epoch(57);
  {
    /* Unit= 17 [ACTIV_ACC_V2 1] */
    /* kind=Relu node=PReLU_128_11_relu_x */
    static const LL_Activacc_InitTypeDef PReLU_128_11_relu_x_init57 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 74464))) /* Equivalent hex offset = 0x122e0 */},
      .ROM1_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 70512))) /* Equivalent hex offset = 0x11370 */},
      .ROM0_nbytes = 32,
      .ROM1_nbytes = 108,
      .shift_b = 1,
      .shift_c = 7,
      .shift_norm = 8,
      .bwidth = 5,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(1, &PReLU_128_11_relu_x_init57);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=PReLU_128_11_add_x */
    static const LL_Arithacc_InitTypeDef PReLU_128_11_add_x_init57 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 5,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 25600,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_128_11_add_x_init57);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_129_subm_0 */
    static const LL_Convacc_InitTypeDef Conv2D_129_subm_0_init57 = {
      .simd = 2,
      .fsub = -50,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 5,
      .kernelHeight = 3,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 2,
      .right_padding = 2,
      .top_padding = 2,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_129_subm_0_init57);


    /* Dma inputs units to cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_128_11_relu_x input ports=0 range=8[221184,294912] */

    static const LL_Streng_TensorInitTypeDef PReLU_128_11_relu_x_dma_init_in_0_57 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_127_out_0 */
      .offset_start = 221184,
      .offset_end = 221760,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &PReLU_128_11_relu_x_dma_init_in_0_57, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_128_11_add_x input ports=1 range=8[294912,368640] */

    static const LL_Streng_TensorInitTypeDef PReLU_128_11_add_x_dma_init_in_1_57 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_128_11_mul_x */
      .offset_start = 294912,
      .offset_end = 295488,
      .offset_limit = 368704,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &PReLU_128_11_add_x_dma_init_in_1_57, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_129_subm_0 input ports=1 range=5[1081504,1083424] */

    static const LL_Streng_TensorInitTypeDef Conv2D_129_subm_0_dma_init_in_1_57 = {
      /* 128x5x3x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_129_weights_submask_0_0_0_0_128_1_3_5_641 */
      .offset_start = 1081504,
      .offset_end = 1083424,
      .offset_limit = 1083488,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_129_subm_0_dma_init_in_1_57, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 147456 */
    /* octoFlash -> 1920 */

    /* Dma output units from cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_128_11_add_x output ports=0 range=8[147456,221184] */

    static const LL_Streng_TensorInitTypeDef PReLU_128_11_add_x_dma_init_out_0_57 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_128_out_0 */
      .offset_start = 147456,
      .offset_end = 148032,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &PReLU_128_11_add_x_dma_init_out_0_57, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_129_subm_0 output ports=0 range=8[0,147456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_129_subm_0_dma_init_out_0_57 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1681 */
      .offset_start = 0,
      .offset_end = 1152,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1152,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_129_subm_0_dma_init_out_0_57, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 147456 */

    static const LL_Switch_InitTypeDef switch_init_in_57[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_128_11_relu_x IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_128_11_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_128_11_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_128_11_add_x OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 128, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(1) = 0, LL_Switch_Init_Frames(1) = 255, }, /* Conv2D_129_subm_0 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_129_subm_0 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_129_subm_0 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
    };


    /* epoch=57 */
    LL_Switch_Init(switch_init_in_57, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_57_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_57_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x41);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_57[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_128_11_relu_x IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_128_11_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_128_11_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_128_11_add_x OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 128, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(1) = 0, LL_Switch_Init_Frames(1) = 255, }, /* Conv2D_129_subm_0 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_129_subm_0 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_129_subm_0 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
    };


    /* epoch=57 */
    LL_Switch_Deinit(switch_deinit_in_57, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_57_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_57_all_units, 8);

  }
  ec_trace_end_epoch(57);
  ec_trace_start_epoch(58);
  {
    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_129_subm_1 */
    static const LL_Convacc_InitTypeDef Conv2D_129_subm_1_init58 = {
      .simd = 2,
      .fsub = -50,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 5,
      .kernelHeight = 2,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 2,
      .right_padding = 2,
      .top_padding = 0,
      .bot_padding = 2,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 1,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_129_subm_1_init58);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_129_add_0 */
    static const LL_Arithacc_InitTypeDef Conv2D_129_add_0_init58 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_129_add_0_init58);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Conv2D_129_mul_scale_238 */
    static const LL_Arithacc_InitTypeDef Conv2D_129_mul_scale_238_init58 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 11,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 58544))) /* Equivalent hex offset = 0xe4b0 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_129_mul_scale_238_init58);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Conv2D_129_off_bias_241 */
    static const LL_Arithacc_InitTypeDef Conv2D_129_off_bias_241_init58 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 25127,
      .B_scalar = -80,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_129_off_bias_241_init58);


    /* Dma inputs units to cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_129_subm_1 input ports=0 range=8[147456,221184] */

    static const LL_Streng_TensorInitTypeDef Conv2D_129_subm_1_dma_init_in_0_58 = {
      /* 24x24x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1683 */
      .offset_start = 147456,
      .offset_end = 148032,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 576,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_129_subm_1_dma_init_in_0_58, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_129_subm_1 input ports=1 range=5[1097280,1098560] */

    static const LL_Streng_TensorInitTypeDef Conv2D_129_subm_1_dma_init_in_1_58 = {
      /* 128x5x2x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_129_weights_submask_0_0_3_0_128_1_2_5_642 */
      .offset_start = 1097280,
      .offset_end = 1098560,
      .offset_limit = 1098624,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_129_subm_1_dma_init_in_1_58, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_129_add_0 input ports=0 range=8[0,147456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_129_add_0_dma_init_in_0_58 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1681 */
      .offset_start = 0,
      .offset_end = 1152,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1152,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_129_add_0_dma_init_in_0_58, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 221184 */
    /* octoFlash -> 1280 */

    /* Dma output units from cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_129_off_bias_241 output ports=0 range=8[221184,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_129_off_bias_241_dma_init_out_0_58 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_129_off_bias_out_242 */
      .offset_start = 221184,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 1,
      .batch_offset = 128,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 73728,
      .frame_loop_cnt = 128,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_129_off_bias_241_dma_init_out_0_58, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 73728 */

    static const LL_Switch_InitTypeDef switch_init_in_58[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_129_subm_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_129_subm_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_129_add_0 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_129_add_0 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_129_mul_scale_238 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_129_off_bias_241 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_129_off_bias_241 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=58 */
    LL_Switch_Init(switch_init_in_58, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_58_all_units[] = {
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_58_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x200);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_58[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_129_subm_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_129_subm_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_129_add_0 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_129_add_0 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_129_mul_scale_238 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_129_off_bias_241 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_129_off_bias_241 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=58 */
    LL_Switch_Deinit(switch_deinit_in_58, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_58_all_units[] = {
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_58_all_units, 8);

  }
  ec_trace_end_epoch(58);
  ec_trace_start_epoch(59);
  {
    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_132 */
    static const LL_Convacc_InitTypeDef Conv2D_132_init59 = {
      .simd = 2,
      .fsub = -5,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 2,
      .afilt_first = 1,
      .afilt_last = 1,
      .kfilt_tot = 64,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_132_init59);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_132_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_132_ca_pipe_1_init59 = {
      .simd = 2,
      .fsub = -5,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_132_ca_pipe_1_init59);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_132_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_132_ca_pipe_2_init59 = {
      .simd = 2,
      .fsub = -5,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 32,
      .kfilt_last = 47,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_132_ca_pipe_2_init59);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_132_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_132_ca_pipe_3_init59 = {
      .simd = 2,
      .fsub = -5,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 48,
      .kfilt_last = 63,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_132_ca_pipe_3_init59);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Conv2D_132_mul_scale_247 */
    static const LL_Arithacc_InitTypeDef Conv2D_132_mul_scale_247_init59 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 12,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 58800))) /* Equivalent hex offset = 0xe5b0 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_132_mul_scale_247_init59);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_132_off_bias_250 */
    static const LL_Arithacc_InitTypeDef Conv2D_132_off_bias_250_init59 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 23580,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 27136))) /* Equivalent hex offset = 0x6a00 */},
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_132_off_bias_250_init59);


    /* Dma inputs units to cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_132 input ports=0 range=8[221184,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_132_dma_init_in_0_59 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_132_zero_off_out_245 */
      .offset_start = 221184,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_132_dma_init_in_0_59, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_132 input ports=1 range=5[896032,912416] */

    static const LL_Streng_TensorInitTypeDef Conv2D_132_dma_init_in_1_59 = {
      /* 128x1x1x128(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_132_weights */
      .offset_start = 896032,
      .offset_end = 896288,
      .offset_limit = 912480,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_132_dma_init_in_1_59, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_132 input ports=2 range=8[73728,92160] */

    static const LL_Streng_TensorInitTypeDef Conv2D_132_dma_init_in_2_59 = {
      /* partial accumulator 18432 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 73728,
      .offset_end = 92160,
      .offset_limit = 92224,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_132_dma_init_in_2_59, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_132_ca_pipe_1 input ports=0 range=8[221184,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_132_ca_pipe_1_dma_init_in_0_59 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_132_zero_off_out_245_copy_in_38 ca pipe offset=1 */
      .offset_start = 221200,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_132_ca_pipe_1_dma_init_in_0_59, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_132_ca_pipe_2 input ports=0 range=8[221184,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_132_ca_pipe_2_dma_init_in_0_59 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_132_zero_off_out_245_copy_in_39 ca pipe offset=2 */
      .offset_start = 221216,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_132_ca_pipe_2_dma_init_in_0_59, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_132_ca_pipe_3 input ports=0 range=8[221184,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_132_ca_pipe_3_dma_init_in_0_59 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_132_zero_off_out_245_copy_in_40 ca pipe offset=3 */
      .offset_start = 221232,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_132_ca_pipe_3_dma_init_in_0_59, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 884736 */
    /* octoFlash -> 16384 */

    /* Dma output units from cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_132_ca_pipe_3 output ports=0 range=8[73728,92160] */

    static const LL_Streng_TensorInitTypeDef Conv2D_132_ca_pipe_3_dma_init_out_0_59 = {
      /* partial accumulator 18432 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_132_out_0_cp_in_38_cp_in_39_cp_in_40 */
      .offset_start = 73728,
      .offset_end = 92160,
      .offset_limit = 92224,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_132_ca_pipe_3_dma_init_out_0_59, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_132_off_bias_250 output ports=0 range=8[0,73728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_132_off_bias_250_dma_init_out_0_59 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_132_off_bias_out_251 */
      .offset_start = 0,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 73728,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_132_off_bias_250_dma_init_out_0_59, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 442368 */

    static const LL_Switch_InitTypeDef switch_init_in_59[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_132 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_132 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_132 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_132_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_132_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_132_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_132_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_132_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_132_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_132_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_132_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_132_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_132_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_132_mul_scale_247 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_132_off_bias_250 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_132_off_bias_250 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=59 */
    LL_Switch_Init(switch_init_in_59, 16);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_59_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_59_all_units, 14);

  }

  ec_trace_wait_epoch_end(0x102);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_59[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_132 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_132 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_132 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_132_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_132_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_132_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_132_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_132_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_132_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_132_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_132_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_132_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_132_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_132_mul_scale_247 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_132_off_bias_250 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_132_off_bias_250 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=59 */
    LL_Switch_Deinit(switch_deinit_in_59, 16);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_59_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_59_all_units, 14);

  }
  ec_trace_end_epoch(59);
  ec_trace_start_epoch(60);
  {
    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Add_135 */
    static const LL_Arithacc_InitTypeDef Add_135_init60 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 22604,
      .B_scalar = 26616,
      .C_scalar = -26598,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Add_135_init60);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Clip node=PReLU_138_12_clip_x */
    static const LL_Arithacc_InitTypeDef PReLU_138_12_clip_x_init60 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_CLIP,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = -128,
      .B_scalar = 0,
      .C_scalar = -2,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &PReLU_138_12_clip_x_init60);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=PReLU_138_12_mul_x */
    static const LL_Arithacc_InitTypeDef PReLU_138_12_mul_x_init60 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 68640))) /* Equivalent hex offset = 0x10c20 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_138_12_mul_x_init60);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=PReLU_138_12_mul_x_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef PReLU_138_12_mul_x_mul_sub2__init60 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 20162,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 31232))) /* Equivalent hex offset = 0x7a00 */},
      .vec_precision = {8, 8, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &PReLU_138_12_mul_x_mul_sub2__init60);


    /* Dma inputs units to cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Add_135 input ports=0 range=8[147456,221184] */

    static const LL_Streng_TensorInitTypeDef Add_135_dma_init_in_0_60 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_128_out_0 */
      .offset_start = 147456,
      .offset_end = 148032,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Add_135_dma_init_in_0_60, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Add_135 input ports=1 range=8[0,73728] */

    static const LL_Streng_TensorInitTypeDef Add_135_dma_init_in_1_60 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_134_out_0 */
      .offset_start = 0,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 1,
      .batch_offset = 128,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 73728,
      .frame_loop_cnt = 128,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Add_135_dma_init_in_1_60, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 147456 */

    /* Dma output units from cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Add_135 output ports=0 range=8[221184,294912] */

    static const LL_Streng_TensorInitTypeDef Add_135_dma_init_out_0_60 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Add_135_out_0 */
      .offset_start = 221184,
      .offset_end = 221760,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Add_135_dma_init_out_0_60, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_138_12_mul_x_mul_sub2_ output ports=0 range=8[294912,368640] */

    static const LL_Streng_TensorInitTypeDef PReLU_138_12_mul_x_mul_sub2__dma_init_out_0_60 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_138_12_mul_x_cp_in_41 */
      .offset_start = 294912,
      .offset_end = 295488,
      .offset_limit = 368704,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &PReLU_138_12_mul_x_mul_sub2__dma_init_out_0_60, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 147456 */

    static const LL_Switch_InitTypeDef switch_init_in_60[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_135 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_135 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_135 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_138_12_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_138_12_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_138_12_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_138_12_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=60 */
    LL_Switch_Init(switch_init_in_60, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_60_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_60_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x90);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_60[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_135 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_135 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_135 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_138_12_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_138_12_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_138_12_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_138_12_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=60 */
    LL_Switch_Deinit(switch_deinit_in_60, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_60_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_60_all_units, 8);

  }
  ec_trace_end_epoch(60);
  ec_trace_start_epoch(61);
  {
    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Relu node=PReLU_138_12_relu_x */
    static const LL_Activacc_InitTypeDef PReLU_138_12_relu_x_init61 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 74496))) /* Equivalent hex offset = 0x12300 */},
      .ROM1_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 70624))) /* Equivalent hex offset = 0x113e0 */},
      .ROM0_nbytes = 32,
      .ROM1_nbytes = 108,
      .shift_b = 1,
      .shift_c = 7,
      .shift_norm = 8,
      .bwidth = 5,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &PReLU_138_12_relu_x_init61);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=PReLU_138_12_add_x */
    static const LL_Arithacc_InitTypeDef PReLU_138_12_add_x_init61 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 5,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 22016,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_138_12_add_x_init61);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_139_subm_0 */
    static const LL_Convacc_InitTypeDef Conv2D_139_subm_0_init61 = {
      .simd = 2,
      .fsub = -43,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 5,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 5,
      .raw_o = 0,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 5,
      .kernelHeight = 3,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 2,
      .right_padding = 2,
      .top_padding = 2,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_139_subm_0_init61);


    /* Dma inputs units to cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_138_12_relu_x input ports=0 range=8[221184,294912] */

    static const LL_Streng_TensorInitTypeDef PReLU_138_12_relu_x_dma_init_in_0_61 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_137_out_0 */
      .offset_start = 221184,
      .offset_end = 221760,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &PReLU_138_12_relu_x_dma_init_in_0_61, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_138_12_add_x input ports=1 range=8[294912,368640] */

    static const LL_Streng_TensorInitTypeDef PReLU_138_12_add_x_dma_init_in_1_61 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_138_12_mul_x */
      .offset_start = 294912,
      .offset_end = 295488,
      .offset_limit = 368704,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &PReLU_138_12_add_x_dma_init_in_1_61, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_139_subm_0 input ports=1 range=5[1083424,1085344] */

    static const LL_Streng_TensorInitTypeDef Conv2D_139_subm_0_dma_init_in_1_61 = {
      /* 128x5x3x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_139_weights_submask_0_0_0_0_128_1_3_5_643 */
      .offset_start = 1083424,
      .offset_end = 1085344,
      .offset_limit = 1085408,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_139_subm_0_dma_init_in_1_61, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 147456 */
    /* octoFlash -> 1920 */

    /* Dma output units from cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_138_12_add_x output ports=0 range=8[147456,221184] */

    static const LL_Streng_TensorInitTypeDef PReLU_138_12_add_x_dma_init_out_0_61 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_138_out_0 */
      .offset_start = 147456,
      .offset_end = 148032,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &PReLU_138_12_add_x_dma_init_out_0_61, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_139_subm_0 output ports=0 range=8[0,147456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_139_subm_0_dma_init_out_0_61 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1688 */
      .offset_start = 0,
      .offset_end = 1152,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1152,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_139_subm_0_dma_init_out_0_61, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 147456 */

    static const LL_Switch_InitTypeDef switch_init_in_61[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_138_12_relu_x IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_138_12_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_138_12_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_138_12_add_x OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 128, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(1) = 0, LL_Switch_Init_Frames(1) = 255, }, /* Conv2D_139_subm_0 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_139_subm_0 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_139_subm_0 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
    };


    /* epoch=61 */
    LL_Switch_Init(switch_init_in_61, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_61_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_61_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x84);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_61[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_138_12_relu_x IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_138_12_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_138_12_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_138_12_add_x OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 128, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(1) = 0, LL_Switch_Init_Frames(1) = 255, }, /* Conv2D_139_subm_0 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_139_subm_0 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_139_subm_0 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
    };


    /* epoch=61 */
    LL_Switch_Deinit(switch_deinit_in_61, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_61_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_61_all_units, 8);

  }
  ec_trace_end_epoch(61);
  ec_trace_start_epoch(62);
  {
    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_139_subm_1 */
    static const LL_Convacc_InitTypeDef Conv2D_139_subm_1_init62 = {
      .simd = 2,
      .fsub = -43,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 5,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 5,
      .raw_o = 0,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 5,
      .kernelHeight = 2,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 2,
      .right_padding = 2,
      .top_padding = 0,
      .bot_padding = 2,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 1,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_139_subm_1_init62);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_139_add_0 */
    static const LL_Arithacc_InitTypeDef Conv2D_139_add_0_init62 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_139_add_0_init62);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Conv2D_139_mul_scale_256 */
    static const LL_Arithacc_InitTypeDef Conv2D_139_mul_scale_256_init62 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 10,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 59056))) /* Equivalent hex offset = 0xe6b0 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_139_mul_scale_256_init62);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Conv2D_139_off_bias_259 */
    static const LL_Arithacc_InitTypeDef Conv2D_139_off_bias_259_init62 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 22639,
      .B_scalar = 128,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_139_off_bias_259_init62);


    /* Dma inputs units to cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_139_subm_1 input ports=0 range=8[147456,221184] */

    static const LL_Streng_TensorInitTypeDef Conv2D_139_subm_1_dma_init_in_0_62 = {
      /* 24x24x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1690 */
      .offset_start = 147456,
      .offset_end = 148032,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 576,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_139_subm_1_dma_init_in_0_62, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_139_subm_1 input ports=1 range=5[1098560,1099840] */

    static const LL_Streng_TensorInitTypeDef Conv2D_139_subm_1_dma_init_in_1_62 = {
      /* 128x5x2x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_139_weights_submask_0_0_3_0_128_1_2_5_644 */
      .offset_start = 1098560,
      .offset_end = 1099840,
      .offset_limit = 1099904,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_139_subm_1_dma_init_in_1_62, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_139_add_0 input ports=0 range=8[0,147456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_139_add_0_dma_init_in_0_62 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1688 */
      .offset_start = 0,
      .offset_end = 1152,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1152,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_139_add_0_dma_init_in_0_62, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 221184 */
    /* octoFlash -> 1280 */

    /* Dma output units from cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_139_off_bias_259 output ports=0 range=8[221184,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_139_off_bias_259_dma_init_out_0_62 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_139_off_bias_out_260 */
      .offset_start = 221184,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 1,
      .batch_offset = 128,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 73728,
      .frame_loop_cnt = 128,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_139_off_bias_259_dma_init_out_0_62, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 73728 */

    static const LL_Switch_InitTypeDef switch_init_in_62[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_139_subm_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_139_subm_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_139_add_0 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_139_add_0 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_139_mul_scale_256 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_139_off_bias_259 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_139_off_bias_259 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=62 */
    LL_Switch_Init(switch_init_in_62, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_62_all_units[] = {
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_62_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x200);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_62[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_139_subm_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_139_subm_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_139_add_0 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_139_add_0 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_139_mul_scale_256 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_139_off_bias_259 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_139_off_bias_259 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=62 */
    LL_Switch_Deinit(switch_deinit_in_62, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_62_all_units[] = {
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_62_all_units, 8);

  }
  ec_trace_end_epoch(62);
  ec_trace_start_epoch(63);
  {
    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_142 */
    static const LL_Convacc_InitTypeDef Conv2D_142_init63 = {
      .simd = 2,
      .fsub = 8,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 2,
      .afilt_first = 1,
      .afilt_last = 1,
      .kfilt_tot = 64,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 3,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_142_init63);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_142_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_142_ca_pipe_1_init63 = {
      .simd = 2,
      .fsub = 8,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_142_ca_pipe_1_init63);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_142_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_142_ca_pipe_2_init63 = {
      .simd = 2,
      .fsub = 8,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 32,
      .kfilt_last = 47,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_142_ca_pipe_2_init63);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_142_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_142_ca_pipe_3_init63 = {
      .simd = 2,
      .fsub = 8,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 48,
      .kfilt_last = 63,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 3,
      .raw_o = 0,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_142_ca_pipe_3_init63);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Conv2D_142_mul_scale_265 */
    static const LL_Arithacc_InitTypeDef Conv2D_142_mul_scale_265_init63 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 13,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 59312))) /* Equivalent hex offset = 0xe7b0 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_142_mul_scale_265_init63);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_142_off_bias_268 */
    static const LL_Arithacc_InitTypeDef Conv2D_142_off_bias_268_init63 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 18914,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 27648))) /* Equivalent hex offset = 0x6c00 */},
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_142_off_bias_268_init63);


    /* Dma inputs units to cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_142 input ports=0 range=8[221184,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_142_dma_init_in_0_63 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_142_zero_off_out_263 */
      .offset_start = 221184,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_142_dma_init_in_0_63, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_142 input ports=1 range=5[912416,928800] */

    static const LL_Streng_TensorInitTypeDef Conv2D_142_dma_init_in_1_63 = {
      /* 128x1x1x128(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_142_weights */
      .offset_start = 912416,
      .offset_end = 912672,
      .offset_limit = 928864,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_142_dma_init_in_1_63, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_142 input ports=2 range=8[73728,92160] */

    static const LL_Streng_TensorInitTypeDef Conv2D_142_dma_init_in_2_63 = {
      /* partial accumulator 18432 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 73728,
      .offset_end = 92160,
      .offset_limit = 92224,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_142_dma_init_in_2_63, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_142_ca_pipe_1 input ports=0 range=8[221184,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_142_ca_pipe_1_dma_init_in_0_63 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_142_zero_off_out_263_copy_in_42 ca pipe offset=1 */
      .offset_start = 221200,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_142_ca_pipe_1_dma_init_in_0_63, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_142_ca_pipe_2 input ports=0 range=8[221184,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_142_ca_pipe_2_dma_init_in_0_63 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_142_zero_off_out_263_copy_in_43 ca pipe offset=2 */
      .offset_start = 221216,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_142_ca_pipe_2_dma_init_in_0_63, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_142_ca_pipe_3 input ports=0 range=8[221184,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_142_ca_pipe_3_dma_init_in_0_63 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_142_zero_off_out_263_copy_in_44 ca pipe offset=3 */
      .offset_start = 221232,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_142_ca_pipe_3_dma_init_in_0_63, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 884736 */
    /* octoFlash -> 16384 */

    /* Dma output units from cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_142_ca_pipe_3 output ports=0 range=8[73728,92160] */

    static const LL_Streng_TensorInitTypeDef Conv2D_142_ca_pipe_3_dma_init_out_0_63 = {
      /* partial accumulator 18432 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_142_out_0_cp_in_42_cp_in_43_cp_in_44 */
      .offset_start = 73728,
      .offset_end = 92160,
      .offset_limit = 92224,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_142_ca_pipe_3_dma_init_out_0_63, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_142_off_bias_268 output ports=0 range=8[0,73728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_142_off_bias_268_dma_init_out_0_63 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_142_off_bias_out_269 */
      .offset_start = 0,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 73728,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_142_off_bias_268_dma_init_out_0_63, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 442368 */

    static const LL_Switch_InitTypeDef switch_init_in_63[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_142 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_142 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_142 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_142_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_142_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_142_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_142_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_142_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_142_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_142_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_142_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_142_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_142_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_142_mul_scale_265 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_142_off_bias_268 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_142_off_bias_268 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=63 */
    LL_Switch_Init(switch_init_in_63, 16);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_63_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_63_all_units, 14);

  }

  ec_trace_wait_epoch_end(0x41);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_63[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_142 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_142 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_142 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_142_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_142_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_142_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_142_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_142_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_142_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_142_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_142_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_142_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_142_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_142_mul_scale_265 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_142_off_bias_268 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_142_off_bias_268 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=63 */
    LL_Switch_Deinit(switch_deinit_in_63, 16);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_63_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_63_all_units, 14);

  }
  ec_trace_end_epoch(63);
  ec_trace_start_epoch(64);
  {
    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Add_145 */
    static const LL_Arithacc_InitTypeDef Add_145_init64 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 1,
      .By_shift = 0,
      .C_shift = 3,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 28565,
      .B_scalar = 19104,
      .C_scalar = -20091,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Add_145_init64);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Clip node=PReLU_148_13_clip_x */
    static const LL_Arithacc_InitTypeDef PReLU_148_13_clip_x_init64 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_CLIP,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = -128,
      .B_scalar = 0,
      .C_scalar = 25,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &PReLU_148_13_clip_x_init64);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=PReLU_148_13_mul_x */
    static const LL_Arithacc_InitTypeDef PReLU_148_13_mul_x_init64 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 68768))) /* Equivalent hex offset = 0x10ca0 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_148_13_mul_x_init64);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Sub node=PReLU_148_13_mul_x_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef PReLU_148_13_mul_x_mul_sub2__init64 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 18804,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 31744))) /* Equivalent hex offset = 0x7c00 */},
      .vec_precision = {8, 8, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &PReLU_148_13_mul_x_mul_sub2__init64);


    /* Dma inputs units to cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Add_145 input ports=0 range=8[147456,221184] */

    static const LL_Streng_TensorInitTypeDef Add_145_dma_init_in_0_64 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_138_out_0 */
      .offset_start = 147456,
      .offset_end = 148032,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Add_145_dma_init_in_0_64, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Add_145 input ports=1 range=8[0,73728] */

    static const LL_Streng_TensorInitTypeDef Add_145_dma_init_in_1_64 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_144_out_0 */
      .offset_start = 0,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 1,
      .batch_offset = 128,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 73728,
      .frame_loop_cnt = 128,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Add_145_dma_init_in_1_64, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 147456 */

    /* Dma output units from cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Add_145 output ports=0 range=8[221184,294912] */

    static const LL_Streng_TensorInitTypeDef Add_145_dma_init_out_0_64 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Add_145_out_0 */
      .offset_start = 221184,
      .offset_end = 221760,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Add_145_dma_init_out_0_64, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_148_13_mul_x_mul_sub2_ output ports=0 range=8[294912,368640] */

    static const LL_Streng_TensorInitTypeDef PReLU_148_13_mul_x_mul_sub2__dma_init_out_0_64 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_148_13_mul_x_cp_in_45 */
      .offset_start = 294912,
      .offset_end = 295488,
      .offset_limit = 368704,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &PReLU_148_13_mul_x_mul_sub2__dma_init_out_0_64, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 147456 */

    static const LL_Switch_InitTypeDef switch_init_in_64[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_145 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_145 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_145 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_148_13_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_148_13_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_148_13_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_148_13_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=64 */
    LL_Switch_Init(switch_init_in_64, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_64_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_64_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x240);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_64[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_145 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_145 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_145 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_148_13_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_148_13_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_148_13_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_148_13_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=64 */
    LL_Switch_Deinit(switch_deinit_in_64, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_64_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_64_all_units, 8);

  }
  ec_trace_end_epoch(64);
  ec_trace_start_epoch(65);
  {
    /* Unit= 17 [ACTIV_ACC_V2 1] */
    /* kind=Relu node=PReLU_148_13_relu_x */
    static const LL_Activacc_InitTypeDef PReLU_148_13_relu_x_init65 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 74528))) /* Equivalent hex offset = 0x12320 */},
      .ROM1_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 70736))) /* Equivalent hex offset = 0x11450 */},
      .ROM0_nbytes = 32,
      .ROM1_nbytes = 108,
      .shift_b = 1,
      .shift_c = 7,
      .shift_norm = 8,
      .bwidth = 5,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(1, &PReLU_148_13_relu_x_init65);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=PReLU_148_13_add_x */
    static const LL_Arithacc_InitTypeDef PReLU_148_13_add_x_init65 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 5,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 22016,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_148_13_add_x_init65);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_149_subm_0 */
    static const LL_Convacc_InitTypeDef Conv2D_149_subm_0_init65 = {
      .simd = 2,
      .fsub = -43,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 5,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 5,
      .raw_o = 0,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 5,
      .kernelHeight = 3,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 2,
      .right_padding = 2,
      .top_padding = 2,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_149_subm_0_init65);


    /* Dma inputs units to cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_148_13_relu_x input ports=0 range=8[221184,294912] */

    static const LL_Streng_TensorInitTypeDef PReLU_148_13_relu_x_dma_init_in_0_65 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_147_out_0 */
      .offset_start = 221184,
      .offset_end = 221760,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &PReLU_148_13_relu_x_dma_init_in_0_65, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_148_13_add_x input ports=1 range=8[294912,368640] */

    static const LL_Streng_TensorInitTypeDef PReLU_148_13_add_x_dma_init_in_1_65 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_148_13_mul_x */
      .offset_start = 294912,
      .offset_end = 295488,
      .offset_limit = 368704,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &PReLU_148_13_add_x_dma_init_in_1_65, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_149_subm_0 input ports=1 range=5[1085344,1087264] */

    static const LL_Streng_TensorInitTypeDef Conv2D_149_subm_0_dma_init_in_1_65 = {
      /* 128x5x3x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_149_weights_submask_0_0_0_0_128_1_3_5_645 */
      .offset_start = 1085344,
      .offset_end = 1087264,
      .offset_limit = 1087328,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_149_subm_0_dma_init_in_1_65, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 147456 */
    /* octoFlash -> 1920 */

    /* Dma output units from cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_148_13_add_x output ports=0 range=8[147456,221184] */

    static const LL_Streng_TensorInitTypeDef PReLU_148_13_add_x_dma_init_out_0_65 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_148_out_0 */
      .offset_start = 147456,
      .offset_end = 148032,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &PReLU_148_13_add_x_dma_init_out_0_65, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_149_subm_0 output ports=0 range=8[0,147456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_149_subm_0_dma_init_out_0_65 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1695 */
      .offset_start = 0,
      .offset_end = 1152,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1152,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_149_subm_0_dma_init_out_0_65, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 147456 */

    static const LL_Switch_InitTypeDef switch_init_in_65[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_148_13_relu_x IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_148_13_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_148_13_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_148_13_add_x OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 128, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(1) = 0, LL_Switch_Init_Frames(1) = 255, }, /* Conv2D_149_subm_0 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_149_subm_0 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_149_subm_0 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
    };


    /* epoch=65 */
    LL_Switch_Init(switch_init_in_65, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_65_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_65_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x82);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_65[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_148_13_relu_x IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_148_13_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_148_13_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_148_13_add_x OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 128, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(1) = 0, LL_Switch_Init_Frames(1) = 255, }, /* Conv2D_149_subm_0 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_149_subm_0 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_149_subm_0 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
    };


    /* epoch=65 */
    LL_Switch_Deinit(switch_deinit_in_65, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_65_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_65_all_units, 8);

  }
  ec_trace_end_epoch(65);
  ec_trace_start_epoch(66);
  {
    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_149_subm_1 */
    static const LL_Convacc_InitTypeDef Conv2D_149_subm_1_init66 = {
      .simd = 2,
      .fsub = -43,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 5,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 5,
      .raw_o = 0,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 5,
      .kernelHeight = 2,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 2,
      .right_padding = 2,
      .top_padding = 0,
      .bot_padding = 2,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 1,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_149_subm_1_init66);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_149_add_0 */
    static const LL_Arithacc_InitTypeDef Conv2D_149_add_0_init66 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_149_add_0_init66);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Conv2D_149_mul_scale_274 */
    static const LL_Arithacc_InitTypeDef Conv2D_149_mul_scale_274_init66 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 10,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 59568))) /* Equivalent hex offset = 0xe8b0 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_149_mul_scale_274_init66);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Conv2D_149_off_bias_277 */
    static const LL_Arithacc_InitTypeDef Conv2D_149_off_bias_277_init66 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 17776,
      .B_scalar = 64,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_149_off_bias_277_init66);


    /* Dma inputs units to cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_149_subm_1 input ports=0 range=8[147456,221184] */

    static const LL_Streng_TensorInitTypeDef Conv2D_149_subm_1_dma_init_in_0_66 = {
      /* 24x24x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1697 */
      .offset_start = 147456,
      .offset_end = 148032,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 576,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_149_subm_1_dma_init_in_0_66, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_149_subm_1 input ports=1 range=5[1099840,1101120] */

    static const LL_Streng_TensorInitTypeDef Conv2D_149_subm_1_dma_init_in_1_66 = {
      /* 128x5x2x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_149_weights_submask_0_0_3_0_128_1_2_5_646 */
      .offset_start = 1099840,
      .offset_end = 1101120,
      .offset_limit = 1101184,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_149_subm_1_dma_init_in_1_66, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_149_add_0 input ports=0 range=8[0,147456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_149_add_0_dma_init_in_0_66 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1695 */
      .offset_start = 0,
      .offset_end = 1152,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1152,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_149_add_0_dma_init_in_0_66, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 221184 */
    /* octoFlash -> 1280 */

    /* Dma output units from cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_149_off_bias_277 output ports=0 range=8[221184,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_149_off_bias_277_dma_init_out_0_66 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_149_off_bias_out_278 */
      .offset_start = 221184,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 1,
      .batch_offset = 128,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 73728,
      .frame_loop_cnt = 128,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_149_off_bias_277_dma_init_out_0_66, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 73728 */

    static const LL_Switch_InitTypeDef switch_init_in_66[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_149_subm_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_149_subm_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_149_add_0 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_149_add_0 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_149_mul_scale_274 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_149_off_bias_277 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_149_off_bias_277 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=66 */
    LL_Switch_Init(switch_init_in_66, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_66_all_units[] = {
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_66_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x200);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_66[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_149_subm_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_149_subm_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_149_add_0 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_149_add_0 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_149_mul_scale_274 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_149_off_bias_277 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_149_off_bias_277 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=66 */
    LL_Switch_Deinit(switch_deinit_in_66, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_66_all_units[] = {
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_66_all_units, 8);

  }
  ec_trace_end_epoch(66);
  ec_trace_start_epoch(67);
  {
    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_152 */
    static const LL_Convacc_InitTypeDef Conv2D_152_init67 = {
      .simd = 2,
      .fsub = 4,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 2,
      .afilt_first = 1,
      .afilt_last = 1,
      .kfilt_tot = 64,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_152_init67);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_152_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_152_ca_pipe_1_init67 = {
      .simd = 2,
      .fsub = 4,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_152_ca_pipe_1_init67);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_152_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_152_ca_pipe_2_init67 = {
      .simd = 2,
      .fsub = 4,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 32,
      .kfilt_last = 47,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_152_ca_pipe_2_init67);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_152_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_152_ca_pipe_3_init67 = {
      .simd = 2,
      .fsub = 4,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 48,
      .kfilt_last = 63,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_152_ca_pipe_3_init67);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Conv2D_152_mul_scale_283 */
    static const LL_Arithacc_InitTypeDef Conv2D_152_mul_scale_283_init67 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 12,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 59824))) /* Equivalent hex offset = 0xe9b0 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_152_mul_scale_283_init67);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_152_off_bias_286 */
    static const LL_Arithacc_InitTypeDef Conv2D_152_off_bias_286_init67 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 32016,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 28160))) /* Equivalent hex offset = 0x6e00 */},
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_152_off_bias_286_init67);


    /* Dma inputs units to cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_152 input ports=0 range=8[221184,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_152_dma_init_in_0_67 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_152_zero_off_out_281 */
      .offset_start = 221184,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_152_dma_init_in_0_67, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_152 input ports=1 range=5[928800,945184] */

    static const LL_Streng_TensorInitTypeDef Conv2D_152_dma_init_in_1_67 = {
      /* 128x1x1x128(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_152_weights */
      .offset_start = 928800,
      .offset_end = 929056,
      .offset_limit = 945248,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_152_dma_init_in_1_67, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_152 input ports=2 range=8[294912,313344] */

    static const LL_Streng_TensorInitTypeDef Conv2D_152_dma_init_in_2_67 = {
      /* partial accumulator 18432 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 294912,
      .offset_end = 313344,
      .offset_limit = 313408,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_152_dma_init_in_2_67, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_152_ca_pipe_1 input ports=0 range=8[221184,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_152_ca_pipe_1_dma_init_in_0_67 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_152_zero_off_out_281_copy_in_46 ca pipe offset=1 */
      .offset_start = 221200,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_152_ca_pipe_1_dma_init_in_0_67, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_152_ca_pipe_2 input ports=0 range=8[221184,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_152_ca_pipe_2_dma_init_in_0_67 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_152_zero_off_out_281_copy_in_47 ca pipe offset=2 */
      .offset_start = 221216,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_152_ca_pipe_2_dma_init_in_0_67, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_152_ca_pipe_3 input ports=0 range=8[221184,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_152_ca_pipe_3_dma_init_in_0_67 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_152_zero_off_out_281_copy_in_48 ca pipe offset=3 */
      .offset_start = 221232,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_152_ca_pipe_3_dma_init_in_0_67, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 884736 */
    /* octoFlash -> 16384 */

    /* Dma output units from cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_152_ca_pipe_3 output ports=0 range=8[294912,313344] */

    static const LL_Streng_TensorInitTypeDef Conv2D_152_ca_pipe_3_dma_init_out_0_67 = {
      /* partial accumulator 18432 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_152_out_0_cp_in_46_cp_in_47_cp_in_48 */
      .offset_start = 294912,
      .offset_end = 313344,
      .offset_limit = 313408,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_152_ca_pipe_3_dma_init_out_0_67, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_152_off_bias_286 output ports=0 range=8[0,73728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_152_off_bias_286_dma_init_out_0_67 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_152_off_bias_out_287 */
      .offset_start = 0,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 73728,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_152_off_bias_286_dma_init_out_0_67, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 442368 */

    static const LL_Switch_InitTypeDef switch_init_in_67[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_152 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_152 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_152 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_152_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_152_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_152_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_152_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_152_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_152_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_152_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_152_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_152_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_152_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_152_mul_scale_283 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_152_off_bias_286 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_152_off_bias_286 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=67 */
    LL_Switch_Init(switch_init_in_67, 16);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_67_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_67_all_units, 14);

  }

  ec_trace_wait_epoch_end(0x101);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_67[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_152 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_152 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_152 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_152_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_152_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_152_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_152_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_152_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_152_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_152_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_152_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_152_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_152_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_152_mul_scale_283 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_152_off_bias_286 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_152_off_bias_286 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=67 */
    LL_Switch_Deinit(switch_deinit_in_67, 16);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_67_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_67_all_units, 14);

  }
  ec_trace_end_epoch(67);
  ec_trace_start_epoch(68);
  {
    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Add_155 */
    static const LL_Arithacc_InitTypeDef Add_155_init68 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 1,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 23831,
      .B_scalar = 27464,
      .C_scalar = -17582,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Add_155_init68);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Clip node=PReLU_158_14_clip_x */
    static const LL_Arithacc_InitTypeDef PReLU_158_14_clip_x_init68 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_CLIP,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = -128,
      .B_scalar = 0,
      .C_scalar = 28,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &PReLU_158_14_clip_x_init68);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=PReLU_158_14_mul_x */
    static const LL_Arithacc_InitTypeDef PReLU_158_14_mul_x_init68 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 68896))) /* Equivalent hex offset = 0x10d20 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_158_14_mul_x_init68);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Sub node=PReLU_158_14_mul_x_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef PReLU_158_14_mul_x_mul_sub2__init68 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 29733,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 32256))) /* Equivalent hex offset = 0x7e00 */},
      .vec_precision = {8, 8, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &PReLU_158_14_mul_x_mul_sub2__init68);


    /* Dma inputs units to cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Add_155 input ports=0 range=8[147456,221184] */

    static const LL_Streng_TensorInitTypeDef Add_155_dma_init_in_0_68 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_148_out_0 */
      .offset_start = 147456,
      .offset_end = 148032,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Add_155_dma_init_in_0_68, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Add_155 input ports=1 range=8[0,73728] */

    static const LL_Streng_TensorInitTypeDef Add_155_dma_init_in_1_68 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_154_out_0 */
      .offset_start = 0,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 1,
      .batch_offset = 128,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 73728,
      .frame_loop_cnt = 128,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Add_155_dma_init_in_1_68, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 147456 */

    /* Dma output units from cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Add_155 output ports=0 range=8[73728,147456] */

    static const LL_Streng_TensorInitTypeDef Add_155_dma_init_out_0_68 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Add_155_out_0 */
      .offset_start = 73728,
      .offset_end = 74304,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Add_155_dma_init_out_0_68, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_158_14_mul_x_mul_sub2_ output ports=0 range=8[221184,294912] */

    static const LL_Streng_TensorInitTypeDef PReLU_158_14_mul_x_mul_sub2__dma_init_out_0_68 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_158_14_mul_x_cp_in_49 */
      .offset_start = 221184,
      .offset_end = 221760,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &PReLU_158_14_mul_x_mul_sub2__dma_init_out_0_68, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 147456 */

    static const LL_Switch_InitTypeDef switch_init_in_68[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_155 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_155 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_155 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_158_14_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_158_14_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_158_14_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_158_14_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=68 */
    LL_Switch_Init(switch_init_in_68, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_68_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_68_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x60);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_68[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_155 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_155 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_155 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_158_14_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_158_14_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_158_14_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_158_14_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=68 */
    LL_Switch_Deinit(switch_deinit_in_68, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_68_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_68_all_units, 8);

  }
  ec_trace_end_epoch(68);
  ec_trace_start_epoch(69);
  {
    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Relu node=PReLU_158_14_relu_x */
    static const LL_Activacc_InitTypeDef PReLU_158_14_relu_x_init69 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 74560))) /* Equivalent hex offset = 0x12340 */},
      .ROM1_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 70848))) /* Equivalent hex offset = 0x114c0 */},
      .ROM0_nbytes = 32,
      .ROM1_nbytes = 108,
      .shift_b = 1,
      .shift_c = 7,
      .shift_norm = 8,
      .bwidth = 5,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &PReLU_158_14_relu_x_init69);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=PReLU_158_14_add_x */
    static const LL_Arithacc_InitTypeDef PReLU_158_14_add_x_init69 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 5,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 19456,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_158_14_add_x_init69);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_163_subm_0 */
    static const LL_Convacc_InitTypeDef Conv2D_163_subm_0_init69 = {
      .simd = 2,
      .fsub = -38,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 5,
      .kernelHeight = 3,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 2,
      .vstride = 2,
      .left_padding = 1,
      .right_padding = 2,
      .top_padding = 1,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_163_subm_0_init69);


    /* Dma inputs units to cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_158_14_relu_x input ports=0 range=8[73728,147456] */

    static const LL_Streng_TensorInitTypeDef PReLU_158_14_relu_x_dma_init_in_0_69 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_157_out_0 */
      .offset_start = 73728,
      .offset_end = 74304,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &PReLU_158_14_relu_x_dma_init_in_0_69, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_158_14_add_x input ports=1 range=8[221184,294912] */

    static const LL_Streng_TensorInitTypeDef PReLU_158_14_add_x_dma_init_in_1_69 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_158_14_mul_x */
      .offset_start = 221184,
      .offset_end = 221760,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &PReLU_158_14_add_x_dma_init_in_1_69, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_163_subm_0 input ports=1 range=5[1091104,1093024] */

    static const LL_Streng_TensorInitTypeDef Conv2D_163_subm_0_dma_init_in_1_69 = {
      /* 128x5x3x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_163_weights_submask_0_0_0_0_128_1_3_5_647 */
      .offset_start = 1091104,
      .offset_end = 1093024,
      .offset_limit = 1093088,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_163_subm_0_dma_init_in_1_69, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 147456 */
    /* octoFlash -> 1920 */

    /* Dma output units from cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_158_14_add_x output ports=0 range=8[294912,368640] */

    static const LL_Streng_TensorInitTypeDef PReLU_158_14_add_x_dma_init_out_0_69 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_158_out_0 */
      .offset_start = 294912,
      .offset_end = 295488,
      .offset_limit = 368704,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &PReLU_158_14_add_x_dma_init_out_0_69, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_163_subm_0 output ports=0 range=8[0,36864] */

    static const LL_Streng_TensorInitTypeDef Conv2D_163_subm_0_dma_init_out_0_69 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1702 */
      .offset_start = 0,
      .offset_end = 288,
      .offset_limit = 36928,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 288,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_163_subm_0_dma_init_out_0_69, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 92160 */

    static const LL_Switch_InitTypeDef switch_init_in_69[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_158_14_relu_x IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_158_14_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_158_14_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_158_14_add_x OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 128, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(1) = 0, LL_Switch_Init_Frames(1) = 255, }, /* Conv2D_163_subm_0 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_163_subm_0 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_163_subm_0 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
    };


    /* epoch=69 */
    LL_Switch_Init(switch_init_in_69, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_69_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_69_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x84);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_69[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_158_14_relu_x IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_158_14_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_158_14_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_158_14_add_x OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 128, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(1) = 0, LL_Switch_Init_Frames(1) = 255, }, /* Conv2D_163_subm_0 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_163_subm_0 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_163_subm_0 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
    };


    /* epoch=69 */
    LL_Switch_Deinit(switch_deinit_in_69, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_69_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_69_all_units, 8);

  }
  ec_trace_end_epoch(69);
  ec_trace_start_epoch(70);
  {
    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_163_subm_1 */
    static const LL_Convacc_InitTypeDef Conv2D_163_subm_1_init70 = {
      .simd = 2,
      .fsub = -38,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 5,
      .kernelHeight = 2,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 2,
      .vstride = 2,
      .left_padding = 1,
      .right_padding = 2,
      .top_padding = 0,
      .bot_padding = 2,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 2,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_163_subm_1_init70);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_163_add_0 */
    static const LL_Arithacc_InitTypeDef Conv2D_163_add_0_init70 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_163_add_0_init70);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Conv2D_163_mul_scale_292 */
    static const LL_Arithacc_InitTypeDef Conv2D_163_mul_scale_292_init70 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 13,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 60080))) /* Equivalent hex offset = 0xeab0 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_163_mul_scale_292_init70);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Conv2D_163_off_bias_295 */
    static const LL_Arithacc_InitTypeDef Conv2D_163_off_bias_295_init70 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 32435,
      .B_scalar = 640,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_163_off_bias_295_init70);


    /* Unit= 22 [POOL_ACC_V2 0] */
    /* kind=MaxPool node=MaxPool_159 */
    static const LL_Poolacc_InitTypeDef MaxPool_159_init70 = {
      .operation = POOL_MAX,
      .avgnopad = 0,
      .inputX = 24,
      .inputY = 24,
      .outputX = 12,
      .outputY = 12,
      .poolWinX = 2,
      .poolWinY = 2,
      .strideX = 2,
      .strideY = 2,
      .topCrop = 0,
      .bottomCrop = 23,
      .leftCrop = 0,
      .rightCrop = 23,
      .topPad = 0,
      .bottomPad = 0,
      .leftPad = 0,
      .rightPad = 0,
      .batchSize = 1,
      .shift_f = 0,
      .shift_o = 0,
      .dualLine = 1,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .mulval = 0,
      .pad_val_en = 0,
      .pad_val = 0,
    };

    /* Unit=POOL_ACC_V2 */
    LL_Poolacc_Init(0, &MaxPool_159_init70);


    /* Dma inputs units to cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_163_subm_1 input ports=0 range=8[294912,368640] */

    static const LL_Streng_TensorInitTypeDef Conv2D_163_subm_1_dma_init_in_0_70 = {
      /* 24x24x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1704 */
      .offset_start = 294912,
      .offset_end = 295488,
      .offset_limit = 368704,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 576,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_163_subm_1_dma_init_in_0_70, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_163_subm_1 input ports=1 range=5[1101120,1102400] */

    static const LL_Streng_TensorInitTypeDef Conv2D_163_subm_1_dma_init_in_1_70 = {
      /* 128x5x2x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_163_weights_submask_0_0_3_0_128_1_2_5_648 */
      .offset_start = 1101120,
      .offset_end = 1102400,
      .offset_limit = 1102464,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_163_subm_1_dma_init_in_1_70, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_163_add_0 input ports=0 range=8[0,36864] */

    static const LL_Streng_TensorInitTypeDef Conv2D_163_add_0_dma_init_in_0_70 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1702 */
      .offset_start = 0,
      .offset_end = 288,
      .offset_limit = 36928,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 288,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_163_add_0_dma_init_in_0_70, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=MaxPool_159 input ports=0 range=8[294912,368640] */

    static const LL_Streng_TensorInitTypeDef MaxPool_159_dma_init_in_0_70 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_158_out_0 */
      .offset_start = 294912,
      .offset_end = 295488,
      .offset_limit = 368704,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &MaxPool_159_dma_init_in_0_70, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 184320 */
    /* octoFlash -> 1280 */

    /* Dma output units from cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_163_off_bias_295 output ports=0 range=8[55296,73728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_163_off_bias_295_dma_init_out_0_70 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_163_off_bias_out_296 */
      .offset_start = 55296,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 1,
      .batch_offset = 128,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 18432,
      .frame_loop_cnt = 128,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_163_off_bias_295_dma_init_out_0_70, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=MaxPool_159 output ports=0 range=8[73728,92160] */

    static const LL_Streng_TensorInitTypeDef MaxPool_159_dma_init_out_0_70 = {
      /* transpose to memory with rank=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* MaxPool_159_out_0 */
      .offset_start = 73728,
      .offset_limit = 92224,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 1,
      .batch_offset = 1,
      .frame_offset = 12,
      .line_offset = 1536,
      .loop_offset = 18432,
      .frame_loop_cnt = 128,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &MaxPool_159_dma_init_out_0_70, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 36864 */

    static const LL_Switch_InitTypeDef switch_init_in_70[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_163_subm_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_163_subm_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_163_add_0 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_163_add_0 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_163_mul_scale_292 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_163_off_bias_295 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_163_off_bias_295 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, POOL, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_159 IN: in unit=POOL_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, POOL, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_159 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=POOL_ACC_V2 0 out port=0 */
    };


    /* epoch=70 */
    LL_Switch_Init(switch_init_in_70, 9);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_70_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {POOL, 0} }, /* POOL_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_70_all_units, 11);

  }

  ec_trace_wait_epoch_end(0x12);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_70[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_163_subm_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_163_subm_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_163_add_0 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_163_add_0 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_163_mul_scale_292 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_163_off_bias_295 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_163_off_bias_295 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, POOL, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_159 IN: in unit=POOL_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, POOL, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_159 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=POOL_ACC_V2 0 out port=0 */
    };


    /* epoch=70 */
    LL_Switch_Deinit(switch_deinit_in_70, 9);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_70_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {POOL, 0} }, /* POOL_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_70_all_units, 11);

  }
  ec_trace_end_epoch(70);
  ec_trace_start_epoch(71);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Conv2D_166_conv_identity */
    /* node=Conv2D_166_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_166_conv_identity input ports=0 range=8[55296,73728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_166_conv_identity_dma_init_in_0_71 = {
      /* memory canonical to batch=16 */
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_166_zero_off_out_299_copy_in_134 */
      .offset_start = 55296,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 8,
      .batch_offset = 128,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 18432,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_166_conv_identity_dma_init_in_0_71, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 18432 */

    /* Dma output units from cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_166_conv_identity output ports=0 range=8[36864,55296] */

    static const LL_Streng_TensorInitTypeDef Conv2D_166_conv_identity_dma_init_out_0_71 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_163_off_bias_out_296_cp_in_134 */
      .offset_start = 36864,
      .offset_end = 39168,
      .offset_limit = 55360,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_166_conv_identity_dma_init_out_0_71, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 18432 */

    static const LL_Switch_InitTypeDef switch_init_in_71[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_166_conv_identity OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
    };


    /* epoch=71 */
    LL_Switch_Init(switch_init_in_71, 1);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_71_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_71_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x8);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_71[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_166_conv_identity OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
    };


    /* epoch=71 */
    LL_Switch_Deinit(switch_deinit_in_71, 1);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_71_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_71_all_units, 2);

  }
  ec_trace_end_epoch(71);
  ec_trace_start_epoch(72);
  {
    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_166 */
    static const LL_Convacc_InitTypeDef Conv2D_166_init72 = {
      .simd = 2,
      .fsub = 40,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 2,
      .afilt_first = 1,
      .afilt_last = 1,
      .kfilt_tot = 64,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_166_init72);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_166_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_166_ca_pipe_1_init72 = {
      .simd = 2,
      .fsub = 40,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_166_ca_pipe_1_init72);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_166_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_166_ca_pipe_2_init72 = {
      .simd = 2,
      .fsub = 40,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 32,
      .kfilt_last = 47,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_166_ca_pipe_2_init72);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_166_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_166_ca_pipe_3_init72 = {
      .simd = 2,
      .fsub = 40,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 48,
      .kfilt_last = 63,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_166_ca_pipe_3_init72);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Conv2D_166_mul_scale_301 */
    static const LL_Arithacc_InitTypeDef Conv2D_166_mul_scale_301_init72 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 11,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 39936))) /* Equivalent hex offset = 0x9c00 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_166_mul_scale_301_init72);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_166_off_bias_304 */
    static const LL_Arithacc_InitTypeDef Conv2D_166_off_bias_304_init72 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 23766,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 14336))) /* Equivalent hex offset = 0x3800 */},
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_166_off_bias_304_init72);


    /* Dma inputs units to cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_166 input ports=0 range=8[36864,55296] */

    static const LL_Streng_TensorInitTypeDef Conv2D_166_dma_init_in_0_72 = {
      /* 12x12x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_166_zero_off_out_299 */
      .offset_start = 36864,
      .offset_end = 39168,
      .offset_limit = 55360,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 9216,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_166_dma_init_in_0_72, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_166 input ports=1 range=5[786464,819232] */

    static const LL_Streng_TensorInitTypeDef Conv2D_166_dma_init_in_1_72 = {
      /* 256x1x1x128(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_166_weights */
      .offset_start = 786464,
      .offset_end = 786720,
      .offset_limit = 819296,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_166_dma_init_in_1_72, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_166 input ports=2 range=8[92160,96768] */

    static const LL_Streng_TensorInitTypeDef Conv2D_166_dma_init_in_2_72 = {
      /* partial accumulator 4608 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 92160,
      .offset_end = 96768,
      .offset_limit = 96832,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_166_dma_init_in_2_72, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_166_ca_pipe_1 input ports=0 range=8[36864,55296] */

    static const LL_Streng_TensorInitTypeDef Conv2D_166_ca_pipe_1_dma_init_in_0_72 = {
      /* 12x12x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_166_zero_off_out_299_copy_in_51 ca pipe offset=1 */
      .offset_start = 39168,
      .offset_end = 41472,
      .offset_limit = 55360,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 9216,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_166_ca_pipe_1_dma_init_in_0_72, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_166_ca_pipe_2 input ports=0 range=8[36864,55296] */

    static const LL_Streng_TensorInitTypeDef Conv2D_166_ca_pipe_2_dma_init_in_0_72 = {
      /* 12x12x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_166_zero_off_out_299_copy_in_52 ca pipe offset=2 */
      .offset_start = 41472,
      .offset_end = 43776,
      .offset_limit = 55360,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 9216,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_166_ca_pipe_2_dma_init_in_0_72, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_166_ca_pipe_3 input ports=0 range=8[36864,55296] */

    static const LL_Streng_TensorInitTypeDef Conv2D_166_ca_pipe_3_dma_init_in_0_72 = {
      /* 12x12x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_166_zero_off_out_299_copy_in_53 ca pipe offset=3 */
      .offset_start = 43776,
      .offset_end = 46080,
      .offset_limit = 55360,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 9216,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_166_ca_pipe_3_dma_init_in_0_72, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 165888 */
    /* octoFlash -> 32768 */

    /* Dma output units from cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_166_ca_pipe_3 output ports=0 range=8[92160,96768] */

    static const LL_Streng_TensorInitTypeDef Conv2D_166_ca_pipe_3_dma_init_out_0_72 = {
      /* partial accumulator 4608 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_166_out_0_cp_in_51_cp_in_52_cp_in_53 */
      .offset_start = 92160,
      .offset_end = 96768,
      .offset_limit = 96832,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_166_ca_pipe_3_dma_init_out_0_72, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_166_off_bias_304 output ports=0 range=8[0,36864] */

    static const LL_Streng_TensorInitTypeDef Conv2D_166_off_bias_304_dma_init_out_0_72 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_166_off_bias_out_305 */
      .offset_start = 0,
      .offset_limit = 36928,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 16,
      .batch_offset = 256,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 36864,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_166_off_bias_304_dma_init_out_0_72, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 221184 */

    static const LL_Switch_InitTypeDef switch_init_in_72[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_166 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_166 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_166 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_166_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_166_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_166_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_166_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_166_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_166_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_166_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_166_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_166_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_166_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_166_mul_scale_301 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_166_off_bias_304 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_166_off_bias_304 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=72 */
    LL_Switch_Init(switch_init_in_72, 16);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_72_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_72_all_units, 14);

  }

  ec_trace_wait_epoch_end(0x240);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_72[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_166 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_166 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_166 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_166_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_166_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_166_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_166_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_166_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_166_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_166_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_166_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_166_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_166_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_166_mul_scale_301 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_166_off_bias_304 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_166_off_bias_304 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=72 */
    LL_Switch_Deinit(switch_deinit_in_72, 16);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_72_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_72_all_units, 14);

  }
  ec_trace_end_epoch(72);
  ec_trace_start_epoch(73);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Pad_161 */
    static const LL_Convacc_InitTypeDef Pad_161_init73 = {
      .simd = 1,
      .fsub = 0,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = -38,
      .inbytes_f = 1,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .raw_o = 0,
      .fWidth = 12,
      .fHeight = 128,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 128,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 127,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Pad_161_init73);


    /* Dma inputs units to cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Pad_161 input ports=0 range=8[73728,92160] */

    static const LL_Streng_TensorInitTypeDef Pad_161_dma_init_in_0_73 = {
      /* 12x128x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Transpose_160_out_0 */
      .offset_start = 73728,
      .offset_end = 75264,
      .offset_limit = 92224,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 1536,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 12,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Pad_161_dma_init_in_0_73, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Pad_161 input ports=1 range=5[1122512,1122524] */

    static const LL_Streng_TensorInitTypeDef Pad_161_dma_init_in_1_73 = {
      /* 12x1x1x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Pad_161_pad_kern_715 */
      .offset_start = 1122512,
      .offset_end = 1122524,
      .offset_limit = 1122592,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Pad_161_dma_init_in_1_73, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 18432 */
    /* octoFlash -> 12 */

    /* Dma output units from cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Pad_161 output ports=0 range=8[36864,73728] */

    static const LL_Streng_TensorInitTypeDef Pad_161_dma_init_out_0_73 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Pad_161_out_0 */
      .offset_start = 36864,
      .offset_end = 39936,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 3072,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 12,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Pad_161_dma_init_out_0_73, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 36864 */

    static const LL_Switch_InitTypeDef switch_init_in_73[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Pad_161 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Pad_161 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Pad_161 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
    };


    /* epoch=73 */
    LL_Switch_Init(switch_init_in_73, 3);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_73_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_73_all_units, 4);

  }

  ec_trace_wait_epoch_end(0x8);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_73[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Pad_161 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Pad_161 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Pad_161 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
    };


    /* epoch=73 */
    LL_Switch_Deinit(switch_deinit_in_73, 3);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_73_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_73_all_units, 4);

  }
  ec_trace_end_epoch(73);
  ec_trace_end_blob("_ec_blob_52");
}

void trace_ec__ec_blob_75(void) {
  ec_trace_start_blob("_ec_blob_75");
  ec_trace_start_epoch(75);
  {
    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Add_169 */
    static const LL_Arithacc_InitTypeDef Add_169_init75 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 1,
      .By_shift = 0,
      .C_shift = 4,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 31866,
      .B_scalar = 30209,
      .C_scalar = 19218,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Add_169_init75);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Clip node=PReLU_172_15_clip_x */
    static const LL_Arithacc_InitTypeDef PReLU_172_15_clip_x_init75 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_CLIP,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = -128,
      .B_scalar = 0,
      .C_scalar = -22,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &PReLU_172_15_clip_x_init75);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=PReLU_172_15_mul_x */
    static const LL_Arithacc_InitTypeDef PReLU_172_15_mul_x_init75 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 61616))) /* Equivalent hex offset = 0xf0b0 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_172_15_mul_x_init75);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=PReLU_172_15_mul_x_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef PReLU_172_15_mul_x_mul_sub2__init75 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 23525,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 7168))) /* Equivalent hex offset = 0x1c00 */},
      .vec_precision = {8, 8, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &PReLU_172_15_mul_x_mul_sub2__init75);


    /* Dma inputs units to cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Add_169 input ports=0 range=8[73728,110592] */

    static const LL_Streng_TensorInitTypeDef Add_169_dma_init_in_0_75 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Transpose_162_out_0 */
      .offset_start = 73728,
      .offset_end = 73872,
      .offset_limit = 110656,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Add_169_dma_init_in_0_75, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Add_169 input ports=1 range=8[0,36864] */

    static const LL_Streng_TensorInitTypeDef Add_169_dma_init_in_1_75 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_168_out_0 */
      .offset_start = 0,
      .offset_limit = 36928,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 1,
      .batch_offset = 256,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 36864,
      .frame_loop_cnt = 256,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Add_169_dma_init_in_1_75, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 73728 */

    /* Dma output units from cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Add_169 output ports=0 range=8[110592,147456] */

    static const LL_Streng_TensorInitTypeDef Add_169_dma_init_out_0_75 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Add_169_out_0 */
      .offset_start = 110592,
      .offset_end = 110736,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Add_169_dma_init_out_0_75, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_172_15_mul_x_mul_sub2_ output ports=0 range=8[147456,184320] */

    static const LL_Streng_TensorInitTypeDef PReLU_172_15_mul_x_mul_sub2__dma_init_out_0_75 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_172_15_mul_x_cp_in_54 */
      .offset_start = 147456,
      .offset_end = 147600,
      .offset_limit = 184384,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &PReLU_172_15_mul_x_mul_sub2__dma_init_out_0_75, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 73728 */

    static const LL_Switch_InitTypeDef switch_init_in_75[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_169 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_169 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_169 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_172_15_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_172_15_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_172_15_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_172_15_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=75 */
    LL_Switch_Init(switch_init_in_75, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_75_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_75_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x41);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_75[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_169 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_169 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_169 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_172_15_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_172_15_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_172_15_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_172_15_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=75 */
    LL_Switch_Deinit(switch_deinit_in_75, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_75_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_75_all_units, 8);

  }
  ec_trace_end_epoch(75);
  ec_trace_start_epoch(76);
  {
    /* Unit= 17 [ACTIV_ACC_V2 1] */
    /* kind=Relu node=PReLU_172_15_relu_x */
    static const LL_Activacc_InitTypeDef PReLU_172_15_relu_x_init76 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 74592))) /* Equivalent hex offset = 0x12360 */},
      .ROM1_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 70960))) /* Equivalent hex offset = 0x11530 */},
      .ROM0_nbytes = 32,
      .ROM1_nbytes = 108,
      .shift_b = 1,
      .shift_c = 7,
      .shift_norm = 8,
      .bwidth = 5,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(1, &PReLU_172_15_relu_x_init76);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=PReLU_172_15_add_x */
    static const LL_Arithacc_InitTypeDef PReLU_172_15_add_x_init76 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 5,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 25088,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_172_15_add_x_init76);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_173_subm_0 */
    static const LL_Convacc_InitTypeDef Conv2D_173_subm_0_init76 = {
      .simd = 2,
      .fsub = -49,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 5,
      .kernelHeight = 3,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 2,
      .right_padding = 2,
      .top_padding = 2,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_173_subm_0_init76);


    /* Dma inputs units to cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_172_15_relu_x input ports=0 range=8[110592,147456] */

    static const LL_Streng_TensorInitTypeDef PReLU_172_15_relu_x_dma_init_in_0_76 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_171_out_0 */
      .offset_start = 110592,
      .offset_end = 110736,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &PReLU_172_15_relu_x_dma_init_in_0_76, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_172_15_add_x input ports=1 range=8[147456,184320] */

    static const LL_Streng_TensorInitTypeDef PReLU_172_15_add_x_dma_init_in_1_76 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_172_15_mul_x */
      .offset_start = 147456,
      .offset_end = 147600,
      .offset_limit = 184384,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &PReLU_172_15_add_x_dma_init_in_1_76, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_173_subm_0 input ports=1 range=5[1007136,1010976] */

    static const LL_Streng_TensorInitTypeDef Conv2D_173_subm_0_dma_init_in_1_76 = {
      /* 256x5x3x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_173_weights_submask_0_0_0_0_256_1_3_5_649 */
      .offset_start = 1007136,
      .offset_end = 1010976,
      .offset_limit = 1011040,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_173_subm_0_dma_init_in_1_76, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 73728 */
    /* octoFlash -> 3840 */

    /* Dma output units from cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_172_15_add_x output ports=0 range=8[73728,110592] */

    static const LL_Streng_TensorInitTypeDef PReLU_172_15_add_x_dma_init_out_0_76 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_172_out_0 */
      .offset_start = 73728,
      .offset_end = 73872,
      .offset_limit = 110656,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &PReLU_172_15_add_x_dma_init_out_0_76, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_173_subm_0 output ports=0 range=8[0,73728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_173_subm_0_dma_init_out_0_76 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1709 */
      .offset_start = 0,
      .offset_end = 288,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 288,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_173_subm_0_dma_init_out_0_76, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 73728 */

    static const LL_Switch_InitTypeDef switch_init_in_76[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_172_15_relu_x IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_172_15_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_172_15_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_172_15_add_x OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_173_subm_0 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_173_subm_0 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_173_subm_0 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
    };


    /* epoch=76 */
    LL_Switch_Init(switch_init_in_76, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_76_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_76_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x90);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_76[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_172_15_relu_x IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_172_15_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_172_15_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_172_15_add_x OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_173_subm_0 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_173_subm_0 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_173_subm_0 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
    };


    /* epoch=76 */
    LL_Switch_Deinit(switch_deinit_in_76, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_76_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_76_all_units, 8);

  }
  ec_trace_end_epoch(76);
  ec_trace_start_epoch(77);
  {
    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_173_subm_1 */
    static const LL_Convacc_InitTypeDef Conv2D_173_subm_1_init77 = {
      .simd = 2,
      .fsub = -49,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 5,
      .kernelHeight = 2,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 2,
      .right_padding = 2,
      .top_padding = 0,
      .bot_padding = 2,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 1,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_173_subm_1_init77);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_173_add_0 */
    static const LL_Arithacc_InitTypeDef Conv2D_173_add_0_init77 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_173_add_0_init77);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Conv2D_173_mul_scale_310 */
    static const LL_Arithacc_InitTypeDef Conv2D_173_mul_scale_310_init77 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 10,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 40448))) /* Equivalent hex offset = 0x9e00 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_173_mul_scale_310_init77);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Conv2D_173_off_bias_313 */
    static const LL_Arithacc_InitTypeDef Conv2D_173_off_bias_313_init77 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 17183,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_173_off_bias_313_init77);


    /* Dma inputs units to cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_173_subm_1 input ports=0 range=8[73728,110592] */

    static const LL_Streng_TensorInitTypeDef Conv2D_173_subm_1_dma_init_in_0_77 = {
      /* 12x12x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1711 */
      .offset_start = 73728,
      .offset_end = 73872,
      .offset_limit = 110656,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 144,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_173_subm_1_dma_init_in_0_77, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_173_subm_1 input ports=1 range=5[1049376,1051936] */

    static const LL_Streng_TensorInitTypeDef Conv2D_173_subm_1_dma_init_in_1_77 = {
      /* 256x5x2x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_173_weights_submask_0_0_3_0_256_1_2_5_650 */
      .offset_start = 1049376,
      .offset_end = 1051936,
      .offset_limit = 1052000,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_173_subm_1_dma_init_in_1_77, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_173_add_0 input ports=0 range=8[0,73728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_173_add_0_dma_init_in_0_77 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1709 */
      .offset_start = 0,
      .offset_end = 288,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 288,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_173_add_0_dma_init_in_0_77, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 110592 */
    /* octoFlash -> 2560 */

    /* Dma output units from cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_173_off_bias_313 output ports=0 range=8[110592,147456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_173_off_bias_313_dma_init_out_0_77 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_173_off_bias_out_314 */
      .offset_start = 110592,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 1,
      .batch_offset = 256,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 36864,
      .frame_loop_cnt = 256,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_173_off_bias_313_dma_init_out_0_77, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 36864 */

    static const LL_Switch_InitTypeDef switch_init_in_77[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_173_subm_1 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_173_subm_1 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_173_add_0 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_173_add_0 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_173_mul_scale_310 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_173_off_bias_313 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_173_off_bias_313 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=77 */
    LL_Switch_Init(switch_init_in_77, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_77_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_77_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x100);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_77[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_173_subm_1 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_173_subm_1 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_173_add_0 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_173_add_0 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_173_mul_scale_310 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_173_off_bias_313 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_173_off_bias_313 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=77 */
    LL_Switch_Deinit(switch_deinit_in_77, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_77_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_77_all_units, 8);

  }
  ec_trace_end_epoch(77);
  ec_trace_start_epoch(78);
  {
    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_176 */
    static const LL_Convacc_InitTypeDef Conv2D_176_init78 = {
      .simd = 1,
      .fsub = 0,
      .accumulate = 0,
      .kfilt_tot = 32,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 1,
      .dss2mode = 0,
      .kseten = 3,
      .zfbias = 0,
      .inbytes_f = 1,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 128,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_176_init78);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_176_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_176_ca_pipe_1_init78 = {
      .simd = 1,
      .fsub = 0,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 32,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 1,
      .dss2mode = 0,
      .kseten = 3,
      .zfbias = 0,
      .inbytes_f = 1,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 128,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_176_ca_pipe_1_init78);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Conv2D_176_mul_scale_316 */
    static const LL_Arithacc_InitTypeDef Conv2D_176_mul_scale_316_init78 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 11,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 40960))) /* Equivalent hex offset = 0xa000 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_176_mul_scale_316_init78);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_176_off_bias_319 */
    static const LL_Arithacc_InitTypeDef Conv2D_176_off_bias_319_init78 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 21629,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 0))) /* Equivalent hex offset = 0x0 */},
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_176_off_bias_319_init78);


    /* Dma inputs units to cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_176 input ports=0 range=8[110592,147456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_176_dma_init_in_0_78 = {
      .dir = 0,
      .raw_out = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_175_out_0 */
      .offset_start = 110592,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 43,
      .batch_offset = 256,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 256,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 24,
      .nbits_out = 24,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_176_dma_init_in_0_78, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_176 input ports=1 range=5[0,65568] */

    static const LL_Streng_TensorInitTypeDef Conv2D_176_dma_init_in_1_78 = {
      /* 256x1x1x256(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_176_weights */
      .offset_start = 0,
      .offset_end = 2049,
      .offset_limit = 65632,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2049,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 24,
      .nbits_out = 24,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_176_dma_init_in_1_78, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_176_ca_pipe_1 input ports=0 range=8[110592,147456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_176_ca_pipe_1_dma_init_in_0_78 = {
      .dir = 0,
      .raw_out = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_175_out_0_copy_in_55 ca pipe offset=1 */
      .offset_start = 110720,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 43,
      .batch_offset = 256,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 256,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 24,
      .nbits_out = 24,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_176_ca_pipe_1_dma_init_in_0_78, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 589824 */
    /* octoFlash -> 65536 */

    /* Dma output units from cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_176_off_bias_319 output ports=0 range=8[0,36864] */

    static const LL_Streng_TensorInitTypeDef Conv2D_176_off_bias_319_dma_init_out_0_78 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_176_off_bias_out_320 */
      .offset_start = 0,
      .offset_limit = 36928,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 16,
      .batch_offset = 256,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 36864,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_176_off_bias_319_dma_init_out_0_78, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 36864 */

    static const LL_Switch_InitTypeDef switch_init_in_78[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_176 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_176 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_176_ca_pipe_1 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_176_ca_pipe_1 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_176_ca_pipe_1 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_176_mul_scale_316 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_176_off_bias_319 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_176_off_bias_319 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=78 */
    LL_Switch_Init(switch_init_in_78, 8);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_78_all_units[] = {
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_78_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x200);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_78[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_176 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_176 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_176_ca_pipe_1 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_176_ca_pipe_1 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_176_ca_pipe_1 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_176_mul_scale_316 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_176_off_bias_319 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_176_off_bias_319 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=78 */
    LL_Switch_Deinit(switch_deinit_in_78, 8);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_78_all_units[] = {
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_78_all_units, 8);

  }
  ec_trace_end_epoch(78);
  ec_trace_start_epoch(79);
  {
    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Add_179 */
    static const LL_Arithacc_InitTypeDef Add_179_init79 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 4,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 30974,
      .B_scalar = 18532,
      .C_scalar = 29306,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Add_179_init79);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Clip node=PReLU_182_16_clip_x */
    static const LL_Arithacc_InitTypeDef PReLU_182_16_clip_x_init79 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_CLIP,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = -128,
      .B_scalar = 0,
      .C_scalar = -19,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &PReLU_182_16_clip_x_init79);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=PReLU_182_16_mul_x */
    static const LL_Arithacc_InitTypeDef PReLU_182_16_mul_x_init79 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 61872))) /* Equivalent hex offset = 0xf1b0 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_182_16_mul_x_init79);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=PReLU_182_16_mul_x_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef PReLU_182_16_mul_x_mul_sub2__init79 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 21,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 27469,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 8192))) /* Equivalent hex offset = 0x2000 */},
      .vec_precision = {8, 8, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &PReLU_182_16_mul_x_mul_sub2__init79);


    /* Dma inputs units to cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Add_179 input ports=0 range=8[73728,110592] */

    static const LL_Streng_TensorInitTypeDef Add_179_dma_init_in_0_79 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_172_out_0 */
      .offset_start = 73728,
      .offset_end = 73872,
      .offset_limit = 110656,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Add_179_dma_init_in_0_79, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Add_179 input ports=1 range=8[0,36864] */

    static const LL_Streng_TensorInitTypeDef Add_179_dma_init_in_1_79 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_178_out_0 */
      .offset_start = 0,
      .offset_limit = 36928,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 1,
      .batch_offset = 256,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 36864,
      .frame_loop_cnt = 256,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Add_179_dma_init_in_1_79, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 73728 */

    /* Dma output units from cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Add_179 output ports=0 range=8[110592,147456] */

    static const LL_Streng_TensorInitTypeDef Add_179_dma_init_out_0_79 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Add_179_out_0 */
      .offset_start = 110592,
      .offset_end = 110736,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Add_179_dma_init_out_0_79, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_182_16_mul_x_mul_sub2_ output ports=0 range=8[147456,184320] */

    static const LL_Streng_TensorInitTypeDef PReLU_182_16_mul_x_mul_sub2__dma_init_out_0_79 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_182_16_mul_x_cp_in_56 */
      .offset_start = 147456,
      .offset_end = 147600,
      .offset_limit = 184384,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &PReLU_182_16_mul_x_mul_sub2__dma_init_out_0_79, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 73728 */

    static const LL_Switch_InitTypeDef switch_init_in_79[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_179 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_179 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_179 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_182_16_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_182_16_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_182_16_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_182_16_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=79 */
    LL_Switch_Init(switch_init_in_79, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_79_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_79_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x41);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_79[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_179 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_179 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_179 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_182_16_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_182_16_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_182_16_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_182_16_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=79 */
    LL_Switch_Deinit(switch_deinit_in_79, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_79_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_79_all_units, 8);

  }
  ec_trace_end_epoch(79);
  ec_trace_start_epoch(80);
  {
    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Relu node=PReLU_182_16_relu_x */
    static const LL_Activacc_InitTypeDef PReLU_182_16_relu_x_init80 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 74624))) /* Equivalent hex offset = 0x12380 */},
      .ROM1_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 71072))) /* Equivalent hex offset = 0x115a0 */},
      .ROM0_nbytes = 32,
      .ROM1_nbytes = 108,
      .shift_b = 0,
      .shift_c = 7,
      .shift_norm = 8,
      .bwidth = 5,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &PReLU_182_16_relu_x_init80);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=PReLU_182_16_add_x */
    static const LL_Arithacc_InitTypeDef PReLU_182_16_add_x_init80 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 3,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 18432,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_182_16_add_x_init80);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_183_subm_0 */
    static const LL_Convacc_InitTypeDef Conv2D_183_subm_0_init80 = {
      .simd = 2,
      .fsub = -9,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 5,
      .kernelHeight = 3,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 2,
      .right_padding = 2,
      .top_padding = 2,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_183_subm_0_init80);


    /* Dma inputs units to cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_182_16_relu_x input ports=0 range=8[110592,147456] */

    static const LL_Streng_TensorInitTypeDef PReLU_182_16_relu_x_dma_init_in_0_80 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_181_out_0 */
      .offset_start = 110592,
      .offset_end = 110736,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &PReLU_182_16_relu_x_dma_init_in_0_80, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_182_16_add_x input ports=1 range=8[147456,184320] */

    static const LL_Streng_TensorInitTypeDef PReLU_182_16_add_x_dma_init_in_1_80 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_182_16_mul_x */
      .offset_start = 147456,
      .offset_end = 147600,
      .offset_limit = 184384,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &PReLU_182_16_add_x_dma_init_in_1_80, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_183_subm_0 input ports=1 range=5[1010976,1014816] */

    static const LL_Streng_TensorInitTypeDef Conv2D_183_subm_0_dma_init_in_1_80 = {
      /* 256x5x3x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_183_weights_submask_0_0_0_0_256_1_3_5_651 */
      .offset_start = 1010976,
      .offset_end = 1014816,
      .offset_limit = 1014880,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_183_subm_0_dma_init_in_1_80, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 73728 */
    /* octoFlash -> 3840 */

    /* Dma output units from cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_182_16_add_x output ports=0 range=8[73728,110592] */

    static const LL_Streng_TensorInitTypeDef PReLU_182_16_add_x_dma_init_out_0_80 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_182_out_0 */
      .offset_start = 73728,
      .offset_end = 73872,
      .offset_limit = 110656,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &PReLU_182_16_add_x_dma_init_out_0_80, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_183_subm_0 output ports=0 range=8[0,73728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_183_subm_0_dma_init_out_0_80 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1716 */
      .offset_start = 0,
      .offset_end = 288,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 288,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_183_subm_0_dma_init_out_0_80, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 73728 */

    static const LL_Switch_InitTypeDef switch_init_in_80[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_182_16_relu_x IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_182_16_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_182_16_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_182_16_add_x OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_183_subm_0 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_183_subm_0 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_183_subm_0 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
    };


    /* epoch=80 */
    LL_Switch_Init(switch_init_in_80, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_80_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_80_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x41);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_80[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_182_16_relu_x IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_182_16_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_182_16_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_182_16_add_x OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_183_subm_0 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_183_subm_0 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_183_subm_0 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
    };


    /* epoch=80 */
    LL_Switch_Deinit(switch_deinit_in_80, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_80_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_80_all_units, 8);

  }
  ec_trace_end_epoch(80);
  ec_trace_start_epoch(81);
  {
    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_183_subm_1 */
    static const LL_Convacc_InitTypeDef Conv2D_183_subm_1_init81 = {
      .simd = 2,
      .fsub = -9,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 5,
      .kernelHeight = 2,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 2,
      .right_padding = 2,
      .top_padding = 0,
      .bot_padding = 2,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 1,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_183_subm_1_init81);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_183_add_0 */
    static const LL_Arithacc_InitTypeDef Conv2D_183_add_0_init81 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_183_add_0_init81);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Conv2D_183_mul_scale_325 */
    static const LL_Arithacc_InitTypeDef Conv2D_183_mul_scale_325_init81 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 11,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 41472))) /* Equivalent hex offset = 0xa200 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_183_mul_scale_325_init81);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Conv2D_183_off_bias_328 */
    static const LL_Arithacc_InitTypeDef Conv2D_183_off_bias_328_init81 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 25232,
      .B_scalar = 32,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_183_off_bias_328_init81);


    /* Dma inputs units to cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_183_subm_1 input ports=0 range=8[73728,110592] */

    static const LL_Streng_TensorInitTypeDef Conv2D_183_subm_1_dma_init_in_0_81 = {
      /* 12x12x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1718 */
      .offset_start = 73728,
      .offset_end = 73872,
      .offset_limit = 110656,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 144,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_183_subm_1_dma_init_in_0_81, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_183_subm_1 input ports=1 range=5[1051936,1054496] */

    static const LL_Streng_TensorInitTypeDef Conv2D_183_subm_1_dma_init_in_1_81 = {
      /* 256x5x2x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_183_weights_submask_0_0_3_0_256_1_2_5_652 */
      .offset_start = 1051936,
      .offset_end = 1054496,
      .offset_limit = 1054560,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_183_subm_1_dma_init_in_1_81, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_183_add_0 input ports=0 range=8[0,73728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_183_add_0_dma_init_in_0_81 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1716 */
      .offset_start = 0,
      .offset_end = 288,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 288,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_183_add_0_dma_init_in_0_81, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 110592 */
    /* octoFlash -> 2560 */

    /* Dma output units from cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_183_off_bias_328 output ports=0 range=8[110592,147456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_183_off_bias_328_dma_init_out_0_81 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_183_off_bias_out_329 */
      .offset_start = 110592,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 1,
      .batch_offset = 256,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 36864,
      .frame_loop_cnt = 256,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_183_off_bias_328_dma_init_out_0_81, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 36864 */

    static const LL_Switch_InitTypeDef switch_init_in_81[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_183_subm_1 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_183_subm_1 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_183_add_0 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_183_add_0 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_183_mul_scale_325 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_183_off_bias_328 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_183_off_bias_328 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=81 */
    LL_Switch_Init(switch_init_in_81, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_81_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_81_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x100);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_81[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_183_subm_1 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_183_subm_1 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_183_add_0 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_183_add_0 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_183_mul_scale_325 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_183_off_bias_328 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_183_off_bias_328 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=81 */
    LL_Switch_Deinit(switch_deinit_in_81, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_81_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_81_all_units, 8);

  }
  ec_trace_end_epoch(81);
  ec_trace_start_epoch(82);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Conv2D_186_conv_identity */
    /* node=Conv2D_186_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_186_conv_identity input ports=0 range=8[110592,147456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_186_conv_identity_dma_init_in_0_82 = {
      /* memory canonical to batch=16 */
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_186_zero_off_out_332_copy_in_135 */
      .offset_start = 110592,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 8,
      .batch_offset = 256,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 36864,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_186_conv_identity_dma_init_in_0_82, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 36864 */

    /* Dma output units from cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_186_conv_identity output ports=0 range=8[0,36864] */

    static const LL_Streng_TensorInitTypeDef Conv2D_186_conv_identity_dma_init_out_0_82 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_183_off_bias_out_329_cp_in_135 */
      .offset_start = 0,
      .offset_end = 2304,
      .offset_limit = 36928,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_186_conv_identity_dma_init_out_0_82, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 36864 */

    static const LL_Switch_InitTypeDef switch_init_in_82[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_186_conv_identity OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
    };


    /* epoch=82 */
    LL_Switch_Init(switch_init_in_82, 1);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_82_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_82_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x4);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_82[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_186_conv_identity OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
    };


    /* epoch=82 */
    LL_Switch_Deinit(switch_deinit_in_82, 1);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_82_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_82_all_units, 2);

  }
  ec_trace_end_epoch(82);
  ec_trace_start_epoch(83);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_186 */
    static const LL_Convacc_InitTypeDef Conv2D_186_init83 = {
      .simd = 2,
      .fsub = 2,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 4,
      .afilt_first = 1,
      .afilt_last = 3,
      .kfilt_tot = 64,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_186_init83);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_186_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_186_ca_pipe_1_init83 = {
      .simd = 2,
      .fsub = 2,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_186_ca_pipe_1_init83);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_186_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_186_ca_pipe_2_init83 = {
      .simd = 2,
      .fsub = 2,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 32,
      .kfilt_last = 47,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_186_ca_pipe_2_init83);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_186_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_186_ca_pipe_3_init83 = {
      .simd = 2,
      .fsub = 2,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 48,
      .kfilt_last = 63,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_186_ca_pipe_3_init83);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Conv2D_186_mul_scale_334 */
    static const LL_Arithacc_InitTypeDef Conv2D_186_mul_scale_334_init83 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 12,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 41984))) /* Equivalent hex offset = 0xa400 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_186_mul_scale_334_init83);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_186_off_bias_337 */
    static const LL_Arithacc_InitTypeDef Conv2D_186_off_bias_337_init83 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 21974,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 1024))) /* Equivalent hex offset = 0x400 */},
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_186_off_bias_337_init83);


    /* Dma inputs units to cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_186 input ports=0 range=8[0,36864] */

    static const LL_Streng_TensorInitTypeDef Conv2D_186_dma_init_in_0_83 = {
      /* 12x12x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_186_zero_off_out_332 */
      .offset_start = 0,
      .offset_end = 2304,
      .offset_limit = 36928,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 9216,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_186_dma_init_in_0_83, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_186 input ports=1 range=5[65568,131104] */

    static const LL_Streng_TensorInitTypeDef Conv2D_186_dma_init_in_1_83 = {
      /* 256x1x1x256(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_186_weights */
      .offset_start = 65568,
      .offset_end = 65824,
      .offset_limit = 131168,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_186_dma_init_in_1_83, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_186 input ports=2 range=8[184320,188928] */

    static const LL_Streng_TensorInitTypeDef Conv2D_186_dma_init_in_2_83 = {
      /* partial accumulator 4608 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 184320,
      .offset_end = 188928,
      .offset_limit = 188992,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_186_dma_init_in_2_83, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_186_ca_pipe_1 input ports=0 range=8[0,36864] */

    static const LL_Streng_TensorInitTypeDef Conv2D_186_ca_pipe_1_dma_init_in_0_83 = {
      /* 12x12x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_186_zero_off_out_332_copy_in_57 ca pipe offset=1 */
      .offset_start = 2304,
      .offset_end = 4608,
      .offset_limit = 36928,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 9216,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_186_ca_pipe_1_dma_init_in_0_83, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_186_ca_pipe_2 input ports=0 range=8[0,36864] */

    static const LL_Streng_TensorInitTypeDef Conv2D_186_ca_pipe_2_dma_init_in_0_83 = {
      /* 12x12x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_186_zero_off_out_332_copy_in_58 ca pipe offset=2 */
      .offset_start = 4608,
      .offset_end = 6912,
      .offset_limit = 36928,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 9216,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_186_ca_pipe_2_dma_init_in_0_83, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_186_ca_pipe_3 input ports=0 range=8[0,36864] */

    static const LL_Streng_TensorInitTypeDef Conv2D_186_ca_pipe_3_dma_init_in_0_83 = {
      /* 12x12x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_186_zero_off_out_332_copy_in_59 ca pipe offset=3 */
      .offset_start = 6912,
      .offset_end = 9216,
      .offset_limit = 36928,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 9216,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_186_ca_pipe_3_dma_init_in_0_83, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 331776 */
    /* octoFlash -> 65536 */

    /* Dma output units from cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_186_ca_pipe_3 output ports=0 range=8[184320,188928] */

    static const LL_Streng_TensorInitTypeDef Conv2D_186_ca_pipe_3_dma_init_out_0_83 = {
      /* partial accumulator 4608 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_186_out_0_cp_in_57_cp_in_58_cp_in_59 */
      .offset_start = 184320,
      .offset_end = 188928,
      .offset_limit = 188992,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_186_ca_pipe_3_dma_init_out_0_83, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_186_off_bias_337 output ports=0 range=8[36864,73728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_186_off_bias_337_dma_init_out_0_83 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_186_off_bias_out_338 */
      .offset_start = 36864,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 16,
      .batch_offset = 256,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 36864,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_186_off_bias_337_dma_init_out_0_83, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 368640 */

    static const LL_Switch_InitTypeDef switch_init_in_83[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_186 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_186 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_186 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_186_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_186_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_186_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_186_ca_pipe_2 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_186_ca_pipe_2 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_186_ca_pipe_2 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_186_ca_pipe_3 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_186_ca_pipe_3 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_186_ca_pipe_3 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_186_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 3, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_186_mul_scale_334 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_186_off_bias_337 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_186_off_bias_337 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=83 */
    LL_Switch_Init(switch_init_in_83, 16);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_83_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_83_all_units, 14);

  }

  ec_trace_wait_epoch_end(0x120);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_83[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_186 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_186 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_186 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_186_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_186_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_186_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_186_ca_pipe_2 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_186_ca_pipe_2 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_186_ca_pipe_2 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_186_ca_pipe_3 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_186_ca_pipe_3 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_186_ca_pipe_3 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_186_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 3, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_186_mul_scale_334 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_186_off_bias_337 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_186_off_bias_337 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=83 */
    LL_Switch_Deinit(switch_deinit_in_83, 16);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_83_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_83_all_units, 14);

  }
  ec_trace_end_epoch(83);
  ec_trace_start_epoch(84);
  {
    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Add_189 */
    static const LL_Arithacc_InitTypeDef Add_189_init84 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 1,
      .C_shift = 4,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 19245,
      .B_scalar = 19856,
      .C_scalar = -27836,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Add_189_init84);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Clip node=PReLU_192_17_clip_x */
    static const LL_Arithacc_InitTypeDef PReLU_192_17_clip_x_init84 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_CLIP,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = -128,
      .B_scalar = 0,
      .C_scalar = -22,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &PReLU_192_17_clip_x_init84);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=PReLU_192_17_mul_x */
    static const LL_Arithacc_InitTypeDef PReLU_192_17_mul_x_init84 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 62128))) /* Equivalent hex offset = 0xf2b0 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_192_17_mul_x_init84);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=PReLU_192_17_mul_x_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef PReLU_192_17_mul_x_mul_sub2__init84 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 24833,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 9216))) /* Equivalent hex offset = 0x2400 */},
      .vec_precision = {8, 8, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &PReLU_192_17_mul_x_mul_sub2__init84);


    /* Dma inputs units to cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Add_189 input ports=0 range=8[73728,110592] */

    static const LL_Streng_TensorInitTypeDef Add_189_dma_init_in_0_84 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_182_out_0 */
      .offset_start = 73728,
      .offset_end = 73872,
      .offset_limit = 110656,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Add_189_dma_init_in_0_84, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Add_189 input ports=1 range=8[36864,73728] */

    static const LL_Streng_TensorInitTypeDef Add_189_dma_init_in_1_84 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_188_out_0 */
      .offset_start = 36864,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 1,
      .batch_offset = 256,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 36864,
      .frame_loop_cnt = 256,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Add_189_dma_init_in_1_84, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 73728 */

    /* Dma output units from cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Add_189 output ports=0 range=8[110592,147456] */

    static const LL_Streng_TensorInitTypeDef Add_189_dma_init_out_0_84 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Add_189_out_0 */
      .offset_start = 110592,
      .offset_end = 110736,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Add_189_dma_init_out_0_84, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_192_17_mul_x_mul_sub2_ output ports=0 range=8[147456,184320] */

    static const LL_Streng_TensorInitTypeDef PReLU_192_17_mul_x_mul_sub2__dma_init_out_0_84 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_192_17_mul_x_cp_in_60 */
      .offset_start = 147456,
      .offset_end = 147600,
      .offset_limit = 184384,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &PReLU_192_17_mul_x_mul_sub2__dma_init_out_0_84, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 73728 */

    static const LL_Switch_InitTypeDef switch_init_in_84[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_189 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_189 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_189 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_192_17_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_192_17_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_192_17_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_192_17_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=84 */
    LL_Switch_Init(switch_init_in_84, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_84_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_84_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x6);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_84[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_189 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_189 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_189 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_192_17_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_192_17_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_192_17_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_192_17_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=84 */
    LL_Switch_Deinit(switch_deinit_in_84, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_84_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_84_all_units, 8);

  }
  ec_trace_end_epoch(84);
  ec_trace_start_epoch(85);
  {
    /* Unit= 17 [ACTIV_ACC_V2 1] */
    /* kind=Relu node=PReLU_192_17_relu_x */
    static const LL_Activacc_InitTypeDef PReLU_192_17_relu_x_init85 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 74656))) /* Equivalent hex offset = 0x123a0 */},
      .ROM1_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 71184))) /* Equivalent hex offset = 0x11610 */},
      .ROM0_nbytes = 32,
      .ROM1_nbytes = 108,
      .shift_b = 1,
      .shift_c = 7,
      .shift_norm = 8,
      .bwidth = 5,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(1, &PReLU_192_17_relu_x_init85);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=PReLU_192_17_add_x */
    static const LL_Arithacc_InitTypeDef PReLU_192_17_add_x_init85 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 5,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 19456,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_192_17_add_x_init85);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_193_subm_0 */
    static const LL_Convacc_InitTypeDef Conv2D_193_subm_0_init85 = {
      .simd = 2,
      .fsub = -38,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 5,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 5,
      .raw_o = 0,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 5,
      .kernelHeight = 3,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 2,
      .right_padding = 2,
      .top_padding = 2,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_193_subm_0_init85);


    /* Dma inputs units to cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_192_17_relu_x input ports=0 range=8[110592,147456] */

    static const LL_Streng_TensorInitTypeDef PReLU_192_17_relu_x_dma_init_in_0_85 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_191_out_0 */
      .offset_start = 110592,
      .offset_end = 110736,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &PReLU_192_17_relu_x_dma_init_in_0_85, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_192_17_add_x input ports=1 range=8[147456,184320] */

    static const LL_Streng_TensorInitTypeDef PReLU_192_17_add_x_dma_init_in_1_85 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_192_17_mul_x */
      .offset_start = 147456,
      .offset_end = 147600,
      .offset_limit = 184384,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &PReLU_192_17_add_x_dma_init_in_1_85, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_193_subm_0 input ports=1 range=5[1014816,1018656] */

    static const LL_Streng_TensorInitTypeDef Conv2D_193_subm_0_dma_init_in_1_85 = {
      /* 256x5x3x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_193_weights_submask_0_0_0_0_256_1_3_5_653 */
      .offset_start = 1014816,
      .offset_end = 1018656,
      .offset_limit = 1018720,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_193_subm_0_dma_init_in_1_85, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 73728 */
    /* octoFlash -> 3840 */

    /* Dma output units from cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_192_17_add_x output ports=0 range=8[73728,110592] */

    static const LL_Streng_TensorInitTypeDef PReLU_192_17_add_x_dma_init_out_0_85 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_192_out_0 */
      .offset_start = 73728,
      .offset_end = 73872,
      .offset_limit = 110656,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &PReLU_192_17_add_x_dma_init_out_0_85, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_193_subm_0 output ports=0 range=8[0,73728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_193_subm_0_dma_init_out_0_85 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1723 */
      .offset_start = 0,
      .offset_end = 288,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 288,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_193_subm_0_dma_init_out_0_85, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 73728 */

    static const LL_Switch_InitTypeDef switch_init_in_85[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_192_17_relu_x IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_192_17_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_192_17_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_192_17_add_x OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_193_subm_0 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_193_subm_0 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_193_subm_0 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
    };


    /* epoch=85 */
    LL_Switch_Init(switch_init_in_85, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_85_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_85_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x102);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_85[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_192_17_relu_x IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_192_17_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_192_17_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_192_17_add_x OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_193_subm_0 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_193_subm_0 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_193_subm_0 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
    };


    /* epoch=85 */
    LL_Switch_Deinit(switch_deinit_in_85, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_85_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_85_all_units, 8);

  }
  ec_trace_end_epoch(85);
  ec_trace_start_epoch(86);
  {
    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_193_subm_1 */
    static const LL_Convacc_InitTypeDef Conv2D_193_subm_1_init86 = {
      .simd = 2,
      .fsub = -38,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 5,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 5,
      .raw_o = 0,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 5,
      .kernelHeight = 2,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 2,
      .right_padding = 2,
      .top_padding = 0,
      .bot_padding = 2,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 1,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_193_subm_1_init86);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_193_add_0 */
    static const LL_Arithacc_InitTypeDef Conv2D_193_add_0_init86 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_193_add_0_init86);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Conv2D_193_mul_scale_343 */
    static const LL_Arithacc_InitTypeDef Conv2D_193_mul_scale_343_init86 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 10,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 42496))) /* Equivalent hex offset = 0xa600 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_193_mul_scale_343_init86);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Conv2D_193_off_bias_346 */
    static const LL_Arithacc_InitTypeDef Conv2D_193_off_bias_346_init86 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 19770,
      .B_scalar = -144,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_193_off_bias_346_init86);


    /* Dma inputs units to cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_193_subm_1 input ports=0 range=8[73728,110592] */

    static const LL_Streng_TensorInitTypeDef Conv2D_193_subm_1_dma_init_in_0_86 = {
      /* 12x12x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1725 */
      .offset_start = 73728,
      .offset_end = 73872,
      .offset_limit = 110656,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 144,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_193_subm_1_dma_init_in_0_86, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_193_subm_1 input ports=1 range=5[1054496,1057056] */

    static const LL_Streng_TensorInitTypeDef Conv2D_193_subm_1_dma_init_in_1_86 = {
      /* 256x5x2x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_193_weights_submask_0_0_3_0_256_1_2_5_654 */
      .offset_start = 1054496,
      .offset_end = 1057056,
      .offset_limit = 1057120,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_193_subm_1_dma_init_in_1_86, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_193_add_0 input ports=0 range=8[0,73728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_193_add_0_dma_init_in_0_86 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1723 */
      .offset_start = 0,
      .offset_end = 288,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 288,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_193_add_0_dma_init_in_0_86, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 110592 */
    /* octoFlash -> 2560 */

    /* Dma output units from cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_193_off_bias_346 output ports=0 range=8[110592,147456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_193_off_bias_346_dma_init_out_0_86 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_193_off_bias_out_347 */
      .offset_start = 110592,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 1,
      .batch_offset = 256,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 36864,
      .frame_loop_cnt = 256,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_193_off_bias_346_dma_init_out_0_86, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 36864 */

    static const LL_Switch_InitTypeDef switch_init_in_86[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_193_subm_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_193_subm_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_193_add_0 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_193_add_0 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_193_mul_scale_343 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_193_off_bias_346 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_193_off_bias_346 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=86 */
    LL_Switch_Init(switch_init_in_86, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_86_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_86_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x2);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_86[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_193_subm_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_193_subm_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_193_add_0 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_193_add_0 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_193_mul_scale_343 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_193_off_bias_346 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_193_off_bias_346 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=86 */
    LL_Switch_Deinit(switch_deinit_in_86, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_86_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_86_all_units, 8);

  }
  ec_trace_end_epoch(86);
  ec_trace_start_epoch(87);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Conv2D_196_conv_identity */
    /* node=Conv2D_196_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_196_conv_identity input ports=0 range=8[110592,147456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_196_conv_identity_dma_init_in_0_87 = {
      /* memory canonical to batch=16 */
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_196_zero_off_out_350_copy_in_136 */
      .offset_start = 110592,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 8,
      .batch_offset = 256,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 36864,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_196_conv_identity_dma_init_in_0_87, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 36864 */

    /* Dma output units from cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_196_conv_identity output ports=0 range=8[0,36864] */

    static const LL_Streng_TensorInitTypeDef Conv2D_196_conv_identity_dma_init_out_0_87 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_193_off_bias_out_347_cp_in_136 */
      .offset_start = 0,
      .offset_end = 2304,
      .offset_limit = 36928,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_196_conv_identity_dma_init_out_0_87, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 36864 */

    static const LL_Switch_InitTypeDef switch_init_in_87[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196_conv_identity OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
    };


    /* epoch=87 */
    LL_Switch_Init(switch_init_in_87, 1);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_87_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_87_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x8);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_87[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196_conv_identity OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
    };


    /* epoch=87 */
    LL_Switch_Deinit(switch_deinit_in_87, 1);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_87_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_87_all_units, 2);

  }
  ec_trace_end_epoch(87);
  ec_trace_start_epoch(88);
  {
    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_196 */
    static const LL_Convacc_InitTypeDef Conv2D_196_init88 = {
      .simd = 2,
      .fsub = -9,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 4,
      .afilt_first = 1,
      .afilt_last = 3,
      .kfilt_tot = 64,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 5,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_196_init88);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_196_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_196_ca_pipe_1_init88 = {
      .simd = 2,
      .fsub = -9,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_196_ca_pipe_1_init88);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_196_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_196_ca_pipe_2_init88 = {
      .simd = 2,
      .fsub = -9,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 32,
      .kfilt_last = 47,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_196_ca_pipe_2_init88);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_196_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_196_ca_pipe_3_init88 = {
      .simd = 2,
      .fsub = -9,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 48,
      .kfilt_last = 63,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 5,
      .raw_o = 0,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_196_ca_pipe_3_init88);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Conv2D_196_mul_scale_352 */
    static const LL_Arithacc_InitTypeDef Conv2D_196_mul_scale_352_init88 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 10,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 43008))) /* Equivalent hex offset = 0xa800 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_196_mul_scale_352_init88);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_196_off_bias_355 */
    static const LL_Arithacc_InitTypeDef Conv2D_196_off_bias_355_init88 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 20891,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 2048))) /* Equivalent hex offset = 0x800 */},
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_196_off_bias_355_init88);


    /* Dma inputs units to cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_196 input ports=0 range=8[0,36864] */

    static const LL_Streng_TensorInitTypeDef Conv2D_196_dma_init_in_0_88 = {
      /* 12x12x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_196_zero_off_out_350 */
      .offset_start = 0,
      .offset_end = 2304,
      .offset_limit = 36928,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 9216,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_196_dma_init_in_0_88, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_196 input ports=1 range=5[131104,196640] */

    static const LL_Streng_TensorInitTypeDef Conv2D_196_dma_init_in_1_88 = {
      /* 256x1x1x256(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_196_weights */
      .offset_start = 131104,
      .offset_end = 131360,
      .offset_limit = 196704,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_196_dma_init_in_1_88, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_196 input ports=2 range=8[184320,188928] */

    static const LL_Streng_TensorInitTypeDef Conv2D_196_dma_init_in_2_88 = {
      /* partial accumulator 4608 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 184320,
      .offset_end = 188928,
      .offset_limit = 188992,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_196_dma_init_in_2_88, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_196_ca_pipe_1 input ports=0 range=8[0,36864] */

    static const LL_Streng_TensorInitTypeDef Conv2D_196_ca_pipe_1_dma_init_in_0_88 = {
      /* 12x12x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_196_zero_off_out_350_copy_in_61 ca pipe offset=1 */
      .offset_start = 2304,
      .offset_end = 4608,
      .offset_limit = 36928,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 9216,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_196_ca_pipe_1_dma_init_in_0_88, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_196_ca_pipe_2 input ports=0 range=8[0,36864] */

    static const LL_Streng_TensorInitTypeDef Conv2D_196_ca_pipe_2_dma_init_in_0_88 = {
      /* 12x12x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_196_zero_off_out_350_copy_in_62 ca pipe offset=2 */
      .offset_start = 4608,
      .offset_end = 6912,
      .offset_limit = 36928,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 9216,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_196_ca_pipe_2_dma_init_in_0_88, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_196_ca_pipe_3 input ports=0 range=8[0,36864] */

    static const LL_Streng_TensorInitTypeDef Conv2D_196_ca_pipe_3_dma_init_in_0_88 = {
      /* 12x12x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_196_zero_off_out_350_copy_in_63 ca pipe offset=3 */
      .offset_start = 6912,
      .offset_end = 9216,
      .offset_limit = 36928,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 9216,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_196_ca_pipe_3_dma_init_in_0_88, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 331776 */
    /* octoFlash -> 65536 */

    /* Dma output units from cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_196_ca_pipe_3 output ports=0 range=8[184320,188928] */

    static const LL_Streng_TensorInitTypeDef Conv2D_196_ca_pipe_3_dma_init_out_0_88 = {
      /* partial accumulator 4608 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_196_out_0_cp_in_61_cp_in_62_cp_in_63 */
      .offset_start = 184320,
      .offset_end = 188928,
      .offset_limit = 188992,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_196_ca_pipe_3_dma_init_out_0_88, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_196_off_bias_355 output ports=0 range=8[36864,73728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_196_off_bias_355_dma_init_out_0_88 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_196_off_bias_out_356 */
      .offset_start = 36864,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 16,
      .batch_offset = 256,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 36864,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_196_off_bias_355_dma_init_out_0_88, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 368640 */

    static const LL_Switch_InitTypeDef switch_init_in_88[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 3, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_196_mul_scale_352 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196_off_bias_355 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196_off_bias_355 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=88 */
    LL_Switch_Init(switch_init_in_88, 16);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_88_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_88_all_units, 14);

  }

  ec_trace_wait_epoch_end(0x14);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_88[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 3, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_196_mul_scale_352 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196_off_bias_355 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196_off_bias_355 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=88 */
    LL_Switch_Deinit(switch_deinit_in_88, 16);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_88_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_88_all_units, 14);

  }
  ec_trace_end_epoch(88);
  ec_trace_start_epoch(89);
  {
    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Add_199 */
    static const LL_Arithacc_InitTypeDef Add_199_init89 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 4,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 32688,
      .B_scalar = 23065,
      .C_scalar = 18609,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Add_199_init89);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Clip node=PReLU_202_18_clip_x */
    static const LL_Arithacc_InitTypeDef PReLU_202_18_clip_x_init89 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_CLIP,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = -128,
      .B_scalar = 0,
      .C_scalar = -7,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &PReLU_202_18_clip_x_init89);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=PReLU_202_18_mul_x */
    static const LL_Arithacc_InitTypeDef PReLU_202_18_mul_x_init89 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 62384))) /* Equivalent hex offset = 0xf3b0 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_202_18_mul_x_init89);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=PReLU_202_18_mul_x_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef PReLU_202_18_mul_x_mul_sub2__init89 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 25637,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 10240))) /* Equivalent hex offset = 0x2800 */},
      .vec_precision = {8, 8, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &PReLU_202_18_mul_x_mul_sub2__init89);


    /* Dma inputs units to cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Add_199 input ports=0 range=8[73728,110592] */

    static const LL_Streng_TensorInitTypeDef Add_199_dma_init_in_0_89 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_192_out_0 */
      .offset_start = 73728,
      .offset_end = 73872,
      .offset_limit = 110656,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Add_199_dma_init_in_0_89, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Add_199 input ports=1 range=8[36864,73728] */

    static const LL_Streng_TensorInitTypeDef Add_199_dma_init_in_1_89 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_198_out_0 */
      .offset_start = 36864,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 1,
      .batch_offset = 256,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 36864,
      .frame_loop_cnt = 256,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Add_199_dma_init_in_1_89, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 73728 */

    /* Dma output units from cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Add_199 output ports=0 range=8[110592,147456] */

    static const LL_Streng_TensorInitTypeDef Add_199_dma_init_out_0_89 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Add_199_out_0 */
      .offset_start = 110592,
      .offset_end = 110736,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Add_199_dma_init_out_0_89, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_202_18_mul_x_mul_sub2_ output ports=0 range=8[147456,184320] */

    static const LL_Streng_TensorInitTypeDef PReLU_202_18_mul_x_mul_sub2__dma_init_out_0_89 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_202_18_mul_x_cp_in_64 */
      .offset_start = 147456,
      .offset_end = 147600,
      .offset_limit = 184384,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &PReLU_202_18_mul_x_mul_sub2__dma_init_out_0_89, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 73728 */

    static const LL_Switch_InitTypeDef switch_init_in_89[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_199 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_199 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_199 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_202_18_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_202_18_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_202_18_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_202_18_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=89 */
    LL_Switch_Init(switch_init_in_89, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_89_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_89_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x18);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_89[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_199 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_199 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_199 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_202_18_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_202_18_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_202_18_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_202_18_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=89 */
    LL_Switch_Deinit(switch_deinit_in_89, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_89_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_89_all_units, 8);

  }
  ec_trace_end_epoch(89);
  ec_trace_start_epoch(90);
  {
    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Relu node=PReLU_202_18_relu_x */
    static const LL_Activacc_InitTypeDef PReLU_202_18_relu_x_init90 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 74688))) /* Equivalent hex offset = 0x123c0 */},
      .ROM1_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 71296))) /* Equivalent hex offset = 0x11680 */},
      .ROM0_nbytes = 32,
      .ROM1_nbytes = 108,
      .shift_b = 1,
      .shift_c = 7,
      .shift_norm = 8,
      .bwidth = 5,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &PReLU_202_18_relu_x_init90);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=PReLU_202_18_add_x */
    static const LL_Arithacc_InitTypeDef PReLU_202_18_add_x_init90 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 5,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 26624,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_202_18_add_x_init90);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_203_subm_0 */
    static const LL_Convacc_InitTypeDef Conv2D_203_subm_0_init90 = {
      .simd = 2,
      .fsub = -52,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 5,
      .kernelHeight = 3,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 2,
      .right_padding = 2,
      .top_padding = 2,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_203_subm_0_init90);


    /* Dma inputs units to cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_202_18_relu_x input ports=0 range=8[110592,147456] */

    static const LL_Streng_TensorInitTypeDef PReLU_202_18_relu_x_dma_init_in_0_90 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_201_out_0 */
      .offset_start = 110592,
      .offset_end = 110736,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &PReLU_202_18_relu_x_dma_init_in_0_90, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_202_18_add_x input ports=1 range=8[147456,184320] */

    static const LL_Streng_TensorInitTypeDef PReLU_202_18_add_x_dma_init_in_1_90 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_202_18_mul_x */
      .offset_start = 147456,
      .offset_end = 147600,
      .offset_limit = 184384,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &PReLU_202_18_add_x_dma_init_in_1_90, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_203_subm_0 input ports=1 range=5[1018656,1022496] */

    static const LL_Streng_TensorInitTypeDef Conv2D_203_subm_0_dma_init_in_1_90 = {
      /* 256x5x3x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_203_weights_submask_0_0_0_0_256_1_3_5_655 */
      .offset_start = 1018656,
      .offset_end = 1022496,
      .offset_limit = 1022560,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_203_subm_0_dma_init_in_1_90, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 73728 */
    /* octoFlash -> 3840 */

    /* Dma output units from cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_202_18_add_x output ports=0 range=8[73728,110592] */

    static const LL_Streng_TensorInitTypeDef PReLU_202_18_add_x_dma_init_out_0_90 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_202_out_0 */
      .offset_start = 73728,
      .offset_end = 73872,
      .offset_limit = 110656,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &PReLU_202_18_add_x_dma_init_out_0_90, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_203_subm_0 output ports=0 range=8[0,73728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_203_subm_0_dma_init_out_0_90 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1730 */
      .offset_start = 0,
      .offset_end = 288,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 288,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_203_subm_0_dma_init_out_0_90, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 73728 */

    static const LL_Switch_InitTypeDef switch_init_in_90[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_202_18_relu_x IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_202_18_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_202_18_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_202_18_add_x OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_203_subm_0 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_203_subm_0 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_203_subm_0 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
    };


    /* epoch=90 */
    LL_Switch_Init(switch_init_in_90, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_90_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_90_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x88);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_90[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_202_18_relu_x IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_202_18_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_202_18_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_202_18_add_x OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_203_subm_0 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_203_subm_0 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_203_subm_0 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
    };


    /* epoch=90 */
    LL_Switch_Deinit(switch_deinit_in_90, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_90_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_90_all_units, 8);

  }
  ec_trace_end_epoch(90);
  ec_trace_start_epoch(91);
  {
    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_203_subm_1 */
    static const LL_Convacc_InitTypeDef Conv2D_203_subm_1_init91 = {
      .simd = 2,
      .fsub = -52,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 5,
      .kernelHeight = 2,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 2,
      .right_padding = 2,
      .top_padding = 0,
      .bot_padding = 2,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 1,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_203_subm_1_init91);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_203_add_0 */
    static const LL_Arithacc_InitTypeDef Conv2D_203_add_0_init91 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_203_add_0_init91);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Conv2D_203_mul_scale_361 */
    static const LL_Arithacc_InitTypeDef Conv2D_203_mul_scale_361_init91 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 12,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 43520))) /* Equivalent hex offset = 0xaa00 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_203_mul_scale_361_init91);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Conv2D_203_off_bias_364 */
    static const LL_Arithacc_InitTypeDef Conv2D_203_off_bias_364_init91 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 21178,
      .B_scalar = -288,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_203_off_bias_364_init91);


    /* Dma inputs units to cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_203_subm_1 input ports=0 range=8[73728,110592] */

    static const LL_Streng_TensorInitTypeDef Conv2D_203_subm_1_dma_init_in_0_91 = {
      /* 12x12x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1732 */
      .offset_start = 73728,
      .offset_end = 73872,
      .offset_limit = 110656,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 144,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_203_subm_1_dma_init_in_0_91, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_203_subm_1 input ports=1 range=5[1057056,1059616] */

    static const LL_Streng_TensorInitTypeDef Conv2D_203_subm_1_dma_init_in_1_91 = {
      /* 256x5x2x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_203_weights_submask_0_0_3_0_256_1_2_5_656 */
      .offset_start = 1057056,
      .offset_end = 1059616,
      .offset_limit = 1059680,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_203_subm_1_dma_init_in_1_91, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_203_add_0 input ports=0 range=8[0,73728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_203_add_0_dma_init_in_0_91 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1730 */
      .offset_start = 0,
      .offset_end = 288,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 288,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_203_add_0_dma_init_in_0_91, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 110592 */
    /* octoFlash -> 2560 */

    /* Dma output units from cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_203_off_bias_364 output ports=0 range=8[110592,147456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_203_off_bias_364_dma_init_out_0_91 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_203_off_bias_out_365 */
      .offset_start = 110592,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 1,
      .batch_offset = 256,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 36864,
      .frame_loop_cnt = 256,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_203_off_bias_364_dma_init_out_0_91, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 36864 */

    static const LL_Switch_InitTypeDef switch_init_in_91[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_203_subm_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_203_subm_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_203_add_0 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_203_add_0 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_203_mul_scale_361 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_203_off_bias_364 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_203_off_bias_364 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=91 */
    LL_Switch_Init(switch_init_in_91, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_91_all_units[] = {
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_91_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x200);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_91[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_203_subm_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_203_subm_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_203_add_0 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_203_add_0 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_203_mul_scale_361 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_203_off_bias_364 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_203_off_bias_364 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=91 */
    LL_Switch_Deinit(switch_deinit_in_91, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_91_all_units[] = {
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_91_all_units, 8);

  }
  ec_trace_end_epoch(91);
  ec_trace_start_epoch(92);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Conv2D_206_conv_identity */
    /* node=Conv2D_206_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_206_conv_identity input ports=0 range=8[110592,147456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_206_conv_identity_dma_init_in_0_92 = {
      /* memory canonical to batch=16 */
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_206_zero_off_out_368_copy_in_137 */
      .offset_start = 110592,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 8,
      .batch_offset = 256,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 36864,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_206_conv_identity_dma_init_in_0_92, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 36864 */

    /* Dma output units from cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_206_conv_identity output ports=0 range=8[0,36864] */

    static const LL_Streng_TensorInitTypeDef Conv2D_206_conv_identity_dma_init_out_0_92 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_203_off_bias_out_365_cp_in_137 */
      .offset_start = 0,
      .offset_end = 2304,
      .offset_limit = 36928,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_206_conv_identity_dma_init_out_0_92, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 36864 */

    static const LL_Switch_InitTypeDef switch_init_in_92[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_206_conv_identity OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
    };


    /* epoch=92 */
    LL_Switch_Init(switch_init_in_92, 1);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_92_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_92_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x8);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_92[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_206_conv_identity OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
    };


    /* epoch=92 */
    LL_Switch_Deinit(switch_deinit_in_92, 1);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_92_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_92_all_units, 2);

  }
  ec_trace_end_epoch(92);
  ec_trace_start_epoch(93);
  {
    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_206 */
    static const LL_Convacc_InitTypeDef Conv2D_206_init93 = {
      .simd = 2,
      .fsub = -18,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 4,
      .afilt_first = 1,
      .afilt_last = 3,
      .kfilt_tot = 64,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 5,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_206_init93);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_206_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_206_ca_pipe_1_init93 = {
      .simd = 2,
      .fsub = -18,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_206_ca_pipe_1_init93);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_206_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_206_ca_pipe_2_init93 = {
      .simd = 2,
      .fsub = -18,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 32,
      .kfilt_last = 47,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_206_ca_pipe_2_init93);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_206_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_206_ca_pipe_3_init93 = {
      .simd = 2,
      .fsub = -18,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 48,
      .kfilt_last = 63,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 5,
      .raw_o = 0,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_206_ca_pipe_3_init93);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Conv2D_206_mul_scale_370 */
    static const LL_Arithacc_InitTypeDef Conv2D_206_mul_scale_370_init93 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 10,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 44032))) /* Equivalent hex offset = 0xac00 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_206_mul_scale_370_init93);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_206_off_bias_373 */
    static const LL_Arithacc_InitTypeDef Conv2D_206_off_bias_373_init93 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 21471,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 3072))) /* Equivalent hex offset = 0xc00 */},
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_206_off_bias_373_init93);


    /* Dma inputs units to cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_206 input ports=0 range=8[0,36864] */

    static const LL_Streng_TensorInitTypeDef Conv2D_206_dma_init_in_0_93 = {
      /* 12x12x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_206_zero_off_out_368 */
      .offset_start = 0,
      .offset_end = 2304,
      .offset_limit = 36928,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 9216,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_206_dma_init_in_0_93, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_206 input ports=1 range=5[196640,262176] */

    static const LL_Streng_TensorInitTypeDef Conv2D_206_dma_init_in_1_93 = {
      /* 256x1x1x256(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_206_weights */
      .offset_start = 196640,
      .offset_end = 196896,
      .offset_limit = 262240,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_206_dma_init_in_1_93, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_206 input ports=2 range=8[147456,152064] */

    static const LL_Streng_TensorInitTypeDef Conv2D_206_dma_init_in_2_93 = {
      /* partial accumulator 4608 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 147456,
      .offset_end = 152064,
      .offset_limit = 152128,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_206_dma_init_in_2_93, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_206_ca_pipe_1 input ports=0 range=8[0,36864] */

    static const LL_Streng_TensorInitTypeDef Conv2D_206_ca_pipe_1_dma_init_in_0_93 = {
      /* 12x12x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_206_zero_off_out_368_copy_in_65 ca pipe offset=1 */
      .offset_start = 2304,
      .offset_end = 4608,
      .offset_limit = 36928,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 9216,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_206_ca_pipe_1_dma_init_in_0_93, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_206_ca_pipe_2 input ports=0 range=8[0,36864] */

    static const LL_Streng_TensorInitTypeDef Conv2D_206_ca_pipe_2_dma_init_in_0_93 = {
      /* 12x12x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_206_zero_off_out_368_copy_in_66 ca pipe offset=2 */
      .offset_start = 4608,
      .offset_end = 6912,
      .offset_limit = 36928,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 9216,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_206_ca_pipe_2_dma_init_in_0_93, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_206_ca_pipe_3 input ports=0 range=8[0,36864] */

    static const LL_Streng_TensorInitTypeDef Conv2D_206_ca_pipe_3_dma_init_in_0_93 = {
      /* 12x12x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_206_zero_off_out_368_copy_in_67 ca pipe offset=3 */
      .offset_start = 6912,
      .offset_end = 9216,
      .offset_limit = 36928,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 9216,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_206_ca_pipe_3_dma_init_in_0_93, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 331776 */
    /* octoFlash -> 65536 */

    /* Dma output units from cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_206_ca_pipe_3 output ports=0 range=8[147456,152064] */

    static const LL_Streng_TensorInitTypeDef Conv2D_206_ca_pipe_3_dma_init_out_0_93 = {
      /* partial accumulator 4608 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_206_out_0_cp_in_65_cp_in_66_cp_in_67 */
      .offset_start = 147456,
      .offset_end = 152064,
      .offset_limit = 152128,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_206_ca_pipe_3_dma_init_out_0_93, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_206_off_bias_373 output ports=0 range=8[36864,73728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_206_off_bias_373_dma_init_out_0_93 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_206_off_bias_out_374 */
      .offset_start = 36864,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 16,
      .batch_offset = 256,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 36864,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_206_off_bias_373_dma_init_out_0_93, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 368640 */

    static const LL_Switch_InitTypeDef switch_init_in_93[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_206 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_206 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_206 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_206_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_206_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_206_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_206_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_206_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_206_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_206_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_206_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_206_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_206_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 3, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_206_mul_scale_370 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_206_off_bias_373 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_206_off_bias_373 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=93 */
    LL_Switch_Init(switch_init_in_93, 16);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_93_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_93_all_units, 14);

  }

  ec_trace_wait_epoch_end(0x11);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_93[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_206 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_206 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_206 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_206_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_206_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_206_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_206_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_206_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_206_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_206_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_206_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_206_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_206_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 3, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_206_mul_scale_370 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_206_off_bias_373 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_206_off_bias_373 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=93 */
    LL_Switch_Deinit(switch_deinit_in_93, 16);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_93_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_93_all_units, 14);

  }
  ec_trace_end_epoch(93);
  ec_trace_start_epoch(94);
  {
    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Add_209 */
    static const LL_Arithacc_InitTypeDef Add_209_init94 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 4,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 25453,
      .B_scalar = 23270,
      .C_scalar = -23951,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Add_209_init94);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Clip node=PReLU_212_19_clip_x */
    static const LL_Arithacc_InitTypeDef PReLU_212_19_clip_x_init94 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_CLIP,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = -128,
      .B_scalar = 0,
      .C_scalar = -18,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &PReLU_212_19_clip_x_init94);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=PReLU_212_19_mul_x */
    static const LL_Arithacc_InitTypeDef PReLU_212_19_mul_x_init94 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 62640))) /* Equivalent hex offset = 0xf4b0 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_212_19_mul_x_init94);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=PReLU_212_19_mul_x_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef PReLU_212_19_mul_x_mul_sub2__init94 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 19,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 18708,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 11264))) /* Equivalent hex offset = 0x2c00 */},
      .vec_precision = {8, 8, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &PReLU_212_19_mul_x_mul_sub2__init94);


    /* Dma inputs units to cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Add_209 input ports=0 range=8[73728,110592] */

    static const LL_Streng_TensorInitTypeDef Add_209_dma_init_in_0_94 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_202_out_0 */
      .offset_start = 73728,
      .offset_end = 73872,
      .offset_limit = 110656,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Add_209_dma_init_in_0_94, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Add_209 input ports=1 range=8[36864,73728] */

    static const LL_Streng_TensorInitTypeDef Add_209_dma_init_in_1_94 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_208_out_0 */
      .offset_start = 36864,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 1,
      .batch_offset = 256,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 36864,
      .frame_loop_cnt = 256,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Add_209_dma_init_in_1_94, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 73728 */

    /* Dma output units from cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Add_209 output ports=0 range=8[0,36864] */

    static const LL_Streng_TensorInitTypeDef Add_209_dma_init_out_0_94 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Add_209_out_0 */
      .offset_start = 0,
      .offset_end = 144,
      .offset_limit = 36928,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Add_209_dma_init_out_0_94, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_212_19_mul_x_mul_sub2_ output ports=0 range=8[110592,147456] */

    static const LL_Streng_TensorInitTypeDef PReLU_212_19_mul_x_mul_sub2__dma_init_out_0_94 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_212_19_mul_x_cp_in_68 */
      .offset_start = 110592,
      .offset_end = 110736,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &PReLU_212_19_mul_x_mul_sub2__dma_init_out_0_94, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 73728 */

    static const LL_Switch_InitTypeDef switch_init_in_94[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_209 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_209 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_209 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_212_19_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_212_19_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_212_19_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_212_19_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=94 */
    LL_Switch_Init(switch_init_in_94, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_94_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_94_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x12);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_94[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_209 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_209 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_209 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_212_19_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_212_19_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_212_19_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_212_19_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=94 */
    LL_Switch_Deinit(switch_deinit_in_94, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_94_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_94_all_units, 8);

  }
  ec_trace_end_epoch(94);
  ec_trace_start_epoch(95);
  {
    /* Unit= 17 [ACTIV_ACC_V2 1] */
    /* kind=Relu node=PReLU_212_19_relu_x */
    static const LL_Activacc_InitTypeDef PReLU_212_19_relu_x_init95 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 74720))) /* Equivalent hex offset = 0x123e0 */},
      .ROM1_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 71408))) /* Equivalent hex offset = 0x116f0 */},
      .ROM0_nbytes = 32,
      .ROM1_nbytes = 108,
      .shift_b = 1,
      .shift_c = 7,
      .shift_norm = 8,
      .bwidth = 5,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(1, &PReLU_212_19_relu_x_init95);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=PReLU_212_19_add_x */
    static const LL_Arithacc_InitTypeDef PReLU_212_19_add_x_init95 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 5,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 28672,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_212_19_add_x_init95);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_214_subm_0 */
    static const LL_Convacc_InitTypeDef Conv2D_214_subm_0_init95 = {
      .simd = 2,
      .fsub = -56,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 5,
      .kernelHeight = 3,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 2,
      .vstride = 2,
      .left_padding = 1,
      .right_padding = 2,
      .top_padding = 1,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_214_subm_0_init95);


    /* Dma inputs units to cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_212_19_relu_x input ports=0 range=8[0,36864] */

    static const LL_Streng_TensorInitTypeDef PReLU_212_19_relu_x_dma_init_in_0_95 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_211_out_0 */
      .offset_start = 0,
      .offset_end = 144,
      .offset_limit = 36928,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &PReLU_212_19_relu_x_dma_init_in_0_95, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_212_19_add_x input ports=1 range=8[110592,147456] */

    static const LL_Streng_TensorInitTypeDef PReLU_212_19_add_x_dma_init_in_1_95 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_212_19_mul_x */
      .offset_start = 110592,
      .offset_end = 110736,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &PReLU_212_19_add_x_dma_init_in_1_95, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_214_subm_0 input ports=1 range=5[1030176,1034016] */

    static const LL_Streng_TensorInitTypeDef Conv2D_214_subm_0_dma_init_in_1_95 = {
      /* 256x5x3x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_214_weights_submask_0_0_0_0_256_1_3_5_657 */
      .offset_start = 1030176,
      .offset_end = 1034016,
      .offset_limit = 1034080,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_214_subm_0_dma_init_in_1_95, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 73728 */
    /* octoFlash -> 3840 */

    /* Dma output units from cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_212_19_add_x output ports=0 range=8[147456,184320] */

    static const LL_Streng_TensorInitTypeDef PReLU_212_19_add_x_dma_init_out_0_95 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_212_out_0 */
      .offset_start = 147456,
      .offset_end = 147600,
      .offset_limit = 184384,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &PReLU_212_19_add_x_dma_init_out_0_95, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_214_subm_0 output ports=0 range=8[36864,55296] */

    static const LL_Streng_TensorInitTypeDef Conv2D_214_subm_0_dma_init_out_0_95 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1737 */
      .offset_start = 36864,
      .offset_end = 36936,
      .offset_limit = 55360,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 72,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_214_subm_0_dma_init_out_0_95, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 46080 */

    static const LL_Switch_InitTypeDef switch_init_in_95[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_212_19_relu_x IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_212_19_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_212_19_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_212_19_add_x OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_214_subm_0 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_214_subm_0 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_214_subm_0 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
    };


    /* epoch=95 */
    LL_Switch_Init(switch_init_in_95, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_95_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_95_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x208);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_95[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_212_19_relu_x IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_212_19_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_212_19_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_212_19_add_x OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_214_subm_0 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_214_subm_0 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_214_subm_0 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
    };


    /* epoch=95 */
    LL_Switch_Deinit(switch_deinit_in_95, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_95_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_95_all_units, 8);

  }
  ec_trace_end_epoch(95);
  ec_trace_start_epoch(96);
  {
    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_214_subm_1 */
    static const LL_Convacc_InitTypeDef Conv2D_214_subm_1_init96 = {
      .simd = 2,
      .fsub = -56,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 5,
      .kernelHeight = 2,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 2,
      .vstride = 2,
      .left_padding = 1,
      .right_padding = 2,
      .top_padding = 0,
      .bot_padding = 2,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 2,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_214_subm_1_init96);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_214_add_0 */
    static const LL_Arithacc_InitTypeDef Conv2D_214_add_0_init96 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_214_add_0_init96);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Conv2D_214_mul_scale_379 */
    static const LL_Arithacc_InitTypeDef Conv2D_214_mul_scale_379_init96 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 12,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 44544))) /* Equivalent hex offset = 0xae00 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_214_mul_scale_379_init96);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Conv2D_214_off_bias_382 */
    static const LL_Arithacc_InitTypeDef Conv2D_214_off_bias_382_init96 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 32305,
      .B_scalar = 160,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_214_off_bias_382_init96);


    /* Unit= 23 [POOL_ACC_V2 1] */
    /* kind=MaxPool node=MaxPool_213 */
    static const LL_Poolacc_InitTypeDef MaxPool_213_init96 = {
      .operation = POOL_MAX,
      .avgnopad = 0,
      .inputX = 12,
      .inputY = 12,
      .outputX = 6,
      .outputY = 6,
      .poolWinX = 2,
      .poolWinY = 2,
      .strideX = 2,
      .strideY = 2,
      .topCrop = 0,
      .bottomCrop = 11,
      .leftCrop = 0,
      .rightCrop = 11,
      .topPad = 0,
      .bottomPad = 0,
      .leftPad = 0,
      .rightPad = 0,
      .batchSize = 1,
      .shift_f = 0,
      .shift_o = 0,
      .dualLine = 1,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .mulval = 0,
      .pad_val_en = 0,
      .pad_val = 0,
    };

    /* Unit=POOL_ACC_V2 */
    LL_Poolacc_Init(1, &MaxPool_213_init96);


    /* Dma inputs units to cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_214_subm_1 input ports=0 range=8[147456,184320] */

    static const LL_Streng_TensorInitTypeDef Conv2D_214_subm_1_dma_init_in_0_96 = {
      /* 12x12x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1739 */
      .offset_start = 147456,
      .offset_end = 147600,
      .offset_limit = 184384,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 144,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_214_subm_1_dma_init_in_0_96, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_214_subm_1 input ports=1 range=5[1059616,1062176] */

    static const LL_Streng_TensorInitTypeDef Conv2D_214_subm_1_dma_init_in_1_96 = {
      /* 256x5x2x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_214_weights_submask_0_0_3_0_256_1_2_5_658 */
      .offset_start = 1059616,
      .offset_end = 1062176,
      .offset_limit = 1062240,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_214_subm_1_dma_init_in_1_96, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_214_add_0 input ports=0 range=8[36864,55296] */

    static const LL_Streng_TensorInitTypeDef Conv2D_214_add_0_dma_init_in_0_96 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1737 */
      .offset_start = 36864,
      .offset_end = 36936,
      .offset_limit = 55360,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 72,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_214_add_0_dma_init_in_0_96, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=MaxPool_213 input ports=0 range=8[147456,184320] */

    static const LL_Streng_TensorInitTypeDef MaxPool_213_dma_init_in_0_96 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_212_out_0 */
      .offset_start = 147456,
      .offset_end = 147600,
      .offset_limit = 184384,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &MaxPool_213_dma_init_in_0_96, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 92160 */
    /* octoFlash -> 2560 */

    /* Dma output units from cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_214_off_bias_382 output ports=0 range=8[0,9216] */

    static const LL_Streng_TensorInitTypeDef Conv2D_214_off_bias_382_dma_init_out_0_96 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_214_off_bias_out_383 */
      .offset_start = 0,
      .offset_limit = 9280,
      .frame_count = 0,
      .fwidth = 6,
      .fheight = 6,
      .batch_depth = 1,
      .batch_offset = 256,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 9216,
      .frame_loop_cnt = 256,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_214_off_bias_382_dma_init_out_0_96, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=MaxPool_213 output ports=0 range=8[9216,18432] */

    static const LL_Streng_TensorInitTypeDef MaxPool_213_dma_init_out_0_96 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* MaxPool_213_out_0 */
      .offset_start = 9216,
      .offset_end = 9252,
      .offset_limit = 18496,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &MaxPool_213_dma_init_out_0_96, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 18432 */

    static const LL_Switch_InitTypeDef switch_init_in_96[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_214_subm_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_214_subm_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_214_add_0 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_214_add_0 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_214_mul_scale_379 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_214_off_bias_382 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_214_off_bias_382 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, POOL, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_213 IN: in unit=POOL_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, POOL, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_213 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=POOL_ACC_V2 1 out port=0 */
    };


    /* epoch=96 */
    LL_Switch_Init(switch_init_in_96, 9);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_96_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {POOL, 1} }, /* POOL_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_96_all_units, 11);

  }

  ec_trace_wait_epoch_end(0x240);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_96[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_214_subm_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_214_subm_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_214_add_0 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_214_add_0 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_214_mul_scale_379 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_214_off_bias_382 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_214_off_bias_382 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, POOL, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_213 IN: in unit=POOL_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, POOL, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_213 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=POOL_ACC_V2 1 out port=0 */
    };


    /* epoch=96 */
    LL_Switch_Deinit(switch_deinit_in_96, 9);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_96_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {POOL, 1} }, /* POOL_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_96_all_units, 11);

  }
  ec_trace_end_epoch(96);
  ec_trace_start_epoch(97);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Conv2D_217_conv_identity */
    /* node=Conv2D_217_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_217_conv_identity input ports=0 range=8[0,9216] */

    static const LL_Streng_TensorInitTypeDef Conv2D_217_conv_identity_dma_init_in_0_97 = {
      /* memory canonical to batch=16 */
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_217_zero_off_out_386_copy_in_138 */
      .offset_start = 0,
      .offset_limit = 9280,
      .frame_count = 0,
      .fwidth = 6,
      .fheight = 6,
      .batch_depth = 8,
      .batch_offset = 256,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 9216,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_217_conv_identity_dma_init_in_0_97, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 9216 */

    /* Dma output units from cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_217_conv_identity output ports=0 range=8[184320,193536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_217_conv_identity_dma_init_out_0_97 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_214_off_bias_out_383_cp_in_138 */
      .offset_start = 184320,
      .offset_end = 184896,
      .offset_limit = 193600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_217_conv_identity_dma_init_out_0_97, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 9216 */

    static const LL_Switch_InitTypeDef switch_init_in_97[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_217_conv_identity OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
    };


    /* epoch=97 */
    LL_Switch_Init(switch_init_in_97, 1);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_97_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_97_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x8);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_97[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_217_conv_identity OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
    };


    /* epoch=97 */
    LL_Switch_Deinit(switch_deinit_in_97, 1);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_97_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_97_all_units, 2);

  }
  ec_trace_end_epoch(97);
  ec_trace_start_epoch(98);
  {
    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_217 */
    static const LL_Convacc_InitTypeDef Conv2D_217_init98 = {
      .simd = 2,
      .fsub = 10,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 4,
      .afilt_first = 1,
      .afilt_last = 3,
      .kfilt_tot = 64,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 6,
      .fHeight = 6,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 5,
      .top_crop = 0,
      .bot_crop = 5,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_217_init98);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_217_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_217_ca_pipe_1_init98 = {
      .simd = 2,
      .fsub = 10,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 6,
      .fHeight = 6,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 5,
      .top_crop = 0,
      .bot_crop = 5,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_217_ca_pipe_1_init98);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_217_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_217_ca_pipe_2_init98 = {
      .simd = 2,
      .fsub = 10,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 32,
      .kfilt_last = 47,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 6,
      .fHeight = 6,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 5,
      .top_crop = 0,
      .bot_crop = 5,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_217_ca_pipe_2_init98);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_217_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_217_ca_pipe_3_init98 = {
      .simd = 2,
      .fsub = 10,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 48,
      .kfilt_last = 63,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 6,
      .fHeight = 6,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 5,
      .top_crop = 0,
      .bot_crop = 5,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_217_ca_pipe_3_init98);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Conv2D_217_mul_scale_388 */
    static const LL_Arithacc_InitTypeDef Conv2D_217_mul_scale_388_init98 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 12,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 256,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 45056))) /* Equivalent hex offset = 0xb000 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_217_mul_scale_388_init98);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_217_off_bias_391 */
    static const LL_Arithacc_InitTypeDef Conv2D_217_off_bias_391_init98 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 256,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 29225,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 15360))) /* Equivalent hex offset = 0x3c00 */},
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_217_off_bias_391_init98);


    /* Dma inputs units to cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_217 input ports=0 range=8[184320,193536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_217_dma_init_in_0_98 = {
      /* 6x6x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_217_zero_off_out_386 */
      .offset_start = 184320,
      .offset_end = 184896,
      .offset_limit = 193600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_217_dma_init_in_0_98, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_217 input ports=1 range=5[262176,327712] */

    static const LL_Streng_TensorInitTypeDef Conv2D_217_dma_init_in_1_98 = {
      /* 256x1x1x256(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_217_weights */
      .offset_start = 262176,
      .offset_end = 262432,
      .offset_limit = 327776,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_217_dma_init_in_1_98, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_217 input ports=2 range=8[193536,194688] */

    static const LL_Streng_TensorInitTypeDef Conv2D_217_dma_init_in_2_98 = {
      /* partial accumulator 1152 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .sync_with_other = 1,
      .nbits_unsigned = 0,
      .sync_dma = 2,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 193536,
      .offset_end = 194688,
      .offset_limit = 194752,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_217_dma_init_in_2_98, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_217_ca_pipe_1 input ports=0 range=8[184320,193536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_217_ca_pipe_1_dma_init_in_0_98 = {
      /* 6x6x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_217_zero_off_out_386_copy_in_69 ca pipe offset=1 */
      .offset_start = 184896,
      .offset_end = 185472,
      .offset_limit = 193600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_217_ca_pipe_1_dma_init_in_0_98, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_217_ca_pipe_2 input ports=0 range=8[184320,193536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_217_ca_pipe_2_dma_init_in_0_98 = {
      /* 6x6x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_217_zero_off_out_386_copy_in_70 ca pipe offset=2 */
      .offset_start = 185472,
      .offset_end = 186048,
      .offset_limit = 193600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_217_ca_pipe_2_dma_init_in_0_98, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_217_ca_pipe_3 input ports=0 range=8[184320,193536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_217_ca_pipe_3_dma_init_in_0_98 = {
      /* 6x6x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_217_zero_off_out_386_copy_in_71 ca pipe offset=3 */
      .offset_start = 186048,
      .offset_end = 186624,
      .offset_limit = 193600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_217_ca_pipe_3_dma_init_in_0_98, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 82944 */
    /* octoFlash -> 65536 */

    /* Dma output units from cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_217_ca_pipe_3 output ports=0 range=8[193536,194688] */

    static const LL_Streng_TensorInitTypeDef Conv2D_217_ca_pipe_3_dma_init_out_0_98 = {
      /* partial accumulator 1152 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_217_out_0_cp_in_69_cp_in_70_cp_in_71 */
      .offset_start = 193536,
      .offset_end = 194688,
      .offset_limit = 194752,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_217_ca_pipe_3_dma_init_out_0_98, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_217_off_bias_391 output ports=0 range=8[0,9216] */

    static const LL_Streng_TensorInitTypeDef Conv2D_217_off_bias_391_dma_init_out_0_98 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_217_off_bias_out_392 */
      .offset_start = 0,
      .offset_limit = 9280,
      .frame_count = 0,
      .fwidth = 6,
      .fheight = 6,
      .batch_depth = 16,
      .batch_offset = 256,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 9216,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_217_off_bias_391_dma_init_out_0_98, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 92160 */

    static const LL_Switch_InitTypeDef switch_init_in_98[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_217 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_217 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_217 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_217_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_217_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_217_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_217_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_217_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_217_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_217_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_217_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_217_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_217_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 3, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_217_mul_scale_388 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_217_off_bias_391 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_217_off_bias_391 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=98 */
    LL_Switch_Init(switch_init_in_98, 16);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_98_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_98_all_units, 14);

  }

  ec_trace_wait_epoch_end(0x14);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_98[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_217 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_217 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_217 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_217_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_217_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_217_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_217_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_217_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_217_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_217_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_217_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_217_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_217_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 3, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_217_mul_scale_388 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_217_off_bias_391 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_217_off_bias_391 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=98 */
    LL_Switch_Deinit(switch_deinit_in_98, 16);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_98_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_98_all_units, 14);

  }
  ec_trace_end_epoch(98);
  ec_trace_start_epoch(99);
  {
    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Add_220 */
    static const LL_Arithacc_InitTypeDef Add_220_init99 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 1,
      .By_shift = 0,
      .C_shift = 2,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 21856,
      .B_scalar = 28743,
      .C_scalar = 16748,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Add_220_init99);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Clip node=PReLU_223_20_clip_x */
    static const LL_Arithacc_InitTypeDef PReLU_223_20_clip_x_init99 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_CLIP,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = -128,
      .B_scalar = 0,
      .C_scalar = -14,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &PReLU_223_20_clip_x_init99);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=PReLU_223_20_mul_x */
    static const LL_Arithacc_InitTypeDef PReLU_223_20_mul_x_init99 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 62896))) /* Equivalent hex offset = 0xf5b0 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_223_20_mul_x_init99);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=PReLU_223_20_mul_x_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef PReLU_223_20_mul_x_mul_sub2__init99 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 20366,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 20480))) /* Equivalent hex offset = 0x5000 */},
      .vec_precision = {8, 8, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &PReLU_223_20_mul_x_mul_sub2__init99);


    /* Dma inputs units to cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Add_220 input ports=0 range=8[9216,18432] */

    static const LL_Streng_TensorInitTypeDef Add_220_dma_init_in_0_99 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* MaxPool_213_out_0 */
      .offset_start = 9216,
      .offset_end = 9252,
      .offset_limit = 18496,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Add_220_dma_init_in_0_99, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Add_220 input ports=1 range=8[0,9216] */

    static const LL_Streng_TensorInitTypeDef Add_220_dma_init_in_1_99 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_219_out_0 */
      .offset_start = 0,
      .offset_limit = 9280,
      .frame_count = 0,
      .fwidth = 6,
      .fheight = 6,
      .batch_depth = 1,
      .batch_offset = 256,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 9216,
      .frame_loop_cnt = 256,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Add_220_dma_init_in_1_99, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 18432 */

    /* Dma output units from cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Add_220 output ports=0 range=8[211968,221184] */

    static const LL_Streng_TensorInitTypeDef Add_220_dma_init_out_0_99 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Add_220_out_0 */
      .offset_start = 211968,
      .offset_end = 212004,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Add_220_dma_init_out_0_99, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_223_20_mul_x_mul_sub2_ output ports=0 range=8[221184,230400] */

    static const LL_Streng_TensorInitTypeDef PReLU_223_20_mul_x_mul_sub2__dma_init_out_0_99 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_223_20_mul_x_cp_in_72 */
      .offset_start = 221184,
      .offset_end = 221220,
      .offset_limit = 230464,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &PReLU_223_20_mul_x_mul_sub2__dma_init_out_0_99, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 18432 */

    static const LL_Switch_InitTypeDef switch_init_in_99[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_220 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_220 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_220 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_223_20_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_223_20_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_223_20_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_223_20_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=99 */
    LL_Switch_Init(switch_init_in_99, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_99_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_99_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x14);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_99[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_220 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_220 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_220 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_223_20_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_223_20_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_223_20_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_223_20_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=99 */
    LL_Switch_Deinit(switch_deinit_in_99, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_99_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_99_all_units, 8);

  }
  ec_trace_end_epoch(99);
  ec_trace_start_epoch(100);
  {
    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Relu node=PReLU_223_20_relu_x */
    static const LL_Activacc_InitTypeDef PReLU_223_20_relu_x_init100 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 74752))) /* Equivalent hex offset = 0x12400 */},
      .ROM1_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 71520))) /* Equivalent hex offset = 0x11760 */},
      .ROM0_nbytes = 32,
      .ROM1_nbytes = 108,
      .shift_b = 0,
      .shift_c = 7,
      .shift_norm = 8,
      .bwidth = 5,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &PReLU_223_20_relu_x_init100);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=PReLU_223_20_add_x */
    static const LL_Arithacc_InitTypeDef PReLU_223_20_add_x_init100 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_223_20_add_x_init100);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_224_subm_0 */
    static const LL_Convacc_InitTypeDef Conv2D_224_subm_0_init100 = {
      .simd = 1,
      .fsub = 0,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 1,
      .shift_f = 0,
      .shift_a = 5,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 5,
      .raw_o = 0,
      .fWidth = 6,
      .fHeight = 6,
      .kernelWidth = 5,
      .kernelHeight = 3,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 2,
      .right_padding = 2,
      .top_padding = 2,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 5,
      .top_crop = 0,
      .bot_crop = 5,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_224_subm_0_init100);


    /* Dma inputs units to cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_223_20_relu_x input ports=0 range=8[211968,221184] */

    static const LL_Streng_TensorInitTypeDef PReLU_223_20_relu_x_dma_init_in_0_100 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_222_out_0 */
      .offset_start = 211968,
      .offset_end = 212004,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &PReLU_223_20_relu_x_dma_init_in_0_100, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_223_20_add_x input ports=1 range=8[221184,230400] */

    static const LL_Streng_TensorInitTypeDef PReLU_223_20_add_x_dma_init_in_1_100 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_223_20_mul_x */
      .offset_start = 221184,
      .offset_end = 221220,
      .offset_limit = 230464,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &PReLU_223_20_add_x_dma_init_in_1_100, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_224_subm_0 input ports=1 range=5[1034016,1037856] */

    static const LL_Streng_TensorInitTypeDef Conv2D_224_subm_0_dma_init_in_1_100 = {
      /* 256x5x3x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_224_weights_submask_0_0_0_0_256_1_3_5_659 */
      .offset_start = 1034016,
      .offset_end = 1037856,
      .offset_limit = 1037920,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_224_subm_0_dma_init_in_1_100, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 18432 */
    /* octoFlash -> 3840 */

    /* Dma output units from cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_223_20_add_x output ports=0 range=8[202752,211968] */

    static const LL_Streng_TensorInitTypeDef PReLU_223_20_add_x_dma_init_out_0_100 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_223_out_0 */
      .offset_start = 202752,
      .offset_end = 202788,
      .offset_limit = 212032,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &PReLU_223_20_add_x_dma_init_out_0_100, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_224_subm_0 output ports=0 range=8[184320,202752] */

    static const LL_Streng_TensorInitTypeDef Conv2D_224_subm_0_dma_init_out_0_100 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1744 */
      .offset_start = 184320,
      .offset_end = 184392,
      .offset_limit = 202816,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 72,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_224_subm_0_dma_init_out_0_100, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 18432 */

    static const LL_Switch_InitTypeDef switch_init_in_100[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_223_20_relu_x IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_223_20_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_223_20_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_223_20_add_x OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_224_subm_0 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_224_subm_0 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_224_subm_0 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
    };


    /* epoch=100 */
    LL_Switch_Init(switch_init_in_100, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_100_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_100_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x22);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_100[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_223_20_relu_x IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_223_20_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_223_20_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_223_20_add_x OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_224_subm_0 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_224_subm_0 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_224_subm_0 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
    };


    /* epoch=100 */
    LL_Switch_Deinit(switch_deinit_in_100, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_100_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_100_all_units, 8);

  }
  ec_trace_end_epoch(100);
  ec_trace_start_epoch(101);
  {
    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_224_subm_1 */
    static const LL_Convacc_InitTypeDef Conv2D_224_subm_1_init101 = {
      .simd = 1,
      .fsub = 0,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 1,
      .shift_f = 0,
      .shift_a = 5,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 5,
      .raw_o = 0,
      .fWidth = 6,
      .fHeight = 6,
      .kernelWidth = 5,
      .kernelHeight = 2,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 2,
      .right_padding = 2,
      .top_padding = 0,
      .bot_padding = 2,
      .left_crop = 0,
      .right_crop = 5,
      .top_crop = 1,
      .bot_crop = 5,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_224_subm_1_init101);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_224_add_0 */
    static const LL_Arithacc_InitTypeDef Conv2D_224_add_0_init101 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_224_add_0_init101);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Conv2D_224_mul_scale_394 */
    static const LL_Arithacc_InitTypeDef Conv2D_224_mul_scale_394_init101 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 10,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 45568))) /* Equivalent hex offset = 0xb200 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_224_mul_scale_394_init101);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Conv2D_224_off_bias_397 */
    static const LL_Arithacc_InitTypeDef Conv2D_224_off_bias_397_init101 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 18352,
      .B_scalar = 112,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_224_off_bias_397_init101);


    /* Dma inputs units to cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_224_subm_1 input ports=0 range=8[202752,211968] */

    static const LL_Streng_TensorInitTypeDef Conv2D_224_subm_1_dma_init_in_0_101 = {
      /* 6x6x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1746 */
      .offset_start = 202752,
      .offset_end = 202788,
      .offset_limit = 212032,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 36,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_224_subm_1_dma_init_in_0_101, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_224_subm_1 input ports=1 range=5[1062176,1064736] */

    static const LL_Streng_TensorInitTypeDef Conv2D_224_subm_1_dma_init_in_1_101 = {
      /* 256x5x2x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_224_weights_submask_0_0_3_0_256_1_2_5_660 */
      .offset_start = 1062176,
      .offset_end = 1064736,
      .offset_limit = 1064800,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_224_subm_1_dma_init_in_1_101, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_224_add_0 input ports=0 range=8[184320,202752] */

    static const LL_Streng_TensorInitTypeDef Conv2D_224_add_0_dma_init_in_0_101 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1744 */
      .offset_start = 184320,
      .offset_end = 184392,
      .offset_limit = 202816,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 72,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_224_add_0_dma_init_in_0_101, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 27648 */
    /* octoFlash -> 2560 */

    /* Dma output units from cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_224_off_bias_397 output ports=0 range=8[211968,221184] */

    static const LL_Streng_TensorInitTypeDef Conv2D_224_off_bias_397_dma_init_out_0_101 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_224_off_bias_out_398 */
      .offset_start = 211968,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 6,
      .fheight = 6,
      .batch_depth = 1,
      .batch_offset = 256,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 9216,
      .frame_loop_cnt = 256,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_224_off_bias_397_dma_init_out_0_101, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 9216 */

    static const LL_Switch_InitTypeDef switch_init_in_101[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_224_subm_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_224_subm_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_224_add_0 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_224_add_0 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_224_mul_scale_394 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_224_off_bias_397 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_224_off_bias_397 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=101 */
    LL_Switch_Init(switch_init_in_101, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_101_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_101_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x40);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_101[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_224_subm_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_224_subm_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_224_add_0 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_224_add_0 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_224_mul_scale_394 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_224_off_bias_397 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_224_off_bias_397 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=101 */
    LL_Switch_Deinit(switch_deinit_in_101, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_101_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_101_all_units, 8);

  }
  ec_trace_end_epoch(101);
  ec_trace_start_epoch(102);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Conv2D_227_conv_identity */
    /* node=Conv2D_227_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_227_conv_identity input ports=0 range=8[211968,221184] */

    static const LL_Streng_TensorInitTypeDef Conv2D_227_conv_identity_dma_init_in_0_102 = {
      /* memory canonical to batch=16 */
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_227_zero_off_out_401_copy_in_139 */
      .offset_start = 211968,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 6,
      .fheight = 6,
      .batch_depth = 8,
      .batch_offset = 256,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 9216,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_227_conv_identity_dma_init_in_0_102, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 9216 */

    /* Dma output units from cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_227_conv_identity output ports=0 range=8[184320,193536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_227_conv_identity_dma_init_out_0_102 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_224_off_bias_out_398_cp_in_139 */
      .offset_start = 184320,
      .offset_end = 184896,
      .offset_limit = 193600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_227_conv_identity_dma_init_out_0_102, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 9216 */

    static const LL_Switch_InitTypeDef switch_init_in_102[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_227_conv_identity OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
    };


    /* epoch=102 */
    LL_Switch_Init(switch_init_in_102, 1);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_102_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_102_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x100);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_102[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_227_conv_identity OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
    };


    /* epoch=102 */
    LL_Switch_Deinit(switch_deinit_in_102, 1);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_102_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_102_all_units, 2);

  }
  ec_trace_end_epoch(102);
  ec_trace_start_epoch(103);
  {
    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_227 */
    static const LL_Convacc_InitTypeDef Conv2D_227_init103 = {
      .simd = 2,
      .fsub = 7,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 4,
      .afilt_first = 1,
      .afilt_last = 3,
      .kfilt_tot = 64,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 5,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 6,
      .fHeight = 6,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 5,
      .top_crop = 0,
      .bot_crop = 5,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_227_init103);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_227_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_227_ca_pipe_1_init103 = {
      .simd = 2,
      .fsub = 7,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 6,
      .fHeight = 6,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 5,
      .top_crop = 0,
      .bot_crop = 5,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_227_ca_pipe_1_init103);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_227_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_227_ca_pipe_2_init103 = {
      .simd = 2,
      .fsub = 7,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 32,
      .kfilt_last = 47,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 6,
      .fHeight = 6,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 5,
      .top_crop = 0,
      .bot_crop = 5,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_227_ca_pipe_2_init103);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_227_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_227_ca_pipe_3_init103 = {
      .simd = 2,
      .fsub = 7,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 48,
      .kfilt_last = 63,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 5,
      .raw_o = 0,
      .fWidth = 6,
      .fHeight = 6,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 5,
      .top_crop = 0,
      .bot_crop = 5,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_227_ca_pipe_3_init103);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Conv2D_227_mul_scale_403 */
    static const LL_Arithacc_InitTypeDef Conv2D_227_mul_scale_403_init103 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 12,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 256,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 46080))) /* Equivalent hex offset = 0xb400 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_227_mul_scale_403_init103);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_227_off_bias_406 */
    static const LL_Arithacc_InitTypeDef Conv2D_227_off_bias_406_init103 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 256,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 32554,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 16384))) /* Equivalent hex offset = 0x4000 */},
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_227_off_bias_406_init103);


    /* Dma inputs units to cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_227 input ports=0 range=8[184320,193536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_227_dma_init_in_0_103 = {
      /* 6x6x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_227_zero_off_out_401 */
      .offset_start = 184320,
      .offset_end = 184896,
      .offset_limit = 193600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_227_dma_init_in_0_103, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_227 input ports=1 range=5[327712,393248] */

    static const LL_Streng_TensorInitTypeDef Conv2D_227_dma_init_in_1_103 = {
      /* 256x1x1x256(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_227_weights */
      .offset_start = 327712,
      .offset_end = 327968,
      .offset_limit = 393312,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_227_dma_init_in_1_103, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_227 input ports=2 range=8[230400,231552] */

    static const LL_Streng_TensorInitTypeDef Conv2D_227_dma_init_in_2_103 = {
      /* partial accumulator 1152 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .sync_with_other = 1,
      .nbits_unsigned = 0,
      .sync_dma = 1,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 230400,
      .offset_end = 231552,
      .offset_limit = 231616,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_227_dma_init_in_2_103, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_227_ca_pipe_1 input ports=0 range=8[184320,193536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_227_ca_pipe_1_dma_init_in_0_103 = {
      /* 6x6x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_227_zero_off_out_401_copy_in_73 ca pipe offset=1 */
      .offset_start = 184896,
      .offset_end = 185472,
      .offset_limit = 193600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_227_ca_pipe_1_dma_init_in_0_103, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_227_ca_pipe_2 input ports=0 range=8[184320,193536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_227_ca_pipe_2_dma_init_in_0_103 = {
      /* 6x6x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_227_zero_off_out_401_copy_in_74 ca pipe offset=2 */
      .offset_start = 185472,
      .offset_end = 186048,
      .offset_limit = 193600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_227_ca_pipe_2_dma_init_in_0_103, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_227_ca_pipe_3 input ports=0 range=8[184320,193536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_227_ca_pipe_3_dma_init_in_0_103 = {
      /* 6x6x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_227_zero_off_out_401_copy_in_75 ca pipe offset=3 */
      .offset_start = 186048,
      .offset_end = 186624,
      .offset_limit = 193600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_227_ca_pipe_3_dma_init_in_0_103, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 82944 */
    /* octoFlash -> 65536 */

    /* Dma output units from cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_227_ca_pipe_3 output ports=0 range=8[230400,231552] */

    static const LL_Streng_TensorInitTypeDef Conv2D_227_ca_pipe_3_dma_init_out_0_103 = {
      /* partial accumulator 1152 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_227_out_0_cp_in_73_cp_in_74_cp_in_75 */
      .offset_start = 230400,
      .offset_end = 231552,
      .offset_limit = 231616,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_227_ca_pipe_3_dma_init_out_0_103, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_227_off_bias_406 output ports=0 range=8[193536,202752] */

    static const LL_Streng_TensorInitTypeDef Conv2D_227_off_bias_406_dma_init_out_0_103 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_227_off_bias_out_407 */
      .offset_start = 193536,
      .offset_limit = 202816,
      .frame_count = 0,
      .fwidth = 6,
      .fheight = 6,
      .batch_depth = 16,
      .batch_offset = 256,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 9216,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_227_off_bias_406_dma_init_out_0_103, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 92160 */

    static const LL_Switch_InitTypeDef switch_init_in_103[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_227 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_227 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_227 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_227_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_227_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_227_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_227_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_227_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_227_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_227_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_227_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_227_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_227_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 3, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_227_mul_scale_403 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_227_off_bias_406 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_227_off_bias_406 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=103 */
    LL_Switch_Init(switch_init_in_103, 16);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_103_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_103_all_units, 14);

  }

  ec_trace_wait_epoch_end(0xa);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_103[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_227 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_227 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_227 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_227_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_227_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_227_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_227_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_227_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_227_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_227_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_227_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_227_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_227_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 3, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_227_mul_scale_403 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_227_off_bias_406 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_227_off_bias_406 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=103 */
    LL_Switch_Deinit(switch_deinit_in_103, 16);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_103_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_103_all_units, 14);

  }
  ec_trace_end_epoch(103);
  ec_trace_start_epoch(104);
  {
    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Add_230 */
    static const LL_Arithacc_InitTypeDef Add_230_init104 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 3,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 27978,
      .B_scalar = 19861,
      .C_scalar = -29916,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Add_230_init104);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Clip node=PReLU_233_21_clip_x */
    static const LL_Arithacc_InitTypeDef PReLU_233_21_clip_x_init104 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_CLIP,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = -128,
      .B_scalar = 0,
      .C_scalar = 3,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &PReLU_233_21_clip_x_init104);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=PReLU_233_21_mul_x */
    static const LL_Arithacc_InitTypeDef PReLU_233_21_mul_x_init104 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 63152))) /* Equivalent hex offset = 0xf6b0 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_233_21_mul_x_init104);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Sub node=PReLU_233_21_mul_x_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef PReLU_233_21_mul_x_mul_sub2__init104 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 18,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16500,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 21504))) /* Equivalent hex offset = 0x5400 */},
      .vec_precision = {8, 8, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &PReLU_233_21_mul_x_mul_sub2__init104);


    /* Dma inputs units to cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Add_230 input ports=0 range=8[202752,211968] */

    static const LL_Streng_TensorInitTypeDef Add_230_dma_init_in_0_104 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_223_out_0 */
      .offset_start = 202752,
      .offset_end = 202788,
      .offset_limit = 212032,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Add_230_dma_init_in_0_104, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Add_230 input ports=1 range=8[193536,202752] */

    static const LL_Streng_TensorInitTypeDef Add_230_dma_init_in_1_104 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_229_out_0 */
      .offset_start = 193536,
      .offset_limit = 202816,
      .frame_count = 0,
      .fwidth = 6,
      .fheight = 6,
      .batch_depth = 1,
      .batch_offset = 256,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 9216,
      .frame_loop_cnt = 256,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Add_230_dma_init_in_1_104, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 18432 */

    /* Dma output units from cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Add_230 output ports=0 range=8[211968,221184] */

    static const LL_Streng_TensorInitTypeDef Add_230_dma_init_out_0_104 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Add_230_out_0 */
      .offset_start = 211968,
      .offset_end = 212004,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Add_230_dma_init_out_0_104, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_233_21_mul_x_mul_sub2_ output ports=0 range=8[221184,230400] */

    static const LL_Streng_TensorInitTypeDef PReLU_233_21_mul_x_mul_sub2__dma_init_out_0_104 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_233_21_mul_x_cp_in_76 */
      .offset_start = 221184,
      .offset_end = 221220,
      .offset_limit = 230464,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &PReLU_233_21_mul_x_mul_sub2__dma_init_out_0_104, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 18432 */

    static const LL_Switch_InitTypeDef switch_init_in_104[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_230 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_230 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_230 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_233_21_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_233_21_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_233_21_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_233_21_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=104 */
    LL_Switch_Init(switch_init_in_104, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_104_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_104_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x240);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_104[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_230 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_230 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_230 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_233_21_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_233_21_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_233_21_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_233_21_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=104 */
    LL_Switch_Deinit(switch_deinit_in_104, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_104_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_104_all_units, 8);

  }
  ec_trace_end_epoch(104);
  ec_trace_start_epoch(105);
  {
    /* Unit= 17 [ACTIV_ACC_V2 1] */
    /* kind=Relu node=PReLU_233_21_relu_x */
    static const LL_Activacc_InitTypeDef PReLU_233_21_relu_x_init105 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 74784))) /* Equivalent hex offset = 0x12420 */},
      .ROM1_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 71632))) /* Equivalent hex offset = 0x117d0 */},
      .ROM0_nbytes = 32,
      .ROM1_nbytes = 108,
      .shift_b = 1,
      .shift_c = 7,
      .shift_norm = 8,
      .bwidth = 5,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(1, &PReLU_233_21_relu_x_init105);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=PReLU_233_21_add_x */
    static const LL_Arithacc_InitTypeDef PReLU_233_21_add_x_init105 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 3,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 30720,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_233_21_add_x_init105);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_234_subm_0 */
    static const LL_Convacc_InitTypeDef Conv2D_234_subm_0_init105 = {
      .simd = 2,
      .fsub = -15,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 5,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 5,
      .raw_o = 0,
      .fWidth = 6,
      .fHeight = 6,
      .kernelWidth = 5,
      .kernelHeight = 3,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 2,
      .right_padding = 2,
      .top_padding = 2,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 5,
      .top_crop = 0,
      .bot_crop = 5,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_234_subm_0_init105);


    /* Dma inputs units to cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_233_21_relu_x input ports=0 range=8[211968,221184] */

    static const LL_Streng_TensorInitTypeDef PReLU_233_21_relu_x_dma_init_in_0_105 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_232_out_0 */
      .offset_start = 211968,
      .offset_end = 212004,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &PReLU_233_21_relu_x_dma_init_in_0_105, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_233_21_add_x input ports=1 range=8[221184,230400] */

    static const LL_Streng_TensorInitTypeDef PReLU_233_21_add_x_dma_init_in_1_105 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_233_21_mul_x */
      .offset_start = 221184,
      .offset_end = 221220,
      .offset_limit = 230464,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &PReLU_233_21_add_x_dma_init_in_1_105, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_234_subm_0 input ports=1 range=5[1037856,1041696] */

    static const LL_Streng_TensorInitTypeDef Conv2D_234_subm_0_dma_init_in_1_105 = {
      /* 256x5x3x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_234_weights_submask_0_0_0_0_256_1_3_5_661 */
      .offset_start = 1037856,
      .offset_end = 1041696,
      .offset_limit = 1041760,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_234_subm_0_dma_init_in_1_105, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 18432 */
    /* octoFlash -> 3840 */

    /* Dma output units from cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_233_21_add_x output ports=0 range=8[202752,211968] */

    static const LL_Streng_TensorInitTypeDef PReLU_233_21_add_x_dma_init_out_0_105 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_233_out_0 */
      .offset_start = 202752,
      .offset_end = 202788,
      .offset_limit = 212032,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &PReLU_233_21_add_x_dma_init_out_0_105, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_234_subm_0 output ports=0 range=8[184320,202752] */

    static const LL_Streng_TensorInitTypeDef Conv2D_234_subm_0_dma_init_out_0_105 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1751 */
      .offset_start = 184320,
      .offset_end = 184392,
      .offset_limit = 202816,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 72,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_234_subm_0_dma_init_out_0_105, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 18432 */

    static const LL_Switch_InitTypeDef switch_init_in_105[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_233_21_relu_x IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_233_21_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_233_21_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_233_21_add_x OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_234_subm_0 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_234_subm_0 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_234_subm_0 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
    };


    /* epoch=105 */
    LL_Switch_Init(switch_init_in_105, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_105_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_105_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x204);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_105[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_233_21_relu_x IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_233_21_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_233_21_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_233_21_add_x OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_234_subm_0 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_234_subm_0 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_234_subm_0 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
    };


    /* epoch=105 */
    LL_Switch_Deinit(switch_deinit_in_105, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_105_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_105_all_units, 8);

  }
  ec_trace_end_epoch(105);
  ec_trace_start_epoch(106);
  {
    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_234_subm_1 */
    static const LL_Convacc_InitTypeDef Conv2D_234_subm_1_init106 = {
      .simd = 2,
      .fsub = -15,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 5,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 5,
      .raw_o = 0,
      .fWidth = 6,
      .fHeight = 6,
      .kernelWidth = 5,
      .kernelHeight = 2,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 2,
      .right_padding = 2,
      .top_padding = 0,
      .bot_padding = 2,
      .left_crop = 0,
      .right_crop = 5,
      .top_crop = 1,
      .bot_crop = 5,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_234_subm_1_init106);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_234_add_0 */
    static const LL_Arithacc_InitTypeDef Conv2D_234_add_0_init106 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_234_add_0_init106);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Conv2D_234_mul_scale_412 */
    static const LL_Arithacc_InitTypeDef Conv2D_234_mul_scale_412_init106 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 11,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 46592))) /* Equivalent hex offset = 0xb600 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_234_mul_scale_412_init106);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Conv2D_234_off_bias_415 */
    static const LL_Arithacc_InitTypeDef Conv2D_234_off_bias_415_init106 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 25434,
      .B_scalar = -224,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_234_off_bias_415_init106);


    /* Dma inputs units to cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_234_subm_1 input ports=0 range=8[202752,211968] */

    static const LL_Streng_TensorInitTypeDef Conv2D_234_subm_1_dma_init_in_0_106 = {
      /* 6x6x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1753 */
      .offset_start = 202752,
      .offset_end = 202788,
      .offset_limit = 212032,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 36,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_234_subm_1_dma_init_in_0_106, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_234_subm_1 input ports=1 range=5[1064736,1067296] */

    static const LL_Streng_TensorInitTypeDef Conv2D_234_subm_1_dma_init_in_1_106 = {
      /* 256x5x2x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_234_weights_submask_0_0_3_0_256_1_2_5_662 */
      .offset_start = 1064736,
      .offset_end = 1067296,
      .offset_limit = 1067360,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_234_subm_1_dma_init_in_1_106, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_234_add_0 input ports=0 range=8[184320,202752] */

    static const LL_Streng_TensorInitTypeDef Conv2D_234_add_0_dma_init_in_0_106 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1751 */
      .offset_start = 184320,
      .offset_end = 184392,
      .offset_limit = 202816,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 72,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_234_add_0_dma_init_in_0_106, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 27648 */
    /* octoFlash -> 2560 */

    /* Dma output units from cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_234_off_bias_415 output ports=0 range=8[211968,221184] */

    static const LL_Streng_TensorInitTypeDef Conv2D_234_off_bias_415_dma_init_out_0_106 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_234_off_bias_out_416 */
      .offset_start = 211968,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 6,
      .fheight = 6,
      .batch_depth = 1,
      .batch_offset = 256,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 9216,
      .frame_loop_cnt = 256,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_234_off_bias_415_dma_init_out_0_106, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 9216 */

    static const LL_Switch_InitTypeDef switch_init_in_106[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_234_subm_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_234_subm_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_234_add_0 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_234_add_0 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_234_mul_scale_412 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_234_off_bias_415 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_234_off_bias_415 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=106 */
    LL_Switch_Init(switch_init_in_106, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_106_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_106_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x40);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_106[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_234_subm_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_234_subm_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_234_add_0 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_234_add_0 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_234_mul_scale_412 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_234_off_bias_415 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_234_off_bias_415 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=106 */
    LL_Switch_Deinit(switch_deinit_in_106, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_106_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_106_all_units, 8);

  }
  ec_trace_end_epoch(106);
  ec_trace_start_epoch(107);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Conv2D_237_conv_identity */
    /* node=Conv2D_237_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_237_conv_identity input ports=0 range=8[211968,221184] */

    static const LL_Streng_TensorInitTypeDef Conv2D_237_conv_identity_dma_init_in_0_107 = {
      /* memory canonical to batch=16 */
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_237_zero_off_out_419_copy_in_140 */
      .offset_start = 211968,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 6,
      .fheight = 6,
      .batch_depth = 8,
      .batch_offset = 256,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 9216,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_237_conv_identity_dma_init_in_0_107, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 9216 */

    /* Dma output units from cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_237_conv_identity output ports=0 range=8[184320,193536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_237_conv_identity_dma_init_out_0_107 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_234_off_bias_out_416_cp_in_140 */
      .offset_start = 184320,
      .offset_end = 184896,
      .offset_limit = 193600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_237_conv_identity_dma_init_out_0_107, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 9216 */

    static const LL_Switch_InitTypeDef switch_init_in_107[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_237_conv_identity OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
    };


    /* epoch=107 */
    LL_Switch_Init(switch_init_in_107, 1);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_107_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_107_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x100);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_107[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_237_conv_identity OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
    };


    /* epoch=107 */
    LL_Switch_Deinit(switch_deinit_in_107, 1);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_107_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_107_all_units, 2);

  }
  ec_trace_end_epoch(107);
  ec_trace_start_epoch(108);
  {
    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_237 */
    static const LL_Convacc_InitTypeDef Conv2D_237_init108 = {
      .simd = 2,
      .fsub = -14,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 4,
      .afilt_first = 1,
      .afilt_last = 3,
      .kfilt_tot = 64,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 6,
      .fHeight = 6,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 5,
      .top_crop = 0,
      .bot_crop = 5,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_237_init108);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_237_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_237_ca_pipe_1_init108 = {
      .simd = 2,
      .fsub = -14,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 6,
      .fHeight = 6,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 5,
      .top_crop = 0,
      .bot_crop = 5,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_237_ca_pipe_1_init108);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_237_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_237_ca_pipe_2_init108 = {
      .simd = 2,
      .fsub = -14,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 32,
      .kfilt_last = 47,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 6,
      .fHeight = 6,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 5,
      .top_crop = 0,
      .bot_crop = 5,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_237_ca_pipe_2_init108);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_237_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_237_ca_pipe_3_init108 = {
      .simd = 2,
      .fsub = -14,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 48,
      .kfilt_last = 63,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 6,
      .fHeight = 6,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 5,
      .top_crop = 0,
      .bot_crop = 5,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_237_ca_pipe_3_init108);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Conv2D_237_mul_scale_421 */
    static const LL_Arithacc_InitTypeDef Conv2D_237_mul_scale_421_init108 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 12,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 256,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 47104))) /* Equivalent hex offset = 0xb800 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_237_mul_scale_421_init108);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_237_off_bias_424 */
    static const LL_Arithacc_InitTypeDef Conv2D_237_off_bias_424_init108 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 256,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 25722,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 17408))) /* Equivalent hex offset = 0x4400 */},
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_237_off_bias_424_init108);


    /* Dma inputs units to cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_237 input ports=0 range=8[184320,193536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_237_dma_init_in_0_108 = {
      /* 6x6x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_237_zero_off_out_419 */
      .offset_start = 184320,
      .offset_end = 184896,
      .offset_limit = 193600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_237_dma_init_in_0_108, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_237 input ports=1 range=5[393248,458784] */

    static const LL_Streng_TensorInitTypeDef Conv2D_237_dma_init_in_1_108 = {
      /* 256x1x1x256(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_237_weights */
      .offset_start = 393248,
      .offset_end = 393504,
      .offset_limit = 458848,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_237_dma_init_in_1_108, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_237 input ports=2 range=8[230400,231552] */

    static const LL_Streng_TensorInitTypeDef Conv2D_237_dma_init_in_2_108 = {
      /* partial accumulator 1152 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .sync_with_other = 1,
      .nbits_unsigned = 0,
      .sync_dma = 6,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 230400,
      .offset_end = 231552,
      .offset_limit = 231616,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_237_dma_init_in_2_108, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_237_ca_pipe_1 input ports=0 range=8[184320,193536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_237_ca_pipe_1_dma_init_in_0_108 = {
      /* 6x6x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_237_zero_off_out_419_copy_in_77 ca pipe offset=1 */
      .offset_start = 184896,
      .offset_end = 185472,
      .offset_limit = 193600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_237_ca_pipe_1_dma_init_in_0_108, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_237_ca_pipe_2 input ports=0 range=8[184320,193536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_237_ca_pipe_2_dma_init_in_0_108 = {
      /* 6x6x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_237_zero_off_out_419_copy_in_78 ca pipe offset=2 */
      .offset_start = 185472,
      .offset_end = 186048,
      .offset_limit = 193600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_237_ca_pipe_2_dma_init_in_0_108, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_237_ca_pipe_3 input ports=0 range=8[184320,193536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_237_ca_pipe_3_dma_init_in_0_108 = {
      /* 6x6x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_237_zero_off_out_419_copy_in_79 ca pipe offset=3 */
      .offset_start = 186048,
      .offset_end = 186624,
      .offset_limit = 193600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_237_ca_pipe_3_dma_init_in_0_108, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 82944 */
    /* octoFlash -> 65536 */

    /* Dma output units from cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_237_ca_pipe_3 output ports=0 range=8[230400,231552] */

    static const LL_Streng_TensorInitTypeDef Conv2D_237_ca_pipe_3_dma_init_out_0_108 = {
      /* partial accumulator 1152 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_237_out_0_cp_in_77_cp_in_78_cp_in_79 */
      .offset_start = 230400,
      .offset_end = 231552,
      .offset_limit = 231616,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_237_ca_pipe_3_dma_init_out_0_108, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_237_off_bias_424 output ports=0 range=8[193536,202752] */

    static const LL_Streng_TensorInitTypeDef Conv2D_237_off_bias_424_dma_init_out_0_108 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_237_off_bias_out_425 */
      .offset_start = 193536,
      .offset_limit = 202816,
      .frame_count = 0,
      .fwidth = 6,
      .fheight = 6,
      .batch_depth = 16,
      .batch_offset = 256,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 9216,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_237_off_bias_424_dma_init_out_0_108, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 92160 */

    static const LL_Switch_InitTypeDef switch_init_in_108[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_237 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_237 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_237 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_237_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_237_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_237_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_237_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_237_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_237_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_237_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_237_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_237_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_237_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 3, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_237_mul_scale_421 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_237_off_bias_424 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_237_off_bias_424 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=108 */
    LL_Switch_Init(switch_init_in_108, 16);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_108_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_108_all_units, 14);

  }

  ec_trace_wait_epoch_end(0x140);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_108[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_237 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_237 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_237 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_237_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_237_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_237_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_237_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_237_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_237_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_237_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_237_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_237_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_237_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 3, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_237_mul_scale_421 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_237_off_bias_424 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_237_off_bias_424 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=108 */
    LL_Switch_Deinit(switch_deinit_in_108, 16);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_108_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_108_all_units, 14);

  }
  ec_trace_end_epoch(108);
  ec_trace_start_epoch(109);
  {
    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Add_240 */
    static const LL_Arithacc_InitTypeDef Add_240_init109 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 4,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 27359,
      .B_scalar = 23966,
      .C_scalar = -29832,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Add_240_init109);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Clip node=PReLU_243_22_clip_x */
    static const LL_Arithacc_InitTypeDef PReLU_243_22_clip_x_init109 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_CLIP,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = -128,
      .B_scalar = 0,
      .C_scalar = -11,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &PReLU_243_22_clip_x_init109);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=PReLU_243_22_mul_x */
    static const LL_Arithacc_InitTypeDef PReLU_243_22_mul_x_init109 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 63408))) /* Equivalent hex offset = 0xf7b0 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_243_22_mul_x_init109);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=PReLU_243_22_mul_x_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef PReLU_243_22_mul_x_mul_sub2__init109 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 20411,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 22528))) /* Equivalent hex offset = 0x5800 */},
      .vec_precision = {8, 8, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &PReLU_243_22_mul_x_mul_sub2__init109);


    /* Dma inputs units to cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Add_240 input ports=0 range=8[202752,211968] */

    static const LL_Streng_TensorInitTypeDef Add_240_dma_init_in_0_109 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_233_out_0 */
      .offset_start = 202752,
      .offset_end = 202788,
      .offset_limit = 212032,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Add_240_dma_init_in_0_109, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Add_240 input ports=1 range=8[193536,202752] */

    static const LL_Streng_TensorInitTypeDef Add_240_dma_init_in_1_109 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_239_out_0 */
      .offset_start = 193536,
      .offset_limit = 202816,
      .frame_count = 0,
      .fwidth = 6,
      .fheight = 6,
      .batch_depth = 1,
      .batch_offset = 256,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 9216,
      .frame_loop_cnt = 256,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Add_240_dma_init_in_1_109, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 18432 */

    /* Dma output units from cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Add_240 output ports=0 range=8[211968,221184] */

    static const LL_Streng_TensorInitTypeDef Add_240_dma_init_out_0_109 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Add_240_out_0 */
      .offset_start = 211968,
      .offset_end = 212004,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Add_240_dma_init_out_0_109, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_243_22_mul_x_mul_sub2_ output ports=0 range=8[221184,230400] */

    static const LL_Streng_TensorInitTypeDef PReLU_243_22_mul_x_mul_sub2__dma_init_out_0_109 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_243_22_mul_x_cp_in_80 */
      .offset_start = 221184,
      .offset_end = 221220,
      .offset_limit = 230464,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &PReLU_243_22_mul_x_mul_sub2__dma_init_out_0_109, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 18432 */

    static const LL_Switch_InitTypeDef switch_init_in_109[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_240 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_240 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_240 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_243_22_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_243_22_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_243_22_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_243_22_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=109 */
    LL_Switch_Init(switch_init_in_109, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_109_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_109_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x14);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_109[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_240 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_240 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_240 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_243_22_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_243_22_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_243_22_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_243_22_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=109 */
    LL_Switch_Deinit(switch_deinit_in_109, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_109_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_109_all_units, 8);

  }
  ec_trace_end_epoch(109);
  ec_trace_start_epoch(110);
  {
    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Relu node=PReLU_243_22_relu_x */
    static const LL_Activacc_InitTypeDef PReLU_243_22_relu_x_init110 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 74816))) /* Equivalent hex offset = 0x12440 */},
      .ROM1_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 71744))) /* Equivalent hex offset = 0x11840 */},
      .ROM0_nbytes = 32,
      .ROM1_nbytes = 108,
      .shift_b = 1,
      .shift_c = 7,
      .shift_norm = 8,
      .bwidth = 5,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &PReLU_243_22_relu_x_init110);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=PReLU_243_22_add_x */
    static const LL_Arithacc_InitTypeDef PReLU_243_22_add_x_init110 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 4,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 23552,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_243_22_add_x_init110);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_244_subm_0 */
    static const LL_Convacc_InitTypeDef Conv2D_244_subm_0_init110 = {
      .simd = 2,
      .fsub = -23,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 5,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 5,
      .raw_o = 0,
      .fWidth = 6,
      .fHeight = 6,
      .kernelWidth = 5,
      .kernelHeight = 3,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 2,
      .right_padding = 2,
      .top_padding = 2,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 5,
      .top_crop = 0,
      .bot_crop = 5,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_244_subm_0_init110);


    /* Dma inputs units to cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_243_22_relu_x input ports=0 range=8[211968,221184] */

    static const LL_Streng_TensorInitTypeDef PReLU_243_22_relu_x_dma_init_in_0_110 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_242_out_0 */
      .offset_start = 211968,
      .offset_end = 212004,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &PReLU_243_22_relu_x_dma_init_in_0_110, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_243_22_add_x input ports=1 range=8[221184,230400] */

    static const LL_Streng_TensorInitTypeDef PReLU_243_22_add_x_dma_init_in_1_110 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_243_22_mul_x */
      .offset_start = 221184,
      .offset_end = 221220,
      .offset_limit = 230464,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &PReLU_243_22_add_x_dma_init_in_1_110, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_244_subm_0 input ports=1 range=5[1041696,1045536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_244_subm_0_dma_init_in_1_110 = {
      /* 256x5x3x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_244_weights_submask_0_0_0_0_256_1_3_5_663 */
      .offset_start = 1041696,
      .offset_end = 1045536,
      .offset_limit = 1045600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_244_subm_0_dma_init_in_1_110, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 18432 */
    /* octoFlash -> 3840 */

    /* Dma output units from cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_243_22_add_x output ports=0 range=8[202752,211968] */

    static const LL_Streng_TensorInitTypeDef PReLU_243_22_add_x_dma_init_out_0_110 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_243_out_0 */
      .offset_start = 202752,
      .offset_end = 202788,
      .offset_limit = 212032,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &PReLU_243_22_add_x_dma_init_out_0_110, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_244_subm_0 output ports=0 range=8[184320,202752] */

    static const LL_Streng_TensorInitTypeDef Conv2D_244_subm_0_dma_init_out_0_110 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1758 */
      .offset_start = 184320,
      .offset_end = 184392,
      .offset_limit = 202816,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 72,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_244_subm_0_dma_init_out_0_110, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 18432 */

    static const LL_Switch_InitTypeDef switch_init_in_110[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_243_22_relu_x IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_243_22_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_243_22_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_243_22_add_x OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_244_subm_0 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_244_subm_0 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_244_subm_0 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
    };


    /* epoch=110 */
    LL_Switch_Init(switch_init_in_110, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_110_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_110_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x210);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_110[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_243_22_relu_x IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_243_22_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_243_22_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_243_22_add_x OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_244_subm_0 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_244_subm_0 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_244_subm_0 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
    };


    /* epoch=110 */
    LL_Switch_Deinit(switch_deinit_in_110, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_110_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_110_all_units, 8);

  }
  ec_trace_end_epoch(110);
  ec_trace_start_epoch(111);
  {
    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_244_subm_1 */
    static const LL_Convacc_InitTypeDef Conv2D_244_subm_1_init111 = {
      .simd = 2,
      .fsub = -23,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 5,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 5,
      .raw_o = 0,
      .fWidth = 6,
      .fHeight = 6,
      .kernelWidth = 5,
      .kernelHeight = 2,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 2,
      .right_padding = 2,
      .top_padding = 0,
      .bot_padding = 2,
      .left_crop = 0,
      .right_crop = 5,
      .top_crop = 1,
      .bot_crop = 5,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_244_subm_1_init111);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_244_add_0 */
    static const LL_Arithacc_InitTypeDef Conv2D_244_add_0_init111 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_244_add_0_init111);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Conv2D_244_mul_scale_430 */
    static const LL_Arithacc_InitTypeDef Conv2D_244_mul_scale_430_init111 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 11,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 47616))) /* Equivalent hex offset = 0xba00 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_244_mul_scale_430_init111);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Conv2D_244_off_bias_433 */
    static const LL_Arithacc_InitTypeDef Conv2D_244_off_bias_433_init111 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 26058,
      .B_scalar = -336,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_244_off_bias_433_init111);


    /* Dma inputs units to cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_244_subm_1 input ports=0 range=8[202752,211968] */

    static const LL_Streng_TensorInitTypeDef Conv2D_244_subm_1_dma_init_in_0_111 = {
      /* 6x6x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1760 */
      .offset_start = 202752,
      .offset_end = 202788,
      .offset_limit = 212032,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 36,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_244_subm_1_dma_init_in_0_111, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_244_subm_1 input ports=1 range=5[1067296,1069856] */

    static const LL_Streng_TensorInitTypeDef Conv2D_244_subm_1_dma_init_in_1_111 = {
      /* 256x5x2x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_244_weights_submask_0_0_3_0_256_1_2_5_664 */
      .offset_start = 1067296,
      .offset_end = 1069856,
      .offset_limit = 1069920,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_244_subm_1_dma_init_in_1_111, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_244_add_0 input ports=0 range=8[184320,202752] */

    static const LL_Streng_TensorInitTypeDef Conv2D_244_add_0_dma_init_in_0_111 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1758 */
      .offset_start = 184320,
      .offset_end = 184392,
      .offset_limit = 202816,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 72,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_244_add_0_dma_init_in_0_111, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 27648 */
    /* octoFlash -> 2560 */

    /* Dma output units from cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_244_off_bias_433 output ports=0 range=8[211968,221184] */

    static const LL_Streng_TensorInitTypeDef Conv2D_244_off_bias_433_dma_init_out_0_111 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_244_off_bias_out_434 */
      .offset_start = 211968,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 6,
      .fheight = 6,
      .batch_depth = 1,
      .batch_offset = 256,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 9216,
      .frame_loop_cnt = 256,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_244_off_bias_433_dma_init_out_0_111, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 9216 */

    static const LL_Switch_InitTypeDef switch_init_in_111[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_244_subm_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_244_subm_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_244_add_0 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_244_add_0 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_244_mul_scale_430 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_244_off_bias_433 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_244_off_bias_433 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=111 */
    LL_Switch_Init(switch_init_in_111, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_111_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_111_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x100);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_111[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_244_subm_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_244_subm_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_244_add_0 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_244_add_0 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_244_mul_scale_430 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_244_off_bias_433 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_244_off_bias_433 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=111 */
    LL_Switch_Deinit(switch_deinit_in_111, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_111_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_111_all_units, 8);

  }
  ec_trace_end_epoch(111);
  ec_trace_start_epoch(112);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Conv2D_247_conv_identity */
    /* node=Conv2D_247_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_247_conv_identity input ports=0 range=8[211968,221184] */

    static const LL_Streng_TensorInitTypeDef Conv2D_247_conv_identity_dma_init_in_0_112 = {
      /* memory canonical to batch=16 */
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_247_zero_off_out_437_copy_in_141 */
      .offset_start = 211968,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 6,
      .fheight = 6,
      .batch_depth = 8,
      .batch_offset = 256,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 9216,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_247_conv_identity_dma_init_in_0_112, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 9216 */

    /* Dma output units from cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_247_conv_identity output ports=0 range=8[184320,193536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_247_conv_identity_dma_init_out_0_112 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_244_off_bias_out_434_cp_in_141 */
      .offset_start = 184320,
      .offset_end = 184896,
      .offset_limit = 193600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_247_conv_identity_dma_init_out_0_112, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 9216 */

    static const LL_Switch_InitTypeDef switch_init_in_112[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_247_conv_identity OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
    };


    /* epoch=112 */
    LL_Switch_Init(switch_init_in_112, 1);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_112_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_112_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x1);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_112[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_247_conv_identity OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
    };


    /* epoch=112 */
    LL_Switch_Deinit(switch_deinit_in_112, 1);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_112_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_112_all_units, 2);

  }
  ec_trace_end_epoch(112);
  ec_trace_start_epoch(113);
  {
    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_247 */
    static const LL_Convacc_InitTypeDef Conv2D_247_init113 = {
      .simd = 2,
      .fsub = -21,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 4,
      .afilt_first = 1,
      .afilt_last = 3,
      .kfilt_tot = 64,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 6,
      .fHeight = 6,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 5,
      .top_crop = 0,
      .bot_crop = 5,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_247_init113);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_247_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_247_ca_pipe_1_init113 = {
      .simd = 2,
      .fsub = -21,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 6,
      .fHeight = 6,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 5,
      .top_crop = 0,
      .bot_crop = 5,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_247_ca_pipe_1_init113);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_247_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_247_ca_pipe_2_init113 = {
      .simd = 2,
      .fsub = -21,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 32,
      .kfilt_last = 47,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 6,
      .fHeight = 6,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 5,
      .top_crop = 0,
      .bot_crop = 5,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_247_ca_pipe_2_init113);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_247_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_247_ca_pipe_3_init113 = {
      .simd = 2,
      .fsub = -21,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 48,
      .kfilt_last = 63,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 6,
      .fHeight = 6,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 5,
      .top_crop = 0,
      .bot_crop = 5,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_247_ca_pipe_3_init113);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Conv2D_247_mul_scale_439 */
    static const LL_Arithacc_InitTypeDef Conv2D_247_mul_scale_439_init113 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 14,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 256,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 48128))) /* Equivalent hex offset = 0xbc00 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_247_mul_scale_439_init113);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_247_off_bias_442 */
    static const LL_Arithacc_InitTypeDef Conv2D_247_off_bias_442_init113 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 256,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 29455,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 18432))) /* Equivalent hex offset = 0x4800 */},
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_247_off_bias_442_init113);


    /* Dma inputs units to cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_247 input ports=0 range=8[184320,193536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_247_dma_init_in_0_113 = {
      /* 6x6x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_247_zero_off_out_437 */
      .offset_start = 184320,
      .offset_end = 184896,
      .offset_limit = 193600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_247_dma_init_in_0_113, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_247 input ports=1 range=5[458784,524320] */

    static const LL_Streng_TensorInitTypeDef Conv2D_247_dma_init_in_1_113 = {
      /* 256x1x1x256(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_247_weights */
      .offset_start = 458784,
      .offset_end = 459040,
      .offset_limit = 524384,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_247_dma_init_in_1_113, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_247 input ports=2 range=8[230400,231552] */

    static const LL_Streng_TensorInitTypeDef Conv2D_247_dma_init_in_2_113 = {
      /* partial accumulator 1152 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .sync_with_other = 1,
      .nbits_unsigned = 0,
      .sync_dma = 3,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 230400,
      .offset_end = 231552,
      .offset_limit = 231616,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_247_dma_init_in_2_113, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_247_ca_pipe_1 input ports=0 range=8[184320,193536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_247_ca_pipe_1_dma_init_in_0_113 = {
      /* 6x6x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_247_zero_off_out_437_copy_in_81 ca pipe offset=1 */
      .offset_start = 184896,
      .offset_end = 185472,
      .offset_limit = 193600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_247_ca_pipe_1_dma_init_in_0_113, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_247_ca_pipe_2 input ports=0 range=8[184320,193536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_247_ca_pipe_2_dma_init_in_0_113 = {
      /* 6x6x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_247_zero_off_out_437_copy_in_82 ca pipe offset=2 */
      .offset_start = 185472,
      .offset_end = 186048,
      .offset_limit = 193600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_247_ca_pipe_2_dma_init_in_0_113, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_247_ca_pipe_3 input ports=0 range=8[184320,193536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_247_ca_pipe_3_dma_init_in_0_113 = {
      /* 6x6x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_247_zero_off_out_437_copy_in_83 ca pipe offset=3 */
      .offset_start = 186048,
      .offset_end = 186624,
      .offset_limit = 193600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_247_ca_pipe_3_dma_init_in_0_113, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 82944 */
    /* octoFlash -> 65536 */

    /* Dma output units from cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_247_ca_pipe_3 output ports=0 range=8[230400,231552] */

    static const LL_Streng_TensorInitTypeDef Conv2D_247_ca_pipe_3_dma_init_out_0_113 = {
      /* partial accumulator 1152 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_247_out_0_cp_in_81_cp_in_82_cp_in_83 */
      .offset_start = 230400,
      .offset_end = 231552,
      .offset_limit = 231616,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_247_ca_pipe_3_dma_init_out_0_113, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_247_off_bias_442 output ports=0 range=8[193536,202752] */

    static const LL_Streng_TensorInitTypeDef Conv2D_247_off_bias_442_dma_init_out_0_113 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_247_off_bias_out_443 */
      .offset_start = 193536,
      .offset_limit = 202816,
      .frame_count = 0,
      .fwidth = 6,
      .fheight = 6,
      .batch_depth = 16,
      .batch_offset = 256,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 9216,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_247_off_bias_442_dma_init_out_0_113, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 92160 */

    static const LL_Switch_InitTypeDef switch_init_in_113[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_247 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_247 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_247 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_247_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_247_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_247_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_247_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_247_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_247_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_247_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_247_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_247_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_247_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 3, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_247_mul_scale_439 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_247_off_bias_442 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_247_off_bias_442 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=113 */
    LL_Switch_Init(switch_init_in_113, 16);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_113_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_113_all_units, 14);

  }

  ec_trace_wait_epoch_end(0x9);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_113[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_247 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_247 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_247 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_247_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_247_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_247_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_247_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_247_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_247_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_247_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_247_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_247_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_247_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 3, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_247_mul_scale_439 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_247_off_bias_442 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_247_off_bias_442 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=113 */
    LL_Switch_Deinit(switch_deinit_in_113, 16);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_113_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_113_all_units, 14);

  }
  ec_trace_end_epoch(113);
  ec_trace_start_epoch(114);
  {
    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Add_250 */
    static const LL_Arithacc_InitTypeDef Add_250_init114 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 5,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 19379,
      .B_scalar = 26826,
      .C_scalar = -18574,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Add_250_init114);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Clip node=PReLU_253_23_clip_x */
    static const LL_Arithacc_InitTypeDef PReLU_253_23_clip_x_init114 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_CLIP,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = -128,
      .B_scalar = 0,
      .C_scalar = -8,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &PReLU_253_23_clip_x_init114);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=PReLU_253_23_mul_x */
    static const LL_Arithacc_InitTypeDef PReLU_253_23_mul_x_init114 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 63664))) /* Equivalent hex offset = 0xf8b0 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_253_23_mul_x_init114);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=PReLU_253_23_mul_x_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef PReLU_253_23_mul_x_mul_sub2__init114 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 30272,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 23552))) /* Equivalent hex offset = 0x5c00 */},
      .vec_precision = {8, 8, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &PReLU_253_23_mul_x_mul_sub2__init114);


    /* Dma inputs units to cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Add_250 input ports=0 range=8[202752,211968] */

    static const LL_Streng_TensorInitTypeDef Add_250_dma_init_in_0_114 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_243_out_0 */
      .offset_start = 202752,
      .offset_end = 202788,
      .offset_limit = 212032,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Add_250_dma_init_in_0_114, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Add_250 input ports=1 range=8[193536,202752] */

    static const LL_Streng_TensorInitTypeDef Add_250_dma_init_in_1_114 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_249_out_0 */
      .offset_start = 193536,
      .offset_limit = 202816,
      .frame_count = 0,
      .fwidth = 6,
      .fheight = 6,
      .batch_depth = 1,
      .batch_offset = 256,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 9216,
      .frame_loop_cnt = 256,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Add_250_dma_init_in_1_114, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 18432 */

    /* Dma output units from cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Add_250 output ports=0 range=8[211968,221184] */

    static const LL_Streng_TensorInitTypeDef Add_250_dma_init_out_0_114 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Add_250_out_0 */
      .offset_start = 211968,
      .offset_end = 212004,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Add_250_dma_init_out_0_114, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_253_23_mul_x_mul_sub2_ output ports=0 range=8[221184,230400] */

    static const LL_Streng_TensorInitTypeDef PReLU_253_23_mul_x_mul_sub2__dma_init_out_0_114 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_253_23_mul_x_cp_in_84 */
      .offset_start = 221184,
      .offset_end = 221220,
      .offset_limit = 230464,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &PReLU_253_23_mul_x_mul_sub2__dma_init_out_0_114, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 18432 */

    static const LL_Switch_InitTypeDef switch_init_in_114[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_250 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_250 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_250 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_253_23_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_253_23_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_253_23_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_253_23_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=114 */
    LL_Switch_Init(switch_init_in_114, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_114_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_114_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x50);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_114[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_250 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_250 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_250 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_253_23_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_253_23_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_253_23_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_253_23_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=114 */
    LL_Switch_Deinit(switch_deinit_in_114, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_114_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_114_all_units, 8);

  }
  ec_trace_end_epoch(114);
  ec_trace_start_epoch(115);
  {
    /* Unit= 17 [ACTIV_ACC_V2 1] */
    /* kind=Relu node=PReLU_253_23_relu_x */
    static const LL_Activacc_InitTypeDef PReLU_253_23_relu_x_init115 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 74848))) /* Equivalent hex offset = 0x12460 */},
      .ROM1_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 71856))) /* Equivalent hex offset = 0x118b0 */},
      .ROM0_nbytes = 32,
      .ROM1_nbytes = 108,
      .shift_b = 1,
      .shift_c = 7,
      .shift_norm = 8,
      .bwidth = 5,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(1, &PReLU_253_23_relu_x_init115);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=PReLU_253_23_add_x */
    static const LL_Arithacc_InitTypeDef PReLU_253_23_add_x_init115 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 5,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 19968,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_253_23_add_x_init115);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_254_subm_0 */
    static const LL_Convacc_InitTypeDef Conv2D_254_subm_0_init115 = {
      .simd = 2,
      .fsub = -39,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 5,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 5,
      .raw_o = 0,
      .fWidth = 6,
      .fHeight = 6,
      .kernelWidth = 5,
      .kernelHeight = 3,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 2,
      .right_padding = 2,
      .top_padding = 2,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 5,
      .top_crop = 0,
      .bot_crop = 5,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_254_subm_0_init115);


    /* Dma inputs units to cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_253_23_relu_x input ports=0 range=8[211968,221184] */

    static const LL_Streng_TensorInitTypeDef PReLU_253_23_relu_x_dma_init_in_0_115 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_252_out_0 */
      .offset_start = 211968,
      .offset_end = 212004,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &PReLU_253_23_relu_x_dma_init_in_0_115, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_253_23_add_x input ports=1 range=8[221184,230400] */

    static const LL_Streng_TensorInitTypeDef PReLU_253_23_add_x_dma_init_in_1_115 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_253_23_mul_x */
      .offset_start = 221184,
      .offset_end = 221220,
      .offset_limit = 230464,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &PReLU_253_23_add_x_dma_init_in_1_115, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_254_subm_0 input ports=1 range=5[1045536,1049376] */

    static const LL_Streng_TensorInitTypeDef Conv2D_254_subm_0_dma_init_in_1_115 = {
      /* 256x5x3x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_254_weights_submask_0_0_0_0_256_1_3_5_665 */
      .offset_start = 1045536,
      .offset_end = 1049376,
      .offset_limit = 1049440,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_254_subm_0_dma_init_in_1_115, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 18432 */
    /* octoFlash -> 3840 */

    /* Dma output units from cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_253_23_add_x output ports=0 range=8[202752,211968] */

    static const LL_Streng_TensorInitTypeDef PReLU_253_23_add_x_dma_init_out_0_115 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_253_out_0 */
      .offset_start = 202752,
      .offset_end = 202788,
      .offset_limit = 212032,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &PReLU_253_23_add_x_dma_init_out_0_115, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_254_subm_0 output ports=0 range=8[184320,202752] */

    static const LL_Streng_TensorInitTypeDef Conv2D_254_subm_0_dma_init_out_0_115 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1765 */
      .offset_start = 184320,
      .offset_end = 184392,
      .offset_limit = 202816,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 72,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_254_subm_0_dma_init_out_0_115, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 18432 */

    static const LL_Switch_InitTypeDef switch_init_in_115[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_253_23_relu_x IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_253_23_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_253_23_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_253_23_add_x OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_254_subm_0 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_254_subm_0 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_254_subm_0 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
    };


    /* epoch=115 */
    LL_Switch_Init(switch_init_in_115, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_115_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_115_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x220);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_115[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_253_23_relu_x IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_253_23_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_253_23_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_253_23_add_x OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_254_subm_0 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_254_subm_0 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_254_subm_0 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
    };


    /* epoch=115 */
    LL_Switch_Deinit(switch_deinit_in_115, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_115_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_115_all_units, 8);

  }
  ec_trace_end_epoch(115);
  ec_trace_start_epoch(116);
  {
    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_254_subm_1 */
    static const LL_Convacc_InitTypeDef Conv2D_254_subm_1_init116 = {
      .simd = 2,
      .fsub = -39,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 5,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 5,
      .raw_o = 0,
      .fWidth = 6,
      .fHeight = 6,
      .kernelWidth = 5,
      .kernelHeight = 2,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 2,
      .right_padding = 2,
      .top_padding = 0,
      .bot_padding = 2,
      .left_crop = 0,
      .right_crop = 5,
      .top_crop = 1,
      .bot_crop = 5,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_254_subm_1_init116);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_254_add_0 */
    static const LL_Arithacc_InitTypeDef Conv2D_254_add_0_init116 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_254_add_0_init116);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Conv2D_254_mul_scale_448 */
    static const LL_Arithacc_InitTypeDef Conv2D_254_mul_scale_448_init116 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 11,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 48640))) /* Equivalent hex offset = 0xbe00 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_254_mul_scale_448_init116);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Conv2D_254_off_bias_451 */
    static const LL_Arithacc_InitTypeDef Conv2D_254_off_bias_451_init116 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 18586,
      .B_scalar = 192,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_254_off_bias_451_init116);


    /* Dma inputs units to cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_254_subm_1 input ports=0 range=8[202752,211968] */

    static const LL_Streng_TensorInitTypeDef Conv2D_254_subm_1_dma_init_in_0_116 = {
      /* 6x6x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1767 */
      .offset_start = 202752,
      .offset_end = 202788,
      .offset_limit = 212032,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 36,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_254_subm_1_dma_init_in_0_116, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_254_subm_1 input ports=1 range=5[1069856,1072416] */

    static const LL_Streng_TensorInitTypeDef Conv2D_254_subm_1_dma_init_in_1_116 = {
      /* 256x5x2x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_254_weights_submask_0_0_3_0_256_1_2_5_666 */
      .offset_start = 1069856,
      .offset_end = 1072416,
      .offset_limit = 1072480,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_254_subm_1_dma_init_in_1_116, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_254_add_0 input ports=0 range=8[184320,202752] */

    static const LL_Streng_TensorInitTypeDef Conv2D_254_add_0_dma_init_in_0_116 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1765 */
      .offset_start = 184320,
      .offset_end = 184392,
      .offset_limit = 202816,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 72,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_254_add_0_dma_init_in_0_116, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 27648 */
    /* octoFlash -> 2560 */

    /* Dma output units from cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_254_off_bias_451 output ports=0 range=8[211968,221184] */

    static const LL_Streng_TensorInitTypeDef Conv2D_254_off_bias_451_dma_init_out_0_116 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_254_off_bias_out_452 */
      .offset_start = 211968,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 6,
      .fheight = 6,
      .batch_depth = 1,
      .batch_offset = 256,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 9216,
      .frame_loop_cnt = 256,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_254_off_bias_451_dma_init_out_0_116, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 9216 */

    static const LL_Switch_InitTypeDef switch_init_in_116[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_254_subm_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_254_subm_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_254_add_0 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_254_add_0 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_254_mul_scale_448 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_254_off_bias_451 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_254_off_bias_451 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=116 */
    LL_Switch_Init(switch_init_in_116, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_116_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_116_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x4);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_116[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_254_subm_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_254_subm_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_254_add_0 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_254_add_0 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_254_mul_scale_448 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_254_off_bias_451 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_254_off_bias_451 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=116 */
    LL_Switch_Deinit(switch_deinit_in_116, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_116_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_116_all_units, 8);

  }
  ec_trace_end_epoch(116);
  ec_trace_start_epoch(117);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Conv2D_257_conv_identity */
    /* node=Conv2D_257_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_257_conv_identity input ports=0 range=8[211968,221184] */

    static const LL_Streng_TensorInitTypeDef Conv2D_257_conv_identity_dma_init_in_0_117 = {
      /* memory canonical to batch=16 */
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_257_zero_off_out_455_copy_in_142 */
      .offset_start = 211968,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 6,
      .fheight = 6,
      .batch_depth = 8,
      .batch_offset = 256,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 9216,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_257_conv_identity_dma_init_in_0_117, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 9216 */

    /* Dma output units from cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_257_conv_identity output ports=0 range=8[184320,193536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_257_conv_identity_dma_init_out_0_117 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_254_off_bias_out_452_cp_in_142 */
      .offset_start = 184320,
      .offset_end = 184896,
      .offset_limit = 193600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_257_conv_identity_dma_init_out_0_117, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 9216 */

    static const LL_Switch_InitTypeDef switch_init_in_117[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_257_conv_identity OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
    };


    /* epoch=117 */
    LL_Switch_Init(switch_init_in_117, 1);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_117_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_117_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x1);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_117[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_257_conv_identity OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
    };


    /* epoch=117 */
    LL_Switch_Deinit(switch_deinit_in_117, 1);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_117_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_117_all_units, 2);

  }
  ec_trace_end_epoch(117);
  ec_trace_start_epoch(118);
  {
    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_257 */
    static const LL_Convacc_InitTypeDef Conv2D_257_init118 = {
      .simd = 2,
      .fsub = 12,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 4,
      .afilt_first = 1,
      .afilt_last = 3,
      .kfilt_tot = 64,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 6,
      .fHeight = 6,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 5,
      .top_crop = 0,
      .bot_crop = 5,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_257_init118);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_257_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_257_ca_pipe_1_init118 = {
      .simd = 2,
      .fsub = 12,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 6,
      .fHeight = 6,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 5,
      .top_crop = 0,
      .bot_crop = 5,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_257_ca_pipe_1_init118);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_257_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_257_ca_pipe_2_init118 = {
      .simd = 2,
      .fsub = 12,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 32,
      .kfilt_last = 47,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 6,
      .fHeight = 6,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 5,
      .top_crop = 0,
      .bot_crop = 5,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_257_ca_pipe_2_init118);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_257_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_257_ca_pipe_3_init118 = {
      .simd = 2,
      .fsub = 12,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 48,
      .kfilt_last = 63,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 6,
      .fHeight = 6,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 5,
      .top_crop = 0,
      .bot_crop = 5,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_257_ca_pipe_3_init118);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Conv2D_257_mul_scale_457 */
    static const LL_Arithacc_InitTypeDef Conv2D_257_mul_scale_457_init118 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 11,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 256,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 49152))) /* Equivalent hex offset = 0xc000 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_257_mul_scale_457_init118);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_257_off_bias_460 */
    static const LL_Arithacc_InitTypeDef Conv2D_257_off_bias_460_init118 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 256,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 28436,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 19456))) /* Equivalent hex offset = 0x4c00 */},
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_257_off_bias_460_init118);


    /* Dma inputs units to cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_257 input ports=0 range=8[184320,193536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_257_dma_init_in_0_118 = {
      /* 6x6x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_257_zero_off_out_455 */
      .offset_start = 184320,
      .offset_end = 184896,
      .offset_limit = 193600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_257_dma_init_in_0_118, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_257 input ports=1 range=5[524320,589856] */

    static const LL_Streng_TensorInitTypeDef Conv2D_257_dma_init_in_1_118 = {
      /* 256x1x1x256(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_257_weights */
      .offset_start = 524320,
      .offset_end = 524576,
      .offset_limit = 589920,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_257_dma_init_in_1_118, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_257 input ports=2 range=8[221184,222336] */

    static const LL_Streng_TensorInitTypeDef Conv2D_257_dma_init_in_2_118 = {
      /* partial accumulator 1152 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .sync_with_other = 1,
      .nbits_unsigned = 0,
      .sync_dma = 2,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 221184,
      .offset_end = 222336,
      .offset_limit = 222400,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_257_dma_init_in_2_118, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_257_ca_pipe_1 input ports=0 range=8[184320,193536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_257_ca_pipe_1_dma_init_in_0_118 = {
      /* 6x6x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_257_zero_off_out_455_copy_in_85 ca pipe offset=1 */
      .offset_start = 184896,
      .offset_end = 185472,
      .offset_limit = 193600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_257_ca_pipe_1_dma_init_in_0_118, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_257_ca_pipe_2 input ports=0 range=8[184320,193536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_257_ca_pipe_2_dma_init_in_0_118 = {
      /* 6x6x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_257_zero_off_out_455_copy_in_86 ca pipe offset=2 */
      .offset_start = 185472,
      .offset_end = 186048,
      .offset_limit = 193600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_257_ca_pipe_2_dma_init_in_0_118, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_257_ca_pipe_3 input ports=0 range=8[184320,193536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_257_ca_pipe_3_dma_init_in_0_118 = {
      /* 6x6x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_257_zero_off_out_455_copy_in_87 ca pipe offset=3 */
      .offset_start = 186048,
      .offset_end = 186624,
      .offset_limit = 193600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_257_ca_pipe_3_dma_init_in_0_118, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 82944 */
    /* octoFlash -> 65536 */

    /* Dma output units from cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_257_ca_pipe_3 output ports=0 range=8[221184,222336] */

    static const LL_Streng_TensorInitTypeDef Conv2D_257_ca_pipe_3_dma_init_out_0_118 = {
      /* partial accumulator 1152 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_257_out_0_cp_in_85_cp_in_86_cp_in_87 */
      .offset_start = 221184,
      .offset_end = 222336,
      .offset_limit = 222400,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_257_ca_pipe_3_dma_init_out_0_118, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_257_off_bias_460 output ports=0 range=8[193536,202752] */

    static const LL_Streng_TensorInitTypeDef Conv2D_257_off_bias_460_dma_init_out_0_118 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_257_off_bias_out_461 */
      .offset_start = 193536,
      .offset_limit = 202816,
      .frame_count = 0,
      .fwidth = 6,
      .fheight = 6,
      .batch_depth = 16,
      .batch_offset = 256,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 9216,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_257_off_bias_460_dma_init_out_0_118, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 92160 */

    static const LL_Switch_InitTypeDef switch_init_in_118[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_257 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_257 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_257 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_257_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_257_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_257_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_257_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_257_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_257_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_257_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_257_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_257_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_257_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 3, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_257_mul_scale_457 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_257_off_bias_460 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_257_off_bias_460 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=118 */
    LL_Switch_Init(switch_init_in_118, 16);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_118_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_118_all_units, 14);

  }

  ec_trace_wait_epoch_end(0x14);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_118[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_257 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_257 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_257 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_257_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_257_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_257_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_257_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_257_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_257_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_257_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_257_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_257_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_257_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 3, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_257_mul_scale_457 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_257_off_bias_460 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_257_off_bias_460 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=118 */
    LL_Switch_Deinit(switch_deinit_in_118, 16);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_118_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_118_all_units, 14);

  }
  ec_trace_end_epoch(118);
  ec_trace_start_epoch(119);
  {
    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Add_260 */
    static const LL_Arithacc_InitTypeDef Add_260_init119 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 1,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 25053,
      .B_scalar = 26083,
      .C_scalar = -28418,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Add_260_init119);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Clip node=PReLU_263_24_clip_x */
    static const LL_Arithacc_InitTypeDef PReLU_263_24_clip_x_init119 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_CLIP,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = -128,
      .B_scalar = 0,
      .C_scalar = -22,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &PReLU_263_24_clip_x_init119);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=PReLU_263_24_mul_x */
    static const LL_Arithacc_InitTypeDef PReLU_263_24_mul_x_init119 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 63920))) /* Equivalent hex offset = 0xf9b0 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_263_24_mul_x_init119);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=PReLU_263_24_mul_x_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef PReLU_263_24_mul_x_mul_sub2__init119 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 24173,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 24576))) /* Equivalent hex offset = 0x6000 */},
      .vec_precision = {8, 8, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &PReLU_263_24_mul_x_mul_sub2__init119);


    /* Dma inputs units to cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Add_260 input ports=0 range=8[202752,211968] */

    static const LL_Streng_TensorInitTypeDef Add_260_dma_init_in_0_119 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_253_out_0 */
      .offset_start = 202752,
      .offset_end = 202788,
      .offset_limit = 212032,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Add_260_dma_init_in_0_119, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Add_260 input ports=1 range=8[193536,202752] */

    static const LL_Streng_TensorInitTypeDef Add_260_dma_init_in_1_119 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_259_out_0 */
      .offset_start = 193536,
      .offset_limit = 202816,
      .frame_count = 0,
      .fwidth = 6,
      .fheight = 6,
      .batch_depth = 1,
      .batch_offset = 256,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 9216,
      .frame_loop_cnt = 256,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Add_260_dma_init_in_1_119, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 18432 */

    /* Dma output units from cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Add_260 output ports=0 range=8[184320,193536] */

    static const LL_Streng_TensorInitTypeDef Add_260_dma_init_out_0_119 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Add_260_out_0 */
      .offset_start = 184320,
      .offset_end = 184356,
      .offset_limit = 193600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Add_260_dma_init_out_0_119, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_263_24_mul_x_mul_sub2_ output ports=0 range=8[211968,221184] */

    static const LL_Streng_TensorInitTypeDef PReLU_263_24_mul_x_mul_sub2__dma_init_out_0_119 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_263_24_mul_x_cp_in_88 */
      .offset_start = 211968,
      .offset_end = 212004,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &PReLU_263_24_mul_x_mul_sub2__dma_init_out_0_119, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 18432 */

    static const LL_Switch_InitTypeDef switch_init_in_119[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_260 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_260 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_260 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_263_24_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_263_24_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_263_24_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_263_24_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=119 */
    LL_Switch_Init(switch_init_in_119, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_119_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_119_all_units, 8);

  }

  ec_trace_wait_epoch_end(0xa);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_119[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_260 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_260 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_260 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_263_24_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_263_24_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_263_24_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_263_24_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=119 */
    LL_Switch_Deinit(switch_deinit_in_119, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_119_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_119_all_units, 8);

  }
  ec_trace_end_epoch(119);
  ec_trace_start_epoch(120);
  {
    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Relu node=PReLU_263_24_relu_x */
    static const LL_Activacc_InitTypeDef PReLU_263_24_relu_x_init120 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 74880))) /* Equivalent hex offset = 0x12480 */},
      .ROM1_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 71968))) /* Equivalent hex offset = 0x11920 */},
      .ROM0_nbytes = 32,
      .ROM1_nbytes = 108,
      .shift_b = 1,
      .shift_c = 7,
      .shift_norm = 8,
      .bwidth = 5,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &PReLU_263_24_relu_x_init120);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=PReLU_263_24_add_x */
    static const LL_Arithacc_InitTypeDef PReLU_263_24_add_x_init120 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 6,
      .fWidth = 6,
      .fHeight = 6,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 20992,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_263_24_add_x_init120);


    /* Dma inputs units to cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_263_24_relu_x input ports=0 range=8[184320,193536] */

    static const LL_Streng_TensorInitTypeDef PReLU_263_24_relu_x_dma_init_in_0_120 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_262_out_0 */
      .offset_start = 184320,
      .offset_end = 184356,
      .offset_limit = 193600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &PReLU_263_24_relu_x_dma_init_in_0_120, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_263_24_add_x input ports=1 range=8[211968,221184] */

    static const LL_Streng_TensorInitTypeDef PReLU_263_24_add_x_dma_init_in_1_120 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_263_24_mul_x */
      .offset_start = 211968,
      .offset_end = 212004,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 36,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &PReLU_263_24_add_x_dma_init_in_1_120, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 18432 */

    /* Dma output units from cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_263_24_add_x output ports=0 range=8[193536,202752] */

    static const LL_Streng_TensorInitTypeDef PReLU_263_24_add_x_dma_init_out_0_120 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_263_out_0 */
      .offset_start = 193536,
      .offset_limit = 202816,
      .frame_count = 0,
      .fwidth = 6,
      .fheight = 6,
      .batch_depth = 1,
      .batch_offset = 256,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 9216,
      .frame_loop_cnt = 256,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &PReLU_263_24_add_x_dma_init_out_0_120, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 9216 */

    static const LL_Switch_InitTypeDef switch_init_in_120[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_263_24_relu_x IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_263_24_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_263_24_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_263_24_add_x OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=120 */
    LL_Switch_Init(switch_init_in_120, 4);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_120_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_120_all_units, 5);

  }

  ec_trace_wait_epoch_end(0x4);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_120[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_263_24_relu_x IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_263_24_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_263_24_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_263_24_add_x OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=120 */
    LL_Switch_Deinit(switch_deinit_in_120, 4);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_120_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_120_all_units, 5);

  }
  ec_trace_end_epoch(120);
  ec_trace_end_blob("_ec_blob_75");
}

void trace_ec__ec_blob_122(void) {
  ec_trace_start_blob("_ec_blob_122");
  ec_trace_start_epoch(122);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Conv2D_265_conv_identity */
    /* node=Conv2D_265_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_265_conv_identity input ports=0 range=8[110592,147456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_265_conv_identity_dma_init_in_0_122 = {
      /* memory canonical to batch=16 */
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_265_zero_off_out_464_copy_in_143 */
      .offset_start = 110592,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 8,
      .batch_offset = 256,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 36864,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_265_conv_identity_dma_init_in_0_122, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 36864 */

    /* Dma output units from cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_265_conv_identity output ports=0 range=8[73728,110592] */

    static const LL_Streng_TensorInitTypeDef Conv2D_265_conv_identity_dma_init_out_0_122 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Resize_264_out_0_cp_in_143 */
      .offset_start = 73728,
      .offset_end = 76032,
      .offset_limit = 110656,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_265_conv_identity_dma_init_out_0_122, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 36864 */

    static const LL_Switch_InitTypeDef switch_init_in_122[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265_conv_identity OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
    };


    /* epoch=122 */
    LL_Switch_Init(switch_init_in_122, 1);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_122_all_units[] = {
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_122_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x80);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_122[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265_conv_identity OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
    };


    /* epoch=122 */
    LL_Switch_Deinit(switch_deinit_in_122, 1);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_122_all_units[] = {
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_122_all_units, 2);

  }
  ec_trace_end_epoch(122);
  ec_trace_start_epoch(123);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_265 */
    static const LL_Convacc_InitTypeDef Conv2D_265_init123 = {
      .simd = 2,
      .fsub = -82,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 4,
      .afilt_first = 1,
      .afilt_last = 3,
      .kfilt_tot = 64,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 5,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_265_init123);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_265_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_265_ca_pipe_1_init123 = {
      .simd = 2,
      .fsub = -82,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_265_ca_pipe_1_init123);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_265_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_265_ca_pipe_2_init123 = {
      .simd = 2,
      .fsub = -82,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 32,
      .kfilt_last = 47,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_265_ca_pipe_2_init123);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_265_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_265_ca_pipe_3_init123 = {
      .simd = 2,
      .fsub = -82,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 48,
      .kfilt_last = 63,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 5,
      .raw_o = 0,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_265_ca_pipe_3_init123);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Mul node=Conv2D_265_mul_scale_466 */
    static const LL_Arithacc_InitTypeDef Conv2D_265_mul_scale_466_init123 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 12,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 49664))) /* Equivalent hex offset = 0xc200 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_265_mul_scale_466_init123);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Conv2D_265_off_bias_469 */
    static const LL_Arithacc_InitTypeDef Conv2D_265_off_bias_469_init123 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 18854,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 4096))) /* Equivalent hex offset = 0x1000 */},
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_265_off_bias_469_init123);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Clip node=PReLU_268_25_clip_x */
    static const LL_Arithacc_InitTypeDef PReLU_268_25_clip_x_init123 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_CLIP,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = -128,
      .B_scalar = 0,
      .C_scalar = 4,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &PReLU_268_25_clip_x_init123);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=PReLU_268_25_mul_x */
    static const LL_Arithacc_InitTypeDef PReLU_268_25_mul_x_init123 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 57264))) /* Equivalent hex offset = 0xdfb0 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_268_25_mul_x_init123);


    /* Dma inputs units to cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_265 input ports=0 range=8[73728,110592] */

    static const LL_Streng_TensorInitTypeDef Conv2D_265_dma_init_in_0_123 = {
      /* 12x12x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_265_zero_off_out_464 */
      .offset_start = 73728,
      .offset_end = 76032,
      .offset_limit = 110656,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 9216,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_265_dma_init_in_0_123, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_265 input ports=1 range=5[589856,655392] */

    static const LL_Streng_TensorInitTypeDef Conv2D_265_dma_init_in_1_123 = {
      /* 256x1x1x256(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_265_weights */
      .offset_start = 589856,
      .offset_end = 590112,
      .offset_limit = 655456,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_265_dma_init_in_1_123, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_265 input ports=2 range=8[184320,188928] */

    static const LL_Streng_TensorInitTypeDef Conv2D_265_dma_init_in_2_123 = {
      /* partial accumulator 4608 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 184320,
      .offset_end = 188928,
      .offset_limit = 188992,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_265_dma_init_in_2_123, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_265_ca_pipe_1 input ports=0 range=8[73728,110592] */

    static const LL_Streng_TensorInitTypeDef Conv2D_265_ca_pipe_1_dma_init_in_0_123 = {
      /* 12x12x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_265_zero_off_out_464_copy_in_89 ca pipe offset=1 */
      .offset_start = 76032,
      .offset_end = 78336,
      .offset_limit = 110656,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 9216,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_265_ca_pipe_1_dma_init_in_0_123, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_265_ca_pipe_2 input ports=0 range=8[73728,110592] */

    static const LL_Streng_TensorInitTypeDef Conv2D_265_ca_pipe_2_dma_init_in_0_123 = {
      /* 12x12x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_265_zero_off_out_464_copy_in_90 ca pipe offset=2 */
      .offset_start = 78336,
      .offset_end = 80640,
      .offset_limit = 110656,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 9216,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_265_ca_pipe_2_dma_init_in_0_123, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_265_ca_pipe_3 input ports=0 range=8[73728,110592] */

    static const LL_Streng_TensorInitTypeDef Conv2D_265_ca_pipe_3_dma_init_in_0_123 = {
      /* 12x12x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_265_zero_off_out_464_copy_in_91 ca pipe offset=3 */
      .offset_start = 80640,
      .offset_end = 82944,
      .offset_limit = 110656,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 9216,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_265_ca_pipe_3_dma_init_in_0_123, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 331776 */
    /* octoFlash -> 65536 */

    /* Dma output units from cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_265_ca_pipe_3 output ports=0 range=8[184320,188928] */

    static const LL_Streng_TensorInitTypeDef Conv2D_265_ca_pipe_3_dma_init_out_0_123 = {
      /* partial accumulator 4608 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_265_out_0_cp_in_89_cp_in_90_cp_in_91 */
      .offset_start = 184320,
      .offset_end = 188928,
      .offset_limit = 188992,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_265_ca_pipe_3_dma_init_out_0_123, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_265_off_bias_469 output ports=0 range=8[110592,147456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_265_off_bias_469_dma_init_out_0_123 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_265_off_bias_out_470 */
      .offset_start = 110592,
      .offset_end = 112896,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_265_off_bias_469_dma_init_out_0_123, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_268_25_mul_x output ports=0 range=8[0,73728] */

    static const LL_Streng_TensorInitTypeDef PReLU_268_25_mul_x_dma_init_out_0_123 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_268_25_mul_x */
      .offset_start = 0,
      .offset_end = 4608,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4608,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &PReLU_268_25_mul_x_dma_init_out_0_123, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 442368 */

    static const LL_Switch_InitTypeDef switch_init_in_123[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 3, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_265_mul_scale_466 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265_off_bias_469 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265_off_bias_469 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_268_25_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_268_25_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_268_25_mul_x OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=123 */
    LL_Switch_Init(switch_init_in_123, 19);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_123_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_123_all_units, 17);

  }

  ec_trace_wait_epoch_end(0x16);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_123[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 3, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_265_mul_scale_466 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265_off_bias_469 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265_off_bias_469 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_268_25_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_268_25_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_268_25_mul_x OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=123 */
    LL_Switch_Deinit(switch_deinit_in_123, 19);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_123_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_123_all_units, 17);

  }
  ec_trace_end_epoch(123);
  ec_trace_start_epoch(124);
  {
    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Sub node=PReLU_268_25_mul_x_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef PReLU_268_25_mul_x_mul_sub2__init124 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 18316,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 25600))) /* Equivalent hex offset = 0x6400 */},
      .vec_precision = {8, 8, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_268_25_mul_x_mul_sub2__init124);


    /* Unit= 17 [ACTIV_ACC_V2 1] */
    /* kind=Relu node=PReLU_268_25_relu_x */
    static const LL_Activacc_InitTypeDef PReLU_268_25_relu_x_init124 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 74912))) /* Equivalent hex offset = 0x124a0 */},
      .ROM1_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 72080))) /* Equivalent hex offset = 0x11990 */},
      .ROM0_nbytes = 32,
      .ROM1_nbytes = 108,
      .shift_b = 1,
      .shift_c = 7,
      .shift_norm = 8,
      .bwidth = 5,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(1, &PReLU_268_25_relu_x_init124);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=PReLU_268_25_add_x */
    static const LL_Arithacc_InitTypeDef PReLU_268_25_add_x_init124 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 4,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 28672,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &PReLU_268_25_add_x_init124);


    /* Dma inputs units to cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_268_25_mul_x_mul_sub2_ input ports=0 range=8[0,73728] */

    static const LL_Streng_TensorInitTypeDef PReLU_268_25_mul_x_mul_sub2__dma_init_in_0_124 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_268_25_mul_x_copy_in_92 */
      .offset_start = 0,
      .offset_end = 4608,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4608,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &PReLU_268_25_mul_x_mul_sub2__dma_init_in_0_124, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_268_25_relu_x input ports=0 range=8[110592,147456] */

    static const LL_Streng_TensorInitTypeDef PReLU_268_25_relu_x_dma_init_in_0_124 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_267_out_0 */
      .offset_start = 110592,
      .offset_end = 112896,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &PReLU_268_25_relu_x_dma_init_in_0_124, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 110592 */

    /* Dma output units from cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_268_25_add_x output ports=0 range=8[73728,110592] */

    static const LL_Streng_TensorInitTypeDef PReLU_268_25_add_x_dma_init_out_0_124 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_268_out_0 */
      .offset_start = 73728,
      .offset_limit = 110656,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 16,
      .batch_offset = 256,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 36864,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &PReLU_268_25_add_x_dma_init_out_0_124, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 36864 */

    static const LL_Switch_InitTypeDef switch_init_in_124[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_268_25_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_268_25_relu_x IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_268_25_add_x IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_268_25_add_x IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_268_25_add_x OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=124 */
    LL_Switch_Init(switch_init_in_124, 5);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_124_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_124_all_units, 6);

  }

  ec_trace_wait_epoch_end(0x4);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_124[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_268_25_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_268_25_relu_x IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_268_25_add_x IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_268_25_add_x IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_268_25_add_x OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=124 */
    LL_Switch_Deinit(switch_deinit_in_124, 5);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_124_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_124_all_units, 6);

  }
  ec_trace_end_epoch(124);
  ec_trace_start_epoch(125);
  {
    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Add_269 */
    static const LL_Arithacc_InitTypeDef Add_269_init125 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 5,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 19803,
      .B_scalar = 32023,
      .C_scalar = 30932,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Add_269_init125);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_272_subm_0 */
    static const LL_Convacc_InitTypeDef Conv2D_272_subm_0_init125 = {
      .simd = 2,
      .fsub = -31,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 5,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 5,
      .raw_o = 0,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 5,
      .kernelHeight = 3,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 2,
      .right_padding = 2,
      .top_padding = 2,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_272_subm_0_init125);


    /* Dma inputs units to cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Add_269 input ports=0 range=8[147456,184320] */

    static const LL_Streng_TensorInitTypeDef Add_269_dma_init_in_0_125 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_212_out_0 */
      .offset_start = 147456,
      .offset_end = 147600,
      .offset_limit = 184384,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Add_269_dma_init_in_0_125, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Add_269 input ports=1 range=8[73728,110592] */

    static const LL_Streng_TensorInitTypeDef Add_269_dma_init_in_1_125 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_268_out_0 */
      .offset_start = 73728,
      .offset_limit = 110656,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 1,
      .batch_offset = 256,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 36864,
      .frame_loop_cnt = 256,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Add_269_dma_init_in_1_125, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_272_subm_0 input ports=1 range=5[1022496,1026336] */

    static const LL_Streng_TensorInitTypeDef Conv2D_272_subm_0_dma_init_in_1_125 = {
      /* 256x5x3x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_272_weights_submask_0_0_0_0_256_1_3_5_667 */
      .offset_start = 1022496,
      .offset_end = 1026336,
      .offset_limit = 1026400,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_272_subm_0_dma_init_in_1_125, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 73728 */
    /* octoFlash -> 3840 */

    /* Dma output units from cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Add_269 output ports=0 range=8[110592,147456] */

    static const LL_Streng_TensorInitTypeDef Add_269_dma_init_out_0_125 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Add_269_out_0 */
      .offset_start = 110592,
      .offset_end = 110736,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Add_269_dma_init_out_0_125, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_272_subm_0 output ports=0 range=8[0,73728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_272_subm_0_dma_init_out_0_125 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1772 */
      .offset_start = 0,
      .offset_end = 288,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 288,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_272_subm_0_dma_init_out_0_125, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 73728 */

    static const LL_Switch_InitTypeDef switch_init_in_125[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_269 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_269 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_269 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_272_subm_0 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_272_subm_0 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_272_subm_0 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
    };


    /* epoch=125 */
    LL_Switch_Init(switch_init_in_125, 6);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_125_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_125_all_units, 7);

  }

  ec_trace_wait_epoch_end(0x220);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_125[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_269 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_269 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_269 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_272_subm_0 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_272_subm_0 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_272_subm_0 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
    };


    /* epoch=125 */
    LL_Switch_Deinit(switch_deinit_in_125, 6);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_125_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_125_all_units, 7);

  }
  ec_trace_end_epoch(125);
  ec_trace_start_epoch(126);
  {
    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_272_subm_1 */
    static const LL_Convacc_InitTypeDef Conv2D_272_subm_1_init126 = {
      .simd = 2,
      .fsub = -31,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 5,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 5,
      .raw_o = 0,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 5,
      .kernelHeight = 2,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 2,
      .right_padding = 2,
      .top_padding = 0,
      .bot_padding = 2,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 1,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_272_subm_1_init126);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Conv2D_272_add_0 */
    static const LL_Arithacc_InitTypeDef Conv2D_272_add_0_init126 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_272_add_0_init126);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Conv2D_272_mul_scale_475 */
    static const LL_Arithacc_InitTypeDef Conv2D_272_mul_scale_475_init126 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 10,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 50176))) /* Equivalent hex offset = 0xc400 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_272_mul_scale_475_init126);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_272_off_bias_478 */
    static const LL_Arithacc_InitTypeDef Conv2D_272_off_bias_478_init126 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 21806,
      .B_scalar = -400,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_272_off_bias_478_init126);


    /* Dma inputs units to cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_272_subm_1 input ports=0 range=8[110592,147456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_272_subm_1_dma_init_in_0_126 = {
      /* 12x12x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1774 */
      .offset_start = 110592,
      .offset_end = 110736,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 144,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_272_subm_1_dma_init_in_0_126, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_272_subm_1 input ports=1 range=5[1072416,1074976] */

    static const LL_Streng_TensorInitTypeDef Conv2D_272_subm_1_dma_init_in_1_126 = {
      /* 256x5x2x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_272_weights_submask_0_0_3_0_256_1_2_5_668 */
      .offset_start = 1072416,
      .offset_end = 1074976,
      .offset_limit = 1075040,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_272_subm_1_dma_init_in_1_126, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_272_add_0 input ports=0 range=8[0,73728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_272_add_0_dma_init_in_0_126 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1772 */
      .offset_start = 0,
      .offset_end = 288,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 288,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_272_add_0_dma_init_in_0_126, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 110592 */
    /* octoFlash -> 2560 */

    /* Dma output units from cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_272_off_bias_478 output ports=0 range=8[73728,110592] */

    static const LL_Streng_TensorInitTypeDef Conv2D_272_off_bias_478_dma_init_out_0_126 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_272_off_bias_out_479 */
      .offset_start = 73728,
      .offset_limit = 110656,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 1,
      .batch_offset = 256,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 36864,
      .frame_loop_cnt = 256,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_272_off_bias_478_dma_init_out_0_126, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 36864 */

    static const LL_Switch_InitTypeDef switch_init_in_126[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_272_subm_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_272_subm_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_272_add_0 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_272_add_0 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_272_mul_scale_475 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_272_off_bias_478 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_272_off_bias_478 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=126 */
    LL_Switch_Init(switch_init_in_126, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_126_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_126_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x40);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_126[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_272_subm_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_272_subm_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_272_add_0 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_272_add_0 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_272_mul_scale_475 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_272_off_bias_478 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_272_off_bias_478 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=126 */
    LL_Switch_Deinit(switch_deinit_in_126, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_126_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_126_all_units, 8);

  }
  ec_trace_end_epoch(126);
  ec_trace_start_epoch(127);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Conv2D_275_conv_identity */
    /* node=Conv2D_275_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_275_conv_identity input ports=0 range=8[73728,110592] */

    static const LL_Streng_TensorInitTypeDef Conv2D_275_conv_identity_dma_init_in_0_127 = {
      /* memory canonical to batch=16 */
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_275_zero_off_out_482_copy_in_144 */
      .offset_start = 73728,
      .offset_limit = 110656,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 8,
      .batch_offset = 256,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 36864,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_275_conv_identity_dma_init_in_0_127, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 36864 */

    /* Dma output units from cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_275_conv_identity output ports=0 range=8[0,36864] */

    static const LL_Streng_TensorInitTypeDef Conv2D_275_conv_identity_dma_init_out_0_127 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_272_off_bias_out_479_cp_in_144 */
      .offset_start = 0,
      .offset_end = 2304,
      .offset_limit = 36928,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_275_conv_identity_dma_init_out_0_127, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 36864 */

    static const LL_Switch_InitTypeDef switch_init_in_127[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_275_conv_identity OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
    };


    /* epoch=127 */
    LL_Switch_Init(switch_init_in_127, 1);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_127_all_units[] = {
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_127_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x80);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_127[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_275_conv_identity OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
    };


    /* epoch=127 */
    LL_Switch_Deinit(switch_deinit_in_127, 1);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_127_all_units[] = {
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_127_all_units, 2);

  }
  ec_trace_end_epoch(127);
  ec_trace_start_epoch(128);
  {
    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_275 */
    static const LL_Convacc_InitTypeDef Conv2D_275_init128 = {
      .simd = 2,
      .fsub = -25,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 4,
      .afilt_first = 1,
      .afilt_last = 3,
      .kfilt_tot = 64,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_275_init128);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_275_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_275_ca_pipe_1_init128 = {
      .simd = 2,
      .fsub = -25,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_275_ca_pipe_1_init128);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_275_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_275_ca_pipe_2_init128 = {
      .simd = 2,
      .fsub = -25,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 32,
      .kfilt_last = 47,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_275_ca_pipe_2_init128);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_275_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_275_ca_pipe_3_init128 = {
      .simd = 2,
      .fsub = -25,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 48,
      .kfilt_last = 63,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_275_ca_pipe_3_init128);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Conv2D_275_mul_scale_484 */
    static const LL_Arithacc_InitTypeDef Conv2D_275_mul_scale_484_init128 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 11,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 50688))) /* Equivalent hex offset = 0xc600 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_275_mul_scale_484_init128);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Conv2D_275_off_bias_487 */
    static const LL_Arithacc_InitTypeDef Conv2D_275_off_bias_487_init128 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 27332,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 5120))) /* Equivalent hex offset = 0x1400 */},
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_275_off_bias_487_init128);


    /* Dma inputs units to cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_275 input ports=0 range=8[0,36864] */

    static const LL_Streng_TensorInitTypeDef Conv2D_275_dma_init_in_0_128 = {
      /* 12x12x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_275_zero_off_out_482 */
      .offset_start = 0,
      .offset_end = 2304,
      .offset_limit = 36928,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 9216,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_275_dma_init_in_0_128, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_275 input ports=1 range=5[655392,720928] */

    static const LL_Streng_TensorInitTypeDef Conv2D_275_dma_init_in_1_128 = {
      /* 256x1x1x256(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_275_weights */
      .offset_start = 655392,
      .offset_end = 655648,
      .offset_limit = 720992,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_275_dma_init_in_1_128, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_275 input ports=2 range=8[184320,188928] */

    static const LL_Streng_TensorInitTypeDef Conv2D_275_dma_init_in_2_128 = {
      /* partial accumulator 4608 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 184320,
      .offset_end = 188928,
      .offset_limit = 188992,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_275_dma_init_in_2_128, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_275_ca_pipe_1 input ports=0 range=8[0,36864] */

    static const LL_Streng_TensorInitTypeDef Conv2D_275_ca_pipe_1_dma_init_in_0_128 = {
      /* 12x12x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_275_zero_off_out_482_copy_in_93 ca pipe offset=1 */
      .offset_start = 2304,
      .offset_end = 4608,
      .offset_limit = 36928,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 9216,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_275_ca_pipe_1_dma_init_in_0_128, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_275_ca_pipe_2 input ports=0 range=8[0,36864] */

    static const LL_Streng_TensorInitTypeDef Conv2D_275_ca_pipe_2_dma_init_in_0_128 = {
      /* 12x12x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_275_zero_off_out_482_copy_in_94 ca pipe offset=2 */
      .offset_start = 4608,
      .offset_end = 6912,
      .offset_limit = 36928,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 9216,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_275_ca_pipe_2_dma_init_in_0_128, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_275_ca_pipe_3 input ports=0 range=8[0,36864] */

    static const LL_Streng_TensorInitTypeDef Conv2D_275_ca_pipe_3_dma_init_in_0_128 = {
      /* 12x12x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_275_zero_off_out_482_copy_in_95 ca pipe offset=3 */
      .offset_start = 6912,
      .offset_end = 9216,
      .offset_limit = 36928,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 9216,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_275_ca_pipe_3_dma_init_in_0_128, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 331776 */
    /* octoFlash -> 65536 */

    /* Dma output units from cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_275_ca_pipe_3 output ports=0 range=8[184320,188928] */

    static const LL_Streng_TensorInitTypeDef Conv2D_275_ca_pipe_3_dma_init_out_0_128 = {
      /* partial accumulator 4608 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_275_out_0_cp_in_93_cp_in_94_cp_in_95 */
      .offset_start = 184320,
      .offset_end = 188928,
      .offset_limit = 188992,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_275_ca_pipe_3_dma_init_out_0_128, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_275_off_bias_487 output ports=0 range=8[36864,73728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_275_off_bias_487_dma_init_out_0_128 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_275_off_bias_out_488 */
      .offset_start = 36864,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 16,
      .batch_offset = 256,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 36864,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_275_off_bias_487_dma_init_out_0_128, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 368640 */

    static const LL_Switch_InitTypeDef switch_init_in_128[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_275 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_275 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_275 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_275_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_275_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_275_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_275_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_275_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_275_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_275_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_275_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_275_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_275_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 3, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_275_mul_scale_484 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_275_off_bias_487 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_275_off_bias_487 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=128 */
    LL_Switch_Init(switch_init_in_128, 16);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_128_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_128_all_units, 14);

  }

  ec_trace_wait_epoch_end(0xc0);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_128[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_275 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_275 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_275 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_275_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_275_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_275_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_275_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_275_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_275_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_275_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_275_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_275_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_275_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 3, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_275_mul_scale_484 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_275_off_bias_487 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_275_off_bias_487 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=128 */
    LL_Switch_Deinit(switch_deinit_in_128, 16);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_128_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_128_all_units, 14);

  }
  ec_trace_end_epoch(128);
  ec_trace_start_epoch(129);
  {
    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Add_278 */
    static const LL_Arithacc_InitTypeDef Add_278_init129 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 1,
      .By_shift = 0,
      .C_shift = 5,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 31275,
      .B_scalar = 26578,
      .C_scalar = -16572,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Add_278_init129);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Clip node=PReLU_281_26_clip_x */
    static const LL_Arithacc_InitTypeDef PReLU_281_26_clip_x_init129 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_CLIP,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = -128,
      .B_scalar = 0,
      .C_scalar = -18,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &PReLU_281_26_clip_x_init129);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=PReLU_281_26_mul_x */
    static const LL_Arithacc_InitTypeDef PReLU_281_26_mul_x_init129 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 64176))) /* Equivalent hex offset = 0xfab0 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_281_26_mul_x_init129);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=PReLU_281_26_mul_x_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef PReLU_281_26_mul_x_mul_sub2__init129 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 25885,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 12288))) /* Equivalent hex offset = 0x3000 */},
      .vec_precision = {8, 8, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &PReLU_281_26_mul_x_mul_sub2__init129);


    /* Dma inputs units to cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Add_278 input ports=0 range=8[110592,147456] */

    static const LL_Streng_TensorInitTypeDef Add_278_dma_init_in_0_129 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_271_out_0 */
      .offset_start = 110592,
      .offset_end = 110736,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Add_278_dma_init_in_0_129, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Add_278 input ports=1 range=8[36864,73728] */

    static const LL_Streng_TensorInitTypeDef Add_278_dma_init_in_1_129 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_277_out_0 */
      .offset_start = 36864,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 1,
      .batch_offset = 256,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 36864,
      .frame_loop_cnt = 256,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Add_278_dma_init_in_1_129, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 73728 */

    /* Dma output units from cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Add_278 output ports=0 range=8[73728,110592] */

    static const LL_Streng_TensorInitTypeDef Add_278_dma_init_out_0_129 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Add_278_out_0 */
      .offset_start = 73728,
      .offset_end = 73872,
      .offset_limit = 110656,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Add_278_dma_init_out_0_129, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_281_26_mul_x_mul_sub2_ output ports=0 range=8[147456,184320] */

    static const LL_Streng_TensorInitTypeDef PReLU_281_26_mul_x_mul_sub2__dma_init_out_0_129 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_281_26_mul_x_cp_in_96 */
      .offset_start = 147456,
      .offset_end = 147600,
      .offset_limit = 184384,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &PReLU_281_26_mul_x_mul_sub2__dma_init_out_0_129, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 73728 */

    static const LL_Switch_InitTypeDef switch_init_in_129[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_278 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_278 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_278 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_281_26_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_281_26_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_281_26_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_281_26_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=129 */
    LL_Switch_Init(switch_init_in_129, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_129_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_129_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x300);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_129[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_278 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_278 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_278 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_281_26_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_281_26_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_281_26_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_281_26_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=129 */
    LL_Switch_Deinit(switch_deinit_in_129, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_129_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_129_all_units, 8);

  }
  ec_trace_end_epoch(129);
  ec_trace_start_epoch(130);
  {
    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Relu node=PReLU_281_26_relu_x */
    static const LL_Activacc_InitTypeDef PReLU_281_26_relu_x_init130 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 74944))) /* Equivalent hex offset = 0x124c0 */},
      .ROM1_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 72192))) /* Equivalent hex offset = 0x11a00 */},
      .ROM0_nbytes = 32,
      .ROM1_nbytes = 108,
      .shift_b = 0,
      .shift_c = 7,
      .shift_norm = 8,
      .bwidth = 5,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &PReLU_281_26_relu_x_init130);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=PReLU_281_26_add_x */
    static const LL_Arithacc_InitTypeDef PReLU_281_26_add_x_init130 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 5,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = -19456,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_281_26_add_x_init130);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_282_subm_0 */
    static const LL_Convacc_InitTypeDef Conv2D_282_subm_0_init130 = {
      .simd = 2,
      .fsub = 38,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 5,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 5,
      .raw_o = 0,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 5,
      .kernelHeight = 3,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 2,
      .right_padding = 2,
      .top_padding = 2,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_282_subm_0_init130);


    /* Dma inputs units to cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_281_26_relu_x input ports=0 range=8[73728,110592] */

    static const LL_Streng_TensorInitTypeDef PReLU_281_26_relu_x_dma_init_in_0_130 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_280_out_0 */
      .offset_start = 73728,
      .offset_end = 73872,
      .offset_limit = 110656,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &PReLU_281_26_relu_x_dma_init_in_0_130, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_281_26_add_x input ports=1 range=8[147456,184320] */

    static const LL_Streng_TensorInitTypeDef PReLU_281_26_add_x_dma_init_in_1_130 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_281_26_mul_x */
      .offset_start = 147456,
      .offset_end = 147600,
      .offset_limit = 184384,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &PReLU_281_26_add_x_dma_init_in_1_130, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_282_subm_0 input ports=1 range=5[1026336,1030176] */

    static const LL_Streng_TensorInitTypeDef Conv2D_282_subm_0_dma_init_in_1_130 = {
      /* 256x5x3x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_282_weights_submask_0_0_0_0_256_1_3_5_669 */
      .offset_start = 1026336,
      .offset_end = 1030176,
      .offset_limit = 1030240,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_282_subm_0_dma_init_in_1_130, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 73728 */
    /* octoFlash -> 3840 */

    /* Dma output units from cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_281_26_add_x output ports=0 range=8[110592,147456] */

    static const LL_Streng_TensorInitTypeDef PReLU_281_26_add_x_dma_init_out_0_130 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_281_out_0 */
      .offset_start = 110592,
      .offset_end = 110736,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &PReLU_281_26_add_x_dma_init_out_0_130, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_282_subm_0 output ports=0 range=8[0,73728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_282_subm_0_dma_init_out_0_130 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1779 */
      .offset_start = 0,
      .offset_end = 288,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 288,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_282_subm_0_dma_init_out_0_130, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 73728 */

    static const LL_Switch_InitTypeDef switch_init_in_130[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_281_26_relu_x IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_281_26_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_281_26_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_281_26_add_x OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_282_subm_0 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_282_subm_0 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_282_subm_0 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
    };


    /* epoch=130 */
    LL_Switch_Init(switch_init_in_130, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_130_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_130_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x18);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_130[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_281_26_relu_x IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_281_26_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_281_26_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_281_26_add_x OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_282_subm_0 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_282_subm_0 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_282_subm_0 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
    };


    /* epoch=130 */
    LL_Switch_Deinit(switch_deinit_in_130, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_130_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_130_all_units, 8);

  }
  ec_trace_end_epoch(130);
  ec_trace_start_epoch(131);
  {
    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_282_subm_1 */
    static const LL_Convacc_InitTypeDef Conv2D_282_subm_1_init131 = {
      .simd = 2,
      .fsub = 38,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 5,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 5,
      .raw_o = 0,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 5,
      .kernelHeight = 2,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 2,
      .right_padding = 2,
      .top_padding = 0,
      .bot_padding = 2,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 1,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_282_subm_1_init131);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_282_add_0 */
    static const LL_Arithacc_InitTypeDef Conv2D_282_add_0_init131 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_282_add_0_init131);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Conv2D_282_mul_scale_493 */
    static const LL_Arithacc_InitTypeDef Conv2D_282_mul_scale_493_init131 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 10,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 51200))) /* Equivalent hex offset = 0xc800 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_282_mul_scale_493_init131);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Conv2D_282_off_bias_496 */
    static const LL_Arithacc_InitTypeDef Conv2D_282_off_bias_496_init131 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 17186,
      .B_scalar = -816,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_282_off_bias_496_init131);


    /* Dma inputs units to cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_282_subm_1 input ports=0 range=8[110592,147456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_282_subm_1_dma_init_in_0_131 = {
      /* 12x12x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1781 */
      .offset_start = 110592,
      .offset_end = 110736,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 144,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_282_subm_1_dma_init_in_0_131, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_282_subm_1 input ports=1 range=5[1074976,1077536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_282_subm_1_dma_init_in_1_131 = {
      /* 256x5x2x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_282_weights_submask_0_0_3_0_256_1_2_5_670 */
      .offset_start = 1074976,
      .offset_end = 1077536,
      .offset_limit = 1077600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_282_subm_1_dma_init_in_1_131, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_282_add_0 input ports=0 range=8[0,73728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_282_add_0_dma_init_in_0_131 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1779 */
      .offset_start = 0,
      .offset_end = 288,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 288,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_282_add_0_dma_init_in_0_131, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 110592 */
    /* octoFlash -> 2560 */

    /* Dma output units from cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_282_off_bias_496 output ports=0 range=8[73728,110592] */

    static const LL_Streng_TensorInitTypeDef Conv2D_282_off_bias_496_dma_init_out_0_131 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_282_off_bias_out_497 */
      .offset_start = 73728,
      .offset_limit = 110656,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 1,
      .batch_offset = 256,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 36864,
      .frame_loop_cnt = 256,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_282_off_bias_496_dma_init_out_0_131, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 36864 */

    static const LL_Switch_InitTypeDef switch_init_in_131[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_282_subm_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_282_subm_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_282_add_0 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_282_add_0 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_282_mul_scale_493 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_282_off_bias_496 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_282_off_bias_496 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=131 */
    LL_Switch_Init(switch_init_in_131, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_131_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_131_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x100);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_131[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_282_subm_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_282_subm_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_282_add_0 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_282_add_0 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_282_mul_scale_493 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_282_off_bias_496 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_282_off_bias_496 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=131 */
    LL_Switch_Deinit(switch_deinit_in_131, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_131_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_131_all_units, 8);

  }
  ec_trace_end_epoch(131);
  ec_trace_start_epoch(132);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Conv2D_285_conv_identity */
    /* node=Conv2D_285_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_285_conv_identity input ports=0 range=8[73728,110592] */

    static const LL_Streng_TensorInitTypeDef Conv2D_285_conv_identity_dma_init_in_0_132 = {
      /* memory canonical to batch=16 */
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_285_zero_off_out_500_copy_in_145 */
      .offset_start = 73728,
      .offset_limit = 110656,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 8,
      .batch_offset = 256,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 36864,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_285_conv_identity_dma_init_in_0_132, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 36864 */

    /* Dma output units from cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_285_conv_identity output ports=0 range=8[0,36864] */

    static const LL_Streng_TensorInitTypeDef Conv2D_285_conv_identity_dma_init_out_0_132 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_282_off_bias_out_497_cp_in_145 */
      .offset_start = 0,
      .offset_end = 2304,
      .offset_limit = 36928,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_285_conv_identity_dma_init_out_0_132, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 36864 */

    static const LL_Switch_InitTypeDef switch_init_in_132[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_285_conv_identity OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
    };


    /* epoch=132 */
    LL_Switch_Init(switch_init_in_132, 1);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_132_all_units[] = {
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_132_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x200);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_132[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_285_conv_identity OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
    };


    /* epoch=132 */
    LL_Switch_Deinit(switch_deinit_in_132, 1);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_132_all_units[] = {
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_132_all_units, 2);

  }
  ec_trace_end_epoch(132);
  ec_trace_start_epoch(133);
  {
    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_285 */
    static const LL_Convacc_InitTypeDef Conv2D_285_init133 = {
      .simd = 2,
      .fsub = -51,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 4,
      .afilt_first = 1,
      .afilt_last = 3,
      .kfilt_tot = 64,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_285_init133);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_285_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_285_ca_pipe_1_init133 = {
      .simd = 2,
      .fsub = -51,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_285_ca_pipe_1_init133);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_285_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_285_ca_pipe_2_init133 = {
      .simd = 2,
      .fsub = -51,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 32,
      .kfilt_last = 47,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_285_ca_pipe_2_init133);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_285_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_285_ca_pipe_3_init133 = {
      .simd = 2,
      .fsub = -51,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 48,
      .kfilt_last = 63,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_285_ca_pipe_3_init133);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Conv2D_285_mul_scale_502 */
    static const LL_Arithacc_InitTypeDef Conv2D_285_mul_scale_502_init133 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 10,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 51712))) /* Equivalent hex offset = 0xca00 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_285_mul_scale_502_init133);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_285_off_bias_505 */
    static const LL_Arithacc_InitTypeDef Conv2D_285_off_bias_505_init133 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 27942,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 6144))) /* Equivalent hex offset = 0x1800 */},
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_285_off_bias_505_init133);


    /* Dma inputs units to cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_285 input ports=0 range=8[0,36864] */

    static const LL_Streng_TensorInitTypeDef Conv2D_285_dma_init_in_0_133 = {
      /* 12x12x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_285_zero_off_out_500 */
      .offset_start = 0,
      .offset_end = 2304,
      .offset_limit = 36928,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 9216,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_285_dma_init_in_0_133, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_285 input ports=1 range=5[720928,786464] */

    static const LL_Streng_TensorInitTypeDef Conv2D_285_dma_init_in_1_133 = {
      /* 256x1x1x256(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_285_weights */
      .offset_start = 720928,
      .offset_end = 721184,
      .offset_limit = 786528,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_285_dma_init_in_1_133, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_285 input ports=2 range=8[147456,152064] */

    static const LL_Streng_TensorInitTypeDef Conv2D_285_dma_init_in_2_133 = {
      /* partial accumulator 4608 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 147456,
      .offset_end = 152064,
      .offset_limit = 152128,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_285_dma_init_in_2_133, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_285_ca_pipe_1 input ports=0 range=8[0,36864] */

    static const LL_Streng_TensorInitTypeDef Conv2D_285_ca_pipe_1_dma_init_in_0_133 = {
      /* 12x12x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_285_zero_off_out_500_copy_in_97 ca pipe offset=1 */
      .offset_start = 2304,
      .offset_end = 4608,
      .offset_limit = 36928,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 9216,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_285_ca_pipe_1_dma_init_in_0_133, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_285_ca_pipe_2 input ports=0 range=8[0,36864] */

    static const LL_Streng_TensorInitTypeDef Conv2D_285_ca_pipe_2_dma_init_in_0_133 = {
      /* 12x12x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_285_zero_off_out_500_copy_in_98 ca pipe offset=2 */
      .offset_start = 4608,
      .offset_end = 6912,
      .offset_limit = 36928,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 9216,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_285_ca_pipe_2_dma_init_in_0_133, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_285_ca_pipe_3 input ports=0 range=8[0,36864] */

    static const LL_Streng_TensorInitTypeDef Conv2D_285_ca_pipe_3_dma_init_in_0_133 = {
      /* 12x12x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_285_zero_off_out_500_copy_in_99 ca pipe offset=3 */
      .offset_start = 6912,
      .offset_end = 9216,
      .offset_limit = 36928,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 9216,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_285_ca_pipe_3_dma_init_in_0_133, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 331776 */
    /* octoFlash -> 65536 */

    /* Dma output units from cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_285_ca_pipe_3 output ports=0 range=8[147456,152064] */

    static const LL_Streng_TensorInitTypeDef Conv2D_285_ca_pipe_3_dma_init_out_0_133 = {
      /* partial accumulator 4608 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_285_out_0_cp_in_97_cp_in_98_cp_in_99 */
      .offset_start = 147456,
      .offset_end = 152064,
      .offset_limit = 152128,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_285_ca_pipe_3_dma_init_out_0_133, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_285_off_bias_505 output ports=0 range=8[36864,73728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_285_off_bias_505_dma_init_out_0_133 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_285_off_bias_out_506 */
      .offset_start = 36864,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 16,
      .batch_offset = 256,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 36864,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_285_off_bias_505_dma_init_out_0_133, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 368640 */

    static const LL_Switch_InitTypeDef switch_init_in_133[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_285 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_285 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_285 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_285_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_285_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_285_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_285_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_285_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_285_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_285_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_285_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_285_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_285_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 3, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_285_mul_scale_502 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_285_off_bias_505 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_285_off_bias_505 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=133 */
    LL_Switch_Init(switch_init_in_133, 16);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_133_all_units[] = {
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_133_all_units, 14);

  }

  ec_trace_wait_epoch_end(0x280);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_133[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_285 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_285 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_285 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_285_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_285_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_285_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_285_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_285_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_285_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_285_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_285_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_285_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_285_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 3, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_285_mul_scale_502 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_285_off_bias_505 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_285_off_bias_505 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=133 */
    LL_Switch_Deinit(switch_deinit_in_133, 16);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_133_all_units[] = {
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_133_all_units, 14);

  }
  ec_trace_end_epoch(133);
  ec_trace_start_epoch(134);
  {
    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Add_288 */
    static const LL_Arithacc_InitTypeDef Add_288_init134 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 1,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 29011,
      .B_scalar = 28204,
      .C_scalar = 18773,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Add_288_init134);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Clip node=PReLU_291_27_clip_x */
    static const LL_Arithacc_InitTypeDef PReLU_291_27_clip_x_init134 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_CLIP,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = -128,
      .B_scalar = 0,
      .C_scalar = 51,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &PReLU_291_27_clip_x_init134);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=PReLU_291_27_mul_x */
    static const LL_Arithacc_InitTypeDef PReLU_291_27_mul_x_init134 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 64432))) /* Equivalent hex offset = 0xfbb0 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_291_27_mul_x_init134);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Sub node=PReLU_291_27_mul_x_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef PReLU_291_27_mul_x_mul_sub2__init134 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 19,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 26293,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 13312))) /* Equivalent hex offset = 0x3400 */},
      .vec_precision = {8, 8, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &PReLU_291_27_mul_x_mul_sub2__init134);


    /* Dma inputs units to cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Add_288 input ports=0 range=8[110592,147456] */

    static const LL_Streng_TensorInitTypeDef Add_288_dma_init_in_0_134 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_281_out_0 */
      .offset_start = 110592,
      .offset_end = 110736,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Add_288_dma_init_in_0_134, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Add_288 input ports=1 range=8[36864,73728] */

    static const LL_Streng_TensorInitTypeDef Add_288_dma_init_in_1_134 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_287_out_0 */
      .offset_start = 36864,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 1,
      .batch_offset = 256,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 36864,
      .frame_loop_cnt = 256,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Add_288_dma_init_in_1_134, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 73728 */

    /* Dma output units from cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Add_288 output ports=0 range=8[0,36864] */

    static const LL_Streng_TensorInitTypeDef Add_288_dma_init_out_0_134 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Add_288_out_0 */
      .offset_start = 0,
      .offset_end = 144,
      .offset_limit = 36928,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Add_288_dma_init_out_0_134, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_291_27_mul_x_mul_sub2_ output ports=0 range=8[73728,110592] */

    static const LL_Streng_TensorInitTypeDef PReLU_291_27_mul_x_mul_sub2__dma_init_out_0_134 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_291_27_mul_x_cp_in_100 */
      .offset_start = 73728,
      .offset_end = 73872,
      .offset_limit = 110656,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &PReLU_291_27_mul_x_mul_sub2__dma_init_out_0_134, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 73728 */

    static const LL_Switch_InitTypeDef switch_init_in_134[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_288 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_288 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_288 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_291_27_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_291_27_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_291_27_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_291_27_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=134 */
    LL_Switch_Init(switch_init_in_134, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_134_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_134_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x42);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_134[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_288 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_288 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_288 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_291_27_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_291_27_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_291_27_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_291_27_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=134 */
    LL_Switch_Deinit(switch_deinit_in_134, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_134_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_134_all_units, 8);

  }
  ec_trace_end_epoch(134);
  ec_trace_start_epoch(135);
  {
    /* Unit= 17 [ACTIV_ACC_V2 1] */
    /* kind=Relu node=PReLU_291_27_relu_x */
    static const LL_Activacc_InitTypeDef PReLU_291_27_relu_x_init135 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 74976))) /* Equivalent hex offset = 0x124e0 */},
      .ROM1_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 72304))) /* Equivalent hex offset = 0x11a70 */},
      .ROM0_nbytes = 32,
      .ROM1_nbytes = 108,
      .shift_b = 2,
      .shift_c = 8,
      .shift_norm = 8,
      .bwidth = 5,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(1, &PReLU_291_27_relu_x_init135);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=PReLU_291_27_add_x */
    static const LL_Arithacc_InitTypeDef PReLU_291_27_add_x_init135 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 6,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 256,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 22528,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_291_27_add_x_init135);


    /* Dma inputs units to cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_291_27_relu_x input ports=0 range=8[0,36864] */

    static const LL_Streng_TensorInitTypeDef PReLU_291_27_relu_x_dma_init_in_0_135 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_290_out_0 */
      .offset_start = 0,
      .offset_end = 144,
      .offset_limit = 36928,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &PReLU_291_27_relu_x_dma_init_in_0_135, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_291_27_add_x input ports=1 range=8[73728,110592] */

    static const LL_Streng_TensorInitTypeDef PReLU_291_27_add_x_dma_init_in_1_135 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_291_27_mul_x */
      .offset_start = 73728,
      .offset_end = 73872,
      .offset_limit = 110656,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &PReLU_291_27_add_x_dma_init_in_1_135, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 73728 */

    /* Dma output units from cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_291_27_add_x output ports=0 range=8[36864,73728] */

    static const LL_Streng_TensorInitTypeDef PReLU_291_27_add_x_dma_init_out_0_135 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_291_out_0 */
      .offset_start = 36864,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 1,
      .batch_offset = 256,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 36864,
      .frame_loop_cnt = 256,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &PReLU_291_27_add_x_dma_init_out_0_135, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 36864 */

    static const LL_Switch_InitTypeDef switch_init_in_135[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_291_27_relu_x IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_291_27_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_291_27_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_291_27_add_x OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=135 */
    LL_Switch_Init(switch_init_in_135, 4);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_135_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_135_all_units, 5);

  }

  ec_trace_wait_epoch_end(0x100);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_135[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_291_27_relu_x IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_291_27_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_291_27_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_291_27_add_x OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=135 */
    LL_Switch_Deinit(switch_deinit_in_135, 4);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_135_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_135_all_units, 5);

  }
  ec_trace_end_epoch(135);
  ec_trace_start_epoch(136);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_342 */
    static const LL_Convacc_InitTypeDef Conv2D_342_init136 = {
      .simd = 2,
      .fsub = -88,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 4,
      .afilt_first = 1,
      .afilt_last = 3,
      .kfilt_tot = 24,
      .kfilt_first = 0,
      .kfilt_last = 5,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 6,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_342_init136);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_342_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_342_ca_pipe_1_init136 = {
      .simd = 2,
      .fsub = -88,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 24,
      .kfilt_first = 6,
      .kfilt_last = 11,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 6,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_342_ca_pipe_1_init136);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_342_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_342_ca_pipe_2_init136 = {
      .simd = 2,
      .fsub = -88,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 24,
      .kfilt_first = 12,
      .kfilt_last = 17,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 6,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_342_ca_pipe_2_init136);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_342_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_342_ca_pipe_3_init136 = {
      .simd = 2,
      .fsub = -88,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 24,
      .kfilt_first = 18,
      .kfilt_last = 23,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 6,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_342_ca_pipe_3_init136);


    /* Dma inputs units to cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_342 input ports=0 range=8[36864,73728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_342_dma_init_in_0_136 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_342_zero_off_out_581 */
      .offset_start = 36864,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 16,
      .batch_offset = 256,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_342_dma_init_in_0_136, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_342 input ports=1 range=5[1093024,1094560] */

    static const LL_Streng_TensorInitTypeDef Conv2D_342_dma_init_in_1_136 = {
      /* 6x1x1x256(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_342_weights */
      .offset_start = 1093024,
      .offset_end = 1093120,
      .offset_limit = 1094624,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 96,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_342_dma_init_in_1_136, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_342 input ports=2 range=8[476352,478080] */

    static const LL_Streng_TensorInitTypeDef Conv2D_342_dma_init_in_2_136 = {
      /* partial accumulator 1728 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .sync_with_other = 1,
      .nbits_unsigned = 0,
      .sync_dma = 5,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 476352,
      .offset_end = 478080,
      .offset_limit = 478144,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_342_dma_init_in_2_136, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_342_ca_pipe_1 input ports=0 range=8[36864,73728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_342_ca_pipe_1_dma_init_in_0_136 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_342_zero_off_out_581_copy_in_101 ca pipe offset=1 */
      .offset_start = 36880,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 16,
      .batch_offset = 256,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_342_ca_pipe_1_dma_init_in_0_136, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_342_ca_pipe_2 input ports=0 range=8[36864,73728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_342_ca_pipe_2_dma_init_in_0_136 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_342_zero_off_out_581_copy_in_102 ca pipe offset=2 */
      .offset_start = 36896,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 16,
      .batch_offset = 256,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_342_ca_pipe_2_dma_init_in_0_136, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_342_ca_pipe_3 input ports=0 range=8[36864,73728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_342_ca_pipe_3_dma_init_in_0_136 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_342_zero_off_out_581_copy_in_103 ca pipe offset=3 */
      .offset_start = 36912,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 16,
      .batch_offset = 256,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_342_ca_pipe_3_dma_init_in_0_136, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 6912 */
    /* npuRAM3 -> 36864 */
    /* octoFlash -> 1536 */

    /* Dma output units from cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_342_ca_pipe_3 output ports=0 range=8[476352,478080] */

    static const LL_Streng_TensorInitTypeDef Conv2D_342_ca_pipe_3_dma_init_out_0_136 = {
      /* partial accumulator 1728 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_342_out_0_cp_in_101_cp_in_102_cp_in_103 */
      .offset_start = 476352,
      .offset_end = 478080,
      .offset_limit = 478144,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_342_ca_pipe_3_dma_init_out_0_136, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 7776 */

    static const LL_Switch_InitTypeDef switch_init_in_136[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_342 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_342 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_342 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_342_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_342_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_342_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_342_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_342_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_342_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_342_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_342_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_342_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_342_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
    };


    /* epoch=136 */
    LL_Switch_Init(switch_init_in_136, 13);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_136_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_136_all_units, 11);

  }

  ec_trace_wait_epoch_end(0x20);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_136[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_342 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_342 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_342 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_342_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_342_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_342_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_342_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_342_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_342_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_342_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_342_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_342_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_342_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
    };


    /* epoch=136 */
    LL_Switch_Deinit(switch_deinit_in_136, 13);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_136_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_136_all_units, 11);

  }
  ec_trace_end_epoch(136);
  ec_trace_start_epoch(137);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_332 */
    static const LL_Convacc_InitTypeDef Conv2D_332_init137 = {
      .simd = 2,
      .fsub = -88,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 4,
      .afilt_first = 1,
      .afilt_last = 3,
      .kfilt_tot = 72,
      .kfilt_first = 0,
      .kfilt_last = 17,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 5,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 18,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_332_init137);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_332_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_332_ca_pipe_1_init137 = {
      .simd = 2,
      .fsub = -88,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 72,
      .kfilt_first = 18,
      .kfilt_last = 35,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 18,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_332_ca_pipe_1_init137);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_332_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_332_ca_pipe_2_init137 = {
      .simd = 2,
      .fsub = -88,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 72,
      .kfilt_first = 36,
      .kfilt_last = 53,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 18,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_332_ca_pipe_2_init137);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_332_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_332_ca_pipe_3_init137 = {
      .simd = 2,
      .fsub = -88,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 72,
      .kfilt_first = 54,
      .kfilt_last = 71,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 5,
      .raw_o = 0,
      .fWidth = 12,
      .fHeight = 12,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 18,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 11,
      .top_crop = 0,
      .bot_crop = 11,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_332_ca_pipe_3_init137);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Mul node=Conv2D_332_mul_scale_574 */
    static const LL_Arithacc_InitTypeDef Conv2D_332_mul_scale_574_init137 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 12,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 108,
      .batchDepth = 18,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 64688))) /* Equivalent hex offset = 0xfcb0 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_332_mul_scale_574_init137);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Conv2D_332_off_bias_577 */
    static const LL_Arithacc_InitTypeDef Conv2D_332_off_bias_577_init137 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 108,
      .batchDepth = 18,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 31226,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 52736))) /* Equivalent hex offset = 0xce00 */},
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_332_off_bias_577_init137);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=Conv2D_342_mul_scale_583 */
    static const LL_Arithacc_InitTypeDef Conv2D_342_mul_scale_583_init137 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 12,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 6,
      .batchDepth = 6,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 75296))) /* Equivalent hex offset = 0x12620 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_342_mul_scale_583_init137);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Conv2D_342_off_bias_586 */
    static const LL_Arithacc_InitTypeDef Conv2D_342_off_bias_586_init137 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 12,
      .fHeight = 12,
      .fChannels = 6,
      .batchDepth = 6,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 18957,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 75264))) /* Equivalent hex offset = 0x12600 */},
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_342_off_bias_586_init137);


    /* Dma inputs units to cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_332 input ports=0 range=8[36864,73728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_332_dma_init_in_0_137 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_332_zero_off_out_572 */
      .offset_start = 36864,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 16,
      .batch_offset = 256,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 24,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_332_dma_init_in_0_137, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_332 input ports=1 range=5[852000,879648] */

    static const LL_Streng_TensorInitTypeDef Conv2D_332_dma_init_in_1_137 = {
      /* 108x1x1x256(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_332_weights */
      .offset_start = 852000,
      .offset_end = 852288,
      .offset_limit = 879712,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 288,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 96,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_332_dma_init_in_1_137, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_332 input ports=2 range=8[0,5184] */

    static const LL_Streng_TensorInitTypeDef Conv2D_332_dma_init_in_2_137 = {
      /* partial accumulator 5184 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 0,
      .offset_end = 5184,
      .offset_limit = 5248,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 24,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_332_dma_init_in_2_137, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_332_ca_pipe_1 input ports=0 range=8[36864,73728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_332_ca_pipe_1_dma_init_in_0_137 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_332_zero_off_out_572_copy_in_104 ca pipe offset=1 */
      .offset_start = 36880,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 16,
      .batch_offset = 256,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 24,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_332_ca_pipe_1_dma_init_in_0_137, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_332_ca_pipe_2 input ports=0 range=8[36864,73728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_332_ca_pipe_2_dma_init_in_0_137 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_332_zero_off_out_572_copy_in_105 ca pipe offset=2 */
      .offset_start = 36896,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 16,
      .batch_offset = 256,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 24,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_332_ca_pipe_2_dma_init_in_0_137, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_332_ca_pipe_3 input ports=0 range=8[36864,73728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_332_ca_pipe_3_dma_init_in_0_137 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_332_zero_off_out_572_copy_in_106 ca pipe offset=3 */
      .offset_start = 36912,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 16,
      .batch_offset = 256,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 24,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_332_ca_pipe_3_dma_init_in_0_137, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_342_mul_scale_583 input ports=0 range=8[476352,478080] */

    static const LL_Streng_TensorInitTypeDef Conv2D_342_mul_scale_583_dma_init_in_0_137 = {
      /* from memory with batch=6 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_342_out_0 */
      .offset_start = 476352,
      .offset_end = 478080,
      .offset_limit = 478144,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1728,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_342_mul_scale_583_dma_init_in_0_137, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 1728 */
    /* npuRAM3 -> 161280 */
    /* octoFlash -> 27648 */

    /* Dma output units from cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_332_ca_pipe_3 output ports=0 range=8[0,5184] */

    static const LL_Streng_TensorInitTypeDef Conv2D_332_ca_pipe_3_dma_init_out_0_137 = {
      /* partial accumulator 5184 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_332_out_0_cp_in_104_cp_in_105_cp_in_106 */
      .offset_start = 0,
      .offset_end = 5184,
      .offset_limit = 5248,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 24,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_332_ca_pipe_3_dma_init_out_0_137, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_332_off_bias_577 output ports=0 range=8[460800,476352] */

    static const LL_Streng_TensorInitTypeDef Conv2D_332_off_bias_577_dma_init_out_0_137 = {
      /* to memory canonical from batch=18 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_332_off_bias_out_578 */
      .offset_start = 460800,
      .offset_limit = 476416,
      .frame_count = 0,
      .fwidth = 12,
      .fheight = 12,
      .batch_depth = 18,
      .batch_offset = 108,
      .frame_offset = 18,
      .line_offset = 0,
      .loop_offset = 15552,
      .frame_loop_cnt = 6,
      .frame_tot_cnt = 6,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_332_off_bias_577_dma_init_out_0_137, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_342_off_bias_586 output ports=0 range=8[493056,493920] */

    static const LL_Streng_TensorInitTypeDef Conv2D_342_off_bias_586_dma_init_out_0_137 = {
      /* to memory with batch=6 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_342_off_bias_out_587 */
      .offset_start = 493056,
      .offset_end = 493920,
      .offset_limit = 493984,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 864,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_342_off_bias_586_dma_init_out_0_137, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 16416 */
    /* npuRAM3 <- 139968 */

    static const LL_Switch_InitTypeDef switch_init_in_137[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_332 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_332 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_332 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_332_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_332_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_332_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_332_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_332_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_332_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_332_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_332_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_332_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_332_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 3, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_332_mul_scale_574 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_332_off_bias_577 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_332_off_bias_577 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_342_mul_scale_583 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_342_off_bias_586 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_342_off_bias_586 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=137 */
    LL_Switch_Init(switch_init_in_137, 19);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_137_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_137_all_units, 18);

  }

  ec_trace_wait_epoch_end(0x281);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_137[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_332 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_332 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_332 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_332_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_332_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_332_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_332_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_332_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_332_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_332_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_332_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_332_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_332_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 3, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_332_mul_scale_574 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_332_off_bias_577 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_332_off_bias_577 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_342_mul_scale_583 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_342_off_bias_586 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_342_off_bias_586 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=137 */
    LL_Switch_Deinit(switch_deinit_in_137, 19);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_137_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_137_all_units, 18);

  }
  ec_trace_end_epoch(137);
  ec_trace_end_blob("_ec_blob_122");
}

void trace_ec__ec_blob_139(void) {
  ec_trace_start_blob("_ec_blob_139");
  ec_trace_start_epoch(139);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_293 */
    static const LL_Convacc_InitTypeDef Conv2D_293_init139 = {
      .simd = 2,
      .fsub = -88,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 4,
      .afilt_first = 1,
      .afilt_last = 3,
      .kfilt_tot = 64,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_293_init139);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_293_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_293_ca_pipe_1_init139 = {
      .simd = 2,
      .fsub = -88,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_293_ca_pipe_1_init139);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_293_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_293_ca_pipe_2_init139 = {
      .simd = 2,
      .fsub = -88,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 32,
      .kfilt_last = 47,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_293_ca_pipe_2_init139);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_293_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_293_ca_pipe_3_init139 = {
      .simd = 2,
      .fsub = -88,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 48,
      .kfilt_last = 63,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_293_ca_pipe_3_init139);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Conv2D_293_mul_scale_511 */
    static const LL_Arithacc_InitTypeDef Conv2D_293_mul_scale_511_init139 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 12,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 60336))) /* Equivalent hex offset = 0xebb0 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_293_mul_scale_511_init139);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_293_off_bias_514 */
    static const LL_Arithacc_InitTypeDef Conv2D_293_off_bias_514_init139 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 28396,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 28672))) /* Equivalent hex offset = 0x7000 */},
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_293_off_bias_514_init139);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Clip node=PReLU_296_28_clip_x */
    static const LL_Arithacc_InitTypeDef PReLU_296_28_clip_x_init139 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_CLIP,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = -128,
      .B_scalar = 0,
      .C_scalar = 29,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &PReLU_296_28_clip_x_init139);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=PReLU_296_28_mul_x */
    static const LL_Arithacc_InitTypeDef PReLU_296_28_mul_x_init139 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 66720))) /* Equivalent hex offset = 0x104a0 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &PReLU_296_28_mul_x_init139);


    /* Dma inputs units to cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_293 input ports=0 range=8[147456,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_293_dma_init_in_0_139 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_293_zero_off_out_509 */
      .offset_start = 147456,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 256,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_293_dma_init_in_0_139, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_293 input ports=1 range=5[819232,852000] */

    static const LL_Streng_TensorInitTypeDef Conv2D_293_dma_init_in_1_139 = {
      /* 128x1x1x256(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_293_weights */
      .offset_start = 819232,
      .offset_end = 819488,
      .offset_limit = 852064,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_293_dma_init_in_1_139, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_293 input ports=2 range=8[442368,460800] */

    static const LL_Streng_TensorInitTypeDef Conv2D_293_dma_init_in_2_139 = {
      /* partial accumulator 18432 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 442368,
      .offset_end = 460800,
      .offset_limit = 460864,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_293_dma_init_in_2_139, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_293_ca_pipe_1 input ports=0 range=8[147456,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_293_ca_pipe_1_dma_init_in_0_139 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_293_zero_off_out_509_copy_in_107 ca pipe offset=1 */
      .offset_start = 147472,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 256,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_293_ca_pipe_1_dma_init_in_0_139, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_293_ca_pipe_2 input ports=0 range=8[147456,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_293_ca_pipe_2_dma_init_in_0_139 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_293_zero_off_out_509_copy_in_108 ca pipe offset=2 */
      .offset_start = 147488,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 256,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_293_ca_pipe_2_dma_init_in_0_139, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_293_ca_pipe_3 input ports=0 range=8[147456,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_293_ca_pipe_3_dma_init_in_0_139 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_293_zero_off_out_509_copy_in_109 ca pipe offset=3 */
      .offset_start = 147504,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 256,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_293_ca_pipe_3_dma_init_in_0_139, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 65536 */
    /* npuRAM3 -> 1703936 */
    /* octoFlash -> 32768 */

    /* Dma output units from cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_293_ca_pipe_3 output ports=0 range=8[442368,460800] */

    static const LL_Streng_TensorInitTypeDef Conv2D_293_ca_pipe_3_dma_init_out_0_139 = {
      /* partial accumulator 18432 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_293_out_0_cp_in_107_cp_in_108_cp_in_109 */
      .offset_start = 442368,
      .offset_end = 460800,
      .offset_limit = 460864,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_293_ca_pipe_3_dma_init_out_0_139, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_293_off_bias_514 output ports=0 range=8[368640,442368] */

    static const LL_Streng_TensorInitTypeDef Conv2D_293_off_bias_514_dma_init_out_0_139 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_293_off_bias_out_515 */
      .offset_start = 368640,
      .offset_end = 377856,
      .offset_limit = 442432,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 9216,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_293_off_bias_514_dma_init_out_0_139, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_296_28_mul_x output ports=0 range=8[0,147456] */

    static const LL_Streng_TensorInitTypeDef PReLU_296_28_mul_x_dma_init_out_0_139 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_296_28_mul_x */
      .offset_start = 0,
      .offset_end = 18432,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 18432,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &PReLU_296_28_mul_x_dma_init_out_0_139, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 73728 */
    /* npuRAM3 <- 811008 */

    static const LL_Switch_InitTypeDef switch_init_in_139[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_293 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_293 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_293 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_293_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_293_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_293_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_293_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_293_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_293_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_293_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_293_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_293_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_293_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 3, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_293_mul_scale_511 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_293_off_bias_514 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_293_off_bias_514 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_296_28_clip_x IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_296_28_mul_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_296_28_mul_x OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=139 */
    LL_Switch_Init(switch_init_in_139, 19);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_139_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_139_all_units, 17);

  }

  ec_trace_wait_epoch_end(0x224);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_139[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_293 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_293 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_293 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_293_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_293_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_293_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_293_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_293_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_293_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_293_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_293_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_293_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_293_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 3, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_293_mul_scale_511 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_293_off_bias_514 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_293_off_bias_514 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_296_28_clip_x IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_296_28_mul_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_296_28_mul_x OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=139 */
    LL_Switch_Deinit(switch_deinit_in_139, 19);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_139_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_139_all_units, 17);

  }
  ec_trace_end_epoch(139);
  ec_trace_start_epoch(140);
  {
    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Sub node=PReLU_296_28_mul_x_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef PReLU_296_28_mul_x_mul_sub2__init140 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 19,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 17350,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 52224))) /* Equivalent hex offset = 0xcc00 */},
      .vec_precision = {8, 8, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_296_28_mul_x_mul_sub2__init140);


    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Identity_inserted_id1703 */
    /* node=Identity_inserted_id1703 satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Relu node=PReLU_296_28_relu_x */
    static const LL_Activacc_InitTypeDef PReLU_296_28_relu_x_init140 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 75008))) /* Equivalent hex offset = 0x12500 */},
      .ROM1_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 72416))) /* Equivalent hex offset = 0x11ae0 */},
      .ROM0_nbytes = 32,
      .ROM1_nbytes = 108,
      .shift_b = 1,
      .shift_c = 7,
      .shift_norm = 8,
      .bwidth = 5,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &PReLU_296_28_relu_x_init140);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=PReLU_296_28_add_x */
    static const LL_Arithacc_InitTypeDef PReLU_296_28_add_x_init140 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 4,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = -25600,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &PReLU_296_28_add_x_init140);


    /* Dma inputs units to cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_296_28_mul_x_mul_sub2_ input ports=0 range=8[0,147456] */

    static const LL_Streng_TensorInitTypeDef PReLU_296_28_mul_x_mul_sub2__dma_init_in_0_140 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_296_28_mul_x_copy_in_110 */
      .offset_start = 0,
      .offset_end = 18432,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 18432,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &PReLU_296_28_mul_x_mul_sub2__dma_init_in_0_140, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id1703 input ports=0 range=8[460800,476352] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id1703_dma_init_in_0_140 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Reshape_336_out_0_inserted_out1701_inserted_in1703 */
      .offset_start = 460800,
      .offset_end = 460818,
      .offset_limit = 476416,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 18,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 864,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Identity_inserted_id1703_dma_init_in_0_140, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_296_28_relu_x input ports=0 range=8[368640,442368] */

    static const LL_Streng_TensorInitTypeDef PReLU_296_28_relu_x_dma_init_in_0_140 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_295_out_0 */
      .offset_start = 368640,
      .offset_end = 377856,
      .offset_limit = 442432,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 9216,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &PReLU_296_28_relu_x_dma_init_in_0_140, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 15552 */
    /* npuRAM3 -> 221184 */

    /* Dma output units from cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id1703 output ports=0 range=8[476352,491904] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id1703_dma_init_out_0_140 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Reshape_336_out_0_inserted_out1701_inserted_out1703 */
      .offset_start = 476352,
      .offset_limit = 491968,
      .frame_count = 0,
      .fwidth = 1,
      .fheight = 18,
      .batch_depth = 1,
      .batch_offset = 864,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 15552,
      .frame_loop_cnt = 864,
      .frame_tot_cnt = 864,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Identity_inserted_id1703_dma_init_out_0_140, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_296_28_add_x output ports=0 range=8[147456,221184] */

    static const LL_Streng_TensorInitTypeDef PReLU_296_28_add_x_dma_init_out_0_140 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_296_out_0 */
      .offset_start = 147456,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 73728,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &PReLU_296_28_add_x_dma_init_out_0_140, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 15552 */
    /* npuRAM3 <- 73728 */

    static const LL_Switch_InitTypeDef switch_init_in_140[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_296_28_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id1703 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_296_28_relu_x IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_296_28_add_x IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_296_28_add_x IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_296_28_add_x OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=140 */
    LL_Switch_Init(switch_init_in_140, 6);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_140_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_140_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x42);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_140[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_296_28_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id1703 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_296_28_relu_x IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_296_28_add_x IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_296_28_add_x IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_296_28_add_x OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=140 */
    LL_Switch_Deinit(switch_deinit_in_140, 6);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_140_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_140_all_units, 8);

  }
  ec_trace_end_epoch(140);
  ec_trace_start_epoch(141);
  {
    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Add_297 */
    static const LL_Arithacc_InitTypeDef Add_297_init141 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 1,
      .By_shift = 0,
      .C_shift = 4,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 21573,
      .B_scalar = 32678,
      .C_scalar = 25759,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Add_297_init141);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_300_subm_0 */
    static const LL_Convacc_InitTypeDef Conv2D_300_subm_0_init141 = {
      .simd = 2,
      .fsub = 25,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 5,
      .kernelHeight = 3,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 2,
      .right_padding = 2,
      .top_padding = 2,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_300_subm_0_init141);


    /* Dma inputs units to cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Add_297 input ports=0 range=8[294912,368640] */

    static const LL_Streng_TensorInitTypeDef Add_297_dma_init_in_0_141 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_158_out_0 */
      .offset_start = 294912,
      .offset_end = 295488,
      .offset_limit = 368704,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Add_297_dma_init_in_0_141, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Add_297 input ports=1 range=8[147456,221184] */

    static const LL_Streng_TensorInitTypeDef Add_297_dma_init_in_1_141 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_296_out_0 */
      .offset_start = 147456,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 1,
      .batch_offset = 128,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 73728,
      .frame_loop_cnt = 128,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Add_297_dma_init_in_1_141, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_300_subm_0 input ports=1 range=5[1087264,1089184] */

    static const LL_Streng_TensorInitTypeDef Conv2D_300_subm_0_dma_init_in_1_141 = {
      /* 128x5x3x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_300_weights_submask_0_0_0_0_128_1_3_5_671 */
      .offset_start = 1087264,
      .offset_end = 1089184,
      .offset_limit = 1089248,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_300_subm_0_dma_init_in_1_141, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 147456 */
    /* octoFlash -> 1920 */

    /* Dma output units from cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Add_297 output ports=0 range=8[221184,294912] */

    static const LL_Streng_TensorInitTypeDef Add_297_dma_init_out_0_141 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Add_297_out_0 */
      .offset_start = 221184,
      .offset_end = 221760,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Add_297_dma_init_out_0_141, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_300_subm_0 output ports=0 range=8[0,147456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_300_subm_0_dma_init_out_0_141 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1786 */
      .offset_start = 0,
      .offset_end = 1152,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1152,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_300_subm_0_dma_init_out_0_141, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 147456 */

    static const LL_Switch_InitTypeDef switch_init_in_141[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_297 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_297 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_297 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 128, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(1) = 0, LL_Switch_Init_Frames(1) = 255, }, /* Conv2D_300_subm_0 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_300_subm_0 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_300_subm_0 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
    };


    /* epoch=141 */
    LL_Switch_Init(switch_init_in_141, 6);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_141_all_units[] = {
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_141_all_units, 7);

  }

  ec_trace_wait_epoch_end(0x280);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_141[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_297 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_297 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_297 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 128, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(1) = 0, LL_Switch_Init_Frames(1) = 255, }, /* Conv2D_300_subm_0 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_300_subm_0 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_300_subm_0 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
    };


    /* epoch=141 */
    LL_Switch_Deinit(switch_deinit_in_141, 6);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_141_all_units[] = {
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_141_all_units, 7);

  }
  ec_trace_end_epoch(141);
  ec_trace_start_epoch(142);
  {
    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_300_subm_1 */
    static const LL_Convacc_InitTypeDef Conv2D_300_subm_1_init142 = {
      .simd = 2,
      .fsub = 25,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 5,
      .kernelHeight = 2,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 2,
      .right_padding = 2,
      .top_padding = 0,
      .bot_padding = 2,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 1,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_300_subm_1_init142);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Conv2D_300_add_0 */
    static const LL_Arithacc_InitTypeDef Conv2D_300_add_0_init142 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_300_add_0_init142);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Conv2D_300_mul_scale_520 */
    static const LL_Arithacc_InitTypeDef Conv2D_300_mul_scale_520_init142 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 10,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 60592))) /* Equivalent hex offset = 0xecb0 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_300_mul_scale_520_init142);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_300_off_bias_523 */
    static const LL_Arithacc_InitTypeDef Conv2D_300_off_bias_523_init142 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16644,
      .B_scalar = 336,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_300_off_bias_523_init142);


    /* Dma inputs units to cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_300_subm_1 input ports=0 range=8[221184,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_300_subm_1_dma_init_in_0_142 = {
      /* 24x24x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1788 */
      .offset_start = 221184,
      .offset_end = 221760,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 576,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_300_subm_1_dma_init_in_0_142, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_300_subm_1 input ports=1 range=5[1102400,1103680] */

    static const LL_Streng_TensorInitTypeDef Conv2D_300_subm_1_dma_init_in_1_142 = {
      /* 128x5x2x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_300_weights_submask_0_0_3_0_128_1_2_5_672 */
      .offset_start = 1102400,
      .offset_end = 1103680,
      .offset_limit = 1103744,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_300_subm_1_dma_init_in_1_142, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_300_add_0 input ports=0 range=8[0,147456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_300_add_0_dma_init_in_0_142 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1786 */
      .offset_start = 0,
      .offset_end = 1152,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1152,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_300_add_0_dma_init_in_0_142, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 221184 */
    /* octoFlash -> 1280 */

    /* Dma output units from cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_300_off_bias_523 output ports=0 range=8[147456,221184] */

    static const LL_Streng_TensorInitTypeDef Conv2D_300_off_bias_523_dma_init_out_0_142 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_300_off_bias_out_524 */
      .offset_start = 147456,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 1,
      .batch_offset = 128,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 73728,
      .frame_loop_cnt = 128,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_300_off_bias_523_dma_init_out_0_142, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 73728 */

    static const LL_Switch_InitTypeDef switch_init_in_142[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_300_subm_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_300_subm_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_300_add_0 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_300_add_0 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_300_mul_scale_520 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_300_off_bias_523 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_300_off_bias_523 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=142 */
    LL_Switch_Init(switch_init_in_142, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_142_all_units[] = {
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_142_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x200);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_142[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_300_subm_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_300_subm_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_300_add_0 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_300_add_0 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_300_mul_scale_520 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_300_off_bias_523 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_300_off_bias_523 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=142 */
    LL_Switch_Deinit(switch_deinit_in_142, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_142_all_units[] = {
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_142_all_units, 8);

  }
  ec_trace_end_epoch(142);
  ec_trace_start_epoch(143);
  {
    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_303 */
    static const LL_Convacc_InitTypeDef Conv2D_303_init143 = {
      .simd = 2,
      .fsub = 21,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 2,
      .afilt_first = 1,
      .afilt_last = 1,
      .kfilt_tot = 64,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 3,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_303_init143);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_303_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_303_ca_pipe_1_init143 = {
      .simd = 2,
      .fsub = 21,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_303_ca_pipe_1_init143);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_303_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_303_ca_pipe_2_init143 = {
      .simd = 2,
      .fsub = 21,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 32,
      .kfilt_last = 47,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_303_ca_pipe_2_init143);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_303_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_303_ca_pipe_3_init143 = {
      .simd = 2,
      .fsub = 21,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 48,
      .kfilt_last = 63,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 3,
      .raw_o = 0,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_303_ca_pipe_3_init143);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Conv2D_303_mul_scale_529 */
    static const LL_Arithacc_InitTypeDef Conv2D_303_mul_scale_529_init143 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 13,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 60848))) /* Equivalent hex offset = 0xedb0 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_303_mul_scale_529_init143);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Conv2D_303_off_bias_532 */
    static const LL_Arithacc_InitTypeDef Conv2D_303_off_bias_532_init143 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 32536,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 29184))) /* Equivalent hex offset = 0x7200 */},
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_303_off_bias_532_init143);


    /* Dma inputs units to cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_303 input ports=0 range=8[147456,221184] */

    static const LL_Streng_TensorInitTypeDef Conv2D_303_dma_init_in_0_143 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_303_zero_off_out_527 */
      .offset_start = 147456,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_303_dma_init_in_0_143, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_303 input ports=1 range=5[945184,961568] */

    static const LL_Streng_TensorInitTypeDef Conv2D_303_dma_init_in_1_143 = {
      /* 128x1x1x128(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_303_weights */
      .offset_start = 945184,
      .offset_end = 945440,
      .offset_limit = 961632,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_303_dma_init_in_1_143, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_303 input ports=2 range=8[73728,92160] */

    static const LL_Streng_TensorInitTypeDef Conv2D_303_dma_init_in_2_143 = {
      /* partial accumulator 18432 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 73728,
      .offset_end = 92160,
      .offset_limit = 92224,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_303_dma_init_in_2_143, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_303_ca_pipe_1 input ports=0 range=8[147456,221184] */

    static const LL_Streng_TensorInitTypeDef Conv2D_303_ca_pipe_1_dma_init_in_0_143 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_303_zero_off_out_527_copy_in_112 ca pipe offset=1 */
      .offset_start = 147472,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_303_ca_pipe_1_dma_init_in_0_143, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_303_ca_pipe_2 input ports=0 range=8[147456,221184] */

    static const LL_Streng_TensorInitTypeDef Conv2D_303_ca_pipe_2_dma_init_in_0_143 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_303_zero_off_out_527_copy_in_113 ca pipe offset=2 */
      .offset_start = 147488,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_303_ca_pipe_2_dma_init_in_0_143, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_303_ca_pipe_3 input ports=0 range=8[147456,221184] */

    static const LL_Streng_TensorInitTypeDef Conv2D_303_ca_pipe_3_dma_init_in_0_143 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_303_zero_off_out_527_copy_in_114 ca pipe offset=3 */
      .offset_start = 147504,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_303_ca_pipe_3_dma_init_in_0_143, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 884736 */
    /* octoFlash -> 16384 */

    /* Dma output units from cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_303_ca_pipe_3 output ports=0 range=8[73728,92160] */

    static const LL_Streng_TensorInitTypeDef Conv2D_303_ca_pipe_3_dma_init_out_0_143 = {
      /* partial accumulator 18432 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_303_out_0_cp_in_112_cp_in_113_cp_in_114 */
      .offset_start = 73728,
      .offset_end = 92160,
      .offset_limit = 92224,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_303_ca_pipe_3_dma_init_out_0_143, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_303_off_bias_532 output ports=0 range=8[0,73728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_303_off_bias_532_dma_init_out_0_143 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_303_off_bias_out_533 */
      .offset_start = 0,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 73728,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_303_off_bias_532_dma_init_out_0_143, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 442368 */

    static const LL_Switch_InitTypeDef switch_init_in_143[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_303 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_303 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_303 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_303_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_303_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_303_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_303_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_303_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_303_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_303_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_303_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_303_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_303_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_303_mul_scale_529 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_303_off_bias_532 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_303_off_bias_532 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=143 */
    LL_Switch_Init(switch_init_in_143, 16);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_143_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_143_all_units, 14);

  }

  ec_trace_wait_epoch_end(0x21);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_143[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_303 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_303 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_303 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_303_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_303_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_303_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_303_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_303_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_303_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_303_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_303_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_303_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_303_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_303_mul_scale_529 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_303_off_bias_532 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_303_off_bias_532 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=143 */
    LL_Switch_Deinit(switch_deinit_in_143, 16);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_143_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_143_all_units, 14);

  }
  ec_trace_end_epoch(143);
  ec_trace_start_epoch(144);
  {
    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Add_306 */
    static const LL_Arithacc_InitTypeDef Add_306_init144 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 5,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16460,
      .B_scalar = 30016,
      .C_scalar = -25545,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Add_306_init144);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Clip node=PReLU_309_29_clip_x */
    static const LL_Arithacc_InitTypeDef PReLU_309_29_clip_x_init144 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_CLIP,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = -128,
      .B_scalar = 0,
      .C_scalar = 27,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &PReLU_309_29_clip_x_init144);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=PReLU_309_29_mul_x */
    static const LL_Arithacc_InitTypeDef PReLU_309_29_mul_x_init144 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 69024))) /* Equivalent hex offset = 0x10da0 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_309_29_mul_x_init144);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Sub node=PReLU_309_29_mul_x_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef PReLU_309_29_mul_x_mul_sub2__init144 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 18,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 26975,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 32768))) /* Equivalent hex offset = 0x8000 */},
      .vec_precision = {8, 8, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &PReLU_309_29_mul_x_mul_sub2__init144);


    /* Dma inputs units to cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Add_306 input ports=0 range=8[221184,294912] */

    static const LL_Streng_TensorInitTypeDef Add_306_dma_init_in_0_144 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_299_out_0 */
      .offset_start = 221184,
      .offset_end = 221760,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Add_306_dma_init_in_0_144, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Add_306 input ports=1 range=8[0,73728] */

    static const LL_Streng_TensorInitTypeDef Add_306_dma_init_in_1_144 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_305_out_0 */
      .offset_start = 0,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 1,
      .batch_offset = 128,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 73728,
      .frame_loop_cnt = 128,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Add_306_dma_init_in_1_144, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 147456 */

    /* Dma output units from cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Add_306 output ports=0 range=8[147456,221184] */

    static const LL_Streng_TensorInitTypeDef Add_306_dma_init_out_0_144 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Add_306_out_0 */
      .offset_start = 147456,
      .offset_end = 148032,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Add_306_dma_init_out_0_144, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_309_29_mul_x_mul_sub2_ output ports=0 range=8[294912,368640] */

    static const LL_Streng_TensorInitTypeDef PReLU_309_29_mul_x_mul_sub2__dma_init_out_0_144 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_309_29_mul_x_cp_in_115 */
      .offset_start = 294912,
      .offset_end = 295488,
      .offset_limit = 368704,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &PReLU_309_29_mul_x_mul_sub2__dma_init_out_0_144, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 147456 */

    static const LL_Switch_InitTypeDef switch_init_in_144[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_306 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_306 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_306 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_309_29_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_309_29_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_309_29_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_309_29_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=144 */
    LL_Switch_Init(switch_init_in_144, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_144_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_144_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x6);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_144[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_306 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_306 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_306 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_309_29_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_309_29_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_309_29_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_309_29_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=144 */
    LL_Switch_Deinit(switch_deinit_in_144, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_144_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_144_all_units, 8);

  }
  ec_trace_end_epoch(144);
  ec_trace_start_epoch(145);
  {
    /* Unit= 17 [ACTIV_ACC_V2 1] */
    /* kind=Relu node=PReLU_309_29_relu_x */
    static const LL_Activacc_InitTypeDef PReLU_309_29_relu_x_init145 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 75040))) /* Equivalent hex offset = 0x12520 */},
      .ROM1_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 72528))) /* Equivalent hex offset = 0x11b50 */},
      .ROM0_nbytes = 32,
      .ROM1_nbytes = 108,
      .shift_b = 1,
      .shift_c = 7,
      .shift_norm = 8,
      .bwidth = 5,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(1, &PReLU_309_29_relu_x_init145);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=PReLU_309_29_add_x */
    static const LL_Arithacc_InitTypeDef PReLU_309_29_add_x_init145 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 3,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = -30720,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_309_29_add_x_init145);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_310_subm_0 */
    static const LL_Convacc_InitTypeDef Conv2D_310_subm_0_init145 = {
      .simd = 2,
      .fsub = 15,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 5,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 5,
      .raw_o = 0,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 5,
      .kernelHeight = 3,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 2,
      .right_padding = 2,
      .top_padding = 2,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_310_subm_0_init145);


    /* Dma inputs units to cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_309_29_relu_x input ports=0 range=8[147456,221184] */

    static const LL_Streng_TensorInitTypeDef PReLU_309_29_relu_x_dma_init_in_0_145 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_308_out_0 */
      .offset_start = 147456,
      .offset_end = 148032,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &PReLU_309_29_relu_x_dma_init_in_0_145, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_309_29_add_x input ports=1 range=8[294912,368640] */

    static const LL_Streng_TensorInitTypeDef PReLU_309_29_add_x_dma_init_in_1_145 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_309_29_mul_x */
      .offset_start = 294912,
      .offset_end = 295488,
      .offset_limit = 368704,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &PReLU_309_29_add_x_dma_init_in_1_145, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_310_subm_0 input ports=1 range=5[1089184,1091104] */

    static const LL_Streng_TensorInitTypeDef Conv2D_310_subm_0_dma_init_in_1_145 = {
      /* 128x5x3x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_310_weights_submask_0_0_0_0_128_1_3_5_673 */
      .offset_start = 1089184,
      .offset_end = 1091104,
      .offset_limit = 1091168,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_310_subm_0_dma_init_in_1_145, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 147456 */
    /* octoFlash -> 1920 */

    /* Dma output units from cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_309_29_add_x output ports=0 range=8[221184,294912] */

    static const LL_Streng_TensorInitTypeDef PReLU_309_29_add_x_dma_init_out_0_145 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_309_out_0 */
      .offset_start = 221184,
      .offset_end = 221760,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &PReLU_309_29_add_x_dma_init_out_0_145, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_310_subm_0 output ports=0 range=8[0,147456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_310_subm_0_dma_init_out_0_145 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1793 */
      .offset_start = 0,
      .offset_end = 1152,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1152,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_310_subm_0_dma_init_out_0_145, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 147456 */

    static const LL_Switch_InitTypeDef switch_init_in_145[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_309_29_relu_x IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_309_29_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_309_29_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_309_29_add_x OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 128, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(1) = 0, LL_Switch_Init_Frames(1) = 255, }, /* Conv2D_310_subm_0 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_310_subm_0 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_310_subm_0 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
    };


    /* epoch=145 */
    LL_Switch_Init(switch_init_in_145, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_145_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_145_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x240);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_145[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_309_29_relu_x IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_309_29_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_309_29_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_309_29_add_x OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 128, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(1) = 0, LL_Switch_Init_Frames(1) = 255, }, /* Conv2D_310_subm_0 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_310_subm_0 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_310_subm_0 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
    };


    /* epoch=145 */
    LL_Switch_Deinit(switch_deinit_in_145, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_145_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_145_all_units, 8);

  }
  ec_trace_end_epoch(145);
  ec_trace_start_epoch(146);
  {
    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_310_subm_1 */
    static const LL_Convacc_InitTypeDef Conv2D_310_subm_1_init146 = {
      .simd = 2,
      .fsub = 15,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 5,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 5,
      .raw_o = 0,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 5,
      .kernelHeight = 2,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 2,
      .right_padding = 2,
      .top_padding = 0,
      .bot_padding = 2,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 1,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_310_subm_1_init146);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_310_add_0 */
    static const LL_Arithacc_InitTypeDef Conv2D_310_add_0_init146 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_310_add_0_init146);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Conv2D_310_mul_scale_538 */
    static const LL_Arithacc_InitTypeDef Conv2D_310_mul_scale_538_init146 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 10,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 61104))) /* Equivalent hex offset = 0xeeb0 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_310_mul_scale_538_init146);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Conv2D_310_off_bias_541 */
    static const LL_Arithacc_InitTypeDef Conv2D_310_off_bias_541_init146 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 19016,
      .B_scalar = -400,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_310_off_bias_541_init146);


    /* Dma inputs units to cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_310_subm_1 input ports=0 range=8[221184,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_310_subm_1_dma_init_in_0_146 = {
      /* 24x24x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1795 */
      .offset_start = 221184,
      .offset_end = 221760,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 576,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_310_subm_1_dma_init_in_0_146, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_310_subm_1 input ports=1 range=5[1103680,1104960] */

    static const LL_Streng_TensorInitTypeDef Conv2D_310_subm_1_dma_init_in_1_146 = {
      /* 128x5x2x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_310_weights_submask_0_0_3_0_128_1_2_5_674 */
      .offset_start = 1103680,
      .offset_end = 1104960,
      .offset_limit = 1105024,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_310_subm_1_dma_init_in_1_146, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_310_add_0 input ports=0 range=8[0,147456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_310_add_0_dma_init_in_0_146 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ???_1793 */
      .offset_start = 0,
      .offset_end = 1152,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1152,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_310_add_0_dma_init_in_0_146, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 221184 */
    /* octoFlash -> 1280 */

    /* Dma output units from cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_310_off_bias_541 output ports=0 range=8[147456,221184] */

    static const LL_Streng_TensorInitTypeDef Conv2D_310_off_bias_541_dma_init_out_0_146 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_310_off_bias_out_542 */
      .offset_start = 147456,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 1,
      .batch_offset = 128,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 73728,
      .frame_loop_cnt = 128,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_310_off_bias_541_dma_init_out_0_146, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 73728 */

    static const LL_Switch_InitTypeDef switch_init_in_146[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_310_subm_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_310_subm_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_310_add_0 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_310_add_0 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_310_mul_scale_538 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_310_off_bias_541 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_310_off_bias_541 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=146 */
    LL_Switch_Init(switch_init_in_146, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_146_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_146_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x20);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_146[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_310_subm_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_310_subm_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_310_add_0 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_310_add_0 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_310_mul_scale_538 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_310_off_bias_541 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_310_off_bias_541 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=146 */
    LL_Switch_Deinit(switch_deinit_in_146, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_146_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_146_all_units, 8);

  }
  ec_trace_end_epoch(146);
  ec_trace_start_epoch(147);
  {
    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_313 */
    static const LL_Convacc_InitTypeDef Conv2D_313_init147 = {
      .simd = 2,
      .fsub = -25,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 2,
      .afilt_first = 1,
      .afilt_last = 1,
      .kfilt_tot = 64,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 3,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_313_init147);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_313_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_313_ca_pipe_1_init147 = {
      .simd = 2,
      .fsub = -25,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_313_ca_pipe_1_init147);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_313_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_313_ca_pipe_2_init147 = {
      .simd = 2,
      .fsub = -25,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 32,
      .kfilt_last = 47,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_313_ca_pipe_2_init147);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_313_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_313_ca_pipe_3_init147 = {
      .simd = 2,
      .fsub = -25,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 48,
      .kfilt_last = 63,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 3,
      .raw_o = 0,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_313_ca_pipe_3_init147);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Conv2D_313_mul_scale_547 */
    static const LL_Arithacc_InitTypeDef Conv2D_313_mul_scale_547_init147 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 11,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 61360))) /* Equivalent hex offset = 0xefb0 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_313_mul_scale_547_init147);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_313_off_bias_550 */
    static const LL_Arithacc_InitTypeDef Conv2D_313_off_bias_550_init147 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 25838,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 29696))) /* Equivalent hex offset = 0x7400 */},
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_313_off_bias_550_init147);


    /* Dma inputs units to cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_313 input ports=0 range=8[147456,221184] */

    static const LL_Streng_TensorInitTypeDef Conv2D_313_dma_init_in_0_147 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_313_zero_off_out_545 */
      .offset_start = 147456,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_313_dma_init_in_0_147, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_313 input ports=1 range=5[961568,977952] */

    static const LL_Streng_TensorInitTypeDef Conv2D_313_dma_init_in_1_147 = {
      /* 128x1x1x128(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_313_weights */
      .offset_start = 961568,
      .offset_end = 961824,
      .offset_limit = 978016,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_313_dma_init_in_1_147, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_313 input ports=2 range=8[294912,313344] */

    static const LL_Streng_TensorInitTypeDef Conv2D_313_dma_init_in_2_147 = {
      /* partial accumulator 18432 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 294912,
      .offset_end = 313344,
      .offset_limit = 313408,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_313_dma_init_in_2_147, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_313_ca_pipe_1 input ports=0 range=8[147456,221184] */

    static const LL_Streng_TensorInitTypeDef Conv2D_313_ca_pipe_1_dma_init_in_0_147 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_313_zero_off_out_545_copy_in_116 ca pipe offset=1 */
      .offset_start = 147472,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_313_ca_pipe_1_dma_init_in_0_147, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_313_ca_pipe_2 input ports=0 range=8[147456,221184] */

    static const LL_Streng_TensorInitTypeDef Conv2D_313_ca_pipe_2_dma_init_in_0_147 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_313_zero_off_out_545_copy_in_117 ca pipe offset=2 */
      .offset_start = 147488,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_313_ca_pipe_2_dma_init_in_0_147, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_313_ca_pipe_3 input ports=0 range=8[147456,221184] */

    static const LL_Streng_TensorInitTypeDef Conv2D_313_ca_pipe_3_dma_init_in_0_147 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_313_zero_off_out_545_copy_in_118 ca pipe offset=3 */
      .offset_start = 147504,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_313_ca_pipe_3_dma_init_in_0_147, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 884736 */
    /* octoFlash -> 16384 */

    /* Dma output units from cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_313_ca_pipe_3 output ports=0 range=8[294912,313344] */

    static const LL_Streng_TensorInitTypeDef Conv2D_313_ca_pipe_3_dma_init_out_0_147 = {
      /* partial accumulator 18432 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_313_out_0_cp_in_116_cp_in_117_cp_in_118 */
      .offset_start = 294912,
      .offset_end = 313344,
      .offset_limit = 313408,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_313_ca_pipe_3_dma_init_out_0_147, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_313_off_bias_550 output ports=0 range=8[0,73728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_313_off_bias_550_dma_init_out_0_147 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_313_off_bias_out_551 */
      .offset_start = 0,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 73728,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_313_off_bias_550_dma_init_out_0_147, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 442368 */

    static const LL_Switch_InitTypeDef switch_init_in_147[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_313 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_313 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_313 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_313_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_313_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_313_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_313_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_313_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_313_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_313_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_313_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_313_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_313_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_313_mul_scale_547 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_313_off_bias_550 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_313_off_bias_550 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=147 */
    LL_Switch_Init(switch_init_in_147, 16);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_147_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_147_all_units, 14);

  }

  ec_trace_wait_epoch_end(0x82);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_147[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_313 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_313 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_313 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_313_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_313_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_313_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_313_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_313_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_313_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_313_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_313_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_313_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_313_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_313_mul_scale_547 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_313_off_bias_550 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_313_off_bias_550 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=147 */
    LL_Switch_Deinit(switch_deinit_in_147, 16);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_147_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_147_all_units, 14);

  }
  ec_trace_end_epoch(147);
  ec_trace_start_epoch(148);
  {
    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Add_316 */
    static const LL_Arithacc_InitTypeDef Add_316_init148 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 1,
      .By_shift = 0,
      .C_shift = 3,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 32376,
      .B_scalar = 19933,
      .C_scalar = 32352,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Add_316_init148);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Clip node=PReLU_319_30_clip_x */
    static const LL_Arithacc_InitTypeDef PReLU_319_30_clip_x_init148 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_CLIP,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = -128,
      .B_scalar = 0,
      .C_scalar = 22,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &PReLU_319_30_clip_x_init148);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=PReLU_319_30_mul_x */
    static const LL_Arithacc_InitTypeDef PReLU_319_30_mul_x_init148 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 69152))) /* Equivalent hex offset = 0x10e20 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_319_30_mul_x_init148);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Sub node=PReLU_319_30_mul_x_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef PReLU_319_30_mul_x_mul_sub2__init148 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 18,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 17280,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 33280))) /* Equivalent hex offset = 0x8200 */},
      .vec_precision = {8, 8, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &PReLU_319_30_mul_x_mul_sub2__init148);


    /* Dma inputs units to cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Add_316 input ports=0 range=8[221184,294912] */

    static const LL_Streng_TensorInitTypeDef Add_316_dma_init_in_0_148 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_309_out_0 */
      .offset_start = 221184,
      .offset_end = 221760,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Add_316_dma_init_in_0_148, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Add_316 input ports=1 range=8[0,73728] */

    static const LL_Streng_TensorInitTypeDef Add_316_dma_init_in_1_148 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_315_out_0 */
      .offset_start = 0,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 1,
      .batch_offset = 128,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 73728,
      .frame_loop_cnt = 128,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Add_316_dma_init_in_1_148, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 147456 */

    /* Dma output units from cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Add_316 output ports=0 range=8[73728,147456] */

    static const LL_Streng_TensorInitTypeDef Add_316_dma_init_out_0_148 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Add_316_out_0 */
      .offset_start = 73728,
      .offset_end = 74304,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Add_316_dma_init_out_0_148, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_319_30_mul_x_mul_sub2_ output ports=0 range=8[147456,221184] */

    static const LL_Streng_TensorInitTypeDef PReLU_319_30_mul_x_mul_sub2__dma_init_out_0_148 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_319_30_mul_x_cp_in_119 */
      .offset_start = 147456,
      .offset_end = 148032,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &PReLU_319_30_mul_x_mul_sub2__dma_init_out_0_148, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 147456 */

    static const LL_Switch_InitTypeDef switch_init_in_148[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_316 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_316 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_316 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_319_30_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_319_30_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_319_30_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_319_30_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=148 */
    LL_Switch_Init(switch_init_in_148, 7);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_148_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_148_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x82);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_148[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_316 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_316 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_316 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_319_30_clip_x IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_319_30_mul_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_319_30_mul_x_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_319_30_mul_x_mul_sub2_ OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=148 */
    LL_Switch_Deinit(switch_deinit_in_148, 7);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_148_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_148_all_units, 8);

  }
  ec_trace_end_epoch(148);
  ec_trace_start_epoch(149);
  {
    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Relu node=PReLU_319_30_relu_x */
    static const LL_Activacc_InitTypeDef PReLU_319_30_relu_x_init149 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 75072))) /* Equivalent hex offset = 0x12540 */},
      .ROM1_vector = {((unsigned char *)(ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(((uintptr_t)(__ec_params_memory_pool_base)) + 72640))) /* Equivalent hex offset = 0x11bc0 */},
      .ROM0_nbytes = 32,
      .ROM1_nbytes = 108,
      .shift_b = 2,
      .shift_c = 8,
      .shift_norm = 8,
      .bwidth = 5,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &PReLU_319_30_relu_x_init149);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=PReLU_319_30_add_x */
    static const LL_Arithacc_InitTypeDef PReLU_319_30_add_x_init149 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 6,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 24832,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &PReLU_319_30_add_x_init149);


    /* Dma inputs units to cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_319_30_relu_x input ports=0 range=8[73728,147456] */

    static const LL_Streng_TensorInitTypeDef PReLU_319_30_relu_x_dma_init_in_0_149 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_318_out_0 */
      .offset_start = 73728,
      .offset_end = 74304,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &PReLU_319_30_relu_x_dma_init_in_0_149, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_319_30_add_x input ports=1 range=8[147456,221184] */

    static const LL_Streng_TensorInitTypeDef PReLU_319_30_add_x_dma_init_in_1_149 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_319_30_mul_x */
      .offset_start = 147456,
      .offset_end = 148032,
      .offset_limit = 221248,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 576,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &PReLU_319_30_add_x_dma_init_in_1_149, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 147456 */

    /* Dma output units from cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=PReLU_319_30_add_x output ports=0 range=8[0,73728] */

    static const LL_Streng_TensorInitTypeDef PReLU_319_30_add_x_dma_init_out_0_149 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* PReLU_319_out_0 */
      .offset_start = 0,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 1,
      .batch_offset = 128,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 73728,
      .frame_loop_cnt = 128,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &PReLU_319_30_add_x_dma_init_out_0_149, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 73728 */

    static const LL_Switch_InitTypeDef switch_init_in_149[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_319_30_relu_x IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_319_30_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_319_30_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_319_30_add_x OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=149 */
    LL_Switch_Init(switch_init_in_149, 4);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_149_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_149_all_units, 5);

  }

  ec_trace_wait_epoch_end(0x10);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_149[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_319_30_relu_x IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_319_30_add_x IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_319_30_add_x IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* PReLU_319_30_add_x OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=149 */
    LL_Switch_Deinit(switch_deinit_in_149, 4);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_149_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_149_all_units, 5);

  }
  ec_trace_end_epoch(149);
  ec_trace_start_epoch(150);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_326 */
    static const LL_Convacc_InitTypeDef Conv2D_326_init150 = {
      .simd = 2,
      .fsub = -97,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 2,
      .afilt_first = 1,
      .afilt_last = 1,
      .kfilt_tot = 8,
      .kfilt_first = 0,
      .kfilt_last = 1,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 3,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 2,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_326_init150);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_326_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_326_ca_pipe_1_init150 = {
      .simd = 2,
      .fsub = -97,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 8,
      .kfilt_first = 2,
      .kfilt_last = 3,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 2,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_326_ca_pipe_1_init150);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_326_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_326_ca_pipe_2_init150 = {
      .simd = 2,
      .fsub = -97,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 8,
      .kfilt_first = 4,
      .kfilt_last = 5,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 2,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_326_ca_pipe_2_init150);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_326_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_326_ca_pipe_3_init150 = {
      .simd = 2,
      .fsub = -97,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 8,
      .kfilt_first = 6,
      .kfilt_last = 7,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 3,
      .raw_o = 0,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 2,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_326_ca_pipe_3_init150);


    /* Dma inputs units to cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_326 input ports=0 range=8[0,73728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_326_dma_init_in_0_150 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_326_zero_off_out_563 */
      .offset_start = 0,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_326_dma_init_in_0_150, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_326 input ports=1 range=5[1122016,1122272] */

    static const LL_Streng_TensorInitTypeDef Conv2D_326_dma_init_in_1_150 = {
      /* 2x1x1x128(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_326_weights */
      .offset_start = 1122016,
      .offset_end = 1122048,
      .offset_limit = 1122336,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_326_dma_init_in_1_150, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_326 input ports=2 range=8[115200,117504] */

    static const LL_Streng_TensorInitTypeDef Conv2D_326_dma_init_in_2_150 = {
      /* partial accumulator 2304 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .sync_with_other = 1,
      .nbits_unsigned = 0,
      .sync_dma = 6,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 115200,
      .offset_end = 117504,
      .offset_limit = 117568,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 2,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_326_dma_init_in_2_150, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_326_ca_pipe_1 input ports=0 range=8[0,73728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_326_ca_pipe_1_dma_init_in_0_150 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_326_zero_off_out_563_copy_in_120 ca pipe offset=1 */
      .offset_start = 16,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_326_ca_pipe_1_dma_init_in_0_150, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_326_ca_pipe_2 input ports=0 range=8[0,73728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_326_ca_pipe_2_dma_init_in_0_150 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_326_zero_off_out_563_copy_in_121 ca pipe offset=2 */
      .offset_start = 32,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_326_ca_pipe_2_dma_init_in_0_150, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_326_ca_pipe_3 input ports=0 range=8[0,73728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_326_ca_pipe_3_dma_init_in_0_150 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_326_zero_off_out_563_copy_in_122 ca pipe offset=3 */
      .offset_start = 48,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_326_ca_pipe_3_dma_init_in_0_150, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 78336 */
    /* octoFlash -> 256 */

    /* Dma output units from cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_326_ca_pipe_3 output ports=0 range=8[115200,117504] */

    static const LL_Streng_TensorInitTypeDef Conv2D_326_ca_pipe_3_dma_init_out_0_150 = {
      /* partial accumulator 2304 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_326_out_0_cp_in_120_cp_in_121_cp_in_122 */
      .offset_start = 115200,
      .offset_end = 117504,
      .offset_limit = 117568,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 2,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_326_ca_pipe_3_dma_init_out_0_150, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 5760 */

    static const LL_Switch_InitTypeDef switch_init_in_150[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_326 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_326 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_326 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_326_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_326_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_326_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_326_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_326_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_326_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_326_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_326_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_326_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_326_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
    };


    /* epoch=150 */
    LL_Switch_Init(switch_init_in_150, 13);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_150_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_150_all_units, 11);

  }

  ec_trace_wait_epoch_end(0x40);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_150[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_326 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_326 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_326 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_326_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_326_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_326_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_326_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_326_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_326_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_326_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_326_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_326_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_326_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
    };


    /* epoch=150 */
    LL_Switch_Deinit(switch_deinit_in_150, 13);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_150_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_150_all_units, 11);

  }
  ec_trace_end_epoch(150);
  ec_trace_start_epoch(151);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_320 */
    static const LL_Convacc_InitTypeDef Conv2D_320_init151 = {
      .simd = 2,
      .fsub = -97,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 2,
      .afilt_first = 1,
      .afilt_last = 1,
      .kfilt_tot = 72,
      .kfilt_first = 0,
      .kfilt_last = 17,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 3,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 18,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_320_init151);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_320_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_320_ca_pipe_1_init151 = {
      .simd = 2,
      .fsub = -97,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 72,
      .kfilt_first = 18,
      .kfilt_last = 35,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 18,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_320_ca_pipe_1_init151);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_320_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_320_ca_pipe_2_init151 = {
      .simd = 2,
      .fsub = -97,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 72,
      .kfilt_first = 36,
      .kfilt_last = 53,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 18,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_320_ca_pipe_2_init151);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_320_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_320_ca_pipe_3_init151 = {
      .simd = 2,
      .fsub = -97,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 72,
      .kfilt_first = 54,
      .kfilt_last = 71,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 3,
      .raw_o = 0,
      .fWidth = 24,
      .fHeight = 24,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 18,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 23,
      .top_crop = 0,
      .bot_crop = 23,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_320_ca_pipe_3_init151);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Mul node=Conv2D_320_mul_scale_556 */
    static const LL_Arithacc_InitTypeDef Conv2D_320_mul_scale_556_init151 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 13,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 36,
      .batchDepth = 18,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 72752))) /* Equivalent hex offset = 0x11c30 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_320_mul_scale_556_init151);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Conv2D_320_off_bias_559 */
    static const LL_Arithacc_InitTypeDef Conv2D_320_off_bias_559_init151 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 36,
      .batchDepth = 18,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 31226,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 64912))) /* Equivalent hex offset = 0xfd90 */},
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_320_off_bias_559_init151);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=Conv2D_326_mul_scale_565 */
    static const LL_Arithacc_InitTypeDef Conv2D_326_mul_scale_565_init151 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 12,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 2,
      .batchDepth = 2,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 75328))) /* Equivalent hex offset = 0x12640 */},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_326_mul_scale_565_init151);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Conv2D_326_off_bias_568 */
    static const LL_Arithacc_InitTypeDef Conv2D_326_off_bias_568_init151 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 24,
      .fHeight = 24,
      .fChannels = 2,
      .batchDepth = 2,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 18957,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {((unsigned char *)((((uintptr_t)(__ec_params_memory_pool_base)) + 75312))) /* Equivalent hex offset = 0x12630 */},
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_326_off_bias_568_init151);


    /* Dma inputs units to cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_320 input ports=0 range=8[0,73728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_320_dma_init_in_0_151 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_320_zero_off_out_554 */
      .offset_start = 0,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_320_dma_init_in_0_151, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_320 input ports=1 range=5[986144,990752] */

    static const LL_Streng_TensorInitTypeDef Conv2D_320_dma_init_in_1_151 = {
      /* 36x1x1x128(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x71000000UL) /* Equivalent hex address = 0x71000000UL */}, /* Conv2D_320_weights */
      .offset_start = 986144,
      .offset_end = 986432,
      .offset_limit = 990816,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 288,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_320_dma_init_in_1_151, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_320 input ports=2 range=8[73728,94464] */

    static const LL_Streng_TensorInitTypeDef Conv2D_320_dma_init_in_2_151 = {
      /* partial accumulator 20736 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 73728,
      .offset_end = 94464,
      .offset_limit = 94528,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_320_dma_init_in_2_151, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_320_ca_pipe_1 input ports=0 range=8[0,73728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_320_ca_pipe_1_dma_init_in_0_151 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_320_zero_off_out_554_copy_in_123 ca pipe offset=1 */
      .offset_start = 16,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_320_ca_pipe_1_dma_init_in_0_151, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_320_ca_pipe_2 input ports=0 range=8[0,73728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_320_ca_pipe_2_dma_init_in_0_151 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_320_zero_off_out_554_copy_in_124 ca pipe offset=2 */
      .offset_start = 32,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_320_ca_pipe_2_dma_init_in_0_151, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_320_ca_pipe_3 input ports=0 range=8[0,73728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_320_ca_pipe_3_dma_init_in_0_151 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_320_zero_off_out_554_copy_in_125 ca pipe offset=3 */
      .offset_start = 48,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_320_ca_pipe_3_dma_init_in_0_151, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_326_mul_scale_565 input ports=0 range=8[115200,117504] */

    static const LL_Streng_TensorInitTypeDef Conv2D_326_mul_scale_565_dma_init_in_0_151 = {
      /* from memory with batch=2 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_326_out_0 */
      .offset_start = 115200,
      .offset_end = 117504,
      .offset_limit = 117568,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2304,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_326_mul_scale_565_dma_init_in_0_151, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 232704 */
    /* octoFlash -> 4608 */

    /* Dma output units from cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_320_ca_pipe_3 output ports=0 range=8[73728,94464] */

    static const LL_Streng_TensorInitTypeDef Conv2D_320_ca_pipe_3_dma_init_out_0_151 = {
      /* partial accumulator 20736 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_320_out_0_cp_in_123_cp_in_124_cp_in_125 */
      .offset_start = 73728,
      .offset_end = 94464,
      .offset_limit = 94528,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_320_ca_pipe_3_dma_init_out_0_151, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_320_off_bias_559 output ports=0 range=8[94464,115200] */

    static const LL_Streng_TensorInitTypeDef Conv2D_320_off_bias_559_dma_init_out_0_151 = {
      /* to memory canonical from batch=18 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_320_off_bias_out_560 */
      .offset_start = 94464,
      .offset_limit = 115264,
      .frame_count = 0,
      .fwidth = 24,
      .fheight = 24,
      .batch_depth = 18,
      .batch_offset = 36,
      .frame_offset = 18,
      .line_offset = 0,
      .loop_offset = 20736,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_320_off_bias_559_dma_init_out_0_151, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_326_off_bias_568 output ports=0 range=8[491904,493056] */

    static const LL_Streng_TensorInitTypeDef Conv2D_326_off_bias_568_dma_init_out_0_151 = {
      /* to memory with batch=2 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_326_off_bias_out_569 */
      .offset_start = 491904,
      .offset_end = 493056,
      .offset_limit = 493120,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1152,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_326_off_bias_568_dma_init_out_0_151, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 1152 */
    /* npuRAM3 <- 124416 */

    static const LL_Switch_InitTypeDef switch_init_in_151[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_320 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_320 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_320 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_320_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_320_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_320_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_320_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_320_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_320_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_320_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_320_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_320_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_320_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_320_mul_scale_556 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_320_off_bias_559 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_320_off_bias_559 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_326_mul_scale_565 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_326_off_bias_568 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_326_off_bias_568 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=151 */
    LL_Switch_Init(switch_init_in_151, 19);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_151_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_151_all_units, 18);

  }

  ec_trace_wait_epoch_end(0x221);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_151[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_320 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_320 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_320 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_320_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_320_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_320_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_320_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_320_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_320_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_320_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_320_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_320_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_320_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_320_mul_scale_556 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_320_off_bias_559 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_320_off_bias_559 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_326_mul_scale_565 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_326_off_bias_568 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_326_off_bias_568 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=151 */
    LL_Switch_Deinit(switch_deinit_in_151, 19);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_151_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_151_all_units, 18);

  }
  ec_trace_end_epoch(151);
  ec_trace_start_epoch(152);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Identity_inserted_id1724 */
    /* node=Identity_inserted_id1724 satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Concat node=Concat_348 */
    /* node=Concat_348 satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id1724 input ports=0 range=8[94464,115200] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id1724_dma_init_in_0_152 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Reshape_324_out_0_inserted_out1722_inserted_in1724 */
      .offset_start = 94464,
      .offset_end = 94482,
      .offset_limit = 115264,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 18,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1152,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Identity_inserted_id1724_dma_init_in_0_152, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Concat_348 input ports=0 range=8[491904,493920] */

    static const LL_Streng_TensorInitTypeDef Concat_348_dma_init_in_0_152 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Transpose_331_out_0 */
      .offset_start = 491904,
      .offset_end = 493920,
      .offset_limit = 493984,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2016,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 24,
      .nbits_out = 24,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Concat_348_dma_init_in_0_152, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 2016 */
    /* npuRAM3 -> 20736 */

    /* Dma output units from cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id1724 output ports=0 range=8[115200,135936] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id1724_dma_init_out_0_152 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Reshape_324_out_0_inserted_out1722_inserted_out1724 */
      .offset_start = 115200,
      .offset_limit = 136000,
      .frame_count = 0,
      .fwidth = 1,
      .fheight = 18,
      .batch_depth = 1,
      .batch_offset = 1152,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 20736,
      .frame_loop_cnt = 1152,
      .frame_tot_cnt = 1152,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Identity_inserted_id1724_dma_init_out_0_152, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Concat_348 output ports=0 range=8[181440,183456] */

    static const LL_Streng_TensorInitTypeDef Concat_348_dma_init_out_0_152 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Concat_348_out_0 */
      .offset_start = 181440,
      .offset_end = 183456,
      .offset_limit = 183520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2016,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 24,
      .nbits_out = 24,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Concat_348_dma_init_out_0_152, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 22752 */

    static const LL_Switch_InitTypeDef switch_init_in_152[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id1724 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Concat_348 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
    };


    /* epoch=152 */
    LL_Switch_Init(switch_init_in_152, 2);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_152_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_152_all_units, 4);

  }

  ec_trace_wait_epoch_end(0xc);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_152[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id1724 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Concat_348 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
    };


    /* epoch=152 */
    LL_Switch_Deinit(switch_deinit_in_152, 2);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_152_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_152_all_units, 4);

  }
  ec_trace_end_epoch(152);
  ec_trace_end_blob("_ec_blob_139");
}

void trace_ec__ec_blob_156(void) {
  ec_trace_start_blob("_ec_blob_156");
  ec_trace_start_epoch(156);
  {
  }
  {
  }
  ec_trace_end_epoch(156);
  ec_trace_start_epoch(157);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Identity_inserted_id1727 */
    /* node=Identity_inserted_id1727 satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id1727 input ports=0 range=8[0,145152] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id1727_dma_init_in_0_157 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_340_out_0_inserted_out1725_inserted_in1727 */
      .offset_start = 0,
      .offset_end = 8064,
      .offset_limit = 145216,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8064,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 18,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Identity_inserted_id1727_dma_init_in_0_157, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 145152 */

    /* Dma output units from cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id1727 output ports=0 range=8[145152,290304] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id1727_dma_init_out_0_157 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_340_out_0_inserted_out1725_inserted_out1727 */
      .offset_start = 145152,
      .offset_limit = 290368,
      .frame_count = 0,
      .fwidth = 1,
      .fheight = 2016,
      .batch_depth = 2,
      .batch_offset = 72,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 145152,
      .frame_loop_cnt = 18,
      .frame_tot_cnt = 18,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Identity_inserted_id1727_dma_init_out_0_157, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 145152 */

    static const LL_Switch_InitTypeDef switch_init_in_157[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id1727 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
    };


    /* epoch=157 */
    LL_Switch_Init(switch_init_in_157, 1);

    static const LL_ATON_EnableUnits_InitTypeDef Enable_epoch_157_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_157_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x40);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_157[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id1727 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
    };


    /* epoch=157 */
    LL_Switch_Deinit(switch_deinit_in_157, 1);

    static const LL_ATON_DisableUnits_InitTypeDef Disable_epoch_157_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_157_all_units, 2);

  }
  ec_trace_end_epoch(157);
  ec_trace_start_epoch(158);
  {
    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 0 */

  }
  {
  }
  ec_trace_end_epoch(158);
  ec_trace_end_blob("_ec_blob_156");
}


int main () {
  ec_trace_init("network_ecblobs.h", "Default");
  trace_ec__ec_blob_1();
  trace_ec__ec_blob_26();
  trace_ec__ec_blob_30();
  trace_ec__ec_blob_52();
  trace_ec__ec_blob_75();
  trace_ec__ec_blob_122();
  trace_ec__ec_blob_139();
  trace_ec__ec_blob_156();
  ec_trace_all_blobs_done();
}
