\begin{center} %%%\begin{singlespace}

\lstinputlisting[language=Verilog, xleftmargin=1.5cm, firstline=51]{design_files/addersubtractor.v}

Figure 2.  Verilog code for the circuit in Figure 1 (Part {\it b}).
\end{center}
