// Seed: 3769125376
`define pp_1 0
`define pp_2 0
`define pp_3 0
`timescale 1ps / 1ps
`define pp_4 0
`timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output id_6;
  input id_5;
  input id_4;
  output id_3;
  output id_2;
  input id_1;
  type_9 id_7 (
      .id_0 (id_5),
      .id_1 (id_1),
      .id_2 (1),
      .id_3 (id_5),
      .id_4 (id_5 & 1),
      .id_5 (~id_3),
      .id_6 (1),
      .id_7 (id_5),
      .id_8 (1),
      .id_9 (1),
      .id_10(1 / 1),
      .id_11((id_3))
  );
  assign id_1 = 1;
  logic id_8;
  always @(posedge id_4) begin
    id_4 = 1;
  end
endmodule
