# Glossary

Here is an alphabetical list of terms with links to where they are explained in the text.

## *

- [*premature optimisation is the root of all evil][optimise-if-necessary]

## A

- [address space][common-approaches-towards-parallelization]
- [anti-pattern][the-need-of-a-strategy-for-the-development-research-software]
- [array of structures][recommendations-for-data-structures]

## B

- [bandwidth limited][1-reduce-the-time-to-solution]

## C

- [Cache coherence][supercomputer-architecture]
- [cache coherent non-uniform memory architecture][supercomputer-architecture]
- [cache line][the-hierarchical-structure-of-cpu-memory]
- [cache-oblivious][tiling]
- [ccNUMA][supercomputer-architecture]
- [code modernisation][code-optimisations]
- [Code optimisations][code-optimisations]
- [Common sense optimizations][common-sense-optimisations]
- [communication][what-is-a-parallel-program]
- [computational complexity][selecting-algorithms-based-on-computational-complexity]
- [computational intensity][recommendations-for-array-processing]
- [compute limited][1-reduce-the-time-to-solution]
- [compute node][supercomputer-architecture]

## D

- [Debugging][debugging-a-failing-test]
- [Distributed memory parallelization][distributed-memory-parallelization]

## E

- [embarrassingly parallel][what-is-a-parallel-program]

## H

- [hardware thread][common-approaches-towards-parallelization]
- [Hybrid memory parallelization][hybrid-memory-parallelization]

## I

- [instruction pipelining][intra-core-parallellisation-features]

## L

- [L1 cache][the-hierarchical-structure-of-cpu-memory]
- [L2 cache][the-hierarchical-structure-of-cpu-memory]
- [L3 cache][the-hierarchical-structure-of-cpu-memory]
- [loop fusion][the-hierarchical-structure-of-cpu-memory]

## M

- [main memory][the-hierarchical-structure-of-cpu-memory]
- [memory bandwidth][1-reduce-the-time-to-solution]
- [multi-core][cant-i-just-by-a-faster-and-bigger-computer]
- [multi-processor][cant-i-just-by-a-faster-and-bigger-computer]

## N

- [node][supercomputer-architecture]
- [NUMA][supercomputer-architecture]

## P

- [parallel program][what-is-a-parallel-program]
- [Partitioned Global Address Space][pgas]
- [pattern][the-need-of-a-strategy-for-the-development-research-software]
- [peak performance][1-reduce-the-time-to-solution]
- [pipeline stalls][instruction-pipelining]
- [process][common-approaches-towards-parallelization]
- [profiling][when-is-code-optimized-enough]

## R

- [registers][the-hierarchical-structure-of-cpu-memory]

## S

- [sequential][what-is-a-parallel-program]
- [serial][what-is-a-parallel-program]
- [shared memory parallelization][shared-memory-parallelization]
- [SIMD vectorisation][intra-core-parallellisation-features]
- [software thread][common-approaches-towards-parallelization]
- [Spatial locality][the-hierarchical-structure-of-cpu-memory]
- [structure of Arrays][recommendations-for-data-structures]

## T

- [Temporal locality][the-hierarchical-structure-of-cpu-memory]
- [thread][common-approaches-towards-parallelization]
- [tiling][the-hierarchical-structure-of-cpu-memory]
- [time to solution][1-reduce-the-time-to-solution]
