// Seed: 1752017913
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 (
    output uwire id_0,
    output wire id_1,
    input supply0 id_2,
    input supply1 id_3,
    input tri0 id_4,
    input supply1 id_5,
    output wor id_6,
    input supply1 id_7,
    input wire id_8,
    input uwire id_9,
    inout wand id_10,
    output wand id_11,
    output uwire id_12
);
  wire id_14, id_15;
  assign id_12 = id_3;
  tri0 id_16 = 1;
  module_0 modCall_1 (
      id_16,
      id_15,
      id_15,
      id_14,
      id_14
  );
endmodule
