
led.elf:     file format elf32-littlearm


Disassembly of section .text:

80100000 <_start>:
80100000:	e59f0054 	ldr	r0, [pc, #84]	; 8010005c <Delay+0xc>
80100004:	e5901000 	ldr	r1, [r0]
80100008:	e3811005 	orr	r1, r1, #5
8010000c:	e5801000 	str	r1, [r0]
80100010:	e59f0048 	ldr	r0, [pc, #72]	; 80100060 <Delay+0x10>
80100014:	e5901000 	ldr	r1, [r0]
80100018:	e3811008 	orr	r1, r1, #8
8010001c:	e5801000 	str	r1, [r0]
80100020:	e59f203c 	ldr	r2, [pc, #60]	; 80100064 <Delay+0x14>

80100024 <Loop>:
80100024:	e5921000 	ldr	r1, [r2]
80100028:	e3811008 	orr	r1, r1, #8
8010002c:	e5821000 	str	r1, [r2]
80100030:	e59f0030 	ldr	r0, [pc, #48]	; 80100068 <Delay+0x18>
80100034:	eb000005 	bl	80100050 <Delay>
80100038:	e5921000 	ldr	r1, [r2]
8010003c:	e3c11008 	bic	r1, r1, #8
80100040:	e5821000 	str	r1, [r2]
80100044:	e59f001c 	ldr	r0, [pc, #28]	; 80100068 <Delay+0x18>
80100048:	eb000000 	bl	80100050 <Delay>
8010004c:	eafffff4 	b	80100024 <Loop>

80100050 <Delay>:
80100050:	e2500001 	subs	r0, r0, #1
80100054:	1afffffd 	bne	80100050 <Delay>
80100058:	e1a0f00e 	mov	pc, lr
8010005c:	02290014 	eoreq	r0, r9, #20
80100060:	020ac004 	andeq	ip, sl, #4
80100064:	020ac000 	andeq	ip, sl, #0
80100068:	000f4240 	andeq	r4, pc, r0, asr #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001e41 	andeq	r1, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000014 	andeq	r0, r0, r4, lsl r0
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	Address 0x000000000000001c is out of bounds.


Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000051 	andeq	r0, r0, r1, asr r0
   4:	001c0002 	andseq	r0, ip, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00010000 	andeq	r0, r1, r0
  1c:	2e64656c 	cdpcs	5, 6, cr6, cr4, cr12, {3}
  20:	00000073 	andeq	r0, r0, r3, ror r0
  24:	05000000 	streq	r0, [r0, #-0]
  28:	10000002 	andne	r0, r0, r2
  2c:	01130380 	tsteq	r3, r0, lsl #7
  30:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
  34:	342f2f2f 	strtcc	r2, [pc], #-3887	; 3c <_start-0x800fffc4>
  38:	302f2f35 	eorcc	r2, pc, r5, lsr pc	; <UNPREDICTABLE>
  3c:	2f2f302f 	svccs	0x002f302f
  40:	31312f30 	teqcc	r1, r0, lsr pc
  44:	55032f2f 	strpl	r2, [r3, #-3887]	; 0xfffff0d1
  48:	0903352e 	stmdbeq	r3, {r1, r2, r3, r5, r8, sl, ip, sp}
  4c:	2e0b032e 	cdpcs	3, 0, cr0, cr11, cr14, {1}
  50:	01000202 	tsteq	r0, r2, lsl #4
  54:	Address 0x0000000000000054 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000004f 	andeq	r0, r0, pc, asr #32
   4:	00000002 	andeq	r0, r0, r2
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000000 	andeq	r0, r0, r0
  10:	80100000 	andshi	r0, r0, r0
  14:	8010006c 	andshi	r0, r0, ip, rrx
  18:	2e64656c 	cdpcs	5, 6, cr6, cr4, cr12, {3}
  1c:	682f0073 	stmdavs	pc!, {r0, r1, r4, r5, r6}	; <UNPREDICTABLE>
  20:	2f656d6f 	svccs	0x00656d6f
  24:	7568656a 	strbvc	r6, [r8, #-1386]!	; 0xfffffa96
  28:	6e61696c 	vnmulvs.f16	s13, s2, s25	; <UNPREDICTABLE>
  2c:	65442f67 	strbvs	r2, [r4, #-3943]	; 0xfffff099
  30:	6f746b73 	svcvs	0x00746b73
  34:	65772f70 	ldrbvs	r2, [r7, #-3952]!	; 0xfffff090
  38:	6e5f6b65 	vnmlavs.f64	d22, d15, d21
  3c:	656c2f38 	strbvs	r2, [ip, #-3896]!	; 0xfffff0c8
  40:	47007364 	strmi	r7, [r0, -r4, ror #6]
  44:	4120554e 			; <UNDEFINED> instruction: 0x4120554e
  48:	2e322053 	mrccs	0, 1, r2, cr2, cr3, {2}
  4c:	302e3732 	eorcc	r3, lr, r2, lsr r7
  50:	Address 0x0000000000000050 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	10001101 	andne	r1, r0, r1, lsl #2
   4:	12011106 	andne	r1, r1, #-2147483647	; 0x80000001
   8:	1b080301 	blne	200c14 <_start-0x7feff3ec>
   c:	13082508 	movwne	r2, #34056	; 0x8508
  10:	00000005 	andeq	r0, r0, r5

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	80100000 	andshi	r0, r0, r0
  14:	0000006c 	andeq	r0, r0, ip, rrx
	...
