
sensors.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004de0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000046c  08004f70  08004f70  00005f70  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080053dc  080053dc  000071cc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080053dc  080053dc  000063dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080053e4  080053e4  000071cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080053e4  080053e4  000063e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080053e8  080053e8  000063e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001cc  20000000  080053ec  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000071cc  2**0
                  CONTENTS
 10 .bss          00000184  200001cc  200001cc  000071cc  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000350  20000350  000071cc  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  000071cc  2**0
                  CONTENTS, READONLY
 13 .debug_info   000033ce  00000000  00000000  000071f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000ff1  00000000  00000000  0000a5c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000378  00000000  00000000  0000b5b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000265  00000000  00000000  0000b930  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001ab01  00000000  00000000  0000bb95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000458e  00000000  00000000  00026696  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008e1c2  00000000  00000000  0002ac24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000b8de6  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001cf4  00000000  00000000  000b8e2c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 00000025  00000000  00000000  000bab20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000054  00000000  00000000  000bab45  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001cc 	.word	0x200001cc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004f58 	.word	0x08004f58

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d0 	.word	0x200001d0
 80001cc:	08004f58 	.word	0x08004f58

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_frsub>:
 8000ba8:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000bac:	e002      	b.n	8000bb4 <__addsf3>
 8000bae:	bf00      	nop

08000bb0 <__aeabi_fsub>:
 8000bb0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000bb4 <__addsf3>:
 8000bb4:	0042      	lsls	r2, r0, #1
 8000bb6:	bf1f      	itttt	ne
 8000bb8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000bbc:	ea92 0f03 	teqne	r2, r3
 8000bc0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000bc4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bc8:	d06a      	beq.n	8000ca0 <__addsf3+0xec>
 8000bca:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000bce:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000bd2:	bfc1      	itttt	gt
 8000bd4:	18d2      	addgt	r2, r2, r3
 8000bd6:	4041      	eorgt	r1, r0
 8000bd8:	4048      	eorgt	r0, r1
 8000bda:	4041      	eorgt	r1, r0
 8000bdc:	bfb8      	it	lt
 8000bde:	425b      	neglt	r3, r3
 8000be0:	2b19      	cmp	r3, #25
 8000be2:	bf88      	it	hi
 8000be4:	4770      	bxhi	lr
 8000be6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000bea:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bee:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bf2:	bf18      	it	ne
 8000bf4:	4240      	negne	r0, r0
 8000bf6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bfa:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bfe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000c02:	bf18      	it	ne
 8000c04:	4249      	negne	r1, r1
 8000c06:	ea92 0f03 	teq	r2, r3
 8000c0a:	d03f      	beq.n	8000c8c <__addsf3+0xd8>
 8000c0c:	f1a2 0201 	sub.w	r2, r2, #1
 8000c10:	fa41 fc03 	asr.w	ip, r1, r3
 8000c14:	eb10 000c 	adds.w	r0, r0, ip
 8000c18:	f1c3 0320 	rsb	r3, r3, #32
 8000c1c:	fa01 f103 	lsl.w	r1, r1, r3
 8000c20:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c24:	d502      	bpl.n	8000c2c <__addsf3+0x78>
 8000c26:	4249      	negs	r1, r1
 8000c28:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c2c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000c30:	d313      	bcc.n	8000c5a <__addsf3+0xa6>
 8000c32:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000c36:	d306      	bcc.n	8000c46 <__addsf3+0x92>
 8000c38:	0840      	lsrs	r0, r0, #1
 8000c3a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c3e:	f102 0201 	add.w	r2, r2, #1
 8000c42:	2afe      	cmp	r2, #254	@ 0xfe
 8000c44:	d251      	bcs.n	8000cea <__addsf3+0x136>
 8000c46:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c4a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c4e:	bf08      	it	eq
 8000c50:	f020 0001 	biceq.w	r0, r0, #1
 8000c54:	ea40 0003 	orr.w	r0, r0, r3
 8000c58:	4770      	bx	lr
 8000c5a:	0049      	lsls	r1, r1, #1
 8000c5c:	eb40 0000 	adc.w	r0, r0, r0
 8000c60:	3a01      	subs	r2, #1
 8000c62:	bf28      	it	cs
 8000c64:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c68:	d2ed      	bcs.n	8000c46 <__addsf3+0x92>
 8000c6a:	fab0 fc80 	clz	ip, r0
 8000c6e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c72:	ebb2 020c 	subs.w	r2, r2, ip
 8000c76:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c7a:	bfaa      	itet	ge
 8000c7c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c80:	4252      	neglt	r2, r2
 8000c82:	4318      	orrge	r0, r3
 8000c84:	bfbc      	itt	lt
 8000c86:	40d0      	lsrlt	r0, r2
 8000c88:	4318      	orrlt	r0, r3
 8000c8a:	4770      	bx	lr
 8000c8c:	f092 0f00 	teq	r2, #0
 8000c90:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c94:	bf06      	itte	eq
 8000c96:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c9a:	3201      	addeq	r2, #1
 8000c9c:	3b01      	subne	r3, #1
 8000c9e:	e7b5      	b.n	8000c0c <__addsf3+0x58>
 8000ca0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ca4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ca8:	bf18      	it	ne
 8000caa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cae:	d021      	beq.n	8000cf4 <__addsf3+0x140>
 8000cb0:	ea92 0f03 	teq	r2, r3
 8000cb4:	d004      	beq.n	8000cc0 <__addsf3+0x10c>
 8000cb6:	f092 0f00 	teq	r2, #0
 8000cba:	bf08      	it	eq
 8000cbc:	4608      	moveq	r0, r1
 8000cbe:	4770      	bx	lr
 8000cc0:	ea90 0f01 	teq	r0, r1
 8000cc4:	bf1c      	itt	ne
 8000cc6:	2000      	movne	r0, #0
 8000cc8:	4770      	bxne	lr
 8000cca:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000cce:	d104      	bne.n	8000cda <__addsf3+0x126>
 8000cd0:	0040      	lsls	r0, r0, #1
 8000cd2:	bf28      	it	cs
 8000cd4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000cd8:	4770      	bx	lr
 8000cda:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000cde:	bf3c      	itt	cc
 8000ce0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ce4:	4770      	bxcc	lr
 8000ce6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000cea:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cee:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cf2:	4770      	bx	lr
 8000cf4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cf8:	bf16      	itet	ne
 8000cfa:	4608      	movne	r0, r1
 8000cfc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d00:	4601      	movne	r1, r0
 8000d02:	0242      	lsls	r2, r0, #9
 8000d04:	bf06      	itte	eq
 8000d06:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d0a:	ea90 0f01 	teqeq	r0, r1
 8000d0e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000d12:	4770      	bx	lr

08000d14 <__aeabi_ui2f>:
 8000d14:	f04f 0300 	mov.w	r3, #0
 8000d18:	e004      	b.n	8000d24 <__aeabi_i2f+0x8>
 8000d1a:	bf00      	nop

08000d1c <__aeabi_i2f>:
 8000d1c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000d20:	bf48      	it	mi
 8000d22:	4240      	negmi	r0, r0
 8000d24:	ea5f 0c00 	movs.w	ip, r0
 8000d28:	bf08      	it	eq
 8000d2a:	4770      	bxeq	lr
 8000d2c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000d30:	4601      	mov	r1, r0
 8000d32:	f04f 0000 	mov.w	r0, #0
 8000d36:	e01c      	b.n	8000d72 <__aeabi_l2f+0x2a>

08000d38 <__aeabi_ul2f>:
 8000d38:	ea50 0201 	orrs.w	r2, r0, r1
 8000d3c:	bf08      	it	eq
 8000d3e:	4770      	bxeq	lr
 8000d40:	f04f 0300 	mov.w	r3, #0
 8000d44:	e00a      	b.n	8000d5c <__aeabi_l2f+0x14>
 8000d46:	bf00      	nop

08000d48 <__aeabi_l2f>:
 8000d48:	ea50 0201 	orrs.w	r2, r0, r1
 8000d4c:	bf08      	it	eq
 8000d4e:	4770      	bxeq	lr
 8000d50:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d54:	d502      	bpl.n	8000d5c <__aeabi_l2f+0x14>
 8000d56:	4240      	negs	r0, r0
 8000d58:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d5c:	ea5f 0c01 	movs.w	ip, r1
 8000d60:	bf02      	ittt	eq
 8000d62:	4684      	moveq	ip, r0
 8000d64:	4601      	moveq	r1, r0
 8000d66:	2000      	moveq	r0, #0
 8000d68:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d6c:	bf08      	it	eq
 8000d6e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d72:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d76:	fabc f28c 	clz	r2, ip
 8000d7a:	3a08      	subs	r2, #8
 8000d7c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d80:	db10      	blt.n	8000da4 <__aeabi_l2f+0x5c>
 8000d82:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d86:	4463      	add	r3, ip
 8000d88:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d8c:	f1c2 0220 	rsb	r2, r2, #32
 8000d90:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d94:	fa20 f202 	lsr.w	r2, r0, r2
 8000d98:	eb43 0002 	adc.w	r0, r3, r2
 8000d9c:	bf08      	it	eq
 8000d9e:	f020 0001 	biceq.w	r0, r0, #1
 8000da2:	4770      	bx	lr
 8000da4:	f102 0220 	add.w	r2, r2, #32
 8000da8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dac:	f1c2 0220 	rsb	r2, r2, #32
 8000db0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000db4:	fa21 f202 	lsr.w	r2, r1, r2
 8000db8:	eb43 0002 	adc.w	r0, r3, r2
 8000dbc:	bf08      	it	eq
 8000dbe:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000dc2:	4770      	bx	lr

08000dc4 <__aeabi_fmul>:
 8000dc4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000dc8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000dcc:	bf1e      	ittt	ne
 8000dce:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000dd2:	ea92 0f0c 	teqne	r2, ip
 8000dd6:	ea93 0f0c 	teqne	r3, ip
 8000dda:	d06f      	beq.n	8000ebc <__aeabi_fmul+0xf8>
 8000ddc:	441a      	add	r2, r3
 8000dde:	ea80 0c01 	eor.w	ip, r0, r1
 8000de2:	0240      	lsls	r0, r0, #9
 8000de4:	bf18      	it	ne
 8000de6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000dea:	d01e      	beq.n	8000e2a <__aeabi_fmul+0x66>
 8000dec:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000df0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000df4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000df8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dfc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e00:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000e04:	bf3e      	ittt	cc
 8000e06:	0049      	lslcc	r1, r1, #1
 8000e08:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000e0c:	005b      	lslcc	r3, r3, #1
 8000e0e:	ea40 0001 	orr.w	r0, r0, r1
 8000e12:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000e16:	2afd      	cmp	r2, #253	@ 0xfd
 8000e18:	d81d      	bhi.n	8000e56 <__aeabi_fmul+0x92>
 8000e1a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000e1e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e22:	bf08      	it	eq
 8000e24:	f020 0001 	biceq.w	r0, r0, #1
 8000e28:	4770      	bx	lr
 8000e2a:	f090 0f00 	teq	r0, #0
 8000e2e:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000e32:	bf08      	it	eq
 8000e34:	0249      	lsleq	r1, r1, #9
 8000e36:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e3a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e3e:	3a7f      	subs	r2, #127	@ 0x7f
 8000e40:	bfc2      	ittt	gt
 8000e42:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e46:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e4a:	4770      	bxgt	lr
 8000e4c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e50:	f04f 0300 	mov.w	r3, #0
 8000e54:	3a01      	subs	r2, #1
 8000e56:	dc5d      	bgt.n	8000f14 <__aeabi_fmul+0x150>
 8000e58:	f112 0f19 	cmn.w	r2, #25
 8000e5c:	bfdc      	itt	le
 8000e5e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e62:	4770      	bxle	lr
 8000e64:	f1c2 0200 	rsb	r2, r2, #0
 8000e68:	0041      	lsls	r1, r0, #1
 8000e6a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e6e:	f1c2 0220 	rsb	r2, r2, #32
 8000e72:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e76:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e7a:	f140 0000 	adc.w	r0, r0, #0
 8000e7e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e82:	bf08      	it	eq
 8000e84:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e88:	4770      	bx	lr
 8000e8a:	f092 0f00 	teq	r2, #0
 8000e8e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e92:	bf02      	ittt	eq
 8000e94:	0040      	lsleq	r0, r0, #1
 8000e96:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e9a:	3a01      	subeq	r2, #1
 8000e9c:	d0f9      	beq.n	8000e92 <__aeabi_fmul+0xce>
 8000e9e:	ea40 000c 	orr.w	r0, r0, ip
 8000ea2:	f093 0f00 	teq	r3, #0
 8000ea6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000eaa:	bf02      	ittt	eq
 8000eac:	0049      	lsleq	r1, r1, #1
 8000eae:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000eb2:	3b01      	subeq	r3, #1
 8000eb4:	d0f9      	beq.n	8000eaa <__aeabi_fmul+0xe6>
 8000eb6:	ea41 010c 	orr.w	r1, r1, ip
 8000eba:	e78f      	b.n	8000ddc <__aeabi_fmul+0x18>
 8000ebc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ec0:	ea92 0f0c 	teq	r2, ip
 8000ec4:	bf18      	it	ne
 8000ec6:	ea93 0f0c 	teqne	r3, ip
 8000eca:	d00a      	beq.n	8000ee2 <__aeabi_fmul+0x11e>
 8000ecc:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000ed0:	bf18      	it	ne
 8000ed2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000ed6:	d1d8      	bne.n	8000e8a <__aeabi_fmul+0xc6>
 8000ed8:	ea80 0001 	eor.w	r0, r0, r1
 8000edc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ee0:	4770      	bx	lr
 8000ee2:	f090 0f00 	teq	r0, #0
 8000ee6:	bf17      	itett	ne
 8000ee8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000eec:	4608      	moveq	r0, r1
 8000eee:	f091 0f00 	teqne	r1, #0
 8000ef2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000ef6:	d014      	beq.n	8000f22 <__aeabi_fmul+0x15e>
 8000ef8:	ea92 0f0c 	teq	r2, ip
 8000efc:	d101      	bne.n	8000f02 <__aeabi_fmul+0x13e>
 8000efe:	0242      	lsls	r2, r0, #9
 8000f00:	d10f      	bne.n	8000f22 <__aeabi_fmul+0x15e>
 8000f02:	ea93 0f0c 	teq	r3, ip
 8000f06:	d103      	bne.n	8000f10 <__aeabi_fmul+0x14c>
 8000f08:	024b      	lsls	r3, r1, #9
 8000f0a:	bf18      	it	ne
 8000f0c:	4608      	movne	r0, r1
 8000f0e:	d108      	bne.n	8000f22 <__aeabi_fmul+0x15e>
 8000f10:	ea80 0001 	eor.w	r0, r0, r1
 8000f14:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000f18:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000f1c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f20:	4770      	bx	lr
 8000f22:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000f26:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000f2a:	4770      	bx	lr

08000f2c <__aeabi_fdiv>:
 8000f2c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000f30:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f34:	bf1e      	ittt	ne
 8000f36:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f3a:	ea92 0f0c 	teqne	r2, ip
 8000f3e:	ea93 0f0c 	teqne	r3, ip
 8000f42:	d069      	beq.n	8001018 <__aeabi_fdiv+0xec>
 8000f44:	eba2 0203 	sub.w	r2, r2, r3
 8000f48:	ea80 0c01 	eor.w	ip, r0, r1
 8000f4c:	0249      	lsls	r1, r1, #9
 8000f4e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f52:	d037      	beq.n	8000fc4 <__aeabi_fdiv+0x98>
 8000f54:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f58:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f5c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f60:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f64:	428b      	cmp	r3, r1
 8000f66:	bf38      	it	cc
 8000f68:	005b      	lslcc	r3, r3, #1
 8000f6a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f6e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f72:	428b      	cmp	r3, r1
 8000f74:	bf24      	itt	cs
 8000f76:	1a5b      	subcs	r3, r3, r1
 8000f78:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f7c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f80:	bf24      	itt	cs
 8000f82:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f86:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f8a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f8e:	bf24      	itt	cs
 8000f90:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f94:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f98:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f9c:	bf24      	itt	cs
 8000f9e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000fa2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000fa6:	011b      	lsls	r3, r3, #4
 8000fa8:	bf18      	it	ne
 8000faa:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000fae:	d1e0      	bne.n	8000f72 <__aeabi_fdiv+0x46>
 8000fb0:	2afd      	cmp	r2, #253	@ 0xfd
 8000fb2:	f63f af50 	bhi.w	8000e56 <__aeabi_fmul+0x92>
 8000fb6:	428b      	cmp	r3, r1
 8000fb8:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000fbc:	bf08      	it	eq
 8000fbe:	f020 0001 	biceq.w	r0, r0, #1
 8000fc2:	4770      	bx	lr
 8000fc4:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000fc8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000fcc:	327f      	adds	r2, #127	@ 0x7f
 8000fce:	bfc2      	ittt	gt
 8000fd0:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000fd4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000fd8:	4770      	bxgt	lr
 8000fda:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000fde:	f04f 0300 	mov.w	r3, #0
 8000fe2:	3a01      	subs	r2, #1
 8000fe4:	e737      	b.n	8000e56 <__aeabi_fmul+0x92>
 8000fe6:	f092 0f00 	teq	r2, #0
 8000fea:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fee:	bf02      	ittt	eq
 8000ff0:	0040      	lsleq	r0, r0, #1
 8000ff2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000ff6:	3a01      	subeq	r2, #1
 8000ff8:	d0f9      	beq.n	8000fee <__aeabi_fdiv+0xc2>
 8000ffa:	ea40 000c 	orr.w	r0, r0, ip
 8000ffe:	f093 0f00 	teq	r3, #0
 8001002:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8001006:	bf02      	ittt	eq
 8001008:	0049      	lsleq	r1, r1, #1
 800100a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800100e:	3b01      	subeq	r3, #1
 8001010:	d0f9      	beq.n	8001006 <__aeabi_fdiv+0xda>
 8001012:	ea41 010c 	orr.w	r1, r1, ip
 8001016:	e795      	b.n	8000f44 <__aeabi_fdiv+0x18>
 8001018:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800101c:	ea92 0f0c 	teq	r2, ip
 8001020:	d108      	bne.n	8001034 <__aeabi_fdiv+0x108>
 8001022:	0242      	lsls	r2, r0, #9
 8001024:	f47f af7d 	bne.w	8000f22 <__aeabi_fmul+0x15e>
 8001028:	ea93 0f0c 	teq	r3, ip
 800102c:	f47f af70 	bne.w	8000f10 <__aeabi_fmul+0x14c>
 8001030:	4608      	mov	r0, r1
 8001032:	e776      	b.n	8000f22 <__aeabi_fmul+0x15e>
 8001034:	ea93 0f0c 	teq	r3, ip
 8001038:	d104      	bne.n	8001044 <__aeabi_fdiv+0x118>
 800103a:	024b      	lsls	r3, r1, #9
 800103c:	f43f af4c 	beq.w	8000ed8 <__aeabi_fmul+0x114>
 8001040:	4608      	mov	r0, r1
 8001042:	e76e      	b.n	8000f22 <__aeabi_fmul+0x15e>
 8001044:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001048:	bf18      	it	ne
 800104a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800104e:	d1ca      	bne.n	8000fe6 <__aeabi_fdiv+0xba>
 8001050:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001054:	f47f af5c 	bne.w	8000f10 <__aeabi_fmul+0x14c>
 8001058:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 800105c:	f47f af3c 	bne.w	8000ed8 <__aeabi_fmul+0x114>
 8001060:	e75f      	b.n	8000f22 <__aeabi_fmul+0x15e>
 8001062:	bf00      	nop

08001064 <__aeabi_f2uiz>:
 8001064:	0042      	lsls	r2, r0, #1
 8001066:	d20e      	bcs.n	8001086 <__aeabi_f2uiz+0x22>
 8001068:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 800106c:	d30b      	bcc.n	8001086 <__aeabi_f2uiz+0x22>
 800106e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8001072:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001076:	d409      	bmi.n	800108c <__aeabi_f2uiz+0x28>
 8001078:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800107c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001080:	fa23 f002 	lsr.w	r0, r3, r2
 8001084:	4770      	bx	lr
 8001086:	f04f 0000 	mov.w	r0, #0
 800108a:	4770      	bx	lr
 800108c:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001090:	d101      	bne.n	8001096 <__aeabi_f2uiz+0x32>
 8001092:	0242      	lsls	r2, r0, #9
 8001094:	d102      	bne.n	800109c <__aeabi_f2uiz+0x38>
 8001096:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800109a:	4770      	bx	lr
 800109c:	f04f 0000 	mov.w	r0, #0
 80010a0:	4770      	bx	lr
 80010a2:	bf00      	nop

080010a4 <AdcInit>:
#include "stm32f4xx.h"
#include <stdio.h>

/* ---------- ADC INIT ---------- */
void AdcInit(void)
{
 80010a4:	b480      	push	{r7}
 80010a6:	af00      	add	r7, sp, #0
    /* GPIOA clock enable */
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 80010a8:	4b28      	ldr	r3, [pc, #160]	@ (800114c <AdcInit+0xa8>)
 80010aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ac:	4a27      	ldr	r2, [pc, #156]	@ (800114c <AdcInit+0xa8>)
 80010ae:	f043 0301 	orr.w	r3, r3, #1
 80010b2:	6313      	str	r3, [r2, #48]	@ 0x30

    /* PA0 (Soil), PA1 (MQ135) as Analog */
    GPIOA->MODER |= (3U << (0 * 2)) | (3U << (1 * 2));
 80010b4:	4b26      	ldr	r3, [pc, #152]	@ (8001150 <AdcInit+0xac>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	4a25      	ldr	r2, [pc, #148]	@ (8001150 <AdcInit+0xac>)
 80010ba:	f043 030f 	orr.w	r3, r3, #15
 80010be:	6013      	str	r3, [r2, #0]

    /* ADC1 clock enable */
    RCC->APB2ENR |= RCC_APB2ENR_ADC1EN;
 80010c0:	4b22      	ldr	r3, [pc, #136]	@ (800114c <AdcInit+0xa8>)
 80010c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010c4:	4a21      	ldr	r2, [pc, #132]	@ (800114c <AdcInit+0xa8>)
 80010c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80010ca:	6453      	str	r3, [r2, #68]	@ 0x44

    /* ADC config: 12-bit, single conversion */
    ADC1->CR1 &= ~(ADC_CR1_RES);
 80010cc:	4b21      	ldr	r3, [pc, #132]	@ (8001154 <AdcInit+0xb0>)
 80010ce:	685b      	ldr	r3, [r3, #4]
 80010d0:	4a20      	ldr	r2, [pc, #128]	@ (8001154 <AdcInit+0xb0>)
 80010d2:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 80010d6:	6053      	str	r3, [r2, #4]
    ADC1->CR2 &= ~ADC_CR2_CONT;
 80010d8:	4b1e      	ldr	r3, [pc, #120]	@ (8001154 <AdcInit+0xb0>)
 80010da:	689b      	ldr	r3, [r3, #8]
 80010dc:	4a1d      	ldr	r2, [pc, #116]	@ (8001154 <AdcInit+0xb0>)
 80010de:	f023 0302 	bic.w	r3, r3, #2
 80010e2:	6093      	str	r3, [r2, #8]

    /* Long sampling time (important for MQ135) */
    ADC1->SMPR2 |= (7 << (3 * 0)); // Channel 0
 80010e4:	4b1b      	ldr	r3, [pc, #108]	@ (8001154 <AdcInit+0xb0>)
 80010e6:	691b      	ldr	r3, [r3, #16]
 80010e8:	4a1a      	ldr	r2, [pc, #104]	@ (8001154 <AdcInit+0xb0>)
 80010ea:	f043 0307 	orr.w	r3, r3, #7
 80010ee:	6113      	str	r3, [r2, #16]
    ADC1->SMPR2 |= (7 << (3 * 1)); // Channel 1
 80010f0:	4b18      	ldr	r3, [pc, #96]	@ (8001154 <AdcInit+0xb0>)
 80010f2:	691b      	ldr	r3, [r3, #16]
 80010f4:	4a17      	ldr	r2, [pc, #92]	@ (8001154 <AdcInit+0xb0>)
 80010f6:	f043 0338 	orr.w	r3, r3, #56	@ 0x38
 80010fa:	6113      	str	r3, [r2, #16]

    ADC1->CR2 |= ADC_CR2_ADON;
 80010fc:	4b15      	ldr	r3, [pc, #84]	@ (8001154 <AdcInit+0xb0>)
 80010fe:	689b      	ldr	r3, [r3, #8]
 8001100:	4a14      	ldr	r2, [pc, #80]	@ (8001154 <AdcInit+0xb0>)
 8001102:	f043 0301 	orr.w	r3, r3, #1
 8001106:	6093      	str	r3, [r2, #8]

    /* PA5 as output (Relay) */
    GPIOA->MODER &= ~(3U << (5 * 2));
 8001108:	4b11      	ldr	r3, [pc, #68]	@ (8001150 <AdcInit+0xac>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	4a10      	ldr	r2, [pc, #64]	@ (8001150 <AdcInit+0xac>)
 800110e:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8001112:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |=  (1U << (5 * 2));
 8001114:	4b0e      	ldr	r3, [pc, #56]	@ (8001150 <AdcInit+0xac>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	4a0d      	ldr	r2, [pc, #52]	@ (8001150 <AdcInit+0xac>)
 800111a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800111e:	6013      	str	r3, [r2, #0]

    GPIOA->OTYPER &= ~(1U << 5);
 8001120:	4b0b      	ldr	r3, [pc, #44]	@ (8001150 <AdcInit+0xac>)
 8001122:	685b      	ldr	r3, [r3, #4]
 8001124:	4a0a      	ldr	r2, [pc, #40]	@ (8001150 <AdcInit+0xac>)
 8001126:	f023 0320 	bic.w	r3, r3, #32
 800112a:	6053      	str	r3, [r2, #4]
    GPIOA->OSPEEDR |=  (3U << (5 * 2));
 800112c:	4b08      	ldr	r3, [pc, #32]	@ (8001150 <AdcInit+0xac>)
 800112e:	689b      	ldr	r3, [r3, #8]
 8001130:	4a07      	ldr	r2, [pc, #28]	@ (8001150 <AdcInit+0xac>)
 8001132:	f443 6340 	orr.w	r3, r3, #3072	@ 0xc00
 8001136:	6093      	str	r3, [r2, #8]
    GPIOA->PUPDR   &= ~(3U << (5 * 2));
 8001138:	4b05      	ldr	r3, [pc, #20]	@ (8001150 <AdcInit+0xac>)
 800113a:	68db      	ldr	r3, [r3, #12]
 800113c:	4a04      	ldr	r2, [pc, #16]	@ (8001150 <AdcInit+0xac>)
 800113e:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8001142:	60d3      	str	r3, [r2, #12]
}
 8001144:	bf00      	nop
 8001146:	46bd      	mov	sp, r7
 8001148:	bc80      	pop	{r7}
 800114a:	4770      	bx	lr
 800114c:	40023800 	.word	0x40023800
 8001150:	40020000 	.word	0x40020000
 8001154:	40012000 	.word	0x40012000

08001158 <AdcReadChannel>:

/* ---------- GENERIC ADC READ ---------- */
uint16_t AdcReadChannel(uint8_t channel)
{
 8001158:	b480      	push	{r7}
 800115a:	b083      	sub	sp, #12
 800115c:	af00      	add	r7, sp, #0
 800115e:	4603      	mov	r3, r0
 8001160:	71fb      	strb	r3, [r7, #7]
    ADC1->SQR1 = 0;          // 1 conversion
 8001162:	4b0d      	ldr	r3, [pc, #52]	@ (8001198 <AdcReadChannel+0x40>)
 8001164:	2200      	movs	r2, #0
 8001166:	62da      	str	r2, [r3, #44]	@ 0x2c
    ADC1->SQR3 = channel;   // Select channel
 8001168:	4a0b      	ldr	r2, [pc, #44]	@ (8001198 <AdcReadChannel+0x40>)
 800116a:	79fb      	ldrb	r3, [r7, #7]
 800116c:	6353      	str	r3, [r2, #52]	@ 0x34

    ADC1->CR2 |= ADC_CR2_SWSTART;
 800116e:	4b0a      	ldr	r3, [pc, #40]	@ (8001198 <AdcReadChannel+0x40>)
 8001170:	689b      	ldr	r3, [r3, #8]
 8001172:	4a09      	ldr	r2, [pc, #36]	@ (8001198 <AdcReadChannel+0x40>)
 8001174:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001178:	6093      	str	r3, [r2, #8]
    while (!(ADC1->SR & ADC_SR_EOC));
 800117a:	bf00      	nop
 800117c:	4b06      	ldr	r3, [pc, #24]	@ (8001198 <AdcReadChannel+0x40>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	f003 0302 	and.w	r3, r3, #2
 8001184:	2b00      	cmp	r3, #0
 8001186:	d0f9      	beq.n	800117c <AdcReadChannel+0x24>

    return ADC1->DR;
 8001188:	4b03      	ldr	r3, [pc, #12]	@ (8001198 <AdcReadChannel+0x40>)
 800118a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800118c:	b29b      	uxth	r3, r3
}
 800118e:	4618      	mov	r0, r3
 8001190:	370c      	adds	r7, #12
 8001192:	46bd      	mov	sp, r7
 8001194:	bc80      	pop	{r7}
 8001196:	4770      	bx	lr
 8001198:	40012000 	.word	0x40012000

0800119c <MoistureControl>:

/* ---------- SOIL MOISTURE ---------- */
void MoistureControl(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b096      	sub	sp, #88	@ 0x58
 80011a0:	af02      	add	r7, sp, #8
    uint16_t adc_val = AdcReadChannel(0); // FIXED
 80011a2:	2000      	movs	r0, #0
 80011a4:	f7ff ffd8 	bl	8001158 <AdcReadChannel>
 80011a8:	4603      	mov	r3, r0
 80011aa:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

    int moisturePercent = (adc_val * 100) / 4095;
 80011ae:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80011b2:	2264      	movs	r2, #100	@ 0x64
 80011b4:	fb02 f303 	mul.w	r3, r2, r3
 80011b8:	4a1c      	ldr	r2, [pc, #112]	@ (800122c <MoistureControl+0x90>)
 80011ba:	fb82 1203 	smull	r1, r2, r2, r3
 80011be:	441a      	add	r2, r3
 80011c0:	12d2      	asrs	r2, r2, #11
 80011c2:	17db      	asrs	r3, r3, #31
 80011c4:	1ad3      	subs	r3, r2, r3
 80011c6:	64bb      	str	r3, [r7, #72]	@ 0x48

    int lower = 40;
 80011c8:	2328      	movs	r3, #40	@ 0x28
 80011ca:	647b      	str	r3, [r7, #68]	@ 0x44
    int upper = 50;
 80011cc:	2332      	movs	r3, #50	@ 0x32
 80011ce:	643b      	str	r3, [r7, #64]	@ 0x40

    if (moisturePercent < lower) {
 80011d0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80011d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80011d4:	429a      	cmp	r2, r3
 80011d6:	da06      	bge.n	80011e6 <MoistureControl+0x4a>
        GPIOA->ODR &= ~(1U << 5);    // Pump ON
 80011d8:	4b15      	ldr	r3, [pc, #84]	@ (8001230 <MoistureControl+0x94>)
 80011da:	695b      	ldr	r3, [r3, #20]
 80011dc:	4a14      	ldr	r2, [pc, #80]	@ (8001230 <MoistureControl+0x94>)
 80011de:	f023 0320 	bic.w	r3, r3, #32
 80011e2:	6153      	str	r3, [r2, #20]
 80011e4:	e009      	b.n	80011fa <MoistureControl+0x5e>
    } else if (moisturePercent > upper) {
 80011e6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80011e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80011ea:	429a      	cmp	r2, r3
 80011ec:	dd05      	ble.n	80011fa <MoistureControl+0x5e>
        GPIOA->ODR |= (1U << 5);     // Pump OFF
 80011ee:	4b10      	ldr	r3, [pc, #64]	@ (8001230 <MoistureControl+0x94>)
 80011f0:	695b      	ldr	r3, [r3, #20]
 80011f2:	4a0f      	ldr	r2, [pc, #60]	@ (8001230 <MoistureControl+0x94>)
 80011f4:	f043 0320 	orr.w	r3, r3, #32
 80011f8:	6153      	str	r3, [r2, #20]
    }

    char output[60];
    sprintf(output,
 80011fa:	f8b7 104e 	ldrh.w	r1, [r7, #78]	@ 0x4e
 80011fe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001200:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001202:	429a      	cmp	r2, r3
 8001204:	da01      	bge.n	800120a <MoistureControl+0x6e>
 8001206:	4b0b      	ldr	r3, [pc, #44]	@ (8001234 <MoistureControl+0x98>)
 8001208:	e000      	b.n	800120c <MoistureControl+0x70>
 800120a:	4b0b      	ldr	r3, [pc, #44]	@ (8001238 <MoistureControl+0x9c>)
 800120c:	1d38      	adds	r0, r7, #4
 800120e:	9300      	str	r3, [sp, #0]
 8001210:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001212:	460a      	mov	r2, r1
 8001214:	4909      	ldr	r1, [pc, #36]	@ (800123c <MoistureControl+0xa0>)
 8001216:	f001 fd75 	bl	8002d04 <siprintf>
            "Soil ADC=%u  Moisture=%d%%  Pump:%s\r\n",
            adc_val,
            moisturePercent,
            (moisturePercent < lower) ? "ON" : "OFF");

    UartPuts(output);
 800121a:	1d3b      	adds	r3, r7, #4
 800121c:	4618      	mov	r0, r3
 800121e:	f001 f813 	bl	8002248 <UartPuts>
}
 8001222:	bf00      	nop
 8001224:	3750      	adds	r7, #80	@ 0x50
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop
 800122c:	80080081 	.word	0x80080081
 8001230:	40020000 	.word	0x40020000
 8001234:	08004f70 	.word	0x08004f70
 8001238:	08004f74 	.word	0x08004f74
 800123c:	08004f78 	.word	0x08004f78

08001240 <MQ135Read>:

/* ---------- MQ135 SENSOR ---------- */
void MQ135Read(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b090      	sub	sp, #64	@ 0x40
 8001244:	af00      	add	r7, sp, #0
    uint16_t adc_val = AdcReadChannel(1); // PA1
 8001246:	2001      	movs	r0, #1
 8001248:	f7ff ff86 	bl	8001158 <AdcReadChannel>
 800124c:	4603      	mov	r3, r0
 800124e:	87fb      	strh	r3, [r7, #62]	@ 0x3e

    char output[60];
    sprintf(output, "MQ135 ADC=%u\r\n", adc_val);
 8001250:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8001252:	463b      	mov	r3, r7
 8001254:	4905      	ldr	r1, [pc, #20]	@ (800126c <MQ135Read+0x2c>)
 8001256:	4618      	mov	r0, r3
 8001258:	f001 fd54 	bl	8002d04 <siprintf>
    UartPuts(output);
 800125c:	463b      	mov	r3, r7
 800125e:	4618      	mov	r0, r3
 8001260:	f000 fff2 	bl	8002248 <UartPuts>
}
 8001264:	bf00      	nop
 8001266:	3740      	adds	r7, #64	@ 0x40
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}
 800126c:	08004fa0 	.word	0x08004fa0

08001270 <DelayMs>:

void SwDelayMs(uint32_t ms);

uint32_t DWT_Init(void);

static inline void DelayMs(volatile uint32_t ms) {
 8001270:	b480      	push	{r7}
 8001272:	b085      	sub	sp, #20
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
	uint32_t init_ticks = DWT->CYCCNT;
 8001278:	4b0e      	ldr	r3, [pc, #56]	@ (80012b4 <DelayMs+0x44>)
 800127a:	685b      	ldr	r3, [r3, #4]
 800127c:	60fb      	str	r3, [r7, #12]
	uint32_t ticks = (SystemCoreClock / 1000);
 800127e:	4b0e      	ldr	r3, [pc, #56]	@ (80012b8 <DelayMs+0x48>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	4a0e      	ldr	r2, [pc, #56]	@ (80012bc <DelayMs+0x4c>)
 8001284:	fba2 2303 	umull	r2, r3, r2, r3
 8001288:	099b      	lsrs	r3, r3, #6
 800128a:	60bb      	str	r3, [r7, #8]
	ms *= ticks;
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	68ba      	ldr	r2, [r7, #8]
 8001290:	fb02 f303 	mul.w	r3, r2, r3
 8001294:	607b      	str	r3, [r7, #4]
	while ((DWT->CYCCNT - init_ticks) < ms);
 8001296:	bf00      	nop
 8001298:	4b06      	ldr	r3, [pc, #24]	@ (80012b4 <DelayMs+0x44>)
 800129a:	685a      	ldr	r2, [r3, #4]
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	1ad2      	subs	r2, r2, r3
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	429a      	cmp	r2, r3
 80012a4:	d3f8      	bcc.n	8001298 <DelayMs+0x28>
}
 80012a6:	bf00      	nop
 80012a8:	bf00      	nop
 80012aa:	3714      	adds	r7, #20
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bc80      	pop	{r7}
 80012b0:	4770      	bx	lr
 80012b2:	bf00      	nop
 80012b4:	e0001000 	.word	0xe0001000
 80012b8:	20000000 	.word	0x20000000
 80012bc:	10624dd3 	.word	0x10624dd3

080012c0 <BH1750_WriteCommand>:
// ============================================================================
// Function: BH1750_WriteCommand
// Purpose : Sends one 8-bit command to BH1750 (datasheet: one command per STOP)
// ============================================================================
void BH1750_WriteCommand(uint8_t command)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b082      	sub	sp, #8
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	4603      	mov	r3, r0
 80012c8:	71fb      	strb	r3, [r7, #7]
    I2CStart();                             // Generate START condition on I2C bus
 80012ca:	f000 fb6f 	bl	80019ac <I2CStart>
    I2CSendSlaveAddr(BH1750_ADDR_WRITE);    // Send BH1750 slave address (0x46  write)
 80012ce:	2046      	movs	r0, #70	@ 0x46
 80012d0:	f000 fb98 	bl	8001a04 <I2CSendSlaveAddr>
    I2CSendData(command);                   // Send the instruction byte (ex. 0x10)
 80012d4:	79fb      	ldrb	r3, [r7, #7]
 80012d6:	4618      	mov	r0, r3
 80012d8:	f000 fbae 	bl	8001a38 <I2CSendData>
    I2CStop();                              // Generate STOP condition (BH1750 requires STOP after every opcode)
 80012dc:	f000 fb7c 	bl	80019d8 <I2CStop>
}
 80012e0:	bf00      	nop
 80012e2:	3708      	adds	r7, #8
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}

080012e8 <BH1750_Init>:
// Function: BH1750_Init
// Purpose : Properly initialize BH1750 according to datasheet state machine:
//           Power On  Reset  Measurement Mode  Wait 180ms
// ============================================================================
void BH1750_Init(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	af00      	add	r7, sp, #0
	DelayMs(5);                            // Ensure DVI reset section >1s (datasheet timing requirement)
 80012ec:	2005      	movs	r0, #5
 80012ee:	f7ff ffbf 	bl	8001270 <DelayMs>
    BH1750_WriteCommand(BH1750_POWER_ON);   // 0x01  Put sensor in 'waiting for measurement' mode
 80012f2:	2001      	movs	r0, #1
 80012f4:	f7ff ffe4 	bl	80012c0 <BH1750_WriteCommand>
    DelayMs(10);                           // Small delay after power on
 80012f8:	200a      	movs	r0, #10
 80012fa:	f7ff ffb9 	bl	8001270 <DelayMs>
    BH1750_WriteCommand(BH1750_RESET);      // 0x07  Clear internal data registers
 80012fe:	2007      	movs	r0, #7
 8001300:	f7ff ffde 	bl	80012c0 <BH1750_WriteCommand>
    DelayMs(10);                           // Reset must be followed by delay
 8001304:	200a      	movs	r0, #10
 8001306:	f7ff ffb3 	bl	8001270 <DelayMs>
    BH1750_WriteCommand(BH1750_CONT_HR_MODE); // 0x10  Continuous high-resolution mode (1 lux resolution)
 800130a:	2010      	movs	r0, #16
 800130c:	f7ff ffd8 	bl	80012c0 <BH1750_WriteCommand>
    DelayMs(180);                           // Wait for first measurement (max 180ms per datasheet)
 8001310:	20b4      	movs	r0, #180	@ 0xb4
 8001312:	f7ff ffad 	bl	8001270 <DelayMs>
}
 8001316:	bf00      	nop
 8001318:	bd80      	pop	{r7, pc}
	...

0800131c <BH1750_ReadLux>:
//   STOP
//
// Returned value = raw / 1.2   (datasheet formula)
// ============================================================================
uint16_t BH1750_ReadLux(void)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b082      	sub	sp, #8
 8001320:	af00      	add	r7, sp, #0
    uint8_t highByte;                       // MSB of measurement
    uint8_t lowByte;                        // LSB of measurement
    uint16_t raw;                           // Combined 16-bit raw ADC value

    DelayMs(180);                          // Wait for BH1750 to finish measurement (120180ms)
 8001322:	20b4      	movs	r0, #180	@ 0xb4
 8001324:	f7ff ffa4 	bl	8001270 <DelayMs>
    I2CStart();                             // Send START condition
 8001328:	f000 fb40 	bl	80019ac <I2CStart>
    I2CSendSlaveAddr(BH1750_ADDR_READ);     // Send BH1750 read address (0x47)
 800132c:	2047      	movs	r0, #71	@ 0x47
 800132e:	f000 fb69 	bl	8001a04 <I2CSendSlaveAddr>
    highByte = I2CRecvDataAck();            // Read high byte, master sends ACK to continue
 8001332:	f000 fb9f 	bl	8001a74 <I2CRecvDataAck>
 8001336:	4603      	mov	r3, r0
 8001338:	71fb      	strb	r3, [r7, #7]
    lowByte  = I2CRecvDataNAck();           // Read low byte, master sends NACK (end of read)
 800133a:	f000 fbb3 	bl	8001aa4 <I2CRecvDataNAck>
 800133e:	4603      	mov	r3, r0
 8001340:	71bb      	strb	r3, [r7, #6]
    I2CStop();                              // Send STOP condition
 8001342:	f000 fb49 	bl	80019d8 <I2CStop>
    raw = (highByte << 8) | lowByte;        // Combine MSB + LSB  16-bit raw measurement
 8001346:	79fb      	ldrb	r3, [r7, #7]
 8001348:	b21b      	sxth	r3, r3
 800134a:	021b      	lsls	r3, r3, #8
 800134c:	b21a      	sxth	r2, r3
 800134e:	79bb      	ldrb	r3, [r7, #6]
 8001350:	b21b      	sxth	r3, r3
 8001352:	4313      	orrs	r3, r2
 8001354:	b21b      	sxth	r3, r3
 8001356:	80bb      	strh	r3, [r7, #4]
    float lux = (float)raw / 1.2f;          // Convert raw value to lux (datasheet: lux = raw / 1.2)
 8001358:	88bb      	ldrh	r3, [r7, #4]
 800135a:	4618      	mov	r0, r3
 800135c:	f7ff fcda 	bl	8000d14 <__aeabi_ui2f>
 8001360:	4603      	mov	r3, r0
 8001362:	4907      	ldr	r1, [pc, #28]	@ (8001380 <BH1750_ReadLux+0x64>)
 8001364:	4618      	mov	r0, r3
 8001366:	f7ff fde1 	bl	8000f2c <__aeabi_fdiv>
 800136a:	4603      	mov	r3, r0
 800136c:	603b      	str	r3, [r7, #0]
    return (uint16_t)lux;                   // Return rounded lux value as integer
 800136e:	6838      	ldr	r0, [r7, #0]
 8001370:	f7ff fe78 	bl	8001064 <__aeabi_f2uiz>
 8001374:	4603      	mov	r3, r0
 8001376:	b29b      	uxth	r3, r3
}
 8001378:	4618      	mov	r0, r3
 800137a:	3708      	adds	r7, #8
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}
 8001380:	3f99999a 	.word	0x3f99999a

08001384 <GrowLightControl>:

void GrowLightControl(void)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b098      	sub	sp, #96	@ 0x60
 8001388:	af02      	add	r7, sp, #8
    uint16_t lux = BH1750_ReadLux();
 800138a:	f7ff ffc7 	bl	800131c <BH1750_ReadLux>
 800138e:	4603      	mov	r3, r0
 8001390:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
    uint8_t duty;
    char msg[80];

    if (lux < 2000)       duty = 90;
 8001394:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8001398:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800139c:	d203      	bcs.n	80013a6 <GrowLightControl+0x22>
 800139e:	235a      	movs	r3, #90	@ 0x5a
 80013a0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 80013a4:	e020      	b.n	80013e8 <GrowLightControl+0x64>
    else if (lux < 5000)  duty = 70;
 80013a6:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 80013aa:	f241 3287 	movw	r2, #4999	@ 0x1387
 80013ae:	4293      	cmp	r3, r2
 80013b0:	d803      	bhi.n	80013ba <GrowLightControl+0x36>
 80013b2:	2346      	movs	r3, #70	@ 0x46
 80013b4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 80013b8:	e016      	b.n	80013e8 <GrowLightControl+0x64>
    else if (lux < 10000) duty = 40;
 80013ba:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 80013be:	f242 720f 	movw	r2, #9999	@ 0x270f
 80013c2:	4293      	cmp	r3, r2
 80013c4:	d803      	bhi.n	80013ce <GrowLightControl+0x4a>
 80013c6:	2328      	movs	r3, #40	@ 0x28
 80013c8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 80013cc:	e00c      	b.n	80013e8 <GrowLightControl+0x64>
    else if (lux < 15000) duty = 20;
 80013ce:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 80013d2:	f643 2297 	movw	r2, #14999	@ 0x3a97
 80013d6:	4293      	cmp	r3, r2
 80013d8:	d803      	bhi.n	80013e2 <GrowLightControl+0x5e>
 80013da:	2314      	movs	r3, #20
 80013dc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 80013e0:	e002      	b.n	80013e8 <GrowLightControl+0x64>
    else                  duty = 0;
 80013e2:	2300      	movs	r3, #0
 80013e4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

    TIM8->CCR1 = duty;
 80013e8:	4a10      	ldr	r2, [pc, #64]	@ (800142c <GrowLightControl+0xa8>)
 80013ea:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80013ee:	6353      	str	r3, [r2, #52]	@ 0x34

    sprintf(msg,
 80013f0:	f8b7 2054 	ldrh.w	r2, [r7, #84]	@ 0x54
 80013f4:	f897 1057 	ldrb.w	r1, [r7, #87]	@ 0x57
 80013f8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d001      	beq.n	8001404 <GrowLightControl+0x80>
 8001400:	4b0b      	ldr	r3, [pc, #44]	@ (8001430 <GrowLightControl+0xac>)
 8001402:	e000      	b.n	8001406 <GrowLightControl+0x82>
 8001404:	4b0b      	ldr	r3, [pc, #44]	@ (8001434 <GrowLightControl+0xb0>)
 8001406:	1d38      	adds	r0, r7, #4
 8001408:	9300      	str	r3, [sp, #0]
 800140a:	460b      	mov	r3, r1
 800140c:	490a      	ldr	r1, [pc, #40]	@ (8001438 <GrowLightControl+0xb4>)
 800140e:	f001 fc79 	bl	8002d04 <siprintf>
            "Lux=%u | PWM=%u%% | Grow Light %s\r\n",
            lux,
            duty,
            duty ? "ON" : "OFF");

    UartPuts(msg);
 8001412:	1d3b      	adds	r3, r7, #4
 8001414:	4618      	mov	r0, r3
 8001416:	f000 ff17 	bl	8002248 <UartPuts>
    DelayMs(1000);
 800141a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800141e:	f7ff ff27 	bl	8001270 <DelayMs>
}
 8001422:	bf00      	nop
 8001424:	3758      	adds	r7, #88	@ 0x58
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}
 800142a:	bf00      	nop
 800142c:	40010400 	.word	0x40010400
 8001430:	08004fb0 	.word	0x08004fb0
 8001434:	08004fb4 	.word	0x08004fb4
 8001438:	08004fb8 	.word	0x08004fb8

0800143c <DelayMs>:
static inline void DelayMs(volatile uint32_t ms) {
 800143c:	b480      	push	{r7}
 800143e:	b085      	sub	sp, #20
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
	uint32_t init_ticks = DWT->CYCCNT;
 8001444:	4b0e      	ldr	r3, [pc, #56]	@ (8001480 <DelayMs+0x44>)
 8001446:	685b      	ldr	r3, [r3, #4]
 8001448:	60fb      	str	r3, [r7, #12]
	uint32_t ticks = (SystemCoreClock / 1000);
 800144a:	4b0e      	ldr	r3, [pc, #56]	@ (8001484 <DelayMs+0x48>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	4a0e      	ldr	r2, [pc, #56]	@ (8001488 <DelayMs+0x4c>)
 8001450:	fba2 2303 	umull	r2, r3, r2, r3
 8001454:	099b      	lsrs	r3, r3, #6
 8001456:	60bb      	str	r3, [r7, #8]
	ms *= ticks;
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	68ba      	ldr	r2, [r7, #8]
 800145c:	fb02 f303 	mul.w	r3, r2, r3
 8001460:	607b      	str	r3, [r7, #4]
	while ((DWT->CYCCNT - init_ticks) < ms);
 8001462:	bf00      	nop
 8001464:	4b06      	ldr	r3, [pc, #24]	@ (8001480 <DelayMs+0x44>)
 8001466:	685a      	ldr	r2, [r3, #4]
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	1ad2      	subs	r2, r2, r3
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	429a      	cmp	r2, r3
 8001470:	d3f8      	bcc.n	8001464 <DelayMs+0x28>
}
 8001472:	bf00      	nop
 8001474:	bf00      	nop
 8001476:	3714      	adds	r7, #20
 8001478:	46bd      	mov	sp, r7
 800147a:	bc80      	pop	{r7}
 800147c:	4770      	bx	lr
 800147e:	bf00      	nop
 8001480:	e0001000 	.word	0xe0001000
 8001484:	20000000 	.word	0x20000000
 8001488:	10624dd3 	.word	0x10624dd3

0800148c <BME280_WriteReg>:

/* Calibration data */
static BME280_CalibData cal;

/* Low-level I2C helpers */
static void BME280_WriteReg(uint8_t reg, uint8_t val) {
 800148c:	b580      	push	{r7, lr}
 800148e:	b082      	sub	sp, #8
 8001490:	af00      	add	r7, sp, #0
 8001492:	4603      	mov	r3, r0
 8001494:	460a      	mov	r2, r1
 8001496:	71fb      	strb	r3, [r7, #7]
 8001498:	4613      	mov	r3, r2
 800149a:	71bb      	strb	r3, [r7, #6]
    I2CStart1();
 800149c:	f000 fb42 	bl	8001b24 <I2CStart1>
    I2CSendSlaveAddress1(BME280_I2C_ADDR);
 80014a0:	20ec      	movs	r0, #236	@ 0xec
 80014a2:	f000 fb71 	bl	8001b88 <I2CSendSlaveAddress1>
    I2CSendData1(reg);
 80014a6:	79fb      	ldrb	r3, [r7, #7]
 80014a8:	4618      	mov	r0, r3
 80014aa:	f000 fb87 	bl	8001bbc <I2CSendData1>
    I2CSendData1(val);
 80014ae:	79bb      	ldrb	r3, [r7, #6]
 80014b0:	4618      	mov	r0, r3
 80014b2:	f000 fb83 	bl	8001bbc <I2CSendData1>
    I2CStop1();
 80014b6:	f000 fb51 	bl	8001b5c <I2CStop1>
}
 80014ba:	bf00      	nop
 80014bc:	3708      	adds	r7, #8
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}

080014c2 <BME280_ReadReg>:

static uint8_t BME280_ReadReg(uint8_t reg) {
 80014c2:	b580      	push	{r7, lr}
 80014c4:	b084      	sub	sp, #16
 80014c6:	af00      	add	r7, sp, #0
 80014c8:	4603      	mov	r3, r0
 80014ca:	71fb      	strb	r3, [r7, #7]
    uint8_t val;
    I2CStart1();
 80014cc:	f000 fb2a 	bl	8001b24 <I2CStart1>
    I2CSendSlaveAddress1(BME280_I2C_ADDR);
 80014d0:	20ec      	movs	r0, #236	@ 0xec
 80014d2:	f000 fb59 	bl	8001b88 <I2CSendSlaveAddress1>
    I2CSendData1(reg);
 80014d6:	79fb      	ldrb	r3, [r7, #7]
 80014d8:	4618      	mov	r0, r3
 80014da:	f000 fb6f 	bl	8001bbc <I2CSendData1>
    I2CRepeatStart1();
 80014de:	f000 fb37 	bl	8001b50 <I2CRepeatStart1>
    I2CSendSlaveAddress1(BME280_I2C_ADDR | 1);
 80014e2:	20ed      	movs	r0, #237	@ 0xed
 80014e4:	f000 fb50 	bl	8001b88 <I2CSendSlaveAddress1>
    val = I2CRecvDataNAck1();
 80014e8:	f000 fba2 	bl	8001c30 <I2CRecvDataNAck1>
 80014ec:	4603      	mov	r3, r0
 80014ee:	73fb      	strb	r3, [r7, #15]
    I2CStop1();
 80014f0:	f000 fb34 	bl	8001b5c <I2CStop1>
    return val;
 80014f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80014f6:	4618      	mov	r0, r3
 80014f8:	3710      	adds	r7, #16
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}

080014fe <BME280_ReadMulti>:

static void BME280_ReadMulti(uint8_t reg, uint8_t *buf, uint8_t len) {
 80014fe:	b590      	push	{r4, r7, lr}
 8001500:	b085      	sub	sp, #20
 8001502:	af00      	add	r7, sp, #0
 8001504:	4603      	mov	r3, r0
 8001506:	6039      	str	r1, [r7, #0]
 8001508:	71fb      	strb	r3, [r7, #7]
 800150a:	4613      	mov	r3, r2
 800150c:	71bb      	strb	r3, [r7, #6]
    I2CStart1();
 800150e:	f000 fb09 	bl	8001b24 <I2CStart1>
    I2CSendSlaveAddress1(BME280_I2C_ADDR);
 8001512:	20ec      	movs	r0, #236	@ 0xec
 8001514:	f000 fb38 	bl	8001b88 <I2CSendSlaveAddress1>
    I2CSendData1(reg);
 8001518:	79fb      	ldrb	r3, [r7, #7]
 800151a:	4618      	mov	r0, r3
 800151c:	f000 fb4e 	bl	8001bbc <I2CSendData1>
    I2CRepeatStart1();
 8001520:	f000 fb16 	bl	8001b50 <I2CRepeatStart1>
    I2CSendSlaveAddress1(BME280_I2C_ADDR | 1);
 8001524:	20ed      	movs	r0, #237	@ 0xed
 8001526:	f000 fb2f 	bl	8001b88 <I2CSendSlaveAddress1>
    for(uint8_t i = 0; i < len - 1; i++) buf[i] = I2CRecvDataAck1();
 800152a:	2300      	movs	r3, #0
 800152c:	73fb      	strb	r3, [r7, #15]
 800152e:	e009      	b.n	8001544 <BME280_ReadMulti+0x46>
 8001530:	7bfb      	ldrb	r3, [r7, #15]
 8001532:	683a      	ldr	r2, [r7, #0]
 8001534:	18d4      	adds	r4, r2, r3
 8001536:	f000 fb5f 	bl	8001bf8 <I2CRecvDataAck1>
 800153a:	4603      	mov	r3, r0
 800153c:	7023      	strb	r3, [r4, #0]
 800153e:	7bfb      	ldrb	r3, [r7, #15]
 8001540:	3301      	adds	r3, #1
 8001542:	73fb      	strb	r3, [r7, #15]
 8001544:	7bfa      	ldrb	r2, [r7, #15]
 8001546:	79bb      	ldrb	r3, [r7, #6]
 8001548:	3b01      	subs	r3, #1
 800154a:	429a      	cmp	r2, r3
 800154c:	dbf0      	blt.n	8001530 <BME280_ReadMulti+0x32>
    buf[len - 1] = I2CRecvDataNAck1();
 800154e:	79bb      	ldrb	r3, [r7, #6]
 8001550:	3b01      	subs	r3, #1
 8001552:	683a      	ldr	r2, [r7, #0]
 8001554:	18d4      	adds	r4, r2, r3
 8001556:	f000 fb6b 	bl	8001c30 <I2CRecvDataNAck1>
 800155a:	4603      	mov	r3, r0
 800155c:	7023      	strb	r3, [r4, #0]
    I2CStop1();
 800155e:	f000 fafd 	bl	8001b5c <I2CStop1>
}
 8001562:	bf00      	nop
 8001564:	3714      	adds	r7, #20
 8001566:	46bd      	mov	sp, r7
 8001568:	bd90      	pop	{r4, r7, pc}
	...

0800156c <BME280_ReadCalibrationData>:

/* Read calibration */
static void BME280_ReadCalibrationData(void) {
 800156c:	b580      	push	{r7, lr}
 800156e:	b08a      	sub	sp, #40	@ 0x28
 8001570:	af00      	add	r7, sp, #0
    uint8_t buf[26], buf2[7];
    BME280_ReadMulti(BME280_REG_CALIB_00, buf, 26);
 8001572:	f107 030c 	add.w	r3, r7, #12
 8001576:	221a      	movs	r2, #26
 8001578:	4619      	mov	r1, r3
 800157a:	2088      	movs	r0, #136	@ 0x88
 800157c:	f7ff ffbf 	bl	80014fe <BME280_ReadMulti>

    cal.dig_T1 = (buf[1]<<8)|buf[0];
 8001580:	7b7b      	ldrb	r3, [r7, #13]
 8001582:	b21b      	sxth	r3, r3
 8001584:	021b      	lsls	r3, r3, #8
 8001586:	b21a      	sxth	r2, r3
 8001588:	7b3b      	ldrb	r3, [r7, #12]
 800158a:	b21b      	sxth	r3, r3
 800158c:	4313      	orrs	r3, r2
 800158e:	b21b      	sxth	r3, r3
 8001590:	b29a      	uxth	r2, r3
 8001592:	4b28      	ldr	r3, [pc, #160]	@ (8001634 <BME280_ReadCalibrationData+0xc8>)
 8001594:	801a      	strh	r2, [r3, #0]
    cal.dig_T2 = (buf[3]<<8)|buf[2];
 8001596:	7bfb      	ldrb	r3, [r7, #15]
 8001598:	b21b      	sxth	r3, r3
 800159a:	021b      	lsls	r3, r3, #8
 800159c:	b21a      	sxth	r2, r3
 800159e:	7bbb      	ldrb	r3, [r7, #14]
 80015a0:	b21b      	sxth	r3, r3
 80015a2:	4313      	orrs	r3, r2
 80015a4:	b21a      	sxth	r2, r3
 80015a6:	4b23      	ldr	r3, [pc, #140]	@ (8001634 <BME280_ReadCalibrationData+0xc8>)
 80015a8:	805a      	strh	r2, [r3, #2]
    cal.dig_T3 = (buf[5]<<8)|buf[4];
 80015aa:	7c7b      	ldrb	r3, [r7, #17]
 80015ac:	b21b      	sxth	r3, r3
 80015ae:	021b      	lsls	r3, r3, #8
 80015b0:	b21a      	sxth	r2, r3
 80015b2:	7c3b      	ldrb	r3, [r7, #16]
 80015b4:	b21b      	sxth	r3, r3
 80015b6:	4313      	orrs	r3, r2
 80015b8:	b21a      	sxth	r2, r3
 80015ba:	4b1e      	ldr	r3, [pc, #120]	@ (8001634 <BME280_ReadCalibrationData+0xc8>)
 80015bc:	809a      	strh	r2, [r3, #4]

    cal.dig_H1 = buf[25];
 80015be:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 80015c2:	4b1c      	ldr	r3, [pc, #112]	@ (8001634 <BME280_ReadCalibrationData+0xc8>)
 80015c4:	719a      	strb	r2, [r3, #6]
    BME280_ReadMulti(BME280_REG_CALIB_26, buf2, 7);
 80015c6:	1d3b      	adds	r3, r7, #4
 80015c8:	2207      	movs	r2, #7
 80015ca:	4619      	mov	r1, r3
 80015cc:	20e1      	movs	r0, #225	@ 0xe1
 80015ce:	f7ff ff96 	bl	80014fe <BME280_ReadMulti>

    cal.dig_H2 = (buf2[1]<<8)|buf2[0];
 80015d2:	797b      	ldrb	r3, [r7, #5]
 80015d4:	b21b      	sxth	r3, r3
 80015d6:	021b      	lsls	r3, r3, #8
 80015d8:	b21a      	sxth	r2, r3
 80015da:	793b      	ldrb	r3, [r7, #4]
 80015dc:	b21b      	sxth	r3, r3
 80015de:	4313      	orrs	r3, r2
 80015e0:	b21a      	sxth	r2, r3
 80015e2:	4b14      	ldr	r3, [pc, #80]	@ (8001634 <BME280_ReadCalibrationData+0xc8>)
 80015e4:	811a      	strh	r2, [r3, #8]
    cal.dig_H3 = buf2[2];
 80015e6:	79ba      	ldrb	r2, [r7, #6]
 80015e8:	4b12      	ldr	r3, [pc, #72]	@ (8001634 <BME280_ReadCalibrationData+0xc8>)
 80015ea:	729a      	strb	r2, [r3, #10]
    cal.dig_H4 = (buf2[3]<<4)|(buf2[4]&0x0F);
 80015ec:	79fb      	ldrb	r3, [r7, #7]
 80015ee:	b21b      	sxth	r3, r3
 80015f0:	011b      	lsls	r3, r3, #4
 80015f2:	b21a      	sxth	r2, r3
 80015f4:	7a3b      	ldrb	r3, [r7, #8]
 80015f6:	b21b      	sxth	r3, r3
 80015f8:	f003 030f 	and.w	r3, r3, #15
 80015fc:	b21b      	sxth	r3, r3
 80015fe:	4313      	orrs	r3, r2
 8001600:	b21a      	sxth	r2, r3
 8001602:	4b0c      	ldr	r3, [pc, #48]	@ (8001634 <BME280_ReadCalibrationData+0xc8>)
 8001604:	819a      	strh	r2, [r3, #12]
    cal.dig_H5 = ((buf2[4]>>4)&0x0F)|(buf2[5]<<4);
 8001606:	7a3b      	ldrb	r3, [r7, #8]
 8001608:	091b      	lsrs	r3, r3, #4
 800160a:	b2db      	uxtb	r3, r3
 800160c:	b21b      	sxth	r3, r3
 800160e:	f003 030f 	and.w	r3, r3, #15
 8001612:	b21a      	sxth	r2, r3
 8001614:	7a7b      	ldrb	r3, [r7, #9]
 8001616:	b21b      	sxth	r3, r3
 8001618:	011b      	lsls	r3, r3, #4
 800161a:	b21b      	sxth	r3, r3
 800161c:	4313      	orrs	r3, r2
 800161e:	b21a      	sxth	r2, r3
 8001620:	4b04      	ldr	r3, [pc, #16]	@ (8001634 <BME280_ReadCalibrationData+0xc8>)
 8001622:	81da      	strh	r2, [r3, #14]
    cal.dig_H6 = buf2[6];
 8001624:	7abb      	ldrb	r3, [r7, #10]
 8001626:	b25a      	sxtb	r2, r3
 8001628:	4b02      	ldr	r3, [pc, #8]	@ (8001634 <BME280_ReadCalibrationData+0xc8>)
 800162a:	741a      	strb	r2, [r3, #16]
}
 800162c:	bf00      	nop
 800162e:	3728      	adds	r7, #40	@ 0x28
 8001630:	46bd      	mov	sp, r7
 8001632:	bd80      	pop	{r7, pc}
 8001634:	200001ec 	.word	0x200001ec

08001638 <BME280_Compensate_Temp>:

/* Compensation formulas */
static int32_t BME280_Compensate_Temp(int32_t adc_T) {
 8001638:	b480      	push	{r7}
 800163a:	b085      	sub	sp, #20
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
    int32_t var1 = ((((adc_T >> 3) - ((int32_t)cal.dig_T1 << 1))) * cal.dig_T2) >> 11;
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	10da      	asrs	r2, r3, #3
 8001644:	4b17      	ldr	r3, [pc, #92]	@ (80016a4 <BME280_Compensate_Temp+0x6c>)
 8001646:	881b      	ldrh	r3, [r3, #0]
 8001648:	005b      	lsls	r3, r3, #1
 800164a:	1ad3      	subs	r3, r2, r3
 800164c:	4a15      	ldr	r2, [pc, #84]	@ (80016a4 <BME280_Compensate_Temp+0x6c>)
 800164e:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 8001652:	fb02 f303 	mul.w	r3, r2, r3
 8001656:	12db      	asrs	r3, r3, #11
 8001658:	60fb      	str	r3, [r7, #12]
    int32_t var2 = (((((adc_T >> 4) - cal.dig_T1) * ((adc_T >> 4) - cal.dig_T1)) >> 12) * cal.dig_T3) >> 14;
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	111b      	asrs	r3, r3, #4
 800165e:	4a11      	ldr	r2, [pc, #68]	@ (80016a4 <BME280_Compensate_Temp+0x6c>)
 8001660:	8812      	ldrh	r2, [r2, #0]
 8001662:	1a9b      	subs	r3, r3, r2
 8001664:	687a      	ldr	r2, [r7, #4]
 8001666:	1112      	asrs	r2, r2, #4
 8001668:	490e      	ldr	r1, [pc, #56]	@ (80016a4 <BME280_Compensate_Temp+0x6c>)
 800166a:	8809      	ldrh	r1, [r1, #0]
 800166c:	1a52      	subs	r2, r2, r1
 800166e:	fb02 f303 	mul.w	r3, r2, r3
 8001672:	131b      	asrs	r3, r3, #12
 8001674:	4a0b      	ldr	r2, [pc, #44]	@ (80016a4 <BME280_Compensate_Temp+0x6c>)
 8001676:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 800167a:	fb02 f303 	mul.w	r3, r2, r3
 800167e:	139b      	asrs	r3, r3, #14
 8001680:	60bb      	str	r3, [r7, #8]
    t_fine = var1 + var2;
 8001682:	68fa      	ldr	r2, [r7, #12]
 8001684:	68bb      	ldr	r3, [r7, #8]
 8001686:	4413      	add	r3, r2
 8001688:	4a07      	ldr	r2, [pc, #28]	@ (80016a8 <BME280_Compensate_Temp+0x70>)
 800168a:	6013      	str	r3, [r2, #0]
    return (t_fine * 5 + 128) >> 8; // C x100
 800168c:	4b06      	ldr	r3, [pc, #24]	@ (80016a8 <BME280_Compensate_Temp+0x70>)
 800168e:	681a      	ldr	r2, [r3, #0]
 8001690:	4613      	mov	r3, r2
 8001692:	009b      	lsls	r3, r3, #2
 8001694:	4413      	add	r3, r2
 8001696:	3380      	adds	r3, #128	@ 0x80
 8001698:	121b      	asrs	r3, r3, #8
}
 800169a:	4618      	mov	r0, r3
 800169c:	3714      	adds	r7, #20
 800169e:	46bd      	mov	sp, r7
 80016a0:	bc80      	pop	{r7}
 80016a2:	4770      	bx	lr
 80016a4:	200001ec 	.word	0x200001ec
 80016a8:	200001e8 	.word	0x200001e8

080016ac <BME280_Compensate_Humidity>:

static uint32_t BME280_Compensate_Humidity(int32_t adc_H) {
 80016ac:	b480      	push	{r7}
 80016ae:	b085      	sub	sp, #20
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
    int32_t v_x1 = t_fine - 76800;
 80016b4:	4b2c      	ldr	r3, [pc, #176]	@ (8001768 <BME280_Compensate_Humidity+0xbc>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f5a3 3396 	sub.w	r3, r3, #76800	@ 0x12c00
 80016bc:	60fb      	str	r3, [r7, #12]
    v_x1 = (((((adc_H << 14) - (cal.dig_H4 << 20) - (cal.dig_H5 * v_x1)) + 16384) >> 15) *
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	039a      	lsls	r2, r3, #14
 80016c2:	4b2a      	ldr	r3, [pc, #168]	@ (800176c <BME280_Compensate_Humidity+0xc0>)
 80016c4:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80016c8:	051b      	lsls	r3, r3, #20
 80016ca:	1ad2      	subs	r2, r2, r3
 80016cc:	4b27      	ldr	r3, [pc, #156]	@ (800176c <BME280_Compensate_Humidity+0xc0>)
 80016ce:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80016d2:	4619      	mov	r1, r3
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	fb01 f303 	mul.w	r3, r1, r3
 80016da:	1ad3      	subs	r3, r2, r3
 80016dc:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80016e0:	13db      	asrs	r3, r3, #15
           (((((((v_x1 * cal.dig_H6) >> 10) * (((v_x1 * cal.dig_H3) >> 11) + 32768)) >> 10) + 2097152) * cal.dig_H2 + 8192) >> 14));
 80016e2:	4a22      	ldr	r2, [pc, #136]	@ (800176c <BME280_Compensate_Humidity+0xc0>)
 80016e4:	f992 2010 	ldrsb.w	r2, [r2, #16]
 80016e8:	4611      	mov	r1, r2
 80016ea:	68fa      	ldr	r2, [r7, #12]
 80016ec:	fb01 f202 	mul.w	r2, r1, r2
 80016f0:	1292      	asrs	r2, r2, #10
 80016f2:	491e      	ldr	r1, [pc, #120]	@ (800176c <BME280_Compensate_Humidity+0xc0>)
 80016f4:	7a89      	ldrb	r1, [r1, #10]
 80016f6:	4608      	mov	r0, r1
 80016f8:	68f9      	ldr	r1, [r7, #12]
 80016fa:	fb00 f101 	mul.w	r1, r0, r1
 80016fe:	12c9      	asrs	r1, r1, #11
 8001700:	f501 4100 	add.w	r1, r1, #32768	@ 0x8000
 8001704:	fb01 f202 	mul.w	r2, r1, r2
 8001708:	1292      	asrs	r2, r2, #10
 800170a:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800170e:	4917      	ldr	r1, [pc, #92]	@ (800176c <BME280_Compensate_Humidity+0xc0>)
 8001710:	f9b1 1008 	ldrsh.w	r1, [r1, #8]
 8001714:	fb01 f202 	mul.w	r2, r1, r2
 8001718:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 800171c:	1392      	asrs	r2, r2, #14
    v_x1 = (((((adc_H << 14) - (cal.dig_H4 << 20) - (cal.dig_H5 * v_x1)) + 16384) >> 15) *
 800171e:	fb02 f303 	mul.w	r3, r2, r3
 8001722:	60fb      	str	r3, [r7, #12]
    v_x1 -= (((v_x1 >> 15) * (v_x1 >> 15)) >> 7) * cal.dig_H1 >> 4;
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	13db      	asrs	r3, r3, #15
 8001728:	68fa      	ldr	r2, [r7, #12]
 800172a:	13d2      	asrs	r2, r2, #15
 800172c:	fb02 f303 	mul.w	r3, r2, r3
 8001730:	11db      	asrs	r3, r3, #7
 8001732:	4a0e      	ldr	r2, [pc, #56]	@ (800176c <BME280_Compensate_Humidity+0xc0>)
 8001734:	7992      	ldrb	r2, [r2, #6]
 8001736:	fb02 f303 	mul.w	r3, r2, r3
 800173a:	111b      	asrs	r3, r3, #4
 800173c:	68fa      	ldr	r2, [r7, #12]
 800173e:	1ad3      	subs	r3, r2, r3
 8001740:	60fb      	str	r3, [r7, #12]
    if(v_x1 < 0) v_x1 = 0;
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	2b00      	cmp	r3, #0
 8001746:	da01      	bge.n	800174c <BME280_Compensate_Humidity+0xa0>
 8001748:	2300      	movs	r3, #0
 800174a:	60fb      	str	r3, [r7, #12]
    if(v_x1 > 419430400) v_x1 = 419430400;
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	f1b3 5fc8 	cmp.w	r3, #419430400	@ 0x19000000
 8001752:	dd02      	ble.n	800175a <BME280_Compensate_Humidity+0xae>
 8001754:	f04f 53c8 	mov.w	r3, #419430400	@ 0x19000000
 8001758:	60fb      	str	r3, [r7, #12]
    return (uint32_t)(v_x1 >> 12); // %RH x1024
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	131b      	asrs	r3, r3, #12
}
 800175e:	4618      	mov	r0, r3
 8001760:	3714      	adds	r7, #20
 8001762:	46bd      	mov	sp, r7
 8001764:	bc80      	pop	{r7}
 8001766:	4770      	bx	lr
 8001768:	200001e8 	.word	0x200001e8
 800176c:	200001ec 	.word	0x200001ec

08001770 <BME280_Init>:

/* Initialize BME280 in Normal Mode */
int BME280_Init(void) {
 8001770:	b580      	push	{r7, lr}
 8001772:	af00      	add	r7, sp, #0
    if(BME280_ReadReg(BME280_REG_ID) != 0x60) return -1;
 8001774:	20d0      	movs	r0, #208	@ 0xd0
 8001776:	f7ff fea4 	bl	80014c2 <BME280_ReadReg>
 800177a:	4603      	mov	r3, r0
 800177c:	2b60      	cmp	r3, #96	@ 0x60
 800177e:	d002      	beq.n	8001786 <BME280_Init+0x16>
 8001780:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001784:	e01b      	b.n	80017be <BME280_Init+0x4e>
    BME280_WriteReg(BME280_REG_RESET, BME280_RESET_CMD);
 8001786:	21b6      	movs	r1, #182	@ 0xb6
 8001788:	20e0      	movs	r0, #224	@ 0xe0
 800178a:	f7ff fe7f 	bl	800148c <BME280_WriteReg>
    while(BME280_ReadReg(BME280_REG_STATUS) & 0x01);
 800178e:	bf00      	nop
 8001790:	20f3      	movs	r0, #243	@ 0xf3
 8001792:	f7ff fe96 	bl	80014c2 <BME280_ReadReg>
 8001796:	4603      	mov	r3, r0
 8001798:	f003 0301 	and.w	r3, r3, #1
 800179c:	2b00      	cmp	r3, #0
 800179e:	d1f7      	bne.n	8001790 <BME280_Init+0x20>

    BME280_ReadCalibrationData();
 80017a0:	f7ff fee4 	bl	800156c <BME280_ReadCalibrationData>

    BME280_WriteReg(BME280_REG_CTRL_HUM, 0x01);   // Hum oversampling x1
 80017a4:	2101      	movs	r1, #1
 80017a6:	20f2      	movs	r0, #242	@ 0xf2
 80017a8:	f7ff fe70 	bl	800148c <BME280_WriteReg>
    BME280_WriteReg(BME280_REG_CTRL_MEAS, 0x27);  // Temp x1, Normal mode
 80017ac:	2127      	movs	r1, #39	@ 0x27
 80017ae:	20f4      	movs	r0, #244	@ 0xf4
 80017b0:	f7ff fe6c 	bl	800148c <BME280_WriteReg>
    BME280_WriteReg(BME280_REG_CONFIG, 0x00);     // No filter, 0.5ms standby
 80017b4:	2100      	movs	r1, #0
 80017b6:	20f5      	movs	r0, #245	@ 0xf5
 80017b8:	f7ff fe68 	bl	800148c <BME280_WriteReg>
    return 0;
 80017bc:	2300      	movs	r3, #0
}
 80017be:	4618      	mov	r0, r3
 80017c0:	bd80      	pop	{r7, pc}
	...

080017c4 <BME280_ReadTempHum>:

/* Read temperature & humidity */
void BME280_ReadTempHum(float *temp, float *hum) {
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b088      	sub	sp, #32
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
 80017cc:	6039      	str	r1, [r7, #0]
    uint8_t data[6];
    BME280_ReadMulti(BME280_REG_TEMP_MSB, data, 6);
 80017ce:	f107 0308 	add.w	r3, r7, #8
 80017d2:	2206      	movs	r2, #6
 80017d4:	4619      	mov	r1, r3
 80017d6:	20fa      	movs	r0, #250	@ 0xfa
 80017d8:	f7ff fe91 	bl	80014fe <BME280_ReadMulti>

    int32_t adc_T = (data[0]<<12)|(data[1]<<4)|(data[2]>>4);
 80017dc:	7a3b      	ldrb	r3, [r7, #8]
 80017de:	031a      	lsls	r2, r3, #12
 80017e0:	7a7b      	ldrb	r3, [r7, #9]
 80017e2:	011b      	lsls	r3, r3, #4
 80017e4:	4313      	orrs	r3, r2
 80017e6:	7aba      	ldrb	r2, [r7, #10]
 80017e8:	0912      	lsrs	r2, r2, #4
 80017ea:	b2d2      	uxtb	r2, r2
 80017ec:	4313      	orrs	r3, r2
 80017ee:	61fb      	str	r3, [r7, #28]
    int32_t adc_H = (data[4]<<8)|data[5];
 80017f0:	7b3b      	ldrb	r3, [r7, #12]
 80017f2:	021b      	lsls	r3, r3, #8
 80017f4:	7b7a      	ldrb	r2, [r7, #13]
 80017f6:	4313      	orrs	r3, r2
 80017f8:	61bb      	str	r3, [r7, #24]

    int32_t t = BME280_Compensate_Temp(adc_T);
 80017fa:	69f8      	ldr	r0, [r7, #28]
 80017fc:	f7ff ff1c 	bl	8001638 <BME280_Compensate_Temp>
 8001800:	6178      	str	r0, [r7, #20]
    uint32_t h = BME280_Compensate_Humidity(adc_H);
 8001802:	69b8      	ldr	r0, [r7, #24]
 8001804:	f7ff ff52 	bl	80016ac <BME280_Compensate_Humidity>
 8001808:	6138      	str	r0, [r7, #16]

    *temp = t / 100.0f;
 800180a:	6978      	ldr	r0, [r7, #20]
 800180c:	f7ff fa86 	bl	8000d1c <__aeabi_i2f>
 8001810:	4603      	mov	r3, r0
 8001812:	490c      	ldr	r1, [pc, #48]	@ (8001844 <BME280_ReadTempHum+0x80>)
 8001814:	4618      	mov	r0, r3
 8001816:	f7ff fb89 	bl	8000f2c <__aeabi_fdiv>
 800181a:	4603      	mov	r3, r0
 800181c:	461a      	mov	r2, r3
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	601a      	str	r2, [r3, #0]
    *hum  = h / 1024.0f;
 8001822:	6938      	ldr	r0, [r7, #16]
 8001824:	f7ff fa76 	bl	8000d14 <__aeabi_ui2f>
 8001828:	4603      	mov	r3, r0
 800182a:	f04f 4189 	mov.w	r1, #1149239296	@ 0x44800000
 800182e:	4618      	mov	r0, r3
 8001830:	f7ff fb7c 	bl	8000f2c <__aeabi_fdiv>
 8001834:	4603      	mov	r3, r0
 8001836:	461a      	mov	r2, r3
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	601a      	str	r2, [r3, #0]
}
 800183c:	bf00      	nop
 800183e:	3720      	adds	r7, #32
 8001840:	46bd      	mov	sp, r7
 8001842:	bd80      	pop	{r7, pc}
 8001844:	42c80000 	.word	0x42c80000

08001848 <BME280_Task>:

void BME280_Task(void)
{
 8001848:	b5b0      	push	{r4, r5, r7, lr}
 800184a:	b094      	sub	sp, #80	@ 0x50
 800184c:	af02      	add	r7, sp, #8
    static uint8_t init_done = 0;

    float temperature = 0.0f;
 800184e:	f04f 0300 	mov.w	r3, #0
 8001852:	647b      	str	r3, [r7, #68]	@ 0x44
    float humidity    = 0.0f;
 8001854:	f04f 0300 	mov.w	r3, #0
 8001858:	643b      	str	r3, [r7, #64]	@ 0x40
    char buf[64];

    /* ---------- One-time init ---------- */
    if (!init_done)
 800185a:	4b21      	ldr	r3, [pc, #132]	@ (80018e0 <BME280_Task+0x98>)
 800185c:	781b      	ldrb	r3, [r3, #0]
 800185e:	2b00      	cmp	r3, #0
 8001860:	d117      	bne.n	8001892 <BME280_Task+0x4a>
    {
        I2CInit1();
 8001862:	f000 fa01 	bl	8001c68 <I2CInit1>
        UartInit(BAUD_115200);
 8001866:	f44f 30e1 	mov.w	r0, #115200	@ 0x1c200
 800186a:	f000 fc69 	bl	8002140 <UartInit>

        UartPuts("UART Initialized\r\n");
 800186e:	481d      	ldr	r0, [pc, #116]	@ (80018e4 <BME280_Task+0x9c>)
 8001870:	f000 fcea 	bl	8002248 <UartPuts>

        if (BME280_Init() != 0)
 8001874:	f7ff ff7c 	bl	8001770 <BME280_Init>
 8001878:	4603      	mov	r3, r0
 800187a:	2b00      	cmp	r3, #0
 800187c:	d003      	beq.n	8001886 <BME280_Task+0x3e>
        {
            UartPuts("BME280 Init Failed!\r\n");
 800187e:	481a      	ldr	r0, [pc, #104]	@ (80018e8 <BME280_Task+0xa0>)
 8001880:	f000 fce2 	bl	8002248 <UartPuts>
 8001884:	e029      	b.n	80018da <BME280_Task+0x92>
            return;   // do NOT block CPU
        }

        UartPuts("BME280 Init Successful\r\n");
 8001886:	4819      	ldr	r0, [pc, #100]	@ (80018ec <BME280_Task+0xa4>)
 8001888:	f000 fcde 	bl	8002248 <UartPuts>
        init_done = 1;
 800188c:	4b14      	ldr	r3, [pc, #80]	@ (80018e0 <BME280_Task+0x98>)
 800188e:	2201      	movs	r2, #1
 8001890:	701a      	strb	r2, [r3, #0]
    }

    /* ---------- Read sensor ---------- */
    BME280_ReadTempHum(&temperature, &humidity);
 8001892:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 8001896:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800189a:	4611      	mov	r1, r2
 800189c:	4618      	mov	r0, r3
 800189e:	f7ff ff91 	bl	80017c4 <BME280_ReadTempHum>

    sprintf(buf,
 80018a2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80018a4:	4618      	mov	r0, r3
 80018a6:	f7fe fe4f 	bl	8000548 <__aeabi_f2d>
 80018aa:	4604      	mov	r4, r0
 80018ac:	460d      	mov	r5, r1
 80018ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80018b0:	4618      	mov	r0, r3
 80018b2:	f7fe fe49 	bl	8000548 <__aeabi_f2d>
 80018b6:	4602      	mov	r2, r0
 80018b8:	460b      	mov	r3, r1
 80018ba:	4638      	mov	r0, r7
 80018bc:	e9cd 2300 	strd	r2, r3, [sp]
 80018c0:	4622      	mov	r2, r4
 80018c2:	462b      	mov	r3, r5
 80018c4:	490a      	ldr	r1, [pc, #40]	@ (80018f0 <BME280_Task+0xa8>)
 80018c6:	f001 fa1d 	bl	8002d04 <siprintf>
            "Temp: %.2f C, Hum: %.2f %%\r\n",
            temperature, humidity);

    UartPuts(buf);
 80018ca:	463b      	mov	r3, r7
 80018cc:	4618      	mov	r0, r3
 80018ce:	f000 fcbb 	bl	8002248 <UartPuts>

    DelayMs(500);
 80018d2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80018d6:	f7ff fdb1 	bl	800143c <DelayMs>
}
 80018da:	3748      	adds	r7, #72	@ 0x48
 80018dc:	46bd      	mov	sp, r7
 80018de:	bdb0      	pop	{r4, r5, r7, pc}
 80018e0:	200001fe 	.word	0x200001fe
 80018e4:	08004fdc 	.word	0x08004fdc
 80018e8:	08004ff0 	.word	0x08004ff0
 80018ec:	08005008 	.word	0x08005008
 80018f0:	08005024 	.word	0x08005024

080018f4 <I2CInit>:
 *      Author: admin
 */

#include "i2c.h"

void I2CInit(void) {
 80018f4:	b480      	push	{r7}
 80018f6:	af00      	add	r7, sp, #0
	// gpio config
	// enable gpio b clock
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 80018f8:	4b29      	ldr	r3, [pc, #164]	@ (80019a0 <I2CInit+0xac>)
 80018fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018fc:	4a28      	ldr	r2, [pc, #160]	@ (80019a0 <I2CInit+0xac>)
 80018fe:	f043 0302 	orr.w	r3, r3, #2
 8001902:	6313      	str	r3, [r2, #48]	@ 0x30
	// set mode as alt fn (10)
	GPIOB->MODER |= BV(2*6+1) | BV(2*7+1);
 8001904:	4b27      	ldr	r3, [pc, #156]	@ (80019a4 <I2CInit+0xb0>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	4a26      	ldr	r2, [pc, #152]	@ (80019a4 <I2CInit+0xb0>)
 800190a:	f443 4320 	orr.w	r3, r3, #40960	@ 0xa000
 800190e:	6013      	str	r3, [r2, #0]
	GPIOB->MODER &= ~(BV(2*6) | BV(2*7));
 8001910:	4b24      	ldr	r3, [pc, #144]	@ (80019a4 <I2CInit+0xb0>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	4a23      	ldr	r2, [pc, #140]	@ (80019a4 <I2CInit+0xb0>)
 8001916:	f423 43a0 	bic.w	r3, r3, #20480	@ 0x5000
 800191a:	6013      	str	r3, [r2, #0]
	// set alt fn to AF4 (i2c)
	GPIOB->AFR[0] = (4 << (4*6)) | (4 << (4*7));
 800191c:	4b21      	ldr	r3, [pc, #132]	@ (80019a4 <I2CInit+0xb0>)
 800191e:	f04f 4288 	mov.w	r2, #1140850688	@ 0x44000000
 8001922:	621a      	str	r2, [r3, #32]
	// no pull up & pull down regr
	GPIOB->PUPDR &= ~(BV(2*6+1) | BV(2*7+1) | BV(2*6) | BV(2*7));
 8001924:	4b1f      	ldr	r3, [pc, #124]	@ (80019a4 <I2CInit+0xb0>)
 8001926:	68db      	ldr	r3, [r3, #12]
 8001928:	4a1e      	ldr	r2, [pc, #120]	@ (80019a4 <I2CInit+0xb0>)
 800192a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800192e:	60d3      	str	r3, [r2, #12]
	// Enable open-drain for PB6 & PB7
	GPIOB->OTYPER |= BV(6) | BV(7);
 8001930:	4b1c      	ldr	r3, [pc, #112]	@ (80019a4 <I2CInit+0xb0>)
 8001932:	685b      	ldr	r3, [r3, #4]
 8001934:	4a1b      	ldr	r2, [pc, #108]	@ (80019a4 <I2CInit+0xb0>)
 8001936:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800193a:	6053      	str	r3, [r2, #4]

	// i2c config
	// enable i2c peri clock
	RCC->APB1ENR |= RCC_APB1ENR_I2C1EN;
 800193c:	4b18      	ldr	r3, [pc, #96]	@ (80019a0 <I2CInit+0xac>)
 800193e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001940:	4a17      	ldr	r2, [pc, #92]	@ (80019a0 <I2CInit+0xac>)
 8001942:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001946:	6413      	str	r3, [r2, #64]	@ 0x40
	// i2c sw reset
	I2C1->CR1 |= I2C_CR1_SWRST;
 8001948:	4b17      	ldr	r3, [pc, #92]	@ (80019a8 <I2CInit+0xb4>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	4a16      	ldr	r2, [pc, #88]	@ (80019a8 <I2CInit+0xb4>)
 800194e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001952:	6013      	str	r3, [r2, #0]
	I2C1->CR1 = 0;				// clear all CR1 bits
 8001954:	4b14      	ldr	r3, [pc, #80]	@ (80019a8 <I2CInit+0xb4>)
 8001956:	2200      	movs	r2, #0
 8001958:	601a      	str	r2, [r3, #0]
	// peri clock -- CR2 = 16MHz
	I2C1->CR2 |= 16 << I2C_CR2_FREQ_Pos;
 800195a:	4b13      	ldr	r3, [pc, #76]	@ (80019a8 <I2CInit+0xb4>)
 800195c:	685b      	ldr	r3, [r3, #4]
 800195e:	4a12      	ldr	r2, [pc, #72]	@ (80019a8 <I2CInit+0xb4>)
 8001960:	f043 0310 	orr.w	r3, r3, #16
 8001964:	6053      	str	r3, [r2, #4]
	// set i2c clock -- CCR = 80 (Std mode=100KHz)
	I2C1->CCR = 80;
 8001966:	4b10      	ldr	r3, [pc, #64]	@ (80019a8 <I2CInit+0xb4>)
 8001968:	2250      	movs	r2, #80	@ 0x50
 800196a:	61da      	str	r2, [r3, #28]
	I2C1->CCR &= ~I2C_CCR_FS;	// standard mode (default)
 800196c:	4b0e      	ldr	r3, [pc, #56]	@ (80019a8 <I2CInit+0xb4>)
 800196e:	69db      	ldr	r3, [r3, #28]
 8001970:	4a0d      	ldr	r2, [pc, #52]	@ (80019a8 <I2CInit+0xb4>)
 8001972:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8001976:	61d3      	str	r3, [r2, #28]
	// set Trise -- TRISE = 17
	I2C1->TRISE = 17;
 8001978:	4b0b      	ldr	r3, [pc, #44]	@ (80019a8 <I2CInit+0xb4>)
 800197a:	2211      	movs	r2, #17
 800197c:	621a      	str	r2, [r3, #32]
	// enable ack
	I2C1->CR1 |= I2C_CR1_ACK;
 800197e:	4b0a      	ldr	r3, [pc, #40]	@ (80019a8 <I2CInit+0xb4>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	4a09      	ldr	r2, [pc, #36]	@ (80019a8 <I2CInit+0xb4>)
 8001984:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001988:	6013      	str	r3, [r2, #0]
	// enable i2c peri
	I2C1->CR1 |= I2C_CR1_PE;
 800198a:	4b07      	ldr	r3, [pc, #28]	@ (80019a8 <I2CInit+0xb4>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	4a06      	ldr	r2, [pc, #24]	@ (80019a8 <I2CInit+0xb4>)
 8001990:	f043 0301 	orr.w	r3, r3, #1
 8001994:	6013      	str	r3, [r2, #0]
}
 8001996:	bf00      	nop
 8001998:	46bd      	mov	sp, r7
 800199a:	bc80      	pop	{r7}
 800199c:	4770      	bx	lr
 800199e:	bf00      	nop
 80019a0:	40023800 	.word	0x40023800
 80019a4:	40020400 	.word	0x40020400
 80019a8:	40005400 	.word	0x40005400

080019ac <I2CStart>:

void I2CStart(void) {
 80019ac:	b480      	push	{r7}
 80019ae:	af00      	add	r7, sp, #0
	// send start bit
	I2C1->CR1 |= I2C_CR1_START;
 80019b0:	4b08      	ldr	r3, [pc, #32]	@ (80019d4 <I2CStart+0x28>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	4a07      	ldr	r2, [pc, #28]	@ (80019d4 <I2CStart+0x28>)
 80019b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80019ba:	6013      	str	r3, [r2, #0]
	// wait for start bit sent on bus
	while(!(I2C1->SR1 & I2C_SR1_SB));	// while((I2C1->SR1 & I2C_SR1_SB) == 0);
 80019bc:	bf00      	nop
 80019be:	4b05      	ldr	r3, [pc, #20]	@ (80019d4 <I2CStart+0x28>)
 80019c0:	695b      	ldr	r3, [r3, #20]
 80019c2:	f003 0301 	and.w	r3, r3, #1
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d0f9      	beq.n	80019be <I2CStart+0x12>
}
 80019ca:	bf00      	nop
 80019cc:	bf00      	nop
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bc80      	pop	{r7}
 80019d2:	4770      	bx	lr
 80019d4:	40005400 	.word	0x40005400

080019d8 <I2CStop>:

void I2CRepeatStart(void) {
	I2CStart();
}

void I2CStop(void) {
 80019d8:	b480      	push	{r7}
 80019da:	af00      	add	r7, sp, #0
	// send stop bit
	I2C1->CR1 |= I2C_CR1_STOP;
 80019dc:	4b08      	ldr	r3, [pc, #32]	@ (8001a00 <I2CStop+0x28>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	4a07      	ldr	r2, [pc, #28]	@ (8001a00 <I2CStop+0x28>)
 80019e2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80019e6:	6013      	str	r3, [r2, #0]
	// wait for stop bit sent on bus
	while(I2C1->SR2 & I2C_SR2_BUSY);		// while((I2C1->SR2 & I2C_SR2_BUSY) != 0);
 80019e8:	bf00      	nop
 80019ea:	4b05      	ldr	r3, [pc, #20]	@ (8001a00 <I2CStop+0x28>)
 80019ec:	699b      	ldr	r3, [r3, #24]
 80019ee:	f003 0302 	and.w	r3, r3, #2
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d1f9      	bne.n	80019ea <I2CStop+0x12>
}
 80019f6:	bf00      	nop
 80019f8:	bf00      	nop
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bc80      	pop	{r7}
 80019fe:	4770      	bx	lr
 8001a00:	40005400 	.word	0x40005400

08001a04 <I2CSendSlaveAddr>:

void I2CSendSlaveAddr(uint8_t addr) {
 8001a04:	b480      	push	{r7}
 8001a06:	b083      	sub	sp, #12
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	71fb      	strb	r3, [r7, #7]
	// write slave addr in DR
	I2C1->DR = addr;
 8001a0e:	4a09      	ldr	r2, [pc, #36]	@ (8001a34 <I2CSendSlaveAddr+0x30>)
 8001a10:	79fb      	ldrb	r3, [r7, #7]
 8001a12:	6113      	str	r3, [r2, #16]
	// wait until slave addr is sent
	while(!(I2C1->SR1 & I2C_SR1_ADDR));
 8001a14:	bf00      	nop
 8001a16:	4b07      	ldr	r3, [pc, #28]	@ (8001a34 <I2CSendSlaveAddr+0x30>)
 8001a18:	695b      	ldr	r3, [r3, #20]
 8001a1a:	f003 0302 	and.w	r3, r3, #2
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d0f9      	beq.n	8001a16 <I2CSendSlaveAddr+0x12>
	// read status regrs to clear acks
	(void)I2C1->SR1;
 8001a22:	4b04      	ldr	r3, [pc, #16]	@ (8001a34 <I2CSendSlaveAddr+0x30>)
 8001a24:	695b      	ldr	r3, [r3, #20]
	(void)I2C1->SR2;
 8001a26:	4b03      	ldr	r3, [pc, #12]	@ (8001a34 <I2CSendSlaveAddr+0x30>)
 8001a28:	699b      	ldr	r3, [r3, #24]
}
 8001a2a:	bf00      	nop
 8001a2c:	370c      	adds	r7, #12
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bc80      	pop	{r7}
 8001a32:	4770      	bx	lr
 8001a34:	40005400 	.word	0x40005400

08001a38 <I2CSendData>:

void I2CSendData(uint8_t data) {
 8001a38:	b480      	push	{r7}
 8001a3a:	b083      	sub	sp, #12
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	4603      	mov	r3, r0
 8001a40:	71fb      	strb	r3, [r7, #7]
	// wait until data is sent
	while(!(I2C1->SR1 & I2C_SR1_TXE));
 8001a42:	bf00      	nop
 8001a44:	4b0a      	ldr	r3, [pc, #40]	@ (8001a70 <I2CSendData+0x38>)
 8001a46:	695b      	ldr	r3, [r3, #20]
 8001a48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d0f9      	beq.n	8001a44 <I2CSendData+0xc>
	// write data in DR
	I2C1->DR = data;
 8001a50:	4a07      	ldr	r2, [pc, #28]	@ (8001a70 <I2CSendData+0x38>)
 8001a52:	79fb      	ldrb	r3, [r7, #7]
 8001a54:	6113      	str	r3, [r2, #16]
	// poll for BTF is transferred
    while (!(I2C1->SR1 & I2C_SR1_BTF));
 8001a56:	bf00      	nop
 8001a58:	4b05      	ldr	r3, [pc, #20]	@ (8001a70 <I2CSendData+0x38>)
 8001a5a:	695b      	ldr	r3, [r3, #20]
 8001a5c:	f003 0304 	and.w	r3, r3, #4
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d0f9      	beq.n	8001a58 <I2CSendData+0x20>
}
 8001a64:	bf00      	nop
 8001a66:	bf00      	nop
 8001a68:	370c      	adds	r7, #12
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bc80      	pop	{r7}
 8001a6e:	4770      	bx	lr
 8001a70:	40005400 	.word	0x40005400

08001a74 <I2CRecvDataAck>:

uint8_t I2CRecvDataAck(void) {
 8001a74:	b480      	push	{r7}
 8001a76:	af00      	add	r7, sp, #0
	// send ack for next byte read
	I2C1->CR1 |= I2C_CR1_ACK | I2C_CR1_POS;
 8001a78:	4b09      	ldr	r3, [pc, #36]	@ (8001aa0 <I2CRecvDataAck+0x2c>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	4a08      	ldr	r2, [pc, #32]	@ (8001aa0 <I2CRecvDataAck+0x2c>)
 8001a7e:	f443 6340 	orr.w	r3, r3, #3072	@ 0xc00
 8001a82:	6013      	str	r3, [r2, #0]
	// wait until data is received
	while(!(I2C1->SR1 & I2C_SR1_RXNE));
 8001a84:	bf00      	nop
 8001a86:	4b06      	ldr	r3, [pc, #24]	@ (8001aa0 <I2CRecvDataAck+0x2c>)
 8001a88:	695b      	ldr	r3, [r3, #20]
 8001a8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d0f9      	beq.n	8001a86 <I2CRecvDataAck+0x12>
	// collect received data and return it
	return I2C1->DR;
 8001a92:	4b03      	ldr	r3, [pc, #12]	@ (8001aa0 <I2CRecvDataAck+0x2c>)
 8001a94:	691b      	ldr	r3, [r3, #16]
 8001a96:	b2db      	uxtb	r3, r3
}
 8001a98:	4618      	mov	r0, r3
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bc80      	pop	{r7}
 8001a9e:	4770      	bx	lr
 8001aa0:	40005400 	.word	0x40005400

08001aa4 <I2CRecvDataNAck>:

uint8_t I2CRecvDataNAck(void) {
 8001aa4:	b480      	push	{r7}
 8001aa6:	af00      	add	r7, sp, #0
	// send no ack for next byte read
	I2C1->CR1 &= ~(I2C_CR1_ACK | I2C_CR1_POS);
 8001aa8:	4b09      	ldr	r3, [pc, #36]	@ (8001ad0 <I2CRecvDataNAck+0x2c>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	4a08      	ldr	r2, [pc, #32]	@ (8001ad0 <I2CRecvDataNAck+0x2c>)
 8001aae:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8001ab2:	6013      	str	r3, [r2, #0]
	// wait until data is received
	while(!(I2C1->SR1 & I2C_SR1_RXNE));
 8001ab4:	bf00      	nop
 8001ab6:	4b06      	ldr	r3, [pc, #24]	@ (8001ad0 <I2CRecvDataNAck+0x2c>)
 8001ab8:	695b      	ldr	r3, [r3, #20]
 8001aba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d0f9      	beq.n	8001ab6 <I2CRecvDataNAck+0x12>
	// collect received data and return it
	return I2C1->DR;
 8001ac2:	4b03      	ldr	r3, [pc, #12]	@ (8001ad0 <I2CRecvDataNAck+0x2c>)
 8001ac4:	691b      	ldr	r3, [r3, #16]
 8001ac6:	b2db      	uxtb	r3, r3
}
 8001ac8:	4618      	mov	r0, r3
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bc80      	pop	{r7}
 8001ace:	4770      	bx	lr
 8001ad0:	40005400 	.word	0x40005400

08001ad4 <DelayMs>:
static inline void DelayMs(volatile uint32_t ms) {
 8001ad4:	b480      	push	{r7}
 8001ad6:	b085      	sub	sp, #20
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
	uint32_t init_ticks = DWT->CYCCNT;
 8001adc:	4b0e      	ldr	r3, [pc, #56]	@ (8001b18 <DelayMs+0x44>)
 8001ade:	685b      	ldr	r3, [r3, #4]
 8001ae0:	60fb      	str	r3, [r7, #12]
	uint32_t ticks = (SystemCoreClock / 1000);
 8001ae2:	4b0e      	ldr	r3, [pc, #56]	@ (8001b1c <DelayMs+0x48>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	4a0e      	ldr	r2, [pc, #56]	@ (8001b20 <DelayMs+0x4c>)
 8001ae8:	fba2 2303 	umull	r2, r3, r2, r3
 8001aec:	099b      	lsrs	r3, r3, #6
 8001aee:	60bb      	str	r3, [r7, #8]
	ms *= ticks;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	68ba      	ldr	r2, [r7, #8]
 8001af4:	fb02 f303 	mul.w	r3, r2, r3
 8001af8:	607b      	str	r3, [r7, #4]
	while ((DWT->CYCCNT - init_ticks) < ms);
 8001afa:	bf00      	nop
 8001afc:	4b06      	ldr	r3, [pc, #24]	@ (8001b18 <DelayMs+0x44>)
 8001afe:	685a      	ldr	r2, [r3, #4]
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	1ad2      	subs	r2, r2, r3
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	429a      	cmp	r2, r3
 8001b08:	d3f8      	bcc.n	8001afc <DelayMs+0x28>
}
 8001b0a:	bf00      	nop
 8001b0c:	bf00      	nop
 8001b0e:	3714      	adds	r7, #20
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bc80      	pop	{r7}
 8001b14:	4770      	bx	lr
 8001b16:	bf00      	nop
 8001b18:	e0001000 	.word	0xe0001000
 8001b1c:	20000000 	.word	0x20000000
 8001b20:	10624dd3 	.word	0x10624dd3

08001b24 <I2CStart1>:
 *      Author: Nilesh
 */

#include "i2c.h"

void I2CStart1() {
 8001b24:	b480      	push	{r7}
 8001b26:	af00      	add	r7, sp, #0
    I2C2->CR1 |= I2C_CR1_START;
 8001b28:	4b08      	ldr	r3, [pc, #32]	@ (8001b4c <I2CStart1+0x28>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4a07      	ldr	r2, [pc, #28]	@ (8001b4c <I2CStart1+0x28>)
 8001b2e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b32:	6013      	str	r3, [r2, #0]
    while ((I2C2->SR1 & I2C_SR1_SB) == 0);
 8001b34:	bf00      	nop
 8001b36:	4b05      	ldr	r3, [pc, #20]	@ (8001b4c <I2CStart1+0x28>)
 8001b38:	695b      	ldr	r3, [r3, #20]
 8001b3a:	f003 0301 	and.w	r3, r3, #1
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d0f9      	beq.n	8001b36 <I2CStart1+0x12>
}
 8001b42:	bf00      	nop
 8001b44:	bf00      	nop
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bc80      	pop	{r7}
 8001b4a:	4770      	bx	lr
 8001b4c:	40005800 	.word	0x40005800

08001b50 <I2CRepeatStart1>:

void I2CRepeatStart1() {
 8001b50:	b580      	push	{r7, lr}
 8001b52:	af00      	add	r7, sp, #0
    I2CStart1();
 8001b54:	f7ff ffe6 	bl	8001b24 <I2CStart1>
}
 8001b58:	bf00      	nop
 8001b5a:	bd80      	pop	{r7, pc}

08001b5c <I2CStop1>:

void I2CStop1() {
 8001b5c:	b480      	push	{r7}
 8001b5e:	af00      	add	r7, sp, #0
    I2C2->CR1 |= I2C_CR1_STOP;
 8001b60:	4b08      	ldr	r3, [pc, #32]	@ (8001b84 <I2CStop1+0x28>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	4a07      	ldr	r2, [pc, #28]	@ (8001b84 <I2CStop1+0x28>)
 8001b66:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001b6a:	6013      	str	r3, [r2, #0]
    while (I2C2->SR2 & I2C_SR2_BUSY);
 8001b6c:	bf00      	nop
 8001b6e:	4b05      	ldr	r3, [pc, #20]	@ (8001b84 <I2CStop1+0x28>)
 8001b70:	699b      	ldr	r3, [r3, #24]
 8001b72:	f003 0302 	and.w	r3, r3, #2
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d1f9      	bne.n	8001b6e <I2CStop1+0x12>
}
 8001b7a:	bf00      	nop
 8001b7c:	bf00      	nop
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bc80      	pop	{r7}
 8001b82:	4770      	bx	lr
 8001b84:	40005800 	.word	0x40005800

08001b88 <I2CSendSlaveAddress1>:

void I2CSendSlaveAddress1(uint8_t slaveaddr) {
 8001b88:	b480      	push	{r7}
 8001b8a:	b083      	sub	sp, #12
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	4603      	mov	r3, r0
 8001b90:	71fb      	strb	r3, [r7, #7]
    I2C2->DR = slaveaddr;
 8001b92:	4a09      	ldr	r2, [pc, #36]	@ (8001bb8 <I2CSendSlaveAddress1+0x30>)
 8001b94:	79fb      	ldrb	r3, [r7, #7]
 8001b96:	6113      	str	r3, [r2, #16]
    while (!(I2C2->SR1 & I2C_SR1_ADDR));
 8001b98:	bf00      	nop
 8001b9a:	4b07      	ldr	r3, [pc, #28]	@ (8001bb8 <I2CSendSlaveAddress1+0x30>)
 8001b9c:	695b      	ldr	r3, [r3, #20]
 8001b9e:	f003 0302 	and.w	r3, r3, #2
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d0f9      	beq.n	8001b9a <I2CSendSlaveAddress1+0x12>
    (void)I2C2->SR1;
 8001ba6:	4b04      	ldr	r3, [pc, #16]	@ (8001bb8 <I2CSendSlaveAddress1+0x30>)
 8001ba8:	695b      	ldr	r3, [r3, #20]
    (void)I2C2->SR2;
 8001baa:	4b03      	ldr	r3, [pc, #12]	@ (8001bb8 <I2CSendSlaveAddress1+0x30>)
 8001bac:	699b      	ldr	r3, [r3, #24]
}
 8001bae:	bf00      	nop
 8001bb0:	370c      	adds	r7, #12
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bc80      	pop	{r7}
 8001bb6:	4770      	bx	lr
 8001bb8:	40005800 	.word	0x40005800

08001bbc <I2CSendData1>:

void I2CSendData1(uint8_t val) {
 8001bbc:	b480      	push	{r7}
 8001bbe:	b083      	sub	sp, #12
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	71fb      	strb	r3, [r7, #7]
    while (!(I2C2->SR1 & I2C_SR1_TXE));
 8001bc6:	bf00      	nop
 8001bc8:	4b0a      	ldr	r3, [pc, #40]	@ (8001bf4 <I2CSendData1+0x38>)
 8001bca:	695b      	ldr	r3, [r3, #20]
 8001bcc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d0f9      	beq.n	8001bc8 <I2CSendData1+0xc>
    I2C2->DR = val;
 8001bd4:	4a07      	ldr	r2, [pc, #28]	@ (8001bf4 <I2CSendData1+0x38>)
 8001bd6:	79fb      	ldrb	r3, [r7, #7]
 8001bd8:	6113      	str	r3, [r2, #16]
    while (!(I2C2->SR1 & I2C_SR1_BTF));
 8001bda:	bf00      	nop
 8001bdc:	4b05      	ldr	r3, [pc, #20]	@ (8001bf4 <I2CSendData1+0x38>)
 8001bde:	695b      	ldr	r3, [r3, #20]
 8001be0:	f003 0304 	and.w	r3, r3, #4
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d0f9      	beq.n	8001bdc <I2CSendData1+0x20>
}
 8001be8:	bf00      	nop
 8001bea:	bf00      	nop
 8001bec:	370c      	adds	r7, #12
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bc80      	pop	{r7}
 8001bf2:	4770      	bx	lr
 8001bf4:	40005800 	.word	0x40005800

08001bf8 <I2CRecvDataAck1>:

uint8_t I2CRecvDataAck1(void) {
 8001bf8:	b480      	push	{r7}
 8001bfa:	b083      	sub	sp, #12
 8001bfc:	af00      	add	r7, sp, #0
    uint8_t val;
    I2C2->CR1 |= I2C_CR1_ACK | I2C_CR1_POS;
 8001bfe:	4b0b      	ldr	r3, [pc, #44]	@ (8001c2c <I2CRecvDataAck1+0x34>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	4a0a      	ldr	r2, [pc, #40]	@ (8001c2c <I2CRecvDataAck1+0x34>)
 8001c04:	f443 6340 	orr.w	r3, r3, #3072	@ 0xc00
 8001c08:	6013      	str	r3, [r2, #0]
    while (!(I2C2->SR1 & I2C_SR1_RXNE));
 8001c0a:	bf00      	nop
 8001c0c:	4b07      	ldr	r3, [pc, #28]	@ (8001c2c <I2CRecvDataAck1+0x34>)
 8001c0e:	695b      	ldr	r3, [r3, #20]
 8001c10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d0f9      	beq.n	8001c0c <I2CRecvDataAck1+0x14>
    val = (uint8_t)I2C2->DR;
 8001c18:	4b04      	ldr	r3, [pc, #16]	@ (8001c2c <I2CRecvDataAck1+0x34>)
 8001c1a:	691b      	ldr	r3, [r3, #16]
 8001c1c:	71fb      	strb	r3, [r7, #7]
    return val;
 8001c1e:	79fb      	ldrb	r3, [r7, #7]
}
 8001c20:	4618      	mov	r0, r3
 8001c22:	370c      	adds	r7, #12
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bc80      	pop	{r7}
 8001c28:	4770      	bx	lr
 8001c2a:	bf00      	nop
 8001c2c:	40005800 	.word	0x40005800

08001c30 <I2CRecvDataNAck1>:

uint8_t I2CRecvDataNAck1(void) {
 8001c30:	b480      	push	{r7}
 8001c32:	b083      	sub	sp, #12
 8001c34:	af00      	add	r7, sp, #0
    uint8_t val;
    I2C2->CR1 &= ~(I2C_CR1_ACK | I2C_CR1_POS);
 8001c36:	4b0b      	ldr	r3, [pc, #44]	@ (8001c64 <I2CRecvDataNAck1+0x34>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	4a0a      	ldr	r2, [pc, #40]	@ (8001c64 <I2CRecvDataNAck1+0x34>)
 8001c3c:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8001c40:	6013      	str	r3, [r2, #0]
    while (!(I2C2->SR1 & I2C_SR1_RXNE));
 8001c42:	bf00      	nop
 8001c44:	4b07      	ldr	r3, [pc, #28]	@ (8001c64 <I2CRecvDataNAck1+0x34>)
 8001c46:	695b      	ldr	r3, [r3, #20]
 8001c48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d0f9      	beq.n	8001c44 <I2CRecvDataNAck1+0x14>
    val = (uint8_t)I2C2->DR;
 8001c50:	4b04      	ldr	r3, [pc, #16]	@ (8001c64 <I2CRecvDataNAck1+0x34>)
 8001c52:	691b      	ldr	r3, [r3, #16]
 8001c54:	71fb      	strb	r3, [r7, #7]
    return val;
 8001c56:	79fb      	ldrb	r3, [r7, #7]
}
 8001c58:	4618      	mov	r0, r3
 8001c5a:	370c      	adds	r7, #12
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bc80      	pop	{r7}
 8001c60:	4770      	bx	lr
 8001c62:	bf00      	nop
 8001c64:	40005800 	.word	0x40005800

08001c68 <I2CInit1>:
    while (!(I2C2->SR1 & I2C_SR1_ADDR));
    (void)I2C2->SR2;
    return 1;
}

void I2CInit1() {
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	af00      	add	r7, sp, #0
    // Enable GPIOB clock
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 8001c6c:	4b44      	ldr	r3, [pc, #272]	@ (8001d80 <I2CInit1+0x118>)
 8001c6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c70:	4a43      	ldr	r2, [pc, #268]	@ (8001d80 <I2CInit1+0x118>)
 8001c72:	f043 0302 	orr.w	r3, r3, #2
 8001c76:	6313      	str	r3, [r2, #48]	@ 0x30
    DelayMs(50);
 8001c78:	2032      	movs	r0, #50	@ 0x32
 8001c7a:	f7ff ff2b 	bl	8001ad4 <DelayMs>

    /* ---- Configure PB10 (SCL) ---- */
    GPIOB->MODER &= ~(3UL << (10 * 2));   // clear
 8001c7e:	4b41      	ldr	r3, [pc, #260]	@ (8001d84 <I2CInit1+0x11c>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	4a40      	ldr	r2, [pc, #256]	@ (8001d84 <I2CInit1+0x11c>)
 8001c84:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8001c88:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |=  (2UL << (10 * 2));   // AF mode
 8001c8a:	4b3e      	ldr	r3, [pc, #248]	@ (8001d84 <I2CInit1+0x11c>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	4a3d      	ldr	r2, [pc, #244]	@ (8001d84 <I2CInit1+0x11c>)
 8001c90:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001c94:	6013      	str	r3, [r2, #0]
    GPIOB->OTYPER |= (1UL << 10);         // open-drain
 8001c96:	4b3b      	ldr	r3, [pc, #236]	@ (8001d84 <I2CInit1+0x11c>)
 8001c98:	685b      	ldr	r3, [r3, #4]
 8001c9a:	4a3a      	ldr	r2, [pc, #232]	@ (8001d84 <I2CInit1+0x11c>)
 8001c9c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001ca0:	6053      	str	r3, [r2, #4]
    GPIOB->PUPDR  &= ~(3UL << (10 * 2));  // no pull-up/pull-down
 8001ca2:	4b38      	ldr	r3, [pc, #224]	@ (8001d84 <I2CInit1+0x11c>)
 8001ca4:	68db      	ldr	r3, [r3, #12]
 8001ca6:	4a37      	ldr	r2, [pc, #220]	@ (8001d84 <I2CInit1+0x11c>)
 8001ca8:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8001cac:	60d3      	str	r3, [r2, #12]
    GPIOB->AFR[1] &= ~(0xF << ((10 - 8) * 4));
 8001cae:	4b35      	ldr	r3, [pc, #212]	@ (8001d84 <I2CInit1+0x11c>)
 8001cb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cb2:	4a34      	ldr	r2, [pc, #208]	@ (8001d84 <I2CInit1+0x11c>)
 8001cb4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001cb8:	6253      	str	r3, [r2, #36]	@ 0x24
    GPIOB->AFR[1] |=  (4UL << ((10 - 8) * 4)); // AF4  I2C2
 8001cba:	4b32      	ldr	r3, [pc, #200]	@ (8001d84 <I2CInit1+0x11c>)
 8001cbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cbe:	4a31      	ldr	r2, [pc, #196]	@ (8001d84 <I2CInit1+0x11c>)
 8001cc0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001cc4:	6253      	str	r3, [r2, #36]	@ 0x24

    /* ---- Configure PB11 (SDA) ---- */
    GPIOB->MODER &= ~(3UL << (11 * 2));
 8001cc6:	4b2f      	ldr	r3, [pc, #188]	@ (8001d84 <I2CInit1+0x11c>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	4a2e      	ldr	r2, [pc, #184]	@ (8001d84 <I2CInit1+0x11c>)
 8001ccc:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8001cd0:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |=  (2UL << (11 * 2));
 8001cd2:	4b2c      	ldr	r3, [pc, #176]	@ (8001d84 <I2CInit1+0x11c>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	4a2b      	ldr	r2, [pc, #172]	@ (8001d84 <I2CInit1+0x11c>)
 8001cd8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001cdc:	6013      	str	r3, [r2, #0]
    GPIOB->OTYPER |= (1UL << 11);
 8001cde:	4b29      	ldr	r3, [pc, #164]	@ (8001d84 <I2CInit1+0x11c>)
 8001ce0:	685b      	ldr	r3, [r3, #4]
 8001ce2:	4a28      	ldr	r2, [pc, #160]	@ (8001d84 <I2CInit1+0x11c>)
 8001ce4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001ce8:	6053      	str	r3, [r2, #4]
    GPIOB->PUPDR  &= ~(3UL << (11 * 2));
 8001cea:	4b26      	ldr	r3, [pc, #152]	@ (8001d84 <I2CInit1+0x11c>)
 8001cec:	68db      	ldr	r3, [r3, #12]
 8001cee:	4a25      	ldr	r2, [pc, #148]	@ (8001d84 <I2CInit1+0x11c>)
 8001cf0:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8001cf4:	60d3      	str	r3, [r2, #12]
    GPIOB->AFR[1] &= ~(0xF << ((11 - 8) * 4));
 8001cf6:	4b23      	ldr	r3, [pc, #140]	@ (8001d84 <I2CInit1+0x11c>)
 8001cf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cfa:	4a22      	ldr	r2, [pc, #136]	@ (8001d84 <I2CInit1+0x11c>)
 8001cfc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8001d00:	6253      	str	r3, [r2, #36]	@ 0x24
    GPIOB->AFR[1] |=  (4UL << ((11 - 8) * 4)); // AF4  I2C2
 8001d02:	4b20      	ldr	r3, [pc, #128]	@ (8001d84 <I2CInit1+0x11c>)
 8001d04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d06:	4a1f      	ldr	r2, [pc, #124]	@ (8001d84 <I2CInit1+0x11c>)
 8001d08:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d0c:	6253      	str	r3, [r2, #36]	@ 0x24

    // Enable I2C2 clock
    RCC->APB1ENR |= RCC_APB1ENR_I2C2EN;
 8001d0e:	4b1c      	ldr	r3, [pc, #112]	@ (8001d80 <I2CInit1+0x118>)
 8001d10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d12:	4a1b      	ldr	r2, [pc, #108]	@ (8001d80 <I2CInit1+0x118>)
 8001d14:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001d18:	6413      	str	r3, [r2, #64]	@ 0x40
    DelayMs(50);
 8001d1a:	2032      	movs	r0, #50	@ 0x32
 8001d1c:	f7ff feda 	bl	8001ad4 <DelayMs>

    // Reset I2C2
    I2C2->CR1 = I2C_CR1_SWRST;
 8001d20:	4b19      	ldr	r3, [pc, #100]	@ (8001d88 <I2CInit1+0x120>)
 8001d22:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001d26:	601a      	str	r2, [r3, #0]
    I2C2->CR1 = 0;
 8001d28:	4b17      	ldr	r3, [pc, #92]	@ (8001d88 <I2CInit1+0x120>)
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	601a      	str	r2, [r3, #0]

    // Disable error interrupts
    I2C2->CR2 &= ~(I2C_CR2_ITERREN);
 8001d2e:	4b16      	ldr	r3, [pc, #88]	@ (8001d88 <I2CInit1+0x120>)
 8001d30:	685b      	ldr	r3, [r3, #4]
 8001d32:	4a15      	ldr	r2, [pc, #84]	@ (8001d88 <I2CInit1+0x120>)
 8001d34:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001d38:	6053      	str	r3, [r2, #4]

    // Standard mode (100 kHz)
    I2C2->CCR &= ~(1 << I2C_CCR_FS_Pos);
 8001d3a:	4b13      	ldr	r3, [pc, #76]	@ (8001d88 <I2CInit1+0x120>)
 8001d3c:	69db      	ldr	r3, [r3, #28]
 8001d3e:	4a12      	ldr	r2, [pc, #72]	@ (8001d88 <I2CInit1+0x120>)
 8001d40:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8001d44:	61d3      	str	r3, [r2, #28]

    // Enable ACK
    I2C2->CR1 |= I2C_CR1_ACK;
 8001d46:	4b10      	ldr	r3, [pc, #64]	@ (8001d88 <I2CInit1+0x120>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	4a0f      	ldr	r2, [pc, #60]	@ (8001d88 <I2CInit1+0x120>)
 8001d4c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001d50:	6013      	str	r3, [r2, #0]

    // APB1 = 16 MHz
    I2C2->CR2 |= (16 << I2C_CR2_FREQ_Pos);
 8001d52:	4b0d      	ldr	r3, [pc, #52]	@ (8001d88 <I2CInit1+0x120>)
 8001d54:	685b      	ldr	r3, [r3, #4]
 8001d56:	4a0c      	ldr	r2, [pc, #48]	@ (8001d88 <I2CInit1+0x120>)
 8001d58:	f043 0310 	orr.w	r3, r3, #16
 8001d5c:	6053      	str	r3, [r2, #4]

    // 100 kHz CCR
    I2C2->CCR |= (80 << I2C_CCR_CCR_Pos);
 8001d5e:	4b0a      	ldr	r3, [pc, #40]	@ (8001d88 <I2CInit1+0x120>)
 8001d60:	69db      	ldr	r3, [r3, #28]
 8001d62:	4a09      	ldr	r2, [pc, #36]	@ (8001d88 <I2CInit1+0x120>)
 8001d64:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 8001d68:	61d3      	str	r3, [r2, #28]

    // Rise time
    I2C2->TRISE = 17;
 8001d6a:	4b07      	ldr	r3, [pc, #28]	@ (8001d88 <I2CInit1+0x120>)
 8001d6c:	2211      	movs	r2, #17
 8001d6e:	621a      	str	r2, [r3, #32]

    // Enable I2C2
    I2C2->CR1 |= I2C_CR1_PE;
 8001d70:	4b05      	ldr	r3, [pc, #20]	@ (8001d88 <I2CInit1+0x120>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4a04      	ldr	r2, [pc, #16]	@ (8001d88 <I2CInit1+0x120>)
 8001d76:	f043 0301 	orr.w	r3, r3, #1
 8001d7a:	6013      	str	r3, [r2, #0]
}
 8001d7c:	bf00      	nop
 8001d7e:	bd80      	pop	{r7, pc}
 8001d80:	40023800 	.word	0x40023800
 8001d84:	40020400 	.word	0x40020400
 8001d88:	40005800 	.word	0x40005800

08001d8c <__io_putchar>:
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )
#define ITM_TRACE_EN          	*((volatile uint32_t*) 0xE0000E00 )

//void ITM_SendChar(uint8_t ch)
int __io_putchar(int ch)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	b083      	sub	sp, #12
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
	//Enable TRCENA
	DEMCR |= (1 << 24);
 8001d94:	4b0e      	ldr	r3, [pc, #56]	@ (8001dd0 <__io_putchar+0x44>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	4a0d      	ldr	r2, [pc, #52]	@ (8001dd0 <__io_putchar+0x44>)
 8001d9a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001d9e:	6013      	str	r3, [r2, #0]

	//enable stimulus port 0
	ITM_TRACE_EN |= ( 1 << 0);
 8001da0:	4b0c      	ldr	r3, [pc, #48]	@ (8001dd4 <__io_putchar+0x48>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4a0b      	ldr	r2, [pc, #44]	@ (8001dd4 <__io_putchar+0x48>)
 8001da6:	f043 0301 	orr.w	r3, r3, #1
 8001daa:	6013      	str	r3, [r2, #0]

	// read FIFO status in bit [0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 8001dac:	bf00      	nop
 8001dae:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f003 0301 	and.w	r3, r3, #1
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d0f8      	beq.n	8001dae <__io_putchar+0x22>

	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
 8001dbc:	f04f 4260 	mov.w	r2, #3758096384	@ 0xe0000000
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	6013      	str	r3, [r2, #0]

	return 1;
 8001dc4:	2301      	movs	r3, #1
}
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	370c      	adds	r7, #12
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bc80      	pop	{r7}
 8001dce:	4770      	bx	lr
 8001dd0:	e000edfc 	.word	0xe000edfc
 8001dd4:	e0000e00 	.word	0xe0000e00

08001dd8 <DelayMs>:
static inline void DelayMs(volatile uint32_t ms) {
 8001dd8:	b480      	push	{r7}
 8001dda:	b085      	sub	sp, #20
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
	uint32_t init_ticks = DWT->CYCCNT;
 8001de0:	4b0e      	ldr	r3, [pc, #56]	@ (8001e1c <DelayMs+0x44>)
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	60fb      	str	r3, [r7, #12]
	uint32_t ticks = (SystemCoreClock / 1000);
 8001de6:	4b0e      	ldr	r3, [pc, #56]	@ (8001e20 <DelayMs+0x48>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	4a0e      	ldr	r2, [pc, #56]	@ (8001e24 <DelayMs+0x4c>)
 8001dec:	fba2 2303 	umull	r2, r3, r2, r3
 8001df0:	099b      	lsrs	r3, r3, #6
 8001df2:	60bb      	str	r3, [r7, #8]
	ms *= ticks;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	68ba      	ldr	r2, [r7, #8]
 8001df8:	fb02 f303 	mul.w	r3, r2, r3
 8001dfc:	607b      	str	r3, [r7, #4]
	while ((DWT->CYCCNT - init_ticks) < ms);
 8001dfe:	bf00      	nop
 8001e00:	4b06      	ldr	r3, [pc, #24]	@ (8001e1c <DelayMs+0x44>)
 8001e02:	685a      	ldr	r2, [r3, #4]
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	1ad2      	subs	r2, r2, r3
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	429a      	cmp	r2, r3
 8001e0c:	d3f8      	bcc.n	8001e00 <DelayMs+0x28>
}
 8001e0e:	bf00      	nop
 8001e10:	bf00      	nop
 8001e12:	3714      	adds	r7, #20
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bc80      	pop	{r7}
 8001e18:	4770      	bx	lr
 8001e1a:	bf00      	nop
 8001e1c:	e0001000 	.word	0xe0001000
 8001e20:	20000000 	.word	0x20000000
 8001e24:	10624dd3 	.word	0x10624dd3

08001e28 <main>:
#define GREENHOUSE_LUX_THRESHOLD 15000U // 15,000 lux (Vegetative growth threshold)

char msg[80];

int main(void)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	af00      	add	r7, sp, #0
    UartInit(115200);
 8001e2c:	f44f 30e1 	mov.w	r0, #115200	@ 0x1c200
 8001e30:	f000 f986 	bl	8002140 <UartInit>
    TimerPwmInit();
 8001e34:	f000 f914 	bl	8002060 <TimerPwmInit>
    I2CInit();
 8001e38:	f7ff fd5c 	bl	80018f4 <I2CInit>
    AdcInit();
 8001e3c:	f7ff f932 	bl	80010a4 <AdcInit>
    I2CInit1();
 8001e40:	f7ff ff12 	bl	8001c68 <I2CInit1>
    BH1750_Init();
 8001e44:	f7ff fa50 	bl	80012e8 <BH1750_Init>

    UartPuts("Greenhouse Controller Started\r\n");
 8001e48:	4808      	ldr	r0, [pc, #32]	@ (8001e6c <main+0x44>)
 8001e4a:	f000 f9fd 	bl	8002248 <UartPuts>

    while (1)
    {
    	MoistureControl();        // Soil + Pump
 8001e4e:	f7ff f9a5 	bl	800119c <MoistureControl>
        MQ135Read();         // Air quality
 8001e52:	f7ff f9f5 	bl	8001240 <MQ135Read>
        GrowLightControl();     //Grow light PWM
 8001e56:	f7ff fa95 	bl	8001384 <GrowLightControl>
        BME280_Task();
 8001e5a:	f7ff fcf5 	bl	8001848 <BME280_Task>
        DelayMs(2000);                 // System cycle delay
 8001e5e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001e62:	f7ff ffb9 	bl	8001dd8 <DelayMs>
    	MoistureControl();        // Soil + Pump
 8001e66:	bf00      	nop
 8001e68:	e7f1      	b.n	8001e4e <main+0x26>
 8001e6a:	bf00      	nop
 8001e6c:	08005044 	.word	0x08005044

08001e70 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e70:	b480      	push	{r7}
 8001e72:	af00      	add	r7, sp, #0
	return 1;
 8001e74:	2301      	movs	r3, #1
}
 8001e76:	4618      	mov	r0, r3
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bc80      	pop	{r7}
 8001e7c:	4770      	bx	lr

08001e7e <_kill>:

int _kill(int pid, int sig)
{
 8001e7e:	b580      	push	{r7, lr}
 8001e80:	b082      	sub	sp, #8
 8001e82:	af00      	add	r7, sp, #0
 8001e84:	6078      	str	r0, [r7, #4]
 8001e86:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001e88:	f000 fff4 	bl	8002e74 <__errno>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	2216      	movs	r2, #22
 8001e90:	601a      	str	r2, [r3, #0]
	return -1;
 8001e92:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001e96:	4618      	mov	r0, r3
 8001e98:	3708      	adds	r7, #8
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}

08001e9e <_exit>:

void _exit (int status)
{
 8001e9e:	b580      	push	{r7, lr}
 8001ea0:	b082      	sub	sp, #8
 8001ea2:	af00      	add	r7, sp, #0
 8001ea4:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001ea6:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001eaa:	6878      	ldr	r0, [r7, #4]
 8001eac:	f7ff ffe7 	bl	8001e7e <_kill>
	while (1) {}		/* Make sure we hang here */
 8001eb0:	bf00      	nop
 8001eb2:	e7fd      	b.n	8001eb0 <_exit+0x12>

08001eb4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b086      	sub	sp, #24
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	60f8      	str	r0, [r7, #12]
 8001ebc:	60b9      	str	r1, [r7, #8]
 8001ebe:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	617b      	str	r3, [r7, #20]
 8001ec4:	e00a      	b.n	8001edc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001ec6:	f3af 8000 	nop.w
 8001eca:	4601      	mov	r1, r0
 8001ecc:	68bb      	ldr	r3, [r7, #8]
 8001ece:	1c5a      	adds	r2, r3, #1
 8001ed0:	60ba      	str	r2, [r7, #8]
 8001ed2:	b2ca      	uxtb	r2, r1
 8001ed4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ed6:	697b      	ldr	r3, [r7, #20]
 8001ed8:	3301      	adds	r3, #1
 8001eda:	617b      	str	r3, [r7, #20]
 8001edc:	697a      	ldr	r2, [r7, #20]
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	429a      	cmp	r2, r3
 8001ee2:	dbf0      	blt.n	8001ec6 <_read+0x12>
	}

return len;
 8001ee4:	687b      	ldr	r3, [r7, #4]
}
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	3718      	adds	r7, #24
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}

08001eee <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001eee:	b580      	push	{r7, lr}
 8001ef0:	b086      	sub	sp, #24
 8001ef2:	af00      	add	r7, sp, #0
 8001ef4:	60f8      	str	r0, [r7, #12]
 8001ef6:	60b9      	str	r1, [r7, #8]
 8001ef8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001efa:	2300      	movs	r3, #0
 8001efc:	617b      	str	r3, [r7, #20]
 8001efe:	e009      	b.n	8001f14 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001f00:	68bb      	ldr	r3, [r7, #8]
 8001f02:	1c5a      	adds	r2, r3, #1
 8001f04:	60ba      	str	r2, [r7, #8]
 8001f06:	781b      	ldrb	r3, [r3, #0]
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f7ff ff3f 	bl	8001d8c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f0e:	697b      	ldr	r3, [r7, #20]
 8001f10:	3301      	adds	r3, #1
 8001f12:	617b      	str	r3, [r7, #20]
 8001f14:	697a      	ldr	r2, [r7, #20]
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	429a      	cmp	r2, r3
 8001f1a:	dbf1      	blt.n	8001f00 <_write+0x12>
	}
	return len;
 8001f1c:	687b      	ldr	r3, [r7, #4]
}
 8001f1e:	4618      	mov	r0, r3
 8001f20:	3718      	adds	r7, #24
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}

08001f26 <_close>:

int _close(int file)
{
 8001f26:	b480      	push	{r7}
 8001f28:	b083      	sub	sp, #12
 8001f2a:	af00      	add	r7, sp, #0
 8001f2c:	6078      	str	r0, [r7, #4]
	return -1;
 8001f2e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001f32:	4618      	mov	r0, r3
 8001f34:	370c      	adds	r7, #12
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bc80      	pop	{r7}
 8001f3a:	4770      	bx	lr

08001f3c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	b083      	sub	sp, #12
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
 8001f44:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001f4c:	605a      	str	r2, [r3, #4]
	return 0;
 8001f4e:	2300      	movs	r3, #0
}
 8001f50:	4618      	mov	r0, r3
 8001f52:	370c      	adds	r7, #12
 8001f54:	46bd      	mov	sp, r7
 8001f56:	bc80      	pop	{r7}
 8001f58:	4770      	bx	lr

08001f5a <_isatty>:

int _isatty(int file)
{
 8001f5a:	b480      	push	{r7}
 8001f5c:	b083      	sub	sp, #12
 8001f5e:	af00      	add	r7, sp, #0
 8001f60:	6078      	str	r0, [r7, #4]
	return 1;
 8001f62:	2301      	movs	r3, #1
}
 8001f64:	4618      	mov	r0, r3
 8001f66:	370c      	adds	r7, #12
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	bc80      	pop	{r7}
 8001f6c:	4770      	bx	lr

08001f6e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f6e:	b480      	push	{r7}
 8001f70:	b085      	sub	sp, #20
 8001f72:	af00      	add	r7, sp, #0
 8001f74:	60f8      	str	r0, [r7, #12]
 8001f76:	60b9      	str	r1, [r7, #8]
 8001f78:	607a      	str	r2, [r7, #4]
	return 0;
 8001f7a:	2300      	movs	r3, #0
}
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	3714      	adds	r7, #20
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bc80      	pop	{r7}
 8001f84:	4770      	bx	lr
	...

08001f88 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b086      	sub	sp, #24
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f90:	4a14      	ldr	r2, [pc, #80]	@ (8001fe4 <_sbrk+0x5c>)
 8001f92:	4b15      	ldr	r3, [pc, #84]	@ (8001fe8 <_sbrk+0x60>)
 8001f94:	1ad3      	subs	r3, r2, r3
 8001f96:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f98:	697b      	ldr	r3, [r7, #20]
 8001f9a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f9c:	4b13      	ldr	r3, [pc, #76]	@ (8001fec <_sbrk+0x64>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d102      	bne.n	8001faa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001fa4:	4b11      	ldr	r3, [pc, #68]	@ (8001fec <_sbrk+0x64>)
 8001fa6:	4a12      	ldr	r2, [pc, #72]	@ (8001ff0 <_sbrk+0x68>)
 8001fa8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001faa:	4b10      	ldr	r3, [pc, #64]	@ (8001fec <_sbrk+0x64>)
 8001fac:	681a      	ldr	r2, [r3, #0]
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	4413      	add	r3, r2
 8001fb2:	693a      	ldr	r2, [r7, #16]
 8001fb4:	429a      	cmp	r2, r3
 8001fb6:	d207      	bcs.n	8001fc8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001fb8:	f000 ff5c 	bl	8002e74 <__errno>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	220c      	movs	r2, #12
 8001fc0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001fc2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001fc6:	e009      	b.n	8001fdc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001fc8:	4b08      	ldr	r3, [pc, #32]	@ (8001fec <_sbrk+0x64>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001fce:	4b07      	ldr	r3, [pc, #28]	@ (8001fec <_sbrk+0x64>)
 8001fd0:	681a      	ldr	r2, [r3, #0]
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	4413      	add	r3, r2
 8001fd6:	4a05      	ldr	r2, [pc, #20]	@ (8001fec <_sbrk+0x64>)
 8001fd8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001fda:	68fb      	ldr	r3, [r7, #12]
}
 8001fdc:	4618      	mov	r0, r3
 8001fde:	3718      	adds	r7, #24
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd80      	pop	{r7, pc}
 8001fe4:	20020000 	.word	0x20020000
 8001fe8:	00000400 	.word	0x00000400
 8001fec:	20000200 	.word	0x20000200
 8001ff0:	20000350 	.word	0x20000350

08001ff4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */

  DWT_Init();
 8001ff8:	f000 f802 	bl	8002000 <DWT_Init>
}
 8001ffc:	bf00      	nop
 8001ffe:	bd80      	pop	{r7, pc}

08002000 <DWT_Init>:
}
#pragma GCC pop_options


uint32_t DWT_Init(void)
{
 8002000:	b480      	push	{r7}
 8002002:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8002004:	4b14      	ldr	r3, [pc, #80]	@ (8002058 <DWT_Init+0x58>)
 8002006:	68db      	ldr	r3, [r3, #12]
 8002008:	4a13      	ldr	r2, [pc, #76]	@ (8002058 <DWT_Init+0x58>)
 800200a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800200e:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8002010:	4b11      	ldr	r3, [pc, #68]	@ (8002058 <DWT_Init+0x58>)
 8002012:	68db      	ldr	r3, [r3, #12]
 8002014:	4a10      	ldr	r2, [pc, #64]	@ (8002058 <DWT_Init+0x58>)
 8002016:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800201a:	60d3      	str	r3, [r2, #12]
    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 800201c:	4b0f      	ldr	r3, [pc, #60]	@ (800205c <DWT_Init+0x5c>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a0e      	ldr	r2, [pc, #56]	@ (800205c <DWT_Init+0x5c>)
 8002022:	f023 0301 	bic.w	r3, r3, #1
 8002026:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8002028:	4b0c      	ldr	r3, [pc, #48]	@ (800205c <DWT_Init+0x5c>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4a0b      	ldr	r2, [pc, #44]	@ (800205c <DWT_Init+0x5c>)
 800202e:	f043 0301 	orr.w	r3, r3, #1
 8002032:	6013      	str	r3, [r2, #0]
    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 8002034:	4b09      	ldr	r3, [pc, #36]	@ (800205c <DWT_Init+0x5c>)
 8002036:	2200      	movs	r2, #0
 8002038:	605a      	str	r2, [r3, #4]
    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 800203a:	bf00      	nop
    __ASM volatile ("NOP");
 800203c:	bf00      	nop
    __ASM volatile ("NOP");
 800203e:	bf00      	nop
    /* Check if clock cycle counter has started: 0 on success */
    return !(DWT->CYCCNT);
 8002040:	4b06      	ldr	r3, [pc, #24]	@ (800205c <DWT_Init+0x5c>)
 8002042:	685b      	ldr	r3, [r3, #4]
 8002044:	2b00      	cmp	r3, #0
 8002046:	bf0c      	ite	eq
 8002048:	2301      	moveq	r3, #1
 800204a:	2300      	movne	r3, #0
 800204c:	b2db      	uxtb	r3, r3
}
 800204e:	4618      	mov	r0, r3
 8002050:	46bd      	mov	sp, r7
 8002052:	bc80      	pop	{r7}
 8002054:	4770      	bx	lr
 8002056:	bf00      	nop
 8002058:	e000edf0 	.word	0xe000edf0
 800205c:	e0001000 	.word	0xe0001000

08002060 <TimerPwmInit>:
 */

#include "timer.h"

void TimerPwmInit(void)
{
 8002060:	b480      	push	{r7}
 8002062:	af00      	add	r7, sp, #0
	// config PC6 as TIM8 CH1
	// enable PC clock
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN;
 8002064:	4b33      	ldr	r3, [pc, #204]	@ (8002134 <TimerPwmInit+0xd4>)
 8002066:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002068:	4a32      	ldr	r2, [pc, #200]	@ (8002134 <TimerPwmInit+0xd4>)
 800206a:	f043 0304 	orr.w	r3, r3, #4
 800206e:	6313      	str	r3, [r2, #48]	@ 0x30
	// set PC6 mode as Alt Fn (10)
	GPIOC->MODER |= BV(2 * 6 + 1);
 8002070:	4b31      	ldr	r3, [pc, #196]	@ (8002138 <TimerPwmInit+0xd8>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	4a30      	ldr	r2, [pc, #192]	@ (8002138 <TimerPwmInit+0xd8>)
 8002076:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800207a:	6013      	str	r3, [r2, #0]
	GPIOC->MODER &= ~BV(2 * 6);
 800207c:	4b2e      	ldr	r3, [pc, #184]	@ (8002138 <TimerPwmInit+0xd8>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4a2d      	ldr	r2, [pc, #180]	@ (8002138 <TimerPwmInit+0xd8>)
 8002082:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002086:	6013      	str	r3, [r2, #0]
	// disable pull-up and pull-down regrs
	GPIOC->PUPDR &= ~(BV(2 * 6) | BV(2 * 6 + 1));
 8002088:	4b2b      	ldr	r3, [pc, #172]	@ (8002138 <TimerPwmInit+0xd8>)
 800208a:	68db      	ldr	r3, [r3, #12]
 800208c:	4a2a      	ldr	r2, [pc, #168]	@ (8002138 <TimerPwmInit+0xd8>)
 800208e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002092:	60d3      	str	r3, [r2, #12]
	// set alt fn "3" as TIM8
	GPIOC->AFR[0] |= (3 << (6 * 4));
 8002094:	4b28      	ldr	r3, [pc, #160]	@ (8002138 <TimerPwmInit+0xd8>)
 8002096:	6a1b      	ldr	r3, [r3, #32]
 8002098:	4a27      	ldr	r2, [pc, #156]	@ (8002138 <TimerPwmInit+0xd8>)
 800209a:	f043 7340 	orr.w	r3, r3, #50331648	@ 0x3000000
 800209e:	6213      	str	r3, [r2, #32]

	// PWM config
	// 0. Enable TIM8 clock
	RCC->APB2ENR |= RCC_APB2ENR_TIM8EN;
 80020a0:	4b24      	ldr	r3, [pc, #144]	@ (8002134 <TimerPwmInit+0xd4>)
 80020a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020a4:	4a23      	ldr	r2, [pc, #140]	@ (8002134 <TimerPwmInit+0xd4>)
 80020a6:	f043 0302 	orr.w	r3, r3, #2
 80020aa:	6453      	str	r3, [r2, #68]	@ 0x44
	// 1. Setup PWM clock (10 KHz to 100 KHz). Program the period (ARR) and the duty cycle (CCR) respectively in ARR and CCRx registers.
	//    - PCLK = 16MHz, PSC = 16 --> TCLK = 1MHz
	//    - ARR = 100 => PWM output freq = TCLK / ARR = 1 MHz / 100 = 10 KHz
	//    - CCR = 50 => 50% Duty Cycle
	TIM8->PSC = TIM_PR - 1;
 80020ac:	4b23      	ldr	r3, [pc, #140]	@ (800213c <TimerPwmInit+0xdc>)
 80020ae:	220f      	movs	r2, #15
 80020b0:	629a      	str	r2, [r3, #40]	@ 0x28
	TIM8->ARR = 100 - 1;
 80020b2:	4b22      	ldr	r3, [pc, #136]	@ (800213c <TimerPwmInit+0xdc>)
 80020b4:	2263      	movs	r2, #99	@ 0x63
 80020b6:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM8->CCR1 = 0;
 80020b8:	4b20      	ldr	r3, [pc, #128]	@ (800213c <TimerPwmInit+0xdc>)
 80020ba:	2200      	movs	r2, #0
 80020bc:	635a      	str	r2, [r3, #52]	@ 0x34
	// 2. Configure the output pin:
	//    - Select the output mode by writing CCS bits (00 = output) in CCMRx register.
	//    - Select the polarity by writing the CCxP bit (0 = active high) in CCER register.
	TIM8->CCMR1 &= ~(TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC1S_1);
 80020be:	4b1f      	ldr	r3, [pc, #124]	@ (800213c <TimerPwmInit+0xdc>)
 80020c0:	699b      	ldr	r3, [r3, #24]
 80020c2:	4a1e      	ldr	r2, [pc, #120]	@ (800213c <TimerPwmInit+0xdc>)
 80020c4:	f023 0303 	bic.w	r3, r3, #3
 80020c8:	6193      	str	r3, [r2, #24]
	TIM8->CCER &= ~TIM_CCER_CC1P;
 80020ca:	4b1c      	ldr	r3, [pc, #112]	@ (800213c <TimerPwmInit+0xdc>)
 80020cc:	6a1b      	ldr	r3, [r3, #32]
 80020ce:	4a1b      	ldr	r2, [pc, #108]	@ (800213c <TimerPwmInit+0xdc>)
 80020d0:	f023 0302 	bic.w	r3, r3, #2
 80020d4:	6213      	str	r3, [r2, #32]
	// 3. Select the PWM mode (PWM1 or PWM2) by writing OCxM bits in CCMRx register.
	//    - The PWM mode can be selected independently on each channel (one PWM per OCx output) by writing 110 (PWM mode 1) or 111 (PWM mode 2) in the TIMx_CCMRx register.
	TIM8->CCMR1 |= TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2; // PWM Mode1
 80020d6:	4b19      	ldr	r3, [pc, #100]	@ (800213c <TimerPwmInit+0xdc>)
 80020d8:	699b      	ldr	r3, [r3, #24]
 80020da:	4a18      	ldr	r2, [pc, #96]	@ (800213c <TimerPwmInit+0xdc>)
 80020dc:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80020e0:	6193      	str	r3, [r2, #24]
	// 4. Set the preload bit in CCMRx register and the ARPE bit in the CR1 register.
	TIM8->CCMR1 |= TIM_CCMR1_OC1PE;
 80020e2:	4b16      	ldr	r3, [pc, #88]	@ (800213c <TimerPwmInit+0xdc>)
 80020e4:	699b      	ldr	r3, [r3, #24]
 80020e6:	4a15      	ldr	r2, [pc, #84]	@ (800213c <TimerPwmInit+0xdc>)
 80020e8:	f043 0308 	orr.w	r3, r3, #8
 80020ec:	6193      	str	r3, [r2, #24]
	TIM8->CR1 |= TIM_CR1_ARPE;
 80020ee:	4b13      	ldr	r3, [pc, #76]	@ (800213c <TimerPwmInit+0xdc>)
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	4a12      	ldr	r2, [pc, #72]	@ (800213c <TimerPwmInit+0xdc>)
 80020f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80020f8:	6013      	str	r3, [r2, #0]
	// 5. Select the counting mode in CR1:
	//    - PWM edge-aligned mode (00): the counter must be configured up-counting or down-counting.
	//    - PWM center aligned mode: the counter mode must be center aligned counting mode (CMS bits different from '00').
	TIM8->CR1 &= ~(TIM_CR1_CMS_0 | TIM_CR1_CMS_1);
 80020fa:	4b10      	ldr	r3, [pc, #64]	@ (800213c <TimerPwmInit+0xdc>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	4a0f      	ldr	r2, [pc, #60]	@ (800213c <TimerPwmInit+0xdc>)
 8002100:	f023 0360 	bic.w	r3, r3, #96	@ 0x60
 8002104:	6013      	str	r3, [r2, #0]
	// 6. Enable the capture compare in CCER.
	TIM8->CCER |= TIM_CCER_CC1E;
 8002106:	4b0d      	ldr	r3, [pc, #52]	@ (800213c <TimerPwmInit+0xdc>)
 8002108:	6a1b      	ldr	r3, [r3, #32]
 800210a:	4a0c      	ldr	r2, [pc, #48]	@ (800213c <TimerPwmInit+0xdc>)
 800210c:	f043 0301 	orr.w	r3, r3, #1
 8002110:	6213      	str	r3, [r2, #32]
	// 7. Enable main output in BDTR and Enable the counter.
	TIM8->BDTR |= TIM_BDTR_MOE;
 8002112:	4b0a      	ldr	r3, [pc, #40]	@ (800213c <TimerPwmInit+0xdc>)
 8002114:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002116:	4a09      	ldr	r2, [pc, #36]	@ (800213c <TimerPwmInit+0xdc>)
 8002118:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800211c:	6453      	str	r3, [r2, #68]	@ 0x44
	TIM8->CR1 |= TIM_CR1_CEN;
 800211e:	4b07      	ldr	r3, [pc, #28]	@ (800213c <TimerPwmInit+0xdc>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	4a06      	ldr	r2, [pc, #24]	@ (800213c <TimerPwmInit+0xdc>)
 8002124:	f043 0301 	orr.w	r3, r3, #1
 8002128:	6013      	str	r3, [r2, #0]
}
 800212a:	bf00      	nop
 800212c:	46bd      	mov	sp, r7
 800212e:	bc80      	pop	{r7}
 8002130:	4770      	bx	lr
 8002132:	bf00      	nop
 8002134:	40023800 	.word	0x40023800
 8002138:	40020800 	.word	0x40020800
 800213c:	40010400 	.word	0x40010400

08002140 <UartInit>:

#define TX_PIN	2
#define RX_PIN	3
#define USART_ALT_FN	7

void UartInit(uint32_t baud) {
 8002140:	b480      	push	{r7}
 8002142:	b083      	sub	sp, #12
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
	// UART GPIO Init -- PA.2 (Tx) and PA.3 (Rx)
	// enable clock
	RCC->AHB1ENR |= BV(RCC_AHB1ENR_GPIOAEN_Pos);
 8002148:	4b31      	ldr	r3, [pc, #196]	@ (8002210 <UartInit+0xd0>)
 800214a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800214c:	4a30      	ldr	r2, [pc, #192]	@ (8002210 <UartInit+0xd0>)
 800214e:	f043 0301 	orr.w	r3, r3, #1
 8002152:	6313      	str	r3, [r2, #48]	@ 0x30
	//	alt fn = 0111 = 7 (Uart Tx and Rx)
	GPIOA->AFR[0] |= ((USART_ALT_FN << GPIO_AFRL_AFSEL3_Pos) | (USART_ALT_FN << GPIO_AFRL_AFSEL2_Pos));
 8002154:	4b2f      	ldr	r3, [pc, #188]	@ (8002214 <UartInit+0xd4>)
 8002156:	6a1b      	ldr	r3, [r3, #32]
 8002158:	4a2e      	ldr	r2, [pc, #184]	@ (8002214 <UartInit+0xd4>)
 800215a:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 800215e:	6213      	str	r3, [r2, #32]
	// 	mode=10 (alt fn), speed=00 (low), pupdr=00 (none), typer=0 (push-pull)
	GPIOA->MODER |= (BV(TX_PIN * 2 + 1) | BV(RX_PIN * 2 + 1));
 8002160:	4b2c      	ldr	r3, [pc, #176]	@ (8002214 <UartInit+0xd4>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4a2b      	ldr	r2, [pc, #172]	@ (8002214 <UartInit+0xd4>)
 8002166:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 800216a:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &= ~(BV(TX_PIN * 2) | BV(RX_PIN * 2));
 800216c:	4b29      	ldr	r3, [pc, #164]	@ (8002214 <UartInit+0xd4>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4a28      	ldr	r2, [pc, #160]	@ (8002214 <UartInit+0xd4>)
 8002172:	f023 0350 	bic.w	r3, r3, #80	@ 0x50
 8002176:	6013      	str	r3, [r2, #0]
	GPIOA->OSPEEDR &= ~(BV(TX_PIN * 2) | BV(TX_PIN * 2 + 1) | BV(RX_PIN * 2) | BV(RX_PIN * 2 + 1));
 8002178:	4b26      	ldr	r3, [pc, #152]	@ (8002214 <UartInit+0xd4>)
 800217a:	689b      	ldr	r3, [r3, #8]
 800217c:	4a25      	ldr	r2, [pc, #148]	@ (8002214 <UartInit+0xd4>)
 800217e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002182:	6093      	str	r3, [r2, #8]
	GPIOA->PUPDR &= ~(BV(TX_PIN * 2) | BV(TX_PIN * 2 + 1) | BV(RX_PIN * 2) | BV(RX_PIN * 2 + 1));
 8002184:	4b23      	ldr	r3, [pc, #140]	@ (8002214 <UartInit+0xd4>)
 8002186:	68db      	ldr	r3, [r3, #12]
 8002188:	4a22      	ldr	r2, [pc, #136]	@ (8002214 <UartInit+0xd4>)
 800218a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800218e:	60d3      	str	r3, [r2, #12]
	GPIOA->OTYPER &= ~(BV(TX_PIN) | BV(RX_PIN));
 8002190:	4b20      	ldr	r3, [pc, #128]	@ (8002214 <UartInit+0xd4>)
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	4a1f      	ldr	r2, [pc, #124]	@ (8002214 <UartInit+0xd4>)
 8002196:	f023 030c 	bic.w	r3, r3, #12
 800219a:	6053      	str	r3, [r2, #4]

	// UART Config
	// enable uart clock
	RCC->APB1ENR |= BV(RCC_APB1ENR_USART2EN_Pos);
 800219c:	4b1c      	ldr	r3, [pc, #112]	@ (8002210 <UartInit+0xd0>)
 800219e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021a0:	4a1b      	ldr	r2, [pc, #108]	@ (8002210 <UartInit+0xd0>)
 80021a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80021a6:	6413      	str	r3, [r2, #64]	@ 0x40
	// tx en (TE=1), rx en (RE=1), wordlen=8 (M=0), OVER8=0, disable parity (PCE=0)
	USART2->CR1 = BV(USART_CR1_TE_Pos) | BV(USART_CR1_RE_Pos);
 80021a8:	4b1b      	ldr	r3, [pc, #108]	@ (8002218 <UartInit+0xd8>)
 80021aa:	220c      	movs	r2, #12
 80021ac:	60da      	str	r2, [r3, #12]
	// 1 stop bit (STOP=00), disable clock (CLKEN=0)
	USART2->CR2 = 0x00000000;
 80021ae:	4b1a      	ldr	r3, [pc, #104]	@ (8002218 <UartInit+0xd8>)
 80021b0:	2200      	movs	r2, #0
 80021b2:	611a      	str	r2, [r3, #16]
	// no hw control, no irda, no dma, no interupts
	USART2->CR3 = 0x00000000;
 80021b4:	4b18      	ldr	r3, [pc, #96]	@ (8002218 <UartInit+0xd8>)
 80021b6:	2200      	movs	r2, #0
 80021b8:	615a      	str	r2, [r3, #20]
	// set BRR for given baud rate
	switch(baud) {
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	f5b3 3fe1 	cmp.w	r3, #115200	@ 0x1c200
 80021c0:	d016      	beq.n	80021f0 <UartInit+0xb0>
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	f5b3 3fe1 	cmp.w	r3, #115200	@ 0x1c200
 80021c8:	d816      	bhi.n	80021f8 <UartInit+0xb8>
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	f5b3 5f16 	cmp.w	r3, #9600	@ 0x2580
 80021d0:	d004      	beq.n	80021dc <UartInit+0x9c>
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	f5b3 4f16 	cmp.w	r3, #38400	@ 0x9600
 80021d8:	d005      	beq.n	80021e6 <UartInit+0xa6>
 80021da:	e00d      	b.n	80021f8 <UartInit+0xb8>
		case BAUD_9600:
			USART2->BRR = BAUD_BRR_9600;
 80021dc:	4b0e      	ldr	r3, [pc, #56]	@ (8002218 <UartInit+0xd8>)
 80021de:	f240 6283 	movw	r2, #1667	@ 0x683
 80021e2:	609a      	str	r2, [r3, #8]
			break;
 80021e4:	e008      	b.n	80021f8 <UartInit+0xb8>
		case BAUD_38400:
			USART2->BRR = BAUD_BRR_38400;
 80021e6:	4b0c      	ldr	r3, [pc, #48]	@ (8002218 <UartInit+0xd8>)
 80021e8:	f240 12a1 	movw	r2, #417	@ 0x1a1
 80021ec:	609a      	str	r2, [r3, #8]
			break;
 80021ee:	e003      	b.n	80021f8 <UartInit+0xb8>
		case BAUD_115200:
			USART2->BRR = BAUD_BRR_115200;
 80021f0:	4b09      	ldr	r3, [pc, #36]	@ (8002218 <UartInit+0xd8>)
 80021f2:	228b      	movs	r2, #139	@ 0x8b
 80021f4:	609a      	str	r2, [r3, #8]
			break;
 80021f6:	bf00      	nop
	}
	// uart enable (UE=1)
	USART2->CR1 |= BV(USART_CR1_UE_Pos);
 80021f8:	4b07      	ldr	r3, [pc, #28]	@ (8002218 <UartInit+0xd8>)
 80021fa:	68db      	ldr	r3, [r3, #12]
 80021fc:	4a06      	ldr	r2, [pc, #24]	@ (8002218 <UartInit+0xd8>)
 80021fe:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002202:	60d3      	str	r3, [r2, #12]
}
 8002204:	bf00      	nop
 8002206:	370c      	adds	r7, #12
 8002208:	46bd      	mov	sp, r7
 800220a:	bc80      	pop	{r7}
 800220c:	4770      	bx	lr
 800220e:	bf00      	nop
 8002210:	40023800 	.word	0x40023800
 8002214:	40020000 	.word	0x40020000
 8002218:	40004400 	.word	0x40004400

0800221c <UartPutch>:

void UartPutch(uint8_t ch) {
 800221c:	b480      	push	{r7}
 800221e:	b083      	sub	sp, #12
 8002220:	af00      	add	r7, sp, #0
 8002222:	4603      	mov	r3, r0
 8002224:	71fb      	strb	r3, [r7, #7]
	// wait until TDR is empty (i.e. prev byte transmitted)
	while((USART2->SR & BV(USART_SR_TXE_Pos)) == 0)
 8002226:	bf00      	nop
 8002228:	4b06      	ldr	r3, [pc, #24]	@ (8002244 <UartPutch+0x28>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002230:	2b00      	cmp	r3, #0
 8002232:	d0f9      	beq.n	8002228 <UartPutch+0xc>
		;
	// write new byte in TDR
	USART2->DR = ch;
 8002234:	4a03      	ldr	r2, [pc, #12]	@ (8002244 <UartPutch+0x28>)
 8002236:	79fb      	ldrb	r3, [r7, #7]
 8002238:	6053      	str	r3, [r2, #4]
}
 800223a:	bf00      	nop
 800223c:	370c      	adds	r7, #12
 800223e:	46bd      	mov	sp, r7
 8002240:	bc80      	pop	{r7}
 8002242:	4770      	bx	lr
 8002244:	40004400 	.word	0x40004400

08002248 <UartPuts>:
	// read received byte from RDR
	char ch = USART2->DR;
	return ch;
}

void UartPuts(char str[]) {
 8002248:	b580      	push	{r7, lr}
 800224a:	b084      	sub	sp, #16
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
	int i;
	for(i=0; str[i]!='\0'; i++)
 8002250:	2300      	movs	r3, #0
 8002252:	60fb      	str	r3, [r7, #12]
 8002254:	e009      	b.n	800226a <UartPuts+0x22>
		UartPutch(str[i]);
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	687a      	ldr	r2, [r7, #4]
 800225a:	4413      	add	r3, r2
 800225c:	781b      	ldrb	r3, [r3, #0]
 800225e:	4618      	mov	r0, r3
 8002260:	f7ff ffdc 	bl	800221c <UartPutch>
	for(i=0; str[i]!='\0'; i++)
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	3301      	adds	r3, #1
 8002268:	60fb      	str	r3, [r7, #12]
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	687a      	ldr	r2, [r7, #4]
 800226e:	4413      	add	r3, r2
 8002270:	781b      	ldrb	r3, [r3, #0]
 8002272:	2b00      	cmp	r3, #0
 8002274:	d1ef      	bne.n	8002256 <UartPuts+0xe>
}
 8002276:	bf00      	nop
 8002278:	bf00      	nop
 800227a:	3710      	adds	r7, #16
 800227c:	46bd      	mov	sp, r7
 800227e:	bd80      	pop	{r7, pc}

08002280 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002280:	480d      	ldr	r0, [pc, #52]	@ (80022b8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002282:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002284:	f7ff feb6 	bl	8001ff4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002288:	480c      	ldr	r0, [pc, #48]	@ (80022bc <LoopForever+0x6>)
  ldr r1, =_edata
 800228a:	490d      	ldr	r1, [pc, #52]	@ (80022c0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800228c:	4a0d      	ldr	r2, [pc, #52]	@ (80022c4 <LoopForever+0xe>)
  movs r3, #0
 800228e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002290:	e002      	b.n	8002298 <LoopCopyDataInit>

08002292 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002292:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002294:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002296:	3304      	adds	r3, #4

08002298 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002298:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800229a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800229c:	d3f9      	bcc.n	8002292 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800229e:	4a0a      	ldr	r2, [pc, #40]	@ (80022c8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80022a0:	4c0a      	ldr	r4, [pc, #40]	@ (80022cc <LoopForever+0x16>)
  movs r3, #0
 80022a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80022a4:	e001      	b.n	80022aa <LoopFillZerobss>

080022a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80022a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80022a8:	3204      	adds	r2, #4

080022aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80022aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80022ac:	d3fb      	bcc.n	80022a6 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 80022ae:	f000 fde7 	bl	8002e80 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 80022b2:	f7ff fdb9 	bl	8001e28 <main>

080022b6 <LoopForever>:

LoopForever:
  b LoopForever
 80022b6:	e7fe      	b.n	80022b6 <LoopForever>
  ldr   r0, =_estack
 80022b8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80022bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80022c0:	200001cc 	.word	0x200001cc
  ldr r2, =_sidata
 80022c4:	080053ec 	.word	0x080053ec
  ldr r2, =_sbss
 80022c8:	200001cc 	.word	0x200001cc
  ldr r4, =_ebss
 80022cc:	20000350 	.word	0x20000350

080022d0 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80022d0:	e7fe      	b.n	80022d0 <ADC_IRQHandler>

080022d2 <__cvt>:
 80022d2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80022d6:	b088      	sub	sp, #32
 80022d8:	2b00      	cmp	r3, #0
 80022da:	461d      	mov	r5, r3
 80022dc:	4614      	mov	r4, r2
 80022de:	bfbc      	itt	lt
 80022e0:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 80022e4:	4614      	movlt	r4, r2
 80022e6:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80022e8:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 80022ea:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 80022ee:	bfb6      	itet	lt
 80022f0:	461d      	movlt	r5, r3
 80022f2:	2300      	movge	r3, #0
 80022f4:	232d      	movlt	r3, #45	@ 0x2d
 80022f6:	7013      	strb	r3, [r2, #0]
 80022f8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80022fa:	f023 0820 	bic.w	r8, r3, #32
 80022fe:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8002302:	d005      	beq.n	8002310 <__cvt+0x3e>
 8002304:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8002308:	d100      	bne.n	800230c <__cvt+0x3a>
 800230a:	3601      	adds	r6, #1
 800230c:	2302      	movs	r3, #2
 800230e:	e000      	b.n	8002312 <__cvt+0x40>
 8002310:	2303      	movs	r3, #3
 8002312:	aa07      	add	r2, sp, #28
 8002314:	9204      	str	r2, [sp, #16]
 8002316:	aa06      	add	r2, sp, #24
 8002318:	e9cd a202 	strd	sl, r2, [sp, #8]
 800231c:	e9cd 3600 	strd	r3, r6, [sp]
 8002320:	4622      	mov	r2, r4
 8002322:	462b      	mov	r3, r5
 8002324:	f000 fe5c 	bl	8002fe0 <_dtoa_r>
 8002328:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800232c:	4607      	mov	r7, r0
 800232e:	d119      	bne.n	8002364 <__cvt+0x92>
 8002330:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8002332:	07db      	lsls	r3, r3, #31
 8002334:	d50e      	bpl.n	8002354 <__cvt+0x82>
 8002336:	eb00 0906 	add.w	r9, r0, r6
 800233a:	2200      	movs	r2, #0
 800233c:	2300      	movs	r3, #0
 800233e:	4620      	mov	r0, r4
 8002340:	4629      	mov	r1, r5
 8002342:	f7fe fbc1 	bl	8000ac8 <__aeabi_dcmpeq>
 8002346:	b108      	cbz	r0, 800234c <__cvt+0x7a>
 8002348:	f8cd 901c 	str.w	r9, [sp, #28]
 800234c:	2230      	movs	r2, #48	@ 0x30
 800234e:	9b07      	ldr	r3, [sp, #28]
 8002350:	454b      	cmp	r3, r9
 8002352:	d31e      	bcc.n	8002392 <__cvt+0xc0>
 8002354:	9b07      	ldr	r3, [sp, #28]
 8002356:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8002358:	1bdb      	subs	r3, r3, r7
 800235a:	4638      	mov	r0, r7
 800235c:	6013      	str	r3, [r2, #0]
 800235e:	b008      	add	sp, #32
 8002360:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002364:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8002368:	eb00 0906 	add.w	r9, r0, r6
 800236c:	d1e5      	bne.n	800233a <__cvt+0x68>
 800236e:	7803      	ldrb	r3, [r0, #0]
 8002370:	2b30      	cmp	r3, #48	@ 0x30
 8002372:	d10a      	bne.n	800238a <__cvt+0xb8>
 8002374:	2200      	movs	r2, #0
 8002376:	2300      	movs	r3, #0
 8002378:	4620      	mov	r0, r4
 800237a:	4629      	mov	r1, r5
 800237c:	f7fe fba4 	bl	8000ac8 <__aeabi_dcmpeq>
 8002380:	b918      	cbnz	r0, 800238a <__cvt+0xb8>
 8002382:	f1c6 0601 	rsb	r6, r6, #1
 8002386:	f8ca 6000 	str.w	r6, [sl]
 800238a:	f8da 3000 	ldr.w	r3, [sl]
 800238e:	4499      	add	r9, r3
 8002390:	e7d3      	b.n	800233a <__cvt+0x68>
 8002392:	1c59      	adds	r1, r3, #1
 8002394:	9107      	str	r1, [sp, #28]
 8002396:	701a      	strb	r2, [r3, #0]
 8002398:	e7d9      	b.n	800234e <__cvt+0x7c>

0800239a <__exponent>:
 800239a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800239c:	2900      	cmp	r1, #0
 800239e:	bfba      	itte	lt
 80023a0:	4249      	neglt	r1, r1
 80023a2:	232d      	movlt	r3, #45	@ 0x2d
 80023a4:	232b      	movge	r3, #43	@ 0x2b
 80023a6:	2909      	cmp	r1, #9
 80023a8:	7002      	strb	r2, [r0, #0]
 80023aa:	7043      	strb	r3, [r0, #1]
 80023ac:	dd29      	ble.n	8002402 <__exponent+0x68>
 80023ae:	f10d 0307 	add.w	r3, sp, #7
 80023b2:	461d      	mov	r5, r3
 80023b4:	270a      	movs	r7, #10
 80023b6:	461a      	mov	r2, r3
 80023b8:	fbb1 f6f7 	udiv	r6, r1, r7
 80023bc:	fb07 1416 	mls	r4, r7, r6, r1
 80023c0:	3430      	adds	r4, #48	@ 0x30
 80023c2:	f802 4c01 	strb.w	r4, [r2, #-1]
 80023c6:	460c      	mov	r4, r1
 80023c8:	2c63      	cmp	r4, #99	@ 0x63
 80023ca:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 80023ce:	4631      	mov	r1, r6
 80023d0:	dcf1      	bgt.n	80023b6 <__exponent+0x1c>
 80023d2:	3130      	adds	r1, #48	@ 0x30
 80023d4:	1e94      	subs	r4, r2, #2
 80023d6:	f803 1c01 	strb.w	r1, [r3, #-1]
 80023da:	1c41      	adds	r1, r0, #1
 80023dc:	4623      	mov	r3, r4
 80023de:	42ab      	cmp	r3, r5
 80023e0:	d30a      	bcc.n	80023f8 <__exponent+0x5e>
 80023e2:	f10d 0309 	add.w	r3, sp, #9
 80023e6:	1a9b      	subs	r3, r3, r2
 80023e8:	42ac      	cmp	r4, r5
 80023ea:	bf88      	it	hi
 80023ec:	2300      	movhi	r3, #0
 80023ee:	3302      	adds	r3, #2
 80023f0:	4403      	add	r3, r0
 80023f2:	1a18      	subs	r0, r3, r0
 80023f4:	b003      	add	sp, #12
 80023f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80023f8:	f813 6b01 	ldrb.w	r6, [r3], #1
 80023fc:	f801 6f01 	strb.w	r6, [r1, #1]!
 8002400:	e7ed      	b.n	80023de <__exponent+0x44>
 8002402:	2330      	movs	r3, #48	@ 0x30
 8002404:	3130      	adds	r1, #48	@ 0x30
 8002406:	7083      	strb	r3, [r0, #2]
 8002408:	70c1      	strb	r1, [r0, #3]
 800240a:	1d03      	adds	r3, r0, #4
 800240c:	e7f1      	b.n	80023f2 <__exponent+0x58>
	...

08002410 <_printf_float>:
 8002410:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002414:	b091      	sub	sp, #68	@ 0x44
 8002416:	460c      	mov	r4, r1
 8002418:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 800241c:	4616      	mov	r6, r2
 800241e:	461f      	mov	r7, r3
 8002420:	4605      	mov	r5, r0
 8002422:	f000 fcdd 	bl	8002de0 <_localeconv_r>
 8002426:	6803      	ldr	r3, [r0, #0]
 8002428:	9308      	str	r3, [sp, #32]
 800242a:	4618      	mov	r0, r3
 800242c:	f7fd ff20 	bl	8000270 <strlen>
 8002430:	2300      	movs	r3, #0
 8002432:	930e      	str	r3, [sp, #56]	@ 0x38
 8002434:	f8d8 3000 	ldr.w	r3, [r8]
 8002438:	9009      	str	r0, [sp, #36]	@ 0x24
 800243a:	3307      	adds	r3, #7
 800243c:	f023 0307 	bic.w	r3, r3, #7
 8002440:	f103 0208 	add.w	r2, r3, #8
 8002444:	f894 a018 	ldrb.w	sl, [r4, #24]
 8002448:	f8d4 b000 	ldr.w	fp, [r4]
 800244c:	f8c8 2000 	str.w	r2, [r8]
 8002450:	e9d3 8900 	ldrd	r8, r9, [r3]
 8002454:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8002458:	930b      	str	r3, [sp, #44]	@ 0x2c
 800245a:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800245e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8002462:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8002466:	4b9d      	ldr	r3, [pc, #628]	@ (80026dc <_printf_float+0x2cc>)
 8002468:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800246c:	f7fe fb5e 	bl	8000b2c <__aeabi_dcmpun>
 8002470:	bb70      	cbnz	r0, 80024d0 <_printf_float+0xc0>
 8002472:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8002476:	4b99      	ldr	r3, [pc, #612]	@ (80026dc <_printf_float+0x2cc>)
 8002478:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800247c:	f7fe fb38 	bl	8000af0 <__aeabi_dcmple>
 8002480:	bb30      	cbnz	r0, 80024d0 <_printf_float+0xc0>
 8002482:	2200      	movs	r2, #0
 8002484:	2300      	movs	r3, #0
 8002486:	4640      	mov	r0, r8
 8002488:	4649      	mov	r1, r9
 800248a:	f7fe fb27 	bl	8000adc <__aeabi_dcmplt>
 800248e:	b110      	cbz	r0, 8002496 <_printf_float+0x86>
 8002490:	232d      	movs	r3, #45	@ 0x2d
 8002492:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002496:	4a92      	ldr	r2, [pc, #584]	@ (80026e0 <_printf_float+0x2d0>)
 8002498:	4b92      	ldr	r3, [pc, #584]	@ (80026e4 <_printf_float+0x2d4>)
 800249a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800249e:	bf8c      	ite	hi
 80024a0:	4690      	movhi	r8, r2
 80024a2:	4698      	movls	r8, r3
 80024a4:	2303      	movs	r3, #3
 80024a6:	6123      	str	r3, [r4, #16]
 80024a8:	f02b 0304 	bic.w	r3, fp, #4
 80024ac:	6023      	str	r3, [r4, #0]
 80024ae:	f04f 0900 	mov.w	r9, #0
 80024b2:	9700      	str	r7, [sp, #0]
 80024b4:	4633      	mov	r3, r6
 80024b6:	aa0f      	add	r2, sp, #60	@ 0x3c
 80024b8:	4621      	mov	r1, r4
 80024ba:	4628      	mov	r0, r5
 80024bc:	f000 f9d4 	bl	8002868 <_printf_common>
 80024c0:	3001      	adds	r0, #1
 80024c2:	f040 808f 	bne.w	80025e4 <_printf_float+0x1d4>
 80024c6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80024ca:	b011      	add	sp, #68	@ 0x44
 80024cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80024d0:	4642      	mov	r2, r8
 80024d2:	464b      	mov	r3, r9
 80024d4:	4640      	mov	r0, r8
 80024d6:	4649      	mov	r1, r9
 80024d8:	f7fe fb28 	bl	8000b2c <__aeabi_dcmpun>
 80024dc:	b140      	cbz	r0, 80024f0 <_printf_float+0xe0>
 80024de:	464b      	mov	r3, r9
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	bfbc      	itt	lt
 80024e4:	232d      	movlt	r3, #45	@ 0x2d
 80024e6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80024ea:	4a7f      	ldr	r2, [pc, #508]	@ (80026e8 <_printf_float+0x2d8>)
 80024ec:	4b7f      	ldr	r3, [pc, #508]	@ (80026ec <_printf_float+0x2dc>)
 80024ee:	e7d4      	b.n	800249a <_printf_float+0x8a>
 80024f0:	6863      	ldr	r3, [r4, #4]
 80024f2:	1c5a      	adds	r2, r3, #1
 80024f4:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 80024f8:	d13f      	bne.n	800257a <_printf_float+0x16a>
 80024fa:	2306      	movs	r3, #6
 80024fc:	6063      	str	r3, [r4, #4]
 80024fe:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8002502:	2200      	movs	r2, #0
 8002504:	6023      	str	r3, [r4, #0]
 8002506:	9206      	str	r2, [sp, #24]
 8002508:	aa0e      	add	r2, sp, #56	@ 0x38
 800250a:	e9cd a204 	strd	sl, r2, [sp, #16]
 800250e:	aa0d      	add	r2, sp, #52	@ 0x34
 8002510:	9203      	str	r2, [sp, #12]
 8002512:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8002516:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800251a:	6863      	ldr	r3, [r4, #4]
 800251c:	9300      	str	r3, [sp, #0]
 800251e:	4642      	mov	r2, r8
 8002520:	464b      	mov	r3, r9
 8002522:	4628      	mov	r0, r5
 8002524:	910a      	str	r1, [sp, #40]	@ 0x28
 8002526:	f7ff fed4 	bl	80022d2 <__cvt>
 800252a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800252c:	2947      	cmp	r1, #71	@ 0x47
 800252e:	4680      	mov	r8, r0
 8002530:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8002532:	d128      	bne.n	8002586 <_printf_float+0x176>
 8002534:	1cc8      	adds	r0, r1, #3
 8002536:	db02      	blt.n	800253e <_printf_float+0x12e>
 8002538:	6863      	ldr	r3, [r4, #4]
 800253a:	4299      	cmp	r1, r3
 800253c:	dd40      	ble.n	80025c0 <_printf_float+0x1b0>
 800253e:	f1aa 0a02 	sub.w	sl, sl, #2
 8002542:	fa5f fa8a 	uxtb.w	sl, sl
 8002546:	3901      	subs	r1, #1
 8002548:	4652      	mov	r2, sl
 800254a:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800254e:	910d      	str	r1, [sp, #52]	@ 0x34
 8002550:	f7ff ff23 	bl	800239a <__exponent>
 8002554:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8002556:	1813      	adds	r3, r2, r0
 8002558:	2a01      	cmp	r2, #1
 800255a:	4681      	mov	r9, r0
 800255c:	6123      	str	r3, [r4, #16]
 800255e:	dc02      	bgt.n	8002566 <_printf_float+0x156>
 8002560:	6822      	ldr	r2, [r4, #0]
 8002562:	07d2      	lsls	r2, r2, #31
 8002564:	d501      	bpl.n	800256a <_printf_float+0x15a>
 8002566:	3301      	adds	r3, #1
 8002568:	6123      	str	r3, [r4, #16]
 800256a:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800256e:	2b00      	cmp	r3, #0
 8002570:	d09f      	beq.n	80024b2 <_printf_float+0xa2>
 8002572:	232d      	movs	r3, #45	@ 0x2d
 8002574:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002578:	e79b      	b.n	80024b2 <_printf_float+0xa2>
 800257a:	2947      	cmp	r1, #71	@ 0x47
 800257c:	d1bf      	bne.n	80024fe <_printf_float+0xee>
 800257e:	2b00      	cmp	r3, #0
 8002580:	d1bd      	bne.n	80024fe <_printf_float+0xee>
 8002582:	2301      	movs	r3, #1
 8002584:	e7ba      	b.n	80024fc <_printf_float+0xec>
 8002586:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800258a:	d9dc      	bls.n	8002546 <_printf_float+0x136>
 800258c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8002590:	d118      	bne.n	80025c4 <_printf_float+0x1b4>
 8002592:	2900      	cmp	r1, #0
 8002594:	6863      	ldr	r3, [r4, #4]
 8002596:	dd0b      	ble.n	80025b0 <_printf_float+0x1a0>
 8002598:	6121      	str	r1, [r4, #16]
 800259a:	b913      	cbnz	r3, 80025a2 <_printf_float+0x192>
 800259c:	6822      	ldr	r2, [r4, #0]
 800259e:	07d0      	lsls	r0, r2, #31
 80025a0:	d502      	bpl.n	80025a8 <_printf_float+0x198>
 80025a2:	3301      	adds	r3, #1
 80025a4:	440b      	add	r3, r1
 80025a6:	6123      	str	r3, [r4, #16]
 80025a8:	65a1      	str	r1, [r4, #88]	@ 0x58
 80025aa:	f04f 0900 	mov.w	r9, #0
 80025ae:	e7dc      	b.n	800256a <_printf_float+0x15a>
 80025b0:	b913      	cbnz	r3, 80025b8 <_printf_float+0x1a8>
 80025b2:	6822      	ldr	r2, [r4, #0]
 80025b4:	07d2      	lsls	r2, r2, #31
 80025b6:	d501      	bpl.n	80025bc <_printf_float+0x1ac>
 80025b8:	3302      	adds	r3, #2
 80025ba:	e7f4      	b.n	80025a6 <_printf_float+0x196>
 80025bc:	2301      	movs	r3, #1
 80025be:	e7f2      	b.n	80025a6 <_printf_float+0x196>
 80025c0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80025c4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80025c6:	4299      	cmp	r1, r3
 80025c8:	db05      	blt.n	80025d6 <_printf_float+0x1c6>
 80025ca:	6823      	ldr	r3, [r4, #0]
 80025cc:	6121      	str	r1, [r4, #16]
 80025ce:	07d8      	lsls	r0, r3, #31
 80025d0:	d5ea      	bpl.n	80025a8 <_printf_float+0x198>
 80025d2:	1c4b      	adds	r3, r1, #1
 80025d4:	e7e7      	b.n	80025a6 <_printf_float+0x196>
 80025d6:	2900      	cmp	r1, #0
 80025d8:	bfd4      	ite	le
 80025da:	f1c1 0202 	rsble	r2, r1, #2
 80025de:	2201      	movgt	r2, #1
 80025e0:	4413      	add	r3, r2
 80025e2:	e7e0      	b.n	80025a6 <_printf_float+0x196>
 80025e4:	6823      	ldr	r3, [r4, #0]
 80025e6:	055a      	lsls	r2, r3, #21
 80025e8:	d407      	bmi.n	80025fa <_printf_float+0x1ea>
 80025ea:	6923      	ldr	r3, [r4, #16]
 80025ec:	4642      	mov	r2, r8
 80025ee:	4631      	mov	r1, r6
 80025f0:	4628      	mov	r0, r5
 80025f2:	47b8      	blx	r7
 80025f4:	3001      	adds	r0, #1
 80025f6:	d12b      	bne.n	8002650 <_printf_float+0x240>
 80025f8:	e765      	b.n	80024c6 <_printf_float+0xb6>
 80025fa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80025fe:	f240 80dd 	bls.w	80027bc <_printf_float+0x3ac>
 8002602:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8002606:	2200      	movs	r2, #0
 8002608:	2300      	movs	r3, #0
 800260a:	f7fe fa5d 	bl	8000ac8 <__aeabi_dcmpeq>
 800260e:	2800      	cmp	r0, #0
 8002610:	d033      	beq.n	800267a <_printf_float+0x26a>
 8002612:	4a37      	ldr	r2, [pc, #220]	@ (80026f0 <_printf_float+0x2e0>)
 8002614:	2301      	movs	r3, #1
 8002616:	4631      	mov	r1, r6
 8002618:	4628      	mov	r0, r5
 800261a:	47b8      	blx	r7
 800261c:	3001      	adds	r0, #1
 800261e:	f43f af52 	beq.w	80024c6 <_printf_float+0xb6>
 8002622:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8002626:	4543      	cmp	r3, r8
 8002628:	db02      	blt.n	8002630 <_printf_float+0x220>
 800262a:	6823      	ldr	r3, [r4, #0]
 800262c:	07d8      	lsls	r0, r3, #31
 800262e:	d50f      	bpl.n	8002650 <_printf_float+0x240>
 8002630:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8002634:	4631      	mov	r1, r6
 8002636:	4628      	mov	r0, r5
 8002638:	47b8      	blx	r7
 800263a:	3001      	adds	r0, #1
 800263c:	f43f af43 	beq.w	80024c6 <_printf_float+0xb6>
 8002640:	f04f 0900 	mov.w	r9, #0
 8002644:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8002648:	f104 0a1a 	add.w	sl, r4, #26
 800264c:	45c8      	cmp	r8, r9
 800264e:	dc09      	bgt.n	8002664 <_printf_float+0x254>
 8002650:	6823      	ldr	r3, [r4, #0]
 8002652:	079b      	lsls	r3, r3, #30
 8002654:	f100 8103 	bmi.w	800285e <_printf_float+0x44e>
 8002658:	68e0      	ldr	r0, [r4, #12]
 800265a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800265c:	4298      	cmp	r0, r3
 800265e:	bfb8      	it	lt
 8002660:	4618      	movlt	r0, r3
 8002662:	e732      	b.n	80024ca <_printf_float+0xba>
 8002664:	2301      	movs	r3, #1
 8002666:	4652      	mov	r2, sl
 8002668:	4631      	mov	r1, r6
 800266a:	4628      	mov	r0, r5
 800266c:	47b8      	blx	r7
 800266e:	3001      	adds	r0, #1
 8002670:	f43f af29 	beq.w	80024c6 <_printf_float+0xb6>
 8002674:	f109 0901 	add.w	r9, r9, #1
 8002678:	e7e8      	b.n	800264c <_printf_float+0x23c>
 800267a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800267c:	2b00      	cmp	r3, #0
 800267e:	dc39      	bgt.n	80026f4 <_printf_float+0x2e4>
 8002680:	4a1b      	ldr	r2, [pc, #108]	@ (80026f0 <_printf_float+0x2e0>)
 8002682:	2301      	movs	r3, #1
 8002684:	4631      	mov	r1, r6
 8002686:	4628      	mov	r0, r5
 8002688:	47b8      	blx	r7
 800268a:	3001      	adds	r0, #1
 800268c:	f43f af1b 	beq.w	80024c6 <_printf_float+0xb6>
 8002690:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8002694:	ea59 0303 	orrs.w	r3, r9, r3
 8002698:	d102      	bne.n	80026a0 <_printf_float+0x290>
 800269a:	6823      	ldr	r3, [r4, #0]
 800269c:	07d9      	lsls	r1, r3, #31
 800269e:	d5d7      	bpl.n	8002650 <_printf_float+0x240>
 80026a0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80026a4:	4631      	mov	r1, r6
 80026a6:	4628      	mov	r0, r5
 80026a8:	47b8      	blx	r7
 80026aa:	3001      	adds	r0, #1
 80026ac:	f43f af0b 	beq.w	80024c6 <_printf_float+0xb6>
 80026b0:	f04f 0a00 	mov.w	sl, #0
 80026b4:	f104 0b1a 	add.w	fp, r4, #26
 80026b8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80026ba:	425b      	negs	r3, r3
 80026bc:	4553      	cmp	r3, sl
 80026be:	dc01      	bgt.n	80026c4 <_printf_float+0x2b4>
 80026c0:	464b      	mov	r3, r9
 80026c2:	e793      	b.n	80025ec <_printf_float+0x1dc>
 80026c4:	2301      	movs	r3, #1
 80026c6:	465a      	mov	r2, fp
 80026c8:	4631      	mov	r1, r6
 80026ca:	4628      	mov	r0, r5
 80026cc:	47b8      	blx	r7
 80026ce:	3001      	adds	r0, #1
 80026d0:	f43f aef9 	beq.w	80024c6 <_printf_float+0xb6>
 80026d4:	f10a 0a01 	add.w	sl, sl, #1
 80026d8:	e7ee      	b.n	80026b8 <_printf_float+0x2a8>
 80026da:	bf00      	nop
 80026dc:	7fefffff 	.word	0x7fefffff
 80026e0:	08005068 	.word	0x08005068
 80026e4:	08005064 	.word	0x08005064
 80026e8:	08005070 	.word	0x08005070
 80026ec:	0800506c 	.word	0x0800506c
 80026f0:	08005074 	.word	0x08005074
 80026f4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80026f6:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80026fa:	4553      	cmp	r3, sl
 80026fc:	bfa8      	it	ge
 80026fe:	4653      	movge	r3, sl
 8002700:	2b00      	cmp	r3, #0
 8002702:	4699      	mov	r9, r3
 8002704:	dc36      	bgt.n	8002774 <_printf_float+0x364>
 8002706:	f04f 0b00 	mov.w	fp, #0
 800270a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800270e:	f104 021a 	add.w	r2, r4, #26
 8002712:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002714:	930a      	str	r3, [sp, #40]	@ 0x28
 8002716:	eba3 0309 	sub.w	r3, r3, r9
 800271a:	455b      	cmp	r3, fp
 800271c:	dc31      	bgt.n	8002782 <_printf_float+0x372>
 800271e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002720:	459a      	cmp	sl, r3
 8002722:	dc3a      	bgt.n	800279a <_printf_float+0x38a>
 8002724:	6823      	ldr	r3, [r4, #0]
 8002726:	07da      	lsls	r2, r3, #31
 8002728:	d437      	bmi.n	800279a <_printf_float+0x38a>
 800272a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800272c:	ebaa 0903 	sub.w	r9, sl, r3
 8002730:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8002732:	ebaa 0303 	sub.w	r3, sl, r3
 8002736:	4599      	cmp	r9, r3
 8002738:	bfa8      	it	ge
 800273a:	4699      	movge	r9, r3
 800273c:	f1b9 0f00 	cmp.w	r9, #0
 8002740:	dc33      	bgt.n	80027aa <_printf_float+0x39a>
 8002742:	f04f 0800 	mov.w	r8, #0
 8002746:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800274a:	f104 0b1a 	add.w	fp, r4, #26
 800274e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002750:	ebaa 0303 	sub.w	r3, sl, r3
 8002754:	eba3 0309 	sub.w	r3, r3, r9
 8002758:	4543      	cmp	r3, r8
 800275a:	f77f af79 	ble.w	8002650 <_printf_float+0x240>
 800275e:	2301      	movs	r3, #1
 8002760:	465a      	mov	r2, fp
 8002762:	4631      	mov	r1, r6
 8002764:	4628      	mov	r0, r5
 8002766:	47b8      	blx	r7
 8002768:	3001      	adds	r0, #1
 800276a:	f43f aeac 	beq.w	80024c6 <_printf_float+0xb6>
 800276e:	f108 0801 	add.w	r8, r8, #1
 8002772:	e7ec      	b.n	800274e <_printf_float+0x33e>
 8002774:	4642      	mov	r2, r8
 8002776:	4631      	mov	r1, r6
 8002778:	4628      	mov	r0, r5
 800277a:	47b8      	blx	r7
 800277c:	3001      	adds	r0, #1
 800277e:	d1c2      	bne.n	8002706 <_printf_float+0x2f6>
 8002780:	e6a1      	b.n	80024c6 <_printf_float+0xb6>
 8002782:	2301      	movs	r3, #1
 8002784:	4631      	mov	r1, r6
 8002786:	4628      	mov	r0, r5
 8002788:	920a      	str	r2, [sp, #40]	@ 0x28
 800278a:	47b8      	blx	r7
 800278c:	3001      	adds	r0, #1
 800278e:	f43f ae9a 	beq.w	80024c6 <_printf_float+0xb6>
 8002792:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8002794:	f10b 0b01 	add.w	fp, fp, #1
 8002798:	e7bb      	b.n	8002712 <_printf_float+0x302>
 800279a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800279e:	4631      	mov	r1, r6
 80027a0:	4628      	mov	r0, r5
 80027a2:	47b8      	blx	r7
 80027a4:	3001      	adds	r0, #1
 80027a6:	d1c0      	bne.n	800272a <_printf_float+0x31a>
 80027a8:	e68d      	b.n	80024c6 <_printf_float+0xb6>
 80027aa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80027ac:	464b      	mov	r3, r9
 80027ae:	4442      	add	r2, r8
 80027b0:	4631      	mov	r1, r6
 80027b2:	4628      	mov	r0, r5
 80027b4:	47b8      	blx	r7
 80027b6:	3001      	adds	r0, #1
 80027b8:	d1c3      	bne.n	8002742 <_printf_float+0x332>
 80027ba:	e684      	b.n	80024c6 <_printf_float+0xb6>
 80027bc:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80027c0:	f1ba 0f01 	cmp.w	sl, #1
 80027c4:	dc01      	bgt.n	80027ca <_printf_float+0x3ba>
 80027c6:	07db      	lsls	r3, r3, #31
 80027c8:	d536      	bpl.n	8002838 <_printf_float+0x428>
 80027ca:	2301      	movs	r3, #1
 80027cc:	4642      	mov	r2, r8
 80027ce:	4631      	mov	r1, r6
 80027d0:	4628      	mov	r0, r5
 80027d2:	47b8      	blx	r7
 80027d4:	3001      	adds	r0, #1
 80027d6:	f43f ae76 	beq.w	80024c6 <_printf_float+0xb6>
 80027da:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80027de:	4631      	mov	r1, r6
 80027e0:	4628      	mov	r0, r5
 80027e2:	47b8      	blx	r7
 80027e4:	3001      	adds	r0, #1
 80027e6:	f43f ae6e 	beq.w	80024c6 <_printf_float+0xb6>
 80027ea:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80027ee:	2200      	movs	r2, #0
 80027f0:	2300      	movs	r3, #0
 80027f2:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 80027f6:	f7fe f967 	bl	8000ac8 <__aeabi_dcmpeq>
 80027fa:	b9c0      	cbnz	r0, 800282e <_printf_float+0x41e>
 80027fc:	4653      	mov	r3, sl
 80027fe:	f108 0201 	add.w	r2, r8, #1
 8002802:	4631      	mov	r1, r6
 8002804:	4628      	mov	r0, r5
 8002806:	47b8      	blx	r7
 8002808:	3001      	adds	r0, #1
 800280a:	d10c      	bne.n	8002826 <_printf_float+0x416>
 800280c:	e65b      	b.n	80024c6 <_printf_float+0xb6>
 800280e:	2301      	movs	r3, #1
 8002810:	465a      	mov	r2, fp
 8002812:	4631      	mov	r1, r6
 8002814:	4628      	mov	r0, r5
 8002816:	47b8      	blx	r7
 8002818:	3001      	adds	r0, #1
 800281a:	f43f ae54 	beq.w	80024c6 <_printf_float+0xb6>
 800281e:	f108 0801 	add.w	r8, r8, #1
 8002822:	45d0      	cmp	r8, sl
 8002824:	dbf3      	blt.n	800280e <_printf_float+0x3fe>
 8002826:	464b      	mov	r3, r9
 8002828:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800282c:	e6df      	b.n	80025ee <_printf_float+0x1de>
 800282e:	f04f 0800 	mov.w	r8, #0
 8002832:	f104 0b1a 	add.w	fp, r4, #26
 8002836:	e7f4      	b.n	8002822 <_printf_float+0x412>
 8002838:	2301      	movs	r3, #1
 800283a:	4642      	mov	r2, r8
 800283c:	e7e1      	b.n	8002802 <_printf_float+0x3f2>
 800283e:	2301      	movs	r3, #1
 8002840:	464a      	mov	r2, r9
 8002842:	4631      	mov	r1, r6
 8002844:	4628      	mov	r0, r5
 8002846:	47b8      	blx	r7
 8002848:	3001      	adds	r0, #1
 800284a:	f43f ae3c 	beq.w	80024c6 <_printf_float+0xb6>
 800284e:	f108 0801 	add.w	r8, r8, #1
 8002852:	68e3      	ldr	r3, [r4, #12]
 8002854:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8002856:	1a5b      	subs	r3, r3, r1
 8002858:	4543      	cmp	r3, r8
 800285a:	dcf0      	bgt.n	800283e <_printf_float+0x42e>
 800285c:	e6fc      	b.n	8002658 <_printf_float+0x248>
 800285e:	f04f 0800 	mov.w	r8, #0
 8002862:	f104 0919 	add.w	r9, r4, #25
 8002866:	e7f4      	b.n	8002852 <_printf_float+0x442>

08002868 <_printf_common>:
 8002868:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800286c:	4616      	mov	r6, r2
 800286e:	4698      	mov	r8, r3
 8002870:	688a      	ldr	r2, [r1, #8]
 8002872:	690b      	ldr	r3, [r1, #16]
 8002874:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002878:	4293      	cmp	r3, r2
 800287a:	bfb8      	it	lt
 800287c:	4613      	movlt	r3, r2
 800287e:	6033      	str	r3, [r6, #0]
 8002880:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002884:	4607      	mov	r7, r0
 8002886:	460c      	mov	r4, r1
 8002888:	b10a      	cbz	r2, 800288e <_printf_common+0x26>
 800288a:	3301      	adds	r3, #1
 800288c:	6033      	str	r3, [r6, #0]
 800288e:	6823      	ldr	r3, [r4, #0]
 8002890:	0699      	lsls	r1, r3, #26
 8002892:	bf42      	ittt	mi
 8002894:	6833      	ldrmi	r3, [r6, #0]
 8002896:	3302      	addmi	r3, #2
 8002898:	6033      	strmi	r3, [r6, #0]
 800289a:	6825      	ldr	r5, [r4, #0]
 800289c:	f015 0506 	ands.w	r5, r5, #6
 80028a0:	d106      	bne.n	80028b0 <_printf_common+0x48>
 80028a2:	f104 0a19 	add.w	sl, r4, #25
 80028a6:	68e3      	ldr	r3, [r4, #12]
 80028a8:	6832      	ldr	r2, [r6, #0]
 80028aa:	1a9b      	subs	r3, r3, r2
 80028ac:	42ab      	cmp	r3, r5
 80028ae:	dc26      	bgt.n	80028fe <_printf_common+0x96>
 80028b0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80028b4:	6822      	ldr	r2, [r4, #0]
 80028b6:	3b00      	subs	r3, #0
 80028b8:	bf18      	it	ne
 80028ba:	2301      	movne	r3, #1
 80028bc:	0692      	lsls	r2, r2, #26
 80028be:	d42b      	bmi.n	8002918 <_printf_common+0xb0>
 80028c0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80028c4:	4641      	mov	r1, r8
 80028c6:	4638      	mov	r0, r7
 80028c8:	47c8      	blx	r9
 80028ca:	3001      	adds	r0, #1
 80028cc:	d01e      	beq.n	800290c <_printf_common+0xa4>
 80028ce:	6823      	ldr	r3, [r4, #0]
 80028d0:	6922      	ldr	r2, [r4, #16]
 80028d2:	f003 0306 	and.w	r3, r3, #6
 80028d6:	2b04      	cmp	r3, #4
 80028d8:	bf02      	ittt	eq
 80028da:	68e5      	ldreq	r5, [r4, #12]
 80028dc:	6833      	ldreq	r3, [r6, #0]
 80028de:	1aed      	subeq	r5, r5, r3
 80028e0:	68a3      	ldr	r3, [r4, #8]
 80028e2:	bf0c      	ite	eq
 80028e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80028e8:	2500      	movne	r5, #0
 80028ea:	4293      	cmp	r3, r2
 80028ec:	bfc4      	itt	gt
 80028ee:	1a9b      	subgt	r3, r3, r2
 80028f0:	18ed      	addgt	r5, r5, r3
 80028f2:	2600      	movs	r6, #0
 80028f4:	341a      	adds	r4, #26
 80028f6:	42b5      	cmp	r5, r6
 80028f8:	d11a      	bne.n	8002930 <_printf_common+0xc8>
 80028fa:	2000      	movs	r0, #0
 80028fc:	e008      	b.n	8002910 <_printf_common+0xa8>
 80028fe:	2301      	movs	r3, #1
 8002900:	4652      	mov	r2, sl
 8002902:	4641      	mov	r1, r8
 8002904:	4638      	mov	r0, r7
 8002906:	47c8      	blx	r9
 8002908:	3001      	adds	r0, #1
 800290a:	d103      	bne.n	8002914 <_printf_common+0xac>
 800290c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002910:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002914:	3501      	adds	r5, #1
 8002916:	e7c6      	b.n	80028a6 <_printf_common+0x3e>
 8002918:	18e1      	adds	r1, r4, r3
 800291a:	1c5a      	adds	r2, r3, #1
 800291c:	2030      	movs	r0, #48	@ 0x30
 800291e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8002922:	4422      	add	r2, r4
 8002924:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002928:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800292c:	3302      	adds	r3, #2
 800292e:	e7c7      	b.n	80028c0 <_printf_common+0x58>
 8002930:	2301      	movs	r3, #1
 8002932:	4622      	mov	r2, r4
 8002934:	4641      	mov	r1, r8
 8002936:	4638      	mov	r0, r7
 8002938:	47c8      	blx	r9
 800293a:	3001      	adds	r0, #1
 800293c:	d0e6      	beq.n	800290c <_printf_common+0xa4>
 800293e:	3601      	adds	r6, #1
 8002940:	e7d9      	b.n	80028f6 <_printf_common+0x8e>
	...

08002944 <_printf_i>:
 8002944:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002948:	7e0f      	ldrb	r7, [r1, #24]
 800294a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800294c:	2f78      	cmp	r7, #120	@ 0x78
 800294e:	4691      	mov	r9, r2
 8002950:	4680      	mov	r8, r0
 8002952:	460c      	mov	r4, r1
 8002954:	469a      	mov	sl, r3
 8002956:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800295a:	d807      	bhi.n	800296c <_printf_i+0x28>
 800295c:	2f62      	cmp	r7, #98	@ 0x62
 800295e:	d80a      	bhi.n	8002976 <_printf_i+0x32>
 8002960:	2f00      	cmp	r7, #0
 8002962:	f000 80d1 	beq.w	8002b08 <_printf_i+0x1c4>
 8002966:	2f58      	cmp	r7, #88	@ 0x58
 8002968:	f000 80b8 	beq.w	8002adc <_printf_i+0x198>
 800296c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002970:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002974:	e03a      	b.n	80029ec <_printf_i+0xa8>
 8002976:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800297a:	2b15      	cmp	r3, #21
 800297c:	d8f6      	bhi.n	800296c <_printf_i+0x28>
 800297e:	a101      	add	r1, pc, #4	@ (adr r1, 8002984 <_printf_i+0x40>)
 8002980:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002984:	080029dd 	.word	0x080029dd
 8002988:	080029f1 	.word	0x080029f1
 800298c:	0800296d 	.word	0x0800296d
 8002990:	0800296d 	.word	0x0800296d
 8002994:	0800296d 	.word	0x0800296d
 8002998:	0800296d 	.word	0x0800296d
 800299c:	080029f1 	.word	0x080029f1
 80029a0:	0800296d 	.word	0x0800296d
 80029a4:	0800296d 	.word	0x0800296d
 80029a8:	0800296d 	.word	0x0800296d
 80029ac:	0800296d 	.word	0x0800296d
 80029b0:	08002aef 	.word	0x08002aef
 80029b4:	08002a1b 	.word	0x08002a1b
 80029b8:	08002aa9 	.word	0x08002aa9
 80029bc:	0800296d 	.word	0x0800296d
 80029c0:	0800296d 	.word	0x0800296d
 80029c4:	08002b11 	.word	0x08002b11
 80029c8:	0800296d 	.word	0x0800296d
 80029cc:	08002a1b 	.word	0x08002a1b
 80029d0:	0800296d 	.word	0x0800296d
 80029d4:	0800296d 	.word	0x0800296d
 80029d8:	08002ab1 	.word	0x08002ab1
 80029dc:	6833      	ldr	r3, [r6, #0]
 80029de:	1d1a      	adds	r2, r3, #4
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	6032      	str	r2, [r6, #0]
 80029e4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80029e8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80029ec:	2301      	movs	r3, #1
 80029ee:	e09c      	b.n	8002b2a <_printf_i+0x1e6>
 80029f0:	6833      	ldr	r3, [r6, #0]
 80029f2:	6820      	ldr	r0, [r4, #0]
 80029f4:	1d19      	adds	r1, r3, #4
 80029f6:	6031      	str	r1, [r6, #0]
 80029f8:	0606      	lsls	r6, r0, #24
 80029fa:	d501      	bpl.n	8002a00 <_printf_i+0xbc>
 80029fc:	681d      	ldr	r5, [r3, #0]
 80029fe:	e003      	b.n	8002a08 <_printf_i+0xc4>
 8002a00:	0645      	lsls	r5, r0, #25
 8002a02:	d5fb      	bpl.n	80029fc <_printf_i+0xb8>
 8002a04:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002a08:	2d00      	cmp	r5, #0
 8002a0a:	da03      	bge.n	8002a14 <_printf_i+0xd0>
 8002a0c:	232d      	movs	r3, #45	@ 0x2d
 8002a0e:	426d      	negs	r5, r5
 8002a10:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002a14:	4858      	ldr	r0, [pc, #352]	@ (8002b78 <_printf_i+0x234>)
 8002a16:	230a      	movs	r3, #10
 8002a18:	e011      	b.n	8002a3e <_printf_i+0xfa>
 8002a1a:	6821      	ldr	r1, [r4, #0]
 8002a1c:	6833      	ldr	r3, [r6, #0]
 8002a1e:	0608      	lsls	r0, r1, #24
 8002a20:	f853 5b04 	ldr.w	r5, [r3], #4
 8002a24:	d402      	bmi.n	8002a2c <_printf_i+0xe8>
 8002a26:	0649      	lsls	r1, r1, #25
 8002a28:	bf48      	it	mi
 8002a2a:	b2ad      	uxthmi	r5, r5
 8002a2c:	2f6f      	cmp	r7, #111	@ 0x6f
 8002a2e:	4852      	ldr	r0, [pc, #328]	@ (8002b78 <_printf_i+0x234>)
 8002a30:	6033      	str	r3, [r6, #0]
 8002a32:	bf14      	ite	ne
 8002a34:	230a      	movne	r3, #10
 8002a36:	2308      	moveq	r3, #8
 8002a38:	2100      	movs	r1, #0
 8002a3a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002a3e:	6866      	ldr	r6, [r4, #4]
 8002a40:	60a6      	str	r6, [r4, #8]
 8002a42:	2e00      	cmp	r6, #0
 8002a44:	db05      	blt.n	8002a52 <_printf_i+0x10e>
 8002a46:	6821      	ldr	r1, [r4, #0]
 8002a48:	432e      	orrs	r6, r5
 8002a4a:	f021 0104 	bic.w	r1, r1, #4
 8002a4e:	6021      	str	r1, [r4, #0]
 8002a50:	d04b      	beq.n	8002aea <_printf_i+0x1a6>
 8002a52:	4616      	mov	r6, r2
 8002a54:	fbb5 f1f3 	udiv	r1, r5, r3
 8002a58:	fb03 5711 	mls	r7, r3, r1, r5
 8002a5c:	5dc7      	ldrb	r7, [r0, r7]
 8002a5e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002a62:	462f      	mov	r7, r5
 8002a64:	42bb      	cmp	r3, r7
 8002a66:	460d      	mov	r5, r1
 8002a68:	d9f4      	bls.n	8002a54 <_printf_i+0x110>
 8002a6a:	2b08      	cmp	r3, #8
 8002a6c:	d10b      	bne.n	8002a86 <_printf_i+0x142>
 8002a6e:	6823      	ldr	r3, [r4, #0]
 8002a70:	07df      	lsls	r7, r3, #31
 8002a72:	d508      	bpl.n	8002a86 <_printf_i+0x142>
 8002a74:	6923      	ldr	r3, [r4, #16]
 8002a76:	6861      	ldr	r1, [r4, #4]
 8002a78:	4299      	cmp	r1, r3
 8002a7a:	bfde      	ittt	le
 8002a7c:	2330      	movle	r3, #48	@ 0x30
 8002a7e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002a82:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8002a86:	1b92      	subs	r2, r2, r6
 8002a88:	6122      	str	r2, [r4, #16]
 8002a8a:	f8cd a000 	str.w	sl, [sp]
 8002a8e:	464b      	mov	r3, r9
 8002a90:	aa03      	add	r2, sp, #12
 8002a92:	4621      	mov	r1, r4
 8002a94:	4640      	mov	r0, r8
 8002a96:	f7ff fee7 	bl	8002868 <_printf_common>
 8002a9a:	3001      	adds	r0, #1
 8002a9c:	d14a      	bne.n	8002b34 <_printf_i+0x1f0>
 8002a9e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002aa2:	b004      	add	sp, #16
 8002aa4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002aa8:	6823      	ldr	r3, [r4, #0]
 8002aaa:	f043 0320 	orr.w	r3, r3, #32
 8002aae:	6023      	str	r3, [r4, #0]
 8002ab0:	4832      	ldr	r0, [pc, #200]	@ (8002b7c <_printf_i+0x238>)
 8002ab2:	2778      	movs	r7, #120	@ 0x78
 8002ab4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002ab8:	6823      	ldr	r3, [r4, #0]
 8002aba:	6831      	ldr	r1, [r6, #0]
 8002abc:	061f      	lsls	r7, r3, #24
 8002abe:	f851 5b04 	ldr.w	r5, [r1], #4
 8002ac2:	d402      	bmi.n	8002aca <_printf_i+0x186>
 8002ac4:	065f      	lsls	r7, r3, #25
 8002ac6:	bf48      	it	mi
 8002ac8:	b2ad      	uxthmi	r5, r5
 8002aca:	6031      	str	r1, [r6, #0]
 8002acc:	07d9      	lsls	r1, r3, #31
 8002ace:	bf44      	itt	mi
 8002ad0:	f043 0320 	orrmi.w	r3, r3, #32
 8002ad4:	6023      	strmi	r3, [r4, #0]
 8002ad6:	b11d      	cbz	r5, 8002ae0 <_printf_i+0x19c>
 8002ad8:	2310      	movs	r3, #16
 8002ada:	e7ad      	b.n	8002a38 <_printf_i+0xf4>
 8002adc:	4826      	ldr	r0, [pc, #152]	@ (8002b78 <_printf_i+0x234>)
 8002ade:	e7e9      	b.n	8002ab4 <_printf_i+0x170>
 8002ae0:	6823      	ldr	r3, [r4, #0]
 8002ae2:	f023 0320 	bic.w	r3, r3, #32
 8002ae6:	6023      	str	r3, [r4, #0]
 8002ae8:	e7f6      	b.n	8002ad8 <_printf_i+0x194>
 8002aea:	4616      	mov	r6, r2
 8002aec:	e7bd      	b.n	8002a6a <_printf_i+0x126>
 8002aee:	6833      	ldr	r3, [r6, #0]
 8002af0:	6825      	ldr	r5, [r4, #0]
 8002af2:	6961      	ldr	r1, [r4, #20]
 8002af4:	1d18      	adds	r0, r3, #4
 8002af6:	6030      	str	r0, [r6, #0]
 8002af8:	062e      	lsls	r6, r5, #24
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	d501      	bpl.n	8002b02 <_printf_i+0x1be>
 8002afe:	6019      	str	r1, [r3, #0]
 8002b00:	e002      	b.n	8002b08 <_printf_i+0x1c4>
 8002b02:	0668      	lsls	r0, r5, #25
 8002b04:	d5fb      	bpl.n	8002afe <_printf_i+0x1ba>
 8002b06:	8019      	strh	r1, [r3, #0]
 8002b08:	2300      	movs	r3, #0
 8002b0a:	6123      	str	r3, [r4, #16]
 8002b0c:	4616      	mov	r6, r2
 8002b0e:	e7bc      	b.n	8002a8a <_printf_i+0x146>
 8002b10:	6833      	ldr	r3, [r6, #0]
 8002b12:	1d1a      	adds	r2, r3, #4
 8002b14:	6032      	str	r2, [r6, #0]
 8002b16:	681e      	ldr	r6, [r3, #0]
 8002b18:	6862      	ldr	r2, [r4, #4]
 8002b1a:	2100      	movs	r1, #0
 8002b1c:	4630      	mov	r0, r6
 8002b1e:	f7fd fb57 	bl	80001d0 <memchr>
 8002b22:	b108      	cbz	r0, 8002b28 <_printf_i+0x1e4>
 8002b24:	1b80      	subs	r0, r0, r6
 8002b26:	6060      	str	r0, [r4, #4]
 8002b28:	6863      	ldr	r3, [r4, #4]
 8002b2a:	6123      	str	r3, [r4, #16]
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002b32:	e7aa      	b.n	8002a8a <_printf_i+0x146>
 8002b34:	6923      	ldr	r3, [r4, #16]
 8002b36:	4632      	mov	r2, r6
 8002b38:	4649      	mov	r1, r9
 8002b3a:	4640      	mov	r0, r8
 8002b3c:	47d0      	blx	sl
 8002b3e:	3001      	adds	r0, #1
 8002b40:	d0ad      	beq.n	8002a9e <_printf_i+0x15a>
 8002b42:	6823      	ldr	r3, [r4, #0]
 8002b44:	079b      	lsls	r3, r3, #30
 8002b46:	d413      	bmi.n	8002b70 <_printf_i+0x22c>
 8002b48:	68e0      	ldr	r0, [r4, #12]
 8002b4a:	9b03      	ldr	r3, [sp, #12]
 8002b4c:	4298      	cmp	r0, r3
 8002b4e:	bfb8      	it	lt
 8002b50:	4618      	movlt	r0, r3
 8002b52:	e7a6      	b.n	8002aa2 <_printf_i+0x15e>
 8002b54:	2301      	movs	r3, #1
 8002b56:	4632      	mov	r2, r6
 8002b58:	4649      	mov	r1, r9
 8002b5a:	4640      	mov	r0, r8
 8002b5c:	47d0      	blx	sl
 8002b5e:	3001      	adds	r0, #1
 8002b60:	d09d      	beq.n	8002a9e <_printf_i+0x15a>
 8002b62:	3501      	adds	r5, #1
 8002b64:	68e3      	ldr	r3, [r4, #12]
 8002b66:	9903      	ldr	r1, [sp, #12]
 8002b68:	1a5b      	subs	r3, r3, r1
 8002b6a:	42ab      	cmp	r3, r5
 8002b6c:	dcf2      	bgt.n	8002b54 <_printf_i+0x210>
 8002b6e:	e7eb      	b.n	8002b48 <_printf_i+0x204>
 8002b70:	2500      	movs	r5, #0
 8002b72:	f104 0619 	add.w	r6, r4, #25
 8002b76:	e7f5      	b.n	8002b64 <_printf_i+0x220>
 8002b78:	08005076 	.word	0x08005076
 8002b7c:	08005087 	.word	0x08005087

08002b80 <std>:
 8002b80:	2300      	movs	r3, #0
 8002b82:	b510      	push	{r4, lr}
 8002b84:	4604      	mov	r4, r0
 8002b86:	e9c0 3300 	strd	r3, r3, [r0]
 8002b8a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002b8e:	6083      	str	r3, [r0, #8]
 8002b90:	8181      	strh	r1, [r0, #12]
 8002b92:	6643      	str	r3, [r0, #100]	@ 0x64
 8002b94:	81c2      	strh	r2, [r0, #14]
 8002b96:	6183      	str	r3, [r0, #24]
 8002b98:	4619      	mov	r1, r3
 8002b9a:	2208      	movs	r2, #8
 8002b9c:	305c      	adds	r0, #92	@ 0x5c
 8002b9e:	f000 f916 	bl	8002dce <memset>
 8002ba2:	4b0d      	ldr	r3, [pc, #52]	@ (8002bd8 <std+0x58>)
 8002ba4:	6263      	str	r3, [r4, #36]	@ 0x24
 8002ba6:	4b0d      	ldr	r3, [pc, #52]	@ (8002bdc <std+0x5c>)
 8002ba8:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002baa:	4b0d      	ldr	r3, [pc, #52]	@ (8002be0 <std+0x60>)
 8002bac:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002bae:	4b0d      	ldr	r3, [pc, #52]	@ (8002be4 <std+0x64>)
 8002bb0:	6323      	str	r3, [r4, #48]	@ 0x30
 8002bb2:	4b0d      	ldr	r3, [pc, #52]	@ (8002be8 <std+0x68>)
 8002bb4:	6224      	str	r4, [r4, #32]
 8002bb6:	429c      	cmp	r4, r3
 8002bb8:	d006      	beq.n	8002bc8 <std+0x48>
 8002bba:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002bbe:	4294      	cmp	r4, r2
 8002bc0:	d002      	beq.n	8002bc8 <std+0x48>
 8002bc2:	33d0      	adds	r3, #208	@ 0xd0
 8002bc4:	429c      	cmp	r4, r3
 8002bc6:	d105      	bne.n	8002bd4 <std+0x54>
 8002bc8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002bcc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002bd0:	f000 b97a 	b.w	8002ec8 <__retarget_lock_init_recursive>
 8002bd4:	bd10      	pop	{r4, pc}
 8002bd6:	bf00      	nop
 8002bd8:	08002d49 	.word	0x08002d49
 8002bdc:	08002d6b 	.word	0x08002d6b
 8002be0:	08002da3 	.word	0x08002da3
 8002be4:	08002dc7 	.word	0x08002dc7
 8002be8:	20000204 	.word	0x20000204

08002bec <stdio_exit_handler>:
 8002bec:	4a02      	ldr	r2, [pc, #8]	@ (8002bf8 <stdio_exit_handler+0xc>)
 8002bee:	4903      	ldr	r1, [pc, #12]	@ (8002bfc <stdio_exit_handler+0x10>)
 8002bf0:	4803      	ldr	r0, [pc, #12]	@ (8002c00 <stdio_exit_handler+0x14>)
 8002bf2:	f000 b869 	b.w	8002cc8 <_fwalk_sglue>
 8002bf6:	bf00      	nop
 8002bf8:	20000004 	.word	0x20000004
 8002bfc:	08004821 	.word	0x08004821
 8002c00:	20000014 	.word	0x20000014

08002c04 <cleanup_stdio>:
 8002c04:	6841      	ldr	r1, [r0, #4]
 8002c06:	4b0c      	ldr	r3, [pc, #48]	@ (8002c38 <cleanup_stdio+0x34>)
 8002c08:	4299      	cmp	r1, r3
 8002c0a:	b510      	push	{r4, lr}
 8002c0c:	4604      	mov	r4, r0
 8002c0e:	d001      	beq.n	8002c14 <cleanup_stdio+0x10>
 8002c10:	f001 fe06 	bl	8004820 <_fflush_r>
 8002c14:	68a1      	ldr	r1, [r4, #8]
 8002c16:	4b09      	ldr	r3, [pc, #36]	@ (8002c3c <cleanup_stdio+0x38>)
 8002c18:	4299      	cmp	r1, r3
 8002c1a:	d002      	beq.n	8002c22 <cleanup_stdio+0x1e>
 8002c1c:	4620      	mov	r0, r4
 8002c1e:	f001 fdff 	bl	8004820 <_fflush_r>
 8002c22:	68e1      	ldr	r1, [r4, #12]
 8002c24:	4b06      	ldr	r3, [pc, #24]	@ (8002c40 <cleanup_stdio+0x3c>)
 8002c26:	4299      	cmp	r1, r3
 8002c28:	d004      	beq.n	8002c34 <cleanup_stdio+0x30>
 8002c2a:	4620      	mov	r0, r4
 8002c2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002c30:	f001 bdf6 	b.w	8004820 <_fflush_r>
 8002c34:	bd10      	pop	{r4, pc}
 8002c36:	bf00      	nop
 8002c38:	20000204 	.word	0x20000204
 8002c3c:	2000026c 	.word	0x2000026c
 8002c40:	200002d4 	.word	0x200002d4

08002c44 <global_stdio_init.part.0>:
 8002c44:	b510      	push	{r4, lr}
 8002c46:	4b0b      	ldr	r3, [pc, #44]	@ (8002c74 <global_stdio_init.part.0+0x30>)
 8002c48:	4c0b      	ldr	r4, [pc, #44]	@ (8002c78 <global_stdio_init.part.0+0x34>)
 8002c4a:	4a0c      	ldr	r2, [pc, #48]	@ (8002c7c <global_stdio_init.part.0+0x38>)
 8002c4c:	601a      	str	r2, [r3, #0]
 8002c4e:	4620      	mov	r0, r4
 8002c50:	2200      	movs	r2, #0
 8002c52:	2104      	movs	r1, #4
 8002c54:	f7ff ff94 	bl	8002b80 <std>
 8002c58:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002c5c:	2201      	movs	r2, #1
 8002c5e:	2109      	movs	r1, #9
 8002c60:	f7ff ff8e 	bl	8002b80 <std>
 8002c64:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002c68:	2202      	movs	r2, #2
 8002c6a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002c6e:	2112      	movs	r1, #18
 8002c70:	f7ff bf86 	b.w	8002b80 <std>
 8002c74:	2000033c 	.word	0x2000033c
 8002c78:	20000204 	.word	0x20000204
 8002c7c:	08002bed 	.word	0x08002bed

08002c80 <__sfp_lock_acquire>:
 8002c80:	4801      	ldr	r0, [pc, #4]	@ (8002c88 <__sfp_lock_acquire+0x8>)
 8002c82:	f000 b922 	b.w	8002eca <__retarget_lock_acquire_recursive>
 8002c86:	bf00      	nop
 8002c88:	20000345 	.word	0x20000345

08002c8c <__sfp_lock_release>:
 8002c8c:	4801      	ldr	r0, [pc, #4]	@ (8002c94 <__sfp_lock_release+0x8>)
 8002c8e:	f000 b91d 	b.w	8002ecc <__retarget_lock_release_recursive>
 8002c92:	bf00      	nop
 8002c94:	20000345 	.word	0x20000345

08002c98 <__sinit>:
 8002c98:	b510      	push	{r4, lr}
 8002c9a:	4604      	mov	r4, r0
 8002c9c:	f7ff fff0 	bl	8002c80 <__sfp_lock_acquire>
 8002ca0:	6a23      	ldr	r3, [r4, #32]
 8002ca2:	b11b      	cbz	r3, 8002cac <__sinit+0x14>
 8002ca4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002ca8:	f7ff bff0 	b.w	8002c8c <__sfp_lock_release>
 8002cac:	4b04      	ldr	r3, [pc, #16]	@ (8002cc0 <__sinit+0x28>)
 8002cae:	6223      	str	r3, [r4, #32]
 8002cb0:	4b04      	ldr	r3, [pc, #16]	@ (8002cc4 <__sinit+0x2c>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d1f5      	bne.n	8002ca4 <__sinit+0xc>
 8002cb8:	f7ff ffc4 	bl	8002c44 <global_stdio_init.part.0>
 8002cbc:	e7f2      	b.n	8002ca4 <__sinit+0xc>
 8002cbe:	bf00      	nop
 8002cc0:	08002c05 	.word	0x08002c05
 8002cc4:	2000033c 	.word	0x2000033c

08002cc8 <_fwalk_sglue>:
 8002cc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002ccc:	4607      	mov	r7, r0
 8002cce:	4688      	mov	r8, r1
 8002cd0:	4614      	mov	r4, r2
 8002cd2:	2600      	movs	r6, #0
 8002cd4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002cd8:	f1b9 0901 	subs.w	r9, r9, #1
 8002cdc:	d505      	bpl.n	8002cea <_fwalk_sglue+0x22>
 8002cde:	6824      	ldr	r4, [r4, #0]
 8002ce0:	2c00      	cmp	r4, #0
 8002ce2:	d1f7      	bne.n	8002cd4 <_fwalk_sglue+0xc>
 8002ce4:	4630      	mov	r0, r6
 8002ce6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002cea:	89ab      	ldrh	r3, [r5, #12]
 8002cec:	2b01      	cmp	r3, #1
 8002cee:	d907      	bls.n	8002d00 <_fwalk_sglue+0x38>
 8002cf0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002cf4:	3301      	adds	r3, #1
 8002cf6:	d003      	beq.n	8002d00 <_fwalk_sglue+0x38>
 8002cf8:	4629      	mov	r1, r5
 8002cfa:	4638      	mov	r0, r7
 8002cfc:	47c0      	blx	r8
 8002cfe:	4306      	orrs	r6, r0
 8002d00:	3568      	adds	r5, #104	@ 0x68
 8002d02:	e7e9      	b.n	8002cd8 <_fwalk_sglue+0x10>

08002d04 <siprintf>:
 8002d04:	b40e      	push	{r1, r2, r3}
 8002d06:	b510      	push	{r4, lr}
 8002d08:	b09d      	sub	sp, #116	@ 0x74
 8002d0a:	ab1f      	add	r3, sp, #124	@ 0x7c
 8002d0c:	9002      	str	r0, [sp, #8]
 8002d0e:	9006      	str	r0, [sp, #24]
 8002d10:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8002d14:	480a      	ldr	r0, [pc, #40]	@ (8002d40 <siprintf+0x3c>)
 8002d16:	9107      	str	r1, [sp, #28]
 8002d18:	9104      	str	r1, [sp, #16]
 8002d1a:	490a      	ldr	r1, [pc, #40]	@ (8002d44 <siprintf+0x40>)
 8002d1c:	f853 2b04 	ldr.w	r2, [r3], #4
 8002d20:	9105      	str	r1, [sp, #20]
 8002d22:	2400      	movs	r4, #0
 8002d24:	a902      	add	r1, sp, #8
 8002d26:	6800      	ldr	r0, [r0, #0]
 8002d28:	9301      	str	r3, [sp, #4]
 8002d2a:	941b      	str	r4, [sp, #108]	@ 0x6c
 8002d2c:	f001 fbfc 	bl	8004528 <_svfiprintf_r>
 8002d30:	9b02      	ldr	r3, [sp, #8]
 8002d32:	701c      	strb	r4, [r3, #0]
 8002d34:	b01d      	add	sp, #116	@ 0x74
 8002d36:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002d3a:	b003      	add	sp, #12
 8002d3c:	4770      	bx	lr
 8002d3e:	bf00      	nop
 8002d40:	20000010 	.word	0x20000010
 8002d44:	ffff0208 	.word	0xffff0208

08002d48 <__sread>:
 8002d48:	b510      	push	{r4, lr}
 8002d4a:	460c      	mov	r4, r1
 8002d4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002d50:	f000 f86c 	bl	8002e2c <_read_r>
 8002d54:	2800      	cmp	r0, #0
 8002d56:	bfab      	itete	ge
 8002d58:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8002d5a:	89a3      	ldrhlt	r3, [r4, #12]
 8002d5c:	181b      	addge	r3, r3, r0
 8002d5e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8002d62:	bfac      	ite	ge
 8002d64:	6563      	strge	r3, [r4, #84]	@ 0x54
 8002d66:	81a3      	strhlt	r3, [r4, #12]
 8002d68:	bd10      	pop	{r4, pc}

08002d6a <__swrite>:
 8002d6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002d6e:	461f      	mov	r7, r3
 8002d70:	898b      	ldrh	r3, [r1, #12]
 8002d72:	05db      	lsls	r3, r3, #23
 8002d74:	4605      	mov	r5, r0
 8002d76:	460c      	mov	r4, r1
 8002d78:	4616      	mov	r6, r2
 8002d7a:	d505      	bpl.n	8002d88 <__swrite+0x1e>
 8002d7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002d80:	2302      	movs	r3, #2
 8002d82:	2200      	movs	r2, #0
 8002d84:	f000 f840 	bl	8002e08 <_lseek_r>
 8002d88:	89a3      	ldrh	r3, [r4, #12]
 8002d8a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002d8e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002d92:	81a3      	strh	r3, [r4, #12]
 8002d94:	4632      	mov	r2, r6
 8002d96:	463b      	mov	r3, r7
 8002d98:	4628      	mov	r0, r5
 8002d9a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002d9e:	f000 b857 	b.w	8002e50 <_write_r>

08002da2 <__sseek>:
 8002da2:	b510      	push	{r4, lr}
 8002da4:	460c      	mov	r4, r1
 8002da6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002daa:	f000 f82d 	bl	8002e08 <_lseek_r>
 8002dae:	1c43      	adds	r3, r0, #1
 8002db0:	89a3      	ldrh	r3, [r4, #12]
 8002db2:	bf15      	itete	ne
 8002db4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8002db6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8002dba:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8002dbe:	81a3      	strheq	r3, [r4, #12]
 8002dc0:	bf18      	it	ne
 8002dc2:	81a3      	strhne	r3, [r4, #12]
 8002dc4:	bd10      	pop	{r4, pc}

08002dc6 <__sclose>:
 8002dc6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002dca:	f000 b80d 	b.w	8002de8 <_close_r>

08002dce <memset>:
 8002dce:	4402      	add	r2, r0
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d100      	bne.n	8002dd8 <memset+0xa>
 8002dd6:	4770      	bx	lr
 8002dd8:	f803 1b01 	strb.w	r1, [r3], #1
 8002ddc:	e7f9      	b.n	8002dd2 <memset+0x4>
	...

08002de0 <_localeconv_r>:
 8002de0:	4800      	ldr	r0, [pc, #0]	@ (8002de4 <_localeconv_r+0x4>)
 8002de2:	4770      	bx	lr
 8002de4:	20000150 	.word	0x20000150

08002de8 <_close_r>:
 8002de8:	b538      	push	{r3, r4, r5, lr}
 8002dea:	4d06      	ldr	r5, [pc, #24]	@ (8002e04 <_close_r+0x1c>)
 8002dec:	2300      	movs	r3, #0
 8002dee:	4604      	mov	r4, r0
 8002df0:	4608      	mov	r0, r1
 8002df2:	602b      	str	r3, [r5, #0]
 8002df4:	f7ff f897 	bl	8001f26 <_close>
 8002df8:	1c43      	adds	r3, r0, #1
 8002dfa:	d102      	bne.n	8002e02 <_close_r+0x1a>
 8002dfc:	682b      	ldr	r3, [r5, #0]
 8002dfe:	b103      	cbz	r3, 8002e02 <_close_r+0x1a>
 8002e00:	6023      	str	r3, [r4, #0]
 8002e02:	bd38      	pop	{r3, r4, r5, pc}
 8002e04:	20000340 	.word	0x20000340

08002e08 <_lseek_r>:
 8002e08:	b538      	push	{r3, r4, r5, lr}
 8002e0a:	4d07      	ldr	r5, [pc, #28]	@ (8002e28 <_lseek_r+0x20>)
 8002e0c:	4604      	mov	r4, r0
 8002e0e:	4608      	mov	r0, r1
 8002e10:	4611      	mov	r1, r2
 8002e12:	2200      	movs	r2, #0
 8002e14:	602a      	str	r2, [r5, #0]
 8002e16:	461a      	mov	r2, r3
 8002e18:	f7ff f8a9 	bl	8001f6e <_lseek>
 8002e1c:	1c43      	adds	r3, r0, #1
 8002e1e:	d102      	bne.n	8002e26 <_lseek_r+0x1e>
 8002e20:	682b      	ldr	r3, [r5, #0]
 8002e22:	b103      	cbz	r3, 8002e26 <_lseek_r+0x1e>
 8002e24:	6023      	str	r3, [r4, #0]
 8002e26:	bd38      	pop	{r3, r4, r5, pc}
 8002e28:	20000340 	.word	0x20000340

08002e2c <_read_r>:
 8002e2c:	b538      	push	{r3, r4, r5, lr}
 8002e2e:	4d07      	ldr	r5, [pc, #28]	@ (8002e4c <_read_r+0x20>)
 8002e30:	4604      	mov	r4, r0
 8002e32:	4608      	mov	r0, r1
 8002e34:	4611      	mov	r1, r2
 8002e36:	2200      	movs	r2, #0
 8002e38:	602a      	str	r2, [r5, #0]
 8002e3a:	461a      	mov	r2, r3
 8002e3c:	f7ff f83a 	bl	8001eb4 <_read>
 8002e40:	1c43      	adds	r3, r0, #1
 8002e42:	d102      	bne.n	8002e4a <_read_r+0x1e>
 8002e44:	682b      	ldr	r3, [r5, #0]
 8002e46:	b103      	cbz	r3, 8002e4a <_read_r+0x1e>
 8002e48:	6023      	str	r3, [r4, #0]
 8002e4a:	bd38      	pop	{r3, r4, r5, pc}
 8002e4c:	20000340 	.word	0x20000340

08002e50 <_write_r>:
 8002e50:	b538      	push	{r3, r4, r5, lr}
 8002e52:	4d07      	ldr	r5, [pc, #28]	@ (8002e70 <_write_r+0x20>)
 8002e54:	4604      	mov	r4, r0
 8002e56:	4608      	mov	r0, r1
 8002e58:	4611      	mov	r1, r2
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	602a      	str	r2, [r5, #0]
 8002e5e:	461a      	mov	r2, r3
 8002e60:	f7ff f845 	bl	8001eee <_write>
 8002e64:	1c43      	adds	r3, r0, #1
 8002e66:	d102      	bne.n	8002e6e <_write_r+0x1e>
 8002e68:	682b      	ldr	r3, [r5, #0]
 8002e6a:	b103      	cbz	r3, 8002e6e <_write_r+0x1e>
 8002e6c:	6023      	str	r3, [r4, #0]
 8002e6e:	bd38      	pop	{r3, r4, r5, pc}
 8002e70:	20000340 	.word	0x20000340

08002e74 <__errno>:
 8002e74:	4b01      	ldr	r3, [pc, #4]	@ (8002e7c <__errno+0x8>)
 8002e76:	6818      	ldr	r0, [r3, #0]
 8002e78:	4770      	bx	lr
 8002e7a:	bf00      	nop
 8002e7c:	20000010 	.word	0x20000010

08002e80 <__libc_init_array>:
 8002e80:	b570      	push	{r4, r5, r6, lr}
 8002e82:	4d0d      	ldr	r5, [pc, #52]	@ (8002eb8 <__libc_init_array+0x38>)
 8002e84:	4c0d      	ldr	r4, [pc, #52]	@ (8002ebc <__libc_init_array+0x3c>)
 8002e86:	1b64      	subs	r4, r4, r5
 8002e88:	10a4      	asrs	r4, r4, #2
 8002e8a:	2600      	movs	r6, #0
 8002e8c:	42a6      	cmp	r6, r4
 8002e8e:	d109      	bne.n	8002ea4 <__libc_init_array+0x24>
 8002e90:	4d0b      	ldr	r5, [pc, #44]	@ (8002ec0 <__libc_init_array+0x40>)
 8002e92:	4c0c      	ldr	r4, [pc, #48]	@ (8002ec4 <__libc_init_array+0x44>)
 8002e94:	f002 f860 	bl	8004f58 <_init>
 8002e98:	1b64      	subs	r4, r4, r5
 8002e9a:	10a4      	asrs	r4, r4, #2
 8002e9c:	2600      	movs	r6, #0
 8002e9e:	42a6      	cmp	r6, r4
 8002ea0:	d105      	bne.n	8002eae <__libc_init_array+0x2e>
 8002ea2:	bd70      	pop	{r4, r5, r6, pc}
 8002ea4:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ea8:	4798      	blx	r3
 8002eaa:	3601      	adds	r6, #1
 8002eac:	e7ee      	b.n	8002e8c <__libc_init_array+0xc>
 8002eae:	f855 3b04 	ldr.w	r3, [r5], #4
 8002eb2:	4798      	blx	r3
 8002eb4:	3601      	adds	r6, #1
 8002eb6:	e7f2      	b.n	8002e9e <__libc_init_array+0x1e>
 8002eb8:	080053e4 	.word	0x080053e4
 8002ebc:	080053e4 	.word	0x080053e4
 8002ec0:	080053e4 	.word	0x080053e4
 8002ec4:	080053e8 	.word	0x080053e8

08002ec8 <__retarget_lock_init_recursive>:
 8002ec8:	4770      	bx	lr

08002eca <__retarget_lock_acquire_recursive>:
 8002eca:	4770      	bx	lr

08002ecc <__retarget_lock_release_recursive>:
 8002ecc:	4770      	bx	lr

08002ece <quorem>:
 8002ece:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002ed2:	6903      	ldr	r3, [r0, #16]
 8002ed4:	690c      	ldr	r4, [r1, #16]
 8002ed6:	42a3      	cmp	r3, r4
 8002ed8:	4607      	mov	r7, r0
 8002eda:	db7e      	blt.n	8002fda <quorem+0x10c>
 8002edc:	3c01      	subs	r4, #1
 8002ede:	f101 0814 	add.w	r8, r1, #20
 8002ee2:	00a3      	lsls	r3, r4, #2
 8002ee4:	f100 0514 	add.w	r5, r0, #20
 8002ee8:	9300      	str	r3, [sp, #0]
 8002eea:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8002eee:	9301      	str	r3, [sp, #4]
 8002ef0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8002ef4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8002ef8:	3301      	adds	r3, #1
 8002efa:	429a      	cmp	r2, r3
 8002efc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8002f00:	fbb2 f6f3 	udiv	r6, r2, r3
 8002f04:	d32e      	bcc.n	8002f64 <quorem+0x96>
 8002f06:	f04f 0a00 	mov.w	sl, #0
 8002f0a:	46c4      	mov	ip, r8
 8002f0c:	46ae      	mov	lr, r5
 8002f0e:	46d3      	mov	fp, sl
 8002f10:	f85c 3b04 	ldr.w	r3, [ip], #4
 8002f14:	b298      	uxth	r0, r3
 8002f16:	fb06 a000 	mla	r0, r6, r0, sl
 8002f1a:	0c02      	lsrs	r2, r0, #16
 8002f1c:	0c1b      	lsrs	r3, r3, #16
 8002f1e:	fb06 2303 	mla	r3, r6, r3, r2
 8002f22:	f8de 2000 	ldr.w	r2, [lr]
 8002f26:	b280      	uxth	r0, r0
 8002f28:	b292      	uxth	r2, r2
 8002f2a:	1a12      	subs	r2, r2, r0
 8002f2c:	445a      	add	r2, fp
 8002f2e:	f8de 0000 	ldr.w	r0, [lr]
 8002f32:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8002f36:	b29b      	uxth	r3, r3
 8002f38:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8002f3c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8002f40:	b292      	uxth	r2, r2
 8002f42:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8002f46:	45e1      	cmp	r9, ip
 8002f48:	f84e 2b04 	str.w	r2, [lr], #4
 8002f4c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8002f50:	d2de      	bcs.n	8002f10 <quorem+0x42>
 8002f52:	9b00      	ldr	r3, [sp, #0]
 8002f54:	58eb      	ldr	r3, [r5, r3]
 8002f56:	b92b      	cbnz	r3, 8002f64 <quorem+0x96>
 8002f58:	9b01      	ldr	r3, [sp, #4]
 8002f5a:	3b04      	subs	r3, #4
 8002f5c:	429d      	cmp	r5, r3
 8002f5e:	461a      	mov	r2, r3
 8002f60:	d32f      	bcc.n	8002fc2 <quorem+0xf4>
 8002f62:	613c      	str	r4, [r7, #16]
 8002f64:	4638      	mov	r0, r7
 8002f66:	f001 f97d 	bl	8004264 <__mcmp>
 8002f6a:	2800      	cmp	r0, #0
 8002f6c:	db25      	blt.n	8002fba <quorem+0xec>
 8002f6e:	4629      	mov	r1, r5
 8002f70:	2000      	movs	r0, #0
 8002f72:	f858 2b04 	ldr.w	r2, [r8], #4
 8002f76:	f8d1 c000 	ldr.w	ip, [r1]
 8002f7a:	fa1f fe82 	uxth.w	lr, r2
 8002f7e:	fa1f f38c 	uxth.w	r3, ip
 8002f82:	eba3 030e 	sub.w	r3, r3, lr
 8002f86:	4403      	add	r3, r0
 8002f88:	0c12      	lsrs	r2, r2, #16
 8002f8a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8002f8e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8002f92:	b29b      	uxth	r3, r3
 8002f94:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002f98:	45c1      	cmp	r9, r8
 8002f9a:	f841 3b04 	str.w	r3, [r1], #4
 8002f9e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8002fa2:	d2e6      	bcs.n	8002f72 <quorem+0xa4>
 8002fa4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8002fa8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8002fac:	b922      	cbnz	r2, 8002fb8 <quorem+0xea>
 8002fae:	3b04      	subs	r3, #4
 8002fb0:	429d      	cmp	r5, r3
 8002fb2:	461a      	mov	r2, r3
 8002fb4:	d30b      	bcc.n	8002fce <quorem+0x100>
 8002fb6:	613c      	str	r4, [r7, #16]
 8002fb8:	3601      	adds	r6, #1
 8002fba:	4630      	mov	r0, r6
 8002fbc:	b003      	add	sp, #12
 8002fbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002fc2:	6812      	ldr	r2, [r2, #0]
 8002fc4:	3b04      	subs	r3, #4
 8002fc6:	2a00      	cmp	r2, #0
 8002fc8:	d1cb      	bne.n	8002f62 <quorem+0x94>
 8002fca:	3c01      	subs	r4, #1
 8002fcc:	e7c6      	b.n	8002f5c <quorem+0x8e>
 8002fce:	6812      	ldr	r2, [r2, #0]
 8002fd0:	3b04      	subs	r3, #4
 8002fd2:	2a00      	cmp	r2, #0
 8002fd4:	d1ef      	bne.n	8002fb6 <quorem+0xe8>
 8002fd6:	3c01      	subs	r4, #1
 8002fd8:	e7ea      	b.n	8002fb0 <quorem+0xe2>
 8002fda:	2000      	movs	r0, #0
 8002fdc:	e7ee      	b.n	8002fbc <quorem+0xee>
	...

08002fe0 <_dtoa_r>:
 8002fe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002fe4:	69c7      	ldr	r7, [r0, #28]
 8002fe6:	b097      	sub	sp, #92	@ 0x5c
 8002fe8:	4614      	mov	r4, r2
 8002fea:	461d      	mov	r5, r3
 8002fec:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8002ff0:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8002ff2:	4681      	mov	r9, r0
 8002ff4:	b97f      	cbnz	r7, 8003016 <_dtoa_r+0x36>
 8002ff6:	2010      	movs	r0, #16
 8002ff8:	f000 fe0c 	bl	8003c14 <malloc>
 8002ffc:	4602      	mov	r2, r0
 8002ffe:	f8c9 001c 	str.w	r0, [r9, #28]
 8003002:	b920      	cbnz	r0, 800300e <_dtoa_r+0x2e>
 8003004:	4baa      	ldr	r3, [pc, #680]	@ (80032b0 <_dtoa_r+0x2d0>)
 8003006:	21ef      	movs	r1, #239	@ 0xef
 8003008:	48aa      	ldr	r0, [pc, #680]	@ (80032b4 <_dtoa_r+0x2d4>)
 800300a:	f001 fc69 	bl	80048e0 <__assert_func>
 800300e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8003012:	6007      	str	r7, [r0, #0]
 8003014:	60c7      	str	r7, [r0, #12]
 8003016:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800301a:	6819      	ldr	r1, [r3, #0]
 800301c:	b159      	cbz	r1, 8003036 <_dtoa_r+0x56>
 800301e:	685a      	ldr	r2, [r3, #4]
 8003020:	604a      	str	r2, [r1, #4]
 8003022:	2301      	movs	r3, #1
 8003024:	4093      	lsls	r3, r2
 8003026:	608b      	str	r3, [r1, #8]
 8003028:	4648      	mov	r0, r9
 800302a:	f000 fee9 	bl	8003e00 <_Bfree>
 800302e:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8003032:	2200      	movs	r2, #0
 8003034:	601a      	str	r2, [r3, #0]
 8003036:	1e2b      	subs	r3, r5, #0
 8003038:	bfb9      	ittee	lt
 800303a:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800303e:	9307      	strlt	r3, [sp, #28]
 8003040:	2300      	movge	r3, #0
 8003042:	6033      	strge	r3, [r6, #0]
 8003044:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8003048:	4b9b      	ldr	r3, [pc, #620]	@ (80032b8 <_dtoa_r+0x2d8>)
 800304a:	bfbc      	itt	lt
 800304c:	2201      	movlt	r2, #1
 800304e:	6032      	strlt	r2, [r6, #0]
 8003050:	ea33 0308 	bics.w	r3, r3, r8
 8003054:	d112      	bne.n	800307c <_dtoa_r+0x9c>
 8003056:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8003058:	f242 730f 	movw	r3, #9999	@ 0x270f
 800305c:	6013      	str	r3, [r2, #0]
 800305e:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8003062:	4323      	orrs	r3, r4
 8003064:	f000 855b 	beq.w	8003b1e <_dtoa_r+0xb3e>
 8003068:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800306a:	f8df a250 	ldr.w	sl, [pc, #592]	@ 80032bc <_dtoa_r+0x2dc>
 800306e:	2b00      	cmp	r3, #0
 8003070:	f000 855d 	beq.w	8003b2e <_dtoa_r+0xb4e>
 8003074:	f10a 0303 	add.w	r3, sl, #3
 8003078:	f000 bd57 	b.w	8003b2a <_dtoa_r+0xb4a>
 800307c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003080:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8003084:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003088:	2200      	movs	r2, #0
 800308a:	2300      	movs	r3, #0
 800308c:	f7fd fd1c 	bl	8000ac8 <__aeabi_dcmpeq>
 8003090:	4607      	mov	r7, r0
 8003092:	b158      	cbz	r0, 80030ac <_dtoa_r+0xcc>
 8003094:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8003096:	2301      	movs	r3, #1
 8003098:	6013      	str	r3, [r2, #0]
 800309a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800309c:	b113      	cbz	r3, 80030a4 <_dtoa_r+0xc4>
 800309e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80030a0:	4b87      	ldr	r3, [pc, #540]	@ (80032c0 <_dtoa_r+0x2e0>)
 80030a2:	6013      	str	r3, [r2, #0]
 80030a4:	f8df a21c 	ldr.w	sl, [pc, #540]	@ 80032c4 <_dtoa_r+0x2e4>
 80030a8:	f000 bd41 	b.w	8003b2e <_dtoa_r+0xb4e>
 80030ac:	ab14      	add	r3, sp, #80	@ 0x50
 80030ae:	9301      	str	r3, [sp, #4]
 80030b0:	ab15      	add	r3, sp, #84	@ 0x54
 80030b2:	9300      	str	r3, [sp, #0]
 80030b4:	4648      	mov	r0, r9
 80030b6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80030ba:	f001 f981 	bl	80043c0 <__d2b>
 80030be:	f3c8 560a 	ubfx	r6, r8, #20, #11
 80030c2:	9003      	str	r0, [sp, #12]
 80030c4:	2e00      	cmp	r6, #0
 80030c6:	d077      	beq.n	80031b8 <_dtoa_r+0x1d8>
 80030c8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80030ca:	9712      	str	r7, [sp, #72]	@ 0x48
 80030cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80030d0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80030d4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80030d8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80030dc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80030e0:	4619      	mov	r1, r3
 80030e2:	2200      	movs	r2, #0
 80030e4:	4b78      	ldr	r3, [pc, #480]	@ (80032c8 <_dtoa_r+0x2e8>)
 80030e6:	f7fd f8cf 	bl	8000288 <__aeabi_dsub>
 80030ea:	a36b      	add	r3, pc, #428	@ (adr r3, 8003298 <_dtoa_r+0x2b8>)
 80030ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030f0:	f7fd fa82 	bl	80005f8 <__aeabi_dmul>
 80030f4:	a36a      	add	r3, pc, #424	@ (adr r3, 80032a0 <_dtoa_r+0x2c0>)
 80030f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030fa:	f7fd f8c7 	bl	800028c <__adddf3>
 80030fe:	4604      	mov	r4, r0
 8003100:	4630      	mov	r0, r6
 8003102:	460d      	mov	r5, r1
 8003104:	f7fd fa0e 	bl	8000524 <__aeabi_i2d>
 8003108:	a367      	add	r3, pc, #412	@ (adr r3, 80032a8 <_dtoa_r+0x2c8>)
 800310a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800310e:	f7fd fa73 	bl	80005f8 <__aeabi_dmul>
 8003112:	4602      	mov	r2, r0
 8003114:	460b      	mov	r3, r1
 8003116:	4620      	mov	r0, r4
 8003118:	4629      	mov	r1, r5
 800311a:	f7fd f8b7 	bl	800028c <__adddf3>
 800311e:	4604      	mov	r4, r0
 8003120:	460d      	mov	r5, r1
 8003122:	f7fd fd19 	bl	8000b58 <__aeabi_d2iz>
 8003126:	2200      	movs	r2, #0
 8003128:	4607      	mov	r7, r0
 800312a:	2300      	movs	r3, #0
 800312c:	4620      	mov	r0, r4
 800312e:	4629      	mov	r1, r5
 8003130:	f7fd fcd4 	bl	8000adc <__aeabi_dcmplt>
 8003134:	b140      	cbz	r0, 8003148 <_dtoa_r+0x168>
 8003136:	4638      	mov	r0, r7
 8003138:	f7fd f9f4 	bl	8000524 <__aeabi_i2d>
 800313c:	4622      	mov	r2, r4
 800313e:	462b      	mov	r3, r5
 8003140:	f7fd fcc2 	bl	8000ac8 <__aeabi_dcmpeq>
 8003144:	b900      	cbnz	r0, 8003148 <_dtoa_r+0x168>
 8003146:	3f01      	subs	r7, #1
 8003148:	2f16      	cmp	r7, #22
 800314a:	d853      	bhi.n	80031f4 <_dtoa_r+0x214>
 800314c:	4b5f      	ldr	r3, [pc, #380]	@ (80032cc <_dtoa_r+0x2ec>)
 800314e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8003152:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003156:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800315a:	f7fd fcbf 	bl	8000adc <__aeabi_dcmplt>
 800315e:	2800      	cmp	r0, #0
 8003160:	d04a      	beq.n	80031f8 <_dtoa_r+0x218>
 8003162:	3f01      	subs	r7, #1
 8003164:	2300      	movs	r3, #0
 8003166:	930f      	str	r3, [sp, #60]	@ 0x3c
 8003168:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800316a:	1b9b      	subs	r3, r3, r6
 800316c:	1e5a      	subs	r2, r3, #1
 800316e:	bf45      	ittet	mi
 8003170:	f1c3 0301 	rsbmi	r3, r3, #1
 8003174:	9304      	strmi	r3, [sp, #16]
 8003176:	2300      	movpl	r3, #0
 8003178:	2300      	movmi	r3, #0
 800317a:	9209      	str	r2, [sp, #36]	@ 0x24
 800317c:	bf54      	ite	pl
 800317e:	9304      	strpl	r3, [sp, #16]
 8003180:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8003182:	2f00      	cmp	r7, #0
 8003184:	db3a      	blt.n	80031fc <_dtoa_r+0x21c>
 8003186:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003188:	970e      	str	r7, [sp, #56]	@ 0x38
 800318a:	443b      	add	r3, r7
 800318c:	9309      	str	r3, [sp, #36]	@ 0x24
 800318e:	2300      	movs	r3, #0
 8003190:	930a      	str	r3, [sp, #40]	@ 0x28
 8003192:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8003194:	2b09      	cmp	r3, #9
 8003196:	d864      	bhi.n	8003262 <_dtoa_r+0x282>
 8003198:	2b05      	cmp	r3, #5
 800319a:	bfc4      	itt	gt
 800319c:	3b04      	subgt	r3, #4
 800319e:	9320      	strgt	r3, [sp, #128]	@ 0x80
 80031a0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80031a2:	f1a3 0302 	sub.w	r3, r3, #2
 80031a6:	bfcc      	ite	gt
 80031a8:	2400      	movgt	r4, #0
 80031aa:	2401      	movle	r4, #1
 80031ac:	2b03      	cmp	r3, #3
 80031ae:	d864      	bhi.n	800327a <_dtoa_r+0x29a>
 80031b0:	e8df f003 	tbb	[pc, r3]
 80031b4:	2c385553 	.word	0x2c385553
 80031b8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80031bc:	441e      	add	r6, r3
 80031be:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80031c2:	2b20      	cmp	r3, #32
 80031c4:	bfc1      	itttt	gt
 80031c6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80031ca:	fa08 f803 	lslgt.w	r8, r8, r3
 80031ce:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80031d2:	fa24 f303 	lsrgt.w	r3, r4, r3
 80031d6:	bfd6      	itet	le
 80031d8:	f1c3 0320 	rsble	r3, r3, #32
 80031dc:	ea48 0003 	orrgt.w	r0, r8, r3
 80031e0:	fa04 f003 	lslle.w	r0, r4, r3
 80031e4:	f7fd f98e 	bl	8000504 <__aeabi_ui2d>
 80031e8:	2201      	movs	r2, #1
 80031ea:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80031ee:	3e01      	subs	r6, #1
 80031f0:	9212      	str	r2, [sp, #72]	@ 0x48
 80031f2:	e775      	b.n	80030e0 <_dtoa_r+0x100>
 80031f4:	2301      	movs	r3, #1
 80031f6:	e7b6      	b.n	8003166 <_dtoa_r+0x186>
 80031f8:	900f      	str	r0, [sp, #60]	@ 0x3c
 80031fa:	e7b5      	b.n	8003168 <_dtoa_r+0x188>
 80031fc:	9b04      	ldr	r3, [sp, #16]
 80031fe:	1bdb      	subs	r3, r3, r7
 8003200:	9304      	str	r3, [sp, #16]
 8003202:	427b      	negs	r3, r7
 8003204:	930a      	str	r3, [sp, #40]	@ 0x28
 8003206:	2300      	movs	r3, #0
 8003208:	930e      	str	r3, [sp, #56]	@ 0x38
 800320a:	e7c2      	b.n	8003192 <_dtoa_r+0x1b2>
 800320c:	2301      	movs	r3, #1
 800320e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003210:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003212:	eb07 0b03 	add.w	fp, r7, r3
 8003216:	f10b 0301 	add.w	r3, fp, #1
 800321a:	2b01      	cmp	r3, #1
 800321c:	9308      	str	r3, [sp, #32]
 800321e:	bfb8      	it	lt
 8003220:	2301      	movlt	r3, #1
 8003222:	e006      	b.n	8003232 <_dtoa_r+0x252>
 8003224:	2301      	movs	r3, #1
 8003226:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003228:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800322a:	2b00      	cmp	r3, #0
 800322c:	dd28      	ble.n	8003280 <_dtoa_r+0x2a0>
 800322e:	469b      	mov	fp, r3
 8003230:	9308      	str	r3, [sp, #32]
 8003232:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8003236:	2100      	movs	r1, #0
 8003238:	2204      	movs	r2, #4
 800323a:	f102 0514 	add.w	r5, r2, #20
 800323e:	429d      	cmp	r5, r3
 8003240:	d926      	bls.n	8003290 <_dtoa_r+0x2b0>
 8003242:	6041      	str	r1, [r0, #4]
 8003244:	4648      	mov	r0, r9
 8003246:	f000 fd9b 	bl	8003d80 <_Balloc>
 800324a:	4682      	mov	sl, r0
 800324c:	2800      	cmp	r0, #0
 800324e:	d141      	bne.n	80032d4 <_dtoa_r+0x2f4>
 8003250:	4b1f      	ldr	r3, [pc, #124]	@ (80032d0 <_dtoa_r+0x2f0>)
 8003252:	4602      	mov	r2, r0
 8003254:	f240 11af 	movw	r1, #431	@ 0x1af
 8003258:	e6d6      	b.n	8003008 <_dtoa_r+0x28>
 800325a:	2300      	movs	r3, #0
 800325c:	e7e3      	b.n	8003226 <_dtoa_r+0x246>
 800325e:	2300      	movs	r3, #0
 8003260:	e7d5      	b.n	800320e <_dtoa_r+0x22e>
 8003262:	2401      	movs	r4, #1
 8003264:	2300      	movs	r3, #0
 8003266:	9320      	str	r3, [sp, #128]	@ 0x80
 8003268:	940b      	str	r4, [sp, #44]	@ 0x2c
 800326a:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800326e:	2200      	movs	r2, #0
 8003270:	f8cd b020 	str.w	fp, [sp, #32]
 8003274:	2312      	movs	r3, #18
 8003276:	9221      	str	r2, [sp, #132]	@ 0x84
 8003278:	e7db      	b.n	8003232 <_dtoa_r+0x252>
 800327a:	2301      	movs	r3, #1
 800327c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800327e:	e7f4      	b.n	800326a <_dtoa_r+0x28a>
 8003280:	f04f 0b01 	mov.w	fp, #1
 8003284:	f8cd b020 	str.w	fp, [sp, #32]
 8003288:	465b      	mov	r3, fp
 800328a:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 800328e:	e7d0      	b.n	8003232 <_dtoa_r+0x252>
 8003290:	3101      	adds	r1, #1
 8003292:	0052      	lsls	r2, r2, #1
 8003294:	e7d1      	b.n	800323a <_dtoa_r+0x25a>
 8003296:	bf00      	nop
 8003298:	636f4361 	.word	0x636f4361
 800329c:	3fd287a7 	.word	0x3fd287a7
 80032a0:	8b60c8b3 	.word	0x8b60c8b3
 80032a4:	3fc68a28 	.word	0x3fc68a28
 80032a8:	509f79fb 	.word	0x509f79fb
 80032ac:	3fd34413 	.word	0x3fd34413
 80032b0:	080050a5 	.word	0x080050a5
 80032b4:	080050bc 	.word	0x080050bc
 80032b8:	7ff00000 	.word	0x7ff00000
 80032bc:	080050a1 	.word	0x080050a1
 80032c0:	08005075 	.word	0x08005075
 80032c4:	08005074 	.word	0x08005074
 80032c8:	3ff80000 	.word	0x3ff80000
 80032cc:	08005210 	.word	0x08005210
 80032d0:	08005114 	.word	0x08005114
 80032d4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80032d8:	6018      	str	r0, [r3, #0]
 80032da:	9b08      	ldr	r3, [sp, #32]
 80032dc:	2b0e      	cmp	r3, #14
 80032de:	f200 80a1 	bhi.w	8003424 <_dtoa_r+0x444>
 80032e2:	2c00      	cmp	r4, #0
 80032e4:	f000 809e 	beq.w	8003424 <_dtoa_r+0x444>
 80032e8:	2f00      	cmp	r7, #0
 80032ea:	dd33      	ble.n	8003354 <_dtoa_r+0x374>
 80032ec:	4b9c      	ldr	r3, [pc, #624]	@ (8003560 <_dtoa_r+0x580>)
 80032ee:	f007 020f 	and.w	r2, r7, #15
 80032f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80032f6:	e9d3 3400 	ldrd	r3, r4, [r3]
 80032fa:	05f8      	lsls	r0, r7, #23
 80032fc:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8003300:	ea4f 1427 	mov.w	r4, r7, asr #4
 8003304:	d516      	bpl.n	8003334 <_dtoa_r+0x354>
 8003306:	4b97      	ldr	r3, [pc, #604]	@ (8003564 <_dtoa_r+0x584>)
 8003308:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800330c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003310:	f7fd fa9c 	bl	800084c <__aeabi_ddiv>
 8003314:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8003318:	f004 040f 	and.w	r4, r4, #15
 800331c:	2603      	movs	r6, #3
 800331e:	4d91      	ldr	r5, [pc, #580]	@ (8003564 <_dtoa_r+0x584>)
 8003320:	b954      	cbnz	r4, 8003338 <_dtoa_r+0x358>
 8003322:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8003326:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800332a:	f7fd fa8f 	bl	800084c <__aeabi_ddiv>
 800332e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8003332:	e028      	b.n	8003386 <_dtoa_r+0x3a6>
 8003334:	2602      	movs	r6, #2
 8003336:	e7f2      	b.n	800331e <_dtoa_r+0x33e>
 8003338:	07e1      	lsls	r1, r4, #31
 800333a:	d508      	bpl.n	800334e <_dtoa_r+0x36e>
 800333c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8003340:	e9d5 2300 	ldrd	r2, r3, [r5]
 8003344:	f7fd f958 	bl	80005f8 <__aeabi_dmul>
 8003348:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800334c:	3601      	adds	r6, #1
 800334e:	1064      	asrs	r4, r4, #1
 8003350:	3508      	adds	r5, #8
 8003352:	e7e5      	b.n	8003320 <_dtoa_r+0x340>
 8003354:	f000 80af 	beq.w	80034b6 <_dtoa_r+0x4d6>
 8003358:	427c      	negs	r4, r7
 800335a:	4b81      	ldr	r3, [pc, #516]	@ (8003560 <_dtoa_r+0x580>)
 800335c:	4d81      	ldr	r5, [pc, #516]	@ (8003564 <_dtoa_r+0x584>)
 800335e:	f004 020f 	and.w	r2, r4, #15
 8003362:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003366:	e9d3 2300 	ldrd	r2, r3, [r3]
 800336a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800336e:	f7fd f943 	bl	80005f8 <__aeabi_dmul>
 8003372:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8003376:	1124      	asrs	r4, r4, #4
 8003378:	2300      	movs	r3, #0
 800337a:	2602      	movs	r6, #2
 800337c:	2c00      	cmp	r4, #0
 800337e:	f040 808f 	bne.w	80034a0 <_dtoa_r+0x4c0>
 8003382:	2b00      	cmp	r3, #0
 8003384:	d1d3      	bne.n	800332e <_dtoa_r+0x34e>
 8003386:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8003388:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800338c:	2b00      	cmp	r3, #0
 800338e:	f000 8094 	beq.w	80034ba <_dtoa_r+0x4da>
 8003392:	4b75      	ldr	r3, [pc, #468]	@ (8003568 <_dtoa_r+0x588>)
 8003394:	2200      	movs	r2, #0
 8003396:	4620      	mov	r0, r4
 8003398:	4629      	mov	r1, r5
 800339a:	f7fd fb9f 	bl	8000adc <__aeabi_dcmplt>
 800339e:	2800      	cmp	r0, #0
 80033a0:	f000 808b 	beq.w	80034ba <_dtoa_r+0x4da>
 80033a4:	9b08      	ldr	r3, [sp, #32]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	f000 8087 	beq.w	80034ba <_dtoa_r+0x4da>
 80033ac:	f1bb 0f00 	cmp.w	fp, #0
 80033b0:	dd34      	ble.n	800341c <_dtoa_r+0x43c>
 80033b2:	4620      	mov	r0, r4
 80033b4:	4b6d      	ldr	r3, [pc, #436]	@ (800356c <_dtoa_r+0x58c>)
 80033b6:	2200      	movs	r2, #0
 80033b8:	4629      	mov	r1, r5
 80033ba:	f7fd f91d 	bl	80005f8 <__aeabi_dmul>
 80033be:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80033c2:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 80033c6:	3601      	adds	r6, #1
 80033c8:	465c      	mov	r4, fp
 80033ca:	4630      	mov	r0, r6
 80033cc:	f7fd f8aa 	bl	8000524 <__aeabi_i2d>
 80033d0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80033d4:	f7fd f910 	bl	80005f8 <__aeabi_dmul>
 80033d8:	4b65      	ldr	r3, [pc, #404]	@ (8003570 <_dtoa_r+0x590>)
 80033da:	2200      	movs	r2, #0
 80033dc:	f7fc ff56 	bl	800028c <__adddf3>
 80033e0:	4605      	mov	r5, r0
 80033e2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80033e6:	2c00      	cmp	r4, #0
 80033e8:	d16a      	bne.n	80034c0 <_dtoa_r+0x4e0>
 80033ea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80033ee:	4b61      	ldr	r3, [pc, #388]	@ (8003574 <_dtoa_r+0x594>)
 80033f0:	2200      	movs	r2, #0
 80033f2:	f7fc ff49 	bl	8000288 <__aeabi_dsub>
 80033f6:	4602      	mov	r2, r0
 80033f8:	460b      	mov	r3, r1
 80033fa:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80033fe:	462a      	mov	r2, r5
 8003400:	4633      	mov	r3, r6
 8003402:	f7fd fb89 	bl	8000b18 <__aeabi_dcmpgt>
 8003406:	2800      	cmp	r0, #0
 8003408:	f040 8298 	bne.w	800393c <_dtoa_r+0x95c>
 800340c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003410:	462a      	mov	r2, r5
 8003412:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8003416:	f7fd fb61 	bl	8000adc <__aeabi_dcmplt>
 800341a:	bb38      	cbnz	r0, 800346c <_dtoa_r+0x48c>
 800341c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8003420:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8003424:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8003426:	2b00      	cmp	r3, #0
 8003428:	f2c0 8157 	blt.w	80036da <_dtoa_r+0x6fa>
 800342c:	2f0e      	cmp	r7, #14
 800342e:	f300 8154 	bgt.w	80036da <_dtoa_r+0x6fa>
 8003432:	4b4b      	ldr	r3, [pc, #300]	@ (8003560 <_dtoa_r+0x580>)
 8003434:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8003438:	e9d3 3400 	ldrd	r3, r4, [r3]
 800343c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8003440:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003442:	2b00      	cmp	r3, #0
 8003444:	f280 80e5 	bge.w	8003612 <_dtoa_r+0x632>
 8003448:	9b08      	ldr	r3, [sp, #32]
 800344a:	2b00      	cmp	r3, #0
 800344c:	f300 80e1 	bgt.w	8003612 <_dtoa_r+0x632>
 8003450:	d10c      	bne.n	800346c <_dtoa_r+0x48c>
 8003452:	4b48      	ldr	r3, [pc, #288]	@ (8003574 <_dtoa_r+0x594>)
 8003454:	2200      	movs	r2, #0
 8003456:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800345a:	f7fd f8cd 	bl	80005f8 <__aeabi_dmul>
 800345e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003462:	f7fd fb4f 	bl	8000b04 <__aeabi_dcmpge>
 8003466:	2800      	cmp	r0, #0
 8003468:	f000 8266 	beq.w	8003938 <_dtoa_r+0x958>
 800346c:	2400      	movs	r4, #0
 800346e:	4625      	mov	r5, r4
 8003470:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003472:	4656      	mov	r6, sl
 8003474:	ea6f 0803 	mvn.w	r8, r3
 8003478:	2700      	movs	r7, #0
 800347a:	4621      	mov	r1, r4
 800347c:	4648      	mov	r0, r9
 800347e:	f000 fcbf 	bl	8003e00 <_Bfree>
 8003482:	2d00      	cmp	r5, #0
 8003484:	f000 80bd 	beq.w	8003602 <_dtoa_r+0x622>
 8003488:	b12f      	cbz	r7, 8003496 <_dtoa_r+0x4b6>
 800348a:	42af      	cmp	r7, r5
 800348c:	d003      	beq.n	8003496 <_dtoa_r+0x4b6>
 800348e:	4639      	mov	r1, r7
 8003490:	4648      	mov	r0, r9
 8003492:	f000 fcb5 	bl	8003e00 <_Bfree>
 8003496:	4629      	mov	r1, r5
 8003498:	4648      	mov	r0, r9
 800349a:	f000 fcb1 	bl	8003e00 <_Bfree>
 800349e:	e0b0      	b.n	8003602 <_dtoa_r+0x622>
 80034a0:	07e2      	lsls	r2, r4, #31
 80034a2:	d505      	bpl.n	80034b0 <_dtoa_r+0x4d0>
 80034a4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80034a8:	f7fd f8a6 	bl	80005f8 <__aeabi_dmul>
 80034ac:	3601      	adds	r6, #1
 80034ae:	2301      	movs	r3, #1
 80034b0:	1064      	asrs	r4, r4, #1
 80034b2:	3508      	adds	r5, #8
 80034b4:	e762      	b.n	800337c <_dtoa_r+0x39c>
 80034b6:	2602      	movs	r6, #2
 80034b8:	e765      	b.n	8003386 <_dtoa_r+0x3a6>
 80034ba:	9c08      	ldr	r4, [sp, #32]
 80034bc:	46b8      	mov	r8, r7
 80034be:	e784      	b.n	80033ca <_dtoa_r+0x3ea>
 80034c0:	4b27      	ldr	r3, [pc, #156]	@ (8003560 <_dtoa_r+0x580>)
 80034c2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80034c4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80034c8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80034cc:	4454      	add	r4, sl
 80034ce:	2900      	cmp	r1, #0
 80034d0:	d054      	beq.n	800357c <_dtoa_r+0x59c>
 80034d2:	4929      	ldr	r1, [pc, #164]	@ (8003578 <_dtoa_r+0x598>)
 80034d4:	2000      	movs	r0, #0
 80034d6:	f7fd f9b9 	bl	800084c <__aeabi_ddiv>
 80034da:	4633      	mov	r3, r6
 80034dc:	462a      	mov	r2, r5
 80034de:	f7fc fed3 	bl	8000288 <__aeabi_dsub>
 80034e2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80034e6:	4656      	mov	r6, sl
 80034e8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80034ec:	f7fd fb34 	bl	8000b58 <__aeabi_d2iz>
 80034f0:	4605      	mov	r5, r0
 80034f2:	f7fd f817 	bl	8000524 <__aeabi_i2d>
 80034f6:	4602      	mov	r2, r0
 80034f8:	460b      	mov	r3, r1
 80034fa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80034fe:	f7fc fec3 	bl	8000288 <__aeabi_dsub>
 8003502:	3530      	adds	r5, #48	@ 0x30
 8003504:	4602      	mov	r2, r0
 8003506:	460b      	mov	r3, r1
 8003508:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800350c:	f806 5b01 	strb.w	r5, [r6], #1
 8003510:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8003514:	f7fd fae2 	bl	8000adc <__aeabi_dcmplt>
 8003518:	2800      	cmp	r0, #0
 800351a:	d172      	bne.n	8003602 <_dtoa_r+0x622>
 800351c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003520:	4911      	ldr	r1, [pc, #68]	@ (8003568 <_dtoa_r+0x588>)
 8003522:	2000      	movs	r0, #0
 8003524:	f7fc feb0 	bl	8000288 <__aeabi_dsub>
 8003528:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800352c:	f7fd fad6 	bl	8000adc <__aeabi_dcmplt>
 8003530:	2800      	cmp	r0, #0
 8003532:	f040 80b4 	bne.w	800369e <_dtoa_r+0x6be>
 8003536:	42a6      	cmp	r6, r4
 8003538:	f43f af70 	beq.w	800341c <_dtoa_r+0x43c>
 800353c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8003540:	4b0a      	ldr	r3, [pc, #40]	@ (800356c <_dtoa_r+0x58c>)
 8003542:	2200      	movs	r2, #0
 8003544:	f7fd f858 	bl	80005f8 <__aeabi_dmul>
 8003548:	4b08      	ldr	r3, [pc, #32]	@ (800356c <_dtoa_r+0x58c>)
 800354a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800354e:	2200      	movs	r2, #0
 8003550:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003554:	f7fd f850 	bl	80005f8 <__aeabi_dmul>
 8003558:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800355c:	e7c4      	b.n	80034e8 <_dtoa_r+0x508>
 800355e:	bf00      	nop
 8003560:	08005210 	.word	0x08005210
 8003564:	080051e8 	.word	0x080051e8
 8003568:	3ff00000 	.word	0x3ff00000
 800356c:	40240000 	.word	0x40240000
 8003570:	401c0000 	.word	0x401c0000
 8003574:	40140000 	.word	0x40140000
 8003578:	3fe00000 	.word	0x3fe00000
 800357c:	4631      	mov	r1, r6
 800357e:	4628      	mov	r0, r5
 8003580:	f7fd f83a 	bl	80005f8 <__aeabi_dmul>
 8003584:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8003588:	9413      	str	r4, [sp, #76]	@ 0x4c
 800358a:	4656      	mov	r6, sl
 800358c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003590:	f7fd fae2 	bl	8000b58 <__aeabi_d2iz>
 8003594:	4605      	mov	r5, r0
 8003596:	f7fc ffc5 	bl	8000524 <__aeabi_i2d>
 800359a:	4602      	mov	r2, r0
 800359c:	460b      	mov	r3, r1
 800359e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80035a2:	f7fc fe71 	bl	8000288 <__aeabi_dsub>
 80035a6:	3530      	adds	r5, #48	@ 0x30
 80035a8:	f806 5b01 	strb.w	r5, [r6], #1
 80035ac:	4602      	mov	r2, r0
 80035ae:	460b      	mov	r3, r1
 80035b0:	42a6      	cmp	r6, r4
 80035b2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80035b6:	f04f 0200 	mov.w	r2, #0
 80035ba:	d124      	bne.n	8003606 <_dtoa_r+0x626>
 80035bc:	4baf      	ldr	r3, [pc, #700]	@ (800387c <_dtoa_r+0x89c>)
 80035be:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80035c2:	f7fc fe63 	bl	800028c <__adddf3>
 80035c6:	4602      	mov	r2, r0
 80035c8:	460b      	mov	r3, r1
 80035ca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80035ce:	f7fd faa3 	bl	8000b18 <__aeabi_dcmpgt>
 80035d2:	2800      	cmp	r0, #0
 80035d4:	d163      	bne.n	800369e <_dtoa_r+0x6be>
 80035d6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80035da:	49a8      	ldr	r1, [pc, #672]	@ (800387c <_dtoa_r+0x89c>)
 80035dc:	2000      	movs	r0, #0
 80035de:	f7fc fe53 	bl	8000288 <__aeabi_dsub>
 80035e2:	4602      	mov	r2, r0
 80035e4:	460b      	mov	r3, r1
 80035e6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80035ea:	f7fd fa77 	bl	8000adc <__aeabi_dcmplt>
 80035ee:	2800      	cmp	r0, #0
 80035f0:	f43f af14 	beq.w	800341c <_dtoa_r+0x43c>
 80035f4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80035f6:	1e73      	subs	r3, r6, #1
 80035f8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80035fa:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80035fe:	2b30      	cmp	r3, #48	@ 0x30
 8003600:	d0f8      	beq.n	80035f4 <_dtoa_r+0x614>
 8003602:	4647      	mov	r7, r8
 8003604:	e03b      	b.n	800367e <_dtoa_r+0x69e>
 8003606:	4b9e      	ldr	r3, [pc, #632]	@ (8003880 <_dtoa_r+0x8a0>)
 8003608:	f7fc fff6 	bl	80005f8 <__aeabi_dmul>
 800360c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8003610:	e7bc      	b.n	800358c <_dtoa_r+0x5ac>
 8003612:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8003616:	4656      	mov	r6, sl
 8003618:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800361c:	4620      	mov	r0, r4
 800361e:	4629      	mov	r1, r5
 8003620:	f7fd f914 	bl	800084c <__aeabi_ddiv>
 8003624:	f7fd fa98 	bl	8000b58 <__aeabi_d2iz>
 8003628:	4680      	mov	r8, r0
 800362a:	f7fc ff7b 	bl	8000524 <__aeabi_i2d>
 800362e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003632:	f7fc ffe1 	bl	80005f8 <__aeabi_dmul>
 8003636:	4602      	mov	r2, r0
 8003638:	460b      	mov	r3, r1
 800363a:	4620      	mov	r0, r4
 800363c:	4629      	mov	r1, r5
 800363e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8003642:	f7fc fe21 	bl	8000288 <__aeabi_dsub>
 8003646:	f806 4b01 	strb.w	r4, [r6], #1
 800364a:	9d08      	ldr	r5, [sp, #32]
 800364c:	eba6 040a 	sub.w	r4, r6, sl
 8003650:	42a5      	cmp	r5, r4
 8003652:	4602      	mov	r2, r0
 8003654:	460b      	mov	r3, r1
 8003656:	d133      	bne.n	80036c0 <_dtoa_r+0x6e0>
 8003658:	f7fc fe18 	bl	800028c <__adddf3>
 800365c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003660:	4604      	mov	r4, r0
 8003662:	460d      	mov	r5, r1
 8003664:	f7fd fa58 	bl	8000b18 <__aeabi_dcmpgt>
 8003668:	b9c0      	cbnz	r0, 800369c <_dtoa_r+0x6bc>
 800366a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800366e:	4620      	mov	r0, r4
 8003670:	4629      	mov	r1, r5
 8003672:	f7fd fa29 	bl	8000ac8 <__aeabi_dcmpeq>
 8003676:	b110      	cbz	r0, 800367e <_dtoa_r+0x69e>
 8003678:	f018 0f01 	tst.w	r8, #1
 800367c:	d10e      	bne.n	800369c <_dtoa_r+0x6bc>
 800367e:	9903      	ldr	r1, [sp, #12]
 8003680:	4648      	mov	r0, r9
 8003682:	f000 fbbd 	bl	8003e00 <_Bfree>
 8003686:	2300      	movs	r3, #0
 8003688:	7033      	strb	r3, [r6, #0]
 800368a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800368c:	3701      	adds	r7, #1
 800368e:	601f      	str	r7, [r3, #0]
 8003690:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8003692:	2b00      	cmp	r3, #0
 8003694:	f000 824b 	beq.w	8003b2e <_dtoa_r+0xb4e>
 8003698:	601e      	str	r6, [r3, #0]
 800369a:	e248      	b.n	8003b2e <_dtoa_r+0xb4e>
 800369c:	46b8      	mov	r8, r7
 800369e:	4633      	mov	r3, r6
 80036a0:	461e      	mov	r6, r3
 80036a2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80036a6:	2a39      	cmp	r2, #57	@ 0x39
 80036a8:	d106      	bne.n	80036b8 <_dtoa_r+0x6d8>
 80036aa:	459a      	cmp	sl, r3
 80036ac:	d1f8      	bne.n	80036a0 <_dtoa_r+0x6c0>
 80036ae:	2230      	movs	r2, #48	@ 0x30
 80036b0:	f108 0801 	add.w	r8, r8, #1
 80036b4:	f88a 2000 	strb.w	r2, [sl]
 80036b8:	781a      	ldrb	r2, [r3, #0]
 80036ba:	3201      	adds	r2, #1
 80036bc:	701a      	strb	r2, [r3, #0]
 80036be:	e7a0      	b.n	8003602 <_dtoa_r+0x622>
 80036c0:	4b6f      	ldr	r3, [pc, #444]	@ (8003880 <_dtoa_r+0x8a0>)
 80036c2:	2200      	movs	r2, #0
 80036c4:	f7fc ff98 	bl	80005f8 <__aeabi_dmul>
 80036c8:	2200      	movs	r2, #0
 80036ca:	2300      	movs	r3, #0
 80036cc:	4604      	mov	r4, r0
 80036ce:	460d      	mov	r5, r1
 80036d0:	f7fd f9fa 	bl	8000ac8 <__aeabi_dcmpeq>
 80036d4:	2800      	cmp	r0, #0
 80036d6:	d09f      	beq.n	8003618 <_dtoa_r+0x638>
 80036d8:	e7d1      	b.n	800367e <_dtoa_r+0x69e>
 80036da:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80036dc:	2a00      	cmp	r2, #0
 80036de:	f000 80ea 	beq.w	80038b6 <_dtoa_r+0x8d6>
 80036e2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80036e4:	2a01      	cmp	r2, #1
 80036e6:	f300 80cd 	bgt.w	8003884 <_dtoa_r+0x8a4>
 80036ea:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80036ec:	2a00      	cmp	r2, #0
 80036ee:	f000 80c1 	beq.w	8003874 <_dtoa_r+0x894>
 80036f2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80036f6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80036f8:	9e04      	ldr	r6, [sp, #16]
 80036fa:	9a04      	ldr	r2, [sp, #16]
 80036fc:	441a      	add	r2, r3
 80036fe:	9204      	str	r2, [sp, #16]
 8003700:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003702:	2101      	movs	r1, #1
 8003704:	441a      	add	r2, r3
 8003706:	4648      	mov	r0, r9
 8003708:	9209      	str	r2, [sp, #36]	@ 0x24
 800370a:	f000 fc2d 	bl	8003f68 <__i2b>
 800370e:	4605      	mov	r5, r0
 8003710:	b166      	cbz	r6, 800372c <_dtoa_r+0x74c>
 8003712:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003714:	2b00      	cmp	r3, #0
 8003716:	dd09      	ble.n	800372c <_dtoa_r+0x74c>
 8003718:	42b3      	cmp	r3, r6
 800371a:	9a04      	ldr	r2, [sp, #16]
 800371c:	bfa8      	it	ge
 800371e:	4633      	movge	r3, r6
 8003720:	1ad2      	subs	r2, r2, r3
 8003722:	9204      	str	r2, [sp, #16]
 8003724:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003726:	1af6      	subs	r6, r6, r3
 8003728:	1ad3      	subs	r3, r2, r3
 800372a:	9309      	str	r3, [sp, #36]	@ 0x24
 800372c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800372e:	b30b      	cbz	r3, 8003774 <_dtoa_r+0x794>
 8003730:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003732:	2b00      	cmp	r3, #0
 8003734:	f000 80c6 	beq.w	80038c4 <_dtoa_r+0x8e4>
 8003738:	2c00      	cmp	r4, #0
 800373a:	f000 80c0 	beq.w	80038be <_dtoa_r+0x8de>
 800373e:	4629      	mov	r1, r5
 8003740:	4622      	mov	r2, r4
 8003742:	4648      	mov	r0, r9
 8003744:	f000 fcc8 	bl	80040d8 <__pow5mult>
 8003748:	9a03      	ldr	r2, [sp, #12]
 800374a:	4601      	mov	r1, r0
 800374c:	4605      	mov	r5, r0
 800374e:	4648      	mov	r0, r9
 8003750:	f000 fc20 	bl	8003f94 <__multiply>
 8003754:	9903      	ldr	r1, [sp, #12]
 8003756:	4680      	mov	r8, r0
 8003758:	4648      	mov	r0, r9
 800375a:	f000 fb51 	bl	8003e00 <_Bfree>
 800375e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003760:	1b1b      	subs	r3, r3, r4
 8003762:	930a      	str	r3, [sp, #40]	@ 0x28
 8003764:	f000 80b1 	beq.w	80038ca <_dtoa_r+0x8ea>
 8003768:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800376a:	4641      	mov	r1, r8
 800376c:	4648      	mov	r0, r9
 800376e:	f000 fcb3 	bl	80040d8 <__pow5mult>
 8003772:	9003      	str	r0, [sp, #12]
 8003774:	2101      	movs	r1, #1
 8003776:	4648      	mov	r0, r9
 8003778:	f000 fbf6 	bl	8003f68 <__i2b>
 800377c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800377e:	4604      	mov	r4, r0
 8003780:	2b00      	cmp	r3, #0
 8003782:	f000 81d8 	beq.w	8003b36 <_dtoa_r+0xb56>
 8003786:	461a      	mov	r2, r3
 8003788:	4601      	mov	r1, r0
 800378a:	4648      	mov	r0, r9
 800378c:	f000 fca4 	bl	80040d8 <__pow5mult>
 8003790:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8003792:	2b01      	cmp	r3, #1
 8003794:	4604      	mov	r4, r0
 8003796:	f300 809f 	bgt.w	80038d8 <_dtoa_r+0x8f8>
 800379a:	9b06      	ldr	r3, [sp, #24]
 800379c:	2b00      	cmp	r3, #0
 800379e:	f040 8097 	bne.w	80038d0 <_dtoa_r+0x8f0>
 80037a2:	9b07      	ldr	r3, [sp, #28]
 80037a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	f040 8093 	bne.w	80038d4 <_dtoa_r+0x8f4>
 80037ae:	9b07      	ldr	r3, [sp, #28]
 80037b0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80037b4:	0d1b      	lsrs	r3, r3, #20
 80037b6:	051b      	lsls	r3, r3, #20
 80037b8:	b133      	cbz	r3, 80037c8 <_dtoa_r+0x7e8>
 80037ba:	9b04      	ldr	r3, [sp, #16]
 80037bc:	3301      	adds	r3, #1
 80037be:	9304      	str	r3, [sp, #16]
 80037c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80037c2:	3301      	adds	r3, #1
 80037c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80037c6:	2301      	movs	r3, #1
 80037c8:	930a      	str	r3, [sp, #40]	@ 0x28
 80037ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	f000 81b8 	beq.w	8003b42 <_dtoa_r+0xb62>
 80037d2:	6923      	ldr	r3, [r4, #16]
 80037d4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80037d8:	6918      	ldr	r0, [r3, #16]
 80037da:	f000 fb79 	bl	8003ed0 <__hi0bits>
 80037de:	f1c0 0020 	rsb	r0, r0, #32
 80037e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80037e4:	4418      	add	r0, r3
 80037e6:	f010 001f 	ands.w	r0, r0, #31
 80037ea:	f000 8082 	beq.w	80038f2 <_dtoa_r+0x912>
 80037ee:	f1c0 0320 	rsb	r3, r0, #32
 80037f2:	2b04      	cmp	r3, #4
 80037f4:	dd73      	ble.n	80038de <_dtoa_r+0x8fe>
 80037f6:	9b04      	ldr	r3, [sp, #16]
 80037f8:	f1c0 001c 	rsb	r0, r0, #28
 80037fc:	4403      	add	r3, r0
 80037fe:	9304      	str	r3, [sp, #16]
 8003800:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003802:	4403      	add	r3, r0
 8003804:	4406      	add	r6, r0
 8003806:	9309      	str	r3, [sp, #36]	@ 0x24
 8003808:	9b04      	ldr	r3, [sp, #16]
 800380a:	2b00      	cmp	r3, #0
 800380c:	dd05      	ble.n	800381a <_dtoa_r+0x83a>
 800380e:	9903      	ldr	r1, [sp, #12]
 8003810:	461a      	mov	r2, r3
 8003812:	4648      	mov	r0, r9
 8003814:	f000 fcba 	bl	800418c <__lshift>
 8003818:	9003      	str	r0, [sp, #12]
 800381a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800381c:	2b00      	cmp	r3, #0
 800381e:	dd05      	ble.n	800382c <_dtoa_r+0x84c>
 8003820:	4621      	mov	r1, r4
 8003822:	461a      	mov	r2, r3
 8003824:	4648      	mov	r0, r9
 8003826:	f000 fcb1 	bl	800418c <__lshift>
 800382a:	4604      	mov	r4, r0
 800382c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800382e:	2b00      	cmp	r3, #0
 8003830:	d061      	beq.n	80038f6 <_dtoa_r+0x916>
 8003832:	9803      	ldr	r0, [sp, #12]
 8003834:	4621      	mov	r1, r4
 8003836:	f000 fd15 	bl	8004264 <__mcmp>
 800383a:	2800      	cmp	r0, #0
 800383c:	da5b      	bge.n	80038f6 <_dtoa_r+0x916>
 800383e:	2300      	movs	r3, #0
 8003840:	9903      	ldr	r1, [sp, #12]
 8003842:	220a      	movs	r2, #10
 8003844:	4648      	mov	r0, r9
 8003846:	f000 fafd 	bl	8003e44 <__multadd>
 800384a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800384c:	9003      	str	r0, [sp, #12]
 800384e:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8003852:	2b00      	cmp	r3, #0
 8003854:	f000 8177 	beq.w	8003b46 <_dtoa_r+0xb66>
 8003858:	4629      	mov	r1, r5
 800385a:	2300      	movs	r3, #0
 800385c:	220a      	movs	r2, #10
 800385e:	4648      	mov	r0, r9
 8003860:	f000 faf0 	bl	8003e44 <__multadd>
 8003864:	f1bb 0f00 	cmp.w	fp, #0
 8003868:	4605      	mov	r5, r0
 800386a:	dc6f      	bgt.n	800394c <_dtoa_r+0x96c>
 800386c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800386e:	2b02      	cmp	r3, #2
 8003870:	dc49      	bgt.n	8003906 <_dtoa_r+0x926>
 8003872:	e06b      	b.n	800394c <_dtoa_r+0x96c>
 8003874:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8003876:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800387a:	e73c      	b.n	80036f6 <_dtoa_r+0x716>
 800387c:	3fe00000 	.word	0x3fe00000
 8003880:	40240000 	.word	0x40240000
 8003884:	9b08      	ldr	r3, [sp, #32]
 8003886:	1e5c      	subs	r4, r3, #1
 8003888:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800388a:	42a3      	cmp	r3, r4
 800388c:	db09      	blt.n	80038a2 <_dtoa_r+0x8c2>
 800388e:	1b1c      	subs	r4, r3, r4
 8003890:	9b08      	ldr	r3, [sp, #32]
 8003892:	2b00      	cmp	r3, #0
 8003894:	f6bf af30 	bge.w	80036f8 <_dtoa_r+0x718>
 8003898:	9b04      	ldr	r3, [sp, #16]
 800389a:	9a08      	ldr	r2, [sp, #32]
 800389c:	1a9e      	subs	r6, r3, r2
 800389e:	2300      	movs	r3, #0
 80038a0:	e72b      	b.n	80036fa <_dtoa_r+0x71a>
 80038a2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80038a4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80038a6:	940a      	str	r4, [sp, #40]	@ 0x28
 80038a8:	1ae3      	subs	r3, r4, r3
 80038aa:	441a      	add	r2, r3
 80038ac:	9e04      	ldr	r6, [sp, #16]
 80038ae:	9b08      	ldr	r3, [sp, #32]
 80038b0:	920e      	str	r2, [sp, #56]	@ 0x38
 80038b2:	2400      	movs	r4, #0
 80038b4:	e721      	b.n	80036fa <_dtoa_r+0x71a>
 80038b6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80038b8:	9e04      	ldr	r6, [sp, #16]
 80038ba:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80038bc:	e728      	b.n	8003710 <_dtoa_r+0x730>
 80038be:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80038c2:	e751      	b.n	8003768 <_dtoa_r+0x788>
 80038c4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80038c6:	9903      	ldr	r1, [sp, #12]
 80038c8:	e750      	b.n	800376c <_dtoa_r+0x78c>
 80038ca:	f8cd 800c 	str.w	r8, [sp, #12]
 80038ce:	e751      	b.n	8003774 <_dtoa_r+0x794>
 80038d0:	2300      	movs	r3, #0
 80038d2:	e779      	b.n	80037c8 <_dtoa_r+0x7e8>
 80038d4:	9b06      	ldr	r3, [sp, #24]
 80038d6:	e777      	b.n	80037c8 <_dtoa_r+0x7e8>
 80038d8:	2300      	movs	r3, #0
 80038da:	930a      	str	r3, [sp, #40]	@ 0x28
 80038dc:	e779      	b.n	80037d2 <_dtoa_r+0x7f2>
 80038de:	d093      	beq.n	8003808 <_dtoa_r+0x828>
 80038e0:	9a04      	ldr	r2, [sp, #16]
 80038e2:	331c      	adds	r3, #28
 80038e4:	441a      	add	r2, r3
 80038e6:	9204      	str	r2, [sp, #16]
 80038e8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80038ea:	441a      	add	r2, r3
 80038ec:	441e      	add	r6, r3
 80038ee:	9209      	str	r2, [sp, #36]	@ 0x24
 80038f0:	e78a      	b.n	8003808 <_dtoa_r+0x828>
 80038f2:	4603      	mov	r3, r0
 80038f4:	e7f4      	b.n	80038e0 <_dtoa_r+0x900>
 80038f6:	9b08      	ldr	r3, [sp, #32]
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	46b8      	mov	r8, r7
 80038fc:	dc20      	bgt.n	8003940 <_dtoa_r+0x960>
 80038fe:	469b      	mov	fp, r3
 8003900:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8003902:	2b02      	cmp	r3, #2
 8003904:	dd1e      	ble.n	8003944 <_dtoa_r+0x964>
 8003906:	f1bb 0f00 	cmp.w	fp, #0
 800390a:	f47f adb1 	bne.w	8003470 <_dtoa_r+0x490>
 800390e:	4621      	mov	r1, r4
 8003910:	465b      	mov	r3, fp
 8003912:	2205      	movs	r2, #5
 8003914:	4648      	mov	r0, r9
 8003916:	f000 fa95 	bl	8003e44 <__multadd>
 800391a:	4601      	mov	r1, r0
 800391c:	4604      	mov	r4, r0
 800391e:	9803      	ldr	r0, [sp, #12]
 8003920:	f000 fca0 	bl	8004264 <__mcmp>
 8003924:	2800      	cmp	r0, #0
 8003926:	f77f ada3 	ble.w	8003470 <_dtoa_r+0x490>
 800392a:	4656      	mov	r6, sl
 800392c:	2331      	movs	r3, #49	@ 0x31
 800392e:	f806 3b01 	strb.w	r3, [r6], #1
 8003932:	f108 0801 	add.w	r8, r8, #1
 8003936:	e59f      	b.n	8003478 <_dtoa_r+0x498>
 8003938:	9c08      	ldr	r4, [sp, #32]
 800393a:	46b8      	mov	r8, r7
 800393c:	4625      	mov	r5, r4
 800393e:	e7f4      	b.n	800392a <_dtoa_r+0x94a>
 8003940:	f8dd b020 	ldr.w	fp, [sp, #32]
 8003944:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003946:	2b00      	cmp	r3, #0
 8003948:	f000 8101 	beq.w	8003b4e <_dtoa_r+0xb6e>
 800394c:	2e00      	cmp	r6, #0
 800394e:	dd05      	ble.n	800395c <_dtoa_r+0x97c>
 8003950:	4629      	mov	r1, r5
 8003952:	4632      	mov	r2, r6
 8003954:	4648      	mov	r0, r9
 8003956:	f000 fc19 	bl	800418c <__lshift>
 800395a:	4605      	mov	r5, r0
 800395c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800395e:	2b00      	cmp	r3, #0
 8003960:	d05c      	beq.n	8003a1c <_dtoa_r+0xa3c>
 8003962:	6869      	ldr	r1, [r5, #4]
 8003964:	4648      	mov	r0, r9
 8003966:	f000 fa0b 	bl	8003d80 <_Balloc>
 800396a:	4606      	mov	r6, r0
 800396c:	b928      	cbnz	r0, 800397a <_dtoa_r+0x99a>
 800396e:	4b82      	ldr	r3, [pc, #520]	@ (8003b78 <_dtoa_r+0xb98>)
 8003970:	4602      	mov	r2, r0
 8003972:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8003976:	f7ff bb47 	b.w	8003008 <_dtoa_r+0x28>
 800397a:	692a      	ldr	r2, [r5, #16]
 800397c:	3202      	adds	r2, #2
 800397e:	0092      	lsls	r2, r2, #2
 8003980:	f105 010c 	add.w	r1, r5, #12
 8003984:	300c      	adds	r0, #12
 8003986:	f000 ff9d 	bl	80048c4 <memcpy>
 800398a:	2201      	movs	r2, #1
 800398c:	4631      	mov	r1, r6
 800398e:	4648      	mov	r0, r9
 8003990:	f000 fbfc 	bl	800418c <__lshift>
 8003994:	f10a 0301 	add.w	r3, sl, #1
 8003998:	9304      	str	r3, [sp, #16]
 800399a:	eb0a 030b 	add.w	r3, sl, fp
 800399e:	930a      	str	r3, [sp, #40]	@ 0x28
 80039a0:	9b06      	ldr	r3, [sp, #24]
 80039a2:	f003 0301 	and.w	r3, r3, #1
 80039a6:	462f      	mov	r7, r5
 80039a8:	9309      	str	r3, [sp, #36]	@ 0x24
 80039aa:	4605      	mov	r5, r0
 80039ac:	9b04      	ldr	r3, [sp, #16]
 80039ae:	9803      	ldr	r0, [sp, #12]
 80039b0:	4621      	mov	r1, r4
 80039b2:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 80039b6:	f7ff fa8a 	bl	8002ece <quorem>
 80039ba:	4603      	mov	r3, r0
 80039bc:	3330      	adds	r3, #48	@ 0x30
 80039be:	9006      	str	r0, [sp, #24]
 80039c0:	4639      	mov	r1, r7
 80039c2:	9803      	ldr	r0, [sp, #12]
 80039c4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80039c6:	f000 fc4d 	bl	8004264 <__mcmp>
 80039ca:	462a      	mov	r2, r5
 80039cc:	9008      	str	r0, [sp, #32]
 80039ce:	4621      	mov	r1, r4
 80039d0:	4648      	mov	r0, r9
 80039d2:	f000 fc63 	bl	800429c <__mdiff>
 80039d6:	68c2      	ldr	r2, [r0, #12]
 80039d8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80039da:	4606      	mov	r6, r0
 80039dc:	bb02      	cbnz	r2, 8003a20 <_dtoa_r+0xa40>
 80039de:	4601      	mov	r1, r0
 80039e0:	9803      	ldr	r0, [sp, #12]
 80039e2:	f000 fc3f 	bl	8004264 <__mcmp>
 80039e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80039e8:	4602      	mov	r2, r0
 80039ea:	4631      	mov	r1, r6
 80039ec:	4648      	mov	r0, r9
 80039ee:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 80039f2:	f000 fa05 	bl	8003e00 <_Bfree>
 80039f6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80039f8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80039fa:	9e04      	ldr	r6, [sp, #16]
 80039fc:	ea42 0103 	orr.w	r1, r2, r3
 8003a00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003a02:	4319      	orrs	r1, r3
 8003a04:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003a06:	d10d      	bne.n	8003a24 <_dtoa_r+0xa44>
 8003a08:	2b39      	cmp	r3, #57	@ 0x39
 8003a0a:	d027      	beq.n	8003a5c <_dtoa_r+0xa7c>
 8003a0c:	9a08      	ldr	r2, [sp, #32]
 8003a0e:	2a00      	cmp	r2, #0
 8003a10:	dd01      	ble.n	8003a16 <_dtoa_r+0xa36>
 8003a12:	9b06      	ldr	r3, [sp, #24]
 8003a14:	3331      	adds	r3, #49	@ 0x31
 8003a16:	f88b 3000 	strb.w	r3, [fp]
 8003a1a:	e52e      	b.n	800347a <_dtoa_r+0x49a>
 8003a1c:	4628      	mov	r0, r5
 8003a1e:	e7b9      	b.n	8003994 <_dtoa_r+0x9b4>
 8003a20:	2201      	movs	r2, #1
 8003a22:	e7e2      	b.n	80039ea <_dtoa_r+0xa0a>
 8003a24:	9908      	ldr	r1, [sp, #32]
 8003a26:	2900      	cmp	r1, #0
 8003a28:	db04      	blt.n	8003a34 <_dtoa_r+0xa54>
 8003a2a:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8003a2c:	4301      	orrs	r1, r0
 8003a2e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003a30:	4301      	orrs	r1, r0
 8003a32:	d120      	bne.n	8003a76 <_dtoa_r+0xa96>
 8003a34:	2a00      	cmp	r2, #0
 8003a36:	ddee      	ble.n	8003a16 <_dtoa_r+0xa36>
 8003a38:	9903      	ldr	r1, [sp, #12]
 8003a3a:	9304      	str	r3, [sp, #16]
 8003a3c:	2201      	movs	r2, #1
 8003a3e:	4648      	mov	r0, r9
 8003a40:	f000 fba4 	bl	800418c <__lshift>
 8003a44:	4621      	mov	r1, r4
 8003a46:	9003      	str	r0, [sp, #12]
 8003a48:	f000 fc0c 	bl	8004264 <__mcmp>
 8003a4c:	2800      	cmp	r0, #0
 8003a4e:	9b04      	ldr	r3, [sp, #16]
 8003a50:	dc02      	bgt.n	8003a58 <_dtoa_r+0xa78>
 8003a52:	d1e0      	bne.n	8003a16 <_dtoa_r+0xa36>
 8003a54:	07da      	lsls	r2, r3, #31
 8003a56:	d5de      	bpl.n	8003a16 <_dtoa_r+0xa36>
 8003a58:	2b39      	cmp	r3, #57	@ 0x39
 8003a5a:	d1da      	bne.n	8003a12 <_dtoa_r+0xa32>
 8003a5c:	2339      	movs	r3, #57	@ 0x39
 8003a5e:	f88b 3000 	strb.w	r3, [fp]
 8003a62:	4633      	mov	r3, r6
 8003a64:	461e      	mov	r6, r3
 8003a66:	3b01      	subs	r3, #1
 8003a68:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8003a6c:	2a39      	cmp	r2, #57	@ 0x39
 8003a6e:	d04e      	beq.n	8003b0e <_dtoa_r+0xb2e>
 8003a70:	3201      	adds	r2, #1
 8003a72:	701a      	strb	r2, [r3, #0]
 8003a74:	e501      	b.n	800347a <_dtoa_r+0x49a>
 8003a76:	2a00      	cmp	r2, #0
 8003a78:	dd03      	ble.n	8003a82 <_dtoa_r+0xaa2>
 8003a7a:	2b39      	cmp	r3, #57	@ 0x39
 8003a7c:	d0ee      	beq.n	8003a5c <_dtoa_r+0xa7c>
 8003a7e:	3301      	adds	r3, #1
 8003a80:	e7c9      	b.n	8003a16 <_dtoa_r+0xa36>
 8003a82:	9a04      	ldr	r2, [sp, #16]
 8003a84:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8003a86:	f802 3c01 	strb.w	r3, [r2, #-1]
 8003a8a:	428a      	cmp	r2, r1
 8003a8c:	d028      	beq.n	8003ae0 <_dtoa_r+0xb00>
 8003a8e:	9903      	ldr	r1, [sp, #12]
 8003a90:	2300      	movs	r3, #0
 8003a92:	220a      	movs	r2, #10
 8003a94:	4648      	mov	r0, r9
 8003a96:	f000 f9d5 	bl	8003e44 <__multadd>
 8003a9a:	42af      	cmp	r7, r5
 8003a9c:	9003      	str	r0, [sp, #12]
 8003a9e:	f04f 0300 	mov.w	r3, #0
 8003aa2:	f04f 020a 	mov.w	r2, #10
 8003aa6:	4639      	mov	r1, r7
 8003aa8:	4648      	mov	r0, r9
 8003aaa:	d107      	bne.n	8003abc <_dtoa_r+0xadc>
 8003aac:	f000 f9ca 	bl	8003e44 <__multadd>
 8003ab0:	4607      	mov	r7, r0
 8003ab2:	4605      	mov	r5, r0
 8003ab4:	9b04      	ldr	r3, [sp, #16]
 8003ab6:	3301      	adds	r3, #1
 8003ab8:	9304      	str	r3, [sp, #16]
 8003aba:	e777      	b.n	80039ac <_dtoa_r+0x9cc>
 8003abc:	f000 f9c2 	bl	8003e44 <__multadd>
 8003ac0:	4629      	mov	r1, r5
 8003ac2:	4607      	mov	r7, r0
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	220a      	movs	r2, #10
 8003ac8:	4648      	mov	r0, r9
 8003aca:	f000 f9bb 	bl	8003e44 <__multadd>
 8003ace:	4605      	mov	r5, r0
 8003ad0:	e7f0      	b.n	8003ab4 <_dtoa_r+0xad4>
 8003ad2:	f1bb 0f00 	cmp.w	fp, #0
 8003ad6:	bfcc      	ite	gt
 8003ad8:	465e      	movgt	r6, fp
 8003ada:	2601      	movle	r6, #1
 8003adc:	4456      	add	r6, sl
 8003ade:	2700      	movs	r7, #0
 8003ae0:	9903      	ldr	r1, [sp, #12]
 8003ae2:	9304      	str	r3, [sp, #16]
 8003ae4:	2201      	movs	r2, #1
 8003ae6:	4648      	mov	r0, r9
 8003ae8:	f000 fb50 	bl	800418c <__lshift>
 8003aec:	4621      	mov	r1, r4
 8003aee:	9003      	str	r0, [sp, #12]
 8003af0:	f000 fbb8 	bl	8004264 <__mcmp>
 8003af4:	2800      	cmp	r0, #0
 8003af6:	dcb4      	bgt.n	8003a62 <_dtoa_r+0xa82>
 8003af8:	d102      	bne.n	8003b00 <_dtoa_r+0xb20>
 8003afa:	9b04      	ldr	r3, [sp, #16]
 8003afc:	07db      	lsls	r3, r3, #31
 8003afe:	d4b0      	bmi.n	8003a62 <_dtoa_r+0xa82>
 8003b00:	4633      	mov	r3, r6
 8003b02:	461e      	mov	r6, r3
 8003b04:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8003b08:	2a30      	cmp	r2, #48	@ 0x30
 8003b0a:	d0fa      	beq.n	8003b02 <_dtoa_r+0xb22>
 8003b0c:	e4b5      	b.n	800347a <_dtoa_r+0x49a>
 8003b0e:	459a      	cmp	sl, r3
 8003b10:	d1a8      	bne.n	8003a64 <_dtoa_r+0xa84>
 8003b12:	2331      	movs	r3, #49	@ 0x31
 8003b14:	f108 0801 	add.w	r8, r8, #1
 8003b18:	f88a 3000 	strb.w	r3, [sl]
 8003b1c:	e4ad      	b.n	800347a <_dtoa_r+0x49a>
 8003b1e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8003b20:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8003b7c <_dtoa_r+0xb9c>
 8003b24:	b11b      	cbz	r3, 8003b2e <_dtoa_r+0xb4e>
 8003b26:	f10a 0308 	add.w	r3, sl, #8
 8003b2a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8003b2c:	6013      	str	r3, [r2, #0]
 8003b2e:	4650      	mov	r0, sl
 8003b30:	b017      	add	sp, #92	@ 0x5c
 8003b32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003b36:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8003b38:	2b01      	cmp	r3, #1
 8003b3a:	f77f ae2e 	ble.w	800379a <_dtoa_r+0x7ba>
 8003b3e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003b40:	930a      	str	r3, [sp, #40]	@ 0x28
 8003b42:	2001      	movs	r0, #1
 8003b44:	e64d      	b.n	80037e2 <_dtoa_r+0x802>
 8003b46:	f1bb 0f00 	cmp.w	fp, #0
 8003b4a:	f77f aed9 	ble.w	8003900 <_dtoa_r+0x920>
 8003b4e:	4656      	mov	r6, sl
 8003b50:	9803      	ldr	r0, [sp, #12]
 8003b52:	4621      	mov	r1, r4
 8003b54:	f7ff f9bb 	bl	8002ece <quorem>
 8003b58:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8003b5c:	f806 3b01 	strb.w	r3, [r6], #1
 8003b60:	eba6 020a 	sub.w	r2, r6, sl
 8003b64:	4593      	cmp	fp, r2
 8003b66:	ddb4      	ble.n	8003ad2 <_dtoa_r+0xaf2>
 8003b68:	9903      	ldr	r1, [sp, #12]
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	220a      	movs	r2, #10
 8003b6e:	4648      	mov	r0, r9
 8003b70:	f000 f968 	bl	8003e44 <__multadd>
 8003b74:	9003      	str	r0, [sp, #12]
 8003b76:	e7eb      	b.n	8003b50 <_dtoa_r+0xb70>
 8003b78:	08005114 	.word	0x08005114
 8003b7c:	08005098 	.word	0x08005098

08003b80 <_free_r>:
 8003b80:	b538      	push	{r3, r4, r5, lr}
 8003b82:	4605      	mov	r5, r0
 8003b84:	2900      	cmp	r1, #0
 8003b86:	d041      	beq.n	8003c0c <_free_r+0x8c>
 8003b88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003b8c:	1f0c      	subs	r4, r1, #4
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	bfb8      	it	lt
 8003b92:	18e4      	addlt	r4, r4, r3
 8003b94:	f000 f8e8 	bl	8003d68 <__malloc_lock>
 8003b98:	4a1d      	ldr	r2, [pc, #116]	@ (8003c10 <_free_r+0x90>)
 8003b9a:	6813      	ldr	r3, [r2, #0]
 8003b9c:	b933      	cbnz	r3, 8003bac <_free_r+0x2c>
 8003b9e:	6063      	str	r3, [r4, #4]
 8003ba0:	6014      	str	r4, [r2, #0]
 8003ba2:	4628      	mov	r0, r5
 8003ba4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003ba8:	f000 b8e4 	b.w	8003d74 <__malloc_unlock>
 8003bac:	42a3      	cmp	r3, r4
 8003bae:	d908      	bls.n	8003bc2 <_free_r+0x42>
 8003bb0:	6820      	ldr	r0, [r4, #0]
 8003bb2:	1821      	adds	r1, r4, r0
 8003bb4:	428b      	cmp	r3, r1
 8003bb6:	bf01      	itttt	eq
 8003bb8:	6819      	ldreq	r1, [r3, #0]
 8003bba:	685b      	ldreq	r3, [r3, #4]
 8003bbc:	1809      	addeq	r1, r1, r0
 8003bbe:	6021      	streq	r1, [r4, #0]
 8003bc0:	e7ed      	b.n	8003b9e <_free_r+0x1e>
 8003bc2:	461a      	mov	r2, r3
 8003bc4:	685b      	ldr	r3, [r3, #4]
 8003bc6:	b10b      	cbz	r3, 8003bcc <_free_r+0x4c>
 8003bc8:	42a3      	cmp	r3, r4
 8003bca:	d9fa      	bls.n	8003bc2 <_free_r+0x42>
 8003bcc:	6811      	ldr	r1, [r2, #0]
 8003bce:	1850      	adds	r0, r2, r1
 8003bd0:	42a0      	cmp	r0, r4
 8003bd2:	d10b      	bne.n	8003bec <_free_r+0x6c>
 8003bd4:	6820      	ldr	r0, [r4, #0]
 8003bd6:	4401      	add	r1, r0
 8003bd8:	1850      	adds	r0, r2, r1
 8003bda:	4283      	cmp	r3, r0
 8003bdc:	6011      	str	r1, [r2, #0]
 8003bde:	d1e0      	bne.n	8003ba2 <_free_r+0x22>
 8003be0:	6818      	ldr	r0, [r3, #0]
 8003be2:	685b      	ldr	r3, [r3, #4]
 8003be4:	6053      	str	r3, [r2, #4]
 8003be6:	4408      	add	r0, r1
 8003be8:	6010      	str	r0, [r2, #0]
 8003bea:	e7da      	b.n	8003ba2 <_free_r+0x22>
 8003bec:	d902      	bls.n	8003bf4 <_free_r+0x74>
 8003bee:	230c      	movs	r3, #12
 8003bf0:	602b      	str	r3, [r5, #0]
 8003bf2:	e7d6      	b.n	8003ba2 <_free_r+0x22>
 8003bf4:	6820      	ldr	r0, [r4, #0]
 8003bf6:	1821      	adds	r1, r4, r0
 8003bf8:	428b      	cmp	r3, r1
 8003bfa:	bf04      	itt	eq
 8003bfc:	6819      	ldreq	r1, [r3, #0]
 8003bfe:	685b      	ldreq	r3, [r3, #4]
 8003c00:	6063      	str	r3, [r4, #4]
 8003c02:	bf04      	itt	eq
 8003c04:	1809      	addeq	r1, r1, r0
 8003c06:	6021      	streq	r1, [r4, #0]
 8003c08:	6054      	str	r4, [r2, #4]
 8003c0a:	e7ca      	b.n	8003ba2 <_free_r+0x22>
 8003c0c:	bd38      	pop	{r3, r4, r5, pc}
 8003c0e:	bf00      	nop
 8003c10:	2000034c 	.word	0x2000034c

08003c14 <malloc>:
 8003c14:	4b02      	ldr	r3, [pc, #8]	@ (8003c20 <malloc+0xc>)
 8003c16:	4601      	mov	r1, r0
 8003c18:	6818      	ldr	r0, [r3, #0]
 8003c1a:	f000 b825 	b.w	8003c68 <_malloc_r>
 8003c1e:	bf00      	nop
 8003c20:	20000010 	.word	0x20000010

08003c24 <sbrk_aligned>:
 8003c24:	b570      	push	{r4, r5, r6, lr}
 8003c26:	4e0f      	ldr	r6, [pc, #60]	@ (8003c64 <sbrk_aligned+0x40>)
 8003c28:	460c      	mov	r4, r1
 8003c2a:	6831      	ldr	r1, [r6, #0]
 8003c2c:	4605      	mov	r5, r0
 8003c2e:	b911      	cbnz	r1, 8003c36 <sbrk_aligned+0x12>
 8003c30:	f000 fe38 	bl	80048a4 <_sbrk_r>
 8003c34:	6030      	str	r0, [r6, #0]
 8003c36:	4621      	mov	r1, r4
 8003c38:	4628      	mov	r0, r5
 8003c3a:	f000 fe33 	bl	80048a4 <_sbrk_r>
 8003c3e:	1c43      	adds	r3, r0, #1
 8003c40:	d103      	bne.n	8003c4a <sbrk_aligned+0x26>
 8003c42:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8003c46:	4620      	mov	r0, r4
 8003c48:	bd70      	pop	{r4, r5, r6, pc}
 8003c4a:	1cc4      	adds	r4, r0, #3
 8003c4c:	f024 0403 	bic.w	r4, r4, #3
 8003c50:	42a0      	cmp	r0, r4
 8003c52:	d0f8      	beq.n	8003c46 <sbrk_aligned+0x22>
 8003c54:	1a21      	subs	r1, r4, r0
 8003c56:	4628      	mov	r0, r5
 8003c58:	f000 fe24 	bl	80048a4 <_sbrk_r>
 8003c5c:	3001      	adds	r0, #1
 8003c5e:	d1f2      	bne.n	8003c46 <sbrk_aligned+0x22>
 8003c60:	e7ef      	b.n	8003c42 <sbrk_aligned+0x1e>
 8003c62:	bf00      	nop
 8003c64:	20000348 	.word	0x20000348

08003c68 <_malloc_r>:
 8003c68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003c6c:	1ccd      	adds	r5, r1, #3
 8003c6e:	f025 0503 	bic.w	r5, r5, #3
 8003c72:	3508      	adds	r5, #8
 8003c74:	2d0c      	cmp	r5, #12
 8003c76:	bf38      	it	cc
 8003c78:	250c      	movcc	r5, #12
 8003c7a:	2d00      	cmp	r5, #0
 8003c7c:	4606      	mov	r6, r0
 8003c7e:	db01      	blt.n	8003c84 <_malloc_r+0x1c>
 8003c80:	42a9      	cmp	r1, r5
 8003c82:	d904      	bls.n	8003c8e <_malloc_r+0x26>
 8003c84:	230c      	movs	r3, #12
 8003c86:	6033      	str	r3, [r6, #0]
 8003c88:	2000      	movs	r0, #0
 8003c8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003c8e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003d64 <_malloc_r+0xfc>
 8003c92:	f000 f869 	bl	8003d68 <__malloc_lock>
 8003c96:	f8d8 3000 	ldr.w	r3, [r8]
 8003c9a:	461c      	mov	r4, r3
 8003c9c:	bb44      	cbnz	r4, 8003cf0 <_malloc_r+0x88>
 8003c9e:	4629      	mov	r1, r5
 8003ca0:	4630      	mov	r0, r6
 8003ca2:	f7ff ffbf 	bl	8003c24 <sbrk_aligned>
 8003ca6:	1c43      	adds	r3, r0, #1
 8003ca8:	4604      	mov	r4, r0
 8003caa:	d158      	bne.n	8003d5e <_malloc_r+0xf6>
 8003cac:	f8d8 4000 	ldr.w	r4, [r8]
 8003cb0:	4627      	mov	r7, r4
 8003cb2:	2f00      	cmp	r7, #0
 8003cb4:	d143      	bne.n	8003d3e <_malloc_r+0xd6>
 8003cb6:	2c00      	cmp	r4, #0
 8003cb8:	d04b      	beq.n	8003d52 <_malloc_r+0xea>
 8003cba:	6823      	ldr	r3, [r4, #0]
 8003cbc:	4639      	mov	r1, r7
 8003cbe:	4630      	mov	r0, r6
 8003cc0:	eb04 0903 	add.w	r9, r4, r3
 8003cc4:	f000 fdee 	bl	80048a4 <_sbrk_r>
 8003cc8:	4581      	cmp	r9, r0
 8003cca:	d142      	bne.n	8003d52 <_malloc_r+0xea>
 8003ccc:	6821      	ldr	r1, [r4, #0]
 8003cce:	1a6d      	subs	r5, r5, r1
 8003cd0:	4629      	mov	r1, r5
 8003cd2:	4630      	mov	r0, r6
 8003cd4:	f7ff ffa6 	bl	8003c24 <sbrk_aligned>
 8003cd8:	3001      	adds	r0, #1
 8003cda:	d03a      	beq.n	8003d52 <_malloc_r+0xea>
 8003cdc:	6823      	ldr	r3, [r4, #0]
 8003cde:	442b      	add	r3, r5
 8003ce0:	6023      	str	r3, [r4, #0]
 8003ce2:	f8d8 3000 	ldr.w	r3, [r8]
 8003ce6:	685a      	ldr	r2, [r3, #4]
 8003ce8:	bb62      	cbnz	r2, 8003d44 <_malloc_r+0xdc>
 8003cea:	f8c8 7000 	str.w	r7, [r8]
 8003cee:	e00f      	b.n	8003d10 <_malloc_r+0xa8>
 8003cf0:	6822      	ldr	r2, [r4, #0]
 8003cf2:	1b52      	subs	r2, r2, r5
 8003cf4:	d420      	bmi.n	8003d38 <_malloc_r+0xd0>
 8003cf6:	2a0b      	cmp	r2, #11
 8003cf8:	d917      	bls.n	8003d2a <_malloc_r+0xc2>
 8003cfa:	1961      	adds	r1, r4, r5
 8003cfc:	42a3      	cmp	r3, r4
 8003cfe:	6025      	str	r5, [r4, #0]
 8003d00:	bf18      	it	ne
 8003d02:	6059      	strne	r1, [r3, #4]
 8003d04:	6863      	ldr	r3, [r4, #4]
 8003d06:	bf08      	it	eq
 8003d08:	f8c8 1000 	streq.w	r1, [r8]
 8003d0c:	5162      	str	r2, [r4, r5]
 8003d0e:	604b      	str	r3, [r1, #4]
 8003d10:	4630      	mov	r0, r6
 8003d12:	f000 f82f 	bl	8003d74 <__malloc_unlock>
 8003d16:	f104 000b 	add.w	r0, r4, #11
 8003d1a:	1d23      	adds	r3, r4, #4
 8003d1c:	f020 0007 	bic.w	r0, r0, #7
 8003d20:	1ac2      	subs	r2, r0, r3
 8003d22:	bf1c      	itt	ne
 8003d24:	1a1b      	subne	r3, r3, r0
 8003d26:	50a3      	strne	r3, [r4, r2]
 8003d28:	e7af      	b.n	8003c8a <_malloc_r+0x22>
 8003d2a:	6862      	ldr	r2, [r4, #4]
 8003d2c:	42a3      	cmp	r3, r4
 8003d2e:	bf0c      	ite	eq
 8003d30:	f8c8 2000 	streq.w	r2, [r8]
 8003d34:	605a      	strne	r2, [r3, #4]
 8003d36:	e7eb      	b.n	8003d10 <_malloc_r+0xa8>
 8003d38:	4623      	mov	r3, r4
 8003d3a:	6864      	ldr	r4, [r4, #4]
 8003d3c:	e7ae      	b.n	8003c9c <_malloc_r+0x34>
 8003d3e:	463c      	mov	r4, r7
 8003d40:	687f      	ldr	r7, [r7, #4]
 8003d42:	e7b6      	b.n	8003cb2 <_malloc_r+0x4a>
 8003d44:	461a      	mov	r2, r3
 8003d46:	685b      	ldr	r3, [r3, #4]
 8003d48:	42a3      	cmp	r3, r4
 8003d4a:	d1fb      	bne.n	8003d44 <_malloc_r+0xdc>
 8003d4c:	2300      	movs	r3, #0
 8003d4e:	6053      	str	r3, [r2, #4]
 8003d50:	e7de      	b.n	8003d10 <_malloc_r+0xa8>
 8003d52:	230c      	movs	r3, #12
 8003d54:	6033      	str	r3, [r6, #0]
 8003d56:	4630      	mov	r0, r6
 8003d58:	f000 f80c 	bl	8003d74 <__malloc_unlock>
 8003d5c:	e794      	b.n	8003c88 <_malloc_r+0x20>
 8003d5e:	6005      	str	r5, [r0, #0]
 8003d60:	e7d6      	b.n	8003d10 <_malloc_r+0xa8>
 8003d62:	bf00      	nop
 8003d64:	2000034c 	.word	0x2000034c

08003d68 <__malloc_lock>:
 8003d68:	4801      	ldr	r0, [pc, #4]	@ (8003d70 <__malloc_lock+0x8>)
 8003d6a:	f7ff b8ae 	b.w	8002eca <__retarget_lock_acquire_recursive>
 8003d6e:	bf00      	nop
 8003d70:	20000344 	.word	0x20000344

08003d74 <__malloc_unlock>:
 8003d74:	4801      	ldr	r0, [pc, #4]	@ (8003d7c <__malloc_unlock+0x8>)
 8003d76:	f7ff b8a9 	b.w	8002ecc <__retarget_lock_release_recursive>
 8003d7a:	bf00      	nop
 8003d7c:	20000344 	.word	0x20000344

08003d80 <_Balloc>:
 8003d80:	b570      	push	{r4, r5, r6, lr}
 8003d82:	69c6      	ldr	r6, [r0, #28]
 8003d84:	4604      	mov	r4, r0
 8003d86:	460d      	mov	r5, r1
 8003d88:	b976      	cbnz	r6, 8003da8 <_Balloc+0x28>
 8003d8a:	2010      	movs	r0, #16
 8003d8c:	f7ff ff42 	bl	8003c14 <malloc>
 8003d90:	4602      	mov	r2, r0
 8003d92:	61e0      	str	r0, [r4, #28]
 8003d94:	b920      	cbnz	r0, 8003da0 <_Balloc+0x20>
 8003d96:	4b18      	ldr	r3, [pc, #96]	@ (8003df8 <_Balloc+0x78>)
 8003d98:	4818      	ldr	r0, [pc, #96]	@ (8003dfc <_Balloc+0x7c>)
 8003d9a:	216b      	movs	r1, #107	@ 0x6b
 8003d9c:	f000 fda0 	bl	80048e0 <__assert_func>
 8003da0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8003da4:	6006      	str	r6, [r0, #0]
 8003da6:	60c6      	str	r6, [r0, #12]
 8003da8:	69e6      	ldr	r6, [r4, #28]
 8003daa:	68f3      	ldr	r3, [r6, #12]
 8003dac:	b183      	cbz	r3, 8003dd0 <_Balloc+0x50>
 8003dae:	69e3      	ldr	r3, [r4, #28]
 8003db0:	68db      	ldr	r3, [r3, #12]
 8003db2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8003db6:	b9b8      	cbnz	r0, 8003de8 <_Balloc+0x68>
 8003db8:	2101      	movs	r1, #1
 8003dba:	fa01 f605 	lsl.w	r6, r1, r5
 8003dbe:	1d72      	adds	r2, r6, #5
 8003dc0:	0092      	lsls	r2, r2, #2
 8003dc2:	4620      	mov	r0, r4
 8003dc4:	f000 fdaa 	bl	800491c <_calloc_r>
 8003dc8:	b160      	cbz	r0, 8003de4 <_Balloc+0x64>
 8003dca:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8003dce:	e00e      	b.n	8003dee <_Balloc+0x6e>
 8003dd0:	2221      	movs	r2, #33	@ 0x21
 8003dd2:	2104      	movs	r1, #4
 8003dd4:	4620      	mov	r0, r4
 8003dd6:	f000 fda1 	bl	800491c <_calloc_r>
 8003dda:	69e3      	ldr	r3, [r4, #28]
 8003ddc:	60f0      	str	r0, [r6, #12]
 8003dde:	68db      	ldr	r3, [r3, #12]
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d1e4      	bne.n	8003dae <_Balloc+0x2e>
 8003de4:	2000      	movs	r0, #0
 8003de6:	bd70      	pop	{r4, r5, r6, pc}
 8003de8:	6802      	ldr	r2, [r0, #0]
 8003dea:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8003dee:	2300      	movs	r3, #0
 8003df0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8003df4:	e7f7      	b.n	8003de6 <_Balloc+0x66>
 8003df6:	bf00      	nop
 8003df8:	080050a5 	.word	0x080050a5
 8003dfc:	08005125 	.word	0x08005125

08003e00 <_Bfree>:
 8003e00:	b570      	push	{r4, r5, r6, lr}
 8003e02:	69c6      	ldr	r6, [r0, #28]
 8003e04:	4605      	mov	r5, r0
 8003e06:	460c      	mov	r4, r1
 8003e08:	b976      	cbnz	r6, 8003e28 <_Bfree+0x28>
 8003e0a:	2010      	movs	r0, #16
 8003e0c:	f7ff ff02 	bl	8003c14 <malloc>
 8003e10:	4602      	mov	r2, r0
 8003e12:	61e8      	str	r0, [r5, #28]
 8003e14:	b920      	cbnz	r0, 8003e20 <_Bfree+0x20>
 8003e16:	4b09      	ldr	r3, [pc, #36]	@ (8003e3c <_Bfree+0x3c>)
 8003e18:	4809      	ldr	r0, [pc, #36]	@ (8003e40 <_Bfree+0x40>)
 8003e1a:	218f      	movs	r1, #143	@ 0x8f
 8003e1c:	f000 fd60 	bl	80048e0 <__assert_func>
 8003e20:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8003e24:	6006      	str	r6, [r0, #0]
 8003e26:	60c6      	str	r6, [r0, #12]
 8003e28:	b13c      	cbz	r4, 8003e3a <_Bfree+0x3a>
 8003e2a:	69eb      	ldr	r3, [r5, #28]
 8003e2c:	6862      	ldr	r2, [r4, #4]
 8003e2e:	68db      	ldr	r3, [r3, #12]
 8003e30:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003e34:	6021      	str	r1, [r4, #0]
 8003e36:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8003e3a:	bd70      	pop	{r4, r5, r6, pc}
 8003e3c:	080050a5 	.word	0x080050a5
 8003e40:	08005125 	.word	0x08005125

08003e44 <__multadd>:
 8003e44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003e48:	690d      	ldr	r5, [r1, #16]
 8003e4a:	4607      	mov	r7, r0
 8003e4c:	460c      	mov	r4, r1
 8003e4e:	461e      	mov	r6, r3
 8003e50:	f101 0c14 	add.w	ip, r1, #20
 8003e54:	2000      	movs	r0, #0
 8003e56:	f8dc 3000 	ldr.w	r3, [ip]
 8003e5a:	b299      	uxth	r1, r3
 8003e5c:	fb02 6101 	mla	r1, r2, r1, r6
 8003e60:	0c1e      	lsrs	r6, r3, #16
 8003e62:	0c0b      	lsrs	r3, r1, #16
 8003e64:	fb02 3306 	mla	r3, r2, r6, r3
 8003e68:	b289      	uxth	r1, r1
 8003e6a:	3001      	adds	r0, #1
 8003e6c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8003e70:	4285      	cmp	r5, r0
 8003e72:	f84c 1b04 	str.w	r1, [ip], #4
 8003e76:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8003e7a:	dcec      	bgt.n	8003e56 <__multadd+0x12>
 8003e7c:	b30e      	cbz	r6, 8003ec2 <__multadd+0x7e>
 8003e7e:	68a3      	ldr	r3, [r4, #8]
 8003e80:	42ab      	cmp	r3, r5
 8003e82:	dc19      	bgt.n	8003eb8 <__multadd+0x74>
 8003e84:	6861      	ldr	r1, [r4, #4]
 8003e86:	4638      	mov	r0, r7
 8003e88:	3101      	adds	r1, #1
 8003e8a:	f7ff ff79 	bl	8003d80 <_Balloc>
 8003e8e:	4680      	mov	r8, r0
 8003e90:	b928      	cbnz	r0, 8003e9e <__multadd+0x5a>
 8003e92:	4602      	mov	r2, r0
 8003e94:	4b0c      	ldr	r3, [pc, #48]	@ (8003ec8 <__multadd+0x84>)
 8003e96:	480d      	ldr	r0, [pc, #52]	@ (8003ecc <__multadd+0x88>)
 8003e98:	21ba      	movs	r1, #186	@ 0xba
 8003e9a:	f000 fd21 	bl	80048e0 <__assert_func>
 8003e9e:	6922      	ldr	r2, [r4, #16]
 8003ea0:	3202      	adds	r2, #2
 8003ea2:	f104 010c 	add.w	r1, r4, #12
 8003ea6:	0092      	lsls	r2, r2, #2
 8003ea8:	300c      	adds	r0, #12
 8003eaa:	f000 fd0b 	bl	80048c4 <memcpy>
 8003eae:	4621      	mov	r1, r4
 8003eb0:	4638      	mov	r0, r7
 8003eb2:	f7ff ffa5 	bl	8003e00 <_Bfree>
 8003eb6:	4644      	mov	r4, r8
 8003eb8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8003ebc:	3501      	adds	r5, #1
 8003ebe:	615e      	str	r6, [r3, #20]
 8003ec0:	6125      	str	r5, [r4, #16]
 8003ec2:	4620      	mov	r0, r4
 8003ec4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003ec8:	08005114 	.word	0x08005114
 8003ecc:	08005125 	.word	0x08005125

08003ed0 <__hi0bits>:
 8003ed0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8003ed4:	4603      	mov	r3, r0
 8003ed6:	bf36      	itet	cc
 8003ed8:	0403      	lslcc	r3, r0, #16
 8003eda:	2000      	movcs	r0, #0
 8003edc:	2010      	movcc	r0, #16
 8003ede:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003ee2:	bf3c      	itt	cc
 8003ee4:	021b      	lslcc	r3, r3, #8
 8003ee6:	3008      	addcc	r0, #8
 8003ee8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003eec:	bf3c      	itt	cc
 8003eee:	011b      	lslcc	r3, r3, #4
 8003ef0:	3004      	addcc	r0, #4
 8003ef2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ef6:	bf3c      	itt	cc
 8003ef8:	009b      	lslcc	r3, r3, #2
 8003efa:	3002      	addcc	r0, #2
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	db05      	blt.n	8003f0c <__hi0bits+0x3c>
 8003f00:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8003f04:	f100 0001 	add.w	r0, r0, #1
 8003f08:	bf08      	it	eq
 8003f0a:	2020      	moveq	r0, #32
 8003f0c:	4770      	bx	lr

08003f0e <__lo0bits>:
 8003f0e:	6803      	ldr	r3, [r0, #0]
 8003f10:	4602      	mov	r2, r0
 8003f12:	f013 0007 	ands.w	r0, r3, #7
 8003f16:	d00b      	beq.n	8003f30 <__lo0bits+0x22>
 8003f18:	07d9      	lsls	r1, r3, #31
 8003f1a:	d421      	bmi.n	8003f60 <__lo0bits+0x52>
 8003f1c:	0798      	lsls	r0, r3, #30
 8003f1e:	bf49      	itett	mi
 8003f20:	085b      	lsrmi	r3, r3, #1
 8003f22:	089b      	lsrpl	r3, r3, #2
 8003f24:	2001      	movmi	r0, #1
 8003f26:	6013      	strmi	r3, [r2, #0]
 8003f28:	bf5c      	itt	pl
 8003f2a:	6013      	strpl	r3, [r2, #0]
 8003f2c:	2002      	movpl	r0, #2
 8003f2e:	4770      	bx	lr
 8003f30:	b299      	uxth	r1, r3
 8003f32:	b909      	cbnz	r1, 8003f38 <__lo0bits+0x2a>
 8003f34:	0c1b      	lsrs	r3, r3, #16
 8003f36:	2010      	movs	r0, #16
 8003f38:	b2d9      	uxtb	r1, r3
 8003f3a:	b909      	cbnz	r1, 8003f40 <__lo0bits+0x32>
 8003f3c:	3008      	adds	r0, #8
 8003f3e:	0a1b      	lsrs	r3, r3, #8
 8003f40:	0719      	lsls	r1, r3, #28
 8003f42:	bf04      	itt	eq
 8003f44:	091b      	lsreq	r3, r3, #4
 8003f46:	3004      	addeq	r0, #4
 8003f48:	0799      	lsls	r1, r3, #30
 8003f4a:	bf04      	itt	eq
 8003f4c:	089b      	lsreq	r3, r3, #2
 8003f4e:	3002      	addeq	r0, #2
 8003f50:	07d9      	lsls	r1, r3, #31
 8003f52:	d403      	bmi.n	8003f5c <__lo0bits+0x4e>
 8003f54:	085b      	lsrs	r3, r3, #1
 8003f56:	f100 0001 	add.w	r0, r0, #1
 8003f5a:	d003      	beq.n	8003f64 <__lo0bits+0x56>
 8003f5c:	6013      	str	r3, [r2, #0]
 8003f5e:	4770      	bx	lr
 8003f60:	2000      	movs	r0, #0
 8003f62:	4770      	bx	lr
 8003f64:	2020      	movs	r0, #32
 8003f66:	4770      	bx	lr

08003f68 <__i2b>:
 8003f68:	b510      	push	{r4, lr}
 8003f6a:	460c      	mov	r4, r1
 8003f6c:	2101      	movs	r1, #1
 8003f6e:	f7ff ff07 	bl	8003d80 <_Balloc>
 8003f72:	4602      	mov	r2, r0
 8003f74:	b928      	cbnz	r0, 8003f82 <__i2b+0x1a>
 8003f76:	4b05      	ldr	r3, [pc, #20]	@ (8003f8c <__i2b+0x24>)
 8003f78:	4805      	ldr	r0, [pc, #20]	@ (8003f90 <__i2b+0x28>)
 8003f7a:	f240 1145 	movw	r1, #325	@ 0x145
 8003f7e:	f000 fcaf 	bl	80048e0 <__assert_func>
 8003f82:	2301      	movs	r3, #1
 8003f84:	6144      	str	r4, [r0, #20]
 8003f86:	6103      	str	r3, [r0, #16]
 8003f88:	bd10      	pop	{r4, pc}
 8003f8a:	bf00      	nop
 8003f8c:	08005114 	.word	0x08005114
 8003f90:	08005125 	.word	0x08005125

08003f94 <__multiply>:
 8003f94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f98:	4617      	mov	r7, r2
 8003f9a:	690a      	ldr	r2, [r1, #16]
 8003f9c:	693b      	ldr	r3, [r7, #16]
 8003f9e:	429a      	cmp	r2, r3
 8003fa0:	bfa8      	it	ge
 8003fa2:	463b      	movge	r3, r7
 8003fa4:	4689      	mov	r9, r1
 8003fa6:	bfa4      	itt	ge
 8003fa8:	460f      	movge	r7, r1
 8003faa:	4699      	movge	r9, r3
 8003fac:	693d      	ldr	r5, [r7, #16]
 8003fae:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8003fb2:	68bb      	ldr	r3, [r7, #8]
 8003fb4:	6879      	ldr	r1, [r7, #4]
 8003fb6:	eb05 060a 	add.w	r6, r5, sl
 8003fba:	42b3      	cmp	r3, r6
 8003fbc:	b085      	sub	sp, #20
 8003fbe:	bfb8      	it	lt
 8003fc0:	3101      	addlt	r1, #1
 8003fc2:	f7ff fedd 	bl	8003d80 <_Balloc>
 8003fc6:	b930      	cbnz	r0, 8003fd6 <__multiply+0x42>
 8003fc8:	4602      	mov	r2, r0
 8003fca:	4b41      	ldr	r3, [pc, #260]	@ (80040d0 <__multiply+0x13c>)
 8003fcc:	4841      	ldr	r0, [pc, #260]	@ (80040d4 <__multiply+0x140>)
 8003fce:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8003fd2:	f000 fc85 	bl	80048e0 <__assert_func>
 8003fd6:	f100 0414 	add.w	r4, r0, #20
 8003fda:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8003fde:	4623      	mov	r3, r4
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	4573      	cmp	r3, lr
 8003fe4:	d320      	bcc.n	8004028 <__multiply+0x94>
 8003fe6:	f107 0814 	add.w	r8, r7, #20
 8003fea:	f109 0114 	add.w	r1, r9, #20
 8003fee:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8003ff2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8003ff6:	9302      	str	r3, [sp, #8]
 8003ff8:	1beb      	subs	r3, r5, r7
 8003ffa:	3b15      	subs	r3, #21
 8003ffc:	f023 0303 	bic.w	r3, r3, #3
 8004000:	3304      	adds	r3, #4
 8004002:	3715      	adds	r7, #21
 8004004:	42bd      	cmp	r5, r7
 8004006:	bf38      	it	cc
 8004008:	2304      	movcc	r3, #4
 800400a:	9301      	str	r3, [sp, #4]
 800400c:	9b02      	ldr	r3, [sp, #8]
 800400e:	9103      	str	r1, [sp, #12]
 8004010:	428b      	cmp	r3, r1
 8004012:	d80c      	bhi.n	800402e <__multiply+0x9a>
 8004014:	2e00      	cmp	r6, #0
 8004016:	dd03      	ble.n	8004020 <__multiply+0x8c>
 8004018:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800401c:	2b00      	cmp	r3, #0
 800401e:	d055      	beq.n	80040cc <__multiply+0x138>
 8004020:	6106      	str	r6, [r0, #16]
 8004022:	b005      	add	sp, #20
 8004024:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004028:	f843 2b04 	str.w	r2, [r3], #4
 800402c:	e7d9      	b.n	8003fe2 <__multiply+0x4e>
 800402e:	f8b1 a000 	ldrh.w	sl, [r1]
 8004032:	f1ba 0f00 	cmp.w	sl, #0
 8004036:	d01f      	beq.n	8004078 <__multiply+0xe4>
 8004038:	46c4      	mov	ip, r8
 800403a:	46a1      	mov	r9, r4
 800403c:	2700      	movs	r7, #0
 800403e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8004042:	f8d9 3000 	ldr.w	r3, [r9]
 8004046:	fa1f fb82 	uxth.w	fp, r2
 800404a:	b29b      	uxth	r3, r3
 800404c:	fb0a 330b 	mla	r3, sl, fp, r3
 8004050:	443b      	add	r3, r7
 8004052:	f8d9 7000 	ldr.w	r7, [r9]
 8004056:	0c12      	lsrs	r2, r2, #16
 8004058:	0c3f      	lsrs	r7, r7, #16
 800405a:	fb0a 7202 	mla	r2, sl, r2, r7
 800405e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8004062:	b29b      	uxth	r3, r3
 8004064:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004068:	4565      	cmp	r5, ip
 800406a:	f849 3b04 	str.w	r3, [r9], #4
 800406e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8004072:	d8e4      	bhi.n	800403e <__multiply+0xaa>
 8004074:	9b01      	ldr	r3, [sp, #4]
 8004076:	50e7      	str	r7, [r4, r3]
 8004078:	9b03      	ldr	r3, [sp, #12]
 800407a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800407e:	3104      	adds	r1, #4
 8004080:	f1b9 0f00 	cmp.w	r9, #0
 8004084:	d020      	beq.n	80040c8 <__multiply+0x134>
 8004086:	6823      	ldr	r3, [r4, #0]
 8004088:	4647      	mov	r7, r8
 800408a:	46a4      	mov	ip, r4
 800408c:	f04f 0a00 	mov.w	sl, #0
 8004090:	f8b7 b000 	ldrh.w	fp, [r7]
 8004094:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8004098:	fb09 220b 	mla	r2, r9, fp, r2
 800409c:	4452      	add	r2, sl
 800409e:	b29b      	uxth	r3, r3
 80040a0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80040a4:	f84c 3b04 	str.w	r3, [ip], #4
 80040a8:	f857 3b04 	ldr.w	r3, [r7], #4
 80040ac:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80040b0:	f8bc 3000 	ldrh.w	r3, [ip]
 80040b4:	fb09 330a 	mla	r3, r9, sl, r3
 80040b8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80040bc:	42bd      	cmp	r5, r7
 80040be:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80040c2:	d8e5      	bhi.n	8004090 <__multiply+0xfc>
 80040c4:	9a01      	ldr	r2, [sp, #4]
 80040c6:	50a3      	str	r3, [r4, r2]
 80040c8:	3404      	adds	r4, #4
 80040ca:	e79f      	b.n	800400c <__multiply+0x78>
 80040cc:	3e01      	subs	r6, #1
 80040ce:	e7a1      	b.n	8004014 <__multiply+0x80>
 80040d0:	08005114 	.word	0x08005114
 80040d4:	08005125 	.word	0x08005125

080040d8 <__pow5mult>:
 80040d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80040dc:	4615      	mov	r5, r2
 80040de:	f012 0203 	ands.w	r2, r2, #3
 80040e2:	4607      	mov	r7, r0
 80040e4:	460e      	mov	r6, r1
 80040e6:	d007      	beq.n	80040f8 <__pow5mult+0x20>
 80040e8:	4c25      	ldr	r4, [pc, #148]	@ (8004180 <__pow5mult+0xa8>)
 80040ea:	3a01      	subs	r2, #1
 80040ec:	2300      	movs	r3, #0
 80040ee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80040f2:	f7ff fea7 	bl	8003e44 <__multadd>
 80040f6:	4606      	mov	r6, r0
 80040f8:	10ad      	asrs	r5, r5, #2
 80040fa:	d03d      	beq.n	8004178 <__pow5mult+0xa0>
 80040fc:	69fc      	ldr	r4, [r7, #28]
 80040fe:	b97c      	cbnz	r4, 8004120 <__pow5mult+0x48>
 8004100:	2010      	movs	r0, #16
 8004102:	f7ff fd87 	bl	8003c14 <malloc>
 8004106:	4602      	mov	r2, r0
 8004108:	61f8      	str	r0, [r7, #28]
 800410a:	b928      	cbnz	r0, 8004118 <__pow5mult+0x40>
 800410c:	4b1d      	ldr	r3, [pc, #116]	@ (8004184 <__pow5mult+0xac>)
 800410e:	481e      	ldr	r0, [pc, #120]	@ (8004188 <__pow5mult+0xb0>)
 8004110:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8004114:	f000 fbe4 	bl	80048e0 <__assert_func>
 8004118:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800411c:	6004      	str	r4, [r0, #0]
 800411e:	60c4      	str	r4, [r0, #12]
 8004120:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8004124:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004128:	b94c      	cbnz	r4, 800413e <__pow5mult+0x66>
 800412a:	f240 2171 	movw	r1, #625	@ 0x271
 800412e:	4638      	mov	r0, r7
 8004130:	f7ff ff1a 	bl	8003f68 <__i2b>
 8004134:	2300      	movs	r3, #0
 8004136:	f8c8 0008 	str.w	r0, [r8, #8]
 800413a:	4604      	mov	r4, r0
 800413c:	6003      	str	r3, [r0, #0]
 800413e:	f04f 0900 	mov.w	r9, #0
 8004142:	07eb      	lsls	r3, r5, #31
 8004144:	d50a      	bpl.n	800415c <__pow5mult+0x84>
 8004146:	4631      	mov	r1, r6
 8004148:	4622      	mov	r2, r4
 800414a:	4638      	mov	r0, r7
 800414c:	f7ff ff22 	bl	8003f94 <__multiply>
 8004150:	4631      	mov	r1, r6
 8004152:	4680      	mov	r8, r0
 8004154:	4638      	mov	r0, r7
 8004156:	f7ff fe53 	bl	8003e00 <_Bfree>
 800415a:	4646      	mov	r6, r8
 800415c:	106d      	asrs	r5, r5, #1
 800415e:	d00b      	beq.n	8004178 <__pow5mult+0xa0>
 8004160:	6820      	ldr	r0, [r4, #0]
 8004162:	b938      	cbnz	r0, 8004174 <__pow5mult+0x9c>
 8004164:	4622      	mov	r2, r4
 8004166:	4621      	mov	r1, r4
 8004168:	4638      	mov	r0, r7
 800416a:	f7ff ff13 	bl	8003f94 <__multiply>
 800416e:	6020      	str	r0, [r4, #0]
 8004170:	f8c0 9000 	str.w	r9, [r0]
 8004174:	4604      	mov	r4, r0
 8004176:	e7e4      	b.n	8004142 <__pow5mult+0x6a>
 8004178:	4630      	mov	r0, r6
 800417a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800417e:	bf00      	nop
 8004180:	080051d8 	.word	0x080051d8
 8004184:	080050a5 	.word	0x080050a5
 8004188:	08005125 	.word	0x08005125

0800418c <__lshift>:
 800418c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004190:	460c      	mov	r4, r1
 8004192:	6849      	ldr	r1, [r1, #4]
 8004194:	6923      	ldr	r3, [r4, #16]
 8004196:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800419a:	68a3      	ldr	r3, [r4, #8]
 800419c:	4607      	mov	r7, r0
 800419e:	4691      	mov	r9, r2
 80041a0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80041a4:	f108 0601 	add.w	r6, r8, #1
 80041a8:	42b3      	cmp	r3, r6
 80041aa:	db0b      	blt.n	80041c4 <__lshift+0x38>
 80041ac:	4638      	mov	r0, r7
 80041ae:	f7ff fde7 	bl	8003d80 <_Balloc>
 80041b2:	4605      	mov	r5, r0
 80041b4:	b948      	cbnz	r0, 80041ca <__lshift+0x3e>
 80041b6:	4602      	mov	r2, r0
 80041b8:	4b28      	ldr	r3, [pc, #160]	@ (800425c <__lshift+0xd0>)
 80041ba:	4829      	ldr	r0, [pc, #164]	@ (8004260 <__lshift+0xd4>)
 80041bc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80041c0:	f000 fb8e 	bl	80048e0 <__assert_func>
 80041c4:	3101      	adds	r1, #1
 80041c6:	005b      	lsls	r3, r3, #1
 80041c8:	e7ee      	b.n	80041a8 <__lshift+0x1c>
 80041ca:	2300      	movs	r3, #0
 80041cc:	f100 0114 	add.w	r1, r0, #20
 80041d0:	f100 0210 	add.w	r2, r0, #16
 80041d4:	4618      	mov	r0, r3
 80041d6:	4553      	cmp	r3, sl
 80041d8:	db33      	blt.n	8004242 <__lshift+0xb6>
 80041da:	6920      	ldr	r0, [r4, #16]
 80041dc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80041e0:	f104 0314 	add.w	r3, r4, #20
 80041e4:	f019 091f 	ands.w	r9, r9, #31
 80041e8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80041ec:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80041f0:	d02b      	beq.n	800424a <__lshift+0xbe>
 80041f2:	f1c9 0e20 	rsb	lr, r9, #32
 80041f6:	468a      	mov	sl, r1
 80041f8:	2200      	movs	r2, #0
 80041fa:	6818      	ldr	r0, [r3, #0]
 80041fc:	fa00 f009 	lsl.w	r0, r0, r9
 8004200:	4310      	orrs	r0, r2
 8004202:	f84a 0b04 	str.w	r0, [sl], #4
 8004206:	f853 2b04 	ldr.w	r2, [r3], #4
 800420a:	459c      	cmp	ip, r3
 800420c:	fa22 f20e 	lsr.w	r2, r2, lr
 8004210:	d8f3      	bhi.n	80041fa <__lshift+0x6e>
 8004212:	ebac 0304 	sub.w	r3, ip, r4
 8004216:	3b15      	subs	r3, #21
 8004218:	f023 0303 	bic.w	r3, r3, #3
 800421c:	3304      	adds	r3, #4
 800421e:	f104 0015 	add.w	r0, r4, #21
 8004222:	4560      	cmp	r0, ip
 8004224:	bf88      	it	hi
 8004226:	2304      	movhi	r3, #4
 8004228:	50ca      	str	r2, [r1, r3]
 800422a:	b10a      	cbz	r2, 8004230 <__lshift+0xa4>
 800422c:	f108 0602 	add.w	r6, r8, #2
 8004230:	3e01      	subs	r6, #1
 8004232:	4638      	mov	r0, r7
 8004234:	612e      	str	r6, [r5, #16]
 8004236:	4621      	mov	r1, r4
 8004238:	f7ff fde2 	bl	8003e00 <_Bfree>
 800423c:	4628      	mov	r0, r5
 800423e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004242:	f842 0f04 	str.w	r0, [r2, #4]!
 8004246:	3301      	adds	r3, #1
 8004248:	e7c5      	b.n	80041d6 <__lshift+0x4a>
 800424a:	3904      	subs	r1, #4
 800424c:	f853 2b04 	ldr.w	r2, [r3], #4
 8004250:	f841 2f04 	str.w	r2, [r1, #4]!
 8004254:	459c      	cmp	ip, r3
 8004256:	d8f9      	bhi.n	800424c <__lshift+0xc0>
 8004258:	e7ea      	b.n	8004230 <__lshift+0xa4>
 800425a:	bf00      	nop
 800425c:	08005114 	.word	0x08005114
 8004260:	08005125 	.word	0x08005125

08004264 <__mcmp>:
 8004264:	690a      	ldr	r2, [r1, #16]
 8004266:	4603      	mov	r3, r0
 8004268:	6900      	ldr	r0, [r0, #16]
 800426a:	1a80      	subs	r0, r0, r2
 800426c:	b530      	push	{r4, r5, lr}
 800426e:	d10e      	bne.n	800428e <__mcmp+0x2a>
 8004270:	3314      	adds	r3, #20
 8004272:	3114      	adds	r1, #20
 8004274:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8004278:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800427c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8004280:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8004284:	4295      	cmp	r5, r2
 8004286:	d003      	beq.n	8004290 <__mcmp+0x2c>
 8004288:	d205      	bcs.n	8004296 <__mcmp+0x32>
 800428a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800428e:	bd30      	pop	{r4, r5, pc}
 8004290:	42a3      	cmp	r3, r4
 8004292:	d3f3      	bcc.n	800427c <__mcmp+0x18>
 8004294:	e7fb      	b.n	800428e <__mcmp+0x2a>
 8004296:	2001      	movs	r0, #1
 8004298:	e7f9      	b.n	800428e <__mcmp+0x2a>
	...

0800429c <__mdiff>:
 800429c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042a0:	4689      	mov	r9, r1
 80042a2:	4606      	mov	r6, r0
 80042a4:	4611      	mov	r1, r2
 80042a6:	4648      	mov	r0, r9
 80042a8:	4614      	mov	r4, r2
 80042aa:	f7ff ffdb 	bl	8004264 <__mcmp>
 80042ae:	1e05      	subs	r5, r0, #0
 80042b0:	d112      	bne.n	80042d8 <__mdiff+0x3c>
 80042b2:	4629      	mov	r1, r5
 80042b4:	4630      	mov	r0, r6
 80042b6:	f7ff fd63 	bl	8003d80 <_Balloc>
 80042ba:	4602      	mov	r2, r0
 80042bc:	b928      	cbnz	r0, 80042ca <__mdiff+0x2e>
 80042be:	4b3e      	ldr	r3, [pc, #248]	@ (80043b8 <__mdiff+0x11c>)
 80042c0:	f240 2137 	movw	r1, #567	@ 0x237
 80042c4:	483d      	ldr	r0, [pc, #244]	@ (80043bc <__mdiff+0x120>)
 80042c6:	f000 fb0b 	bl	80048e0 <__assert_func>
 80042ca:	2301      	movs	r3, #1
 80042cc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80042d0:	4610      	mov	r0, r2
 80042d2:	b003      	add	sp, #12
 80042d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80042d8:	bfbc      	itt	lt
 80042da:	464b      	movlt	r3, r9
 80042dc:	46a1      	movlt	r9, r4
 80042de:	4630      	mov	r0, r6
 80042e0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80042e4:	bfba      	itte	lt
 80042e6:	461c      	movlt	r4, r3
 80042e8:	2501      	movlt	r5, #1
 80042ea:	2500      	movge	r5, #0
 80042ec:	f7ff fd48 	bl	8003d80 <_Balloc>
 80042f0:	4602      	mov	r2, r0
 80042f2:	b918      	cbnz	r0, 80042fc <__mdiff+0x60>
 80042f4:	4b30      	ldr	r3, [pc, #192]	@ (80043b8 <__mdiff+0x11c>)
 80042f6:	f240 2145 	movw	r1, #581	@ 0x245
 80042fa:	e7e3      	b.n	80042c4 <__mdiff+0x28>
 80042fc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8004300:	6926      	ldr	r6, [r4, #16]
 8004302:	60c5      	str	r5, [r0, #12]
 8004304:	f109 0310 	add.w	r3, r9, #16
 8004308:	f109 0514 	add.w	r5, r9, #20
 800430c:	f104 0e14 	add.w	lr, r4, #20
 8004310:	f100 0b14 	add.w	fp, r0, #20
 8004314:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8004318:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800431c:	9301      	str	r3, [sp, #4]
 800431e:	46d9      	mov	r9, fp
 8004320:	f04f 0c00 	mov.w	ip, #0
 8004324:	9b01      	ldr	r3, [sp, #4]
 8004326:	f85e 0b04 	ldr.w	r0, [lr], #4
 800432a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800432e:	9301      	str	r3, [sp, #4]
 8004330:	b281      	uxth	r1, r0
 8004332:	fa1f f38a 	uxth.w	r3, sl
 8004336:	1a5b      	subs	r3, r3, r1
 8004338:	0c00      	lsrs	r0, r0, #16
 800433a:	4463      	add	r3, ip
 800433c:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8004340:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8004344:	b29b      	uxth	r3, r3
 8004346:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800434a:	4576      	cmp	r6, lr
 800434c:	f849 3b04 	str.w	r3, [r9], #4
 8004350:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8004354:	d8e6      	bhi.n	8004324 <__mdiff+0x88>
 8004356:	1b33      	subs	r3, r6, r4
 8004358:	3b15      	subs	r3, #21
 800435a:	f023 0303 	bic.w	r3, r3, #3
 800435e:	3415      	adds	r4, #21
 8004360:	3304      	adds	r3, #4
 8004362:	42a6      	cmp	r6, r4
 8004364:	bf38      	it	cc
 8004366:	2304      	movcc	r3, #4
 8004368:	441d      	add	r5, r3
 800436a:	445b      	add	r3, fp
 800436c:	461e      	mov	r6, r3
 800436e:	462c      	mov	r4, r5
 8004370:	4544      	cmp	r4, r8
 8004372:	d30e      	bcc.n	8004392 <__mdiff+0xf6>
 8004374:	f108 0103 	add.w	r1, r8, #3
 8004378:	1b49      	subs	r1, r1, r5
 800437a:	f021 0103 	bic.w	r1, r1, #3
 800437e:	3d03      	subs	r5, #3
 8004380:	45a8      	cmp	r8, r5
 8004382:	bf38      	it	cc
 8004384:	2100      	movcc	r1, #0
 8004386:	440b      	add	r3, r1
 8004388:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800438c:	b191      	cbz	r1, 80043b4 <__mdiff+0x118>
 800438e:	6117      	str	r7, [r2, #16]
 8004390:	e79e      	b.n	80042d0 <__mdiff+0x34>
 8004392:	f854 1b04 	ldr.w	r1, [r4], #4
 8004396:	46e6      	mov	lr, ip
 8004398:	0c08      	lsrs	r0, r1, #16
 800439a:	fa1c fc81 	uxtah	ip, ip, r1
 800439e:	4471      	add	r1, lr
 80043a0:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80043a4:	b289      	uxth	r1, r1
 80043a6:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80043aa:	f846 1b04 	str.w	r1, [r6], #4
 80043ae:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80043b2:	e7dd      	b.n	8004370 <__mdiff+0xd4>
 80043b4:	3f01      	subs	r7, #1
 80043b6:	e7e7      	b.n	8004388 <__mdiff+0xec>
 80043b8:	08005114 	.word	0x08005114
 80043bc:	08005125 	.word	0x08005125

080043c0 <__d2b>:
 80043c0:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 80043c4:	2101      	movs	r1, #1
 80043c6:	9e08      	ldr	r6, [sp, #32]
 80043c8:	4690      	mov	r8, r2
 80043ca:	4699      	mov	r9, r3
 80043cc:	f7ff fcd8 	bl	8003d80 <_Balloc>
 80043d0:	4604      	mov	r4, r0
 80043d2:	b930      	cbnz	r0, 80043e2 <__d2b+0x22>
 80043d4:	4602      	mov	r2, r0
 80043d6:	4b24      	ldr	r3, [pc, #144]	@ (8004468 <__d2b+0xa8>)
 80043d8:	4824      	ldr	r0, [pc, #144]	@ (800446c <__d2b+0xac>)
 80043da:	f240 310f 	movw	r1, #783	@ 0x30f
 80043de:	f000 fa7f 	bl	80048e0 <__assert_func>
 80043e2:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80043e6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80043ea:	b10d      	cbz	r5, 80043f0 <__d2b+0x30>
 80043ec:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80043f0:	9301      	str	r3, [sp, #4]
 80043f2:	f1b8 0300 	subs.w	r3, r8, #0
 80043f6:	d024      	beq.n	8004442 <__d2b+0x82>
 80043f8:	4668      	mov	r0, sp
 80043fa:	9300      	str	r3, [sp, #0]
 80043fc:	f7ff fd87 	bl	8003f0e <__lo0bits>
 8004400:	e9dd 1200 	ldrd	r1, r2, [sp]
 8004404:	b1d8      	cbz	r0, 800443e <__d2b+0x7e>
 8004406:	f1c0 0320 	rsb	r3, r0, #32
 800440a:	fa02 f303 	lsl.w	r3, r2, r3
 800440e:	430b      	orrs	r3, r1
 8004410:	40c2      	lsrs	r2, r0
 8004412:	6163      	str	r3, [r4, #20]
 8004414:	9201      	str	r2, [sp, #4]
 8004416:	9b01      	ldr	r3, [sp, #4]
 8004418:	61a3      	str	r3, [r4, #24]
 800441a:	2b00      	cmp	r3, #0
 800441c:	bf0c      	ite	eq
 800441e:	2201      	moveq	r2, #1
 8004420:	2202      	movne	r2, #2
 8004422:	6122      	str	r2, [r4, #16]
 8004424:	b1ad      	cbz	r5, 8004452 <__d2b+0x92>
 8004426:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800442a:	4405      	add	r5, r0
 800442c:	6035      	str	r5, [r6, #0]
 800442e:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8004432:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004434:	6018      	str	r0, [r3, #0]
 8004436:	4620      	mov	r0, r4
 8004438:	b002      	add	sp, #8
 800443a:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800443e:	6161      	str	r1, [r4, #20]
 8004440:	e7e9      	b.n	8004416 <__d2b+0x56>
 8004442:	a801      	add	r0, sp, #4
 8004444:	f7ff fd63 	bl	8003f0e <__lo0bits>
 8004448:	9b01      	ldr	r3, [sp, #4]
 800444a:	6163      	str	r3, [r4, #20]
 800444c:	3020      	adds	r0, #32
 800444e:	2201      	movs	r2, #1
 8004450:	e7e7      	b.n	8004422 <__d2b+0x62>
 8004452:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8004456:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800445a:	6030      	str	r0, [r6, #0]
 800445c:	6918      	ldr	r0, [r3, #16]
 800445e:	f7ff fd37 	bl	8003ed0 <__hi0bits>
 8004462:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8004466:	e7e4      	b.n	8004432 <__d2b+0x72>
 8004468:	08005114 	.word	0x08005114
 800446c:	08005125 	.word	0x08005125

08004470 <__ssputs_r>:
 8004470:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004474:	688e      	ldr	r6, [r1, #8]
 8004476:	461f      	mov	r7, r3
 8004478:	42be      	cmp	r6, r7
 800447a:	680b      	ldr	r3, [r1, #0]
 800447c:	4682      	mov	sl, r0
 800447e:	460c      	mov	r4, r1
 8004480:	4690      	mov	r8, r2
 8004482:	d82d      	bhi.n	80044e0 <__ssputs_r+0x70>
 8004484:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004488:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800448c:	d026      	beq.n	80044dc <__ssputs_r+0x6c>
 800448e:	6965      	ldr	r5, [r4, #20]
 8004490:	6909      	ldr	r1, [r1, #16]
 8004492:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004496:	eba3 0901 	sub.w	r9, r3, r1
 800449a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800449e:	1c7b      	adds	r3, r7, #1
 80044a0:	444b      	add	r3, r9
 80044a2:	106d      	asrs	r5, r5, #1
 80044a4:	429d      	cmp	r5, r3
 80044a6:	bf38      	it	cc
 80044a8:	461d      	movcc	r5, r3
 80044aa:	0553      	lsls	r3, r2, #21
 80044ac:	d527      	bpl.n	80044fe <__ssputs_r+0x8e>
 80044ae:	4629      	mov	r1, r5
 80044b0:	f7ff fbda 	bl	8003c68 <_malloc_r>
 80044b4:	4606      	mov	r6, r0
 80044b6:	b360      	cbz	r0, 8004512 <__ssputs_r+0xa2>
 80044b8:	6921      	ldr	r1, [r4, #16]
 80044ba:	464a      	mov	r2, r9
 80044bc:	f000 fa02 	bl	80048c4 <memcpy>
 80044c0:	89a3      	ldrh	r3, [r4, #12]
 80044c2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80044c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80044ca:	81a3      	strh	r3, [r4, #12]
 80044cc:	6126      	str	r6, [r4, #16]
 80044ce:	6165      	str	r5, [r4, #20]
 80044d0:	444e      	add	r6, r9
 80044d2:	eba5 0509 	sub.w	r5, r5, r9
 80044d6:	6026      	str	r6, [r4, #0]
 80044d8:	60a5      	str	r5, [r4, #8]
 80044da:	463e      	mov	r6, r7
 80044dc:	42be      	cmp	r6, r7
 80044de:	d900      	bls.n	80044e2 <__ssputs_r+0x72>
 80044e0:	463e      	mov	r6, r7
 80044e2:	6820      	ldr	r0, [r4, #0]
 80044e4:	4632      	mov	r2, r6
 80044e6:	4641      	mov	r1, r8
 80044e8:	f000 f9c2 	bl	8004870 <memmove>
 80044ec:	68a3      	ldr	r3, [r4, #8]
 80044ee:	1b9b      	subs	r3, r3, r6
 80044f0:	60a3      	str	r3, [r4, #8]
 80044f2:	6823      	ldr	r3, [r4, #0]
 80044f4:	4433      	add	r3, r6
 80044f6:	6023      	str	r3, [r4, #0]
 80044f8:	2000      	movs	r0, #0
 80044fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80044fe:	462a      	mov	r2, r5
 8004500:	f000 fa32 	bl	8004968 <_realloc_r>
 8004504:	4606      	mov	r6, r0
 8004506:	2800      	cmp	r0, #0
 8004508:	d1e0      	bne.n	80044cc <__ssputs_r+0x5c>
 800450a:	6921      	ldr	r1, [r4, #16]
 800450c:	4650      	mov	r0, sl
 800450e:	f7ff fb37 	bl	8003b80 <_free_r>
 8004512:	230c      	movs	r3, #12
 8004514:	f8ca 3000 	str.w	r3, [sl]
 8004518:	89a3      	ldrh	r3, [r4, #12]
 800451a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800451e:	81a3      	strh	r3, [r4, #12]
 8004520:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004524:	e7e9      	b.n	80044fa <__ssputs_r+0x8a>
	...

08004528 <_svfiprintf_r>:
 8004528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800452c:	4698      	mov	r8, r3
 800452e:	898b      	ldrh	r3, [r1, #12]
 8004530:	061b      	lsls	r3, r3, #24
 8004532:	b09d      	sub	sp, #116	@ 0x74
 8004534:	4607      	mov	r7, r0
 8004536:	460d      	mov	r5, r1
 8004538:	4614      	mov	r4, r2
 800453a:	d510      	bpl.n	800455e <_svfiprintf_r+0x36>
 800453c:	690b      	ldr	r3, [r1, #16]
 800453e:	b973      	cbnz	r3, 800455e <_svfiprintf_r+0x36>
 8004540:	2140      	movs	r1, #64	@ 0x40
 8004542:	f7ff fb91 	bl	8003c68 <_malloc_r>
 8004546:	6028      	str	r0, [r5, #0]
 8004548:	6128      	str	r0, [r5, #16]
 800454a:	b930      	cbnz	r0, 800455a <_svfiprintf_r+0x32>
 800454c:	230c      	movs	r3, #12
 800454e:	603b      	str	r3, [r7, #0]
 8004550:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004554:	b01d      	add	sp, #116	@ 0x74
 8004556:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800455a:	2340      	movs	r3, #64	@ 0x40
 800455c:	616b      	str	r3, [r5, #20]
 800455e:	2300      	movs	r3, #0
 8004560:	9309      	str	r3, [sp, #36]	@ 0x24
 8004562:	2320      	movs	r3, #32
 8004564:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004568:	f8cd 800c 	str.w	r8, [sp, #12]
 800456c:	2330      	movs	r3, #48	@ 0x30
 800456e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800470c <_svfiprintf_r+0x1e4>
 8004572:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004576:	f04f 0901 	mov.w	r9, #1
 800457a:	4623      	mov	r3, r4
 800457c:	469a      	mov	sl, r3
 800457e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004582:	b10a      	cbz	r2, 8004588 <_svfiprintf_r+0x60>
 8004584:	2a25      	cmp	r2, #37	@ 0x25
 8004586:	d1f9      	bne.n	800457c <_svfiprintf_r+0x54>
 8004588:	ebba 0b04 	subs.w	fp, sl, r4
 800458c:	d00b      	beq.n	80045a6 <_svfiprintf_r+0x7e>
 800458e:	465b      	mov	r3, fp
 8004590:	4622      	mov	r2, r4
 8004592:	4629      	mov	r1, r5
 8004594:	4638      	mov	r0, r7
 8004596:	f7ff ff6b 	bl	8004470 <__ssputs_r>
 800459a:	3001      	adds	r0, #1
 800459c:	f000 80a7 	beq.w	80046ee <_svfiprintf_r+0x1c6>
 80045a0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80045a2:	445a      	add	r2, fp
 80045a4:	9209      	str	r2, [sp, #36]	@ 0x24
 80045a6:	f89a 3000 	ldrb.w	r3, [sl]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	f000 809f 	beq.w	80046ee <_svfiprintf_r+0x1c6>
 80045b0:	2300      	movs	r3, #0
 80045b2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80045b6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80045ba:	f10a 0a01 	add.w	sl, sl, #1
 80045be:	9304      	str	r3, [sp, #16]
 80045c0:	9307      	str	r3, [sp, #28]
 80045c2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80045c6:	931a      	str	r3, [sp, #104]	@ 0x68
 80045c8:	4654      	mov	r4, sl
 80045ca:	2205      	movs	r2, #5
 80045cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80045d0:	484e      	ldr	r0, [pc, #312]	@ (800470c <_svfiprintf_r+0x1e4>)
 80045d2:	f7fb fdfd 	bl	80001d0 <memchr>
 80045d6:	9a04      	ldr	r2, [sp, #16]
 80045d8:	b9d8      	cbnz	r0, 8004612 <_svfiprintf_r+0xea>
 80045da:	06d0      	lsls	r0, r2, #27
 80045dc:	bf44      	itt	mi
 80045de:	2320      	movmi	r3, #32
 80045e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80045e4:	0711      	lsls	r1, r2, #28
 80045e6:	bf44      	itt	mi
 80045e8:	232b      	movmi	r3, #43	@ 0x2b
 80045ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80045ee:	f89a 3000 	ldrb.w	r3, [sl]
 80045f2:	2b2a      	cmp	r3, #42	@ 0x2a
 80045f4:	d015      	beq.n	8004622 <_svfiprintf_r+0xfa>
 80045f6:	9a07      	ldr	r2, [sp, #28]
 80045f8:	4654      	mov	r4, sl
 80045fa:	2000      	movs	r0, #0
 80045fc:	f04f 0c0a 	mov.w	ip, #10
 8004600:	4621      	mov	r1, r4
 8004602:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004606:	3b30      	subs	r3, #48	@ 0x30
 8004608:	2b09      	cmp	r3, #9
 800460a:	d94b      	bls.n	80046a4 <_svfiprintf_r+0x17c>
 800460c:	b1b0      	cbz	r0, 800463c <_svfiprintf_r+0x114>
 800460e:	9207      	str	r2, [sp, #28]
 8004610:	e014      	b.n	800463c <_svfiprintf_r+0x114>
 8004612:	eba0 0308 	sub.w	r3, r0, r8
 8004616:	fa09 f303 	lsl.w	r3, r9, r3
 800461a:	4313      	orrs	r3, r2
 800461c:	9304      	str	r3, [sp, #16]
 800461e:	46a2      	mov	sl, r4
 8004620:	e7d2      	b.n	80045c8 <_svfiprintf_r+0xa0>
 8004622:	9b03      	ldr	r3, [sp, #12]
 8004624:	1d19      	adds	r1, r3, #4
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	9103      	str	r1, [sp, #12]
 800462a:	2b00      	cmp	r3, #0
 800462c:	bfbb      	ittet	lt
 800462e:	425b      	neglt	r3, r3
 8004630:	f042 0202 	orrlt.w	r2, r2, #2
 8004634:	9307      	strge	r3, [sp, #28]
 8004636:	9307      	strlt	r3, [sp, #28]
 8004638:	bfb8      	it	lt
 800463a:	9204      	strlt	r2, [sp, #16]
 800463c:	7823      	ldrb	r3, [r4, #0]
 800463e:	2b2e      	cmp	r3, #46	@ 0x2e
 8004640:	d10a      	bne.n	8004658 <_svfiprintf_r+0x130>
 8004642:	7863      	ldrb	r3, [r4, #1]
 8004644:	2b2a      	cmp	r3, #42	@ 0x2a
 8004646:	d132      	bne.n	80046ae <_svfiprintf_r+0x186>
 8004648:	9b03      	ldr	r3, [sp, #12]
 800464a:	1d1a      	adds	r2, r3, #4
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	9203      	str	r2, [sp, #12]
 8004650:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004654:	3402      	adds	r4, #2
 8004656:	9305      	str	r3, [sp, #20]
 8004658:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8004710 <_svfiprintf_r+0x1e8>
 800465c:	7821      	ldrb	r1, [r4, #0]
 800465e:	2203      	movs	r2, #3
 8004660:	4650      	mov	r0, sl
 8004662:	f7fb fdb5 	bl	80001d0 <memchr>
 8004666:	b138      	cbz	r0, 8004678 <_svfiprintf_r+0x150>
 8004668:	9b04      	ldr	r3, [sp, #16]
 800466a:	eba0 000a 	sub.w	r0, r0, sl
 800466e:	2240      	movs	r2, #64	@ 0x40
 8004670:	4082      	lsls	r2, r0
 8004672:	4313      	orrs	r3, r2
 8004674:	3401      	adds	r4, #1
 8004676:	9304      	str	r3, [sp, #16]
 8004678:	f814 1b01 	ldrb.w	r1, [r4], #1
 800467c:	4825      	ldr	r0, [pc, #148]	@ (8004714 <_svfiprintf_r+0x1ec>)
 800467e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004682:	2206      	movs	r2, #6
 8004684:	f7fb fda4 	bl	80001d0 <memchr>
 8004688:	2800      	cmp	r0, #0
 800468a:	d036      	beq.n	80046fa <_svfiprintf_r+0x1d2>
 800468c:	4b22      	ldr	r3, [pc, #136]	@ (8004718 <_svfiprintf_r+0x1f0>)
 800468e:	bb1b      	cbnz	r3, 80046d8 <_svfiprintf_r+0x1b0>
 8004690:	9b03      	ldr	r3, [sp, #12]
 8004692:	3307      	adds	r3, #7
 8004694:	f023 0307 	bic.w	r3, r3, #7
 8004698:	3308      	adds	r3, #8
 800469a:	9303      	str	r3, [sp, #12]
 800469c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800469e:	4433      	add	r3, r6
 80046a0:	9309      	str	r3, [sp, #36]	@ 0x24
 80046a2:	e76a      	b.n	800457a <_svfiprintf_r+0x52>
 80046a4:	fb0c 3202 	mla	r2, ip, r2, r3
 80046a8:	460c      	mov	r4, r1
 80046aa:	2001      	movs	r0, #1
 80046ac:	e7a8      	b.n	8004600 <_svfiprintf_r+0xd8>
 80046ae:	2300      	movs	r3, #0
 80046b0:	3401      	adds	r4, #1
 80046b2:	9305      	str	r3, [sp, #20]
 80046b4:	4619      	mov	r1, r3
 80046b6:	f04f 0c0a 	mov.w	ip, #10
 80046ba:	4620      	mov	r0, r4
 80046bc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80046c0:	3a30      	subs	r2, #48	@ 0x30
 80046c2:	2a09      	cmp	r2, #9
 80046c4:	d903      	bls.n	80046ce <_svfiprintf_r+0x1a6>
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d0c6      	beq.n	8004658 <_svfiprintf_r+0x130>
 80046ca:	9105      	str	r1, [sp, #20]
 80046cc:	e7c4      	b.n	8004658 <_svfiprintf_r+0x130>
 80046ce:	fb0c 2101 	mla	r1, ip, r1, r2
 80046d2:	4604      	mov	r4, r0
 80046d4:	2301      	movs	r3, #1
 80046d6:	e7f0      	b.n	80046ba <_svfiprintf_r+0x192>
 80046d8:	ab03      	add	r3, sp, #12
 80046da:	9300      	str	r3, [sp, #0]
 80046dc:	462a      	mov	r2, r5
 80046de:	4b0f      	ldr	r3, [pc, #60]	@ (800471c <_svfiprintf_r+0x1f4>)
 80046e0:	a904      	add	r1, sp, #16
 80046e2:	4638      	mov	r0, r7
 80046e4:	f7fd fe94 	bl	8002410 <_printf_float>
 80046e8:	1c42      	adds	r2, r0, #1
 80046ea:	4606      	mov	r6, r0
 80046ec:	d1d6      	bne.n	800469c <_svfiprintf_r+0x174>
 80046ee:	89ab      	ldrh	r3, [r5, #12]
 80046f0:	065b      	lsls	r3, r3, #25
 80046f2:	f53f af2d 	bmi.w	8004550 <_svfiprintf_r+0x28>
 80046f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80046f8:	e72c      	b.n	8004554 <_svfiprintf_r+0x2c>
 80046fa:	ab03      	add	r3, sp, #12
 80046fc:	9300      	str	r3, [sp, #0]
 80046fe:	462a      	mov	r2, r5
 8004700:	4b06      	ldr	r3, [pc, #24]	@ (800471c <_svfiprintf_r+0x1f4>)
 8004702:	a904      	add	r1, sp, #16
 8004704:	4638      	mov	r0, r7
 8004706:	f7fe f91d 	bl	8002944 <_printf_i>
 800470a:	e7ed      	b.n	80046e8 <_svfiprintf_r+0x1c0>
 800470c:	0800517e 	.word	0x0800517e
 8004710:	08005184 	.word	0x08005184
 8004714:	08005188 	.word	0x08005188
 8004718:	08002411 	.word	0x08002411
 800471c:	08004471 	.word	0x08004471

08004720 <__sflush_r>:
 8004720:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004724:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004726:	0716      	lsls	r6, r2, #28
 8004728:	4605      	mov	r5, r0
 800472a:	460c      	mov	r4, r1
 800472c:	d454      	bmi.n	80047d8 <__sflush_r+0xb8>
 800472e:	684b      	ldr	r3, [r1, #4]
 8004730:	2b00      	cmp	r3, #0
 8004732:	dc02      	bgt.n	800473a <__sflush_r+0x1a>
 8004734:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004736:	2b00      	cmp	r3, #0
 8004738:	dd48      	ble.n	80047cc <__sflush_r+0xac>
 800473a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800473c:	2e00      	cmp	r6, #0
 800473e:	d045      	beq.n	80047cc <__sflush_r+0xac>
 8004740:	2300      	movs	r3, #0
 8004742:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004746:	682f      	ldr	r7, [r5, #0]
 8004748:	6a21      	ldr	r1, [r4, #32]
 800474a:	602b      	str	r3, [r5, #0]
 800474c:	d030      	beq.n	80047b0 <__sflush_r+0x90>
 800474e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004750:	89a3      	ldrh	r3, [r4, #12]
 8004752:	0759      	lsls	r1, r3, #29
 8004754:	d505      	bpl.n	8004762 <__sflush_r+0x42>
 8004756:	6863      	ldr	r3, [r4, #4]
 8004758:	1ad2      	subs	r2, r2, r3
 800475a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800475c:	b10b      	cbz	r3, 8004762 <__sflush_r+0x42>
 800475e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004760:	1ad2      	subs	r2, r2, r3
 8004762:	2300      	movs	r3, #0
 8004764:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004766:	6a21      	ldr	r1, [r4, #32]
 8004768:	4628      	mov	r0, r5
 800476a:	47b0      	blx	r6
 800476c:	1c43      	adds	r3, r0, #1
 800476e:	89a3      	ldrh	r3, [r4, #12]
 8004770:	d106      	bne.n	8004780 <__sflush_r+0x60>
 8004772:	6829      	ldr	r1, [r5, #0]
 8004774:	291d      	cmp	r1, #29
 8004776:	d82b      	bhi.n	80047d0 <__sflush_r+0xb0>
 8004778:	4a28      	ldr	r2, [pc, #160]	@ (800481c <__sflush_r+0xfc>)
 800477a:	40ca      	lsrs	r2, r1
 800477c:	07d6      	lsls	r6, r2, #31
 800477e:	d527      	bpl.n	80047d0 <__sflush_r+0xb0>
 8004780:	2200      	movs	r2, #0
 8004782:	6062      	str	r2, [r4, #4]
 8004784:	04d9      	lsls	r1, r3, #19
 8004786:	6922      	ldr	r2, [r4, #16]
 8004788:	6022      	str	r2, [r4, #0]
 800478a:	d504      	bpl.n	8004796 <__sflush_r+0x76>
 800478c:	1c42      	adds	r2, r0, #1
 800478e:	d101      	bne.n	8004794 <__sflush_r+0x74>
 8004790:	682b      	ldr	r3, [r5, #0]
 8004792:	b903      	cbnz	r3, 8004796 <__sflush_r+0x76>
 8004794:	6560      	str	r0, [r4, #84]	@ 0x54
 8004796:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004798:	602f      	str	r7, [r5, #0]
 800479a:	b1b9      	cbz	r1, 80047cc <__sflush_r+0xac>
 800479c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80047a0:	4299      	cmp	r1, r3
 80047a2:	d002      	beq.n	80047aa <__sflush_r+0x8a>
 80047a4:	4628      	mov	r0, r5
 80047a6:	f7ff f9eb 	bl	8003b80 <_free_r>
 80047aa:	2300      	movs	r3, #0
 80047ac:	6363      	str	r3, [r4, #52]	@ 0x34
 80047ae:	e00d      	b.n	80047cc <__sflush_r+0xac>
 80047b0:	2301      	movs	r3, #1
 80047b2:	4628      	mov	r0, r5
 80047b4:	47b0      	blx	r6
 80047b6:	4602      	mov	r2, r0
 80047b8:	1c50      	adds	r0, r2, #1
 80047ba:	d1c9      	bne.n	8004750 <__sflush_r+0x30>
 80047bc:	682b      	ldr	r3, [r5, #0]
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d0c6      	beq.n	8004750 <__sflush_r+0x30>
 80047c2:	2b1d      	cmp	r3, #29
 80047c4:	d001      	beq.n	80047ca <__sflush_r+0xaa>
 80047c6:	2b16      	cmp	r3, #22
 80047c8:	d11d      	bne.n	8004806 <__sflush_r+0xe6>
 80047ca:	602f      	str	r7, [r5, #0]
 80047cc:	2000      	movs	r0, #0
 80047ce:	e021      	b.n	8004814 <__sflush_r+0xf4>
 80047d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80047d4:	b21b      	sxth	r3, r3
 80047d6:	e01a      	b.n	800480e <__sflush_r+0xee>
 80047d8:	690f      	ldr	r7, [r1, #16]
 80047da:	2f00      	cmp	r7, #0
 80047dc:	d0f6      	beq.n	80047cc <__sflush_r+0xac>
 80047de:	0793      	lsls	r3, r2, #30
 80047e0:	680e      	ldr	r6, [r1, #0]
 80047e2:	bf08      	it	eq
 80047e4:	694b      	ldreq	r3, [r1, #20]
 80047e6:	600f      	str	r7, [r1, #0]
 80047e8:	bf18      	it	ne
 80047ea:	2300      	movne	r3, #0
 80047ec:	1bf6      	subs	r6, r6, r7
 80047ee:	608b      	str	r3, [r1, #8]
 80047f0:	2e00      	cmp	r6, #0
 80047f2:	ddeb      	ble.n	80047cc <__sflush_r+0xac>
 80047f4:	6a21      	ldr	r1, [r4, #32]
 80047f6:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80047fa:	4633      	mov	r3, r6
 80047fc:	463a      	mov	r2, r7
 80047fe:	4628      	mov	r0, r5
 8004800:	47e0      	blx	ip
 8004802:	2800      	cmp	r0, #0
 8004804:	dc07      	bgt.n	8004816 <__sflush_r+0xf6>
 8004806:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800480a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800480e:	81a3      	strh	r3, [r4, #12]
 8004810:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004814:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004816:	4407      	add	r7, r0
 8004818:	1a36      	subs	r6, r6, r0
 800481a:	e7e9      	b.n	80047f0 <__sflush_r+0xd0>
 800481c:	20400001 	.word	0x20400001

08004820 <_fflush_r>:
 8004820:	b538      	push	{r3, r4, r5, lr}
 8004822:	690b      	ldr	r3, [r1, #16]
 8004824:	4605      	mov	r5, r0
 8004826:	460c      	mov	r4, r1
 8004828:	b913      	cbnz	r3, 8004830 <_fflush_r+0x10>
 800482a:	2500      	movs	r5, #0
 800482c:	4628      	mov	r0, r5
 800482e:	bd38      	pop	{r3, r4, r5, pc}
 8004830:	b118      	cbz	r0, 800483a <_fflush_r+0x1a>
 8004832:	6a03      	ldr	r3, [r0, #32]
 8004834:	b90b      	cbnz	r3, 800483a <_fflush_r+0x1a>
 8004836:	f7fe fa2f 	bl	8002c98 <__sinit>
 800483a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800483e:	2b00      	cmp	r3, #0
 8004840:	d0f3      	beq.n	800482a <_fflush_r+0xa>
 8004842:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004844:	07d0      	lsls	r0, r2, #31
 8004846:	d404      	bmi.n	8004852 <_fflush_r+0x32>
 8004848:	0599      	lsls	r1, r3, #22
 800484a:	d402      	bmi.n	8004852 <_fflush_r+0x32>
 800484c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800484e:	f7fe fb3c 	bl	8002eca <__retarget_lock_acquire_recursive>
 8004852:	4628      	mov	r0, r5
 8004854:	4621      	mov	r1, r4
 8004856:	f7ff ff63 	bl	8004720 <__sflush_r>
 800485a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800485c:	07da      	lsls	r2, r3, #31
 800485e:	4605      	mov	r5, r0
 8004860:	d4e4      	bmi.n	800482c <_fflush_r+0xc>
 8004862:	89a3      	ldrh	r3, [r4, #12]
 8004864:	059b      	lsls	r3, r3, #22
 8004866:	d4e1      	bmi.n	800482c <_fflush_r+0xc>
 8004868:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800486a:	f7fe fb2f 	bl	8002ecc <__retarget_lock_release_recursive>
 800486e:	e7dd      	b.n	800482c <_fflush_r+0xc>

08004870 <memmove>:
 8004870:	4288      	cmp	r0, r1
 8004872:	b510      	push	{r4, lr}
 8004874:	eb01 0402 	add.w	r4, r1, r2
 8004878:	d902      	bls.n	8004880 <memmove+0x10>
 800487a:	4284      	cmp	r4, r0
 800487c:	4623      	mov	r3, r4
 800487e:	d807      	bhi.n	8004890 <memmove+0x20>
 8004880:	1e43      	subs	r3, r0, #1
 8004882:	42a1      	cmp	r1, r4
 8004884:	d008      	beq.n	8004898 <memmove+0x28>
 8004886:	f811 2b01 	ldrb.w	r2, [r1], #1
 800488a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800488e:	e7f8      	b.n	8004882 <memmove+0x12>
 8004890:	4402      	add	r2, r0
 8004892:	4601      	mov	r1, r0
 8004894:	428a      	cmp	r2, r1
 8004896:	d100      	bne.n	800489a <memmove+0x2a>
 8004898:	bd10      	pop	{r4, pc}
 800489a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800489e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80048a2:	e7f7      	b.n	8004894 <memmove+0x24>

080048a4 <_sbrk_r>:
 80048a4:	b538      	push	{r3, r4, r5, lr}
 80048a6:	4d06      	ldr	r5, [pc, #24]	@ (80048c0 <_sbrk_r+0x1c>)
 80048a8:	2300      	movs	r3, #0
 80048aa:	4604      	mov	r4, r0
 80048ac:	4608      	mov	r0, r1
 80048ae:	602b      	str	r3, [r5, #0]
 80048b0:	f7fd fb6a 	bl	8001f88 <_sbrk>
 80048b4:	1c43      	adds	r3, r0, #1
 80048b6:	d102      	bne.n	80048be <_sbrk_r+0x1a>
 80048b8:	682b      	ldr	r3, [r5, #0]
 80048ba:	b103      	cbz	r3, 80048be <_sbrk_r+0x1a>
 80048bc:	6023      	str	r3, [r4, #0]
 80048be:	bd38      	pop	{r3, r4, r5, pc}
 80048c0:	20000340 	.word	0x20000340

080048c4 <memcpy>:
 80048c4:	440a      	add	r2, r1
 80048c6:	4291      	cmp	r1, r2
 80048c8:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80048cc:	d100      	bne.n	80048d0 <memcpy+0xc>
 80048ce:	4770      	bx	lr
 80048d0:	b510      	push	{r4, lr}
 80048d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80048d6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80048da:	4291      	cmp	r1, r2
 80048dc:	d1f9      	bne.n	80048d2 <memcpy+0xe>
 80048de:	bd10      	pop	{r4, pc}

080048e0 <__assert_func>:
 80048e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80048e2:	4614      	mov	r4, r2
 80048e4:	461a      	mov	r2, r3
 80048e6:	4b09      	ldr	r3, [pc, #36]	@ (800490c <__assert_func+0x2c>)
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	4605      	mov	r5, r0
 80048ec:	68d8      	ldr	r0, [r3, #12]
 80048ee:	b14c      	cbz	r4, 8004904 <__assert_func+0x24>
 80048f0:	4b07      	ldr	r3, [pc, #28]	@ (8004910 <__assert_func+0x30>)
 80048f2:	9100      	str	r1, [sp, #0]
 80048f4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80048f8:	4906      	ldr	r1, [pc, #24]	@ (8004914 <__assert_func+0x34>)
 80048fa:	462b      	mov	r3, r5
 80048fc:	f000 f870 	bl	80049e0 <fiprintf>
 8004900:	f000 f880 	bl	8004a04 <abort>
 8004904:	4b04      	ldr	r3, [pc, #16]	@ (8004918 <__assert_func+0x38>)
 8004906:	461c      	mov	r4, r3
 8004908:	e7f3      	b.n	80048f2 <__assert_func+0x12>
 800490a:	bf00      	nop
 800490c:	20000010 	.word	0x20000010
 8004910:	08005199 	.word	0x08005199
 8004914:	080051a6 	.word	0x080051a6
 8004918:	080051d4 	.word	0x080051d4

0800491c <_calloc_r>:
 800491c:	b570      	push	{r4, r5, r6, lr}
 800491e:	fba1 5402 	umull	r5, r4, r1, r2
 8004922:	b934      	cbnz	r4, 8004932 <_calloc_r+0x16>
 8004924:	4629      	mov	r1, r5
 8004926:	f7ff f99f 	bl	8003c68 <_malloc_r>
 800492a:	4606      	mov	r6, r0
 800492c:	b928      	cbnz	r0, 800493a <_calloc_r+0x1e>
 800492e:	4630      	mov	r0, r6
 8004930:	bd70      	pop	{r4, r5, r6, pc}
 8004932:	220c      	movs	r2, #12
 8004934:	6002      	str	r2, [r0, #0]
 8004936:	2600      	movs	r6, #0
 8004938:	e7f9      	b.n	800492e <_calloc_r+0x12>
 800493a:	462a      	mov	r2, r5
 800493c:	4621      	mov	r1, r4
 800493e:	f7fe fa46 	bl	8002dce <memset>
 8004942:	e7f4      	b.n	800492e <_calloc_r+0x12>

08004944 <__ascii_mbtowc>:
 8004944:	b082      	sub	sp, #8
 8004946:	b901      	cbnz	r1, 800494a <__ascii_mbtowc+0x6>
 8004948:	a901      	add	r1, sp, #4
 800494a:	b142      	cbz	r2, 800495e <__ascii_mbtowc+0x1a>
 800494c:	b14b      	cbz	r3, 8004962 <__ascii_mbtowc+0x1e>
 800494e:	7813      	ldrb	r3, [r2, #0]
 8004950:	600b      	str	r3, [r1, #0]
 8004952:	7812      	ldrb	r2, [r2, #0]
 8004954:	1e10      	subs	r0, r2, #0
 8004956:	bf18      	it	ne
 8004958:	2001      	movne	r0, #1
 800495a:	b002      	add	sp, #8
 800495c:	4770      	bx	lr
 800495e:	4610      	mov	r0, r2
 8004960:	e7fb      	b.n	800495a <__ascii_mbtowc+0x16>
 8004962:	f06f 0001 	mvn.w	r0, #1
 8004966:	e7f8      	b.n	800495a <__ascii_mbtowc+0x16>

08004968 <_realloc_r>:
 8004968:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800496c:	4607      	mov	r7, r0
 800496e:	4614      	mov	r4, r2
 8004970:	460d      	mov	r5, r1
 8004972:	b921      	cbnz	r1, 800497e <_realloc_r+0x16>
 8004974:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004978:	4611      	mov	r1, r2
 800497a:	f7ff b975 	b.w	8003c68 <_malloc_r>
 800497e:	b92a      	cbnz	r2, 800498c <_realloc_r+0x24>
 8004980:	f7ff f8fe 	bl	8003b80 <_free_r>
 8004984:	4625      	mov	r5, r4
 8004986:	4628      	mov	r0, r5
 8004988:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800498c:	f000 f841 	bl	8004a12 <_malloc_usable_size_r>
 8004990:	4284      	cmp	r4, r0
 8004992:	4606      	mov	r6, r0
 8004994:	d802      	bhi.n	800499c <_realloc_r+0x34>
 8004996:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800499a:	d8f4      	bhi.n	8004986 <_realloc_r+0x1e>
 800499c:	4621      	mov	r1, r4
 800499e:	4638      	mov	r0, r7
 80049a0:	f7ff f962 	bl	8003c68 <_malloc_r>
 80049a4:	4680      	mov	r8, r0
 80049a6:	b908      	cbnz	r0, 80049ac <_realloc_r+0x44>
 80049a8:	4645      	mov	r5, r8
 80049aa:	e7ec      	b.n	8004986 <_realloc_r+0x1e>
 80049ac:	42b4      	cmp	r4, r6
 80049ae:	4622      	mov	r2, r4
 80049b0:	4629      	mov	r1, r5
 80049b2:	bf28      	it	cs
 80049b4:	4632      	movcs	r2, r6
 80049b6:	f7ff ff85 	bl	80048c4 <memcpy>
 80049ba:	4629      	mov	r1, r5
 80049bc:	4638      	mov	r0, r7
 80049be:	f7ff f8df 	bl	8003b80 <_free_r>
 80049c2:	e7f1      	b.n	80049a8 <_realloc_r+0x40>

080049c4 <__ascii_wctomb>:
 80049c4:	4603      	mov	r3, r0
 80049c6:	4608      	mov	r0, r1
 80049c8:	b141      	cbz	r1, 80049dc <__ascii_wctomb+0x18>
 80049ca:	2aff      	cmp	r2, #255	@ 0xff
 80049cc:	d904      	bls.n	80049d8 <__ascii_wctomb+0x14>
 80049ce:	228a      	movs	r2, #138	@ 0x8a
 80049d0:	601a      	str	r2, [r3, #0]
 80049d2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80049d6:	4770      	bx	lr
 80049d8:	700a      	strb	r2, [r1, #0]
 80049da:	2001      	movs	r0, #1
 80049dc:	4770      	bx	lr
	...

080049e0 <fiprintf>:
 80049e0:	b40e      	push	{r1, r2, r3}
 80049e2:	b503      	push	{r0, r1, lr}
 80049e4:	4601      	mov	r1, r0
 80049e6:	ab03      	add	r3, sp, #12
 80049e8:	4805      	ldr	r0, [pc, #20]	@ (8004a00 <fiprintf+0x20>)
 80049ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80049ee:	6800      	ldr	r0, [r0, #0]
 80049f0:	9301      	str	r3, [sp, #4]
 80049f2:	f000 f83d 	bl	8004a70 <_vfiprintf_r>
 80049f6:	b002      	add	sp, #8
 80049f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80049fc:	b003      	add	sp, #12
 80049fe:	4770      	bx	lr
 8004a00:	20000010 	.word	0x20000010

08004a04 <abort>:
 8004a04:	b508      	push	{r3, lr}
 8004a06:	2006      	movs	r0, #6
 8004a08:	f000 fa06 	bl	8004e18 <raise>
 8004a0c:	2001      	movs	r0, #1
 8004a0e:	f7fd fa46 	bl	8001e9e <_exit>

08004a12 <_malloc_usable_size_r>:
 8004a12:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004a16:	1f18      	subs	r0, r3, #4
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	bfbc      	itt	lt
 8004a1c:	580b      	ldrlt	r3, [r1, r0]
 8004a1e:	18c0      	addlt	r0, r0, r3
 8004a20:	4770      	bx	lr

08004a22 <__sfputc_r>:
 8004a22:	6893      	ldr	r3, [r2, #8]
 8004a24:	3b01      	subs	r3, #1
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	b410      	push	{r4}
 8004a2a:	6093      	str	r3, [r2, #8]
 8004a2c:	da07      	bge.n	8004a3e <__sfputc_r+0x1c>
 8004a2e:	6994      	ldr	r4, [r2, #24]
 8004a30:	42a3      	cmp	r3, r4
 8004a32:	db01      	blt.n	8004a38 <__sfputc_r+0x16>
 8004a34:	290a      	cmp	r1, #10
 8004a36:	d102      	bne.n	8004a3e <__sfputc_r+0x1c>
 8004a38:	bc10      	pop	{r4}
 8004a3a:	f000 b931 	b.w	8004ca0 <__swbuf_r>
 8004a3e:	6813      	ldr	r3, [r2, #0]
 8004a40:	1c58      	adds	r0, r3, #1
 8004a42:	6010      	str	r0, [r2, #0]
 8004a44:	7019      	strb	r1, [r3, #0]
 8004a46:	4608      	mov	r0, r1
 8004a48:	bc10      	pop	{r4}
 8004a4a:	4770      	bx	lr

08004a4c <__sfputs_r>:
 8004a4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a4e:	4606      	mov	r6, r0
 8004a50:	460f      	mov	r7, r1
 8004a52:	4614      	mov	r4, r2
 8004a54:	18d5      	adds	r5, r2, r3
 8004a56:	42ac      	cmp	r4, r5
 8004a58:	d101      	bne.n	8004a5e <__sfputs_r+0x12>
 8004a5a:	2000      	movs	r0, #0
 8004a5c:	e007      	b.n	8004a6e <__sfputs_r+0x22>
 8004a5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004a62:	463a      	mov	r2, r7
 8004a64:	4630      	mov	r0, r6
 8004a66:	f7ff ffdc 	bl	8004a22 <__sfputc_r>
 8004a6a:	1c43      	adds	r3, r0, #1
 8004a6c:	d1f3      	bne.n	8004a56 <__sfputs_r+0xa>
 8004a6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004a70 <_vfiprintf_r>:
 8004a70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a74:	460d      	mov	r5, r1
 8004a76:	b09d      	sub	sp, #116	@ 0x74
 8004a78:	4614      	mov	r4, r2
 8004a7a:	4698      	mov	r8, r3
 8004a7c:	4606      	mov	r6, r0
 8004a7e:	b118      	cbz	r0, 8004a88 <_vfiprintf_r+0x18>
 8004a80:	6a03      	ldr	r3, [r0, #32]
 8004a82:	b90b      	cbnz	r3, 8004a88 <_vfiprintf_r+0x18>
 8004a84:	f7fe f908 	bl	8002c98 <__sinit>
 8004a88:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004a8a:	07d9      	lsls	r1, r3, #31
 8004a8c:	d405      	bmi.n	8004a9a <_vfiprintf_r+0x2a>
 8004a8e:	89ab      	ldrh	r3, [r5, #12]
 8004a90:	059a      	lsls	r2, r3, #22
 8004a92:	d402      	bmi.n	8004a9a <_vfiprintf_r+0x2a>
 8004a94:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004a96:	f7fe fa18 	bl	8002eca <__retarget_lock_acquire_recursive>
 8004a9a:	89ab      	ldrh	r3, [r5, #12]
 8004a9c:	071b      	lsls	r3, r3, #28
 8004a9e:	d501      	bpl.n	8004aa4 <_vfiprintf_r+0x34>
 8004aa0:	692b      	ldr	r3, [r5, #16]
 8004aa2:	b99b      	cbnz	r3, 8004acc <_vfiprintf_r+0x5c>
 8004aa4:	4629      	mov	r1, r5
 8004aa6:	4630      	mov	r0, r6
 8004aa8:	f000 f938 	bl	8004d1c <__swsetup_r>
 8004aac:	b170      	cbz	r0, 8004acc <_vfiprintf_r+0x5c>
 8004aae:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004ab0:	07dc      	lsls	r4, r3, #31
 8004ab2:	d504      	bpl.n	8004abe <_vfiprintf_r+0x4e>
 8004ab4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004ab8:	b01d      	add	sp, #116	@ 0x74
 8004aba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004abe:	89ab      	ldrh	r3, [r5, #12]
 8004ac0:	0598      	lsls	r0, r3, #22
 8004ac2:	d4f7      	bmi.n	8004ab4 <_vfiprintf_r+0x44>
 8004ac4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004ac6:	f7fe fa01 	bl	8002ecc <__retarget_lock_release_recursive>
 8004aca:	e7f3      	b.n	8004ab4 <_vfiprintf_r+0x44>
 8004acc:	2300      	movs	r3, #0
 8004ace:	9309      	str	r3, [sp, #36]	@ 0x24
 8004ad0:	2320      	movs	r3, #32
 8004ad2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004ad6:	f8cd 800c 	str.w	r8, [sp, #12]
 8004ada:	2330      	movs	r3, #48	@ 0x30
 8004adc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004c8c <_vfiprintf_r+0x21c>
 8004ae0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004ae4:	f04f 0901 	mov.w	r9, #1
 8004ae8:	4623      	mov	r3, r4
 8004aea:	469a      	mov	sl, r3
 8004aec:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004af0:	b10a      	cbz	r2, 8004af6 <_vfiprintf_r+0x86>
 8004af2:	2a25      	cmp	r2, #37	@ 0x25
 8004af4:	d1f9      	bne.n	8004aea <_vfiprintf_r+0x7a>
 8004af6:	ebba 0b04 	subs.w	fp, sl, r4
 8004afa:	d00b      	beq.n	8004b14 <_vfiprintf_r+0xa4>
 8004afc:	465b      	mov	r3, fp
 8004afe:	4622      	mov	r2, r4
 8004b00:	4629      	mov	r1, r5
 8004b02:	4630      	mov	r0, r6
 8004b04:	f7ff ffa2 	bl	8004a4c <__sfputs_r>
 8004b08:	3001      	adds	r0, #1
 8004b0a:	f000 80a7 	beq.w	8004c5c <_vfiprintf_r+0x1ec>
 8004b0e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004b10:	445a      	add	r2, fp
 8004b12:	9209      	str	r2, [sp, #36]	@ 0x24
 8004b14:	f89a 3000 	ldrb.w	r3, [sl]
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	f000 809f 	beq.w	8004c5c <_vfiprintf_r+0x1ec>
 8004b1e:	2300      	movs	r3, #0
 8004b20:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004b24:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004b28:	f10a 0a01 	add.w	sl, sl, #1
 8004b2c:	9304      	str	r3, [sp, #16]
 8004b2e:	9307      	str	r3, [sp, #28]
 8004b30:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004b34:	931a      	str	r3, [sp, #104]	@ 0x68
 8004b36:	4654      	mov	r4, sl
 8004b38:	2205      	movs	r2, #5
 8004b3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004b3e:	4853      	ldr	r0, [pc, #332]	@ (8004c8c <_vfiprintf_r+0x21c>)
 8004b40:	f7fb fb46 	bl	80001d0 <memchr>
 8004b44:	9a04      	ldr	r2, [sp, #16]
 8004b46:	b9d8      	cbnz	r0, 8004b80 <_vfiprintf_r+0x110>
 8004b48:	06d1      	lsls	r1, r2, #27
 8004b4a:	bf44      	itt	mi
 8004b4c:	2320      	movmi	r3, #32
 8004b4e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004b52:	0713      	lsls	r3, r2, #28
 8004b54:	bf44      	itt	mi
 8004b56:	232b      	movmi	r3, #43	@ 0x2b
 8004b58:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004b5c:	f89a 3000 	ldrb.w	r3, [sl]
 8004b60:	2b2a      	cmp	r3, #42	@ 0x2a
 8004b62:	d015      	beq.n	8004b90 <_vfiprintf_r+0x120>
 8004b64:	9a07      	ldr	r2, [sp, #28]
 8004b66:	4654      	mov	r4, sl
 8004b68:	2000      	movs	r0, #0
 8004b6a:	f04f 0c0a 	mov.w	ip, #10
 8004b6e:	4621      	mov	r1, r4
 8004b70:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004b74:	3b30      	subs	r3, #48	@ 0x30
 8004b76:	2b09      	cmp	r3, #9
 8004b78:	d94b      	bls.n	8004c12 <_vfiprintf_r+0x1a2>
 8004b7a:	b1b0      	cbz	r0, 8004baa <_vfiprintf_r+0x13a>
 8004b7c:	9207      	str	r2, [sp, #28]
 8004b7e:	e014      	b.n	8004baa <_vfiprintf_r+0x13a>
 8004b80:	eba0 0308 	sub.w	r3, r0, r8
 8004b84:	fa09 f303 	lsl.w	r3, r9, r3
 8004b88:	4313      	orrs	r3, r2
 8004b8a:	9304      	str	r3, [sp, #16]
 8004b8c:	46a2      	mov	sl, r4
 8004b8e:	e7d2      	b.n	8004b36 <_vfiprintf_r+0xc6>
 8004b90:	9b03      	ldr	r3, [sp, #12]
 8004b92:	1d19      	adds	r1, r3, #4
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	9103      	str	r1, [sp, #12]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	bfbb      	ittet	lt
 8004b9c:	425b      	neglt	r3, r3
 8004b9e:	f042 0202 	orrlt.w	r2, r2, #2
 8004ba2:	9307      	strge	r3, [sp, #28]
 8004ba4:	9307      	strlt	r3, [sp, #28]
 8004ba6:	bfb8      	it	lt
 8004ba8:	9204      	strlt	r2, [sp, #16]
 8004baa:	7823      	ldrb	r3, [r4, #0]
 8004bac:	2b2e      	cmp	r3, #46	@ 0x2e
 8004bae:	d10a      	bne.n	8004bc6 <_vfiprintf_r+0x156>
 8004bb0:	7863      	ldrb	r3, [r4, #1]
 8004bb2:	2b2a      	cmp	r3, #42	@ 0x2a
 8004bb4:	d132      	bne.n	8004c1c <_vfiprintf_r+0x1ac>
 8004bb6:	9b03      	ldr	r3, [sp, #12]
 8004bb8:	1d1a      	adds	r2, r3, #4
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	9203      	str	r2, [sp, #12]
 8004bbe:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004bc2:	3402      	adds	r4, #2
 8004bc4:	9305      	str	r3, [sp, #20]
 8004bc6:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8004c90 <_vfiprintf_r+0x220>
 8004bca:	7821      	ldrb	r1, [r4, #0]
 8004bcc:	2203      	movs	r2, #3
 8004bce:	4650      	mov	r0, sl
 8004bd0:	f7fb fafe 	bl	80001d0 <memchr>
 8004bd4:	b138      	cbz	r0, 8004be6 <_vfiprintf_r+0x176>
 8004bd6:	9b04      	ldr	r3, [sp, #16]
 8004bd8:	eba0 000a 	sub.w	r0, r0, sl
 8004bdc:	2240      	movs	r2, #64	@ 0x40
 8004bde:	4082      	lsls	r2, r0
 8004be0:	4313      	orrs	r3, r2
 8004be2:	3401      	adds	r4, #1
 8004be4:	9304      	str	r3, [sp, #16]
 8004be6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004bea:	482a      	ldr	r0, [pc, #168]	@ (8004c94 <_vfiprintf_r+0x224>)
 8004bec:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004bf0:	2206      	movs	r2, #6
 8004bf2:	f7fb faed 	bl	80001d0 <memchr>
 8004bf6:	2800      	cmp	r0, #0
 8004bf8:	d03f      	beq.n	8004c7a <_vfiprintf_r+0x20a>
 8004bfa:	4b27      	ldr	r3, [pc, #156]	@ (8004c98 <_vfiprintf_r+0x228>)
 8004bfc:	bb1b      	cbnz	r3, 8004c46 <_vfiprintf_r+0x1d6>
 8004bfe:	9b03      	ldr	r3, [sp, #12]
 8004c00:	3307      	adds	r3, #7
 8004c02:	f023 0307 	bic.w	r3, r3, #7
 8004c06:	3308      	adds	r3, #8
 8004c08:	9303      	str	r3, [sp, #12]
 8004c0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004c0c:	443b      	add	r3, r7
 8004c0e:	9309      	str	r3, [sp, #36]	@ 0x24
 8004c10:	e76a      	b.n	8004ae8 <_vfiprintf_r+0x78>
 8004c12:	fb0c 3202 	mla	r2, ip, r2, r3
 8004c16:	460c      	mov	r4, r1
 8004c18:	2001      	movs	r0, #1
 8004c1a:	e7a8      	b.n	8004b6e <_vfiprintf_r+0xfe>
 8004c1c:	2300      	movs	r3, #0
 8004c1e:	3401      	adds	r4, #1
 8004c20:	9305      	str	r3, [sp, #20]
 8004c22:	4619      	mov	r1, r3
 8004c24:	f04f 0c0a 	mov.w	ip, #10
 8004c28:	4620      	mov	r0, r4
 8004c2a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004c2e:	3a30      	subs	r2, #48	@ 0x30
 8004c30:	2a09      	cmp	r2, #9
 8004c32:	d903      	bls.n	8004c3c <_vfiprintf_r+0x1cc>
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d0c6      	beq.n	8004bc6 <_vfiprintf_r+0x156>
 8004c38:	9105      	str	r1, [sp, #20]
 8004c3a:	e7c4      	b.n	8004bc6 <_vfiprintf_r+0x156>
 8004c3c:	fb0c 2101 	mla	r1, ip, r1, r2
 8004c40:	4604      	mov	r4, r0
 8004c42:	2301      	movs	r3, #1
 8004c44:	e7f0      	b.n	8004c28 <_vfiprintf_r+0x1b8>
 8004c46:	ab03      	add	r3, sp, #12
 8004c48:	9300      	str	r3, [sp, #0]
 8004c4a:	462a      	mov	r2, r5
 8004c4c:	4b13      	ldr	r3, [pc, #76]	@ (8004c9c <_vfiprintf_r+0x22c>)
 8004c4e:	a904      	add	r1, sp, #16
 8004c50:	4630      	mov	r0, r6
 8004c52:	f7fd fbdd 	bl	8002410 <_printf_float>
 8004c56:	4607      	mov	r7, r0
 8004c58:	1c78      	adds	r0, r7, #1
 8004c5a:	d1d6      	bne.n	8004c0a <_vfiprintf_r+0x19a>
 8004c5c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004c5e:	07d9      	lsls	r1, r3, #31
 8004c60:	d405      	bmi.n	8004c6e <_vfiprintf_r+0x1fe>
 8004c62:	89ab      	ldrh	r3, [r5, #12]
 8004c64:	059a      	lsls	r2, r3, #22
 8004c66:	d402      	bmi.n	8004c6e <_vfiprintf_r+0x1fe>
 8004c68:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004c6a:	f7fe f92f 	bl	8002ecc <__retarget_lock_release_recursive>
 8004c6e:	89ab      	ldrh	r3, [r5, #12]
 8004c70:	065b      	lsls	r3, r3, #25
 8004c72:	f53f af1f 	bmi.w	8004ab4 <_vfiprintf_r+0x44>
 8004c76:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004c78:	e71e      	b.n	8004ab8 <_vfiprintf_r+0x48>
 8004c7a:	ab03      	add	r3, sp, #12
 8004c7c:	9300      	str	r3, [sp, #0]
 8004c7e:	462a      	mov	r2, r5
 8004c80:	4b06      	ldr	r3, [pc, #24]	@ (8004c9c <_vfiprintf_r+0x22c>)
 8004c82:	a904      	add	r1, sp, #16
 8004c84:	4630      	mov	r0, r6
 8004c86:	f7fd fe5d 	bl	8002944 <_printf_i>
 8004c8a:	e7e4      	b.n	8004c56 <_vfiprintf_r+0x1e6>
 8004c8c:	0800517e 	.word	0x0800517e
 8004c90:	08005184 	.word	0x08005184
 8004c94:	08005188 	.word	0x08005188
 8004c98:	08002411 	.word	0x08002411
 8004c9c:	08004a4d 	.word	0x08004a4d

08004ca0 <__swbuf_r>:
 8004ca0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ca2:	460e      	mov	r6, r1
 8004ca4:	4614      	mov	r4, r2
 8004ca6:	4605      	mov	r5, r0
 8004ca8:	b118      	cbz	r0, 8004cb2 <__swbuf_r+0x12>
 8004caa:	6a03      	ldr	r3, [r0, #32]
 8004cac:	b90b      	cbnz	r3, 8004cb2 <__swbuf_r+0x12>
 8004cae:	f7fd fff3 	bl	8002c98 <__sinit>
 8004cb2:	69a3      	ldr	r3, [r4, #24]
 8004cb4:	60a3      	str	r3, [r4, #8]
 8004cb6:	89a3      	ldrh	r3, [r4, #12]
 8004cb8:	071a      	lsls	r2, r3, #28
 8004cba:	d501      	bpl.n	8004cc0 <__swbuf_r+0x20>
 8004cbc:	6923      	ldr	r3, [r4, #16]
 8004cbe:	b943      	cbnz	r3, 8004cd2 <__swbuf_r+0x32>
 8004cc0:	4621      	mov	r1, r4
 8004cc2:	4628      	mov	r0, r5
 8004cc4:	f000 f82a 	bl	8004d1c <__swsetup_r>
 8004cc8:	b118      	cbz	r0, 8004cd2 <__swbuf_r+0x32>
 8004cca:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8004cce:	4638      	mov	r0, r7
 8004cd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004cd2:	6823      	ldr	r3, [r4, #0]
 8004cd4:	6922      	ldr	r2, [r4, #16]
 8004cd6:	1a98      	subs	r0, r3, r2
 8004cd8:	6963      	ldr	r3, [r4, #20]
 8004cda:	b2f6      	uxtb	r6, r6
 8004cdc:	4283      	cmp	r3, r0
 8004cde:	4637      	mov	r7, r6
 8004ce0:	dc05      	bgt.n	8004cee <__swbuf_r+0x4e>
 8004ce2:	4621      	mov	r1, r4
 8004ce4:	4628      	mov	r0, r5
 8004ce6:	f7ff fd9b 	bl	8004820 <_fflush_r>
 8004cea:	2800      	cmp	r0, #0
 8004cec:	d1ed      	bne.n	8004cca <__swbuf_r+0x2a>
 8004cee:	68a3      	ldr	r3, [r4, #8]
 8004cf0:	3b01      	subs	r3, #1
 8004cf2:	60a3      	str	r3, [r4, #8]
 8004cf4:	6823      	ldr	r3, [r4, #0]
 8004cf6:	1c5a      	adds	r2, r3, #1
 8004cf8:	6022      	str	r2, [r4, #0]
 8004cfa:	701e      	strb	r6, [r3, #0]
 8004cfc:	6962      	ldr	r2, [r4, #20]
 8004cfe:	1c43      	adds	r3, r0, #1
 8004d00:	429a      	cmp	r2, r3
 8004d02:	d004      	beq.n	8004d0e <__swbuf_r+0x6e>
 8004d04:	89a3      	ldrh	r3, [r4, #12]
 8004d06:	07db      	lsls	r3, r3, #31
 8004d08:	d5e1      	bpl.n	8004cce <__swbuf_r+0x2e>
 8004d0a:	2e0a      	cmp	r6, #10
 8004d0c:	d1df      	bne.n	8004cce <__swbuf_r+0x2e>
 8004d0e:	4621      	mov	r1, r4
 8004d10:	4628      	mov	r0, r5
 8004d12:	f7ff fd85 	bl	8004820 <_fflush_r>
 8004d16:	2800      	cmp	r0, #0
 8004d18:	d0d9      	beq.n	8004cce <__swbuf_r+0x2e>
 8004d1a:	e7d6      	b.n	8004cca <__swbuf_r+0x2a>

08004d1c <__swsetup_r>:
 8004d1c:	b538      	push	{r3, r4, r5, lr}
 8004d1e:	4b29      	ldr	r3, [pc, #164]	@ (8004dc4 <__swsetup_r+0xa8>)
 8004d20:	4605      	mov	r5, r0
 8004d22:	6818      	ldr	r0, [r3, #0]
 8004d24:	460c      	mov	r4, r1
 8004d26:	b118      	cbz	r0, 8004d30 <__swsetup_r+0x14>
 8004d28:	6a03      	ldr	r3, [r0, #32]
 8004d2a:	b90b      	cbnz	r3, 8004d30 <__swsetup_r+0x14>
 8004d2c:	f7fd ffb4 	bl	8002c98 <__sinit>
 8004d30:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004d34:	0719      	lsls	r1, r3, #28
 8004d36:	d422      	bmi.n	8004d7e <__swsetup_r+0x62>
 8004d38:	06da      	lsls	r2, r3, #27
 8004d3a:	d407      	bmi.n	8004d4c <__swsetup_r+0x30>
 8004d3c:	2209      	movs	r2, #9
 8004d3e:	602a      	str	r2, [r5, #0]
 8004d40:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004d44:	81a3      	strh	r3, [r4, #12]
 8004d46:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004d4a:	e033      	b.n	8004db4 <__swsetup_r+0x98>
 8004d4c:	0758      	lsls	r0, r3, #29
 8004d4e:	d512      	bpl.n	8004d76 <__swsetup_r+0x5a>
 8004d50:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004d52:	b141      	cbz	r1, 8004d66 <__swsetup_r+0x4a>
 8004d54:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004d58:	4299      	cmp	r1, r3
 8004d5a:	d002      	beq.n	8004d62 <__swsetup_r+0x46>
 8004d5c:	4628      	mov	r0, r5
 8004d5e:	f7fe ff0f 	bl	8003b80 <_free_r>
 8004d62:	2300      	movs	r3, #0
 8004d64:	6363      	str	r3, [r4, #52]	@ 0x34
 8004d66:	89a3      	ldrh	r3, [r4, #12]
 8004d68:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004d6c:	81a3      	strh	r3, [r4, #12]
 8004d6e:	2300      	movs	r3, #0
 8004d70:	6063      	str	r3, [r4, #4]
 8004d72:	6923      	ldr	r3, [r4, #16]
 8004d74:	6023      	str	r3, [r4, #0]
 8004d76:	89a3      	ldrh	r3, [r4, #12]
 8004d78:	f043 0308 	orr.w	r3, r3, #8
 8004d7c:	81a3      	strh	r3, [r4, #12]
 8004d7e:	6923      	ldr	r3, [r4, #16]
 8004d80:	b94b      	cbnz	r3, 8004d96 <__swsetup_r+0x7a>
 8004d82:	89a3      	ldrh	r3, [r4, #12]
 8004d84:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004d88:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d8c:	d003      	beq.n	8004d96 <__swsetup_r+0x7a>
 8004d8e:	4621      	mov	r1, r4
 8004d90:	4628      	mov	r0, r5
 8004d92:	f000 f883 	bl	8004e9c <__smakebuf_r>
 8004d96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004d9a:	f013 0201 	ands.w	r2, r3, #1
 8004d9e:	d00a      	beq.n	8004db6 <__swsetup_r+0x9a>
 8004da0:	2200      	movs	r2, #0
 8004da2:	60a2      	str	r2, [r4, #8]
 8004da4:	6962      	ldr	r2, [r4, #20]
 8004da6:	4252      	negs	r2, r2
 8004da8:	61a2      	str	r2, [r4, #24]
 8004daa:	6922      	ldr	r2, [r4, #16]
 8004dac:	b942      	cbnz	r2, 8004dc0 <__swsetup_r+0xa4>
 8004dae:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004db2:	d1c5      	bne.n	8004d40 <__swsetup_r+0x24>
 8004db4:	bd38      	pop	{r3, r4, r5, pc}
 8004db6:	0799      	lsls	r1, r3, #30
 8004db8:	bf58      	it	pl
 8004dba:	6962      	ldrpl	r2, [r4, #20]
 8004dbc:	60a2      	str	r2, [r4, #8]
 8004dbe:	e7f4      	b.n	8004daa <__swsetup_r+0x8e>
 8004dc0:	2000      	movs	r0, #0
 8004dc2:	e7f7      	b.n	8004db4 <__swsetup_r+0x98>
 8004dc4:	20000010 	.word	0x20000010

08004dc8 <_raise_r>:
 8004dc8:	291f      	cmp	r1, #31
 8004dca:	b538      	push	{r3, r4, r5, lr}
 8004dcc:	4605      	mov	r5, r0
 8004dce:	460c      	mov	r4, r1
 8004dd0:	d904      	bls.n	8004ddc <_raise_r+0x14>
 8004dd2:	2316      	movs	r3, #22
 8004dd4:	6003      	str	r3, [r0, #0]
 8004dd6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004dda:	bd38      	pop	{r3, r4, r5, pc}
 8004ddc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8004dde:	b112      	cbz	r2, 8004de6 <_raise_r+0x1e>
 8004de0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8004de4:	b94b      	cbnz	r3, 8004dfa <_raise_r+0x32>
 8004de6:	4628      	mov	r0, r5
 8004de8:	f000 f830 	bl	8004e4c <_getpid_r>
 8004dec:	4622      	mov	r2, r4
 8004dee:	4601      	mov	r1, r0
 8004df0:	4628      	mov	r0, r5
 8004df2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004df6:	f000 b817 	b.w	8004e28 <_kill_r>
 8004dfa:	2b01      	cmp	r3, #1
 8004dfc:	d00a      	beq.n	8004e14 <_raise_r+0x4c>
 8004dfe:	1c59      	adds	r1, r3, #1
 8004e00:	d103      	bne.n	8004e0a <_raise_r+0x42>
 8004e02:	2316      	movs	r3, #22
 8004e04:	6003      	str	r3, [r0, #0]
 8004e06:	2001      	movs	r0, #1
 8004e08:	e7e7      	b.n	8004dda <_raise_r+0x12>
 8004e0a:	2100      	movs	r1, #0
 8004e0c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8004e10:	4620      	mov	r0, r4
 8004e12:	4798      	blx	r3
 8004e14:	2000      	movs	r0, #0
 8004e16:	e7e0      	b.n	8004dda <_raise_r+0x12>

08004e18 <raise>:
 8004e18:	4b02      	ldr	r3, [pc, #8]	@ (8004e24 <raise+0xc>)
 8004e1a:	4601      	mov	r1, r0
 8004e1c:	6818      	ldr	r0, [r3, #0]
 8004e1e:	f7ff bfd3 	b.w	8004dc8 <_raise_r>
 8004e22:	bf00      	nop
 8004e24:	20000010 	.word	0x20000010

08004e28 <_kill_r>:
 8004e28:	b538      	push	{r3, r4, r5, lr}
 8004e2a:	4d07      	ldr	r5, [pc, #28]	@ (8004e48 <_kill_r+0x20>)
 8004e2c:	2300      	movs	r3, #0
 8004e2e:	4604      	mov	r4, r0
 8004e30:	4608      	mov	r0, r1
 8004e32:	4611      	mov	r1, r2
 8004e34:	602b      	str	r3, [r5, #0]
 8004e36:	f7fd f822 	bl	8001e7e <_kill>
 8004e3a:	1c43      	adds	r3, r0, #1
 8004e3c:	d102      	bne.n	8004e44 <_kill_r+0x1c>
 8004e3e:	682b      	ldr	r3, [r5, #0]
 8004e40:	b103      	cbz	r3, 8004e44 <_kill_r+0x1c>
 8004e42:	6023      	str	r3, [r4, #0]
 8004e44:	bd38      	pop	{r3, r4, r5, pc}
 8004e46:	bf00      	nop
 8004e48:	20000340 	.word	0x20000340

08004e4c <_getpid_r>:
 8004e4c:	f7fd b810 	b.w	8001e70 <_getpid>

08004e50 <__swhatbuf_r>:
 8004e50:	b570      	push	{r4, r5, r6, lr}
 8004e52:	460c      	mov	r4, r1
 8004e54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004e58:	2900      	cmp	r1, #0
 8004e5a:	b096      	sub	sp, #88	@ 0x58
 8004e5c:	4615      	mov	r5, r2
 8004e5e:	461e      	mov	r6, r3
 8004e60:	da0d      	bge.n	8004e7e <__swhatbuf_r+0x2e>
 8004e62:	89a3      	ldrh	r3, [r4, #12]
 8004e64:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004e68:	f04f 0100 	mov.w	r1, #0
 8004e6c:	bf14      	ite	ne
 8004e6e:	2340      	movne	r3, #64	@ 0x40
 8004e70:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004e74:	2000      	movs	r0, #0
 8004e76:	6031      	str	r1, [r6, #0]
 8004e78:	602b      	str	r3, [r5, #0]
 8004e7a:	b016      	add	sp, #88	@ 0x58
 8004e7c:	bd70      	pop	{r4, r5, r6, pc}
 8004e7e:	466a      	mov	r2, sp
 8004e80:	f000 f848 	bl	8004f14 <_fstat_r>
 8004e84:	2800      	cmp	r0, #0
 8004e86:	dbec      	blt.n	8004e62 <__swhatbuf_r+0x12>
 8004e88:	9901      	ldr	r1, [sp, #4]
 8004e8a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004e8e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004e92:	4259      	negs	r1, r3
 8004e94:	4159      	adcs	r1, r3
 8004e96:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004e9a:	e7eb      	b.n	8004e74 <__swhatbuf_r+0x24>

08004e9c <__smakebuf_r>:
 8004e9c:	898b      	ldrh	r3, [r1, #12]
 8004e9e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004ea0:	079d      	lsls	r5, r3, #30
 8004ea2:	4606      	mov	r6, r0
 8004ea4:	460c      	mov	r4, r1
 8004ea6:	d507      	bpl.n	8004eb8 <__smakebuf_r+0x1c>
 8004ea8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004eac:	6023      	str	r3, [r4, #0]
 8004eae:	6123      	str	r3, [r4, #16]
 8004eb0:	2301      	movs	r3, #1
 8004eb2:	6163      	str	r3, [r4, #20]
 8004eb4:	b003      	add	sp, #12
 8004eb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004eb8:	ab01      	add	r3, sp, #4
 8004eba:	466a      	mov	r2, sp
 8004ebc:	f7ff ffc8 	bl	8004e50 <__swhatbuf_r>
 8004ec0:	9f00      	ldr	r7, [sp, #0]
 8004ec2:	4605      	mov	r5, r0
 8004ec4:	4639      	mov	r1, r7
 8004ec6:	4630      	mov	r0, r6
 8004ec8:	f7fe fece 	bl	8003c68 <_malloc_r>
 8004ecc:	b948      	cbnz	r0, 8004ee2 <__smakebuf_r+0x46>
 8004ece:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004ed2:	059a      	lsls	r2, r3, #22
 8004ed4:	d4ee      	bmi.n	8004eb4 <__smakebuf_r+0x18>
 8004ed6:	f023 0303 	bic.w	r3, r3, #3
 8004eda:	f043 0302 	orr.w	r3, r3, #2
 8004ede:	81a3      	strh	r3, [r4, #12]
 8004ee0:	e7e2      	b.n	8004ea8 <__smakebuf_r+0xc>
 8004ee2:	89a3      	ldrh	r3, [r4, #12]
 8004ee4:	6020      	str	r0, [r4, #0]
 8004ee6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004eea:	81a3      	strh	r3, [r4, #12]
 8004eec:	9b01      	ldr	r3, [sp, #4]
 8004eee:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004ef2:	b15b      	cbz	r3, 8004f0c <__smakebuf_r+0x70>
 8004ef4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004ef8:	4630      	mov	r0, r6
 8004efa:	f000 f81d 	bl	8004f38 <_isatty_r>
 8004efe:	b128      	cbz	r0, 8004f0c <__smakebuf_r+0x70>
 8004f00:	89a3      	ldrh	r3, [r4, #12]
 8004f02:	f023 0303 	bic.w	r3, r3, #3
 8004f06:	f043 0301 	orr.w	r3, r3, #1
 8004f0a:	81a3      	strh	r3, [r4, #12]
 8004f0c:	89a3      	ldrh	r3, [r4, #12]
 8004f0e:	431d      	orrs	r5, r3
 8004f10:	81a5      	strh	r5, [r4, #12]
 8004f12:	e7cf      	b.n	8004eb4 <__smakebuf_r+0x18>

08004f14 <_fstat_r>:
 8004f14:	b538      	push	{r3, r4, r5, lr}
 8004f16:	4d07      	ldr	r5, [pc, #28]	@ (8004f34 <_fstat_r+0x20>)
 8004f18:	2300      	movs	r3, #0
 8004f1a:	4604      	mov	r4, r0
 8004f1c:	4608      	mov	r0, r1
 8004f1e:	4611      	mov	r1, r2
 8004f20:	602b      	str	r3, [r5, #0]
 8004f22:	f7fd f80b 	bl	8001f3c <_fstat>
 8004f26:	1c43      	adds	r3, r0, #1
 8004f28:	d102      	bne.n	8004f30 <_fstat_r+0x1c>
 8004f2a:	682b      	ldr	r3, [r5, #0]
 8004f2c:	b103      	cbz	r3, 8004f30 <_fstat_r+0x1c>
 8004f2e:	6023      	str	r3, [r4, #0]
 8004f30:	bd38      	pop	{r3, r4, r5, pc}
 8004f32:	bf00      	nop
 8004f34:	20000340 	.word	0x20000340

08004f38 <_isatty_r>:
 8004f38:	b538      	push	{r3, r4, r5, lr}
 8004f3a:	4d06      	ldr	r5, [pc, #24]	@ (8004f54 <_isatty_r+0x1c>)
 8004f3c:	2300      	movs	r3, #0
 8004f3e:	4604      	mov	r4, r0
 8004f40:	4608      	mov	r0, r1
 8004f42:	602b      	str	r3, [r5, #0]
 8004f44:	f7fd f809 	bl	8001f5a <_isatty>
 8004f48:	1c43      	adds	r3, r0, #1
 8004f4a:	d102      	bne.n	8004f52 <_isatty_r+0x1a>
 8004f4c:	682b      	ldr	r3, [r5, #0]
 8004f4e:	b103      	cbz	r3, 8004f52 <_isatty_r+0x1a>
 8004f50:	6023      	str	r3, [r4, #0]
 8004f52:	bd38      	pop	{r3, r4, r5, pc}
 8004f54:	20000340 	.word	0x20000340

08004f58 <_init>:
 8004f58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f5a:	bf00      	nop
 8004f5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f5e:	bc08      	pop	{r3}
 8004f60:	469e      	mov	lr, r3
 8004f62:	4770      	bx	lr

08004f64 <_fini>:
 8004f64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f66:	bf00      	nop
 8004f68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f6a:	bc08      	pop	{r3}
 8004f6c:	469e      	mov	lr, r3
 8004f6e:	4770      	bx	lr
